
REPS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009f78  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409f78  00409f78  00019f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008ac  20400000  00409f80  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000284  204008ac  0040a82c  000208ac  2**2
                  ALLOC
  4 .stack        00002000  20400b30  0040aab0  000208ac  2**0
                  ALLOC
  5 .heap         00000200  20402b30  0040cab0  000208ac  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000208ac  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000208da  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000ea36  00000000  00000000  00020933  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000020e5  00000000  00000000  0002f369  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00007d76  00000000  00000000  0003144e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000d78  00000000  00000000  000391c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000cd0  00000000  00000000  00039f3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00020d0c  00000000  00000000  0003ac0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000ddf2  00000000  00000000  0005b918  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008f064  00000000  00000000  0006970a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004a7c  00000000  00000000  000f8770  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20402b30 	.word	0x20402b30
  400004:	00402281 	.word	0x00402281
  400008:	00402331 	.word	0x00402331
  40000c:	00402331 	.word	0x00402331
  400010:	00402331 	.word	0x00402331
  400014:	00402331 	.word	0x00402331
  400018:	00402331 	.word	0x00402331
	...
  40002c:	00402331 	.word	0x00402331
  400030:	00402331 	.word	0x00402331
  400034:	00000000 	.word	0x00000000
  400038:	00402331 	.word	0x00402331
  40003c:	00402331 	.word	0x00402331
  400040:	00402331 	.word	0x00402331
  400044:	00402331 	.word	0x00402331
  400048:	00402331 	.word	0x00402331
  40004c:	00402331 	.word	0x00402331
  400050:	00402331 	.word	0x00402331
  400054:	00402331 	.word	0x00402331
  400058:	00402331 	.word	0x00402331
  40005c:	00402331 	.word	0x00402331
  400060:	00402331 	.word	0x00402331
  400064:	00000000 	.word	0x00000000
  400068:	0040159d 	.word	0x0040159d
  40006c:	004015b5 	.word	0x004015b5
  400070:	004015cd 	.word	0x004015cd
  400074:	00402331 	.word	0x00402331
  400078:	00402b75 	.word	0x00402b75
  40007c:	00402331 	.word	0x00402331
  400080:	004015e5 	.word	0x004015e5
  400084:	004015fd 	.word	0x004015fd
  400088:	00402331 	.word	0x00402331
  40008c:	00402331 	.word	0x00402331
  400090:	00402331 	.word	0x00402331
  400094:	00402331 	.word	0x00402331
  400098:	00402331 	.word	0x00402331
  40009c:	00402331 	.word	0x00402331
  4000a0:	00402bad 	.word	0x00402bad
  4000a4:	00402331 	.word	0x00402331
  4000a8:	00402331 	.word	0x00402331
  4000ac:	00402331 	.word	0x00402331
  4000b0:	00402331 	.word	0x00402331
  4000b4:	00402331 	.word	0x00402331
  4000b8:	00402331 	.word	0x00402331
  4000bc:	00402331 	.word	0x00402331
  4000c0:	00402331 	.word	0x00402331
  4000c4:	00402331 	.word	0x00402331
  4000c8:	00402331 	.word	0x00402331
  4000cc:	00402331 	.word	0x00402331
  4000d0:	00000000 	.word	0x00000000
  4000d4:	00402331 	.word	0x00402331
  4000d8:	00000000 	.word	0x00000000
  4000dc:	00402331 	.word	0x00402331
  4000e0:	00402331 	.word	0x00402331
  4000e4:	00402331 	.word	0x00402331
  4000e8:	00402331 	.word	0x00402331
  4000ec:	00402331 	.word	0x00402331
  4000f0:	00402331 	.word	0x00402331
  4000f4:	00402331 	.word	0x00402331
  4000f8:	00402331 	.word	0x00402331
  4000fc:	00402331 	.word	0x00402331
  400100:	00402331 	.word	0x00402331
  400104:	00402331 	.word	0x00402331
  400108:	00402331 	.word	0x00402331
  40010c:	00402331 	.word	0x00402331
  400110:	00402331 	.word	0x00402331
	...
  400120:	00402331 	.word	0x00402331
  400124:	00402331 	.word	0x00402331
  400128:	00402331 	.word	0x00402331
  40012c:	00402331 	.word	0x00402331
  400130:	00402331 	.word	0x00402331
  400134:	00000000 	.word	0x00000000
  400138:	00402331 	.word	0x00402331
  40013c:	00402331 	.word	0x00402331

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204008ac 	.word	0x204008ac
  40015c:	00000000 	.word	0x00000000
  400160:	00409f80 	.word	0x00409f80

00400164 <frame_dummy>:
  400164:	4b08      	ldr	r3, [pc, #32]	; (400188 <frame_dummy+0x24>)
  400166:	b510      	push	{r4, lr}
  400168:	b11b      	cbz	r3, 400172 <frame_dummy+0xe>
  40016a:	4908      	ldr	r1, [pc, #32]	; (40018c <frame_dummy+0x28>)
  40016c:	4808      	ldr	r0, [pc, #32]	; (400190 <frame_dummy+0x2c>)
  40016e:	f3af 8000 	nop.w
  400172:	4808      	ldr	r0, [pc, #32]	; (400194 <frame_dummy+0x30>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b903      	cbnz	r3, 40017a <frame_dummy+0x16>
  400178:	bd10      	pop	{r4, pc}
  40017a:	4b07      	ldr	r3, [pc, #28]	; (400198 <frame_dummy+0x34>)
  40017c:	2b00      	cmp	r3, #0
  40017e:	d0fb      	beq.n	400178 <frame_dummy+0x14>
  400180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400184:	4718      	bx	r3
  400186:	bf00      	nop
  400188:	00000000 	.word	0x00000000
  40018c:	204008b0 	.word	0x204008b0
  400190:	00409f80 	.word	0x00409f80
  400194:	00409f80 	.word	0x00409f80
  400198:	00000000 	.word	0x00000000

0040019c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40019c:	b480      	push	{r7}
  40019e:	b083      	sub	sp, #12
  4001a0:	af00      	add	r7, sp, #0
  4001a2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001a4:	687b      	ldr	r3, [r7, #4]
  4001a6:	2b07      	cmp	r3, #7
  4001a8:	d825      	bhi.n	4001f6 <osc_get_rate+0x5a>
  4001aa:	a201      	add	r2, pc, #4	; (adr r2, 4001b0 <osc_get_rate+0x14>)
  4001ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001b0:	004001d1 	.word	0x004001d1
  4001b4:	004001d7 	.word	0x004001d7
  4001b8:	004001dd 	.word	0x004001dd
  4001bc:	004001e3 	.word	0x004001e3
  4001c0:	004001e7 	.word	0x004001e7
  4001c4:	004001eb 	.word	0x004001eb
  4001c8:	004001ef 	.word	0x004001ef
  4001cc:	004001f3 	.word	0x004001f3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4001d0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4001d4:	e010      	b.n	4001f8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4001d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4001da:	e00d      	b.n	4001f8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4001dc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4001e0:	e00a      	b.n	4001f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4001e2:	4b08      	ldr	r3, [pc, #32]	; (400204 <osc_get_rate+0x68>)
  4001e4:	e008      	b.n	4001f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4001e6:	4b08      	ldr	r3, [pc, #32]	; (400208 <osc_get_rate+0x6c>)
  4001e8:	e006      	b.n	4001f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4001ea:	4b08      	ldr	r3, [pc, #32]	; (40020c <osc_get_rate+0x70>)
  4001ec:	e004      	b.n	4001f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4001ee:	4b07      	ldr	r3, [pc, #28]	; (40020c <osc_get_rate+0x70>)
  4001f0:	e002      	b.n	4001f8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4001f2:	4b06      	ldr	r3, [pc, #24]	; (40020c <osc_get_rate+0x70>)
  4001f4:	e000      	b.n	4001f8 <osc_get_rate+0x5c>
	}

	return 0;
  4001f6:	2300      	movs	r3, #0
}
  4001f8:	4618      	mov	r0, r3
  4001fa:	370c      	adds	r7, #12
  4001fc:	46bd      	mov	sp, r7
  4001fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400202:	4770      	bx	lr
  400204:	003d0900 	.word	0x003d0900
  400208:	007a1200 	.word	0x007a1200
  40020c:	00b71b00 	.word	0x00b71b00

00400210 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400210:	b580      	push	{r7, lr}
  400212:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400214:	2006      	movs	r0, #6
  400216:	4b05      	ldr	r3, [pc, #20]	; (40022c <sysclk_get_main_hz+0x1c>)
  400218:	4798      	blx	r3
  40021a:	4602      	mov	r2, r0
  40021c:	4613      	mov	r3, r2
  40021e:	009b      	lsls	r3, r3, #2
  400220:	4413      	add	r3, r2
  400222:	009a      	lsls	r2, r3, #2
  400224:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400226:	4618      	mov	r0, r3
  400228:	bd80      	pop	{r7, pc}
  40022a:	bf00      	nop
  40022c:	0040019d 	.word	0x0040019d

00400230 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  400230:	b580      	push	{r7, lr}
  400232:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400234:	4b02      	ldr	r3, [pc, #8]	; (400240 <sysclk_get_peripheral_hz+0x10>)
  400236:	4798      	blx	r3
  400238:	4603      	mov	r3, r0
  40023a:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  40023c:	4618      	mov	r0, r3
  40023e:	bd80      	pop	{r7, pc}
  400240:	00400211 	.word	0x00400211

00400244 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400244:	b580      	push	{r7, lr}
  400246:	b082      	sub	sp, #8
  400248:	af00      	add	r7, sp, #0
  40024a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40024c:	6878      	ldr	r0, [r7, #4]
  40024e:	4b03      	ldr	r3, [pc, #12]	; (40025c <sysclk_enable_peripheral_clock+0x18>)
  400250:	4798      	blx	r3
}
  400252:	bf00      	nop
  400254:	3708      	adds	r7, #8
  400256:	46bd      	mov	sp, r7
  400258:	bd80      	pop	{r7, pc}
  40025a:	bf00      	nop
  40025c:	004018d9 	.word	0x004018d9

00400260 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400260:	b580      	push	{r7, lr}
  400262:	b082      	sub	sp, #8
  400264:	af00      	add	r7, sp, #0
  400266:	6078      	str	r0, [r7, #4]
  400268:	460b      	mov	r3, r1
  40026a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40026c:	687b      	ldr	r3, [r7, #4]
  40026e:	4a36      	ldr	r2, [pc, #216]	; (400348 <usart_serial_putchar+0xe8>)
  400270:	4293      	cmp	r3, r2
  400272:	d10a      	bne.n	40028a <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400274:	bf00      	nop
  400276:	78fb      	ldrb	r3, [r7, #3]
  400278:	4619      	mov	r1, r3
  40027a:	6878      	ldr	r0, [r7, #4]
  40027c:	4b33      	ldr	r3, [pc, #204]	; (40034c <usart_serial_putchar+0xec>)
  40027e:	4798      	blx	r3
  400280:	4603      	mov	r3, r0
  400282:	2b00      	cmp	r3, #0
  400284:	d1f7      	bne.n	400276 <usart_serial_putchar+0x16>
		return 1;
  400286:	2301      	movs	r3, #1
  400288:	e05a      	b.n	400340 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40028a:	687b      	ldr	r3, [r7, #4]
  40028c:	4a30      	ldr	r2, [pc, #192]	; (400350 <usart_serial_putchar+0xf0>)
  40028e:	4293      	cmp	r3, r2
  400290:	d10a      	bne.n	4002a8 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  400292:	bf00      	nop
  400294:	78fb      	ldrb	r3, [r7, #3]
  400296:	4619      	mov	r1, r3
  400298:	6878      	ldr	r0, [r7, #4]
  40029a:	4b2c      	ldr	r3, [pc, #176]	; (40034c <usart_serial_putchar+0xec>)
  40029c:	4798      	blx	r3
  40029e:	4603      	mov	r3, r0
  4002a0:	2b00      	cmp	r3, #0
  4002a2:	d1f7      	bne.n	400294 <usart_serial_putchar+0x34>
		return 1;
  4002a4:	2301      	movs	r3, #1
  4002a6:	e04b      	b.n	400340 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4002a8:	687b      	ldr	r3, [r7, #4]
  4002aa:	4a2a      	ldr	r2, [pc, #168]	; (400354 <usart_serial_putchar+0xf4>)
  4002ac:	4293      	cmp	r3, r2
  4002ae:	d10a      	bne.n	4002c6 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002b0:	bf00      	nop
  4002b2:	78fb      	ldrb	r3, [r7, #3]
  4002b4:	4619      	mov	r1, r3
  4002b6:	6878      	ldr	r0, [r7, #4]
  4002b8:	4b24      	ldr	r3, [pc, #144]	; (40034c <usart_serial_putchar+0xec>)
  4002ba:	4798      	blx	r3
  4002bc:	4603      	mov	r3, r0
  4002be:	2b00      	cmp	r3, #0
  4002c0:	d1f7      	bne.n	4002b2 <usart_serial_putchar+0x52>
		return 1;
  4002c2:	2301      	movs	r3, #1
  4002c4:	e03c      	b.n	400340 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4002c6:	687b      	ldr	r3, [r7, #4]
  4002c8:	4a23      	ldr	r2, [pc, #140]	; (400358 <usart_serial_putchar+0xf8>)
  4002ca:	4293      	cmp	r3, r2
  4002cc:	d10a      	bne.n	4002e4 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002ce:	bf00      	nop
  4002d0:	78fb      	ldrb	r3, [r7, #3]
  4002d2:	4619      	mov	r1, r3
  4002d4:	6878      	ldr	r0, [r7, #4]
  4002d6:	4b1d      	ldr	r3, [pc, #116]	; (40034c <usart_serial_putchar+0xec>)
  4002d8:	4798      	blx	r3
  4002da:	4603      	mov	r3, r0
  4002dc:	2b00      	cmp	r3, #0
  4002de:	d1f7      	bne.n	4002d0 <usart_serial_putchar+0x70>
		return 1;
  4002e0:	2301      	movs	r3, #1
  4002e2:	e02d      	b.n	400340 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4002e4:	687b      	ldr	r3, [r7, #4]
  4002e6:	4a1d      	ldr	r2, [pc, #116]	; (40035c <usart_serial_putchar+0xfc>)
  4002e8:	4293      	cmp	r3, r2
  4002ea:	d10a      	bne.n	400302 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  4002ec:	bf00      	nop
  4002ee:	78fb      	ldrb	r3, [r7, #3]
  4002f0:	4619      	mov	r1, r3
  4002f2:	6878      	ldr	r0, [r7, #4]
  4002f4:	4b1a      	ldr	r3, [pc, #104]	; (400360 <usart_serial_putchar+0x100>)
  4002f6:	4798      	blx	r3
  4002f8:	4603      	mov	r3, r0
  4002fa:	2b00      	cmp	r3, #0
  4002fc:	d1f7      	bne.n	4002ee <usart_serial_putchar+0x8e>
		return 1;
  4002fe:	2301      	movs	r3, #1
  400300:	e01e      	b.n	400340 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400302:	687b      	ldr	r3, [r7, #4]
  400304:	4a17      	ldr	r2, [pc, #92]	; (400364 <usart_serial_putchar+0x104>)
  400306:	4293      	cmp	r3, r2
  400308:	d10a      	bne.n	400320 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40030a:	bf00      	nop
  40030c:	78fb      	ldrb	r3, [r7, #3]
  40030e:	4619      	mov	r1, r3
  400310:	6878      	ldr	r0, [r7, #4]
  400312:	4b13      	ldr	r3, [pc, #76]	; (400360 <usart_serial_putchar+0x100>)
  400314:	4798      	blx	r3
  400316:	4603      	mov	r3, r0
  400318:	2b00      	cmp	r3, #0
  40031a:	d1f7      	bne.n	40030c <usart_serial_putchar+0xac>
		return 1;
  40031c:	2301      	movs	r3, #1
  40031e:	e00f      	b.n	400340 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400320:	687b      	ldr	r3, [r7, #4]
  400322:	4a11      	ldr	r2, [pc, #68]	; (400368 <usart_serial_putchar+0x108>)
  400324:	4293      	cmp	r3, r2
  400326:	d10a      	bne.n	40033e <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  400328:	bf00      	nop
  40032a:	78fb      	ldrb	r3, [r7, #3]
  40032c:	4619      	mov	r1, r3
  40032e:	6878      	ldr	r0, [r7, #4]
  400330:	4b0b      	ldr	r3, [pc, #44]	; (400360 <usart_serial_putchar+0x100>)
  400332:	4798      	blx	r3
  400334:	4603      	mov	r3, r0
  400336:	2b00      	cmp	r3, #0
  400338:	d1f7      	bne.n	40032a <usart_serial_putchar+0xca>
		return 1;
  40033a:	2301      	movs	r3, #1
  40033c:	e000      	b.n	400340 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40033e:	2300      	movs	r3, #0
}
  400340:	4618      	mov	r0, r3
  400342:	3708      	adds	r7, #8
  400344:	46bd      	mov	sp, r7
  400346:	bd80      	pop	{r7, pc}
  400348:	400e0800 	.word	0x400e0800
  40034c:	00401ee9 	.word	0x00401ee9
  400350:	400e0a00 	.word	0x400e0a00
  400354:	400e1a00 	.word	0x400e1a00
  400358:	400e1c00 	.word	0x400e1c00
  40035c:	40024000 	.word	0x40024000
  400360:	00402171 	.word	0x00402171
  400364:	40028000 	.word	0x40028000
  400368:	4002c000 	.word	0x4002c000

0040036c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40036c:	b580      	push	{r7, lr}
  40036e:	b084      	sub	sp, #16
  400370:	af00      	add	r7, sp, #0
  400372:	6078      	str	r0, [r7, #4]
  400374:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  400376:	2300      	movs	r3, #0
  400378:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40037a:	687b      	ldr	r3, [r7, #4]
  40037c:	4a34      	ldr	r2, [pc, #208]	; (400450 <usart_serial_getchar+0xe4>)
  40037e:	4293      	cmp	r3, r2
  400380:	d107      	bne.n	400392 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  400382:	bf00      	nop
  400384:	6839      	ldr	r1, [r7, #0]
  400386:	6878      	ldr	r0, [r7, #4]
  400388:	4b32      	ldr	r3, [pc, #200]	; (400454 <usart_serial_getchar+0xe8>)
  40038a:	4798      	blx	r3
  40038c:	4603      	mov	r3, r0
  40038e:	2b00      	cmp	r3, #0
  400390:	d1f8      	bne.n	400384 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400392:	687b      	ldr	r3, [r7, #4]
  400394:	4a30      	ldr	r2, [pc, #192]	; (400458 <usart_serial_getchar+0xec>)
  400396:	4293      	cmp	r3, r2
  400398:	d107      	bne.n	4003aa <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40039a:	bf00      	nop
  40039c:	6839      	ldr	r1, [r7, #0]
  40039e:	6878      	ldr	r0, [r7, #4]
  4003a0:	4b2c      	ldr	r3, [pc, #176]	; (400454 <usart_serial_getchar+0xe8>)
  4003a2:	4798      	blx	r3
  4003a4:	4603      	mov	r3, r0
  4003a6:	2b00      	cmp	r3, #0
  4003a8:	d1f8      	bne.n	40039c <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4003aa:	687b      	ldr	r3, [r7, #4]
  4003ac:	4a2b      	ldr	r2, [pc, #172]	; (40045c <usart_serial_getchar+0xf0>)
  4003ae:	4293      	cmp	r3, r2
  4003b0:	d107      	bne.n	4003c2 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4003b2:	bf00      	nop
  4003b4:	6839      	ldr	r1, [r7, #0]
  4003b6:	6878      	ldr	r0, [r7, #4]
  4003b8:	4b26      	ldr	r3, [pc, #152]	; (400454 <usart_serial_getchar+0xe8>)
  4003ba:	4798      	blx	r3
  4003bc:	4603      	mov	r3, r0
  4003be:	2b00      	cmp	r3, #0
  4003c0:	d1f8      	bne.n	4003b4 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4003c2:	687b      	ldr	r3, [r7, #4]
  4003c4:	4a26      	ldr	r2, [pc, #152]	; (400460 <usart_serial_getchar+0xf4>)
  4003c6:	4293      	cmp	r3, r2
  4003c8:	d107      	bne.n	4003da <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4003ca:	bf00      	nop
  4003cc:	6839      	ldr	r1, [r7, #0]
  4003ce:	6878      	ldr	r0, [r7, #4]
  4003d0:	4b20      	ldr	r3, [pc, #128]	; (400454 <usart_serial_getchar+0xe8>)
  4003d2:	4798      	blx	r3
  4003d4:	4603      	mov	r3, r0
  4003d6:	2b00      	cmp	r3, #0
  4003d8:	d1f8      	bne.n	4003cc <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4003da:	687b      	ldr	r3, [r7, #4]
  4003dc:	4a21      	ldr	r2, [pc, #132]	; (400464 <usart_serial_getchar+0xf8>)
  4003de:	4293      	cmp	r3, r2
  4003e0:	d10d      	bne.n	4003fe <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4003e2:	bf00      	nop
  4003e4:	f107 030c 	add.w	r3, r7, #12
  4003e8:	4619      	mov	r1, r3
  4003ea:	6878      	ldr	r0, [r7, #4]
  4003ec:	4b1e      	ldr	r3, [pc, #120]	; (400468 <usart_serial_getchar+0xfc>)
  4003ee:	4798      	blx	r3
  4003f0:	4603      	mov	r3, r0
  4003f2:	2b00      	cmp	r3, #0
  4003f4:	d1f6      	bne.n	4003e4 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  4003f6:	68fb      	ldr	r3, [r7, #12]
  4003f8:	b2da      	uxtb	r2, r3
  4003fa:	683b      	ldr	r3, [r7, #0]
  4003fc:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4003fe:	687b      	ldr	r3, [r7, #4]
  400400:	4a1a      	ldr	r2, [pc, #104]	; (40046c <usart_serial_getchar+0x100>)
  400402:	4293      	cmp	r3, r2
  400404:	d10d      	bne.n	400422 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  400406:	bf00      	nop
  400408:	f107 030c 	add.w	r3, r7, #12
  40040c:	4619      	mov	r1, r3
  40040e:	6878      	ldr	r0, [r7, #4]
  400410:	4b15      	ldr	r3, [pc, #84]	; (400468 <usart_serial_getchar+0xfc>)
  400412:	4798      	blx	r3
  400414:	4603      	mov	r3, r0
  400416:	2b00      	cmp	r3, #0
  400418:	d1f6      	bne.n	400408 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40041a:	68fb      	ldr	r3, [r7, #12]
  40041c:	b2da      	uxtb	r2, r3
  40041e:	683b      	ldr	r3, [r7, #0]
  400420:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400422:	687b      	ldr	r3, [r7, #4]
  400424:	4a12      	ldr	r2, [pc, #72]	; (400470 <usart_serial_getchar+0x104>)
  400426:	4293      	cmp	r3, r2
  400428:	d10d      	bne.n	400446 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40042a:	bf00      	nop
  40042c:	f107 030c 	add.w	r3, r7, #12
  400430:	4619      	mov	r1, r3
  400432:	6878      	ldr	r0, [r7, #4]
  400434:	4b0c      	ldr	r3, [pc, #48]	; (400468 <usart_serial_getchar+0xfc>)
  400436:	4798      	blx	r3
  400438:	4603      	mov	r3, r0
  40043a:	2b00      	cmp	r3, #0
  40043c:	d1f6      	bne.n	40042c <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  40043e:	68fb      	ldr	r3, [r7, #12]
  400440:	b2da      	uxtb	r2, r3
  400442:	683b      	ldr	r3, [r7, #0]
  400444:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400446:	bf00      	nop
  400448:	3710      	adds	r7, #16
  40044a:	46bd      	mov	sp, r7
  40044c:	bd80      	pop	{r7, pc}
  40044e:	bf00      	nop
  400450:	400e0800 	.word	0x400e0800
  400454:	00401f19 	.word	0x00401f19
  400458:	400e0a00 	.word	0x400e0a00
  40045c:	400e1a00 	.word	0x400e1a00
  400460:	400e1c00 	.word	0x400e1c00
  400464:	40024000 	.word	0x40024000
  400468:	004021a5 	.word	0x004021a5
  40046c:	40028000 	.word	0x40028000
  400470:	4002c000 	.word	0x4002c000

00400474 <USART0_init>:
#include "asf.h"

/**
 * \brief Configure UART console.
 */
 void USART0_init(void){
  400474:	b580      	push	{r7, lr}
  400476:	b086      	sub	sp, #24
  400478:	af00      	add	r7, sp, #0
  
	/* Configura USART0 Pinos */
	sysclk_enable_peripheral_clock(ID_PIOB);
  40047a:	200b      	movs	r0, #11
  40047c:	4b19      	ldr	r3, [pc, #100]	; (4004e4 <USART0_init+0x70>)
  40047e:	4798      	blx	r3
	pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB0);
  400480:	2201      	movs	r2, #1
  400482:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400486:	4818      	ldr	r0, [pc, #96]	; (4004e8 <USART0_init+0x74>)
  400488:	4b18      	ldr	r3, [pc, #96]	; (4004ec <USART0_init+0x78>)
  40048a:	4798      	blx	r3
	pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB1);
  40048c:	2202      	movs	r2, #2
  40048e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400492:	4815      	ldr	r0, [pc, #84]	; (4004e8 <USART0_init+0x74>)
  400494:	4b15      	ldr	r3, [pc, #84]	; (4004ec <USART0_init+0x78>)
  400496:	4798      	blx	r3
  
	/* Configura opcoes USART */
	const sam_usart_opt_t usart_settings = {
  400498:	463b      	mov	r3, r7
  40049a:	2200      	movs	r2, #0
  40049c:	601a      	str	r2, [r3, #0]
  40049e:	605a      	str	r2, [r3, #4]
  4004a0:	609a      	str	r2, [r3, #8]
  4004a2:	60da      	str	r2, [r3, #12]
  4004a4:	611a      	str	r2, [r3, #16]
  4004a6:	615a      	str	r2, [r3, #20]
  4004a8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  4004ac:	603b      	str	r3, [r7, #0]
  4004ae:	23c0      	movs	r3, #192	; 0xc0
  4004b0:	607b      	str	r3, [r7, #4]
  4004b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4004b6:	60bb      	str	r3, [r7, #8]
		.stop_bits    = US_MR_NBSTOP_1_BIT,
		.channel_mode = US_MR_CHMODE_NORMAL
	};

	/* Ativa Clock periferico USART0 */
	sysclk_enable_peripheral_clock(ID_USART0);
  4004b8:	200d      	movs	r0, #13
  4004ba:	4b0a      	ldr	r3, [pc, #40]	; (4004e4 <USART0_init+0x70>)
  4004bc:	4798      	blx	r3
  
	/* Configura USART para operar em modo RS232 */
	usart_init_rs232(USART0, &usart_settings, sysclk_get_peripheral_hz());
  4004be:	4b0c      	ldr	r3, [pc, #48]	; (4004f0 <USART0_init+0x7c>)
  4004c0:	4798      	blx	r3
  4004c2:	4602      	mov	r2, r0
  4004c4:	463b      	mov	r3, r7
  4004c6:	4619      	mov	r1, r3
  4004c8:	480a      	ldr	r0, [pc, #40]	; (4004f4 <USART0_init+0x80>)
  4004ca:	4b0b      	ldr	r3, [pc, #44]	; (4004f8 <USART0_init+0x84>)
  4004cc:	4798      	blx	r3
  
	/* Enable the receiver and transmitter. */
		usart_enable_tx(USART0);
  4004ce:	4809      	ldr	r0, [pc, #36]	; (4004f4 <USART0_init+0x80>)
  4004d0:	4b0a      	ldr	r3, [pc, #40]	; (4004fc <USART0_init+0x88>)
  4004d2:	4798      	blx	r3
		usart_enable_rx(USART0);
  4004d4:	4807      	ldr	r0, [pc, #28]	; (4004f4 <USART0_init+0x80>)
  4004d6:	4b0a      	ldr	r3, [pc, #40]	; (400500 <USART0_init+0x8c>)
  4004d8:	4798      	blx	r3
 }
  4004da:	bf00      	nop
  4004dc:	3718      	adds	r7, #24
  4004de:	46bd      	mov	sp, r7
  4004e0:	bd80      	pop	{r7, pc}
  4004e2:	bf00      	nop
  4004e4:	00400245 	.word	0x00400245
  4004e8:	400e1000 	.word	0x400e1000
  4004ec:	00401159 	.word	0x00401159
  4004f0:	00400231 	.word	0x00400231
  4004f4:	40024000 	.word	0x40024000
  4004f8:	0040202d 	.word	0x0040202d
  4004fc:	004020b1 	.word	0x004020b1
  400500:	004020e9 	.word	0x004020e9

00400504 <usart_putString>:
 

 /**
 *  Envia para o UART uma string
 */
uint32_t usart_putString(uint8_t *pstring){
  400504:	b580      	push	{r7, lr}
  400506:	b084      	sub	sp, #16
  400508:	af00      	add	r7, sp, #0
  40050a:	6078      	str	r0, [r7, #4]
	uint32_t i = 0 ;
  40050c:	2300      	movs	r3, #0
  40050e:	60fb      	str	r3, [r7, #12]

	while(*(pstring + i)){
  400510:	e010      	b.n	400534 <usart_putString+0x30>
		usart_serial_putchar(USART0, *(pstring+i++));
  400512:	68fb      	ldr	r3, [r7, #12]
  400514:	1c5a      	adds	r2, r3, #1
  400516:	60fa      	str	r2, [r7, #12]
  400518:	687a      	ldr	r2, [r7, #4]
  40051a:	4413      	add	r3, r2
  40051c:	781b      	ldrb	r3, [r3, #0]
  40051e:	4619      	mov	r1, r3
  400520:	480a      	ldr	r0, [pc, #40]	; (40054c <usart_putString+0x48>)
  400522:	4b0b      	ldr	r3, [pc, #44]	; (400550 <usart_putString+0x4c>)
  400524:	4798      	blx	r3
		while(!uart_is_tx_empty(USART0)){};
  400526:	bf00      	nop
  400528:	4808      	ldr	r0, [pc, #32]	; (40054c <usart_putString+0x48>)
  40052a:	4b0a      	ldr	r3, [pc, #40]	; (400554 <usart_putString+0x50>)
  40052c:	4798      	blx	r3
  40052e:	4603      	mov	r3, r0
  400530:	2b00      	cmp	r3, #0
  400532:	d0f9      	beq.n	400528 <usart_putString+0x24>
 *  Envia para o UART uma string
 */
uint32_t usart_putString(uint8_t *pstring){
	uint32_t i = 0 ;

	while(*(pstring + i)){
  400534:	687a      	ldr	r2, [r7, #4]
  400536:	68fb      	ldr	r3, [r7, #12]
  400538:	4413      	add	r3, r2
  40053a:	781b      	ldrb	r3, [r3, #0]
  40053c:	2b00      	cmp	r3, #0
  40053e:	d1e8      	bne.n	400512 <usart_putString+0xe>
		usart_serial_putchar(USART0, *(pstring+i++));
		while(!uart_is_tx_empty(USART0)){};
	}  
     
	return(i);
  400540:	68fb      	ldr	r3, [r7, #12]
}
  400542:	4618      	mov	r0, r3
  400544:	3710      	adds	r7, #16
  400546:	46bd      	mov	sp, r7
  400548:	bd80      	pop	{r7, pc}
  40054a:	bf00      	nop
  40054c:	40024000 	.word	0x40024000
  400550:	00400261 	.word	0x00400261
  400554:	00401ec1 	.word	0x00401ec1

00400558 <usart_getString>:


/*
 * Busca do UART uma string
 */
uint32_t usart_getString(uint8_t *pstring){
  400558:	b580      	push	{r7, lr}
  40055a:	b084      	sub	sp, #16
  40055c:	af00      	add	r7, sp, #0
  40055e:	6078      	str	r0, [r7, #4]
	uint32_t i = 0 ;
  400560:	2300      	movs	r3, #0
  400562:	60fb      	str	r3, [r7, #12]
	
	usart_serial_getchar(USART0, (pstring+i));
  400564:	687a      	ldr	r2, [r7, #4]
  400566:	68fb      	ldr	r3, [r7, #12]
  400568:	4413      	add	r3, r2
  40056a:	4619      	mov	r1, r3
  40056c:	480f      	ldr	r0, [pc, #60]	; (4005ac <usart_getString+0x54>)
  40056e:	4b10      	ldr	r3, [pc, #64]	; (4005b0 <usart_getString+0x58>)
  400570:	4798      	blx	r3
	while(*(pstring+i) != '\n'){
  400572:	e009      	b.n	400588 <usart_getString+0x30>
		usart_serial_getchar(USART0, (pstring+(++i)));
  400574:	68fb      	ldr	r3, [r7, #12]
  400576:	3301      	adds	r3, #1
  400578:	60fb      	str	r3, [r7, #12]
  40057a:	687a      	ldr	r2, [r7, #4]
  40057c:	68fb      	ldr	r3, [r7, #12]
  40057e:	4413      	add	r3, r2
  400580:	4619      	mov	r1, r3
  400582:	480a      	ldr	r0, [pc, #40]	; (4005ac <usart_getString+0x54>)
  400584:	4b0a      	ldr	r3, [pc, #40]	; (4005b0 <usart_getString+0x58>)
  400586:	4798      	blx	r3
 */
uint32_t usart_getString(uint8_t *pstring){
	uint32_t i = 0 ;
	
	usart_serial_getchar(USART0, (pstring+i));
	while(*(pstring+i) != '\n'){
  400588:	687a      	ldr	r2, [r7, #4]
  40058a:	68fb      	ldr	r3, [r7, #12]
  40058c:	4413      	add	r3, r2
  40058e:	781b      	ldrb	r3, [r3, #0]
  400590:	2b0a      	cmp	r3, #10
  400592:	d1ef      	bne.n	400574 <usart_getString+0x1c>
		usart_serial_getchar(USART0, (pstring+(++i)));
	}
	*(pstring+i+1)= 0x00;
  400594:	68fb      	ldr	r3, [r7, #12]
  400596:	3301      	adds	r3, #1
  400598:	687a      	ldr	r2, [r7, #4]
  40059a:	4413      	add	r3, r2
  40059c:	2200      	movs	r2, #0
  40059e:	701a      	strb	r2, [r3, #0]
	return(i);
  4005a0:	68fb      	ldr	r3, [r7, #12]
  4005a2:	4618      	mov	r0, r3
  4005a4:	3710      	adds	r7, #16
  4005a6:	46bd      	mov	sp, r7
  4005a8:	bd80      	pop	{r7, pc}
  4005aa:	bf00      	nop
  4005ac:	40024000 	.word	0x40024000
  4005b0:	0040036d 	.word	0x0040036d

004005b4 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4005b4:	b480      	push	{r7}
  4005b6:	b083      	sub	sp, #12
  4005b8:	af00      	add	r7, sp, #0
  4005ba:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4005bc:	687b      	ldr	r3, [r7, #4]
  4005be:	2b07      	cmp	r3, #7
  4005c0:	d825      	bhi.n	40060e <osc_get_rate+0x5a>
  4005c2:	a201      	add	r2, pc, #4	; (adr r2, 4005c8 <osc_get_rate+0x14>)
  4005c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4005c8:	004005e9 	.word	0x004005e9
  4005cc:	004005ef 	.word	0x004005ef
  4005d0:	004005f5 	.word	0x004005f5
  4005d4:	004005fb 	.word	0x004005fb
  4005d8:	004005ff 	.word	0x004005ff
  4005dc:	00400603 	.word	0x00400603
  4005e0:	00400607 	.word	0x00400607
  4005e4:	0040060b 	.word	0x0040060b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4005e8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4005ec:	e010      	b.n	400610 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4005ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4005f2:	e00d      	b.n	400610 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4005f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4005f8:	e00a      	b.n	400610 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4005fa:	4b08      	ldr	r3, [pc, #32]	; (40061c <osc_get_rate+0x68>)
  4005fc:	e008      	b.n	400610 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4005fe:	4b08      	ldr	r3, [pc, #32]	; (400620 <osc_get_rate+0x6c>)
  400600:	e006      	b.n	400610 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400602:	4b08      	ldr	r3, [pc, #32]	; (400624 <osc_get_rate+0x70>)
  400604:	e004      	b.n	400610 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400606:	4b07      	ldr	r3, [pc, #28]	; (400624 <osc_get_rate+0x70>)
  400608:	e002      	b.n	400610 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40060a:	4b06      	ldr	r3, [pc, #24]	; (400624 <osc_get_rate+0x70>)
  40060c:	e000      	b.n	400610 <osc_get_rate+0x5c>
	}

	return 0;
  40060e:	2300      	movs	r3, #0
}
  400610:	4618      	mov	r0, r3
  400612:	370c      	adds	r7, #12
  400614:	46bd      	mov	sp, r7
  400616:	f85d 7b04 	ldr.w	r7, [sp], #4
  40061a:	4770      	bx	lr
  40061c:	003d0900 	.word	0x003d0900
  400620:	007a1200 	.word	0x007a1200
  400624:	00b71b00 	.word	0x00b71b00

00400628 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400628:	b580      	push	{r7, lr}
  40062a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40062c:	2006      	movs	r0, #6
  40062e:	4b05      	ldr	r3, [pc, #20]	; (400644 <sysclk_get_main_hz+0x1c>)
  400630:	4798      	blx	r3
  400632:	4602      	mov	r2, r0
  400634:	4613      	mov	r3, r2
  400636:	009b      	lsls	r3, r3, #2
  400638:	4413      	add	r3, r2
  40063a:	009a      	lsls	r2, r3, #2
  40063c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40063e:	4618      	mov	r0, r3
  400640:	bd80      	pop	{r7, pc}
  400642:	bf00      	nop
  400644:	004005b5 	.word	0x004005b5

00400648 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400648:	b580      	push	{r7, lr}
  40064a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40064c:	4b02      	ldr	r3, [pc, #8]	; (400658 <sysclk_get_cpu_hz+0x10>)
  40064e:	4798      	blx	r3
  400650:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400652:	4618      	mov	r0, r3
  400654:	bd80      	pop	{r7, pc}
  400656:	bf00      	nop
  400658:	00400629 	.word	0x00400629

0040065c <mcu6050_i2c_bus_init>:
#include "asf.h"
/*	
 *  \Brief: The function is used as I2C bus init
 */
void mcu6050_i2c_bus_init(void)
{
  40065c:	b580      	push	{r7, lr}
  40065e:	b084      	sub	sp, #16
  400660:	af00      	add	r7, sp, #0
	twihs_options_t mcu6050_option;
	pmc_enable_periph_clk(TWIHS_MCU6050_ID);
  400662:	2013      	movs	r0, #19
  400664:	4b08      	ldr	r3, [pc, #32]	; (400688 <mcu6050_i2c_bus_init+0x2c>)
  400666:	4798      	blx	r3

	/* Configure the options of TWI driver */
	mcu6050_option.master_clk = sysclk_get_cpu_hz();
  400668:	4b08      	ldr	r3, [pc, #32]	; (40068c <mcu6050_i2c_bus_init+0x30>)
  40066a:	4798      	blx	r3
  40066c:	4603      	mov	r3, r0
  40066e:	607b      	str	r3, [r7, #4]
	mcu6050_option.speed      = 40000;
  400670:	f649 4340 	movw	r3, #40000	; 0x9c40
  400674:	60bb      	str	r3, [r7, #8]
	twihs_master_init(TWIHS_MCU6050, &mcu6050_option);
  400676:	1d3b      	adds	r3, r7, #4
  400678:	4619      	mov	r1, r3
  40067a:	4805      	ldr	r0, [pc, #20]	; (400690 <mcu6050_i2c_bus_init+0x34>)
  40067c:	4b05      	ldr	r3, [pc, #20]	; (400694 <mcu6050_i2c_bus_init+0x38>)
  40067e:	4798      	blx	r3
}
  400680:	bf00      	nop
  400682:	3710      	adds	r7, #16
  400684:	46bd      	mov	sp, r7
  400686:	bd80      	pop	{r7, pc}
  400688:	004018d9 	.word	0x004018d9
  40068c:	00400649 	.word	0x00400649
  400690:	40018000 	.word	0x40018000
  400694:	00401add 	.word	0x00401add

00400698 <mcu6050_i2c_bus_write>:
 *	\param reg_data : It is a value hold in the array,
 *		will be used for write the value into the register
 *	\param cnt : The no of byte of data to be write
 */
int8_t mcu6050_i2c_bus_write(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  400698:	b580      	push	{r7, lr}
  40069a:	b088      	sub	sp, #32
  40069c:	af00      	add	r7, sp, #0
  40069e:	603a      	str	r2, [r7, #0]
  4006a0:	461a      	mov	r2, r3
  4006a2:	4603      	mov	r3, r0
  4006a4:	71fb      	strb	r3, [r7, #7]
  4006a6:	460b      	mov	r3, r1
  4006a8:	71bb      	strb	r3, [r7, #6]
  4006aa:	4613      	mov	r3, r2
  4006ac:	717b      	strb	r3, [r7, #5]
	int32_t ierror = 0x00;
  4006ae:	2300      	movs	r3, #0
  4006b0:	61fb      	str	r3, [r7, #28]

	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  4006b2:	79fb      	ldrb	r3, [r7, #7]
  4006b4:	763b      	strb	r3, [r7, #24]
	p_packet.addr[0]      = reg_addr;
  4006b6:	79bb      	ldrb	r3, [r7, #6]
  4006b8:	723b      	strb	r3, [r7, #8]
	p_packet.addr_length  = 1;
  4006ba:	2301      	movs	r3, #1
  4006bc:	60fb      	str	r3, [r7, #12]
	p_packet.buffer       = reg_data;
  4006be:	683b      	ldr	r3, [r7, #0]
  4006c0:	613b      	str	r3, [r7, #16]
	p_packet.length       = cnt;
  4006c2:	797b      	ldrb	r3, [r7, #5]
  4006c4:	617b      	str	r3, [r7, #20]
	
	ierror = twihs_master_write(TWIHS_MCU6050, &p_packet);
  4006c6:	f107 0308 	add.w	r3, r7, #8
  4006ca:	4619      	mov	r1, r3
  4006cc:	4805      	ldr	r0, [pc, #20]	; (4006e4 <mcu6050_i2c_bus_write+0x4c>)
  4006ce:	4b06      	ldr	r3, [pc, #24]	; (4006e8 <mcu6050_i2c_bus_write+0x50>)
  4006d0:	4798      	blx	r3
  4006d2:	4603      	mov	r3, r0
  4006d4:	61fb      	str	r3, [r7, #28]

	return (int8_t)ierror;
  4006d6:	69fb      	ldr	r3, [r7, #28]
  4006d8:	b25b      	sxtb	r3, r3
}
  4006da:	4618      	mov	r0, r3
  4006dc:	3720      	adds	r7, #32
  4006de:	46bd      	mov	sp, r7
  4006e0:	bd80      	pop	{r7, pc}
  4006e2:	bf00      	nop
  4006e4:	40018000 	.word	0x40018000
  4006e8:	00401d6d 	.word	0x00401d6d

004006ec <mcu6050_i2c_bus_read>:
 *	\param reg_addr : Address of the first register, will data is going to be read
 *	\param reg_data : This data read from the sensor, which is hold in an array
 *	\param cnt : The no of byte of data to be read
 */
int8_t mcu6050_i2c_bus_read(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  4006ec:	b580      	push	{r7, lr}
  4006ee:	b088      	sub	sp, #32
  4006f0:	af00      	add	r7, sp, #0
  4006f2:	603a      	str	r2, [r7, #0]
  4006f4:	461a      	mov	r2, r3
  4006f6:	4603      	mov	r3, r0
  4006f8:	71fb      	strb	r3, [r7, #7]
  4006fa:	460b      	mov	r3, r1
  4006fc:	71bb      	strb	r3, [r7, #6]
  4006fe:	4613      	mov	r3, r2
  400700:	717b      	strb	r3, [r7, #5]
	int32_t ierror = 0x00;
  400702:	2300      	movs	r3, #0
  400704:	61fb      	str	r3, [r7, #28]
	
	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  400706:	79fb      	ldrb	r3, [r7, #7]
  400708:	763b      	strb	r3, [r7, #24]
	p_packet.addr[0]      = reg_addr;
  40070a:	79bb      	ldrb	r3, [r7, #6]
  40070c:	723b      	strb	r3, [r7, #8]
	p_packet.addr_length  = 1;
  40070e:	2301      	movs	r3, #1
  400710:	60fb      	str	r3, [r7, #12]
	p_packet.buffer       = reg_data;
  400712:	683b      	ldr	r3, [r7, #0]
  400714:	613b      	str	r3, [r7, #16]
	p_packet.length       = cnt;
  400716:	797b      	ldrb	r3, [r7, #5]
  400718:	617b      	str	r3, [r7, #20]
	
  // TODO: Algum problema no SPI faz com que devemos ler duas vezes o registrador para
  //       conseguirmos pegar o valor correto.
	ierror = twihs_master_read(TWIHS_MCU6050, &p_packet);
  40071a:	f107 0308 	add.w	r3, r7, #8
  40071e:	4619      	mov	r1, r3
  400720:	4809      	ldr	r0, [pc, #36]	; (400748 <mcu6050_i2c_bus_read+0x5c>)
  400722:	4b0a      	ldr	r3, [pc, #40]	; (40074c <mcu6050_i2c_bus_read+0x60>)
  400724:	4798      	blx	r3
  400726:	4603      	mov	r3, r0
  400728:	61fb      	str	r3, [r7, #28]
	ierror = twihs_master_read(TWIHS_MCU6050, &p_packet);
  40072a:	f107 0308 	add.w	r3, r7, #8
  40072e:	4619      	mov	r1, r3
  400730:	4805      	ldr	r0, [pc, #20]	; (400748 <mcu6050_i2c_bus_read+0x5c>)
  400732:	4b06      	ldr	r3, [pc, #24]	; (40074c <mcu6050_i2c_bus_read+0x60>)
  400734:	4798      	blx	r3
  400736:	4603      	mov	r3, r0
  400738:	61fb      	str	r3, [r7, #28]

	return (int8_t)ierror;
  40073a:	69fb      	ldr	r3, [r7, #28]
  40073c:	b25b      	sxtb	r3, r3
  40073e:	4618      	mov	r0, r3
  400740:	3720      	adds	r7, #32
  400742:	46bd      	mov	sp, r7
  400744:	bd80      	pop	{r7, pc}
  400746:	bf00      	nop
  400748:	40018000 	.word	0x40018000
  40074c:	00401c85 	.word	0x00401c85

00400750 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400750:	b580      	push	{r7, lr}
  400752:	b082      	sub	sp, #8
  400754:	af00      	add	r7, sp, #0
  400756:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400758:	687b      	ldr	r3, [r7, #4]
  40075a:	2b07      	cmp	r3, #7
  40075c:	d831      	bhi.n	4007c2 <osc_enable+0x72>
  40075e:	a201      	add	r2, pc, #4	; (adr r2, 400764 <osc_enable+0x14>)
  400760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400764:	004007c1 	.word	0x004007c1
  400768:	00400785 	.word	0x00400785
  40076c:	0040078d 	.word	0x0040078d
  400770:	00400795 	.word	0x00400795
  400774:	0040079d 	.word	0x0040079d
  400778:	004007a5 	.word	0x004007a5
  40077c:	004007ad 	.word	0x004007ad
  400780:	004007b7 	.word	0x004007b7
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400784:	2000      	movs	r0, #0
  400786:	4b11      	ldr	r3, [pc, #68]	; (4007cc <osc_enable+0x7c>)
  400788:	4798      	blx	r3
		break;
  40078a:	e01a      	b.n	4007c2 <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  40078c:	2001      	movs	r0, #1
  40078e:	4b0f      	ldr	r3, [pc, #60]	; (4007cc <osc_enable+0x7c>)
  400790:	4798      	blx	r3
		break;
  400792:	e016      	b.n	4007c2 <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400794:	2000      	movs	r0, #0
  400796:	4b0e      	ldr	r3, [pc, #56]	; (4007d0 <osc_enable+0x80>)
  400798:	4798      	blx	r3
		break;
  40079a:	e012      	b.n	4007c2 <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  40079c:	2010      	movs	r0, #16
  40079e:	4b0c      	ldr	r3, [pc, #48]	; (4007d0 <osc_enable+0x80>)
  4007a0:	4798      	blx	r3
		break;
  4007a2:	e00e      	b.n	4007c2 <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4007a4:	2020      	movs	r0, #32
  4007a6:	4b0a      	ldr	r3, [pc, #40]	; (4007d0 <osc_enable+0x80>)
  4007a8:	4798      	blx	r3
		break;
  4007aa:	e00a      	b.n	4007c2 <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4007ac:	213e      	movs	r1, #62	; 0x3e
  4007ae:	2000      	movs	r0, #0
  4007b0:	4b08      	ldr	r3, [pc, #32]	; (4007d4 <osc_enable+0x84>)
  4007b2:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4007b4:	e005      	b.n	4007c2 <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4007b6:	213e      	movs	r1, #62	; 0x3e
  4007b8:	2001      	movs	r0, #1
  4007ba:	4b06      	ldr	r3, [pc, #24]	; (4007d4 <osc_enable+0x84>)
  4007bc:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4007be:	e000      	b.n	4007c2 <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
  4007c0:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
  4007c2:	bf00      	nop
  4007c4:	3708      	adds	r7, #8
  4007c6:	46bd      	mov	sp, r7
  4007c8:	bd80      	pop	{r7, pc}
  4007ca:	bf00      	nop
  4007cc:	00401715 	.word	0x00401715
  4007d0:	00401781 	.word	0x00401781
  4007d4:	004017f1 	.word	0x004017f1

004007d8 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4007d8:	b580      	push	{r7, lr}
  4007da:	b082      	sub	sp, #8
  4007dc:	af00      	add	r7, sp, #0
  4007de:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4007e0:	687b      	ldr	r3, [r7, #4]
  4007e2:	2b07      	cmp	r3, #7
  4007e4:	d826      	bhi.n	400834 <osc_is_ready+0x5c>
  4007e6:	a201      	add	r2, pc, #4	; (adr r2, 4007ec <osc_is_ready+0x14>)
  4007e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4007ec:	0040080d 	.word	0x0040080d
  4007f0:	00400811 	.word	0x00400811
  4007f4:	00400811 	.word	0x00400811
  4007f8:	00400823 	.word	0x00400823
  4007fc:	00400823 	.word	0x00400823
  400800:	00400823 	.word	0x00400823
  400804:	00400823 	.word	0x00400823
  400808:	00400823 	.word	0x00400823
	case OSC_SLCK_32K_RC:
		return 1;
  40080c:	2301      	movs	r3, #1
  40080e:	e012      	b.n	400836 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400810:	4b0b      	ldr	r3, [pc, #44]	; (400840 <osc_is_ready+0x68>)
  400812:	4798      	blx	r3
  400814:	4603      	mov	r3, r0
  400816:	2b00      	cmp	r3, #0
  400818:	bf14      	ite	ne
  40081a:	2301      	movne	r3, #1
  40081c:	2300      	moveq	r3, #0
  40081e:	b2db      	uxtb	r3, r3
  400820:	e009      	b.n	400836 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400822:	4b08      	ldr	r3, [pc, #32]	; (400844 <osc_is_ready+0x6c>)
  400824:	4798      	blx	r3
  400826:	4603      	mov	r3, r0
  400828:	2b00      	cmp	r3, #0
  40082a:	bf14      	ite	ne
  40082c:	2301      	movne	r3, #1
  40082e:	2300      	moveq	r3, #0
  400830:	b2db      	uxtb	r3, r3
  400832:	e000      	b.n	400836 <osc_is_ready+0x5e>
	}

	return 0;
  400834:	2300      	movs	r3, #0
}
  400836:	4618      	mov	r0, r3
  400838:	3708      	adds	r7, #8
  40083a:	46bd      	mov	sp, r7
  40083c:	bd80      	pop	{r7, pc}
  40083e:	bf00      	nop
  400840:	0040174d 	.word	0x0040174d
  400844:	00401869 	.word	0x00401869

00400848 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400848:	b480      	push	{r7}
  40084a:	b083      	sub	sp, #12
  40084c:	af00      	add	r7, sp, #0
  40084e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400850:	687b      	ldr	r3, [r7, #4]
  400852:	2b07      	cmp	r3, #7
  400854:	d825      	bhi.n	4008a2 <osc_get_rate+0x5a>
  400856:	a201      	add	r2, pc, #4	; (adr r2, 40085c <osc_get_rate+0x14>)
  400858:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40085c:	0040087d 	.word	0x0040087d
  400860:	00400883 	.word	0x00400883
  400864:	00400889 	.word	0x00400889
  400868:	0040088f 	.word	0x0040088f
  40086c:	00400893 	.word	0x00400893
  400870:	00400897 	.word	0x00400897
  400874:	0040089b 	.word	0x0040089b
  400878:	0040089f 	.word	0x0040089f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40087c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400880:	e010      	b.n	4008a4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400882:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400886:	e00d      	b.n	4008a4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400888:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40088c:	e00a      	b.n	4008a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40088e:	4b08      	ldr	r3, [pc, #32]	; (4008b0 <osc_get_rate+0x68>)
  400890:	e008      	b.n	4008a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400892:	4b08      	ldr	r3, [pc, #32]	; (4008b4 <osc_get_rate+0x6c>)
  400894:	e006      	b.n	4008a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400896:	4b08      	ldr	r3, [pc, #32]	; (4008b8 <osc_get_rate+0x70>)
  400898:	e004      	b.n	4008a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40089a:	4b07      	ldr	r3, [pc, #28]	; (4008b8 <osc_get_rate+0x70>)
  40089c:	e002      	b.n	4008a4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40089e:	4b06      	ldr	r3, [pc, #24]	; (4008b8 <osc_get_rate+0x70>)
  4008a0:	e000      	b.n	4008a4 <osc_get_rate+0x5c>
	}

	return 0;
  4008a2:	2300      	movs	r3, #0
}
  4008a4:	4618      	mov	r0, r3
  4008a6:	370c      	adds	r7, #12
  4008a8:	46bd      	mov	sp, r7
  4008aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008ae:	4770      	bx	lr
  4008b0:	003d0900 	.word	0x003d0900
  4008b4:	007a1200 	.word	0x007a1200
  4008b8:	00b71b00 	.word	0x00b71b00

004008bc <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4008bc:	b580      	push	{r7, lr}
  4008be:	b082      	sub	sp, #8
  4008c0:	af00      	add	r7, sp, #0
  4008c2:	4603      	mov	r3, r0
  4008c4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4008c6:	bf00      	nop
  4008c8:	79fb      	ldrb	r3, [r7, #7]
  4008ca:	4618      	mov	r0, r3
  4008cc:	4b05      	ldr	r3, [pc, #20]	; (4008e4 <osc_wait_ready+0x28>)
  4008ce:	4798      	blx	r3
  4008d0:	4603      	mov	r3, r0
  4008d2:	f083 0301 	eor.w	r3, r3, #1
  4008d6:	b2db      	uxtb	r3, r3
  4008d8:	2b00      	cmp	r3, #0
  4008da:	d1f5      	bne.n	4008c8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4008dc:	bf00      	nop
  4008de:	3708      	adds	r7, #8
  4008e0:	46bd      	mov	sp, r7
  4008e2:	bd80      	pop	{r7, pc}
  4008e4:	004007d9 	.word	0x004007d9

004008e8 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4008e8:	b580      	push	{r7, lr}
  4008ea:	b086      	sub	sp, #24
  4008ec:	af00      	add	r7, sp, #0
  4008ee:	60f8      	str	r0, [r7, #12]
  4008f0:	607a      	str	r2, [r7, #4]
  4008f2:	603b      	str	r3, [r7, #0]
  4008f4:	460b      	mov	r3, r1
  4008f6:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  4008f8:	687b      	ldr	r3, [r7, #4]
  4008fa:	2b00      	cmp	r3, #0
  4008fc:	d107      	bne.n	40090e <pll_config_init+0x26>
  4008fe:	683b      	ldr	r3, [r7, #0]
  400900:	2b00      	cmp	r3, #0
  400902:	d104      	bne.n	40090e <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400904:	68fb      	ldr	r3, [r7, #12]
  400906:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  40090a:	601a      	str	r2, [r3, #0]
  40090c:	e019      	b.n	400942 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40090e:	7afb      	ldrb	r3, [r7, #11]
  400910:	4618      	mov	r0, r3
  400912:	4b0e      	ldr	r3, [pc, #56]	; (40094c <pll_config_init+0x64>)
  400914:	4798      	blx	r3
  400916:	4602      	mov	r2, r0
  400918:	687b      	ldr	r3, [r7, #4]
  40091a:	fbb2 f3f3 	udiv	r3, r2, r3
  40091e:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400920:	697b      	ldr	r3, [r7, #20]
  400922:	683a      	ldr	r2, [r7, #0]
  400924:	fb02 f303 	mul.w	r3, r2, r3
  400928:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40092a:	683b      	ldr	r3, [r7, #0]
  40092c:	3b01      	subs	r3, #1
  40092e:	041a      	lsls	r2, r3, #16
  400930:	4b07      	ldr	r3, [pc, #28]	; (400950 <pll_config_init+0x68>)
  400932:	4013      	ands	r3, r2
  400934:	687a      	ldr	r2, [r7, #4]
  400936:	b2d2      	uxtb	r2, r2
  400938:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40093a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
	vco_hz *= ul_mul;
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40093e:	68fb      	ldr	r3, [r7, #12]
  400940:	601a      	str	r2, [r3, #0]
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
	}
}
  400942:	bf00      	nop
  400944:	3718      	adds	r7, #24
  400946:	46bd      	mov	sp, r7
  400948:	bd80      	pop	{r7, pc}
  40094a:	bf00      	nop
  40094c:	00400849 	.word	0x00400849
  400950:	07ff0000 	.word	0x07ff0000

00400954 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400954:	b580      	push	{r7, lr}
  400956:	b082      	sub	sp, #8
  400958:	af00      	add	r7, sp, #0
  40095a:	6078      	str	r0, [r7, #4]
  40095c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40095e:	683b      	ldr	r3, [r7, #0]
  400960:	2b00      	cmp	r3, #0
  400962:	d108      	bne.n	400976 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400964:	4b09      	ldr	r3, [pc, #36]	; (40098c <pll_enable+0x38>)
  400966:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400968:	4a09      	ldr	r2, [pc, #36]	; (400990 <pll_enable+0x3c>)
  40096a:	687b      	ldr	r3, [r7, #4]
  40096c:	681b      	ldr	r3, [r3, #0]
  40096e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400972:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  400974:	e005      	b.n	400982 <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  400976:	4a06      	ldr	r2, [pc, #24]	; (400990 <pll_enable+0x3c>)
  400978:	687b      	ldr	r3, [r7, #4]
  40097a:	681b      	ldr	r3, [r3, #0]
  40097c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400980:	61d3      	str	r3, [r2, #28]
	}
}
  400982:	bf00      	nop
  400984:	3708      	adds	r7, #8
  400986:	46bd      	mov	sp, r7
  400988:	bd80      	pop	{r7, pc}
  40098a:	bf00      	nop
  40098c:	00401885 	.word	0x00401885
  400990:	400e0600 	.word	0x400e0600

00400994 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400994:	b580      	push	{r7, lr}
  400996:	b082      	sub	sp, #8
  400998:	af00      	add	r7, sp, #0
  40099a:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40099c:	687b      	ldr	r3, [r7, #4]
  40099e:	2b00      	cmp	r3, #0
  4009a0:	d103      	bne.n	4009aa <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4009a2:	4b05      	ldr	r3, [pc, #20]	; (4009b8 <pll_is_locked+0x24>)
  4009a4:	4798      	blx	r3
  4009a6:	4603      	mov	r3, r0
  4009a8:	e002      	b.n	4009b0 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4009aa:	4b04      	ldr	r3, [pc, #16]	; (4009bc <pll_is_locked+0x28>)
  4009ac:	4798      	blx	r3
  4009ae:	4603      	mov	r3, r0
	}
}
  4009b0:	4618      	mov	r0, r3
  4009b2:	3708      	adds	r7, #8
  4009b4:	46bd      	mov	sp, r7
  4009b6:	bd80      	pop	{r7, pc}
  4009b8:	004018a1 	.word	0x004018a1
  4009bc:	004018bd 	.word	0x004018bd

004009c0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4009c0:	b580      	push	{r7, lr}
  4009c2:	b082      	sub	sp, #8
  4009c4:	af00      	add	r7, sp, #0
  4009c6:	4603      	mov	r3, r0
  4009c8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4009ca:	79fb      	ldrb	r3, [r7, #7]
  4009cc:	3b03      	subs	r3, #3
  4009ce:	2b04      	cmp	r3, #4
  4009d0:	d808      	bhi.n	4009e4 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4009d2:	79fb      	ldrb	r3, [r7, #7]
  4009d4:	4618      	mov	r0, r3
  4009d6:	4b06      	ldr	r3, [pc, #24]	; (4009f0 <pll_enable_source+0x30>)
  4009d8:	4798      	blx	r3
		osc_wait_ready(e_src);
  4009da:	79fb      	ldrb	r3, [r7, #7]
  4009dc:	4618      	mov	r0, r3
  4009de:	4b05      	ldr	r3, [pc, #20]	; (4009f4 <pll_enable_source+0x34>)
  4009e0:	4798      	blx	r3
		break;
  4009e2:	e000      	b.n	4009e6 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4009e4:	bf00      	nop
	}
}
  4009e6:	bf00      	nop
  4009e8:	3708      	adds	r7, #8
  4009ea:	46bd      	mov	sp, r7
  4009ec:	bd80      	pop	{r7, pc}
  4009ee:	bf00      	nop
  4009f0:	00400751 	.word	0x00400751
  4009f4:	004008bd 	.word	0x004008bd

004009f8 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4009f8:	b580      	push	{r7, lr}
  4009fa:	b082      	sub	sp, #8
  4009fc:	af00      	add	r7, sp, #0
  4009fe:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400a00:	bf00      	nop
  400a02:	6878      	ldr	r0, [r7, #4]
  400a04:	4b04      	ldr	r3, [pc, #16]	; (400a18 <pll_wait_for_lock+0x20>)
  400a06:	4798      	blx	r3
  400a08:	4603      	mov	r3, r0
  400a0a:	2b00      	cmp	r3, #0
  400a0c:	d0f9      	beq.n	400a02 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400a0e:	2300      	movs	r3, #0
}
  400a10:	4618      	mov	r0, r3
  400a12:	3708      	adds	r7, #8
  400a14:	46bd      	mov	sp, r7
  400a16:	bd80      	pop	{r7, pc}
  400a18:	00400995 	.word	0x00400995

00400a1c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400a1c:	b580      	push	{r7, lr}
  400a1e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400a20:	2006      	movs	r0, #6
  400a22:	4b05      	ldr	r3, [pc, #20]	; (400a38 <sysclk_get_main_hz+0x1c>)
  400a24:	4798      	blx	r3
  400a26:	4602      	mov	r2, r0
  400a28:	4613      	mov	r3, r2
  400a2a:	009b      	lsls	r3, r3, #2
  400a2c:	4413      	add	r3, r2
  400a2e:	009a      	lsls	r2, r3, #2
  400a30:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400a32:	4618      	mov	r0, r3
  400a34:	bd80      	pop	{r7, pc}
  400a36:	bf00      	nop
  400a38:	00400849 	.word	0x00400849

00400a3c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400a3c:	b580      	push	{r7, lr}
  400a3e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400a40:	4b02      	ldr	r3, [pc, #8]	; (400a4c <sysclk_get_cpu_hz+0x10>)
  400a42:	4798      	blx	r3
  400a44:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400a46:	4618      	mov	r0, r3
  400a48:	bd80      	pop	{r7, pc}
  400a4a:	bf00      	nop
  400a4c:	00400a1d 	.word	0x00400a1d

00400a50 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400a50:	b590      	push	{r4, r7, lr}
  400a52:	b083      	sub	sp, #12
  400a54:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400a56:	4813      	ldr	r0, [pc, #76]	; (400aa4 <sysclk_init+0x54>)
  400a58:	4b13      	ldr	r3, [pc, #76]	; (400aa8 <sysclk_init+0x58>)
  400a5a:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  400a5c:	2006      	movs	r0, #6
  400a5e:	4b13      	ldr	r3, [pc, #76]	; (400aac <sysclk_init+0x5c>)
  400a60:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400a62:	1d38      	adds	r0, r7, #4
  400a64:	2319      	movs	r3, #25
  400a66:	2201      	movs	r2, #1
  400a68:	2106      	movs	r1, #6
  400a6a:	4c11      	ldr	r4, [pc, #68]	; (400ab0 <sysclk_init+0x60>)
  400a6c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400a6e:	1d3b      	adds	r3, r7, #4
  400a70:	2100      	movs	r1, #0
  400a72:	4618      	mov	r0, r3
  400a74:	4b0f      	ldr	r3, [pc, #60]	; (400ab4 <sysclk_init+0x64>)
  400a76:	4798      	blx	r3
		pll_wait_for_lock(0);
  400a78:	2000      	movs	r0, #0
  400a7a:	4b0f      	ldr	r3, [pc, #60]	; (400ab8 <sysclk_init+0x68>)
  400a7c:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400a7e:	2002      	movs	r0, #2
  400a80:	4b0e      	ldr	r3, [pc, #56]	; (400abc <sysclk_init+0x6c>)
  400a82:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400a84:	2000      	movs	r0, #0
  400a86:	4b0e      	ldr	r3, [pc, #56]	; (400ac0 <sysclk_init+0x70>)
  400a88:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400a8a:	4b0e      	ldr	r3, [pc, #56]	; (400ac4 <sysclk_init+0x74>)
  400a8c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400a8e:	4b0e      	ldr	r3, [pc, #56]	; (400ac8 <sysclk_init+0x78>)
  400a90:	4798      	blx	r3
  400a92:	4603      	mov	r3, r0
  400a94:	4618      	mov	r0, r3
  400a96:	4b04      	ldr	r3, [pc, #16]	; (400aa8 <sysclk_init+0x58>)
  400a98:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400a9a:	bf00      	nop
  400a9c:	370c      	adds	r7, #12
  400a9e:	46bd      	mov	sp, r7
  400aa0:	bd90      	pop	{r4, r7, pc}
  400aa2:	bf00      	nop
  400aa4:	11e1a300 	.word	0x11e1a300
  400aa8:	004024a5 	.word	0x004024a5
  400aac:	004009c1 	.word	0x004009c1
  400ab0:	004008e9 	.word	0x004008e9
  400ab4:	00400955 	.word	0x00400955
  400ab8:	004009f9 	.word	0x004009f9
  400abc:	00401615 	.word	0x00401615
  400ac0:	00401691 	.word	0x00401691
  400ac4:	00402339 	.word	0x00402339
  400ac8:	00400a3d 	.word	0x00400a3d

00400acc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400acc:	b580      	push	{r7, lr}
  400ace:	b086      	sub	sp, #24
  400ad0:	af00      	add	r7, sp, #0
  400ad2:	60f8      	str	r0, [r7, #12]
  400ad4:	60b9      	str	r1, [r7, #8]
  400ad6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400ad8:	2300      	movs	r3, #0
  400ada:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400adc:	68fb      	ldr	r3, [r7, #12]
  400ade:	2b00      	cmp	r3, #0
  400ae0:	d012      	beq.n	400b08 <_read+0x3c>
		return -1;
  400ae2:	f04f 33ff 	mov.w	r3, #4294967295
  400ae6:	e013      	b.n	400b10 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400ae8:	4b0b      	ldr	r3, [pc, #44]	; (400b18 <_read+0x4c>)
  400aea:	681b      	ldr	r3, [r3, #0]
  400aec:	4a0b      	ldr	r2, [pc, #44]	; (400b1c <_read+0x50>)
  400aee:	6812      	ldr	r2, [r2, #0]
  400af0:	68b9      	ldr	r1, [r7, #8]
  400af2:	4610      	mov	r0, r2
  400af4:	4798      	blx	r3
		ptr++;
  400af6:	68bb      	ldr	r3, [r7, #8]
  400af8:	3301      	adds	r3, #1
  400afa:	60bb      	str	r3, [r7, #8]
		nChars++;
  400afc:	697b      	ldr	r3, [r7, #20]
  400afe:	3301      	adds	r3, #1
  400b00:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400b02:	687b      	ldr	r3, [r7, #4]
  400b04:	3b01      	subs	r3, #1
  400b06:	607b      	str	r3, [r7, #4]
  400b08:	687b      	ldr	r3, [r7, #4]
  400b0a:	2b00      	cmp	r3, #0
  400b0c:	dcec      	bgt.n	400ae8 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  400b0e:	697b      	ldr	r3, [r7, #20]
}
  400b10:	4618      	mov	r0, r3
  400b12:	3718      	adds	r7, #24
  400b14:	46bd      	mov	sp, r7
  400b16:	bd80      	pop	{r7, pc}
  400b18:	20400a34 	.word	0x20400a34
  400b1c:	20400a3c 	.word	0x20400a3c

00400b20 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400b20:	b580      	push	{r7, lr}
  400b22:	b086      	sub	sp, #24
  400b24:	af00      	add	r7, sp, #0
  400b26:	60f8      	str	r0, [r7, #12]
  400b28:	60b9      	str	r1, [r7, #8]
  400b2a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400b2c:	2300      	movs	r3, #0
  400b2e:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  400b30:	68fb      	ldr	r3, [r7, #12]
  400b32:	2b01      	cmp	r3, #1
  400b34:	d01e      	beq.n	400b74 <_write+0x54>
  400b36:	68fb      	ldr	r3, [r7, #12]
  400b38:	2b02      	cmp	r3, #2
  400b3a:	d01b      	beq.n	400b74 <_write+0x54>
  400b3c:	68fb      	ldr	r3, [r7, #12]
  400b3e:	2b03      	cmp	r3, #3
  400b40:	d018      	beq.n	400b74 <_write+0x54>
		return -1;
  400b42:	f04f 33ff 	mov.w	r3, #4294967295
  400b46:	e019      	b.n	400b7c <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400b48:	4b0e      	ldr	r3, [pc, #56]	; (400b84 <_write+0x64>)
  400b4a:	681a      	ldr	r2, [r3, #0]
  400b4c:	4b0e      	ldr	r3, [pc, #56]	; (400b88 <_write+0x68>)
  400b4e:	6818      	ldr	r0, [r3, #0]
  400b50:	68bb      	ldr	r3, [r7, #8]
  400b52:	1c59      	adds	r1, r3, #1
  400b54:	60b9      	str	r1, [r7, #8]
  400b56:	781b      	ldrb	r3, [r3, #0]
  400b58:	4619      	mov	r1, r3
  400b5a:	4790      	blx	r2
  400b5c:	4603      	mov	r3, r0
  400b5e:	2b00      	cmp	r3, #0
  400b60:	da02      	bge.n	400b68 <_write+0x48>
			return -1;
  400b62:	f04f 33ff 	mov.w	r3, #4294967295
  400b66:	e009      	b.n	400b7c <_write+0x5c>
		}
		++nChars;
  400b68:	697b      	ldr	r3, [r7, #20]
  400b6a:	3301      	adds	r3, #1
  400b6c:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400b6e:	687b      	ldr	r3, [r7, #4]
  400b70:	3b01      	subs	r3, #1
  400b72:	607b      	str	r3, [r7, #4]
  400b74:	687b      	ldr	r3, [r7, #4]
  400b76:	2b00      	cmp	r3, #0
  400b78:	d1e6      	bne.n	400b48 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  400b7a:	697b      	ldr	r3, [r7, #20]
}
  400b7c:	4618      	mov	r0, r3
  400b7e:	3718      	adds	r7, #24
  400b80:	46bd      	mov	sp, r7
  400b82:	bd80      	pop	{r7, pc}
  400b84:	20400a38 	.word	0x20400a38
  400b88:	20400a3c 	.word	0x20400a3c

00400b8c <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  400b8c:	b480      	push	{r7}
  400b8e:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400b90:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400b94:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400b98:	4b09      	ldr	r3, [pc, #36]	; (400bc0 <SCB_EnableICache+0x34>)
  400b9a:	2200      	movs	r2, #0
  400b9c:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400ba0:	4a07      	ldr	r2, [pc, #28]	; (400bc0 <SCB_EnableICache+0x34>)
  400ba2:	4b07      	ldr	r3, [pc, #28]	; (400bc0 <SCB_EnableICache+0x34>)
  400ba4:	695b      	ldr	r3, [r3, #20]
  400ba6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  400baa:	6153      	str	r3, [r2, #20]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400bac:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400bb0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  400bb4:	bf00      	nop
  400bb6:	46bd      	mov	sp, r7
  400bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bbc:	4770      	bx	lr
  400bbe:	bf00      	nop
  400bc0:	e000ed00 	.word	0xe000ed00

00400bc4 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  400bc4:	b480      	push	{r7}
  400bc6:	b08b      	sub	sp, #44	; 0x2c
  400bc8:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400bca:	4b26      	ldr	r3, [pc, #152]	; (400c64 <SCB_EnableDCache+0xa0>)
  400bcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  400bd0:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  400bd2:	69fb      	ldr	r3, [r7, #28]
  400bd4:	0b5b      	lsrs	r3, r3, #13
  400bd6:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400bda:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400bdc:	69fb      	ldr	r3, [r7, #28]
  400bde:	f003 0307 	and.w	r3, r3, #7
  400be2:	3304      	adds	r3, #4
  400be4:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  400be6:	69fb      	ldr	r3, [r7, #28]
  400be8:	08db      	lsrs	r3, r3, #3
  400bea:	f3c3 0309 	ubfx	r3, r3, #0, #10
  400bee:	617b      	str	r3, [r7, #20]
  400bf0:	697b      	ldr	r3, [r7, #20]
  400bf2:	60fb      	str	r3, [r7, #12]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400bf4:	68fb      	ldr	r3, [r7, #12]
  400bf6:	fab3 f383 	clz	r3, r3
  400bfa:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  400bfc:	687b      	ldr	r3, [r7, #4]
  400bfe:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  400c00:	f003 031f 	and.w	r3, r3, #31
  400c04:	613b      	str	r3, [r7, #16]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400c06:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400c0a:	697b      	ldr	r3, [r7, #20]
  400c0c:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  400c0e:	6a3a      	ldr	r2, [r7, #32]
  400c10:	693b      	ldr	r3, [r7, #16]
  400c12:	fa02 f303 	lsl.w	r3, r2, r3
  400c16:	4619      	mov	r1, r3
  400c18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  400c1a:	69bb      	ldr	r3, [r7, #24]
  400c1c:	fa02 f303 	lsl.w	r3, r2, r3
  400c20:	430b      	orrs	r3, r1
  400c22:	60bb      	str	r3, [r7, #8]
              SCB->DCISW = sw;
  400c24:	4a0f      	ldr	r2, [pc, #60]	; (400c64 <SCB_EnableDCache+0xa0>)
  400c26:	68bb      	ldr	r3, [r7, #8]
  400c28:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  400c2c:	6a3b      	ldr	r3, [r7, #32]
  400c2e:	1e5a      	subs	r2, r3, #1
  400c30:	623a      	str	r2, [r7, #32]
  400c32:	2b00      	cmp	r3, #0
  400c34:	d1eb      	bne.n	400c0e <SCB_EnableDCache+0x4a>
        } while(sets--);
  400c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400c38:	1e5a      	subs	r2, r3, #1
  400c3a:	627a      	str	r2, [r7, #36]	; 0x24
  400c3c:	2b00      	cmp	r3, #0
  400c3e:	d1e4      	bne.n	400c0a <SCB_EnableDCache+0x46>
  400c40:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400c44:	4a07      	ldr	r2, [pc, #28]	; (400c64 <SCB_EnableDCache+0xa0>)
  400c46:	4b07      	ldr	r3, [pc, #28]	; (400c64 <SCB_EnableDCache+0xa0>)
  400c48:	695b      	ldr	r3, [r3, #20]
  400c4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400c4e:	6153      	str	r3, [r2, #20]
  400c50:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400c54:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  400c58:	bf00      	nop
  400c5a:	372c      	adds	r7, #44	; 0x2c
  400c5c:	46bd      	mov	sp, r7
  400c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c62:	4770      	bx	lr
  400c64:	e000ed00 	.word	0xe000ed00

00400c68 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400c68:	b580      	push	{r7, lr}
  400c6a:	b082      	sub	sp, #8
  400c6c:	af00      	add	r7, sp, #0
  400c6e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400c70:	6878      	ldr	r0, [r7, #4]
  400c72:	4b03      	ldr	r3, [pc, #12]	; (400c80 <sysclk_enable_peripheral_clock+0x18>)
  400c74:	4798      	blx	r3
}
  400c76:	bf00      	nop
  400c78:	3708      	adds	r7, #8
  400c7a:	46bd      	mov	sp, r7
  400c7c:	bd80      	pop	{r7, pc}
  400c7e:	bf00      	nop
  400c80:	004018d9 	.word	0x004018d9

00400c84 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400c84:	b580      	push	{r7, lr}
  400c86:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400c88:	200a      	movs	r0, #10
  400c8a:	4b08      	ldr	r3, [pc, #32]	; (400cac <ioport_init+0x28>)
  400c8c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  400c8e:	200b      	movs	r0, #11
  400c90:	4b06      	ldr	r3, [pc, #24]	; (400cac <ioport_init+0x28>)
  400c92:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400c94:	200c      	movs	r0, #12
  400c96:	4b05      	ldr	r3, [pc, #20]	; (400cac <ioport_init+0x28>)
  400c98:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400c9a:	2010      	movs	r0, #16
  400c9c:	4b03      	ldr	r3, [pc, #12]	; (400cac <ioport_init+0x28>)
  400c9e:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400ca0:	2011      	movs	r0, #17
  400ca2:	4b02      	ldr	r3, [pc, #8]	; (400cac <ioport_init+0x28>)
  400ca4:	4798      	blx	r3
	arch_ioport_init();
}
  400ca6:	bf00      	nop
  400ca8:	bd80      	pop	{r7, pc}
  400caa:	bf00      	nop
  400cac:	00400c69 	.word	0x00400c69

00400cb0 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  400cb0:	b480      	push	{r7}
  400cb2:	b089      	sub	sp, #36	; 0x24
  400cb4:	af00      	add	r7, sp, #0
  400cb6:	6078      	str	r0, [r7, #4]
  400cb8:	687b      	ldr	r3, [r7, #4]
  400cba:	61fb      	str	r3, [r7, #28]
  400cbc:	69fb      	ldr	r3, [r7, #28]
  400cbe:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400cc0:	69bb      	ldr	r3, [r7, #24]
  400cc2:	095a      	lsrs	r2, r3, #5
  400cc4:	69fb      	ldr	r3, [r7, #28]
  400cc6:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400cc8:	697b      	ldr	r3, [r7, #20]
  400cca:	f003 031f 	and.w	r3, r3, #31
  400cce:	2101      	movs	r1, #1
  400cd0:	fa01 f303 	lsl.w	r3, r1, r3
  400cd4:	613a      	str	r2, [r7, #16]
  400cd6:	60fb      	str	r3, [r7, #12]
  400cd8:	693b      	ldr	r3, [r7, #16]
  400cda:	60bb      	str	r3, [r7, #8]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400cdc:	68ba      	ldr	r2, [r7, #8]
  400cde:	4b06      	ldr	r3, [pc, #24]	; (400cf8 <ioport_disable_pin+0x48>)
  400ce0:	4413      	add	r3, r2
  400ce2:	025b      	lsls	r3, r3, #9
  400ce4:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400ce6:	68fb      	ldr	r3, [r7, #12]
  400ce8:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400cea:	bf00      	nop
  400cec:	3724      	adds	r7, #36	; 0x24
  400cee:	46bd      	mov	sp, r7
  400cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cf4:	4770      	bx	lr
  400cf6:	bf00      	nop
  400cf8:	00200707 	.word	0x00200707

00400cfc <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400cfc:	b480      	push	{r7}
  400cfe:	b08d      	sub	sp, #52	; 0x34
  400d00:	af00      	add	r7, sp, #0
  400d02:	6078      	str	r0, [r7, #4]
  400d04:	6039      	str	r1, [r7, #0]
  400d06:	687b      	ldr	r3, [r7, #4]
  400d08:	62fb      	str	r3, [r7, #44]	; 0x2c
  400d0a:	683b      	ldr	r3, [r7, #0]
  400d0c:	62bb      	str	r3, [r7, #40]	; 0x28
  400d0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d10:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400d14:	095a      	lsrs	r2, r3, #5
  400d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d18:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400d1a:	6a3b      	ldr	r3, [r7, #32]
  400d1c:	f003 031f 	and.w	r3, r3, #31
  400d20:	2101      	movs	r1, #1
  400d22:	fa01 f303 	lsl.w	r3, r1, r3
  400d26:	61fa      	str	r2, [r7, #28]
  400d28:	61bb      	str	r3, [r7, #24]
  400d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400d2c:	617b      	str	r3, [r7, #20]
  400d2e:	69fb      	ldr	r3, [r7, #28]
  400d30:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d32:	693a      	ldr	r2, [r7, #16]
  400d34:	4b37      	ldr	r3, [pc, #220]	; (400e14 <ioport_set_pin_mode+0x118>)
  400d36:	4413      	add	r3, r2
  400d38:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400d3a:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400d3c:	697b      	ldr	r3, [r7, #20]
  400d3e:	f003 0308 	and.w	r3, r3, #8
  400d42:	2b00      	cmp	r3, #0
  400d44:	d003      	beq.n	400d4e <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400d46:	68fb      	ldr	r3, [r7, #12]
  400d48:	69ba      	ldr	r2, [r7, #24]
  400d4a:	665a      	str	r2, [r3, #100]	; 0x64
  400d4c:	e002      	b.n	400d54 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400d4e:	68fb      	ldr	r3, [r7, #12]
  400d50:	69ba      	ldr	r2, [r7, #24]
  400d52:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400d54:	697b      	ldr	r3, [r7, #20]
  400d56:	f003 0310 	and.w	r3, r3, #16
  400d5a:	2b00      	cmp	r3, #0
  400d5c:	d004      	beq.n	400d68 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400d5e:	68fb      	ldr	r3, [r7, #12]
  400d60:	69ba      	ldr	r2, [r7, #24]
  400d62:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400d66:	e003      	b.n	400d70 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400d68:	68fb      	ldr	r3, [r7, #12]
  400d6a:	69ba      	ldr	r2, [r7, #24]
  400d6c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400d70:	697b      	ldr	r3, [r7, #20]
  400d72:	f003 0320 	and.w	r3, r3, #32
  400d76:	2b00      	cmp	r3, #0
  400d78:	d003      	beq.n	400d82 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400d7a:	68fb      	ldr	r3, [r7, #12]
  400d7c:	69ba      	ldr	r2, [r7, #24]
  400d7e:	651a      	str	r2, [r3, #80]	; 0x50
  400d80:	e002      	b.n	400d88 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400d82:	68fb      	ldr	r3, [r7, #12]
  400d84:	69ba      	ldr	r2, [r7, #24]
  400d86:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400d88:	697b      	ldr	r3, [r7, #20]
  400d8a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400d8e:	2b00      	cmp	r3, #0
  400d90:	d003      	beq.n	400d9a <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400d92:	68fb      	ldr	r3, [r7, #12]
  400d94:	69ba      	ldr	r2, [r7, #24]
  400d96:	621a      	str	r2, [r3, #32]
  400d98:	e002      	b.n	400da0 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400d9a:	68fb      	ldr	r3, [r7, #12]
  400d9c:	69ba      	ldr	r2, [r7, #24]
  400d9e:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400da0:	697b      	ldr	r3, [r7, #20]
  400da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400da6:	2b00      	cmp	r3, #0
  400da8:	d004      	beq.n	400db4 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400daa:	68fb      	ldr	r3, [r7, #12]
  400dac:	69ba      	ldr	r2, [r7, #24]
  400dae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400db2:	e003      	b.n	400dbc <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400db4:	68fb      	ldr	r3, [r7, #12]
  400db6:	69ba      	ldr	r2, [r7, #24]
  400db8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400dbc:	697b      	ldr	r3, [r7, #20]
  400dbe:	f003 0301 	and.w	r3, r3, #1
  400dc2:	2b00      	cmp	r3, #0
  400dc4:	d006      	beq.n	400dd4 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400dc6:	68fb      	ldr	r3, [r7, #12]
  400dc8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400dca:	69bb      	ldr	r3, [r7, #24]
  400dcc:	431a      	orrs	r2, r3
  400dce:	68fb      	ldr	r3, [r7, #12]
  400dd0:	671a      	str	r2, [r3, #112]	; 0x70
  400dd2:	e006      	b.n	400de2 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400dd4:	68fb      	ldr	r3, [r7, #12]
  400dd6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400dd8:	69bb      	ldr	r3, [r7, #24]
  400dda:	43db      	mvns	r3, r3
  400ddc:	401a      	ands	r2, r3
  400dde:	68fb      	ldr	r3, [r7, #12]
  400de0:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400de2:	697b      	ldr	r3, [r7, #20]
  400de4:	f003 0302 	and.w	r3, r3, #2
  400de8:	2b00      	cmp	r3, #0
  400dea:	d006      	beq.n	400dfa <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400dec:	68fb      	ldr	r3, [r7, #12]
  400dee:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400df0:	69bb      	ldr	r3, [r7, #24]
  400df2:	431a      	orrs	r2, r3
  400df4:	68fb      	ldr	r3, [r7, #12]
  400df6:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400df8:	e006      	b.n	400e08 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400dfa:	68fb      	ldr	r3, [r7, #12]
  400dfc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400dfe:	69bb      	ldr	r3, [r7, #24]
  400e00:	43db      	mvns	r3, r3
  400e02:	401a      	ands	r2, r3
  400e04:	68fb      	ldr	r3, [r7, #12]
  400e06:	675a      	str	r2, [r3, #116]	; 0x74
  400e08:	bf00      	nop
  400e0a:	3734      	adds	r7, #52	; 0x34
  400e0c:	46bd      	mov	sp, r7
  400e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e12:	4770      	bx	lr
  400e14:	00200707 	.word	0x00200707

00400e18 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400e18:	b480      	push	{r7}
  400e1a:	b08d      	sub	sp, #52	; 0x34
  400e1c:	af00      	add	r7, sp, #0
  400e1e:	6078      	str	r0, [r7, #4]
  400e20:	460b      	mov	r3, r1
  400e22:	70fb      	strb	r3, [r7, #3]
  400e24:	687b      	ldr	r3, [r7, #4]
  400e26:	62fb      	str	r3, [r7, #44]	; 0x2c
  400e28:	78fb      	ldrb	r3, [r7, #3]
  400e2a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400e2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e30:	627b      	str	r3, [r7, #36]	; 0x24
  400e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e34:	623b      	str	r3, [r7, #32]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400e36:	6a3b      	ldr	r3, [r7, #32]
  400e38:	095b      	lsrs	r3, r3, #5
  400e3a:	61fb      	str	r3, [r7, #28]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e3c:	69fa      	ldr	r2, [r7, #28]
  400e3e:	4b17      	ldr	r3, [pc, #92]	; (400e9c <ioport_set_pin_dir+0x84>)
  400e40:	4413      	add	r3, r2
  400e42:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400e44:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  400e46:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400e4a:	2b01      	cmp	r3, #1
  400e4c:	d109      	bne.n	400e62 <ioport_set_pin_dir+0x4a>
  400e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e50:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400e52:	697b      	ldr	r3, [r7, #20]
  400e54:	f003 031f 	and.w	r3, r3, #31
  400e58:	2201      	movs	r2, #1
  400e5a:	409a      	lsls	r2, r3
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400e5c:	69bb      	ldr	r3, [r7, #24]
  400e5e:	611a      	str	r2, [r3, #16]
  400e60:	e00c      	b.n	400e7c <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  400e62:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400e66:	2b00      	cmp	r3, #0
  400e68:	d108      	bne.n	400e7c <ioport_set_pin_dir+0x64>
  400e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e6c:	613b      	str	r3, [r7, #16]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400e6e:	693b      	ldr	r3, [r7, #16]
  400e70:	f003 031f 	and.w	r3, r3, #31
  400e74:	2201      	movs	r2, #1
  400e76:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400e78:	69bb      	ldr	r3, [r7, #24]
  400e7a:	615a      	str	r2, [r3, #20]
  400e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e7e:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400e80:	68fb      	ldr	r3, [r7, #12]
  400e82:	f003 031f 	and.w	r3, r3, #31
  400e86:	2201      	movs	r2, #1
  400e88:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e8a:	69bb      	ldr	r3, [r7, #24]
  400e8c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400e90:	bf00      	nop
  400e92:	3734      	adds	r7, #52	; 0x34
  400e94:	46bd      	mov	sp, r7
  400e96:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e9a:	4770      	bx	lr
  400e9c:	00200707 	.word	0x00200707

00400ea0 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400ea0:	b480      	push	{r7}
  400ea2:	b08b      	sub	sp, #44	; 0x2c
  400ea4:	af00      	add	r7, sp, #0
  400ea6:	6078      	str	r0, [r7, #4]
  400ea8:	460b      	mov	r3, r1
  400eaa:	70fb      	strb	r3, [r7, #3]
  400eac:	687b      	ldr	r3, [r7, #4]
  400eae:	627b      	str	r3, [r7, #36]	; 0x24
  400eb0:	78fb      	ldrb	r3, [r7, #3]
  400eb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400eb8:	61fb      	str	r3, [r7, #28]
  400eba:	69fb      	ldr	r3, [r7, #28]
  400ebc:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400ebe:	69bb      	ldr	r3, [r7, #24]
  400ec0:	095b      	lsrs	r3, r3, #5
  400ec2:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400ec4:	697a      	ldr	r2, [r7, #20]
  400ec6:	4b10      	ldr	r3, [pc, #64]	; (400f08 <ioport_set_pin_level+0x68>)
  400ec8:	4413      	add	r3, r2
  400eca:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400ecc:	613b      	str	r3, [r7, #16]

	if (level) {
  400ece:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400ed2:	2b00      	cmp	r3, #0
  400ed4:	d009      	beq.n	400eea <ioport_set_pin_level+0x4a>
  400ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400ed8:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400eda:	68fb      	ldr	r3, [r7, #12]
  400edc:	f003 031f 	and.w	r3, r3, #31
  400ee0:	2201      	movs	r2, #1
  400ee2:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400ee4:	693b      	ldr	r3, [r7, #16]
  400ee6:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400ee8:	e008      	b.n	400efc <ioport_set_pin_level+0x5c>
  400eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400eec:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400eee:	68bb      	ldr	r3, [r7, #8]
  400ef0:	f003 031f 	and.w	r3, r3, #31
  400ef4:	2201      	movs	r2, #1
  400ef6:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400ef8:	693b      	ldr	r3, [r7, #16]
  400efa:	635a      	str	r2, [r3, #52]	; 0x34
  400efc:	bf00      	nop
  400efe:	372c      	adds	r7, #44	; 0x2c
  400f00:	46bd      	mov	sp, r7
  400f02:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f06:	4770      	bx	lr
  400f08:	00200707 	.word	0x00200707

00400f0c <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400f0c:	b480      	push	{r7}
  400f0e:	b08d      	sub	sp, #52	; 0x34
  400f10:	af00      	add	r7, sp, #0
  400f12:	6078      	str	r0, [r7, #4]
  400f14:	460b      	mov	r3, r1
  400f16:	70fb      	strb	r3, [r7, #3]
  400f18:	687b      	ldr	r3, [r7, #4]
  400f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  400f1c:	78fb      	ldrb	r3, [r7, #3]
  400f1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f24:	627b      	str	r3, [r7, #36]	; 0x24
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f28:	095a      	lsrs	r2, r3, #5
  400f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f2c:	623b      	str	r3, [r7, #32]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400f2e:	6a3b      	ldr	r3, [r7, #32]
  400f30:	f003 031f 	and.w	r3, r3, #31
  400f34:	2101      	movs	r1, #1
  400f36:	fa01 f303 	lsl.w	r3, r1, r3
  400f3a:	61fa      	str	r2, [r7, #28]
  400f3c:	61bb      	str	r3, [r7, #24]
  400f3e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400f42:	75fb      	strb	r3, [r7, #23]
  400f44:	69fb      	ldr	r3, [r7, #28]
  400f46:	613b      	str	r3, [r7, #16]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f48:	693a      	ldr	r2, [r7, #16]
  400f4a:	4b23      	ldr	r3, [pc, #140]	; (400fd8 <ioport_set_pin_sense_mode+0xcc>)
  400f4c:	4413      	add	r3, r2
  400f4e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  400f50:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  400f52:	7dfb      	ldrb	r3, [r7, #23]
  400f54:	3b01      	subs	r3, #1
  400f56:	2b03      	cmp	r3, #3
  400f58:	d82e      	bhi.n	400fb8 <ioport_set_pin_sense_mode+0xac>
  400f5a:	a201      	add	r2, pc, #4	; (adr r2, 400f60 <ioport_set_pin_sense_mode+0x54>)
  400f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400f60:	00400f95 	.word	0x00400f95
  400f64:	00400fa7 	.word	0x00400fa7
  400f68:	00400f71 	.word	0x00400f71
  400f6c:	00400f83 	.word	0x00400f83
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  400f70:	68fb      	ldr	r3, [r7, #12]
  400f72:	69ba      	ldr	r2, [r7, #24]
  400f74:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400f78:	68fb      	ldr	r3, [r7, #12]
  400f7a:	69ba      	ldr	r2, [r7, #24]
  400f7c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400f80:	e01f      	b.n	400fc2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  400f82:	68fb      	ldr	r3, [r7, #12]
  400f84:	69ba      	ldr	r2, [r7, #24]
  400f86:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400f8a:	68fb      	ldr	r3, [r7, #12]
  400f8c:	69ba      	ldr	r2, [r7, #24]
  400f8e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400f92:	e016      	b.n	400fc2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400f94:	68fb      	ldr	r3, [r7, #12]
  400f96:	69ba      	ldr	r2, [r7, #24]
  400f98:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400f9c:	68fb      	ldr	r3, [r7, #12]
  400f9e:	69ba      	ldr	r2, [r7, #24]
  400fa0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400fa4:	e00d      	b.n	400fc2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400fa6:	68fb      	ldr	r3, [r7, #12]
  400fa8:	69ba      	ldr	r2, [r7, #24]
  400faa:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400fae:	68fb      	ldr	r3, [r7, #12]
  400fb0:	69ba      	ldr	r2, [r7, #24]
  400fb2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400fb6:	e004      	b.n	400fc2 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400fb8:	68fb      	ldr	r3, [r7, #12]
  400fba:	69ba      	ldr	r2, [r7, #24]
  400fbc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400fc0:	e003      	b.n	400fca <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400fc2:	68fb      	ldr	r3, [r7, #12]
  400fc4:	69ba      	ldr	r2, [r7, #24]
  400fc6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400fca:	bf00      	nop
  400fcc:	3734      	adds	r7, #52	; 0x34
  400fce:	46bd      	mov	sp, r7
  400fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fd4:	4770      	bx	lr
  400fd6:	bf00      	nop
  400fd8:	00200707 	.word	0x00200707

00400fdc <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  400fdc:	b480      	push	{r7}
  400fde:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400fe0:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400fe4:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400fe8:	4a0c      	ldr	r2, [pc, #48]	; (40101c <tcm_disable+0x40>)
  400fea:	4b0c      	ldr	r3, [pc, #48]	; (40101c <tcm_disable+0x40>)
  400fec:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  400ff0:	f023 0301 	bic.w	r3, r3, #1
  400ff4:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400ff8:	4a08      	ldr	r2, [pc, #32]	; (40101c <tcm_disable+0x40>)
  400ffa:	4b08      	ldr	r3, [pc, #32]	; (40101c <tcm_disable+0x40>)
  400ffc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401000:	f023 0301 	bic.w	r3, r3, #1
  401004:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401008:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  40100c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401010:	bf00      	nop
  401012:	46bd      	mov	sp, r7
  401014:	f85d 7b04 	ldr.w	r7, [sp], #4
  401018:	4770      	bx	lr
  40101a:	bf00      	nop
  40101c:	e000ed00 	.word	0xe000ed00

00401020 <board_init>:
#endif

void board_init(void)
{
  401020:	b580      	push	{r7, lr}
  401022:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401024:	4b25      	ldr	r3, [pc, #148]	; (4010bc <board_init+0x9c>)
  401026:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40102a:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  40102c:	4b24      	ldr	r3, [pc, #144]	; (4010c0 <board_init+0xa0>)
  40102e:	4798      	blx	r3
	SCB_EnableDCache();
  401030:	4b24      	ldr	r3, [pc, #144]	; (4010c4 <board_init+0xa4>)
  401032:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401034:	4b24      	ldr	r3, [pc, #144]	; (4010c8 <board_init+0xa8>)
  401036:	4a25      	ldr	r2, [pc, #148]	; (4010cc <board_init+0xac>)
  401038:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40103a:	4b23      	ldr	r3, [pc, #140]	; (4010c8 <board_init+0xa8>)
  40103c:	4a24      	ldr	r2, [pc, #144]	; (4010d0 <board_init+0xb0>)
  40103e:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401040:	4b24      	ldr	r3, [pc, #144]	; (4010d4 <board_init+0xb4>)
  401042:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401044:	4b24      	ldr	r3, [pc, #144]	; (4010d8 <board_init+0xb8>)
  401046:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401048:	2101      	movs	r1, #1
  40104a:	2048      	movs	r0, #72	; 0x48
  40104c:	4b23      	ldr	r3, [pc, #140]	; (4010dc <board_init+0xbc>)
  40104e:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  401050:	2101      	movs	r1, #1
  401052:	2048      	movs	r0, #72	; 0x48
  401054:	4b22      	ldr	r3, [pc, #136]	; (4010e0 <board_init+0xc0>)
  401056:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401058:	2100      	movs	r1, #0
  40105a:	200b      	movs	r0, #11
  40105c:	4b1f      	ldr	r3, [pc, #124]	; (4010dc <board_init+0xbc>)
  40105e:	4798      	blx	r3
  401060:	2188      	movs	r1, #136	; 0x88
  401062:	200b      	movs	r0, #11
  401064:	4b1f      	ldr	r3, [pc, #124]	; (4010e4 <board_init+0xc4>)
  401066:	4798      	blx	r3
  401068:	2102      	movs	r1, #2
  40106a:	200b      	movs	r0, #11
  40106c:	4b1e      	ldr	r3, [pc, #120]	; (4010e8 <board_init+0xc8>)
  40106e:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  401070:	2100      	movs	r1, #0
  401072:	2015      	movs	r0, #21
  401074:	4b1b      	ldr	r3, [pc, #108]	; (4010e4 <board_init+0xc4>)
  401076:	4798      	blx	r3
  401078:	2015      	movs	r0, #21
  40107a:	4b1c      	ldr	r3, [pc, #112]	; (4010ec <board_init+0xcc>)
  40107c:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40107e:	4a1c      	ldr	r2, [pc, #112]	; (4010f0 <board_init+0xd0>)
  401080:	4b1b      	ldr	r3, [pc, #108]	; (4010f0 <board_init+0xd0>)
  401082:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401086:	f043 0310 	orr.w	r3, r3, #16
  40108a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  40108e:	2103      	movs	r1, #3
  401090:	2024      	movs	r0, #36	; 0x24
  401092:	4b14      	ldr	r3, [pc, #80]	; (4010e4 <board_init+0xc4>)
  401094:	4798      	blx	r3
  401096:	2024      	movs	r0, #36	; 0x24
  401098:	4b14      	ldr	r3, [pc, #80]	; (4010ec <board_init+0xcc>)
  40109a:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_TWIHS0
	ioport_set_pin_peripheral_mode(TWIHS0_DATA_GPIO, TWIHS0_DATA_FLAGS);
  40109c:	2100      	movs	r1, #0
  40109e:	2003      	movs	r0, #3
  4010a0:	4b10      	ldr	r3, [pc, #64]	; (4010e4 <board_init+0xc4>)
  4010a2:	4798      	blx	r3
  4010a4:	2003      	movs	r0, #3
  4010a6:	4b11      	ldr	r3, [pc, #68]	; (4010ec <board_init+0xcc>)
  4010a8:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(TWIHS0_CLK_GPIO, TWIHS0_CLK_FLAGS);
  4010aa:	2100      	movs	r1, #0
  4010ac:	2004      	movs	r0, #4
  4010ae:	4b0d      	ldr	r3, [pc, #52]	; (4010e4 <board_init+0xc4>)
  4010b0:	4798      	blx	r3
  4010b2:	2004      	movs	r0, #4
  4010b4:	4b0d      	ldr	r3, [pc, #52]	; (4010ec <board_init+0xcc>)
  4010b6:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  4010b8:	bf00      	nop
  4010ba:	bd80      	pop	{r7, pc}
  4010bc:	400e1850 	.word	0x400e1850
  4010c0:	00400b8d 	.word	0x00400b8d
  4010c4:	00400bc5 	.word	0x00400bc5
  4010c8:	400e0c00 	.word	0x400e0c00
  4010cc:	5a00080c 	.word	0x5a00080c
  4010d0:	5a00070c 	.word	0x5a00070c
  4010d4:	00400fdd 	.word	0x00400fdd
  4010d8:	00400c85 	.word	0x00400c85
  4010dc:	00400e19 	.word	0x00400e19
  4010e0:	00400ea1 	.word	0x00400ea1
  4010e4:	00400cfd 	.word	0x00400cfd
  4010e8:	00400f0d 	.word	0x00400f0d
  4010ec:	00400cb1 	.word	0x00400cb1
  4010f0:	40088000 	.word	0x40088000

004010f4 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4010f4:	b480      	push	{r7}
  4010f6:	b085      	sub	sp, #20
  4010f8:	af00      	add	r7, sp, #0
  4010fa:	60f8      	str	r0, [r7, #12]
  4010fc:	60b9      	str	r1, [r7, #8]
  4010fe:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401100:	687b      	ldr	r3, [r7, #4]
  401102:	2b00      	cmp	r3, #0
  401104:	d003      	beq.n	40110e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401106:	68fb      	ldr	r3, [r7, #12]
  401108:	68ba      	ldr	r2, [r7, #8]
  40110a:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  40110c:	e002      	b.n	401114 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40110e:	68fb      	ldr	r3, [r7, #12]
  401110:	68ba      	ldr	r2, [r7, #8]
  401112:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  401114:	bf00      	nop
  401116:	3714      	adds	r7, #20
  401118:	46bd      	mov	sp, r7
  40111a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40111e:	4770      	bx	lr

00401120 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  401120:	b480      	push	{r7}
  401122:	b083      	sub	sp, #12
  401124:	af00      	add	r7, sp, #0
  401126:	6078      	str	r0, [r7, #4]
  401128:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40112a:	687b      	ldr	r3, [r7, #4]
  40112c:	683a      	ldr	r2, [r7, #0]
  40112e:	631a      	str	r2, [r3, #48]	; 0x30
}
  401130:	bf00      	nop
  401132:	370c      	adds	r7, #12
  401134:	46bd      	mov	sp, r7
  401136:	f85d 7b04 	ldr.w	r7, [sp], #4
  40113a:	4770      	bx	lr

0040113c <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  40113c:	b480      	push	{r7}
  40113e:	b083      	sub	sp, #12
  401140:	af00      	add	r7, sp, #0
  401142:	6078      	str	r0, [r7, #4]
  401144:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  401146:	687b      	ldr	r3, [r7, #4]
  401148:	683a      	ldr	r2, [r7, #0]
  40114a:	635a      	str	r2, [r3, #52]	; 0x34
}
  40114c:	bf00      	nop
  40114e:	370c      	adds	r7, #12
  401150:	46bd      	mov	sp, r7
  401152:	f85d 7b04 	ldr.w	r7, [sp], #4
  401156:	4770      	bx	lr

00401158 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401158:	b480      	push	{r7}
  40115a:	b087      	sub	sp, #28
  40115c:	af00      	add	r7, sp, #0
  40115e:	60f8      	str	r0, [r7, #12]
  401160:	60b9      	str	r1, [r7, #8]
  401162:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401164:	68fb      	ldr	r3, [r7, #12]
  401166:	687a      	ldr	r2, [r7, #4]
  401168:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40116a:	68bb      	ldr	r3, [r7, #8]
  40116c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401170:	d04a      	beq.n	401208 <pio_set_peripheral+0xb0>
  401172:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401176:	d808      	bhi.n	40118a <pio_set_peripheral+0x32>
  401178:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40117c:	d016      	beq.n	4011ac <pio_set_peripheral+0x54>
  40117e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401182:	d02c      	beq.n	4011de <pio_set_peripheral+0x86>
  401184:	2b00      	cmp	r3, #0
  401186:	d069      	beq.n	40125c <pio_set_peripheral+0x104>
  401188:	e064      	b.n	401254 <pio_set_peripheral+0xfc>
  40118a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40118e:	d065      	beq.n	40125c <pio_set_peripheral+0x104>
  401190:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401194:	d803      	bhi.n	40119e <pio_set_peripheral+0x46>
  401196:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40119a:	d04a      	beq.n	401232 <pio_set_peripheral+0xda>
  40119c:	e05a      	b.n	401254 <pio_set_peripheral+0xfc>
  40119e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4011a2:	d05b      	beq.n	40125c <pio_set_peripheral+0x104>
  4011a4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4011a8:	d058      	beq.n	40125c <pio_set_peripheral+0x104>
  4011aa:	e053      	b.n	401254 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011ac:	68fb      	ldr	r3, [r7, #12]
  4011ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4011b0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4011b2:	68fb      	ldr	r3, [r7, #12]
  4011b4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4011b6:	687b      	ldr	r3, [r7, #4]
  4011b8:	43d9      	mvns	r1, r3
  4011ba:	697b      	ldr	r3, [r7, #20]
  4011bc:	400b      	ands	r3, r1
  4011be:	401a      	ands	r2, r3
  4011c0:	68fb      	ldr	r3, [r7, #12]
  4011c2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011c4:	68fb      	ldr	r3, [r7, #12]
  4011c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4011c8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4011ca:	68fb      	ldr	r3, [r7, #12]
  4011cc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4011ce:	687b      	ldr	r3, [r7, #4]
  4011d0:	43d9      	mvns	r1, r3
  4011d2:	697b      	ldr	r3, [r7, #20]
  4011d4:	400b      	ands	r3, r1
  4011d6:	401a      	ands	r2, r3
  4011d8:	68fb      	ldr	r3, [r7, #12]
  4011da:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4011dc:	e03a      	b.n	401254 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011de:	68fb      	ldr	r3, [r7, #12]
  4011e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4011e2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4011e4:	687a      	ldr	r2, [r7, #4]
  4011e6:	697b      	ldr	r3, [r7, #20]
  4011e8:	431a      	orrs	r2, r3
  4011ea:	68fb      	ldr	r3, [r7, #12]
  4011ec:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011ee:	68fb      	ldr	r3, [r7, #12]
  4011f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4011f2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4011f4:	68fb      	ldr	r3, [r7, #12]
  4011f6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4011f8:	687b      	ldr	r3, [r7, #4]
  4011fa:	43d9      	mvns	r1, r3
  4011fc:	697b      	ldr	r3, [r7, #20]
  4011fe:	400b      	ands	r3, r1
  401200:	401a      	ands	r2, r3
  401202:	68fb      	ldr	r3, [r7, #12]
  401204:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401206:	e025      	b.n	401254 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401208:	68fb      	ldr	r3, [r7, #12]
  40120a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40120c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40120e:	68fb      	ldr	r3, [r7, #12]
  401210:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401212:	687b      	ldr	r3, [r7, #4]
  401214:	43d9      	mvns	r1, r3
  401216:	697b      	ldr	r3, [r7, #20]
  401218:	400b      	ands	r3, r1
  40121a:	401a      	ands	r2, r3
  40121c:	68fb      	ldr	r3, [r7, #12]
  40121e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401220:	68fb      	ldr	r3, [r7, #12]
  401222:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401224:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401226:	687a      	ldr	r2, [r7, #4]
  401228:	697b      	ldr	r3, [r7, #20]
  40122a:	431a      	orrs	r2, r3
  40122c:	68fb      	ldr	r3, [r7, #12]
  40122e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401230:	e010      	b.n	401254 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401232:	68fb      	ldr	r3, [r7, #12]
  401234:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401236:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401238:	687a      	ldr	r2, [r7, #4]
  40123a:	697b      	ldr	r3, [r7, #20]
  40123c:	431a      	orrs	r2, r3
  40123e:	68fb      	ldr	r3, [r7, #12]
  401240:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401242:	68fb      	ldr	r3, [r7, #12]
  401244:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401246:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401248:	687a      	ldr	r2, [r7, #4]
  40124a:	697b      	ldr	r3, [r7, #20]
  40124c:	431a      	orrs	r2, r3
  40124e:	68fb      	ldr	r3, [r7, #12]
  401250:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401252:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401254:	68fb      	ldr	r3, [r7, #12]
  401256:	687a      	ldr	r2, [r7, #4]
  401258:	605a      	str	r2, [r3, #4]
  40125a:	e000      	b.n	40125e <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  40125c:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  40125e:	371c      	adds	r7, #28
  401260:	46bd      	mov	sp, r7
  401262:	f85d 7b04 	ldr.w	r7, [sp], #4
  401266:	4770      	bx	lr

00401268 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401268:	b580      	push	{r7, lr}
  40126a:	b084      	sub	sp, #16
  40126c:	af00      	add	r7, sp, #0
  40126e:	60f8      	str	r0, [r7, #12]
  401270:	60b9      	str	r1, [r7, #8]
  401272:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401274:	68b9      	ldr	r1, [r7, #8]
  401276:	68f8      	ldr	r0, [r7, #12]
  401278:	4b19      	ldr	r3, [pc, #100]	; (4012e0 <pio_set_input+0x78>)
  40127a:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  40127c:	687b      	ldr	r3, [r7, #4]
  40127e:	f003 0301 	and.w	r3, r3, #1
  401282:	461a      	mov	r2, r3
  401284:	68b9      	ldr	r1, [r7, #8]
  401286:	68f8      	ldr	r0, [r7, #12]
  401288:	4b16      	ldr	r3, [pc, #88]	; (4012e4 <pio_set_input+0x7c>)
  40128a:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40128c:	687b      	ldr	r3, [r7, #4]
  40128e:	f003 030a 	and.w	r3, r3, #10
  401292:	2b00      	cmp	r3, #0
  401294:	d003      	beq.n	40129e <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  401296:	68fb      	ldr	r3, [r7, #12]
  401298:	68ba      	ldr	r2, [r7, #8]
  40129a:	621a      	str	r2, [r3, #32]
  40129c:	e002      	b.n	4012a4 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40129e:	68fb      	ldr	r3, [r7, #12]
  4012a0:	68ba      	ldr	r2, [r7, #8]
  4012a2:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4012a4:	687b      	ldr	r3, [r7, #4]
  4012a6:	f003 0302 	and.w	r3, r3, #2
  4012aa:	2b00      	cmp	r3, #0
  4012ac:	d004      	beq.n	4012b8 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4012ae:	68fb      	ldr	r3, [r7, #12]
  4012b0:	68ba      	ldr	r2, [r7, #8]
  4012b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4012b6:	e008      	b.n	4012ca <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4012b8:	687b      	ldr	r3, [r7, #4]
  4012ba:	f003 0308 	and.w	r3, r3, #8
  4012be:	2b00      	cmp	r3, #0
  4012c0:	d003      	beq.n	4012ca <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4012c2:	68fb      	ldr	r3, [r7, #12]
  4012c4:	68ba      	ldr	r2, [r7, #8]
  4012c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4012ca:	68fb      	ldr	r3, [r7, #12]
  4012cc:	68ba      	ldr	r2, [r7, #8]
  4012ce:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4012d0:	68fb      	ldr	r3, [r7, #12]
  4012d2:	68ba      	ldr	r2, [r7, #8]
  4012d4:	601a      	str	r2, [r3, #0]
}
  4012d6:	bf00      	nop
  4012d8:	3710      	adds	r7, #16
  4012da:	46bd      	mov	sp, r7
  4012dc:	bd80      	pop	{r7, pc}
  4012de:	bf00      	nop
  4012e0:	004013fd 	.word	0x004013fd
  4012e4:	004010f5 	.word	0x004010f5

004012e8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4012e8:	b580      	push	{r7, lr}
  4012ea:	b084      	sub	sp, #16
  4012ec:	af00      	add	r7, sp, #0
  4012ee:	60f8      	str	r0, [r7, #12]
  4012f0:	60b9      	str	r1, [r7, #8]
  4012f2:	607a      	str	r2, [r7, #4]
  4012f4:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4012f6:	68b9      	ldr	r1, [r7, #8]
  4012f8:	68f8      	ldr	r0, [r7, #12]
  4012fa:	4b12      	ldr	r3, [pc, #72]	; (401344 <pio_set_output+0x5c>)
  4012fc:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4012fe:	69ba      	ldr	r2, [r7, #24]
  401300:	68b9      	ldr	r1, [r7, #8]
  401302:	68f8      	ldr	r0, [r7, #12]
  401304:	4b10      	ldr	r3, [pc, #64]	; (401348 <pio_set_output+0x60>)
  401306:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401308:	683b      	ldr	r3, [r7, #0]
  40130a:	2b00      	cmp	r3, #0
  40130c:	d003      	beq.n	401316 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40130e:	68fb      	ldr	r3, [r7, #12]
  401310:	68ba      	ldr	r2, [r7, #8]
  401312:	651a      	str	r2, [r3, #80]	; 0x50
  401314:	e002      	b.n	40131c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401316:	68fb      	ldr	r3, [r7, #12]
  401318:	68ba      	ldr	r2, [r7, #8]
  40131a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40131c:	687b      	ldr	r3, [r7, #4]
  40131e:	2b00      	cmp	r3, #0
  401320:	d003      	beq.n	40132a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401322:	68fb      	ldr	r3, [r7, #12]
  401324:	68ba      	ldr	r2, [r7, #8]
  401326:	631a      	str	r2, [r3, #48]	; 0x30
  401328:	e002      	b.n	401330 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40132a:	68fb      	ldr	r3, [r7, #12]
  40132c:	68ba      	ldr	r2, [r7, #8]
  40132e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401330:	68fb      	ldr	r3, [r7, #12]
  401332:	68ba      	ldr	r2, [r7, #8]
  401334:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401336:	68fb      	ldr	r3, [r7, #12]
  401338:	68ba      	ldr	r2, [r7, #8]
  40133a:	601a      	str	r2, [r3, #0]
}
  40133c:	bf00      	nop
  40133e:	3710      	adds	r7, #16
  401340:	46bd      	mov	sp, r7
  401342:	bd80      	pop	{r7, pc}
  401344:	004013fd 	.word	0x004013fd
  401348:	004010f5 	.word	0x004010f5

0040134c <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  40134c:	b480      	push	{r7}
  40134e:	b083      	sub	sp, #12
  401350:	af00      	add	r7, sp, #0
  401352:	6078      	str	r0, [r7, #4]
  401354:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  401356:	687b      	ldr	r3, [r7, #4]
  401358:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40135a:	683b      	ldr	r3, [r7, #0]
  40135c:	4013      	ands	r3, r2
  40135e:	2b00      	cmp	r3, #0
  401360:	d101      	bne.n	401366 <pio_get_output_data_status+0x1a>
		return 0;
  401362:	2300      	movs	r3, #0
  401364:	e000      	b.n	401368 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  401366:	2301      	movs	r3, #1
	}
}
  401368:	4618      	mov	r0, r3
  40136a:	370c      	adds	r7, #12
  40136c:	46bd      	mov	sp, r7
  40136e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401372:	4770      	bx	lr

00401374 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401374:	b480      	push	{r7}
  401376:	b085      	sub	sp, #20
  401378:	af00      	add	r7, sp, #0
  40137a:	60f8      	str	r0, [r7, #12]
  40137c:	60b9      	str	r1, [r7, #8]
  40137e:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401380:	687b      	ldr	r3, [r7, #4]
  401382:	f003 0310 	and.w	r3, r3, #16
  401386:	2b00      	cmp	r3, #0
  401388:	d020      	beq.n	4013cc <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40138a:	68fb      	ldr	r3, [r7, #12]
  40138c:	68ba      	ldr	r2, [r7, #8]
  40138e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401392:	687b      	ldr	r3, [r7, #4]
  401394:	f003 0320 	and.w	r3, r3, #32
  401398:	2b00      	cmp	r3, #0
  40139a:	d004      	beq.n	4013a6 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  40139c:	68fb      	ldr	r3, [r7, #12]
  40139e:	68ba      	ldr	r2, [r7, #8]
  4013a0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4013a4:	e003      	b.n	4013ae <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4013a6:	68fb      	ldr	r3, [r7, #12]
  4013a8:	68ba      	ldr	r2, [r7, #8]
  4013aa:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4013ae:	687b      	ldr	r3, [r7, #4]
  4013b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4013b4:	2b00      	cmp	r3, #0
  4013b6:	d004      	beq.n	4013c2 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4013b8:	68fb      	ldr	r3, [r7, #12]
  4013ba:	68ba      	ldr	r2, [r7, #8]
  4013bc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4013c0:	e008      	b.n	4013d4 <pio_configure_interrupt+0x60>
		if (ul_attr & PIO_IT_EDGE) {
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4013c2:	68fb      	ldr	r3, [r7, #12]
  4013c4:	68ba      	ldr	r2, [r7, #8]
  4013c6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4013ca:	e003      	b.n	4013d4 <pio_configure_interrupt+0x60>
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4013cc:	68fb      	ldr	r3, [r7, #12]
  4013ce:	68ba      	ldr	r2, [r7, #8]
  4013d0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  4013d4:	bf00      	nop
  4013d6:	3714      	adds	r7, #20
  4013d8:	46bd      	mov	sp, r7
  4013da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013de:	4770      	bx	lr

004013e0 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4013e0:	b480      	push	{r7}
  4013e2:	b083      	sub	sp, #12
  4013e4:	af00      	add	r7, sp, #0
  4013e6:	6078      	str	r0, [r7, #4]
  4013e8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4013ea:	687b      	ldr	r3, [r7, #4]
  4013ec:	683a      	ldr	r2, [r7, #0]
  4013ee:	641a      	str	r2, [r3, #64]	; 0x40
}
  4013f0:	bf00      	nop
  4013f2:	370c      	adds	r7, #12
  4013f4:	46bd      	mov	sp, r7
  4013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013fa:	4770      	bx	lr

004013fc <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4013fc:	b480      	push	{r7}
  4013fe:	b083      	sub	sp, #12
  401400:	af00      	add	r7, sp, #0
  401402:	6078      	str	r0, [r7, #4]
  401404:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401406:	687b      	ldr	r3, [r7, #4]
  401408:	683a      	ldr	r2, [r7, #0]
  40140a:	645a      	str	r2, [r3, #68]	; 0x44
}
  40140c:	bf00      	nop
  40140e:	370c      	adds	r7, #12
  401410:	46bd      	mov	sp, r7
  401412:	f85d 7b04 	ldr.w	r7, [sp], #4
  401416:	4770      	bx	lr

00401418 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401418:	b480      	push	{r7}
  40141a:	b083      	sub	sp, #12
  40141c:	af00      	add	r7, sp, #0
  40141e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401420:	687b      	ldr	r3, [r7, #4]
  401422:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401424:	4618      	mov	r0, r3
  401426:	370c      	adds	r7, #12
  401428:	46bd      	mov	sp, r7
  40142a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40142e:	4770      	bx	lr

00401430 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401430:	b480      	push	{r7}
  401432:	b083      	sub	sp, #12
  401434:	af00      	add	r7, sp, #0
  401436:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401438:	687b      	ldr	r3, [r7, #4]
  40143a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40143c:	4618      	mov	r0, r3
  40143e:	370c      	adds	r7, #12
  401440:	46bd      	mov	sp, r7
  401442:	f85d 7b04 	ldr.w	r7, [sp], #4
  401446:	4770      	bx	lr

00401448 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401448:	b580      	push	{r7, lr}
  40144a:	b084      	sub	sp, #16
  40144c:	af00      	add	r7, sp, #0
  40144e:	6078      	str	r0, [r7, #4]
  401450:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401452:	6878      	ldr	r0, [r7, #4]
  401454:	4b26      	ldr	r3, [pc, #152]	; (4014f0 <pio_handler_process+0xa8>)
  401456:	4798      	blx	r3
  401458:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40145a:	6878      	ldr	r0, [r7, #4]
  40145c:	4b25      	ldr	r3, [pc, #148]	; (4014f4 <pio_handler_process+0xac>)
  40145e:	4798      	blx	r3
  401460:	4602      	mov	r2, r0
  401462:	68fb      	ldr	r3, [r7, #12]
  401464:	4013      	ands	r3, r2
  401466:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401468:	68fb      	ldr	r3, [r7, #12]
  40146a:	2b00      	cmp	r3, #0
  40146c:	d03c      	beq.n	4014e8 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40146e:	2300      	movs	r3, #0
  401470:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401472:	e034      	b.n	4014de <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401474:	4a20      	ldr	r2, [pc, #128]	; (4014f8 <pio_handler_process+0xb0>)
  401476:	68bb      	ldr	r3, [r7, #8]
  401478:	011b      	lsls	r3, r3, #4
  40147a:	4413      	add	r3, r2
  40147c:	681a      	ldr	r2, [r3, #0]
  40147e:	683b      	ldr	r3, [r7, #0]
  401480:	429a      	cmp	r2, r3
  401482:	d126      	bne.n	4014d2 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401484:	4a1c      	ldr	r2, [pc, #112]	; (4014f8 <pio_handler_process+0xb0>)
  401486:	68bb      	ldr	r3, [r7, #8]
  401488:	011b      	lsls	r3, r3, #4
  40148a:	4413      	add	r3, r2
  40148c:	3304      	adds	r3, #4
  40148e:	681a      	ldr	r2, [r3, #0]
  401490:	68fb      	ldr	r3, [r7, #12]
  401492:	4013      	ands	r3, r2
  401494:	2b00      	cmp	r3, #0
  401496:	d01c      	beq.n	4014d2 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401498:	4a17      	ldr	r2, [pc, #92]	; (4014f8 <pio_handler_process+0xb0>)
  40149a:	68bb      	ldr	r3, [r7, #8]
  40149c:	011b      	lsls	r3, r3, #4
  40149e:	4413      	add	r3, r2
  4014a0:	330c      	adds	r3, #12
  4014a2:	681b      	ldr	r3, [r3, #0]
  4014a4:	4914      	ldr	r1, [pc, #80]	; (4014f8 <pio_handler_process+0xb0>)
  4014a6:	68ba      	ldr	r2, [r7, #8]
  4014a8:	0112      	lsls	r2, r2, #4
  4014aa:	440a      	add	r2, r1
  4014ac:	6810      	ldr	r0, [r2, #0]
  4014ae:	4912      	ldr	r1, [pc, #72]	; (4014f8 <pio_handler_process+0xb0>)
  4014b0:	68ba      	ldr	r2, [r7, #8]
  4014b2:	0112      	lsls	r2, r2, #4
  4014b4:	440a      	add	r2, r1
  4014b6:	3204      	adds	r2, #4
  4014b8:	6812      	ldr	r2, [r2, #0]
  4014ba:	4611      	mov	r1, r2
  4014bc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4014be:	4a0e      	ldr	r2, [pc, #56]	; (4014f8 <pio_handler_process+0xb0>)
  4014c0:	68bb      	ldr	r3, [r7, #8]
  4014c2:	011b      	lsls	r3, r3, #4
  4014c4:	4413      	add	r3, r2
  4014c6:	3304      	adds	r3, #4
  4014c8:	681b      	ldr	r3, [r3, #0]
  4014ca:	43db      	mvns	r3, r3
  4014cc:	68fa      	ldr	r2, [r7, #12]
  4014ce:	4013      	ands	r3, r2
  4014d0:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4014d2:	68bb      	ldr	r3, [r7, #8]
  4014d4:	3301      	adds	r3, #1
  4014d6:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4014d8:	68bb      	ldr	r3, [r7, #8]
  4014da:	2b06      	cmp	r3, #6
  4014dc:	d803      	bhi.n	4014e6 <pio_handler_process+0x9e>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4014de:	68fb      	ldr	r3, [r7, #12]
  4014e0:	2b00      	cmp	r3, #0
  4014e2:	d1c7      	bne.n	401474 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4014e4:	e000      	b.n	4014e8 <pio_handler_process+0xa0>
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
				break;
  4014e6:	bf00      	nop
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4014e8:	bf00      	nop
  4014ea:	3710      	adds	r7, #16
  4014ec:	46bd      	mov	sp, r7
  4014ee:	bd80      	pop	{r7, pc}
  4014f0:	00401419 	.word	0x00401419
  4014f4:	00401431 	.word	0x00401431
  4014f8:	204008c8 	.word	0x204008c8

004014fc <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4014fc:	b580      	push	{r7, lr}
  4014fe:	b086      	sub	sp, #24
  401500:	af00      	add	r7, sp, #0
  401502:	60f8      	str	r0, [r7, #12]
  401504:	60b9      	str	r1, [r7, #8]
  401506:	607a      	str	r2, [r7, #4]
  401508:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40150a:	4b21      	ldr	r3, [pc, #132]	; (401590 <pio_handler_set+0x94>)
  40150c:	681b      	ldr	r3, [r3, #0]
  40150e:	2b06      	cmp	r3, #6
  401510:	d901      	bls.n	401516 <pio_handler_set+0x1a>
		return 1;
  401512:	2301      	movs	r3, #1
  401514:	e038      	b.n	401588 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401516:	2300      	movs	r3, #0
  401518:	75fb      	strb	r3, [r7, #23]
  40151a:	e011      	b.n	401540 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  40151c:	7dfb      	ldrb	r3, [r7, #23]
  40151e:	011b      	lsls	r3, r3, #4
  401520:	4a1c      	ldr	r2, [pc, #112]	; (401594 <pio_handler_set+0x98>)
  401522:	4413      	add	r3, r2
  401524:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401526:	693b      	ldr	r3, [r7, #16]
  401528:	681a      	ldr	r2, [r3, #0]
  40152a:	68bb      	ldr	r3, [r7, #8]
  40152c:	429a      	cmp	r2, r3
  40152e:	d104      	bne.n	40153a <pio_handler_set+0x3e>
  401530:	693b      	ldr	r3, [r7, #16]
  401532:	685a      	ldr	r2, [r3, #4]
  401534:	687b      	ldr	r3, [r7, #4]
  401536:	429a      	cmp	r2, r3
  401538:	d008      	beq.n	40154c <pio_handler_set+0x50>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40153a:	7dfb      	ldrb	r3, [r7, #23]
  40153c:	3301      	adds	r3, #1
  40153e:	75fb      	strb	r3, [r7, #23]
  401540:	7dfa      	ldrb	r2, [r7, #23]
  401542:	4b13      	ldr	r3, [pc, #76]	; (401590 <pio_handler_set+0x94>)
  401544:	681b      	ldr	r3, [r3, #0]
  401546:	429a      	cmp	r2, r3
  401548:	d9e8      	bls.n	40151c <pio_handler_set+0x20>
  40154a:	e000      	b.n	40154e <pio_handler_set+0x52>
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
			break;
  40154c:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40154e:	693b      	ldr	r3, [r7, #16]
  401550:	68ba      	ldr	r2, [r7, #8]
  401552:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401554:	693b      	ldr	r3, [r7, #16]
  401556:	687a      	ldr	r2, [r7, #4]
  401558:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40155a:	693b      	ldr	r3, [r7, #16]
  40155c:	683a      	ldr	r2, [r7, #0]
  40155e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  401560:	693b      	ldr	r3, [r7, #16]
  401562:	6a3a      	ldr	r2, [r7, #32]
  401564:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  401566:	7dfa      	ldrb	r2, [r7, #23]
  401568:	4b09      	ldr	r3, [pc, #36]	; (401590 <pio_handler_set+0x94>)
  40156a:	681b      	ldr	r3, [r3, #0]
  40156c:	3301      	adds	r3, #1
  40156e:	429a      	cmp	r2, r3
  401570:	d104      	bne.n	40157c <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  401572:	4b07      	ldr	r3, [pc, #28]	; (401590 <pio_handler_set+0x94>)
  401574:	681b      	ldr	r3, [r3, #0]
  401576:	3301      	adds	r3, #1
  401578:	4a05      	ldr	r2, [pc, #20]	; (401590 <pio_handler_set+0x94>)
  40157a:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40157c:	683a      	ldr	r2, [r7, #0]
  40157e:	6879      	ldr	r1, [r7, #4]
  401580:	68f8      	ldr	r0, [r7, #12]
  401582:	4b05      	ldr	r3, [pc, #20]	; (401598 <pio_handler_set+0x9c>)
  401584:	4798      	blx	r3

	return 0;
  401586:	2300      	movs	r3, #0
}
  401588:	4618      	mov	r0, r3
  40158a:	3718      	adds	r7, #24
  40158c:	46bd      	mov	sp, r7
  40158e:	bd80      	pop	{r7, pc}
  401590:	20400938 	.word	0x20400938
  401594:	204008c8 	.word	0x204008c8
  401598:	00401375 	.word	0x00401375

0040159c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40159c:	b580      	push	{r7, lr}
  40159e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4015a0:	210a      	movs	r1, #10
  4015a2:	4802      	ldr	r0, [pc, #8]	; (4015ac <PIOA_Handler+0x10>)
  4015a4:	4b02      	ldr	r3, [pc, #8]	; (4015b0 <PIOA_Handler+0x14>)
  4015a6:	4798      	blx	r3
}
  4015a8:	bf00      	nop
  4015aa:	bd80      	pop	{r7, pc}
  4015ac:	400e0e00 	.word	0x400e0e00
  4015b0:	00401449 	.word	0x00401449

004015b4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4015b4:	b580      	push	{r7, lr}
  4015b6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4015b8:	210b      	movs	r1, #11
  4015ba:	4802      	ldr	r0, [pc, #8]	; (4015c4 <PIOB_Handler+0x10>)
  4015bc:	4b02      	ldr	r3, [pc, #8]	; (4015c8 <PIOB_Handler+0x14>)
  4015be:	4798      	blx	r3
}
  4015c0:	bf00      	nop
  4015c2:	bd80      	pop	{r7, pc}
  4015c4:	400e1000 	.word	0x400e1000
  4015c8:	00401449 	.word	0x00401449

004015cc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4015cc:	b580      	push	{r7, lr}
  4015ce:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4015d0:	210c      	movs	r1, #12
  4015d2:	4802      	ldr	r0, [pc, #8]	; (4015dc <PIOC_Handler+0x10>)
  4015d4:	4b02      	ldr	r3, [pc, #8]	; (4015e0 <PIOC_Handler+0x14>)
  4015d6:	4798      	blx	r3
}
  4015d8:	bf00      	nop
  4015da:	bd80      	pop	{r7, pc}
  4015dc:	400e1200 	.word	0x400e1200
  4015e0:	00401449 	.word	0x00401449

004015e4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4015e4:	b580      	push	{r7, lr}
  4015e6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4015e8:	2110      	movs	r1, #16
  4015ea:	4802      	ldr	r0, [pc, #8]	; (4015f4 <PIOD_Handler+0x10>)
  4015ec:	4b02      	ldr	r3, [pc, #8]	; (4015f8 <PIOD_Handler+0x14>)
  4015ee:	4798      	blx	r3
}
  4015f0:	bf00      	nop
  4015f2:	bd80      	pop	{r7, pc}
  4015f4:	400e1400 	.word	0x400e1400
  4015f8:	00401449 	.word	0x00401449

004015fc <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4015fc:	b580      	push	{r7, lr}
  4015fe:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401600:	2111      	movs	r1, #17
  401602:	4802      	ldr	r0, [pc, #8]	; (40160c <PIOE_Handler+0x10>)
  401604:	4b02      	ldr	r3, [pc, #8]	; (401610 <PIOE_Handler+0x14>)
  401606:	4798      	blx	r3
}
  401608:	bf00      	nop
  40160a:	bd80      	pop	{r7, pc}
  40160c:	400e1600 	.word	0x400e1600
  401610:	00401449 	.word	0x00401449

00401614 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401614:	b480      	push	{r7}
  401616:	b083      	sub	sp, #12
  401618:	af00      	add	r7, sp, #0
  40161a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  40161c:	687b      	ldr	r3, [r7, #4]
  40161e:	3b01      	subs	r3, #1
  401620:	2b03      	cmp	r3, #3
  401622:	d81a      	bhi.n	40165a <pmc_mck_set_division+0x46>
  401624:	a201      	add	r2, pc, #4	; (adr r2, 40162c <pmc_mck_set_division+0x18>)
  401626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40162a:	bf00      	nop
  40162c:	0040163d 	.word	0x0040163d
  401630:	00401643 	.word	0x00401643
  401634:	0040164b 	.word	0x0040164b
  401638:	00401653 	.word	0x00401653
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40163c:	2300      	movs	r3, #0
  40163e:	607b      	str	r3, [r7, #4]
			break;
  401640:	e00e      	b.n	401660 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401642:	f44f 7380 	mov.w	r3, #256	; 0x100
  401646:	607b      	str	r3, [r7, #4]
			break;
  401648:	e00a      	b.n	401660 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40164a:	f44f 7340 	mov.w	r3, #768	; 0x300
  40164e:	607b      	str	r3, [r7, #4]
			break;
  401650:	e006      	b.n	401660 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401652:	f44f 7300 	mov.w	r3, #512	; 0x200
  401656:	607b      	str	r3, [r7, #4]
			break;
  401658:	e002      	b.n	401660 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40165a:	2300      	movs	r3, #0
  40165c:	607b      	str	r3, [r7, #4]
			break;
  40165e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  401660:	490a      	ldr	r1, [pc, #40]	; (40168c <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401662:	4b0a      	ldr	r3, [pc, #40]	; (40168c <pmc_mck_set_division+0x78>)
  401664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401666:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40166a:	687b      	ldr	r3, [r7, #4]
  40166c:	4313      	orrs	r3, r2
			break;
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
  40166e:	630b      	str	r3, [r1, #48]	; 0x30
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401670:	bf00      	nop
  401672:	4b06      	ldr	r3, [pc, #24]	; (40168c <pmc_mck_set_division+0x78>)
  401674:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401676:	f003 0308 	and.w	r3, r3, #8
  40167a:	2b00      	cmp	r3, #0
  40167c:	d0f9      	beq.n	401672 <pmc_mck_set_division+0x5e>
}
  40167e:	bf00      	nop
  401680:	370c      	adds	r7, #12
  401682:	46bd      	mov	sp, r7
  401684:	f85d 7b04 	ldr.w	r7, [sp], #4
  401688:	4770      	bx	lr
  40168a:	bf00      	nop
  40168c:	400e0600 	.word	0x400e0600

00401690 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401690:	b480      	push	{r7}
  401692:	b085      	sub	sp, #20
  401694:	af00      	add	r7, sp, #0
  401696:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401698:	491d      	ldr	r1, [pc, #116]	; (401710 <pmc_switch_mck_to_pllack+0x80>)
  40169a:	4b1d      	ldr	r3, [pc, #116]	; (401710 <pmc_switch_mck_to_pllack+0x80>)
  40169c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40169e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4016a2:	687b      	ldr	r3, [r7, #4]
  4016a4:	4313      	orrs	r3, r2
  4016a6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4016ac:	60fb      	str	r3, [r7, #12]
  4016ae:	e007      	b.n	4016c0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4016b0:	68fb      	ldr	r3, [r7, #12]
  4016b2:	2b00      	cmp	r3, #0
  4016b4:	d101      	bne.n	4016ba <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4016b6:	2301      	movs	r3, #1
  4016b8:	e023      	b.n	401702 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4016ba:	68fb      	ldr	r3, [r7, #12]
  4016bc:	3b01      	subs	r3, #1
  4016be:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016c0:	4b13      	ldr	r3, [pc, #76]	; (401710 <pmc_switch_mck_to_pllack+0x80>)
  4016c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016c4:	f003 0308 	and.w	r3, r3, #8
  4016c8:	2b00      	cmp	r3, #0
  4016ca:	d0f1      	beq.n	4016b0 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4016cc:	4a10      	ldr	r2, [pc, #64]	; (401710 <pmc_switch_mck_to_pllack+0x80>)
  4016ce:	4b10      	ldr	r3, [pc, #64]	; (401710 <pmc_switch_mck_to_pllack+0x80>)
  4016d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016d2:	f023 0303 	bic.w	r3, r3, #3
  4016d6:	f043 0302 	orr.w	r3, r3, #2
  4016da:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4016e0:	60fb      	str	r3, [r7, #12]
  4016e2:	e007      	b.n	4016f4 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4016e4:	68fb      	ldr	r3, [r7, #12]
  4016e6:	2b00      	cmp	r3, #0
  4016e8:	d101      	bne.n	4016ee <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4016ea:	2301      	movs	r3, #1
  4016ec:	e009      	b.n	401702 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4016ee:	68fb      	ldr	r3, [r7, #12]
  4016f0:	3b01      	subs	r3, #1
  4016f2:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016f4:	4b06      	ldr	r3, [pc, #24]	; (401710 <pmc_switch_mck_to_pllack+0x80>)
  4016f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016f8:	f003 0308 	and.w	r3, r3, #8
  4016fc:	2b00      	cmp	r3, #0
  4016fe:	d0f1      	beq.n	4016e4 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401700:	2300      	movs	r3, #0
}
  401702:	4618      	mov	r0, r3
  401704:	3714      	adds	r7, #20
  401706:	46bd      	mov	sp, r7
  401708:	f85d 7b04 	ldr.w	r7, [sp], #4
  40170c:	4770      	bx	lr
  40170e:	bf00      	nop
  401710:	400e0600 	.word	0x400e0600

00401714 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401714:	b480      	push	{r7}
  401716:	b083      	sub	sp, #12
  401718:	af00      	add	r7, sp, #0
  40171a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40171c:	687b      	ldr	r3, [r7, #4]
  40171e:	2b01      	cmp	r3, #1
  401720:	d105      	bne.n	40172e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401722:	4907      	ldr	r1, [pc, #28]	; (401740 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401724:	4b06      	ldr	r3, [pc, #24]	; (401740 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401726:	689a      	ldr	r2, [r3, #8]
  401728:	4b06      	ldr	r3, [pc, #24]	; (401744 <pmc_switch_sclk_to_32kxtal+0x30>)
  40172a:	4313      	orrs	r3, r2
  40172c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40172e:	4b04      	ldr	r3, [pc, #16]	; (401740 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401730:	4a05      	ldr	r2, [pc, #20]	; (401748 <pmc_switch_sclk_to_32kxtal+0x34>)
  401732:	601a      	str	r2, [r3, #0]
}
  401734:	bf00      	nop
  401736:	370c      	adds	r7, #12
  401738:	46bd      	mov	sp, r7
  40173a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40173e:	4770      	bx	lr
  401740:	400e1810 	.word	0x400e1810
  401744:	a5100000 	.word	0xa5100000
  401748:	a5000008 	.word	0xa5000008

0040174c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  40174c:	b480      	push	{r7}
  40174e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401750:	4b09      	ldr	r3, [pc, #36]	; (401778 <pmc_osc_is_ready_32kxtal+0x2c>)
  401752:	695b      	ldr	r3, [r3, #20]
  401754:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401758:	2b00      	cmp	r3, #0
  40175a:	d007      	beq.n	40176c <pmc_osc_is_ready_32kxtal+0x20>
  40175c:	4b07      	ldr	r3, [pc, #28]	; (40177c <pmc_osc_is_ready_32kxtal+0x30>)
  40175e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401760:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401764:	2b00      	cmp	r3, #0
  401766:	d001      	beq.n	40176c <pmc_osc_is_ready_32kxtal+0x20>
  401768:	2301      	movs	r3, #1
  40176a:	e000      	b.n	40176e <pmc_osc_is_ready_32kxtal+0x22>
  40176c:	2300      	movs	r3, #0
}
  40176e:	4618      	mov	r0, r3
  401770:	46bd      	mov	sp, r7
  401772:	f85d 7b04 	ldr.w	r7, [sp], #4
  401776:	4770      	bx	lr
  401778:	400e1810 	.word	0x400e1810
  40177c:	400e0600 	.word	0x400e0600

00401780 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401780:	b480      	push	{r7}
  401782:	b083      	sub	sp, #12
  401784:	af00      	add	r7, sp, #0
  401786:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401788:	4915      	ldr	r1, [pc, #84]	; (4017e0 <pmc_switch_mainck_to_fastrc+0x60>)
  40178a:	4b15      	ldr	r3, [pc, #84]	; (4017e0 <pmc_switch_mainck_to_fastrc+0x60>)
  40178c:	6a1a      	ldr	r2, [r3, #32]
  40178e:	4b15      	ldr	r3, [pc, #84]	; (4017e4 <pmc_switch_mainck_to_fastrc+0x64>)
  401790:	4313      	orrs	r3, r2
  401792:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401794:	bf00      	nop
  401796:	4b12      	ldr	r3, [pc, #72]	; (4017e0 <pmc_switch_mainck_to_fastrc+0x60>)
  401798:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40179a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40179e:	2b00      	cmp	r3, #0
  4017a0:	d0f9      	beq.n	401796 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4017a2:	490f      	ldr	r1, [pc, #60]	; (4017e0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017a4:	4b0e      	ldr	r3, [pc, #56]	; (4017e0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017a6:	6a1a      	ldr	r2, [r3, #32]
  4017a8:	4b0f      	ldr	r3, [pc, #60]	; (4017e8 <pmc_switch_mainck_to_fastrc+0x68>)
  4017aa:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4017ac:	687a      	ldr	r2, [r7, #4]
  4017ae:	4313      	orrs	r3, r2
  4017b0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4017b4:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4017b6:	bf00      	nop
  4017b8:	4b09      	ldr	r3, [pc, #36]	; (4017e0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4017bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4017c0:	2b00      	cmp	r3, #0
  4017c2:	d0f9      	beq.n	4017b8 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4017c4:	4906      	ldr	r1, [pc, #24]	; (4017e0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017c6:	4b06      	ldr	r3, [pc, #24]	; (4017e0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017c8:	6a1a      	ldr	r2, [r3, #32]
  4017ca:	4b08      	ldr	r3, [pc, #32]	; (4017ec <pmc_switch_mainck_to_fastrc+0x6c>)
  4017cc:	4013      	ands	r3, r2
  4017ce:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4017d2:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4017d4:	bf00      	nop
  4017d6:	370c      	adds	r7, #12
  4017d8:	46bd      	mov	sp, r7
  4017da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017de:	4770      	bx	lr
  4017e0:	400e0600 	.word	0x400e0600
  4017e4:	00370008 	.word	0x00370008
  4017e8:	ffc8ff8f 	.word	0xffc8ff8f
  4017ec:	fec8ffff 	.word	0xfec8ffff

004017f0 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4017f0:	b480      	push	{r7}
  4017f2:	b083      	sub	sp, #12
  4017f4:	af00      	add	r7, sp, #0
  4017f6:	6078      	str	r0, [r7, #4]
  4017f8:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4017fa:	687b      	ldr	r3, [r7, #4]
  4017fc:	2b00      	cmp	r3, #0
  4017fe:	d008      	beq.n	401812 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401800:	4913      	ldr	r1, [pc, #76]	; (401850 <pmc_switch_mainck_to_xtal+0x60>)
  401802:	4b13      	ldr	r3, [pc, #76]	; (401850 <pmc_switch_mainck_to_xtal+0x60>)
  401804:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401806:	4a13      	ldr	r2, [pc, #76]	; (401854 <pmc_switch_mainck_to_xtal+0x64>)
  401808:	401a      	ands	r2, r3
  40180a:	4b13      	ldr	r3, [pc, #76]	; (401858 <pmc_switch_mainck_to_xtal+0x68>)
  40180c:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40180e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  401810:	e018      	b.n	401844 <pmc_switch_mainck_to_xtal+0x54>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401812:	490f      	ldr	r1, [pc, #60]	; (401850 <pmc_switch_mainck_to_xtal+0x60>)
  401814:	4b0e      	ldr	r3, [pc, #56]	; (401850 <pmc_switch_mainck_to_xtal+0x60>)
  401816:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401818:	4b10      	ldr	r3, [pc, #64]	; (40185c <pmc_switch_mainck_to_xtal+0x6c>)
  40181a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40181c:	683a      	ldr	r2, [r7, #0]
  40181e:	0212      	lsls	r2, r2, #8
  401820:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401822:	431a      	orrs	r2, r3
  401824:	4b0e      	ldr	r3, [pc, #56]	; (401860 <pmc_switch_mainck_to_xtal+0x70>)
  401826:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401828:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40182a:	bf00      	nop
  40182c:	4b08      	ldr	r3, [pc, #32]	; (401850 <pmc_switch_mainck_to_xtal+0x60>)
  40182e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401830:	f003 0301 	and.w	r3, r3, #1
  401834:	2b00      	cmp	r3, #0
  401836:	d0f9      	beq.n	40182c <pmc_switch_mainck_to_xtal+0x3c>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401838:	4905      	ldr	r1, [pc, #20]	; (401850 <pmc_switch_mainck_to_xtal+0x60>)
  40183a:	4b05      	ldr	r3, [pc, #20]	; (401850 <pmc_switch_mainck_to_xtal+0x60>)
  40183c:	6a1a      	ldr	r2, [r3, #32]
  40183e:	4b09      	ldr	r3, [pc, #36]	; (401864 <pmc_switch_mainck_to_xtal+0x74>)
  401840:	4313      	orrs	r3, r2
  401842:	620b      	str	r3, [r1, #32]
	}
}
  401844:	bf00      	nop
  401846:	370c      	adds	r7, #12
  401848:	46bd      	mov	sp, r7
  40184a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40184e:	4770      	bx	lr
  401850:	400e0600 	.word	0x400e0600
  401854:	fec8fffc 	.word	0xfec8fffc
  401858:	01370002 	.word	0x01370002
  40185c:	ffc8fffc 	.word	0xffc8fffc
  401860:	00370001 	.word	0x00370001
  401864:	01370000 	.word	0x01370000

00401868 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401868:	b480      	push	{r7}
  40186a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40186c:	4b04      	ldr	r3, [pc, #16]	; (401880 <pmc_osc_is_ready_mainck+0x18>)
  40186e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401870:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401874:	4618      	mov	r0, r3
  401876:	46bd      	mov	sp, r7
  401878:	f85d 7b04 	ldr.w	r7, [sp], #4
  40187c:	4770      	bx	lr
  40187e:	bf00      	nop
  401880:	400e0600 	.word	0x400e0600

00401884 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401884:	b480      	push	{r7}
  401886:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401888:	4b04      	ldr	r3, [pc, #16]	; (40189c <pmc_disable_pllack+0x18>)
  40188a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40188e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401890:	bf00      	nop
  401892:	46bd      	mov	sp, r7
  401894:	f85d 7b04 	ldr.w	r7, [sp], #4
  401898:	4770      	bx	lr
  40189a:	bf00      	nop
  40189c:	400e0600 	.word	0x400e0600

004018a0 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4018a0:	b480      	push	{r7}
  4018a2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4018a4:	4b04      	ldr	r3, [pc, #16]	; (4018b8 <pmc_is_locked_pllack+0x18>)
  4018a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4018a8:	f003 0302 	and.w	r3, r3, #2
}
  4018ac:	4618      	mov	r0, r3
  4018ae:	46bd      	mov	sp, r7
  4018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018b4:	4770      	bx	lr
  4018b6:	bf00      	nop
  4018b8:	400e0600 	.word	0x400e0600

004018bc <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4018bc:	b480      	push	{r7}
  4018be:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4018c0:	4b04      	ldr	r3, [pc, #16]	; (4018d4 <pmc_is_locked_upll+0x18>)
  4018c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4018c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4018c8:	4618      	mov	r0, r3
  4018ca:	46bd      	mov	sp, r7
  4018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018d0:	4770      	bx	lr
  4018d2:	bf00      	nop
  4018d4:	400e0600 	.word	0x400e0600

004018d8 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4018d8:	b480      	push	{r7}
  4018da:	b083      	sub	sp, #12
  4018dc:	af00      	add	r7, sp, #0
  4018de:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4018e0:	687b      	ldr	r3, [r7, #4]
  4018e2:	2b3f      	cmp	r3, #63	; 0x3f
  4018e4:	d901      	bls.n	4018ea <pmc_enable_periph_clk+0x12>
		return 1;
  4018e6:	2301      	movs	r3, #1
  4018e8:	e02f      	b.n	40194a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4018ea:	687b      	ldr	r3, [r7, #4]
  4018ec:	2b1f      	cmp	r3, #31
  4018ee:	d813      	bhi.n	401918 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4018f0:	4b19      	ldr	r3, [pc, #100]	; (401958 <pmc_enable_periph_clk+0x80>)
  4018f2:	699a      	ldr	r2, [r3, #24]
  4018f4:	2101      	movs	r1, #1
  4018f6:	687b      	ldr	r3, [r7, #4]
  4018f8:	fa01 f303 	lsl.w	r3, r1, r3
  4018fc:	401a      	ands	r2, r3
  4018fe:	2101      	movs	r1, #1
  401900:	687b      	ldr	r3, [r7, #4]
  401902:	fa01 f303 	lsl.w	r3, r1, r3
  401906:	429a      	cmp	r2, r3
  401908:	d01e      	beq.n	401948 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40190a:	4a13      	ldr	r2, [pc, #76]	; (401958 <pmc_enable_periph_clk+0x80>)
  40190c:	2101      	movs	r1, #1
  40190e:	687b      	ldr	r3, [r7, #4]
  401910:	fa01 f303 	lsl.w	r3, r1, r3
  401914:	6113      	str	r3, [r2, #16]
  401916:	e017      	b.n	401948 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401918:	687b      	ldr	r3, [r7, #4]
  40191a:	3b20      	subs	r3, #32
  40191c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40191e:	4b0e      	ldr	r3, [pc, #56]	; (401958 <pmc_enable_periph_clk+0x80>)
  401920:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401924:	2101      	movs	r1, #1
  401926:	687b      	ldr	r3, [r7, #4]
  401928:	fa01 f303 	lsl.w	r3, r1, r3
  40192c:	401a      	ands	r2, r3
  40192e:	2101      	movs	r1, #1
  401930:	687b      	ldr	r3, [r7, #4]
  401932:	fa01 f303 	lsl.w	r3, r1, r3
  401936:	429a      	cmp	r2, r3
  401938:	d006      	beq.n	401948 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40193a:	4a07      	ldr	r2, [pc, #28]	; (401958 <pmc_enable_periph_clk+0x80>)
  40193c:	2101      	movs	r1, #1
  40193e:	687b      	ldr	r3, [r7, #4]
  401940:	fa01 f303 	lsl.w	r3, r1, r3
  401944:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401948:	2300      	movs	r3, #0
}
  40194a:	4618      	mov	r0, r3
  40194c:	370c      	adds	r7, #12
  40194e:	46bd      	mov	sp, r7
  401950:	f85d 7b04 	ldr.w	r7, [sp], #4
  401954:	4770      	bx	lr
  401956:	bf00      	nop
  401958:	400e0600 	.word	0x400e0600

0040195c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40195c:	b480      	push	{r7}
  40195e:	b087      	sub	sp, #28
  401960:	af00      	add	r7, sp, #0
  401962:	60f8      	str	r0, [r7, #12]
  401964:	60b9      	str	r1, [r7, #8]
  401966:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401968:	68fa      	ldr	r2, [r7, #12]
  40196a:	68bb      	ldr	r3, [r7, #8]
  40196c:	019b      	lsls	r3, r3, #6
  40196e:	4413      	add	r3, r2
  401970:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  401972:	697b      	ldr	r3, [r7, #20]
  401974:	2202      	movs	r2, #2
  401976:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  401978:	697b      	ldr	r3, [r7, #20]
  40197a:	f04f 32ff 	mov.w	r2, #4294967295
  40197e:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  401980:	697b      	ldr	r3, [r7, #20]
  401982:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  401984:	697b      	ldr	r3, [r7, #20]
  401986:	687a      	ldr	r2, [r7, #4]
  401988:	605a      	str	r2, [r3, #4]
}
  40198a:	bf00      	nop
  40198c:	371c      	adds	r7, #28
  40198e:	46bd      	mov	sp, r7
  401990:	f85d 7b04 	ldr.w	r7, [sp], #4
  401994:	4770      	bx	lr
  401996:	bf00      	nop

00401998 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  401998:	b480      	push	{r7}
  40199a:	b083      	sub	sp, #12
  40199c:	af00      	add	r7, sp, #0
  40199e:	6078      	str	r0, [r7, #4]
  4019a0:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4019a2:	687a      	ldr	r2, [r7, #4]
  4019a4:	683b      	ldr	r3, [r7, #0]
  4019a6:	019b      	lsls	r3, r3, #6
  4019a8:	4413      	add	r3, r2
  4019aa:	2205      	movs	r2, #5
  4019ac:	601a      	str	r2, [r3, #0]
}
  4019ae:	bf00      	nop
  4019b0:	370c      	adds	r7, #12
  4019b2:	46bd      	mov	sp, r7
  4019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019b8:	4770      	bx	lr
  4019ba:	bf00      	nop

004019bc <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  4019bc:	b480      	push	{r7}
  4019be:	b085      	sub	sp, #20
  4019c0:	af00      	add	r7, sp, #0
  4019c2:	60f8      	str	r0, [r7, #12]
  4019c4:	60b9      	str	r1, [r7, #8]
  4019c6:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4019c8:	68fa      	ldr	r2, [r7, #12]
  4019ca:	68bb      	ldr	r3, [r7, #8]
  4019cc:	019b      	lsls	r3, r3, #6
  4019ce:	4413      	add	r3, r2
  4019d0:	331c      	adds	r3, #28
  4019d2:	687a      	ldr	r2, [r7, #4]
  4019d4:	601a      	str	r2, [r3, #0]
}
  4019d6:	bf00      	nop
  4019d8:	3714      	adds	r7, #20
  4019da:	46bd      	mov	sp, r7
  4019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019e0:	4770      	bx	lr
  4019e2:	bf00      	nop

004019e4 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  4019e4:	b480      	push	{r7}
  4019e6:	b087      	sub	sp, #28
  4019e8:	af00      	add	r7, sp, #0
  4019ea:	60f8      	str	r0, [r7, #12]
  4019ec:	60b9      	str	r1, [r7, #8]
  4019ee:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4019f0:	68fa      	ldr	r2, [r7, #12]
  4019f2:	68bb      	ldr	r3, [r7, #8]
  4019f4:	019b      	lsls	r3, r3, #6
  4019f6:	4413      	add	r3, r2
  4019f8:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  4019fa:	697b      	ldr	r3, [r7, #20]
  4019fc:	687a      	ldr	r2, [r7, #4]
  4019fe:	625a      	str	r2, [r3, #36]	; 0x24
}
  401a00:	bf00      	nop
  401a02:	371c      	adds	r7, #28
  401a04:	46bd      	mov	sp, r7
  401a06:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a0a:	4770      	bx	lr

00401a0c <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  401a0c:	b480      	push	{r7}
  401a0e:	b08d      	sub	sp, #52	; 0x34
  401a10:	af00      	add	r7, sp, #0
  401a12:	60f8      	str	r0, [r7, #12]
  401a14:	60b9      	str	r1, [r7, #8]
  401a16:	607a      	str	r2, [r7, #4]
  401a18:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  401a1a:	2302      	movs	r3, #2
  401a1c:	613b      	str	r3, [r7, #16]
  401a1e:	2308      	movs	r3, #8
  401a20:	617b      	str	r3, [r7, #20]
  401a22:	2320      	movs	r3, #32
  401a24:	61bb      	str	r3, [r7, #24]
  401a26:	2380      	movs	r3, #128	; 0x80
  401a28:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  401a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  401a2c:	0bdb      	lsrs	r3, r3, #15
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  401a2e:	623b      	str	r3, [r7, #32]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  401a30:	2300      	movs	r3, #0
  401a32:	62fb      	str	r3, [r7, #44]	; 0x2c
  401a34:	e01a      	b.n	401a6c <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  401a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a38:	009b      	lsls	r3, r3, #2
  401a3a:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401a3e:	4413      	add	r3, r2
  401a40:	f853 3c20 	ldr.w	r3, [r3, #-32]
  401a44:	68ba      	ldr	r2, [r7, #8]
  401a46:	fbb2 f3f3 	udiv	r3, r2, r3
  401a4a:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  401a4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401a4e:	0c1b      	lsrs	r3, r3, #16
  401a50:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  401a52:	68fa      	ldr	r2, [r7, #12]
  401a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401a56:	429a      	cmp	r2, r3
  401a58:	d901      	bls.n	401a5e <tc_find_mck_divisor+0x52>
			return 0;
  401a5a:	2300      	movs	r3, #0
  401a5c:	e023      	b.n	401aa6 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  401a5e:	68fa      	ldr	r2, [r7, #12]
  401a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401a62:	429a      	cmp	r2, r3
  401a64:	d206      	bcs.n	401a74 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
  401a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a68:	3301      	adds	r3, #1
  401a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  401a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a6e:	2b04      	cmp	r3, #4
  401a70:	d9e1      	bls.n	401a36 <tc_find_mck_divisor+0x2a>
  401a72:	e000      	b.n	401a76 <tc_find_mck_divisor+0x6a>
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
		} else if (ul_freq >= ul_low) {
			break;
  401a74:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  401a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a78:	2b04      	cmp	r3, #4
  401a7a:	d901      	bls.n	401a80 <tc_find_mck_divisor+0x74>
		return 0;
  401a7c:	2300      	movs	r3, #0
  401a7e:	e012      	b.n	401aa6 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  401a80:	687b      	ldr	r3, [r7, #4]
  401a82:	2b00      	cmp	r3, #0
  401a84:	d008      	beq.n	401a98 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  401a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a88:	009b      	lsls	r3, r3, #2
  401a8a:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401a8e:	4413      	add	r3, r2
  401a90:	f853 2c20 	ldr.w	r2, [r3, #-32]
  401a94:	687b      	ldr	r3, [r7, #4]
  401a96:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  401a98:	683b      	ldr	r3, [r7, #0]
  401a9a:	2b00      	cmp	r3, #0
  401a9c:	d002      	beq.n	401aa4 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  401a9e:	683b      	ldr	r3, [r7, #0]
  401aa0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  401aa2:	601a      	str	r2, [r3, #0]
	}

	return 1;
  401aa4:	2301      	movs	r3, #1
}
  401aa6:	4618      	mov	r0, r3
  401aa8:	3734      	adds	r7, #52	; 0x34
  401aaa:	46bd      	mov	sp, r7
  401aac:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ab0:	4770      	bx	lr
  401ab2:	bf00      	nop

00401ab4 <twihs_enable_master_mode>:
 * \brief Enable TWIHS master mode.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_enable_master_mode(Twihs *p_twihs)
{
  401ab4:	b480      	push	{r7}
  401ab6:	b083      	sub	sp, #12
  401ab8:	af00      	add	r7, sp, #0
  401aba:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  401abc:	687b      	ldr	r3, [r7, #4]
  401abe:	2208      	movs	r2, #8
  401ac0:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  401ac2:	687b      	ldr	r3, [r7, #4]
  401ac4:	2220      	movs	r2, #32
  401ac6:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  401ac8:	687b      	ldr	r3, [r7, #4]
  401aca:	2204      	movs	r2, #4
  401acc:	601a      	str	r2, [r3, #0]
}
  401ace:	bf00      	nop
  401ad0:	370c      	adds	r7, #12
  401ad2:	46bd      	mov	sp, r7
  401ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ad8:	4770      	bx	lr
  401ada:	bf00      	nop

00401adc <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  401adc:	b580      	push	{r7, lr}
  401ade:	b084      	sub	sp, #16
  401ae0:	af00      	add	r7, sp, #0
  401ae2:	6078      	str	r0, [r7, #4]
  401ae4:	6039      	str	r1, [r7, #0]
	uint32_t status = TWIHS_SUCCESS;
  401ae6:	2300      	movs	r3, #0
  401ae8:	60fb      	str	r3, [r7, #12]

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  401aea:	687b      	ldr	r3, [r7, #4]
  401aec:	f04f 32ff 	mov.w	r2, #4294967295
  401af0:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twihs->TWIHS_SR;
  401af2:	687b      	ldr	r3, [r7, #4]
  401af4:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWIHS peripheral */
	twihs_reset(p_twihs);
  401af6:	6878      	ldr	r0, [r7, #4]
  401af8:	4b0b      	ldr	r3, [pc, #44]	; (401b28 <twihs_master_init+0x4c>)
  401afa:	4798      	blx	r3

	twihs_enable_master_mode(p_twihs);
  401afc:	6878      	ldr	r0, [r7, #4]
  401afe:	4b0b      	ldr	r3, [pc, #44]	; (401b2c <twihs_master_init+0x50>)
  401b00:	4798      	blx	r3

	/* Select the speed */
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  401b02:	683b      	ldr	r3, [r7, #0]
  401b04:	6859      	ldr	r1, [r3, #4]
  401b06:	683b      	ldr	r3, [r7, #0]
  401b08:	681b      	ldr	r3, [r3, #0]
  401b0a:	461a      	mov	r2, r3
  401b0c:	6878      	ldr	r0, [r7, #4]
  401b0e:	4b08      	ldr	r3, [pc, #32]	; (401b30 <twihs_master_init+0x54>)
  401b10:	4798      	blx	r3
  401b12:	4603      	mov	r3, r0
  401b14:	2b01      	cmp	r3, #1
  401b16:	d101      	bne.n	401b1c <twihs_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWIHS_INVALID_ARGUMENT;
  401b18:	2301      	movs	r3, #1
  401b1a:	60fb      	str	r3, [r7, #12]
	}

	return status;
  401b1c:	68fb      	ldr	r3, [r7, #12]
}
  401b1e:	4618      	mov	r0, r3
  401b20:	3710      	adds	r7, #16
  401b22:	46bd      	mov	sp, r7
  401b24:	bd80      	pop	{r7, pc}
  401b26:	bf00      	nop
  401b28:	00401e49 	.word	0x00401e49
  401b2c:	00401ab5 	.word	0x00401ab5
  401b30:	00401b35 	.word	0x00401b35

00401b34 <twihs_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twihs_set_speed(Twihs *p_twihs, uint32_t ul_speed, uint32_t ul_mck)
{
  401b34:	b480      	push	{r7}
  401b36:	b089      	sub	sp, #36	; 0x24
  401b38:	af00      	add	r7, sp, #0
  401b3a:	60f8      	str	r0, [r7, #12]
  401b3c:	60b9      	str	r1, [r7, #8]
  401b3e:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  401b40:	2300      	movs	r3, #0
  401b42:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401b44:	68bb      	ldr	r3, [r7, #8]
  401b46:	4a34      	ldr	r2, [pc, #208]	; (401c18 <twihs_set_speed+0xe4>)
  401b48:	4293      	cmp	r3, r2
  401b4a:	d901      	bls.n	401b50 <twihs_set_speed+0x1c>
		return FAIL;
  401b4c:	2301      	movs	r3, #1
  401b4e:	e05d      	b.n	401c0c <twihs_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  401b50:	68bb      	ldr	r3, [r7, #8]
  401b52:	4a32      	ldr	r2, [pc, #200]	; (401c1c <twihs_set_speed+0xe8>)
  401b54:	4293      	cmp	r3, r2
  401b56:	d937      	bls.n	401bc8 <twihs_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401b58:	687b      	ldr	r3, [r7, #4]
  401b5a:	4a31      	ldr	r2, [pc, #196]	; (401c20 <twihs_set_speed+0xec>)
  401b5c:	fba2 2303 	umull	r2, r3, r2, r3
  401b60:	0b9b      	lsrs	r3, r3, #14
  401b62:	3b03      	subs	r3, #3
  401b64:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401b66:	68ba      	ldr	r2, [r7, #8]
  401b68:	4b2e      	ldr	r3, [pc, #184]	; (401c24 <twihs_set_speed+0xf0>)
  401b6a:	4413      	add	r3, r2
  401b6c:	009b      	lsls	r3, r3, #2
  401b6e:	687a      	ldr	r2, [r7, #4]
  401b70:	fbb2 f3f3 	udiv	r3, r2, r3
  401b74:	3b03      	subs	r3, #3
  401b76:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401b78:	e005      	b.n	401b86 <twihs_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  401b7a:	69fb      	ldr	r3, [r7, #28]
  401b7c:	3301      	adds	r3, #1
  401b7e:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  401b80:	697b      	ldr	r3, [r7, #20]
  401b82:	085b      	lsrs	r3, r3, #1
  401b84:	617b      	str	r3, [r7, #20]
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401b86:	697b      	ldr	r3, [r7, #20]
  401b88:	2bff      	cmp	r3, #255	; 0xff
  401b8a:	d909      	bls.n	401ba0 <twihs_set_speed+0x6c>
  401b8c:	69fb      	ldr	r3, [r7, #28]
  401b8e:	2b06      	cmp	r3, #6
  401b90:	d9f3      	bls.n	401b7a <twihs_set_speed+0x46>
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401b92:	e005      	b.n	401ba0 <twihs_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  401b94:	69fb      	ldr	r3, [r7, #28]
  401b96:	3301      	adds	r3, #1
  401b98:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  401b9a:	693b      	ldr	r3, [r7, #16]
  401b9c:	085b      	lsrs	r3, r3, #1
  401b9e:	613b      	str	r3, [r7, #16]
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401ba0:	693b      	ldr	r3, [r7, #16]
  401ba2:	2bff      	cmp	r3, #255	; 0xff
  401ba4:	d902      	bls.n	401bac <twihs_set_speed+0x78>
  401ba6:	69fb      	ldr	r3, [r7, #28]
  401ba8:	2b06      	cmp	r3, #6
  401baa:	d9f3      	bls.n	401b94 <twihs_set_speed+0x60>
			chdiv /= TWIHS_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401bac:	697b      	ldr	r3, [r7, #20]
  401bae:	b2da      	uxtb	r2, r3
  401bb0:	693b      	ldr	r3, [r7, #16]
  401bb2:	021b      	lsls	r3, r3, #8
  401bb4:	b29b      	uxth	r3, r3
  401bb6:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401bb8:	69fb      	ldr	r3, [r7, #28]
  401bba:	041b      	lsls	r3, r3, #16
  401bbc:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
			chdiv /= TWIHS_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401bc0:	431a      	orrs	r2, r3
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
  401bc2:	68fb      	ldr	r3, [r7, #12]
  401bc4:	611a      	str	r2, [r3, #16]
  401bc6:	e020      	b.n	401c0a <twihs_set_speed+0xd6>
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
				TWIHS_CWGR_CKDIV(ckdiv);
	} else {
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401bc8:	68bb      	ldr	r3, [r7, #8]
  401bca:	005b      	lsls	r3, r3, #1
  401bcc:	687a      	ldr	r2, [r7, #4]
  401bce:	fbb2 f3f3 	udiv	r3, r2, r3
  401bd2:	3b03      	subs	r3, #3
  401bd4:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401bd6:	e005      	b.n	401be4 <twihs_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  401bd8:	69fb      	ldr	r3, [r7, #28]
  401bda:	3301      	adds	r3, #1
  401bdc:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWIHS_CLK_DIVIDER;
  401bde:	69bb      	ldr	r3, [r7, #24]
  401be0:	085b      	lsrs	r3, r3, #1
  401be2:	61bb      	str	r3, [r7, #24]
				TWIHS_CWGR_CKDIV(ckdiv);
	} else {
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401be4:	69bb      	ldr	r3, [r7, #24]
  401be6:	2bff      	cmp	r3, #255	; 0xff
  401be8:	d902      	bls.n	401bf0 <twihs_set_speed+0xbc>
  401bea:	69fb      	ldr	r3, [r7, #28]
  401bec:	2b06      	cmp	r3, #6
  401bee:	d9f3      	bls.n	401bd8 <twihs_set_speed+0xa4>
			c_lh_div /= TWIHS_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401bf0:	69bb      	ldr	r3, [r7, #24]
  401bf2:	b2da      	uxtb	r2, r3
  401bf4:	69bb      	ldr	r3, [r7, #24]
  401bf6:	021b      	lsls	r3, r3, #8
  401bf8:	b29b      	uxth	r3, r3
  401bfa:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401bfc:	69fb      	ldr	r3, [r7, #28]
  401bfe:	041b      	lsls	r3, r3, #16
  401c00:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
			c_lh_div /= TWIHS_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401c04:	431a      	orrs	r2, r3
			/* Divide cldiv value */
			c_lh_div /= TWIHS_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
  401c06:	68fb      	ldr	r3, [r7, #12]
  401c08:	611a      	str	r2, [r3, #16]
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  401c0a:	2300      	movs	r3, #0
}
  401c0c:	4618      	mov	r0, r3
  401c0e:	3724      	adds	r7, #36	; 0x24
  401c10:	46bd      	mov	sp, r7
  401c12:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c16:	4770      	bx	lr
  401c18:	00061a80 	.word	0x00061a80
  401c1c:	0005dc00 	.word	0x0005dc00
  401c20:	057619f1 	.word	0x057619f1
  401c24:	3ffd1200 	.word	0x3ffd1200

00401c28 <twihs_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
  401c28:	b480      	push	{r7}
  401c2a:	b085      	sub	sp, #20
  401c2c:	af00      	add	r7, sp, #0
  401c2e:	6078      	str	r0, [r7, #4]
  401c30:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  401c32:	683b      	ldr	r3, [r7, #0]
  401c34:	2b00      	cmp	r3, #0
  401c36:	d101      	bne.n	401c3c <twihs_mk_addr+0x14>
		return 0;
  401c38:	2300      	movs	r3, #0
  401c3a:	e01d      	b.n	401c78 <twihs_mk_addr+0x50>

	val = addr[0];
  401c3c:	687b      	ldr	r3, [r7, #4]
  401c3e:	781b      	ldrb	r3, [r3, #0]
  401c40:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  401c42:	683b      	ldr	r3, [r7, #0]
  401c44:	2b01      	cmp	r3, #1
  401c46:	dd09      	ble.n	401c5c <twihs_mk_addr+0x34>
		val <<= 8;
  401c48:	68fb      	ldr	r3, [r7, #12]
  401c4a:	021b      	lsls	r3, r3, #8
  401c4c:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  401c4e:	687b      	ldr	r3, [r7, #4]
  401c50:	3301      	adds	r3, #1
  401c52:	781b      	ldrb	r3, [r3, #0]
  401c54:	461a      	mov	r2, r3
  401c56:	68fb      	ldr	r3, [r7, #12]
  401c58:	4313      	orrs	r3, r2
  401c5a:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  401c5c:	683b      	ldr	r3, [r7, #0]
  401c5e:	2b02      	cmp	r3, #2
  401c60:	dd09      	ble.n	401c76 <twihs_mk_addr+0x4e>
		val <<= 8;
  401c62:	68fb      	ldr	r3, [r7, #12]
  401c64:	021b      	lsls	r3, r3, #8
  401c66:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  401c68:	687b      	ldr	r3, [r7, #4]
  401c6a:	3302      	adds	r3, #2
  401c6c:	781b      	ldrb	r3, [r3, #0]
  401c6e:	461a      	mov	r2, r3
  401c70:	68fb      	ldr	r3, [r7, #12]
  401c72:	4313      	orrs	r3, r2
  401c74:	60fb      	str	r3, [r7, #12]
	}
	return val;
  401c76:	68fb      	ldr	r3, [r7, #12]
}
  401c78:	4618      	mov	r0, r3
  401c7a:	3714      	adds	r7, #20
  401c7c:	46bd      	mov	sp, r7
  401c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c82:	4770      	bx	lr

00401c84 <twihs_master_read>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twihs_master_read(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401c84:	b580      	push	{r7, lr}
  401c86:	b086      	sub	sp, #24
  401c88:	af00      	add	r7, sp, #0
  401c8a:	6078      	str	r0, [r7, #4]
  401c8c:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401c8e:	683b      	ldr	r3, [r7, #0]
  401c90:	68db      	ldr	r3, [r3, #12]
  401c92:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401c94:	683b      	ldr	r3, [r7, #0]
  401c96:	689b      	ldr	r3, [r3, #8]
  401c98:	613b      	str	r3, [r7, #16]
	uint32_t timeout = TWIHS_TIMEOUT;
  401c9a:	f643 2398 	movw	r3, #15000	; 0x3a98
  401c9e:	60fb      	str	r3, [r7, #12]

	/* Check argument */
	if (cnt == 0) {
  401ca0:	697b      	ldr	r3, [r7, #20]
  401ca2:	2b00      	cmp	r3, #0
  401ca4:	d101      	bne.n	401caa <twihs_master_read+0x26>
		return TWIHS_INVALID_ARGUMENT;
  401ca6:	2301      	movs	r3, #1
  401ca8:	e059      	b.n	401d5e <twihs_master_read+0xda>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401caa:	687b      	ldr	r3, [r7, #4]
  401cac:	2200      	movs	r2, #0
  401cae:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401cb0:	683b      	ldr	r3, [r7, #0]
  401cb2:	7c1b      	ldrb	r3, [r3, #16]
  401cb4:	041b      	lsls	r3, r3, #16
  401cb6:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401cba:	683b      	ldr	r3, [r7, #0]
  401cbc:	685b      	ldr	r3, [r3, #4]
  401cbe:	021b      	lsls	r3, r3, #8
  401cc0:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWIHS_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401cc4:	4313      	orrs	r3, r2
  401cc6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  401cca:	687b      	ldr	r3, [r7, #4]
  401ccc:	605a      	str	r2, [r3, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401cce:	687b      	ldr	r3, [r7, #4]
  401cd0:	2200      	movs	r2, #0
  401cd2:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401cd4:	683a      	ldr	r2, [r7, #0]
  401cd6:	683b      	ldr	r3, [r7, #0]
  401cd8:	685b      	ldr	r3, [r3, #4]
  401cda:	4619      	mov	r1, r3
  401cdc:	4610      	mov	r0, r2
  401cde:	4b22      	ldr	r3, [pc, #136]	; (401d68 <twihs_master_read+0xe4>)
  401ce0:	4798      	blx	r3
  401ce2:	4602      	mov	r2, r0
  401ce4:	687b      	ldr	r3, [r7, #4]
  401ce6:	60da      	str	r2, [r3, #12]

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401ce8:	687b      	ldr	r3, [r7, #4]
  401cea:	2201      	movs	r2, #1
  401cec:	601a      	str	r2, [r3, #0]

	while (cnt > 0) {
  401cee:	e029      	b.n	401d44 <twihs_master_read+0xc0>
		status = p_twihs->TWIHS_SR;
  401cf0:	687b      	ldr	r3, [r7, #4]
  401cf2:	6a1b      	ldr	r3, [r3, #32]
  401cf4:	60bb      	str	r3, [r7, #8]
		if (status & TWIHS_SR_NACK) {
  401cf6:	68bb      	ldr	r3, [r7, #8]
  401cf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401cfc:	2b00      	cmp	r3, #0
  401cfe:	d001      	beq.n	401d04 <twihs_master_read+0x80>
			return TWIHS_RECEIVE_NACK;
  401d00:	2305      	movs	r3, #5
  401d02:	e02c      	b.n	401d5e <twihs_master_read+0xda>
		}
		if (!timeout--) {
  401d04:	68fb      	ldr	r3, [r7, #12]
  401d06:	1e5a      	subs	r2, r3, #1
  401d08:	60fa      	str	r2, [r7, #12]
  401d0a:	2b00      	cmp	r3, #0
  401d0c:	d101      	bne.n	401d12 <twihs_master_read+0x8e>
			return TWIHS_ERROR_TIMEOUT;
  401d0e:	2309      	movs	r3, #9
  401d10:	e025      	b.n	401d5e <twihs_master_read+0xda>
		}
		/* Last byte ? */
		if (cnt == 1) {
  401d12:	697b      	ldr	r3, [r7, #20]
  401d14:	2b01      	cmp	r3, #1
  401d16:	d102      	bne.n	401d1e <twihs_master_read+0x9a>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401d18:	687b      	ldr	r3, [r7, #4]
  401d1a:	2202      	movs	r2, #2
  401d1c:	601a      	str	r2, [r3, #0]
		}

		if (!(status & TWIHS_SR_RXRDY)) {
  401d1e:	68bb      	ldr	r3, [r7, #8]
  401d20:	f003 0302 	and.w	r3, r3, #2
  401d24:	2b00      	cmp	r3, #0
  401d26:	d100      	bne.n	401d2a <twihs_master_read+0xa6>
			continue;
  401d28:	e00c      	b.n	401d44 <twihs_master_read+0xc0>
		}
		*buffer++ = p_twihs->TWIHS_RHR;
  401d2a:	693b      	ldr	r3, [r7, #16]
  401d2c:	1c5a      	adds	r2, r3, #1
  401d2e:	613a      	str	r2, [r7, #16]
  401d30:	687a      	ldr	r2, [r7, #4]
  401d32:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401d34:	b2d2      	uxtb	r2, r2
  401d36:	701a      	strb	r2, [r3, #0]

		cnt--;
  401d38:	697b      	ldr	r3, [r7, #20]
  401d3a:	3b01      	subs	r3, #1
  401d3c:	617b      	str	r3, [r7, #20]
		timeout = TWIHS_TIMEOUT;
  401d3e:	f643 2398 	movw	r3, #15000	; 0x3a98
  401d42:	60fb      	str	r3, [r7, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;

	while (cnt > 0) {
  401d44:	697b      	ldr	r3, [r7, #20]
  401d46:	2b00      	cmp	r3, #0
  401d48:	d1d2      	bne.n	401cf0 <twihs_master_read+0x6c>

		cnt--;
		timeout = TWIHS_TIMEOUT;
	}

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401d4a:	bf00      	nop
  401d4c:	687b      	ldr	r3, [r7, #4]
  401d4e:	6a1b      	ldr	r3, [r3, #32]
  401d50:	f003 0301 	and.w	r3, r3, #1
  401d54:	2b00      	cmp	r3, #0
  401d56:	d0f9      	beq.n	401d4c <twihs_master_read+0xc8>
	}

	p_twihs->TWIHS_SR;
  401d58:	687b      	ldr	r3, [r7, #4]
  401d5a:	6a1b      	ldr	r3, [r3, #32]

	return TWIHS_SUCCESS;
  401d5c:	2300      	movs	r3, #0
}
  401d5e:	4618      	mov	r0, r3
  401d60:	3718      	adds	r7, #24
  401d62:	46bd      	mov	sp, r7
  401d64:	bd80      	pop	{r7, pc}
  401d66:	bf00      	nop
  401d68:	00401c29 	.word	0x00401c29

00401d6c <twihs_master_write>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twihs_master_write(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401d6c:	b580      	push	{r7, lr}
  401d6e:	b086      	sub	sp, #24
  401d70:	af00      	add	r7, sp, #0
  401d72:	6078      	str	r0, [r7, #4]
  401d74:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401d76:	683b      	ldr	r3, [r7, #0]
  401d78:	68db      	ldr	r3, [r3, #12]
  401d7a:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401d7c:	683b      	ldr	r3, [r7, #0]
  401d7e:	689b      	ldr	r3, [r3, #8]
  401d80:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  401d82:	697b      	ldr	r3, [r7, #20]
  401d84:	2b00      	cmp	r3, #0
  401d86:	d101      	bne.n	401d8c <twihs_master_write+0x20>
		return TWIHS_INVALID_ARGUMENT;
  401d88:	2301      	movs	r3, #1
  401d8a:	e056      	b.n	401e3a <twihs_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401d8c:	687b      	ldr	r3, [r7, #4]
  401d8e:	2200      	movs	r2, #0
  401d90:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401d92:	683b      	ldr	r3, [r7, #0]
  401d94:	7c1b      	ldrb	r3, [r3, #16]
  401d96:	041b      	lsls	r3, r3, #16
  401d98:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401d9c:	683b      	ldr	r3, [r7, #0]
  401d9e:	685b      	ldr	r3, [r3, #4]
  401da0:	021b      	lsls	r3, r3, #8
  401da2:	f403 7340 	and.w	r3, r3, #768	; 0x300
		return TWIHS_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401da6:	431a      	orrs	r2, r3
  401da8:	687b      	ldr	r3, [r7, #4]
  401daa:	605a      	str	r2, [r3, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401dac:	687b      	ldr	r3, [r7, #4]
  401dae:	2200      	movs	r2, #0
  401db0:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401db2:	683a      	ldr	r2, [r7, #0]
  401db4:	683b      	ldr	r3, [r7, #0]
  401db6:	685b      	ldr	r3, [r3, #4]
  401db8:	4619      	mov	r1, r3
  401dba:	4610      	mov	r0, r2
  401dbc:	4b21      	ldr	r3, [pc, #132]	; (401e44 <twihs_master_write+0xd8>)
  401dbe:	4798      	blx	r3
  401dc0:	4602      	mov	r2, r0
  401dc2:	687b      	ldr	r3, [r7, #4]
  401dc4:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  401dc6:	e019      	b.n	401dfc <twihs_master_write+0x90>
		status = p_twihs->TWIHS_SR;
  401dc8:	687b      	ldr	r3, [r7, #4]
  401dca:	6a1b      	ldr	r3, [r3, #32]
  401dcc:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401dce:	68fb      	ldr	r3, [r7, #12]
  401dd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401dd4:	2b00      	cmp	r3, #0
  401dd6:	d001      	beq.n	401ddc <twihs_master_write+0x70>
			return TWIHS_RECEIVE_NACK;
  401dd8:	2305      	movs	r3, #5
  401dda:	e02e      	b.n	401e3a <twihs_master_write+0xce>
		}

		if (!(status & TWIHS_SR_TXRDY)) {
  401ddc:	68fb      	ldr	r3, [r7, #12]
  401dde:	f003 0304 	and.w	r3, r3, #4
  401de2:	2b00      	cmp	r3, #0
  401de4:	d100      	bne.n	401de8 <twihs_master_write+0x7c>
			continue;
  401de6:	e009      	b.n	401dfc <twihs_master_write+0x90>
		}
		p_twihs->TWIHS_THR = *buffer++;
  401de8:	693b      	ldr	r3, [r7, #16]
  401dea:	1c5a      	adds	r2, r3, #1
  401dec:	613a      	str	r2, [r7, #16]
  401dee:	781b      	ldrb	r3, [r3, #0]
  401df0:	461a      	mov	r2, r3
  401df2:	687b      	ldr	r3, [r7, #4]
  401df4:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  401df6:	697b      	ldr	r3, [r7, #20]
  401df8:	3b01      	subs	r3, #1
  401dfa:	617b      	str	r3, [r7, #20]
	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  401dfc:	697b      	ldr	r3, [r7, #20]
  401dfe:	2b00      	cmp	r3, #0
  401e00:	d1e2      	bne.n	401dc8 <twihs_master_write+0x5c>

		cnt--;
	}

	while (1) {
		status = p_twihs->TWIHS_SR;
  401e02:	687b      	ldr	r3, [r7, #4]
  401e04:	6a1b      	ldr	r3, [r3, #32]
  401e06:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401e08:	68fb      	ldr	r3, [r7, #12]
  401e0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401e0e:	2b00      	cmp	r3, #0
  401e10:	d001      	beq.n	401e16 <twihs_master_write+0xaa>
			return TWIHS_RECEIVE_NACK;
  401e12:	2305      	movs	r3, #5
  401e14:	e011      	b.n	401e3a <twihs_master_write+0xce>
		}

		if (status & TWIHS_SR_TXRDY) {
  401e16:	68fb      	ldr	r3, [r7, #12]
  401e18:	f003 0304 	and.w	r3, r3, #4
  401e1c:	2b00      	cmp	r3, #0
  401e1e:	d100      	bne.n	401e22 <twihs_master_write+0xb6>
			break;
		}
	}
  401e20:	e7ef      	b.n	401e02 <twihs_master_write+0x96>
		if (status & TWIHS_SR_NACK) {
			return TWIHS_RECEIVE_NACK;
		}

		if (status & TWIHS_SR_TXRDY) {
			break;
  401e22:	bf00      	nop
		}
	}

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401e24:	687b      	ldr	r3, [r7, #4]
  401e26:	2202      	movs	r2, #2
  401e28:	601a      	str	r2, [r3, #0]

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401e2a:	bf00      	nop
  401e2c:	687b      	ldr	r3, [r7, #4]
  401e2e:	6a1b      	ldr	r3, [r3, #32]
  401e30:	f003 0301 	and.w	r3, r3, #1
  401e34:	2b00      	cmp	r3, #0
  401e36:	d0f9      	beq.n	401e2c <twihs_master_write+0xc0>
	}

	return TWIHS_SUCCESS;
  401e38:	2300      	movs	r3, #0
}
  401e3a:	4618      	mov	r0, r3
  401e3c:	3718      	adds	r7, #24
  401e3e:	46bd      	mov	sp, r7
  401e40:	bd80      	pop	{r7, pc}
  401e42:	bf00      	nop
  401e44:	00401c29 	.word	0x00401c29

00401e48 <twihs_reset>:
 * \brief Reset TWIHS.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
  401e48:	b480      	push	{r7}
  401e4a:	b083      	sub	sp, #12
  401e4c:	af00      	add	r7, sp, #0
  401e4e:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401e50:	687b      	ldr	r3, [r7, #4]
  401e52:	2280      	movs	r2, #128	; 0x80
  401e54:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_RHR;
  401e56:	687b      	ldr	r3, [r7, #4]
  401e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  401e5a:	bf00      	nop
  401e5c:	370c      	adds	r7, #12
  401e5e:	46bd      	mov	sp, r7
  401e60:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e64:	4770      	bx	lr
  401e66:	bf00      	nop

00401e68 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401e68:	b480      	push	{r7}
  401e6a:	b085      	sub	sp, #20
  401e6c:	af00      	add	r7, sp, #0
  401e6e:	6078      	str	r0, [r7, #4]
  401e70:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401e72:	2300      	movs	r3, #0
  401e74:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401e76:	687b      	ldr	r3, [r7, #4]
  401e78:	22ac      	movs	r2, #172	; 0xac
  401e7a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401e7c:	683b      	ldr	r3, [r7, #0]
  401e7e:	681a      	ldr	r2, [r3, #0]
  401e80:	683b      	ldr	r3, [r7, #0]
  401e82:	685b      	ldr	r3, [r3, #4]
  401e84:	fbb2 f3f3 	udiv	r3, r2, r3
  401e88:	091b      	lsrs	r3, r3, #4
  401e8a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401e8c:	68fb      	ldr	r3, [r7, #12]
  401e8e:	2b00      	cmp	r3, #0
  401e90:	d003      	beq.n	401e9a <uart_init+0x32>
  401e92:	68fb      	ldr	r3, [r7, #12]
  401e94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401e98:	d301      	bcc.n	401e9e <uart_init+0x36>
		return 1;
  401e9a:	2301      	movs	r3, #1
  401e9c:	e00a      	b.n	401eb4 <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  401e9e:	687b      	ldr	r3, [r7, #4]
  401ea0:	68fa      	ldr	r2, [r7, #12]
  401ea2:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401ea4:	683b      	ldr	r3, [r7, #0]
  401ea6:	689a      	ldr	r2, [r3, #8]
  401ea8:	687b      	ldr	r3, [r7, #4]
  401eaa:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401eac:	687b      	ldr	r3, [r7, #4]
  401eae:	2250      	movs	r2, #80	; 0x50
  401eb0:	601a      	str	r2, [r3, #0]

	return 0;
  401eb2:	2300      	movs	r3, #0
}
  401eb4:	4618      	mov	r0, r3
  401eb6:	3714      	adds	r7, #20
  401eb8:	46bd      	mov	sp, r7
  401eba:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ebe:	4770      	bx	lr

00401ec0 <uart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t uart_is_tx_empty(Uart *p_uart)
{
  401ec0:	b480      	push	{r7}
  401ec2:	b083      	sub	sp, #12
  401ec4:	af00      	add	r7, sp, #0
  401ec6:	6078      	str	r0, [r7, #4]
	return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0;
  401ec8:	687b      	ldr	r3, [r7, #4]
  401eca:	695b      	ldr	r3, [r3, #20]
  401ecc:	f403 7300 	and.w	r3, r3, #512	; 0x200
  401ed0:	2b00      	cmp	r3, #0
  401ed2:	bf14      	ite	ne
  401ed4:	2301      	movne	r3, #1
  401ed6:	2300      	moveq	r3, #0
  401ed8:	b2db      	uxtb	r3, r3
}
  401eda:	4618      	mov	r0, r3
  401edc:	370c      	adds	r7, #12
  401ede:	46bd      	mov	sp, r7
  401ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ee4:	4770      	bx	lr
  401ee6:	bf00      	nop

00401ee8 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401ee8:	b480      	push	{r7}
  401eea:	b083      	sub	sp, #12
  401eec:	af00      	add	r7, sp, #0
  401eee:	6078      	str	r0, [r7, #4]
  401ef0:	460b      	mov	r3, r1
  401ef2:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401ef4:	687b      	ldr	r3, [r7, #4]
  401ef6:	695b      	ldr	r3, [r3, #20]
  401ef8:	f003 0302 	and.w	r3, r3, #2
  401efc:	2b00      	cmp	r3, #0
  401efe:	d101      	bne.n	401f04 <uart_write+0x1c>
		return 1;
  401f00:	2301      	movs	r3, #1
  401f02:	e003      	b.n	401f0c <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401f04:	78fa      	ldrb	r2, [r7, #3]
  401f06:	687b      	ldr	r3, [r7, #4]
  401f08:	61da      	str	r2, [r3, #28]
	return 0;
  401f0a:	2300      	movs	r3, #0
}
  401f0c:	4618      	mov	r0, r3
  401f0e:	370c      	adds	r7, #12
  401f10:	46bd      	mov	sp, r7
  401f12:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f16:	4770      	bx	lr

00401f18 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401f18:	b480      	push	{r7}
  401f1a:	b083      	sub	sp, #12
  401f1c:	af00      	add	r7, sp, #0
  401f1e:	6078      	str	r0, [r7, #4]
  401f20:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401f22:	687b      	ldr	r3, [r7, #4]
  401f24:	695b      	ldr	r3, [r3, #20]
  401f26:	f003 0301 	and.w	r3, r3, #1
  401f2a:	2b00      	cmp	r3, #0
  401f2c:	d101      	bne.n	401f32 <uart_read+0x1a>
		return 1;
  401f2e:	2301      	movs	r3, #1
  401f30:	e005      	b.n	401f3e <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401f32:	687b      	ldr	r3, [r7, #4]
  401f34:	699b      	ldr	r3, [r3, #24]
  401f36:	b2da      	uxtb	r2, r3
  401f38:	683b      	ldr	r3, [r7, #0]
  401f3a:	701a      	strb	r2, [r3, #0]
	return 0;
  401f3c:	2300      	movs	r3, #0
}
  401f3e:	4618      	mov	r0, r3
  401f40:	370c      	adds	r7, #12
  401f42:	46bd      	mov	sp, r7
  401f44:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f48:	4770      	bx	lr
  401f4a:	bf00      	nop

00401f4c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401f4c:	b480      	push	{r7}
  401f4e:	b089      	sub	sp, #36	; 0x24
  401f50:	af00      	add	r7, sp, #0
  401f52:	60f8      	str	r0, [r7, #12]
  401f54:	60b9      	str	r1, [r7, #8]
  401f56:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401f58:	68bb      	ldr	r3, [r7, #8]
  401f5a:	011a      	lsls	r2, r3, #4
  401f5c:	687b      	ldr	r3, [r7, #4]
  401f5e:	429a      	cmp	r2, r3
  401f60:	d802      	bhi.n	401f68 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  401f62:	2310      	movs	r3, #16
  401f64:	61fb      	str	r3, [r7, #28]
  401f66:	e001      	b.n	401f6c <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401f68:	2308      	movs	r3, #8
  401f6a:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401f6c:	687b      	ldr	r3, [r7, #4]
  401f6e:	00da      	lsls	r2, r3, #3
  401f70:	69fb      	ldr	r3, [r7, #28]
  401f72:	68b9      	ldr	r1, [r7, #8]
  401f74:	fb01 f303 	mul.w	r3, r1, r3
  401f78:	085b      	lsrs	r3, r3, #1
  401f7a:	441a      	add	r2, r3
  401f7c:	69fb      	ldr	r3, [r7, #28]
  401f7e:	68b9      	ldr	r1, [r7, #8]
  401f80:	fb01 f303 	mul.w	r3, r1, r3
  401f84:	fbb2 f3f3 	udiv	r3, r2, r3
  401f88:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401f8a:	69bb      	ldr	r3, [r7, #24]
  401f8c:	08db      	lsrs	r3, r3, #3
  401f8e:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401f90:	69bb      	ldr	r3, [r7, #24]
  401f92:	f003 0307 	and.w	r3, r3, #7
  401f96:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401f98:	697b      	ldr	r3, [r7, #20]
  401f9a:	2b00      	cmp	r3, #0
  401f9c:	d003      	beq.n	401fa6 <usart_set_async_baudrate+0x5a>
  401f9e:	697b      	ldr	r3, [r7, #20]
  401fa0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401fa4:	d301      	bcc.n	401faa <usart_set_async_baudrate+0x5e>
		return 1;
  401fa6:	2301      	movs	r3, #1
  401fa8:	e00f      	b.n	401fca <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  401faa:	69fb      	ldr	r3, [r7, #28]
  401fac:	2b08      	cmp	r3, #8
  401fae:	d105      	bne.n	401fbc <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401fb0:	68fb      	ldr	r3, [r7, #12]
  401fb2:	685b      	ldr	r3, [r3, #4]
  401fb4:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  401fb8:	68fb      	ldr	r3, [r7, #12]
  401fba:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401fbc:	693b      	ldr	r3, [r7, #16]
  401fbe:	041a      	lsls	r2, r3, #16
  401fc0:	697b      	ldr	r3, [r7, #20]
  401fc2:	431a      	orrs	r2, r3
  401fc4:	68fb      	ldr	r3, [r7, #12]
  401fc6:	621a      	str	r2, [r3, #32]

	return 0;
  401fc8:	2300      	movs	r3, #0
}
  401fca:	4618      	mov	r0, r3
  401fcc:	3724      	adds	r7, #36	; 0x24
  401fce:	46bd      	mov	sp, r7
  401fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fd4:	4770      	bx	lr
  401fd6:	bf00      	nop

00401fd8 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  401fd8:	b580      	push	{r7, lr}
  401fda:	b082      	sub	sp, #8
  401fdc:	af00      	add	r7, sp, #0
  401fde:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401fe0:	6878      	ldr	r0, [r7, #4]
  401fe2:	4b0d      	ldr	r3, [pc, #52]	; (402018 <usart_reset+0x40>)
  401fe4:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  401fe6:	687b      	ldr	r3, [r7, #4]
  401fe8:	2200      	movs	r2, #0
  401fea:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  401fec:	687b      	ldr	r3, [r7, #4]
  401fee:	2200      	movs	r2, #0
  401ff0:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401ff2:	687b      	ldr	r3, [r7, #4]
  401ff4:	2200      	movs	r2, #0
  401ff6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401ff8:	6878      	ldr	r0, [r7, #4]
  401ffa:	4b08      	ldr	r3, [pc, #32]	; (40201c <usart_reset+0x44>)
  401ffc:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401ffe:	6878      	ldr	r0, [r7, #4]
  402000:	4b07      	ldr	r3, [pc, #28]	; (402020 <usart_reset+0x48>)
  402002:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  402004:	6878      	ldr	r0, [r7, #4]
  402006:	4b07      	ldr	r3, [pc, #28]	; (402024 <usart_reset+0x4c>)
  402008:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  40200a:	6878      	ldr	r0, [r7, #4]
  40200c:	4b06      	ldr	r3, [pc, #24]	; (402028 <usart_reset+0x50>)
  40200e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  402010:	bf00      	nop
  402012:	3708      	adds	r7, #8
  402014:	46bd      	mov	sp, r7
  402016:	bd80      	pop	{r7, pc}
  402018:	004021d9 	.word	0x004021d9
  40201c:	004020cd 	.word	0x004020cd
  402020:	00402105 	.word	0x00402105
  402024:	00402139 	.word	0x00402139
  402028:	00402155 	.word	0x00402155

0040202c <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  40202c:	b580      	push	{r7, lr}
  40202e:	b084      	sub	sp, #16
  402030:	af00      	add	r7, sp, #0
  402032:	60f8      	str	r0, [r7, #12]
  402034:	60b9      	str	r1, [r7, #8]
  402036:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  402038:	68f8      	ldr	r0, [r7, #12]
  40203a:	4b1a      	ldr	r3, [pc, #104]	; (4020a4 <usart_init_rs232+0x78>)
  40203c:	4798      	blx	r3

	ul_reg_val = 0;
  40203e:	4b1a      	ldr	r3, [pc, #104]	; (4020a8 <usart_init_rs232+0x7c>)
  402040:	2200      	movs	r2, #0
  402042:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  402044:	68bb      	ldr	r3, [r7, #8]
  402046:	2b00      	cmp	r3, #0
  402048:	d009      	beq.n	40205e <usart_init_rs232+0x32>
  40204a:	68bb      	ldr	r3, [r7, #8]
  40204c:	681b      	ldr	r3, [r3, #0]
  40204e:	687a      	ldr	r2, [r7, #4]
  402050:	4619      	mov	r1, r3
  402052:	68f8      	ldr	r0, [r7, #12]
  402054:	4b15      	ldr	r3, [pc, #84]	; (4020ac <usart_init_rs232+0x80>)
  402056:	4798      	blx	r3
  402058:	4603      	mov	r3, r0
  40205a:	2b00      	cmp	r3, #0
  40205c:	d001      	beq.n	402062 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  40205e:	2301      	movs	r3, #1
  402060:	e01b      	b.n	40209a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402062:	68bb      	ldr	r3, [r7, #8]
  402064:	685a      	ldr	r2, [r3, #4]
  402066:	68bb      	ldr	r3, [r7, #8]
  402068:	689b      	ldr	r3, [r3, #8]
  40206a:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40206c:	68bb      	ldr	r3, [r7, #8]
  40206e:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402070:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  402072:	68bb      	ldr	r3, [r7, #8]
  402074:	68db      	ldr	r3, [r3, #12]
  402076:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402078:	4b0b      	ldr	r3, [pc, #44]	; (4020a8 <usart_init_rs232+0x7c>)
  40207a:	681b      	ldr	r3, [r3, #0]
  40207c:	4313      	orrs	r3, r2
  40207e:	4a0a      	ldr	r2, [pc, #40]	; (4020a8 <usart_init_rs232+0x7c>)
  402080:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  402082:	4b09      	ldr	r3, [pc, #36]	; (4020a8 <usart_init_rs232+0x7c>)
  402084:	681b      	ldr	r3, [r3, #0]
  402086:	4a08      	ldr	r2, [pc, #32]	; (4020a8 <usart_init_rs232+0x7c>)
  402088:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  40208a:	68fb      	ldr	r3, [r7, #12]
  40208c:	685a      	ldr	r2, [r3, #4]
  40208e:	4b06      	ldr	r3, [pc, #24]	; (4020a8 <usart_init_rs232+0x7c>)
  402090:	681b      	ldr	r3, [r3, #0]
  402092:	431a      	orrs	r2, r3
  402094:	68fb      	ldr	r3, [r7, #12]
  402096:	605a      	str	r2, [r3, #4]

	return 0;
  402098:	2300      	movs	r3, #0
}
  40209a:	4618      	mov	r0, r3
  40209c:	3710      	adds	r7, #16
  40209e:	46bd      	mov	sp, r7
  4020a0:	bd80      	pop	{r7, pc}
  4020a2:	bf00      	nop
  4020a4:	00401fd9 	.word	0x00401fd9
  4020a8:	2040093c 	.word	0x2040093c
  4020ac:	00401f4d 	.word	0x00401f4d

004020b0 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4020b0:	b480      	push	{r7}
  4020b2:	b083      	sub	sp, #12
  4020b4:	af00      	add	r7, sp, #0
  4020b6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  4020b8:	687b      	ldr	r3, [r7, #4]
  4020ba:	2240      	movs	r2, #64	; 0x40
  4020bc:	601a      	str	r2, [r3, #0]
}
  4020be:	bf00      	nop
  4020c0:	370c      	adds	r7, #12
  4020c2:	46bd      	mov	sp, r7
  4020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020c8:	4770      	bx	lr
  4020ca:	bf00      	nop

004020cc <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4020cc:	b480      	push	{r7}
  4020ce:	b083      	sub	sp, #12
  4020d0:	af00      	add	r7, sp, #0
  4020d2:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4020d4:	687b      	ldr	r3, [r7, #4]
  4020d6:	2288      	movs	r2, #136	; 0x88
  4020d8:	601a      	str	r2, [r3, #0]
}
  4020da:	bf00      	nop
  4020dc:	370c      	adds	r7, #12
  4020de:	46bd      	mov	sp, r7
  4020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020e4:	4770      	bx	lr
  4020e6:	bf00      	nop

004020e8 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4020e8:	b480      	push	{r7}
  4020ea:	b083      	sub	sp, #12
  4020ec:	af00      	add	r7, sp, #0
  4020ee:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4020f0:	687b      	ldr	r3, [r7, #4]
  4020f2:	2210      	movs	r2, #16
  4020f4:	601a      	str	r2, [r3, #0]
}
  4020f6:	bf00      	nop
  4020f8:	370c      	adds	r7, #12
  4020fa:	46bd      	mov	sp, r7
  4020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  402100:	4770      	bx	lr
  402102:	bf00      	nop

00402104 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  402104:	b480      	push	{r7}
  402106:	b083      	sub	sp, #12
  402108:	af00      	add	r7, sp, #0
  40210a:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40210c:	687b      	ldr	r3, [r7, #4]
  40210e:	2224      	movs	r2, #36	; 0x24
  402110:	601a      	str	r2, [r3, #0]
}
  402112:	bf00      	nop
  402114:	370c      	adds	r7, #12
  402116:	46bd      	mov	sp, r7
  402118:	f85d 7b04 	ldr.w	r7, [sp], #4
  40211c:	4770      	bx	lr
  40211e:	bf00      	nop

00402120 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  402120:	b480      	push	{r7}
  402122:	b083      	sub	sp, #12
  402124:	af00      	add	r7, sp, #0
  402126:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  402128:	687b      	ldr	r3, [r7, #4]
  40212a:	695b      	ldr	r3, [r3, #20]
}
  40212c:	4618      	mov	r0, r3
  40212e:	370c      	adds	r7, #12
  402130:	46bd      	mov	sp, r7
  402132:	f85d 7b04 	ldr.w	r7, [sp], #4
  402136:	4770      	bx	lr

00402138 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  402138:	b480      	push	{r7}
  40213a:	b083      	sub	sp, #12
  40213c:	af00      	add	r7, sp, #0
  40213e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  402140:	687b      	ldr	r3, [r7, #4]
  402142:	f44f 7280 	mov.w	r2, #256	; 0x100
  402146:	601a      	str	r2, [r3, #0]
}
  402148:	bf00      	nop
  40214a:	370c      	adds	r7, #12
  40214c:	46bd      	mov	sp, r7
  40214e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402152:	4770      	bx	lr

00402154 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  402154:	b480      	push	{r7}
  402156:	b083      	sub	sp, #12
  402158:	af00      	add	r7, sp, #0
  40215a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  40215c:	687b      	ldr	r3, [r7, #4]
  40215e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  402162:	601a      	str	r2, [r3, #0]
}
  402164:	bf00      	nop
  402166:	370c      	adds	r7, #12
  402168:	46bd      	mov	sp, r7
  40216a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40216e:	4770      	bx	lr

00402170 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  402170:	b480      	push	{r7}
  402172:	b083      	sub	sp, #12
  402174:	af00      	add	r7, sp, #0
  402176:	6078      	str	r0, [r7, #4]
  402178:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40217a:	687b      	ldr	r3, [r7, #4]
  40217c:	695b      	ldr	r3, [r3, #20]
  40217e:	f003 0302 	and.w	r3, r3, #2
  402182:	2b00      	cmp	r3, #0
  402184:	d101      	bne.n	40218a <usart_write+0x1a>
		return 1;
  402186:	2301      	movs	r3, #1
  402188:	e005      	b.n	402196 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40218a:	683b      	ldr	r3, [r7, #0]
  40218c:	f3c3 0208 	ubfx	r2, r3, #0, #9
  402190:	687b      	ldr	r3, [r7, #4]
  402192:	61da      	str	r2, [r3, #28]
	return 0;
  402194:	2300      	movs	r3, #0
}
  402196:	4618      	mov	r0, r3
  402198:	370c      	adds	r7, #12
  40219a:	46bd      	mov	sp, r7
  40219c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021a0:	4770      	bx	lr
  4021a2:	bf00      	nop

004021a4 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  4021a4:	b480      	push	{r7}
  4021a6:	b083      	sub	sp, #12
  4021a8:	af00      	add	r7, sp, #0
  4021aa:	6078      	str	r0, [r7, #4]
  4021ac:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4021ae:	687b      	ldr	r3, [r7, #4]
  4021b0:	695b      	ldr	r3, [r3, #20]
  4021b2:	f003 0301 	and.w	r3, r3, #1
  4021b6:	2b00      	cmp	r3, #0
  4021b8:	d101      	bne.n	4021be <usart_read+0x1a>
		return 1;
  4021ba:	2301      	movs	r3, #1
  4021bc:	e006      	b.n	4021cc <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4021be:	687b      	ldr	r3, [r7, #4]
  4021c0:	699b      	ldr	r3, [r3, #24]
  4021c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4021c6:	683b      	ldr	r3, [r7, #0]
  4021c8:	601a      	str	r2, [r3, #0]

	return 0;
  4021ca:	2300      	movs	r3, #0
}
  4021cc:	4618      	mov	r0, r3
  4021ce:	370c      	adds	r7, #12
  4021d0:	46bd      	mov	sp, r7
  4021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021d6:	4770      	bx	lr

004021d8 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4021d8:	b480      	push	{r7}
  4021da:	b083      	sub	sp, #12
  4021dc:	af00      	add	r7, sp, #0
  4021de:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4021e0:	687b      	ldr	r3, [r7, #4]
  4021e2:	4a04      	ldr	r2, [pc, #16]	; (4021f4 <usart_disable_writeprotect+0x1c>)
  4021e4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4021e8:	bf00      	nop
  4021ea:	370c      	adds	r7, #12
  4021ec:	46bd      	mov	sp, r7
  4021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021f2:	4770      	bx	lr
  4021f4:	55534100 	.word	0x55534100

004021f8 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4021f8:	b480      	push	{r7}
  4021fa:	b083      	sub	sp, #12
  4021fc:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4021fe:	f3ef 8310 	mrs	r3, PRIMASK
  402202:	607b      	str	r3, [r7, #4]
  return(result);
  402204:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402206:	2b00      	cmp	r3, #0
  402208:	bf0c      	ite	eq
  40220a:	2301      	moveq	r3, #1
  40220c:	2300      	movne	r3, #0
  40220e:	b2db      	uxtb	r3, r3
  402210:	603b      	str	r3, [r7, #0]
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  402212:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  402214:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402218:	4b04      	ldr	r3, [pc, #16]	; (40222c <cpu_irq_save+0x34>)
  40221a:	2200      	movs	r2, #0
  40221c:	701a      	strb	r2, [r3, #0]
	return flags;
  40221e:	683b      	ldr	r3, [r7, #0]
}
  402220:	4618      	mov	r0, r3
  402222:	370c      	adds	r7, #12
  402224:	46bd      	mov	sp, r7
  402226:	f85d 7b04 	ldr.w	r7, [sp], #4
  40222a:	4770      	bx	lr
  40222c:	20400000 	.word	0x20400000

00402230 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  402230:	b480      	push	{r7}
  402232:	b083      	sub	sp, #12
  402234:	af00      	add	r7, sp, #0
  402236:	6078      	str	r0, [r7, #4]
	return (flags);
  402238:	687b      	ldr	r3, [r7, #4]
  40223a:	2b00      	cmp	r3, #0
  40223c:	bf14      	ite	ne
  40223e:	2301      	movne	r3, #1
  402240:	2300      	moveq	r3, #0
  402242:	b2db      	uxtb	r3, r3
}
  402244:	4618      	mov	r0, r3
  402246:	370c      	adds	r7, #12
  402248:	46bd      	mov	sp, r7
  40224a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40224e:	4770      	bx	lr

00402250 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  402250:	b580      	push	{r7, lr}
  402252:	b082      	sub	sp, #8
  402254:	af00      	add	r7, sp, #0
  402256:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402258:	6878      	ldr	r0, [r7, #4]
  40225a:	4b07      	ldr	r3, [pc, #28]	; (402278 <cpu_irq_restore+0x28>)
  40225c:	4798      	blx	r3
  40225e:	4603      	mov	r3, r0
  402260:	2b00      	cmp	r3, #0
  402262:	d005      	beq.n	402270 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  402264:	4b05      	ldr	r3, [pc, #20]	; (40227c <cpu_irq_restore+0x2c>)
  402266:	2201      	movs	r2, #1
  402268:	701a      	strb	r2, [r3, #0]
  40226a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40226e:	b662      	cpsie	i
}
  402270:	bf00      	nop
  402272:	3708      	adds	r7, #8
  402274:	46bd      	mov	sp, r7
  402276:	bd80      	pop	{r7, pc}
  402278:	00402231 	.word	0x00402231
  40227c:	20400000 	.word	0x20400000

00402280 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402280:	b580      	push	{r7, lr}
  402282:	b084      	sub	sp, #16
  402284:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  402286:	4b1e      	ldr	r3, [pc, #120]	; (402300 <Reset_Handler+0x80>)
  402288:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  40228a:	4b1e      	ldr	r3, [pc, #120]	; (402304 <Reset_Handler+0x84>)
  40228c:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40228e:	68fa      	ldr	r2, [r7, #12]
  402290:	68bb      	ldr	r3, [r7, #8]
  402292:	429a      	cmp	r2, r3
  402294:	d00c      	beq.n	4022b0 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  402296:	e007      	b.n	4022a8 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402298:	68bb      	ldr	r3, [r7, #8]
  40229a:	1d1a      	adds	r2, r3, #4
  40229c:	60ba      	str	r2, [r7, #8]
  40229e:	68fa      	ldr	r2, [r7, #12]
  4022a0:	1d11      	adds	r1, r2, #4
  4022a2:	60f9      	str	r1, [r7, #12]
  4022a4:	6812      	ldr	r2, [r2, #0]
  4022a6:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
  4022a8:	68bb      	ldr	r3, [r7, #8]
  4022aa:	4a17      	ldr	r2, [pc, #92]	; (402308 <Reset_Handler+0x88>)
  4022ac:	4293      	cmp	r3, r2
  4022ae:	d3f3      	bcc.n	402298 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4022b0:	4b16      	ldr	r3, [pc, #88]	; (40230c <Reset_Handler+0x8c>)
  4022b2:	60bb      	str	r3, [r7, #8]
  4022b4:	e004      	b.n	4022c0 <Reset_Handler+0x40>
                *pDest++ = 0;
  4022b6:	68bb      	ldr	r3, [r7, #8]
  4022b8:	1d1a      	adds	r2, r3, #4
  4022ba:	60ba      	str	r2, [r7, #8]
  4022bc:	2200      	movs	r2, #0
  4022be:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4022c0:	68bb      	ldr	r3, [r7, #8]
  4022c2:	4a13      	ldr	r2, [pc, #76]	; (402310 <Reset_Handler+0x90>)
  4022c4:	4293      	cmp	r3, r2
  4022c6:	d3f6      	bcc.n	4022b6 <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4022c8:	4b12      	ldr	r3, [pc, #72]	; (402314 <Reset_Handler+0x94>)
  4022ca:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4022cc:	4a12      	ldr	r2, [pc, #72]	; (402318 <Reset_Handler+0x98>)
  4022ce:	68fb      	ldr	r3, [r7, #12]
  4022d0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4022d4:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4022d6:	4b11      	ldr	r3, [pc, #68]	; (40231c <Reset_Handler+0x9c>)
  4022d8:	4798      	blx	r3
  4022da:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4022dc:	4a10      	ldr	r2, [pc, #64]	; (402320 <Reset_Handler+0xa0>)
  4022de:	4b10      	ldr	r3, [pc, #64]	; (402320 <Reset_Handler+0xa0>)
  4022e0:	681b      	ldr	r3, [r3, #0]
  4022e2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4022e6:	6013      	str	r3, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4022e8:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  4022ec:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4022f0:	6878      	ldr	r0, [r7, #4]
  4022f2:	4b0c      	ldr	r3, [pc, #48]	; (402324 <Reset_Handler+0xa4>)
  4022f4:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4022f6:	4b0c      	ldr	r3, [pc, #48]	; (402328 <Reset_Handler+0xa8>)
  4022f8:	4798      	blx	r3

        /* Branch to main function */
        main();
  4022fa:	4b0c      	ldr	r3, [pc, #48]	; (40232c <Reset_Handler+0xac>)
  4022fc:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4022fe:	e7fe      	b.n	4022fe <Reset_Handler+0x7e>
  402300:	00409f80 	.word	0x00409f80
  402304:	20400000 	.word	0x20400000
  402308:	204008ac 	.word	0x204008ac
  40230c:	204008ac 	.word	0x204008ac
  402310:	20400b30 	.word	0x20400b30
  402314:	00400000 	.word	0x00400000
  402318:	e000ed00 	.word	0xe000ed00
  40231c:	004021f9 	.word	0x004021f9
  402320:	e000ed88 	.word	0xe000ed88
  402324:	00402251 	.word	0x00402251
  402328:	00403e0d 	.word	0x00403e0d
  40232c:	004030e1 	.word	0x004030e1

00402330 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402330:	b480      	push	{r7}
  402332:	af00      	add	r7, sp, #0
        while (1) {
        }
  402334:	e7fe      	b.n	402334 <Dummy_Handler+0x4>
  402336:	bf00      	nop

00402338 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  402338:	b480      	push	{r7}
  40233a:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40233c:	4b52      	ldr	r3, [pc, #328]	; (402488 <SystemCoreClockUpdate+0x150>)
  40233e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402340:	f003 0303 	and.w	r3, r3, #3
  402344:	2b01      	cmp	r3, #1
  402346:	d014      	beq.n	402372 <SystemCoreClockUpdate+0x3a>
  402348:	2b01      	cmp	r3, #1
  40234a:	d302      	bcc.n	402352 <SystemCoreClockUpdate+0x1a>
  40234c:	2b02      	cmp	r3, #2
  40234e:	d038      	beq.n	4023c2 <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402350:	e07a      	b.n	402448 <SystemCoreClockUpdate+0x110>
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  {
    case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402352:	4b4e      	ldr	r3, [pc, #312]	; (40248c <SystemCoreClockUpdate+0x154>)
  402354:	695b      	ldr	r3, [r3, #20]
  402356:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40235a:	2b00      	cmp	r3, #0
  40235c:	d004      	beq.n	402368 <SystemCoreClockUpdate+0x30>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40235e:	4b4c      	ldr	r3, [pc, #304]	; (402490 <SystemCoreClockUpdate+0x158>)
  402360:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402364:	601a      	str	r2, [r3, #0]
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
      }
    break;
  402366:	e06f      	b.n	402448 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402368:	4b49      	ldr	r3, [pc, #292]	; (402490 <SystemCoreClockUpdate+0x158>)
  40236a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40236e:	601a      	str	r2, [r3, #0]
      }
    break;
  402370:	e06a      	b.n	402448 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402372:	4b45      	ldr	r3, [pc, #276]	; (402488 <SystemCoreClockUpdate+0x150>)
  402374:	6a1b      	ldr	r3, [r3, #32]
  402376:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40237a:	2b00      	cmp	r3, #0
  40237c:	d003      	beq.n	402386 <SystemCoreClockUpdate+0x4e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40237e:	4b44      	ldr	r3, [pc, #272]	; (402490 <SystemCoreClockUpdate+0x158>)
  402380:	4a44      	ldr	r2, [pc, #272]	; (402494 <SystemCoreClockUpdate+0x15c>)
  402382:	601a      	str	r2, [r3, #0]

          default:
          break;
        }
      }
    break;
  402384:	e060      	b.n	402448 <SystemCoreClockUpdate+0x110>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402386:	4b42      	ldr	r3, [pc, #264]	; (402490 <SystemCoreClockUpdate+0x158>)
  402388:	4a43      	ldr	r2, [pc, #268]	; (402498 <SystemCoreClockUpdate+0x160>)
  40238a:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40238c:	4b3e      	ldr	r3, [pc, #248]	; (402488 <SystemCoreClockUpdate+0x150>)
  40238e:	6a1b      	ldr	r3, [r3, #32]
  402390:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402394:	2b10      	cmp	r3, #16
  402396:	d004      	beq.n	4023a2 <SystemCoreClockUpdate+0x6a>
  402398:	2b20      	cmp	r3, #32
  40239a:	d008      	beq.n	4023ae <SystemCoreClockUpdate+0x76>
  40239c:	2b00      	cmp	r3, #0
  40239e:	d00e      	beq.n	4023be <SystemCoreClockUpdate+0x86>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  4023a0:	e00e      	b.n	4023c0 <SystemCoreClockUpdate+0x88>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4023a2:	4b3b      	ldr	r3, [pc, #236]	; (402490 <SystemCoreClockUpdate+0x158>)
  4023a4:	681b      	ldr	r3, [r3, #0]
  4023a6:	005b      	lsls	r3, r3, #1
  4023a8:	4a39      	ldr	r2, [pc, #228]	; (402490 <SystemCoreClockUpdate+0x158>)
  4023aa:	6013      	str	r3, [r2, #0]
          break;
  4023ac:	e008      	b.n	4023c0 <SystemCoreClockUpdate+0x88>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4023ae:	4b38      	ldr	r3, [pc, #224]	; (402490 <SystemCoreClockUpdate+0x158>)
  4023b0:	681a      	ldr	r2, [r3, #0]
  4023b2:	4613      	mov	r3, r2
  4023b4:	005b      	lsls	r3, r3, #1
  4023b6:	4413      	add	r3, r2
  4023b8:	4a35      	ldr	r2, [pc, #212]	; (402490 <SystemCoreClockUpdate+0x158>)
  4023ba:	6013      	str	r3, [r2, #0]
          break;
  4023bc:	e000      	b.n	4023c0 <SystemCoreClockUpdate+0x88>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  4023be:	bf00      	nop

          default:
          break;
        }
      }
    break;
  4023c0:	e042      	b.n	402448 <SystemCoreClockUpdate+0x110>

    case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4023c2:	4b31      	ldr	r3, [pc, #196]	; (402488 <SystemCoreClockUpdate+0x150>)
  4023c4:	6a1b      	ldr	r3, [r3, #32]
  4023c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4023ca:	2b00      	cmp	r3, #0
  4023cc:	d003      	beq.n	4023d6 <SystemCoreClockUpdate+0x9e>
      {
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4023ce:	4b30      	ldr	r3, [pc, #192]	; (402490 <SystemCoreClockUpdate+0x158>)
  4023d0:	4a30      	ldr	r2, [pc, #192]	; (402494 <SystemCoreClockUpdate+0x15c>)
  4023d2:	601a      	str	r2, [r3, #0]
  4023d4:	e01c      	b.n	402410 <SystemCoreClockUpdate+0xd8>
      }
      else
      {
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4023d6:	4b2e      	ldr	r3, [pc, #184]	; (402490 <SystemCoreClockUpdate+0x158>)
  4023d8:	4a2f      	ldr	r2, [pc, #188]	; (402498 <SystemCoreClockUpdate+0x160>)
  4023da:	601a      	str	r2, [r3, #0]

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4023dc:	4b2a      	ldr	r3, [pc, #168]	; (402488 <SystemCoreClockUpdate+0x150>)
  4023de:	6a1b      	ldr	r3, [r3, #32]
  4023e0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4023e4:	2b10      	cmp	r3, #16
  4023e6:	d004      	beq.n	4023f2 <SystemCoreClockUpdate+0xba>
  4023e8:	2b20      	cmp	r3, #32
  4023ea:	d008      	beq.n	4023fe <SystemCoreClockUpdate+0xc6>
  4023ec:	2b00      	cmp	r3, #0
  4023ee:	d00e      	beq.n	40240e <SystemCoreClockUpdate+0xd6>
          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
          break;

          default:
          break;
  4023f0:	e00e      	b.n	402410 <SystemCoreClockUpdate+0xd8>
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;

          case CKGR_MOR_MOSCRCF_8_MHz:
            SystemCoreClock *= 2U;
  4023f2:	4b27      	ldr	r3, [pc, #156]	; (402490 <SystemCoreClockUpdate+0x158>)
  4023f4:	681b      	ldr	r3, [r3, #0]
  4023f6:	005b      	lsls	r3, r3, #1
  4023f8:	4a25      	ldr	r2, [pc, #148]	; (402490 <SystemCoreClockUpdate+0x158>)
  4023fa:	6013      	str	r3, [r2, #0]
          break;
  4023fc:	e008      	b.n	402410 <SystemCoreClockUpdate+0xd8>

          case CKGR_MOR_MOSCRCF_12_MHz:
            SystemCoreClock *= 3U;
  4023fe:	4b24      	ldr	r3, [pc, #144]	; (402490 <SystemCoreClockUpdate+0x158>)
  402400:	681a      	ldr	r2, [r3, #0]
  402402:	4613      	mov	r3, r2
  402404:	005b      	lsls	r3, r3, #1
  402406:	4413      	add	r3, r2
  402408:	4a21      	ldr	r2, [pc, #132]	; (402490 <SystemCoreClockUpdate+0x158>)
  40240a:	6013      	str	r3, [r2, #0]
          break;
  40240c:	e000      	b.n	402410 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
        {
          case CKGR_MOR_MOSCRCF_4_MHz:
          break;
  40240e:	bf00      	nop
          default:
          break;
        }
      }

      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402410:	4b1d      	ldr	r3, [pc, #116]	; (402488 <SystemCoreClockUpdate+0x150>)
  402412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402414:	f003 0303 	and.w	r3, r3, #3
  402418:	2b02      	cmp	r3, #2
  40241a:	d114      	bne.n	402446 <SystemCoreClockUpdate+0x10e>
      {
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40241c:	4b1a      	ldr	r3, [pc, #104]	; (402488 <SystemCoreClockUpdate+0x150>)
  40241e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402420:	4b1e      	ldr	r3, [pc, #120]	; (40249c <SystemCoreClockUpdate+0x164>)
  402422:	4013      	ands	r3, r2
  402424:	0c1b      	lsrs	r3, r3, #16
  402426:	3301      	adds	r3, #1
  402428:	4a19      	ldr	r2, [pc, #100]	; (402490 <SystemCoreClockUpdate+0x158>)
  40242a:	6812      	ldr	r2, [r2, #0]
  40242c:	fb02 f303 	mul.w	r3, r2, r3
  402430:	4a17      	ldr	r2, [pc, #92]	; (402490 <SystemCoreClockUpdate+0x158>)
  402432:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402434:	4b14      	ldr	r3, [pc, #80]	; (402488 <SystemCoreClockUpdate+0x150>)
  402436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402438:	b2db      	uxtb	r3, r3
  40243a:	4a15      	ldr	r2, [pc, #84]	; (402490 <SystemCoreClockUpdate+0x158>)
  40243c:	6812      	ldr	r2, [r2, #0]
  40243e:	fbb2 f3f3 	udiv	r3, r2, r3
  402442:	4a13      	ldr	r2, [pc, #76]	; (402490 <SystemCoreClockUpdate+0x158>)
  402444:	6013      	str	r3, [r2, #0]
      }
    break;
  402446:	bf00      	nop

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402448:	4b0f      	ldr	r3, [pc, #60]	; (402488 <SystemCoreClockUpdate+0x150>)
  40244a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40244c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402450:	2b70      	cmp	r3, #112	; 0x70
  402452:	d108      	bne.n	402466 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  402454:	4b0e      	ldr	r3, [pc, #56]	; (402490 <SystemCoreClockUpdate+0x158>)
  402456:	681b      	ldr	r3, [r3, #0]
  402458:	4a11      	ldr	r2, [pc, #68]	; (4024a0 <SystemCoreClockUpdate+0x168>)
  40245a:	fba2 2303 	umull	r2, r3, r2, r3
  40245e:	085b      	lsrs	r3, r3, #1
  402460:	4a0b      	ldr	r2, [pc, #44]	; (402490 <SystemCoreClockUpdate+0x158>)
  402462:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  402464:	e00a      	b.n	40247c <SystemCoreClockUpdate+0x144>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402466:	4b08      	ldr	r3, [pc, #32]	; (402488 <SystemCoreClockUpdate+0x150>)
  402468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40246a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40246e:	091b      	lsrs	r3, r3, #4
  402470:	4a07      	ldr	r2, [pc, #28]	; (402490 <SystemCoreClockUpdate+0x158>)
  402472:	6812      	ldr	r2, [r2, #0]
  402474:	fa22 f303 	lsr.w	r3, r2, r3
  402478:	4a05      	ldr	r2, [pc, #20]	; (402490 <SystemCoreClockUpdate+0x158>)
  40247a:	6013      	str	r3, [r2, #0]
  }
}
  40247c:	bf00      	nop
  40247e:	46bd      	mov	sp, r7
  402480:	f85d 7b04 	ldr.w	r7, [sp], #4
  402484:	4770      	bx	lr
  402486:	bf00      	nop
  402488:	400e0600 	.word	0x400e0600
  40248c:	400e1810 	.word	0x400e1810
  402490:	20400004 	.word	0x20400004
  402494:	00b71b00 	.word	0x00b71b00
  402498:	003d0900 	.word	0x003d0900
  40249c:	07ff0000 	.word	0x07ff0000
  4024a0:	aaaaaaab 	.word	0xaaaaaaab

004024a4 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  4024a4:	b480      	push	{r7}
  4024a6:	b083      	sub	sp, #12
  4024a8:	af00      	add	r7, sp, #0
  4024aa:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4024ac:	687b      	ldr	r3, [r7, #4]
  4024ae:	4a19      	ldr	r2, [pc, #100]	; (402514 <system_init_flash+0x70>)
  4024b0:	4293      	cmp	r3, r2
  4024b2:	d804      	bhi.n	4024be <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4024b4:	4b18      	ldr	r3, [pc, #96]	; (402518 <system_init_flash+0x74>)
  4024b6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4024ba:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4024bc:	e023      	b.n	402506 <system_init_flash+0x62>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4024be:	687b      	ldr	r3, [r7, #4]
  4024c0:	4a16      	ldr	r2, [pc, #88]	; (40251c <system_init_flash+0x78>)
  4024c2:	4293      	cmp	r3, r2
  4024c4:	d803      	bhi.n	4024ce <system_init_flash+0x2a>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4024c6:	4b14      	ldr	r3, [pc, #80]	; (402518 <system_init_flash+0x74>)
  4024c8:	4a15      	ldr	r2, [pc, #84]	; (402520 <system_init_flash+0x7c>)
  4024ca:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4024cc:	e01b      	b.n	402506 <system_init_flash+0x62>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4024ce:	687b      	ldr	r3, [r7, #4]
  4024d0:	4a14      	ldr	r2, [pc, #80]	; (402524 <system_init_flash+0x80>)
  4024d2:	4293      	cmp	r3, r2
  4024d4:	d803      	bhi.n	4024de <system_init_flash+0x3a>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4024d6:	4b10      	ldr	r3, [pc, #64]	; (402518 <system_init_flash+0x74>)
  4024d8:	4a13      	ldr	r2, [pc, #76]	; (402528 <system_init_flash+0x84>)
  4024da:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4024dc:	e013      	b.n	402506 <system_init_flash+0x62>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4024de:	687b      	ldr	r3, [r7, #4]
  4024e0:	4a12      	ldr	r2, [pc, #72]	; (40252c <system_init_flash+0x88>)
  4024e2:	4293      	cmp	r3, r2
  4024e4:	d803      	bhi.n	4024ee <system_init_flash+0x4a>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4024e6:	4b0c      	ldr	r3, [pc, #48]	; (402518 <system_init_flash+0x74>)
  4024e8:	4a11      	ldr	r2, [pc, #68]	; (402530 <system_init_flash+0x8c>)
  4024ea:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4024ec:	e00b      	b.n	402506 <system_init_flash+0x62>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4024ee:	687b      	ldr	r3, [r7, #4]
  4024f0:	4a10      	ldr	r2, [pc, #64]	; (402534 <system_init_flash+0x90>)
  4024f2:	4293      	cmp	r3, r2
  4024f4:	d804      	bhi.n	402500 <system_init_flash+0x5c>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4024f6:	4b08      	ldr	r3, [pc, #32]	; (402518 <system_init_flash+0x74>)
  4024f8:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4024fc:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4024fe:	e002      	b.n	402506 <system_init_flash+0x62>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402500:	4b05      	ldr	r3, [pc, #20]	; (402518 <system_init_flash+0x74>)
  402502:	4a0d      	ldr	r2, [pc, #52]	; (402538 <system_init_flash+0x94>)
  402504:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402506:	bf00      	nop
  402508:	370c      	adds	r7, #12
  40250a:	46bd      	mov	sp, r7
  40250c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402510:	4770      	bx	lr
  402512:	bf00      	nop
  402514:	01312cff 	.word	0x01312cff
  402518:	400e0c00 	.word	0x400e0c00
  40251c:	026259ff 	.word	0x026259ff
  402520:	04000100 	.word	0x04000100
  402524:	039386ff 	.word	0x039386ff
  402528:	04000200 	.word	0x04000200
  40252c:	04c4b3ff 	.word	0x04c4b3ff
  402530:	04000300 	.word	0x04000300
  402534:	05f5e0ff 	.word	0x05f5e0ff
  402538:	04000500 	.word	0x04000500

0040253c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  40253c:	b480      	push	{r7}
  40253e:	b085      	sub	sp, #20
  402540:	af00      	add	r7, sp, #0
  402542:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402544:	4b10      	ldr	r3, [pc, #64]	; (402588 <_sbrk+0x4c>)
  402546:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402548:	4b10      	ldr	r3, [pc, #64]	; (40258c <_sbrk+0x50>)
  40254a:	681b      	ldr	r3, [r3, #0]
  40254c:	2b00      	cmp	r3, #0
  40254e:	d102      	bne.n	402556 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402550:	4b0e      	ldr	r3, [pc, #56]	; (40258c <_sbrk+0x50>)
  402552:	4a0f      	ldr	r2, [pc, #60]	; (402590 <_sbrk+0x54>)
  402554:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402556:	4b0d      	ldr	r3, [pc, #52]	; (40258c <_sbrk+0x50>)
  402558:	681b      	ldr	r3, [r3, #0]
  40255a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40255c:	68ba      	ldr	r2, [r7, #8]
  40255e:	687b      	ldr	r3, [r7, #4]
  402560:	441a      	add	r2, r3
  402562:	68fb      	ldr	r3, [r7, #12]
  402564:	429a      	cmp	r2, r3
  402566:	dd02      	ble.n	40256e <_sbrk+0x32>
		return (caddr_t) -1;	
  402568:	f04f 33ff 	mov.w	r3, #4294967295
  40256c:	e006      	b.n	40257c <_sbrk+0x40>
	}

	heap += incr;
  40256e:	4b07      	ldr	r3, [pc, #28]	; (40258c <_sbrk+0x50>)
  402570:	681a      	ldr	r2, [r3, #0]
  402572:	687b      	ldr	r3, [r7, #4]
  402574:	4413      	add	r3, r2
  402576:	4a05      	ldr	r2, [pc, #20]	; (40258c <_sbrk+0x50>)
  402578:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40257a:	68bb      	ldr	r3, [r7, #8]
}
  40257c:	4618      	mov	r0, r3
  40257e:	3714      	adds	r7, #20
  402580:	46bd      	mov	sp, r7
  402582:	f85d 7b04 	ldr.w	r7, [sp], #4
  402586:	4770      	bx	lr
  402588:	2045fffc 	.word	0x2045fffc
  40258c:	20400940 	.word	0x20400940
  402590:	20402d30 	.word	0x20402d30

00402594 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  402594:	b480      	push	{r7}
  402596:	b083      	sub	sp, #12
  402598:	af00      	add	r7, sp, #0
  40259a:	6078      	str	r0, [r7, #4]
	return -1;
  40259c:	f04f 33ff 	mov.w	r3, #4294967295
}
  4025a0:	4618      	mov	r0, r3
  4025a2:	370c      	adds	r7, #12
  4025a4:	46bd      	mov	sp, r7
  4025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025aa:	4770      	bx	lr

004025ac <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  4025ac:	b480      	push	{r7}
  4025ae:	b083      	sub	sp, #12
  4025b0:	af00      	add	r7, sp, #0
  4025b2:	6078      	str	r0, [r7, #4]
  4025b4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  4025b6:	683b      	ldr	r3, [r7, #0]
  4025b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4025bc:	605a      	str	r2, [r3, #4]

	return 0;
  4025be:	2300      	movs	r3, #0
}
  4025c0:	4618      	mov	r0, r3
  4025c2:	370c      	adds	r7, #12
  4025c4:	46bd      	mov	sp, r7
  4025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025ca:	4770      	bx	lr

004025cc <_isatty>:

extern int _isatty(int file)
{
  4025cc:	b480      	push	{r7}
  4025ce:	b083      	sub	sp, #12
  4025d0:	af00      	add	r7, sp, #0
  4025d2:	6078      	str	r0, [r7, #4]
	return 1;
  4025d4:	2301      	movs	r3, #1
}
  4025d6:	4618      	mov	r0, r3
  4025d8:	370c      	adds	r7, #12
  4025da:	46bd      	mov	sp, r7
  4025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025e0:	4770      	bx	lr
  4025e2:	bf00      	nop

004025e4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  4025e4:	b480      	push	{r7}
  4025e6:	b085      	sub	sp, #20
  4025e8:	af00      	add	r7, sp, #0
  4025ea:	60f8      	str	r0, [r7, #12]
  4025ec:	60b9      	str	r1, [r7, #8]
  4025ee:	607a      	str	r2, [r7, #4]
	return 0;
  4025f0:	2300      	movs	r3, #0
}
  4025f2:	4618      	mov	r0, r3
  4025f4:	3714      	adds	r7, #20
  4025f6:	46bd      	mov	sp, r7
  4025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025fc:	4770      	bx	lr
  4025fe:	bf00      	nop

00402600 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  402600:	b480      	push	{r7}
  402602:	b083      	sub	sp, #12
  402604:	af00      	add	r7, sp, #0
  402606:	4603      	mov	r3, r0
  402608:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40260a:	4909      	ldr	r1, [pc, #36]	; (402630 <NVIC_EnableIRQ+0x30>)
  40260c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402610:	095b      	lsrs	r3, r3, #5
  402612:	79fa      	ldrb	r2, [r7, #7]
  402614:	f002 021f 	and.w	r2, r2, #31
  402618:	2001      	movs	r0, #1
  40261a:	fa00 f202 	lsl.w	r2, r0, r2
  40261e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402622:	bf00      	nop
  402624:	370c      	adds	r7, #12
  402626:	46bd      	mov	sp, r7
  402628:	f85d 7b04 	ldr.w	r7, [sp], #4
  40262c:	4770      	bx	lr
  40262e:	bf00      	nop
  402630:	e000e100 	.word	0xe000e100

00402634 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  402634:	b480      	push	{r7}
  402636:	b083      	sub	sp, #12
  402638:	af00      	add	r7, sp, #0
  40263a:	4603      	mov	r3, r0
  40263c:	6039      	str	r1, [r7, #0]
  40263e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402640:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402644:	2b00      	cmp	r3, #0
  402646:	da0b      	bge.n	402660 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402648:	490d      	ldr	r1, [pc, #52]	; (402680 <NVIC_SetPriority+0x4c>)
  40264a:	79fb      	ldrb	r3, [r7, #7]
  40264c:	f003 030f 	and.w	r3, r3, #15
  402650:	3b04      	subs	r3, #4
  402652:	683a      	ldr	r2, [r7, #0]
  402654:	b2d2      	uxtb	r2, r2
  402656:	0152      	lsls	r2, r2, #5
  402658:	b2d2      	uxtb	r2, r2
  40265a:	440b      	add	r3, r1
  40265c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  40265e:	e009      	b.n	402674 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402660:	4908      	ldr	r1, [pc, #32]	; (402684 <NVIC_SetPriority+0x50>)
  402662:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402666:	683a      	ldr	r2, [r7, #0]
  402668:	b2d2      	uxtb	r2, r2
  40266a:	0152      	lsls	r2, r2, #5
  40266c:	b2d2      	uxtb	r2, r2
  40266e:	440b      	add	r3, r1
  402670:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402674:	bf00      	nop
  402676:	370c      	adds	r7, #12
  402678:	46bd      	mov	sp, r7
  40267a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40267e:	4770      	bx	lr
  402680:	e000ed00 	.word	0xe000ed00
  402684:	e000e100 	.word	0xe000e100

00402688 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  402688:	b480      	push	{r7}
  40268a:	b083      	sub	sp, #12
  40268c:	af00      	add	r7, sp, #0
  40268e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402690:	687b      	ldr	r3, [r7, #4]
  402692:	2b07      	cmp	r3, #7
  402694:	d825      	bhi.n	4026e2 <osc_get_rate+0x5a>
  402696:	a201      	add	r2, pc, #4	; (adr r2, 40269c <osc_get_rate+0x14>)
  402698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40269c:	004026bd 	.word	0x004026bd
  4026a0:	004026c3 	.word	0x004026c3
  4026a4:	004026c9 	.word	0x004026c9
  4026a8:	004026cf 	.word	0x004026cf
  4026ac:	004026d3 	.word	0x004026d3
  4026b0:	004026d7 	.word	0x004026d7
  4026b4:	004026db 	.word	0x004026db
  4026b8:	004026df 	.word	0x004026df
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4026bc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4026c0:	e010      	b.n	4026e4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4026c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4026c6:	e00d      	b.n	4026e4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4026c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4026cc:	e00a      	b.n	4026e4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4026ce:	4b08      	ldr	r3, [pc, #32]	; (4026f0 <osc_get_rate+0x68>)
  4026d0:	e008      	b.n	4026e4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4026d2:	4b08      	ldr	r3, [pc, #32]	; (4026f4 <osc_get_rate+0x6c>)
  4026d4:	e006      	b.n	4026e4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4026d6:	4b08      	ldr	r3, [pc, #32]	; (4026f8 <osc_get_rate+0x70>)
  4026d8:	e004      	b.n	4026e4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4026da:	4b07      	ldr	r3, [pc, #28]	; (4026f8 <osc_get_rate+0x70>)
  4026dc:	e002      	b.n	4026e4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4026de:	4b06      	ldr	r3, [pc, #24]	; (4026f8 <osc_get_rate+0x70>)
  4026e0:	e000      	b.n	4026e4 <osc_get_rate+0x5c>
	}

	return 0;
  4026e2:	2300      	movs	r3, #0
}
  4026e4:	4618      	mov	r0, r3
  4026e6:	370c      	adds	r7, #12
  4026e8:	46bd      	mov	sp, r7
  4026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026ee:	4770      	bx	lr
  4026f0:	003d0900 	.word	0x003d0900
  4026f4:	007a1200 	.word	0x007a1200
  4026f8:	00b71b00 	.word	0x00b71b00

004026fc <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4026fc:	b580      	push	{r7, lr}
  4026fe:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  402700:	2006      	movs	r0, #6
  402702:	4b05      	ldr	r3, [pc, #20]	; (402718 <sysclk_get_main_hz+0x1c>)
  402704:	4798      	blx	r3
  402706:	4602      	mov	r2, r0
  402708:	4613      	mov	r3, r2
  40270a:	009b      	lsls	r3, r3, #2
  40270c:	4413      	add	r3, r2
  40270e:	009a      	lsls	r2, r3, #2
  402710:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  402712:	4618      	mov	r0, r3
  402714:	bd80      	pop	{r7, pc}
  402716:	bf00      	nop
  402718:	00402689 	.word	0x00402689

0040271c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40271c:	b580      	push	{r7, lr}
  40271e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402720:	4b02      	ldr	r3, [pc, #8]	; (40272c <sysclk_get_cpu_hz+0x10>)
  402722:	4798      	blx	r3
  402724:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402726:	4618      	mov	r0, r3
  402728:	bd80      	pop	{r7, pc}
  40272a:	bf00      	nop
  40272c:	004026fd 	.word	0x004026fd

00402730 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  402730:	b580      	push	{r7, lr}
  402732:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402734:	4b02      	ldr	r3, [pc, #8]	; (402740 <sysclk_get_peripheral_hz+0x10>)
  402736:	4798      	blx	r3
  402738:	4603      	mov	r3, r0
  40273a:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  40273c:	4618      	mov	r0, r3
  40273e:	bd80      	pop	{r7, pc}
  402740:	004026fd 	.word	0x004026fd

00402744 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  402744:	b580      	push	{r7, lr}
  402746:	b082      	sub	sp, #8
  402748:	af00      	add	r7, sp, #0
  40274a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40274c:	6878      	ldr	r0, [r7, #4]
  40274e:	4b03      	ldr	r3, [pc, #12]	; (40275c <sysclk_enable_peripheral_clock+0x18>)
  402750:	4798      	blx	r3
}
  402752:	bf00      	nop
  402754:	3708      	adds	r7, #8
  402756:	46bd      	mov	sp, r7
  402758:	bd80      	pop	{r7, pc}
  40275a:	bf00      	nop
  40275c:	004018d9 	.word	0x004018d9

00402760 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  402760:	b580      	push	{r7, lr}
  402762:	b08c      	sub	sp, #48	; 0x30
  402764:	af00      	add	r7, sp, #0
  402766:	6078      	str	r0, [r7, #4]
  402768:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40276a:	4b49      	ldr	r3, [pc, #292]	; (402890 <usart_serial_init+0x130>)
  40276c:	4798      	blx	r3
  40276e:	4603      	mov	r3, r0
  402770:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  402772:	683b      	ldr	r3, [r7, #0]
  402774:	681b      	ldr	r3, [r3, #0]
  402776:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  402778:	683b      	ldr	r3, [r7, #0]
  40277a:	689b      	ldr	r3, [r3, #8]
  40277c:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40277e:	683b      	ldr	r3, [r7, #0]
  402780:	681b      	ldr	r3, [r3, #0]
  402782:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  402784:	683b      	ldr	r3, [r7, #0]
  402786:	685b      	ldr	r3, [r3, #4]
  402788:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40278a:	683b      	ldr	r3, [r7, #0]
  40278c:	689b      	ldr	r3, [r3, #8]
  40278e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  402790:	683b      	ldr	r3, [r7, #0]
  402792:	68db      	ldr	r3, [r3, #12]
  402794:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402796:	2300      	movs	r3, #0
  402798:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40279a:	687b      	ldr	r3, [r7, #4]
  40279c:	4a3d      	ldr	r2, [pc, #244]	; (402894 <usart_serial_init+0x134>)
  40279e:	4293      	cmp	r3, r2
  4027a0:	d108      	bne.n	4027b4 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4027a2:	2007      	movs	r0, #7
  4027a4:	4b3c      	ldr	r3, [pc, #240]	; (402898 <usart_serial_init+0x138>)
  4027a6:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4027a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4027ac:	4619      	mov	r1, r3
  4027ae:	6878      	ldr	r0, [r7, #4]
  4027b0:	4b3a      	ldr	r3, [pc, #232]	; (40289c <usart_serial_init+0x13c>)
  4027b2:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4027b4:	687b      	ldr	r3, [r7, #4]
  4027b6:	4a3a      	ldr	r2, [pc, #232]	; (4028a0 <usart_serial_init+0x140>)
  4027b8:	4293      	cmp	r3, r2
  4027ba:	d108      	bne.n	4027ce <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4027bc:	2008      	movs	r0, #8
  4027be:	4b36      	ldr	r3, [pc, #216]	; (402898 <usart_serial_init+0x138>)
  4027c0:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4027c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4027c6:	4619      	mov	r1, r3
  4027c8:	6878      	ldr	r0, [r7, #4]
  4027ca:	4b34      	ldr	r3, [pc, #208]	; (40289c <usart_serial_init+0x13c>)
  4027cc:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4027ce:	687b      	ldr	r3, [r7, #4]
  4027d0:	4a34      	ldr	r2, [pc, #208]	; (4028a4 <usart_serial_init+0x144>)
  4027d2:	4293      	cmp	r3, r2
  4027d4:	d108      	bne.n	4027e8 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  4027d6:	202c      	movs	r0, #44	; 0x2c
  4027d8:	4b2f      	ldr	r3, [pc, #188]	; (402898 <usart_serial_init+0x138>)
  4027da:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4027dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4027e0:	4619      	mov	r1, r3
  4027e2:	6878      	ldr	r0, [r7, #4]
  4027e4:	4b2d      	ldr	r3, [pc, #180]	; (40289c <usart_serial_init+0x13c>)
  4027e6:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4027e8:	687b      	ldr	r3, [r7, #4]
  4027ea:	4a2f      	ldr	r2, [pc, #188]	; (4028a8 <usart_serial_init+0x148>)
  4027ec:	4293      	cmp	r3, r2
  4027ee:	d108      	bne.n	402802 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  4027f0:	202d      	movs	r0, #45	; 0x2d
  4027f2:	4b29      	ldr	r3, [pc, #164]	; (402898 <usart_serial_init+0x138>)
  4027f4:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4027f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4027fa:	4619      	mov	r1, r3
  4027fc:	6878      	ldr	r0, [r7, #4]
  4027fe:	4b27      	ldr	r3, [pc, #156]	; (40289c <usart_serial_init+0x13c>)
  402800:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402802:	687b      	ldr	r3, [r7, #4]
  402804:	4a29      	ldr	r2, [pc, #164]	; (4028ac <usart_serial_init+0x14c>)
  402806:	4293      	cmp	r3, r2
  402808:	d111      	bne.n	40282e <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  40280a:	200d      	movs	r0, #13
  40280c:	4b22      	ldr	r3, [pc, #136]	; (402898 <usart_serial_init+0x138>)
  40280e:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  402810:	4b1f      	ldr	r3, [pc, #124]	; (402890 <usart_serial_init+0x130>)
  402812:	4798      	blx	r3
  402814:	4602      	mov	r2, r0
  402816:	f107 030c 	add.w	r3, r7, #12
  40281a:	4619      	mov	r1, r3
  40281c:	6878      	ldr	r0, [r7, #4]
  40281e:	4b24      	ldr	r3, [pc, #144]	; (4028b0 <usart_serial_init+0x150>)
  402820:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  402822:	6878      	ldr	r0, [r7, #4]
  402824:	4b23      	ldr	r3, [pc, #140]	; (4028b4 <usart_serial_init+0x154>)
  402826:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402828:	6878      	ldr	r0, [r7, #4]
  40282a:	4b23      	ldr	r3, [pc, #140]	; (4028b8 <usart_serial_init+0x158>)
  40282c:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40282e:	687b      	ldr	r3, [r7, #4]
  402830:	4a22      	ldr	r2, [pc, #136]	; (4028bc <usart_serial_init+0x15c>)
  402832:	4293      	cmp	r3, r2
  402834:	d111      	bne.n	40285a <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  402836:	200e      	movs	r0, #14
  402838:	4b17      	ldr	r3, [pc, #92]	; (402898 <usart_serial_init+0x138>)
  40283a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40283c:	4b14      	ldr	r3, [pc, #80]	; (402890 <usart_serial_init+0x130>)
  40283e:	4798      	blx	r3
  402840:	4602      	mov	r2, r0
  402842:	f107 030c 	add.w	r3, r7, #12
  402846:	4619      	mov	r1, r3
  402848:	6878      	ldr	r0, [r7, #4]
  40284a:	4b19      	ldr	r3, [pc, #100]	; (4028b0 <usart_serial_init+0x150>)
  40284c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40284e:	6878      	ldr	r0, [r7, #4]
  402850:	4b18      	ldr	r3, [pc, #96]	; (4028b4 <usart_serial_init+0x154>)
  402852:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402854:	6878      	ldr	r0, [r7, #4]
  402856:	4b18      	ldr	r3, [pc, #96]	; (4028b8 <usart_serial_init+0x158>)
  402858:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40285a:	687b      	ldr	r3, [r7, #4]
  40285c:	4a18      	ldr	r2, [pc, #96]	; (4028c0 <usart_serial_init+0x160>)
  40285e:	4293      	cmp	r3, r2
  402860:	d111      	bne.n	402886 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  402862:	200f      	movs	r0, #15
  402864:	4b0c      	ldr	r3, [pc, #48]	; (402898 <usart_serial_init+0x138>)
  402866:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  402868:	4b09      	ldr	r3, [pc, #36]	; (402890 <usart_serial_init+0x130>)
  40286a:	4798      	blx	r3
  40286c:	4602      	mov	r2, r0
  40286e:	f107 030c 	add.w	r3, r7, #12
  402872:	4619      	mov	r1, r3
  402874:	6878      	ldr	r0, [r7, #4]
  402876:	4b0e      	ldr	r3, [pc, #56]	; (4028b0 <usart_serial_init+0x150>)
  402878:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40287a:	6878      	ldr	r0, [r7, #4]
  40287c:	4b0d      	ldr	r3, [pc, #52]	; (4028b4 <usart_serial_init+0x154>)
  40287e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402880:	6878      	ldr	r0, [r7, #4]
  402882:	4b0d      	ldr	r3, [pc, #52]	; (4028b8 <usart_serial_init+0x158>)
  402884:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  402886:	bf00      	nop
  402888:	3730      	adds	r7, #48	; 0x30
  40288a:	46bd      	mov	sp, r7
  40288c:	bd80      	pop	{r7, pc}
  40288e:	bf00      	nop
  402890:	00402731 	.word	0x00402731
  402894:	400e0800 	.word	0x400e0800
  402898:	00402745 	.word	0x00402745
  40289c:	00401e69 	.word	0x00401e69
  4028a0:	400e0a00 	.word	0x400e0a00
  4028a4:	400e1a00 	.word	0x400e1a00
  4028a8:	400e1c00 	.word	0x400e1c00
  4028ac:	40024000 	.word	0x40024000
  4028b0:	0040202d 	.word	0x0040202d
  4028b4:	004020b1 	.word	0x004020b1
  4028b8:	004020e9 	.word	0x004020e9
  4028bc:	40028000 	.word	0x40028000
  4028c0:	4002c000 	.word	0x4002c000

004028c4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4028c4:	b580      	push	{r7, lr}
  4028c6:	b082      	sub	sp, #8
  4028c8:	af00      	add	r7, sp, #0
  4028ca:	6078      	str	r0, [r7, #4]
  4028cc:	460b      	mov	r3, r1
  4028ce:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4028d0:	687b      	ldr	r3, [r7, #4]
  4028d2:	4a36      	ldr	r2, [pc, #216]	; (4029ac <usart_serial_putchar+0xe8>)
  4028d4:	4293      	cmp	r3, r2
  4028d6:	d10a      	bne.n	4028ee <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4028d8:	bf00      	nop
  4028da:	78fb      	ldrb	r3, [r7, #3]
  4028dc:	4619      	mov	r1, r3
  4028de:	6878      	ldr	r0, [r7, #4]
  4028e0:	4b33      	ldr	r3, [pc, #204]	; (4029b0 <usart_serial_putchar+0xec>)
  4028e2:	4798      	blx	r3
  4028e4:	4603      	mov	r3, r0
  4028e6:	2b00      	cmp	r3, #0
  4028e8:	d1f7      	bne.n	4028da <usart_serial_putchar+0x16>
		return 1;
  4028ea:	2301      	movs	r3, #1
  4028ec:	e05a      	b.n	4029a4 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4028ee:	687b      	ldr	r3, [r7, #4]
  4028f0:	4a30      	ldr	r2, [pc, #192]	; (4029b4 <usart_serial_putchar+0xf0>)
  4028f2:	4293      	cmp	r3, r2
  4028f4:	d10a      	bne.n	40290c <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4028f6:	bf00      	nop
  4028f8:	78fb      	ldrb	r3, [r7, #3]
  4028fa:	4619      	mov	r1, r3
  4028fc:	6878      	ldr	r0, [r7, #4]
  4028fe:	4b2c      	ldr	r3, [pc, #176]	; (4029b0 <usart_serial_putchar+0xec>)
  402900:	4798      	blx	r3
  402902:	4603      	mov	r3, r0
  402904:	2b00      	cmp	r3, #0
  402906:	d1f7      	bne.n	4028f8 <usart_serial_putchar+0x34>
		return 1;
  402908:	2301      	movs	r3, #1
  40290a:	e04b      	b.n	4029a4 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  40290c:	687b      	ldr	r3, [r7, #4]
  40290e:	4a2a      	ldr	r2, [pc, #168]	; (4029b8 <usart_serial_putchar+0xf4>)
  402910:	4293      	cmp	r3, r2
  402912:	d10a      	bne.n	40292a <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  402914:	bf00      	nop
  402916:	78fb      	ldrb	r3, [r7, #3]
  402918:	4619      	mov	r1, r3
  40291a:	6878      	ldr	r0, [r7, #4]
  40291c:	4b24      	ldr	r3, [pc, #144]	; (4029b0 <usart_serial_putchar+0xec>)
  40291e:	4798      	blx	r3
  402920:	4603      	mov	r3, r0
  402922:	2b00      	cmp	r3, #0
  402924:	d1f7      	bne.n	402916 <usart_serial_putchar+0x52>
		return 1;
  402926:	2301      	movs	r3, #1
  402928:	e03c      	b.n	4029a4 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40292a:	687b      	ldr	r3, [r7, #4]
  40292c:	4a23      	ldr	r2, [pc, #140]	; (4029bc <usart_serial_putchar+0xf8>)
  40292e:	4293      	cmp	r3, r2
  402930:	d10a      	bne.n	402948 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  402932:	bf00      	nop
  402934:	78fb      	ldrb	r3, [r7, #3]
  402936:	4619      	mov	r1, r3
  402938:	6878      	ldr	r0, [r7, #4]
  40293a:	4b1d      	ldr	r3, [pc, #116]	; (4029b0 <usart_serial_putchar+0xec>)
  40293c:	4798      	blx	r3
  40293e:	4603      	mov	r3, r0
  402940:	2b00      	cmp	r3, #0
  402942:	d1f7      	bne.n	402934 <usart_serial_putchar+0x70>
		return 1;
  402944:	2301      	movs	r3, #1
  402946:	e02d      	b.n	4029a4 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402948:	687b      	ldr	r3, [r7, #4]
  40294a:	4a1d      	ldr	r2, [pc, #116]	; (4029c0 <usart_serial_putchar+0xfc>)
  40294c:	4293      	cmp	r3, r2
  40294e:	d10a      	bne.n	402966 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  402950:	bf00      	nop
  402952:	78fb      	ldrb	r3, [r7, #3]
  402954:	4619      	mov	r1, r3
  402956:	6878      	ldr	r0, [r7, #4]
  402958:	4b1a      	ldr	r3, [pc, #104]	; (4029c4 <usart_serial_putchar+0x100>)
  40295a:	4798      	blx	r3
  40295c:	4603      	mov	r3, r0
  40295e:	2b00      	cmp	r3, #0
  402960:	d1f7      	bne.n	402952 <usart_serial_putchar+0x8e>
		return 1;
  402962:	2301      	movs	r3, #1
  402964:	e01e      	b.n	4029a4 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402966:	687b      	ldr	r3, [r7, #4]
  402968:	4a17      	ldr	r2, [pc, #92]	; (4029c8 <usart_serial_putchar+0x104>)
  40296a:	4293      	cmp	r3, r2
  40296c:	d10a      	bne.n	402984 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40296e:	bf00      	nop
  402970:	78fb      	ldrb	r3, [r7, #3]
  402972:	4619      	mov	r1, r3
  402974:	6878      	ldr	r0, [r7, #4]
  402976:	4b13      	ldr	r3, [pc, #76]	; (4029c4 <usart_serial_putchar+0x100>)
  402978:	4798      	blx	r3
  40297a:	4603      	mov	r3, r0
  40297c:	2b00      	cmp	r3, #0
  40297e:	d1f7      	bne.n	402970 <usart_serial_putchar+0xac>
		return 1;
  402980:	2301      	movs	r3, #1
  402982:	e00f      	b.n	4029a4 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402984:	687b      	ldr	r3, [r7, #4]
  402986:	4a11      	ldr	r2, [pc, #68]	; (4029cc <usart_serial_putchar+0x108>)
  402988:	4293      	cmp	r3, r2
  40298a:	d10a      	bne.n	4029a2 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  40298c:	bf00      	nop
  40298e:	78fb      	ldrb	r3, [r7, #3]
  402990:	4619      	mov	r1, r3
  402992:	6878      	ldr	r0, [r7, #4]
  402994:	4b0b      	ldr	r3, [pc, #44]	; (4029c4 <usart_serial_putchar+0x100>)
  402996:	4798      	blx	r3
  402998:	4603      	mov	r3, r0
  40299a:	2b00      	cmp	r3, #0
  40299c:	d1f7      	bne.n	40298e <usart_serial_putchar+0xca>
		return 1;
  40299e:	2301      	movs	r3, #1
  4029a0:	e000      	b.n	4029a4 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4029a2:	2300      	movs	r3, #0
}
  4029a4:	4618      	mov	r0, r3
  4029a6:	3708      	adds	r7, #8
  4029a8:	46bd      	mov	sp, r7
  4029aa:	bd80      	pop	{r7, pc}
  4029ac:	400e0800 	.word	0x400e0800
  4029b0:	00401ee9 	.word	0x00401ee9
  4029b4:	400e0a00 	.word	0x400e0a00
  4029b8:	400e1a00 	.word	0x400e1a00
  4029bc:	400e1c00 	.word	0x400e1c00
  4029c0:	40024000 	.word	0x40024000
  4029c4:	00402171 	.word	0x00402171
  4029c8:	40028000 	.word	0x40028000
  4029cc:	4002c000 	.word	0x4002c000

004029d0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4029d0:	b580      	push	{r7, lr}
  4029d2:	b084      	sub	sp, #16
  4029d4:	af00      	add	r7, sp, #0
  4029d6:	6078      	str	r0, [r7, #4]
  4029d8:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4029da:	2300      	movs	r3, #0
  4029dc:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4029de:	687b      	ldr	r3, [r7, #4]
  4029e0:	4a34      	ldr	r2, [pc, #208]	; (402ab4 <usart_serial_getchar+0xe4>)
  4029e2:	4293      	cmp	r3, r2
  4029e4:	d107      	bne.n	4029f6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4029e6:	bf00      	nop
  4029e8:	6839      	ldr	r1, [r7, #0]
  4029ea:	6878      	ldr	r0, [r7, #4]
  4029ec:	4b32      	ldr	r3, [pc, #200]	; (402ab8 <usart_serial_getchar+0xe8>)
  4029ee:	4798      	blx	r3
  4029f0:	4603      	mov	r3, r0
  4029f2:	2b00      	cmp	r3, #0
  4029f4:	d1f8      	bne.n	4029e8 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4029f6:	687b      	ldr	r3, [r7, #4]
  4029f8:	4a30      	ldr	r2, [pc, #192]	; (402abc <usart_serial_getchar+0xec>)
  4029fa:	4293      	cmp	r3, r2
  4029fc:	d107      	bne.n	402a0e <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4029fe:	bf00      	nop
  402a00:	6839      	ldr	r1, [r7, #0]
  402a02:	6878      	ldr	r0, [r7, #4]
  402a04:	4b2c      	ldr	r3, [pc, #176]	; (402ab8 <usart_serial_getchar+0xe8>)
  402a06:	4798      	blx	r3
  402a08:	4603      	mov	r3, r0
  402a0a:	2b00      	cmp	r3, #0
  402a0c:	d1f8      	bne.n	402a00 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  402a0e:	687b      	ldr	r3, [r7, #4]
  402a10:	4a2b      	ldr	r2, [pc, #172]	; (402ac0 <usart_serial_getchar+0xf0>)
  402a12:	4293      	cmp	r3, r2
  402a14:	d107      	bne.n	402a26 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  402a16:	bf00      	nop
  402a18:	6839      	ldr	r1, [r7, #0]
  402a1a:	6878      	ldr	r0, [r7, #4]
  402a1c:	4b26      	ldr	r3, [pc, #152]	; (402ab8 <usart_serial_getchar+0xe8>)
  402a1e:	4798      	blx	r3
  402a20:	4603      	mov	r3, r0
  402a22:	2b00      	cmp	r3, #0
  402a24:	d1f8      	bne.n	402a18 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  402a26:	687b      	ldr	r3, [r7, #4]
  402a28:	4a26      	ldr	r2, [pc, #152]	; (402ac4 <usart_serial_getchar+0xf4>)
  402a2a:	4293      	cmp	r3, r2
  402a2c:	d107      	bne.n	402a3e <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  402a2e:	bf00      	nop
  402a30:	6839      	ldr	r1, [r7, #0]
  402a32:	6878      	ldr	r0, [r7, #4]
  402a34:	4b20      	ldr	r3, [pc, #128]	; (402ab8 <usart_serial_getchar+0xe8>)
  402a36:	4798      	blx	r3
  402a38:	4603      	mov	r3, r0
  402a3a:	2b00      	cmp	r3, #0
  402a3c:	d1f8      	bne.n	402a30 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402a3e:	687b      	ldr	r3, [r7, #4]
  402a40:	4a21      	ldr	r2, [pc, #132]	; (402ac8 <usart_serial_getchar+0xf8>)
  402a42:	4293      	cmp	r3, r2
  402a44:	d10d      	bne.n	402a62 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  402a46:	bf00      	nop
  402a48:	f107 030c 	add.w	r3, r7, #12
  402a4c:	4619      	mov	r1, r3
  402a4e:	6878      	ldr	r0, [r7, #4]
  402a50:	4b1e      	ldr	r3, [pc, #120]	; (402acc <usart_serial_getchar+0xfc>)
  402a52:	4798      	blx	r3
  402a54:	4603      	mov	r3, r0
  402a56:	2b00      	cmp	r3, #0
  402a58:	d1f6      	bne.n	402a48 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  402a5a:	68fb      	ldr	r3, [r7, #12]
  402a5c:	b2da      	uxtb	r2, r3
  402a5e:	683b      	ldr	r3, [r7, #0]
  402a60:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402a62:	687b      	ldr	r3, [r7, #4]
  402a64:	4a1a      	ldr	r2, [pc, #104]	; (402ad0 <usart_serial_getchar+0x100>)
  402a66:	4293      	cmp	r3, r2
  402a68:	d10d      	bne.n	402a86 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  402a6a:	bf00      	nop
  402a6c:	f107 030c 	add.w	r3, r7, #12
  402a70:	4619      	mov	r1, r3
  402a72:	6878      	ldr	r0, [r7, #4]
  402a74:	4b15      	ldr	r3, [pc, #84]	; (402acc <usart_serial_getchar+0xfc>)
  402a76:	4798      	blx	r3
  402a78:	4603      	mov	r3, r0
  402a7a:	2b00      	cmp	r3, #0
  402a7c:	d1f6      	bne.n	402a6c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  402a7e:	68fb      	ldr	r3, [r7, #12]
  402a80:	b2da      	uxtb	r2, r3
  402a82:	683b      	ldr	r3, [r7, #0]
  402a84:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  402a86:	687b      	ldr	r3, [r7, #4]
  402a88:	4a12      	ldr	r2, [pc, #72]	; (402ad4 <usart_serial_getchar+0x104>)
  402a8a:	4293      	cmp	r3, r2
  402a8c:	d10d      	bne.n	402aaa <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  402a8e:	bf00      	nop
  402a90:	f107 030c 	add.w	r3, r7, #12
  402a94:	4619      	mov	r1, r3
  402a96:	6878      	ldr	r0, [r7, #4]
  402a98:	4b0c      	ldr	r3, [pc, #48]	; (402acc <usart_serial_getchar+0xfc>)
  402a9a:	4798      	blx	r3
  402a9c:	4603      	mov	r3, r0
  402a9e:	2b00      	cmp	r3, #0
  402aa0:	d1f6      	bne.n	402a90 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  402aa2:	68fb      	ldr	r3, [r7, #12]
  402aa4:	b2da      	uxtb	r2, r3
  402aa6:	683b      	ldr	r3, [r7, #0]
  402aa8:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  402aaa:	bf00      	nop
  402aac:	3710      	adds	r7, #16
  402aae:	46bd      	mov	sp, r7
  402ab0:	bd80      	pop	{r7, pc}
  402ab2:	bf00      	nop
  402ab4:	400e0800 	.word	0x400e0800
  402ab8:	00401f19 	.word	0x00401f19
  402abc:	400e0a00 	.word	0x400e0a00
  402ac0:	400e1a00 	.word	0x400e1a00
  402ac4:	400e1c00 	.word	0x400e1c00
  402ac8:	40024000 	.word	0x40024000
  402acc:	004021a5 	.word	0x004021a5
  402ad0:	40028000 	.word	0x40028000
  402ad4:	4002c000 	.word	0x4002c000

00402ad8 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  402ad8:	b580      	push	{r7, lr}
  402ada:	b082      	sub	sp, #8
  402adc:	af00      	add	r7, sp, #0
  402ade:	6078      	str	r0, [r7, #4]
  402ae0:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  402ae2:	4a0f      	ldr	r2, [pc, #60]	; (402b20 <stdio_serial_init+0x48>)
  402ae4:	687b      	ldr	r3, [r7, #4]
  402ae6:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402ae8:	4b0e      	ldr	r3, [pc, #56]	; (402b24 <stdio_serial_init+0x4c>)
  402aea:	4a0f      	ldr	r2, [pc, #60]	; (402b28 <stdio_serial_init+0x50>)
  402aec:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402aee:	4b0f      	ldr	r3, [pc, #60]	; (402b2c <stdio_serial_init+0x54>)
  402af0:	4a0f      	ldr	r2, [pc, #60]	; (402b30 <stdio_serial_init+0x58>)
  402af2:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  402af4:	6839      	ldr	r1, [r7, #0]
  402af6:	6878      	ldr	r0, [r7, #4]
  402af8:	4b0e      	ldr	r3, [pc, #56]	; (402b34 <stdio_serial_init+0x5c>)
  402afa:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402afc:	4b0e      	ldr	r3, [pc, #56]	; (402b38 <stdio_serial_init+0x60>)
  402afe:	681b      	ldr	r3, [r3, #0]
  402b00:	689b      	ldr	r3, [r3, #8]
  402b02:	2100      	movs	r1, #0
  402b04:	4618      	mov	r0, r3
  402b06:	4b0d      	ldr	r3, [pc, #52]	; (402b3c <stdio_serial_init+0x64>)
  402b08:	4798      	blx	r3
	setbuf(stdin, NULL);
  402b0a:	4b0b      	ldr	r3, [pc, #44]	; (402b38 <stdio_serial_init+0x60>)
  402b0c:	681b      	ldr	r3, [r3, #0]
  402b0e:	685b      	ldr	r3, [r3, #4]
  402b10:	2100      	movs	r1, #0
  402b12:	4618      	mov	r0, r3
  402b14:	4b09      	ldr	r3, [pc, #36]	; (402b3c <stdio_serial_init+0x64>)
  402b16:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  402b18:	bf00      	nop
  402b1a:	3708      	adds	r7, #8
  402b1c:	46bd      	mov	sp, r7
  402b1e:	bd80      	pop	{r7, pc}
  402b20:	20400a3c 	.word	0x20400a3c
  402b24:	20400a38 	.word	0x20400a38
  402b28:	004028c5 	.word	0x004028c5
  402b2c:	20400a34 	.word	0x20400a34
  402b30:	004029d1 	.word	0x004029d1
  402b34:	00402761 	.word	0x00402761
  402b38:	20400438 	.word	0x20400438
  402b3c:	00404055 	.word	0x00404055

00402b40 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  402b40:	b580      	push	{r7, lr}
  402b42:	b082      	sub	sp, #8
  402b44:	af00      	add	r7, sp, #0
  402b46:	6078      	str	r0, [r7, #4]
  402b48:	6039      	str	r1, [r7, #0]
	pin_toggle(PIOD, (1<<28));
  402b4a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402b4e:	4806      	ldr	r0, [pc, #24]	; (402b68 <Button1_Handler+0x28>)
  402b50:	4b06      	ldr	r3, [pc, #24]	; (402b6c <Button1_Handler+0x2c>)
  402b52:	4798      	blx	r3
	pin_toggle(LED_PIO, LED_PIN_MASK);
  402b54:	f44f 7180 	mov.w	r1, #256	; 0x100
  402b58:	4805      	ldr	r0, [pc, #20]	; (402b70 <Button1_Handler+0x30>)
  402b5a:	4b04      	ldr	r3, [pc, #16]	; (402b6c <Button1_Handler+0x2c>)
  402b5c:	4798      	blx	r3
}
  402b5e:	bf00      	nop
  402b60:	3708      	adds	r7, #8
  402b62:	46bd      	mov	sp, r7
  402b64:	bd80      	pop	{r7, pc}
  402b66:	bf00      	nop
  402b68:	400e1400 	.word	0x400e1400
  402b6c:	00402ee9 	.word	0x00402ee9
  402b70:	400e1200 	.word	0x400e1200

00402b74 <USART1_Handler>:

void USART1_Handler(void){
  402b74:	b580      	push	{r7, lr}
  402b76:	b082      	sub	sp, #8
  402b78:	af00      	add	r7, sp, #0
	uint32_t ret = usart_get_status(USART_COM);
  402b7a:	4808      	ldr	r0, [pc, #32]	; (402b9c <USART1_Handler+0x28>)
  402b7c:	4b08      	ldr	r3, [pc, #32]	; (402ba0 <USART1_Handler+0x2c>)
  402b7e:	4798      	blx	r3
  402b80:	6078      	str	r0, [r7, #4]

	// Verifica por qual motivo entrou na interrupcao
	if(ret & US_IER_RXRDY){                     // Dado disponvel para leitura
  402b82:	687b      	ldr	r3, [r7, #4]
  402b84:	f003 0301 	and.w	r3, r3, #1
  402b88:	2b00      	cmp	r3, #0
  402b8a:	d002      	beq.n	402b92 <USART1_Handler+0x1e>
		usart_getString(bufferRX);
  402b8c:	4805      	ldr	r0, [pc, #20]	; (402ba4 <USART1_Handler+0x30>)
  402b8e:	4b06      	ldr	r3, [pc, #24]	; (402ba8 <USART1_Handler+0x34>)
  402b90:	4798      	blx	r3
		} else if(ret & US_IER_TXRDY){              // Transmisso finalizada
	}
}
  402b92:	bf00      	nop
  402b94:	3708      	adds	r7, #8
  402b96:	46bd      	mov	sp, r7
  402b98:	bd80      	pop	{r7, pc}
  402b9a:	bf00      	nop
  402b9c:	40028000 	.word	0x40028000
  402ba0:	00402121 	.word	0x00402121
  402ba4:	20400a58 	.word	0x20400a58
  402ba8:	00400559 	.word	0x00400559

00402bac <TC1_Handler>:

void TC1_Handler(void){
  402bac:	b590      	push	{r4, r7, lr}
  402bae:	b0b5      	sub	sp, #212	; 0xd4
  402bb0:	af00      	add	r7, sp, #0
	// Le valor do acc X High e Low
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &accXHigh, 1);
  402bb2:	2301      	movs	r3, #1
  402bb4:	4aa9      	ldr	r2, [pc, #676]	; (402e5c <TC1_Handler+0x2b0>)
  402bb6:	213b      	movs	r1, #59	; 0x3b
  402bb8:	2068      	movs	r0, #104	; 0x68
  402bba:	4ca9      	ldr	r4, [pc, #676]	; (402e60 <TC1_Handler+0x2b4>)
  402bbc:	47a0      	blx	r4
  402bbe:	4603      	mov	r3, r0
  402bc0:	b2da      	uxtb	r2, r3
  402bc2:	4ba8      	ldr	r3, [pc, #672]	; (402e64 <TC1_Handler+0x2b8>)
  402bc4:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_L, &accXLow,  1);
  402bc6:	2301      	movs	r3, #1
  402bc8:	4aa7      	ldr	r2, [pc, #668]	; (402e68 <TC1_Handler+0x2bc>)
  402bca:	213c      	movs	r1, #60	; 0x3c
  402bcc:	2068      	movs	r0, #104	; 0x68
  402bce:	4ca4      	ldr	r4, [pc, #656]	; (402e60 <TC1_Handler+0x2b4>)
  402bd0:	47a0      	blx	r4
  402bd2:	4603      	mov	r3, r0
  402bd4:	b2da      	uxtb	r2, r3
  402bd6:	4ba3      	ldr	r3, [pc, #652]	; (402e64 <TC1_Handler+0x2b8>)
  402bd8:	701a      	strb	r2, [r3, #0]
		
	// Le valor do acc y High e  Low
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_YOUT_H, &accYHigh, 1);
  402bda:	2301      	movs	r3, #1
  402bdc:	4aa3      	ldr	r2, [pc, #652]	; (402e6c <TC1_Handler+0x2c0>)
  402bde:	213d      	movs	r1, #61	; 0x3d
  402be0:	2068      	movs	r0, #104	; 0x68
  402be2:	4c9f      	ldr	r4, [pc, #636]	; (402e60 <TC1_Handler+0x2b4>)
  402be4:	47a0      	blx	r4
  402be6:	4603      	mov	r3, r0
  402be8:	b2da      	uxtb	r2, r3
  402bea:	4b9e      	ldr	r3, [pc, #632]	; (402e64 <TC1_Handler+0x2b8>)
  402bec:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &accYLow,  1);
  402bee:	2301      	movs	r3, #1
  402bf0:	4a9f      	ldr	r2, [pc, #636]	; (402e70 <TC1_Handler+0x2c4>)
  402bf2:	2140      	movs	r1, #64	; 0x40
  402bf4:	2068      	movs	r0, #104	; 0x68
  402bf6:	4c9a      	ldr	r4, [pc, #616]	; (402e60 <TC1_Handler+0x2b4>)
  402bf8:	47a0      	blx	r4
  402bfa:	4603      	mov	r3, r0
  402bfc:	b2da      	uxtb	r2, r3
  402bfe:	4b99      	ldr	r3, [pc, #612]	; (402e64 <TC1_Handler+0x2b8>)
  402c00:	701a      	strb	r2, [r3, #0]
		
	// Le valor do acc z HIGH e Low
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_H, &accZHigh, 1);
  402c02:	2301      	movs	r3, #1
  402c04:	4a9b      	ldr	r2, [pc, #620]	; (402e74 <TC1_Handler+0x2c8>)
  402c06:	213f      	movs	r1, #63	; 0x3f
  402c08:	2068      	movs	r0, #104	; 0x68
  402c0a:	4c95      	ldr	r4, [pc, #596]	; (402e60 <TC1_Handler+0x2b4>)
  402c0c:	47a0      	blx	r4
  402c0e:	4603      	mov	r3, r0
  402c10:	b2da      	uxtb	r2, r3
  402c12:	4b94      	ldr	r3, [pc, #592]	; (402e64 <TC1_Handler+0x2b8>)
  402c14:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &accZLow,  1);
  402c16:	2301      	movs	r3, #1
  402c18:	4a97      	ldr	r2, [pc, #604]	; (402e78 <TC1_Handler+0x2cc>)
  402c1a:	2140      	movs	r1, #64	; 0x40
  402c1c:	2068      	movs	r0, #104	; 0x68
  402c1e:	4c90      	ldr	r4, [pc, #576]	; (402e60 <TC1_Handler+0x2b4>)
  402c20:	47a0      	blx	r4
  402c22:	4603      	mov	r3, r0
  402c24:	b2da      	uxtb	r2, r3
  402c26:	4b8f      	ldr	r3, [pc, #572]	; (402e64 <TC1_Handler+0x2b8>)
  402c28:	701a      	strb	r2, [r3, #0]
		
	// Dados so do tipo complemento de dois
	accX = (accXHigh << 8) | (accXLow << 0);
  402c2a:	4b8c      	ldr	r3, [pc, #560]	; (402e5c <TC1_Handler+0x2b0>)
  402c2c:	781b      	ldrb	r3, [r3, #0]
  402c2e:	b2db      	uxtb	r3, r3
  402c30:	021b      	lsls	r3, r3, #8
  402c32:	b21a      	sxth	r2, r3
  402c34:	4b8c      	ldr	r3, [pc, #560]	; (402e68 <TC1_Handler+0x2bc>)
  402c36:	781b      	ldrb	r3, [r3, #0]
  402c38:	b2db      	uxtb	r3, r3
  402c3a:	b21b      	sxth	r3, r3
  402c3c:	4313      	orrs	r3, r2
  402c3e:	b21a      	sxth	r2, r3
  402c40:	4b8e      	ldr	r3, [pc, #568]	; (402e7c <TC1_Handler+0x2d0>)
  402c42:	801a      	strh	r2, [r3, #0]
	accY = (accYHigh << 8) | (accYLow << 0);
  402c44:	4b89      	ldr	r3, [pc, #548]	; (402e6c <TC1_Handler+0x2c0>)
  402c46:	781b      	ldrb	r3, [r3, #0]
  402c48:	b2db      	uxtb	r3, r3
  402c4a:	021b      	lsls	r3, r3, #8
  402c4c:	b21a      	sxth	r2, r3
  402c4e:	4b88      	ldr	r3, [pc, #544]	; (402e70 <TC1_Handler+0x2c4>)
  402c50:	781b      	ldrb	r3, [r3, #0]
  402c52:	b2db      	uxtb	r3, r3
  402c54:	b21b      	sxth	r3, r3
  402c56:	4313      	orrs	r3, r2
  402c58:	b21a      	sxth	r2, r3
  402c5a:	4b89      	ldr	r3, [pc, #548]	; (402e80 <TC1_Handler+0x2d4>)
  402c5c:	801a      	strh	r2, [r3, #0]
	accZ = (accZHigh << 8) | (accZLow << 0);
  402c5e:	4b85      	ldr	r3, [pc, #532]	; (402e74 <TC1_Handler+0x2c8>)
  402c60:	781b      	ldrb	r3, [r3, #0]
  402c62:	b2db      	uxtb	r3, r3
  402c64:	021b      	lsls	r3, r3, #8
  402c66:	b21a      	sxth	r2, r3
  402c68:	4b83      	ldr	r3, [pc, #524]	; (402e78 <TC1_Handler+0x2cc>)
  402c6a:	781b      	ldrb	r3, [r3, #0]
  402c6c:	b2db      	uxtb	r3, r3
  402c6e:	b21b      	sxth	r3, r3
  402c70:	4313      	orrs	r3, r2
  402c72:	b21a      	sxth	r2, r3
  402c74:	4b83      	ldr	r3, [pc, #524]	; (402e84 <TC1_Handler+0x2d8>)
  402c76:	801a      	strh	r2, [r3, #0]
	

	new_accX = (((float) (accX * accX)) * 0.000061f);
  402c78:	4b80      	ldr	r3, [pc, #512]	; (402e7c <TC1_Handler+0x2d0>)
  402c7a:	f9b3 3000 	ldrsh.w	r3, [r3]
  402c7e:	461a      	mov	r2, r3
  402c80:	4b7e      	ldr	r3, [pc, #504]	; (402e7c <TC1_Handler+0x2d0>)
  402c82:	f9b3 3000 	ldrsh.w	r3, [r3]
  402c86:	fb03 f302 	mul.w	r3, r3, r2
  402c8a:	ee07 3a90 	vmov	s15, r3
  402c8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  402c92:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 402e88 <TC1_Handler+0x2dc>
  402c96:	ee67 7a87 	vmul.f32	s15, s15, s14
  402c9a:	4b7c      	ldr	r3, [pc, #496]	; (402e8c <TC1_Handler+0x2e0>)
  402c9c:	edc3 7a00 	vstr	s15, [r3]
	new_accY = (((float) (accY*accY)) * 0.000061f);
  402ca0:	4b77      	ldr	r3, [pc, #476]	; (402e80 <TC1_Handler+0x2d4>)
  402ca2:	f9b3 3000 	ldrsh.w	r3, [r3]
  402ca6:	461a      	mov	r2, r3
  402ca8:	4b75      	ldr	r3, [pc, #468]	; (402e80 <TC1_Handler+0x2d4>)
  402caa:	f9b3 3000 	ldrsh.w	r3, [r3]
  402cae:	fb03 f302 	mul.w	r3, r3, r2
  402cb2:	ee07 3a90 	vmov	s15, r3
  402cb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  402cba:	ed9f 7a73 	vldr	s14, [pc, #460]	; 402e88 <TC1_Handler+0x2dc>
  402cbe:	ee67 7a87 	vmul.f32	s15, s15, s14
  402cc2:	4b73      	ldr	r3, [pc, #460]	; (402e90 <TC1_Handler+0x2e4>)
  402cc4:	edc3 7a00 	vstr	s15, [r3]
	new_accZ = (((float) (accZ*accZ)) * 0.000061f);
  402cc8:	4b6e      	ldr	r3, [pc, #440]	; (402e84 <TC1_Handler+0x2d8>)
  402cca:	f9b3 3000 	ldrsh.w	r3, [r3]
  402cce:	461a      	mov	r2, r3
  402cd0:	4b6c      	ldr	r3, [pc, #432]	; (402e84 <TC1_Handler+0x2d8>)
  402cd2:	f9b3 3000 	ldrsh.w	r3, [r3]
  402cd6:	fb03 f302 	mul.w	r3, r3, r2
  402cda:	ee07 3a90 	vmov	s15, r3
  402cde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  402ce2:	ed9f 7a69 	vldr	s14, [pc, #420]	; 402e88 <TC1_Handler+0x2dc>
  402ce6:	ee67 7a87 	vmul.f32	s15, s15, s14
  402cea:	4b6a      	ldr	r3, [pc, #424]	; (402e94 <TC1_Handler+0x2e8>)
  402cec:	edc3 7a00 	vstr	s15, [r3]
										(int)(new_accY*1000.0), 
										(int)(new_accZ*1000.0)
										);
	*/
	float modulo;
	modulo = (sqrt(new_accX+new_accY+new_accZ));
  402cf0:	4b66      	ldr	r3, [pc, #408]	; (402e8c <TC1_Handler+0x2e0>)
  402cf2:	ed93 7a00 	vldr	s14, [r3]
  402cf6:	4b66      	ldr	r3, [pc, #408]	; (402e90 <TC1_Handler+0x2e4>)
  402cf8:	edd3 7a00 	vldr	s15, [r3]
  402cfc:	ee37 7a27 	vadd.f32	s14, s14, s15
  402d00:	4b64      	ldr	r3, [pc, #400]	; (402e94 <TC1_Handler+0x2e8>)
  402d02:	edd3 7a00 	vldr	s15, [r3]
  402d06:	ee77 7a27 	vadd.f32	s15, s14, s15
  402d0a:	4b63      	ldr	r3, [pc, #396]	; (402e98 <TC1_Handler+0x2ec>)
  402d0c:	ee17 0a90 	vmov	r0, s15
  402d10:	4798      	blx	r3
  402d12:	4603      	mov	r3, r0
  402d14:	460c      	mov	r4, r1
  402d16:	4618      	mov	r0, r3
  402d18:	4621      	mov	r1, r4
  402d1a:	4b60      	ldr	r3, [pc, #384]	; (402e9c <TC1_Handler+0x2f0>)
  402d1c:	4798      	blx	r3
  402d1e:	460a      	mov	r2, r1
  402d20:	4601      	mov	r1, r0
  402d22:	4b5f      	ldr	r3, [pc, #380]	; (402ea0 <TC1_Handler+0x2f4>)
  402d24:	4608      	mov	r0, r1
  402d26:	4611      	mov	r1, r2
  402d28:	4798      	blx	r3
  402d2a:	4603      	mov	r3, r0
  402d2c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	int new_modulo = (int)(modulo);
  402d30:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
  402d34:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  402d38:	ee17 3a90 	vmov	r3, s15
  402d3c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	
	//printf("%d; \n", new_modulo -30);
	
	const float cnst[SIZE] = {
  402d40:	4a58      	ldr	r2, [pc, #352]	; (402ea4 <TC1_Handler+0x2f8>)
  402d42:	1d3b      	adds	r3, r7, #4
  402d44:	4611      	mov	r1, r2
  402d46:	22b8      	movs	r2, #184	; 0xb8
  402d48:	4618      	mov	r0, r3
  402d4a:	4b57      	ldr	r3, [pc, #348]	; (402ea8 <TC1_Handler+0x2fc>)
  402d4c:	4798      	blx	r3
  0.00332292005687, 0.002244876580681, 0.001438286092877,0.0008605774774129,
  0.0004681737368045,0.0002604725812757
	};
	
	
	for(int j = SIZE - 1; j >= 1; j--){
  402d4e:	232d      	movs	r3, #45	; 0x2d
  402d50:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  402d54:	e011      	b.n	402d7a <TC1_Handler+0x1ce>
		
		new_mesuarement[j] = new_mesuarement[j-1];
  402d56:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
  402d5a:	3b01      	subs	r3, #1
  402d5c:	4a53      	ldr	r2, [pc, #332]	; (402eac <TC1_Handler+0x300>)
  402d5e:	009b      	lsls	r3, r3, #2
  402d60:	4413      	add	r3, r2
  402d62:	681a      	ldr	r2, [r3, #0]
  402d64:	4951      	ldr	r1, [pc, #324]	; (402eac <TC1_Handler+0x300>)
  402d66:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
  402d6a:	009b      	lsls	r3, r3, #2
  402d6c:	440b      	add	r3, r1
  402d6e:	601a      	str	r2, [r3, #0]
  0.00332292005687, 0.002244876580681, 0.001438286092877,0.0008605774774129,
  0.0004681737368045,0.0002604725812757
	};
	
	
	for(int j = SIZE - 1; j >= 1; j--){
  402d70:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
  402d74:	3b01      	subs	r3, #1
  402d76:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  402d7a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
  402d7e:	2b00      	cmp	r3, #0
  402d80:	dce9      	bgt.n	402d56 <TC1_Handler+0x1aa>
		
		new_mesuarement[j] = new_mesuarement[j-1];
		
	}
	
	new_mesuarement[0] = new_modulo;
  402d82:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
  402d86:	ee07 3a90 	vmov	s15, r3
  402d8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  402d8e:	4b47      	ldr	r3, [pc, #284]	; (402eac <TC1_Handler+0x300>)
  402d90:	edc3 7a00 	vstr	s15, [r3]
	
	
	for(int i = 0; i < SIZE; i++){
  402d94:	2300      	movs	r3, #0
  402d96:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  402d9a:	e01e      	b.n	402dda <TC1_Handler+0x22e>
			
		soma+= cnst[i]*new_mesuarement[i];
  402d9c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
  402da0:	009b      	lsls	r3, r3, #2
  402da2:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
  402da6:	4413      	add	r3, r2
  402da8:	3bcc      	subs	r3, #204	; 0xcc
  402daa:	ed93 7a00 	vldr	s14, [r3]
  402dae:	4a3f      	ldr	r2, [pc, #252]	; (402eac <TC1_Handler+0x300>)
  402db0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
  402db4:	009b      	lsls	r3, r3, #2
  402db6:	4413      	add	r3, r2
  402db8:	edd3 7a00 	vldr	s15, [r3]
  402dbc:	ee27 7a27 	vmul.f32	s14, s14, s15
  402dc0:	4b3b      	ldr	r3, [pc, #236]	; (402eb0 <TC1_Handler+0x304>)
  402dc2:	edd3 7a00 	vldr	s15, [r3]
  402dc6:	ee77 7a27 	vadd.f32	s15, s14, s15
  402dca:	4b39      	ldr	r3, [pc, #228]	; (402eb0 <TC1_Handler+0x304>)
  402dcc:	edc3 7a00 	vstr	s15, [r3]
	}
	
	new_mesuarement[0] = new_modulo;
	
	
	for(int i = 0; i < SIZE; i++){
  402dd0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
  402dd4:	3301      	adds	r3, #1
  402dd6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  402dda:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
  402dde:	2b2d      	cmp	r3, #45	; 0x2d
  402de0:	dddc      	ble.n	402d9c <TC1_Handler+0x1f0>
			
		soma+= cnst[i]*new_mesuarement[i];
		
	}
	
	int modulo_filtered = (int)(soma*1000.0);
  402de2:	4b33      	ldr	r3, [pc, #204]	; (402eb0 <TC1_Handler+0x304>)
  402de4:	681a      	ldr	r2, [r3, #0]
  402de6:	4b2c      	ldr	r3, [pc, #176]	; (402e98 <TC1_Handler+0x2ec>)
  402de8:	4610      	mov	r0, r2
  402dea:	4798      	blx	r3
  402dec:	4c31      	ldr	r4, [pc, #196]	; (402eb4 <TC1_Handler+0x308>)
  402dee:	f04f 0200 	mov.w	r2, #0
  402df2:	4b31      	ldr	r3, [pc, #196]	; (402eb8 <TC1_Handler+0x30c>)
  402df4:	47a0      	blx	r4
  402df6:	4603      	mov	r3, r0
  402df8:	460c      	mov	r4, r1
  402dfa:	4619      	mov	r1, r3
  402dfc:	4622      	mov	r2, r4
  402dfe:	4b2f      	ldr	r3, [pc, #188]	; (402ebc <TC1_Handler+0x310>)
  402e00:	4608      	mov	r0, r1
  402e02:	4611      	mov	r1, r2
  402e04:	4798      	blx	r3
  402e06:	4603      	mov	r3, r0
  402e08:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	//printf("%d \n", modulo_filtered);
	soma = 0.0;
  402e0c:	4b28      	ldr	r3, [pc, #160]	; (402eb0 <TC1_Handler+0x304>)
  402e0e:	f04f 0200 	mov.w	r2, #0
  402e12:	601a      	str	r2, [r3, #0]
	//printf("%d;\n", modulo_filtered);

	if(modulo_filtered >= 124500){
  402e14:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
  402e18:	4a29      	ldr	r2, [pc, #164]	; (402ec0 <TC1_Handler+0x314>)
  402e1a:	4293      	cmp	r3, r2
  402e1c:	dd05      	ble.n	402e2a <TC1_Handler+0x27e>
		
		
		printf("%d;\n", modulo_filtered);
  402e1e:	f8d7 10c4 	ldr.w	r1, [r7, #196]	; 0xc4
  402e22:	4828      	ldr	r0, [pc, #160]	; (402ec4 <TC1_Handler+0x318>)
  402e24:	4b28      	ldr	r3, [pc, #160]	; (402ec8 <TC1_Handler+0x31c>)
  402e26:	4798      	blx	r3
  402e28:	e006      	b.n	402e38 <TC1_Handler+0x28c>
		
	}else{

		printf("%d\n", 0);
  402e2a:	2100      	movs	r1, #0
  402e2c:	4827      	ldr	r0, [pc, #156]	; (402ecc <TC1_Handler+0x320>)
  402e2e:	4b26      	ldr	r3, [pc, #152]	; (402ec8 <TC1_Handler+0x31c>)
  402e30:	4798      	blx	r3
		modulo_filtered = 0;
  402e32:	2300      	movs	r3, #0
  402e34:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
		
	}	
	
	pin_toggle(LED_PIO, LED_PIN_MASK);
  402e38:	f44f 7180 	mov.w	r1, #256	; 0x100
  402e3c:	4824      	ldr	r0, [pc, #144]	; (402ed0 <TC1_Handler+0x324>)
  402e3e:	4b25      	ldr	r3, [pc, #148]	; (402ed4 <TC1_Handler+0x328>)
  402e40:	4798      	blx	r3
	//delay_ms(100);
		
	sprintf(bufferTX, "%d \n", modulo_filtered);
  402e42:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
  402e46:	4924      	ldr	r1, [pc, #144]	; (402ed8 <TC1_Handler+0x32c>)
  402e48:	4824      	ldr	r0, [pc, #144]	; (402edc <TC1_Handler+0x330>)
  402e4a:	4b25      	ldr	r3, [pc, #148]	; (402ee0 <TC1_Handler+0x334>)
  402e4c:	4798      	blx	r3
	
	usart_putString(bufferTX);
  402e4e:	4823      	ldr	r0, [pc, #140]	; (402edc <TC1_Handler+0x330>)
  402e50:	4b24      	ldr	r3, [pc, #144]	; (402ee4 <TC1_Handler+0x338>)
  402e52:	4798      	blx	r3

}
  402e54:	bf00      	nop
  402e56:	37d4      	adds	r7, #212	; 0xd4
  402e58:	46bd      	mov	sp, r7
  402e5a:	bd90      	pop	{r4, r7, pc}
  402e5c:	20400abc 	.word	0x20400abc
  402e60:	004006ed 	.word	0x004006ed
  402e64:	20400a55 	.word	0x20400a55
  402e68:	20400a56 	.word	0x20400a56
  402e6c:	20400a54 	.word	0x20400a54
  402e70:	20400a40 	.word	0x20400a40
  402e74:	20400a4c 	.word	0x20400a4c
  402e78:	20400a57 	.word	0x20400a57
  402e7c:	20400b26 	.word	0x20400b26
  402e80:	20400b24 	.word	0x20400b24
  402e84:	20400a4e 	.word	0x20400a4e
  402e88:	387fda40 	.word	0x387fda40
  402e8c:	20400a44 	.word	0x20400a44
  402e90:	20400a50 	.word	0x20400a50
  402e94:	20400b28 	.word	0x20400b28
  402e98:	00403709 	.word	0x00403709
  402e9c:	00403205 	.word	0x00403205
  402ea0:	00403d61 	.word	0x00403d61
  402ea4:	00409c60 	.word	0x00409c60
  402ea8:	00403e85 	.word	0x00403e85
  402eac:	20400944 	.word	0x20400944
  402eb0:	204009fc 	.word	0x204009fc
  402eb4:	004037b1 	.word	0x004037b1
  402eb8:	408f4000 	.word	0x408f4000
  402ebc:	00403d11 	.word	0x00403d11
  402ec0:	0001e653 	.word	0x0001e653
  402ec4:	00409c4c 	.word	0x00409c4c
  402ec8:	00403e5d 	.word	0x00403e5d
  402ecc:	00409c54 	.word	0x00409c54
  402ed0:	400e1200 	.word	0x400e1200
  402ed4:	00402ee9 	.word	0x00402ee9
  402ed8:	00409c58 	.word	0x00409c58
  402edc:	20400ac0 	.word	0x20400ac0
  402ee0:	004041b5 	.word	0x004041b5
  402ee4:	00400505 	.word	0x00400505

00402ee8 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  402ee8:	b580      	push	{r7, lr}
  402eea:	b082      	sub	sp, #8
  402eec:	af00      	add	r7, sp, #0
  402eee:	6078      	str	r0, [r7, #4]
  402ef0:	6039      	str	r1, [r7, #0]
	if(pio_get_output_data_status(pio, mask))
  402ef2:	6839      	ldr	r1, [r7, #0]
  402ef4:	6878      	ldr	r0, [r7, #4]
  402ef6:	4b09      	ldr	r3, [pc, #36]	; (402f1c <pin_toggle+0x34>)
  402ef8:	4798      	blx	r3
  402efa:	4603      	mov	r3, r0
  402efc:	2b00      	cmp	r3, #0
  402efe:	d004      	beq.n	402f0a <pin_toggle+0x22>
		pio_clear(pio, mask);
  402f00:	6839      	ldr	r1, [r7, #0]
  402f02:	6878      	ldr	r0, [r7, #4]
  402f04:	4b06      	ldr	r3, [pc, #24]	; (402f20 <pin_toggle+0x38>)
  402f06:	4798      	blx	r3
	else
		pio_set(pio,mask);
}
  402f08:	e003      	b.n	402f12 <pin_toggle+0x2a>
 */
void pin_toggle(Pio *pio, uint32_t mask){
	if(pio_get_output_data_status(pio, mask))
		pio_clear(pio, mask);
	else
		pio_set(pio,mask);
  402f0a:	6839      	ldr	r1, [r7, #0]
  402f0c:	6878      	ldr	r0, [r7, #4]
  402f0e:	4b05      	ldr	r3, [pc, #20]	; (402f24 <pin_toggle+0x3c>)
  402f10:	4798      	blx	r3
}
  402f12:	bf00      	nop
  402f14:	3708      	adds	r7, #8
  402f16:	46bd      	mov	sp, r7
  402f18:	bd80      	pop	{r7, pc}
  402f1a:	bf00      	nop
  402f1c:	0040134d 	.word	0x0040134d
  402f20:	0040113d 	.word	0x0040113d
  402f24:	00401121 	.word	0x00401121

00402f28 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  402f28:	b590      	push	{r4, r7, lr}
  402f2a:	b083      	sub	sp, #12
  402f2c:	af02      	add	r7, sp, #8
	/* config. pino botao em modo de entrada */
	pmc_enable_periph_clk(BUT_PIO_ID);
  402f2e:	200a      	movs	r0, #10
  402f30:	4b10      	ldr	r3, [pc, #64]	; (402f74 <BUT_init+0x4c>)
  402f32:	4798      	blx	r3
	pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402f34:	2209      	movs	r2, #9
  402f36:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402f3a:	480f      	ldr	r0, [pc, #60]	; (402f78 <BUT_init+0x50>)
  402f3c:	4b0f      	ldr	r3, [pc, #60]	; (402f7c <BUT_init+0x54>)
  402f3e:	4798      	blx	r3
    
	/* config. interrupcao em borda de descida no botao do kit */
	/* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
	pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  402f40:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402f44:	480c      	ldr	r0, [pc, #48]	; (402f78 <BUT_init+0x50>)
  402f46:	4b0e      	ldr	r3, [pc, #56]	; (402f80 <BUT_init+0x58>)
  402f48:	4798      	blx	r3
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  402f4a:	4b0e      	ldr	r3, [pc, #56]	; (402f84 <BUT_init+0x5c>)
  402f4c:	9300      	str	r3, [sp, #0]
  402f4e:	2350      	movs	r3, #80	; 0x50
  402f50:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402f54:	210a      	movs	r1, #10
  402f56:	4808      	ldr	r0, [pc, #32]	; (402f78 <BUT_init+0x50>)
  402f58:	4c0b      	ldr	r4, [pc, #44]	; (402f88 <BUT_init+0x60>)
  402f5a:	47a0      	blx	r4
    
	/* habilita interrupco do PIO que controla o botao */
	/* e configura sua prioridade                        */
	NVIC_EnableIRQ(BUT_PIO_ID);
  402f5c:	200a      	movs	r0, #10
  402f5e:	4b0b      	ldr	r3, [pc, #44]	; (402f8c <BUT_init+0x64>)
  402f60:	4798      	blx	r3
	NVIC_SetPriority(BUT_PIO_ID, 1);
  402f62:	2101      	movs	r1, #1
  402f64:	200a      	movs	r0, #10
  402f66:	4b0a      	ldr	r3, [pc, #40]	; (402f90 <BUT_init+0x68>)
  402f68:	4798      	blx	r3
};
  402f6a:	bf00      	nop
  402f6c:	3704      	adds	r7, #4
  402f6e:	46bd      	mov	sp, r7
  402f70:	bd90      	pop	{r4, r7, pc}
  402f72:	bf00      	nop
  402f74:	004018d9 	.word	0x004018d9
  402f78:	400e0e00 	.word	0x400e0e00
  402f7c:	00401269 	.word	0x00401269
  402f80:	004013e1 	.word	0x004013e1
  402f84:	00402b41 	.word	0x00402b41
  402f88:	004014fd 	.word	0x004014fd
  402f8c:	00402601 	.word	0x00402601
  402f90:	00402635 	.word	0x00402635

00402f94 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  402f94:	b590      	push	{r4, r7, lr}
  402f96:	b085      	sub	sp, #20
  402f98:	af02      	add	r7, sp, #8
  402f9a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(LED_PIO_ID);
  402f9c:	200c      	movs	r0, #12
  402f9e:	4b07      	ldr	r3, [pc, #28]	; (402fbc <LED_init+0x28>)
  402fa0:	4798      	blx	r3
	pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  402fa2:	687a      	ldr	r2, [r7, #4]
  402fa4:	2300      	movs	r3, #0
  402fa6:	9300      	str	r3, [sp, #0]
  402fa8:	2300      	movs	r3, #0
  402faa:	f44f 7180 	mov.w	r1, #256	; 0x100
  402fae:	4804      	ldr	r0, [pc, #16]	; (402fc0 <LED_init+0x2c>)
  402fb0:	4c04      	ldr	r4, [pc, #16]	; (402fc4 <LED_init+0x30>)
  402fb2:	47a0      	blx	r4
};
  402fb4:	bf00      	nop
  402fb6:	370c      	adds	r7, #12
  402fb8:	46bd      	mov	sp, r7
  402fba:	bd90      	pop	{r4, r7, pc}
  402fbc:	004018d9 	.word	0x004018d9
  402fc0:	400e1200 	.word	0x400e1200
  402fc4:	004012e9 	.word	0x004012e9

00402fc8 <TC1_init>:

void TC1_init(void){
  402fc8:	b590      	push	{r4, r7, lr}
  402fca:	b087      	sub	sp, #28
  402fcc:	af02      	add	r7, sp, #8
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  402fce:	4b1a      	ldr	r3, [pc, #104]	; (403038 <TC1_init+0x70>)
  402fd0:	4798      	blx	r3
  402fd2:	60f8      	str	r0, [r7, #12]
	
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC1);
  402fd4:	2018      	movs	r0, #24
  402fd6:	4b19      	ldr	r3, [pc, #100]	; (40303c <TC1_init+0x74>)
  402fd8:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  402fda:	1d39      	adds	r1, r7, #4
  402fdc:	f107 0208 	add.w	r2, r7, #8
  402fe0:	68fb      	ldr	r3, [r7, #12]
  402fe2:	9300      	str	r3, [sp, #0]
  402fe4:	460b      	mov	r3, r1
  402fe6:	68f9      	ldr	r1, [r7, #12]
  402fe8:	20fa      	movs	r0, #250	; 0xfa
  402fea:	4c15      	ldr	r4, [pc, #84]	; (403040 <TC1_init+0x78>)
  402fec:	47a0      	blx	r4
	tc_init(TC0, 1, ul_tcclks | TC_CMR_CPCTRG);
  402fee:	687b      	ldr	r3, [r7, #4]
  402ff0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  402ff4:	461a      	mov	r2, r3
  402ff6:	2101      	movs	r1, #1
  402ff8:	4812      	ldr	r0, [pc, #72]	; (403044 <TC1_init+0x7c>)
  402ffa:	4b13      	ldr	r3, [pc, #76]	; (403048 <TC1_init+0x80>)
  402ffc:	4798      	blx	r3
	tc_write_rc(TC0, 1, (ul_sysclk / ul_div) / FREQ);
  402ffe:	68bb      	ldr	r3, [r7, #8]
  403000:	68fa      	ldr	r2, [r7, #12]
  403002:	fbb2 f3f3 	udiv	r3, r2, r3
  403006:	4a11      	ldr	r2, [pc, #68]	; (40304c <TC1_init+0x84>)
  403008:	fba2 2303 	umull	r2, r3, r2, r3
  40300c:	091b      	lsrs	r3, r3, #4
  40300e:	461a      	mov	r2, r3
  403010:	2101      	movs	r1, #1
  403012:	480c      	ldr	r0, [pc, #48]	; (403044 <TC1_init+0x7c>)
  403014:	4b0e      	ldr	r3, [pc, #56]	; (403050 <TC1_init+0x88>)
  403016:	4798      	blx	r3

	/* Configura e ativa interrupco no TC canal 0 */
	NVIC_EnableIRQ((IRQn_Type) ID_TC1);
  403018:	2018      	movs	r0, #24
  40301a:	4b0e      	ldr	r3, [pc, #56]	; (403054 <TC1_init+0x8c>)
  40301c:	4798      	blx	r3
	tc_enable_interrupt(TC0, 1, TC_IER_CPCS);
  40301e:	2210      	movs	r2, #16
  403020:	2101      	movs	r1, #1
  403022:	4808      	ldr	r0, [pc, #32]	; (403044 <TC1_init+0x7c>)
  403024:	4b0c      	ldr	r3, [pc, #48]	; (403058 <TC1_init+0x90>)
  403026:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC0, 1);
  403028:	2101      	movs	r1, #1
  40302a:	4806      	ldr	r0, [pc, #24]	; (403044 <TC1_init+0x7c>)
  40302c:	4b0b      	ldr	r3, [pc, #44]	; (40305c <TC1_init+0x94>)
  40302e:	4798      	blx	r3
}
  403030:	bf00      	nop
  403032:	3714      	adds	r7, #20
  403034:	46bd      	mov	sp, r7
  403036:	bd90      	pop	{r4, r7, pc}
  403038:	0040271d 	.word	0x0040271d
  40303c:	004018d9 	.word	0x004018d9
  403040:	00401a0d 	.word	0x00401a0d
  403044:	4000c000 	.word	0x4000c000
  403048:	0040195d 	.word	0x0040195d
  40304c:	10624dd3 	.word	0x10624dd3
  403050:	004019bd 	.word	0x004019bd
  403054:	00402601 	.word	0x00402601
  403058:	004019e5 	.word	0x004019e5
  40305c:	00401999 	.word	0x00401999

00403060 <configure_console>:
 * 8 bits
 * 1 stop bit
 * sem paridade
 */
static void configure_console(void)
{
  403060:	b590      	push	{r4, r7, lr}
  403062:	b085      	sub	sp, #20
  403064:	af00      	add	r7, sp, #0

	/* Configura USART1 Pinos */
	sysclk_enable_peripheral_clock(ID_PIOB);
  403066:	200b      	movs	r0, #11
  403068:	4b15      	ldr	r3, [pc, #84]	; (4030c0 <configure_console+0x60>)
  40306a:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOA);
  40306c:	200a      	movs	r0, #10
  40306e:	4b14      	ldr	r3, [pc, #80]	; (4030c0 <configure_console+0x60>)
  403070:	4798      	blx	r3
	pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  403072:	2210      	movs	r2, #16
  403074:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  403078:	4812      	ldr	r0, [pc, #72]	; (4030c4 <configure_console+0x64>)
  40307a:	4b13      	ldr	r3, [pc, #76]	; (4030c8 <configure_console+0x68>)
  40307c:	4798      	blx	r3
	pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  40307e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  403082:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403086:	4811      	ldr	r0, [pc, #68]	; (4030cc <configure_console+0x6c>)
  403088:	4b0f      	ldr	r3, [pc, #60]	; (4030c8 <configure_console+0x68>)
  40308a:	4798      	blx	r3
 	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40308c:	4a10      	ldr	r2, [pc, #64]	; (4030d0 <configure_console+0x70>)
  40308e:	4b10      	ldr	r3, [pc, #64]	; (4030d0 <configure_console+0x70>)
  403090:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  403094:	f043 0310 	orr.w	r3, r3, #16
  403098:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
 
	const usart_serial_options_t uart_serial_options = {
  40309c:	4b0d      	ldr	r3, [pc, #52]	; (4030d4 <configure_console+0x74>)
  40309e:	463c      	mov	r4, r7
  4030a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4030a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  4030a6:	200e      	movs	r0, #14
  4030a8:	4b05      	ldr	r3, [pc, #20]	; (4030c0 <configure_console+0x60>)
  4030aa:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  4030ac:	463b      	mov	r3, r7
  4030ae:	4619      	mov	r1, r3
  4030b0:	4809      	ldr	r0, [pc, #36]	; (4030d8 <configure_console+0x78>)
  4030b2:	4b0a      	ldr	r3, [pc, #40]	; (4030dc <configure_console+0x7c>)
  4030b4:	4798      	blx	r3
}
  4030b6:	bf00      	nop
  4030b8:	3714      	adds	r7, #20
  4030ba:	46bd      	mov	sp, r7
  4030bc:	bd90      	pop	{r4, r7, pc}
  4030be:	bf00      	nop
  4030c0:	00402745 	.word	0x00402745
  4030c4:	400e1000 	.word	0x400e1000
  4030c8:	00401159 	.word	0x00401159
  4030cc:	400e0e00 	.word	0x400e0e00
  4030d0:	40088000 	.word	0x40088000
  4030d4:	00409d18 	.word	0x00409d18
  4030d8:	40028000 	.word	0x40028000
  4030dc:	00402ad9 	.word	0x00402ad9

004030e0 <main>:


/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  4030e0:	b598      	push	{r3, r4, r7, lr}
  4030e2:	af00      	add	r7, sp, #0

  
	

	/* Initialize the SAM system */
	sysclk_init();
  4030e4:	4b30      	ldr	r3, [pc, #192]	; (4031a8 <main+0xc8>)
  4030e6:	4798      	blx	r3
	board_init();
  4030e8:	4b30      	ldr	r3, [pc, #192]	; (4031ac <main+0xcc>)
  4030ea:	4798      	blx	r3
   
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4030ec:	4b30      	ldr	r3, [pc, #192]	; (4031b0 <main+0xd0>)
  4030ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4030f2:	605a      	str	r2, [r3, #4]
  
	/* Inicializa com serial com PC*/
	configure_console();
  4030f4:	4b2f      	ldr	r3, [pc, #188]	; (4031b4 <main+0xd4>)
  4030f6:	4798      	blx	r3
  
	/* Configura Leds */
	LED_init(1);
  4030f8:	2001      	movs	r0, #1
  4030fa:	4b2f      	ldr	r3, [pc, #188]	; (4031b8 <main+0xd8>)
  4030fc:	4798      	blx	r3
  
	/* Configura os botes */
	BUT_init();  
  4030fe:	4b2f      	ldr	r3, [pc, #188]	; (4031bc <main+0xdc>)
  403100:	4798      	blx	r3
  
	/* Configura USART0 para comunicacao com o HM-10 */
	USART0_init();
  403102:	4b2f      	ldr	r3, [pc, #188]	; (4031c0 <main+0xe0>)
  403104:	4798      	blx	r3
  
	/************************************************************************/
	/* MPU                                                                  */
	/************************************************************************/
  
	sprintf(bufferTX, "%s", "AT+NAMERios");
  403106:	4a2f      	ldr	r2, [pc, #188]	; (4031c4 <main+0xe4>)
  403108:	4b2f      	ldr	r3, [pc, #188]	; (4031c8 <main+0xe8>)
  40310a:	4614      	mov	r4, r2
  40310c:	cb07      	ldmia	r3!, {r0, r1, r2}
  40310e:	6020      	str	r0, [r4, #0]
  403110:	6061      	str	r1, [r4, #4]
  403112:	60a2      	str	r2, [r4, #8]
	usart_putString(bufferTX); 
  403114:	482b      	ldr	r0, [pc, #172]	; (4031c4 <main+0xe4>)
  403116:	4b2d      	ldr	r3, [pc, #180]	; (4031cc <main+0xec>)
  403118:	4798      	blx	r3
  
  
	/* Inicializa i2c */
	printf("Inicializando bus i2c \n");
  40311a:	482d      	ldr	r0, [pc, #180]	; (4031d0 <main+0xf0>)
  40311c:	4b2d      	ldr	r3, [pc, #180]	; (4031d4 <main+0xf4>)
  40311e:	4798      	blx	r3
	mcu6050_i2c_bus_init();
  403120:	4b2d      	ldr	r3, [pc, #180]	; (4031d8 <main+0xf8>)
  403122:	4798      	blx	r3
  
	// Verifica MPU
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, bufferRX, 1);
  403124:	2301      	movs	r3, #1
  403126:	4a2d      	ldr	r2, [pc, #180]	; (4031dc <main+0xfc>)
  403128:	2175      	movs	r1, #117	; 0x75
  40312a:	2068      	movs	r0, #104	; 0x68
  40312c:	4c2c      	ldr	r4, [pc, #176]	; (4031e0 <main+0x100>)
  40312e:	47a0      	blx	r4
  403130:	4603      	mov	r3, r0
  403132:	b2da      	uxtb	r2, r3
  403134:	4b2b      	ldr	r3, [pc, #172]	; (4031e4 <main+0x104>)
  403136:	701a      	strb	r2, [r3, #0]
	if(rtn != TWIHS_SUCCESS){
  403138:	4b2a      	ldr	r3, [pc, #168]	; (4031e4 <main+0x104>)
  40313a:	781b      	ldrb	r3, [r3, #0]
  40313c:	2b00      	cmp	r3, #0
  40313e:	d002      	beq.n	403146 <main+0x66>
		printf("[ERRO] [i2c] [read] \n");
  403140:	4829      	ldr	r0, [pc, #164]	; (4031e8 <main+0x108>)
  403142:	4b24      	ldr	r3, [pc, #144]	; (4031d4 <main+0xf4>)
  403144:	4798      	blx	r3
	}
  
	// Por algum motivo a primeira leitura  errada.
	if(bufferRX[0] != 0x68){
  403146:	4b25      	ldr	r3, [pc, #148]	; (4031dc <main+0xfc>)
  403148:	781b      	ldrb	r3, [r3, #0]
  40314a:	2b68      	cmp	r3, #104	; 0x68
  40314c:	d005      	beq.n	40315a <main+0x7a>
		printf("[ERRO] [mcu] [Wrong device] [0x%2X] \n", bufferRX[0]);
  40314e:	4b23      	ldr	r3, [pc, #140]	; (4031dc <main+0xfc>)
  403150:	781b      	ldrb	r3, [r3, #0]
  403152:	4619      	mov	r1, r3
  403154:	4825      	ldr	r0, [pc, #148]	; (4031ec <main+0x10c>)
  403156:	4b1f      	ldr	r3, [pc, #124]	; (4031d4 <main+0xf4>)
  403158:	4798      	blx	r3
	}
 
	// Set Clock source
	bufferTX[0] = MPU6050_CLOCK_PLL_XGYRO;
  40315a:	4b1a      	ldr	r3, [pc, #104]	; (4031c4 <main+0xe4>)
  40315c:	2201      	movs	r2, #1
  40315e:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, bufferTX, 1);
  403160:	2301      	movs	r3, #1
  403162:	4a18      	ldr	r2, [pc, #96]	; (4031c4 <main+0xe4>)
  403164:	216b      	movs	r1, #107	; 0x6b
  403166:	2068      	movs	r0, #104	; 0x68
  403168:	4c21      	ldr	r4, [pc, #132]	; (4031f0 <main+0x110>)
  40316a:	47a0      	blx	r4
  40316c:	4603      	mov	r3, r0
  40316e:	b2da      	uxtb	r2, r3
  403170:	4b1c      	ldr	r3, [pc, #112]	; (4031e4 <main+0x104>)
  403172:	701a      	strb	r2, [r3, #0]
	if(rtn != TWIHS_SUCCESS)
  403174:	4b1b      	ldr	r3, [pc, #108]	; (4031e4 <main+0x104>)
  403176:	781b      	ldrb	r3, [r3, #0]
  403178:	2b00      	cmp	r3, #0
  40317a:	d002      	beq.n	403182 <main+0xa2>
		printf("[ERRO] [i2c] [write] \n");
  40317c:	481d      	ldr	r0, [pc, #116]	; (4031f4 <main+0x114>)
  40317e:	4b15      	ldr	r3, [pc, #84]	; (4031d4 <main+0xf4>)
  403180:	4798      	blx	r3

	// Configura range acelerometro para operar com 2G
	bufferTX[0] = 0x00; // 2G
  403182:	4b10      	ldr	r3, [pc, #64]	; (4031c4 <main+0xe4>)
  403184:	2200      	movs	r2, #0
  403186:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, bufferTX, 1);
  403188:	2301      	movs	r3, #1
  40318a:	4a0e      	ldr	r2, [pc, #56]	; (4031c4 <main+0xe4>)
  40318c:	211c      	movs	r1, #28
  40318e:	2068      	movs	r0, #104	; 0x68
  403190:	4c17      	ldr	r4, [pc, #92]	; (4031f0 <main+0x110>)
  403192:	47a0      	blx	r4
  403194:	4603      	mov	r3, r0
  403196:	b2da      	uxtb	r2, r3
  403198:	4b12      	ldr	r3, [pc, #72]	; (4031e4 <main+0x104>)
  40319a:	701a      	strb	r2, [r3, #0]
	rangePerDigit = 0.000061f ; // 2G 
  40319c:	4b16      	ldr	r3, [pc, #88]	; (4031f8 <main+0x118>)
  40319e:	4a17      	ldr	r2, [pc, #92]	; (4031fc <main+0x11c>)
  4031a0:	601a      	str	r2, [r3, #0]
	//uint32_t g = rangePerDigit/2;  
	
	TC1_init();    
  4031a2:	4b17      	ldr	r3, [pc, #92]	; (403200 <main+0x120>)
  4031a4:	4798      	blx	r3
 
	while (1) {

	}
  4031a6:	e7fe      	b.n	4031a6 <main+0xc6>
  4031a8:	00400a51 	.word	0x00400a51
  4031ac:	00401021 	.word	0x00401021
  4031b0:	400e1850 	.word	0x400e1850
  4031b4:	00403061 	.word	0x00403061
  4031b8:	00402f95 	.word	0x00402f95
  4031bc:	00402f29 	.word	0x00402f29
  4031c0:	00400475 	.word	0x00400475
  4031c4:	20400ac0 	.word	0x20400ac0
  4031c8:	00409d28 	.word	0x00409d28
  4031cc:	00400505 	.word	0x00400505
  4031d0:	00409d34 	.word	0x00409d34
  4031d4:	00403e5d 	.word	0x00403e5d
  4031d8:	0040065d 	.word	0x0040065d
  4031dc:	20400a58 	.word	0x20400a58
  4031e0:	004006ed 	.word	0x004006ed
  4031e4:	20400a55 	.word	0x20400a55
  4031e8:	00409d4c 	.word	0x00409d4c
  4031ec:	00409d64 	.word	0x00409d64
  4031f0:	00400699 	.word	0x00400699
  4031f4:	00409d8c 	.word	0x00409d8c
  4031f8:	20400a48 	.word	0x20400a48
  4031fc:	387fda40 	.word	0x387fda40
  403200:	00402fc9 	.word	0x00402fc9

00403204 <sqrt>:
  403204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403208:	b08b      	sub	sp, #44	; 0x2c
  40320a:	4604      	mov	r4, r0
  40320c:	460d      	mov	r5, r1
  40320e:	f000 f855 	bl	4032bc <__ieee754_sqrt>
  403212:	4b28      	ldr	r3, [pc, #160]	; (4032b4 <sqrt+0xb0>)
  403214:	f993 a000 	ldrsb.w	sl, [r3]
  403218:	f1ba 3fff 	cmp.w	sl, #4294967295
  40321c:	4606      	mov	r6, r0
  40321e:	460f      	mov	r7, r1
  403220:	d012      	beq.n	403248 <sqrt+0x44>
  403222:	4622      	mov	r2, r4
  403224:	462b      	mov	r3, r5
  403226:	4620      	mov	r0, r4
  403228:	4629      	mov	r1, r5
  40322a:	f000 fd5b 	bl	403ce4 <__aeabi_dcmpun>
  40322e:	4683      	mov	fp, r0
  403230:	b950      	cbnz	r0, 403248 <sqrt+0x44>
  403232:	f04f 0800 	mov.w	r8, #0
  403236:	f04f 0900 	mov.w	r9, #0
  40323a:	4642      	mov	r2, r8
  40323c:	464b      	mov	r3, r9
  40323e:	4620      	mov	r0, r4
  403240:	4629      	mov	r1, r5
  403242:	f000 fd27 	bl	403c94 <__aeabi_dcmplt>
  403246:	b920      	cbnz	r0, 403252 <sqrt+0x4e>
  403248:	4630      	mov	r0, r6
  40324a:	4639      	mov	r1, r7
  40324c:	b00b      	add	sp, #44	; 0x2c
  40324e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403252:	4b19      	ldr	r3, [pc, #100]	; (4032b8 <sqrt+0xb4>)
  403254:	f8cd b020 	str.w	fp, [sp, #32]
  403258:	2201      	movs	r2, #1
  40325a:	e9cd 4504 	strd	r4, r5, [sp, #16]
  40325e:	e9cd 4502 	strd	r4, r5, [sp, #8]
  403262:	e88d 000c 	stmia.w	sp, {r2, r3}
  403266:	f1ba 0f00 	cmp.w	sl, #0
  40326a:	d015      	beq.n	403298 <sqrt+0x94>
  40326c:	4642      	mov	r2, r8
  40326e:	464b      	mov	r3, r9
  403270:	4640      	mov	r0, r8
  403272:	4649      	mov	r1, r9
  403274:	f000 fbc6 	bl	403a04 <__aeabi_ddiv>
  403278:	f1ba 0f02 	cmp.w	sl, #2
  40327c:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403280:	d10c      	bne.n	40329c <sqrt+0x98>
  403282:	f000 fdbd 	bl	403e00 <__errno>
  403286:	2321      	movs	r3, #33	; 0x21
  403288:	6003      	str	r3, [r0, #0]
  40328a:	9b08      	ldr	r3, [sp, #32]
  40328c:	b963      	cbnz	r3, 4032a8 <sqrt+0xa4>
  40328e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  403292:	b00b      	add	sp, #44	; 0x2c
  403294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403298:	e9cd 8906 	strd	r8, r9, [sp, #24]
  40329c:	4668      	mov	r0, sp
  40329e:	f000 f8cd 	bl	40343c <matherr>
  4032a2:	2800      	cmp	r0, #0
  4032a4:	d1f1      	bne.n	40328a <sqrt+0x86>
  4032a6:	e7ec      	b.n	403282 <sqrt+0x7e>
  4032a8:	f000 fdaa 	bl	403e00 <__errno>
  4032ac:	9b08      	ldr	r3, [sp, #32]
  4032ae:	6003      	str	r3, [r0, #0]
  4032b0:	e7ed      	b.n	40328e <sqrt+0x8a>
  4032b2:	bf00      	nop
  4032b4:	20400008 	.word	0x20400008
  4032b8:	00409da4 	.word	0x00409da4

004032bc <__ieee754_sqrt>:
  4032bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4032c0:	4e5d      	ldr	r6, [pc, #372]	; (403438 <__ieee754_sqrt+0x17c>)
  4032c2:	46b6      	mov	lr, r6
  4032c4:	400e      	ands	r6, r1
  4032c6:	4576      	cmp	r6, lr
  4032c8:	460c      	mov	r4, r1
  4032ca:	4605      	mov	r5, r0
  4032cc:	f000 8095 	beq.w	4033fa <__ieee754_sqrt+0x13e>
  4032d0:	2900      	cmp	r1, #0
  4032d2:	460b      	mov	r3, r1
  4032d4:	4602      	mov	r2, r0
  4032d6:	dd73      	ble.n	4033c0 <__ieee754_sqrt+0x104>
  4032d8:	150f      	asrs	r7, r1, #20
  4032da:	d07e      	beq.n	4033da <__ieee754_sqrt+0x11e>
  4032dc:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  4032e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
  4032e4:	07f8      	lsls	r0, r7, #31
  4032e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4032ea:	d464      	bmi.n	4033b6 <__ieee754_sqrt+0xfa>
  4032ec:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  4032f0:	2600      	movs	r6, #0
  4032f2:	440b      	add	r3, r1
  4032f4:	107f      	asrs	r7, r7, #1
  4032f6:	0052      	lsls	r2, r2, #1
  4032f8:	46b6      	mov	lr, r6
  4032fa:	2016      	movs	r0, #22
  4032fc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  403300:	eb0e 0401 	add.w	r4, lr, r1
  403304:	429c      	cmp	r4, r3
  403306:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  40330a:	ea4f 0242 	mov.w	r2, r2, lsl #1
  40330e:	dc03      	bgt.n	403318 <__ieee754_sqrt+0x5c>
  403310:	1b1b      	subs	r3, r3, r4
  403312:	eb04 0e01 	add.w	lr, r4, r1
  403316:	440e      	add	r6, r1
  403318:	3801      	subs	r0, #1
  40331a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  40331e:	ea4f 0151 	mov.w	r1, r1, lsr #1
  403322:	d1ed      	bne.n	403300 <__ieee754_sqrt+0x44>
  403324:	4684      	mov	ip, r0
  403326:	2420      	movs	r4, #32
  403328:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  40332c:	e009      	b.n	403342 <__ieee754_sqrt+0x86>
  40332e:	d020      	beq.n	403372 <__ieee754_sqrt+0xb6>
  403330:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  403334:	3c01      	subs	r4, #1
  403336:	ea4f 0151 	mov.w	r1, r1, lsr #1
  40333a:	442b      	add	r3, r5
  40333c:	ea4f 0242 	mov.w	r2, r2, lsl #1
  403340:	d020      	beq.n	403384 <__ieee754_sqrt+0xc8>
  403342:	459e      	cmp	lr, r3
  403344:	eb01 050c 	add.w	r5, r1, ip
  403348:	daf1      	bge.n	40332e <__ieee754_sqrt+0x72>
  40334a:	2d00      	cmp	r5, #0
  40334c:	eb05 0c01 	add.w	ip, r5, r1
  403350:	db09      	blt.n	403366 <__ieee754_sqrt+0xaa>
  403352:	46f0      	mov	r8, lr
  403354:	4295      	cmp	r5, r2
  403356:	ebce 0303 	rsb	r3, lr, r3
  40335a:	d900      	bls.n	40335e <__ieee754_sqrt+0xa2>
  40335c:	3b01      	subs	r3, #1
  40335e:	1b52      	subs	r2, r2, r5
  403360:	4408      	add	r0, r1
  403362:	46c6      	mov	lr, r8
  403364:	e7e4      	b.n	403330 <__ieee754_sqrt+0x74>
  403366:	f1bc 0f00 	cmp.w	ip, #0
  40336a:	dbf2      	blt.n	403352 <__ieee754_sqrt+0x96>
  40336c:	f10e 0801 	add.w	r8, lr, #1
  403370:	e7f0      	b.n	403354 <__ieee754_sqrt+0x98>
  403372:	4295      	cmp	r5, r2
  403374:	d817      	bhi.n	4033a6 <__ieee754_sqrt+0xea>
  403376:	2d00      	cmp	r5, #0
  403378:	eb05 0c01 	add.w	ip, r5, r1
  40337c:	db47      	blt.n	40340e <__ieee754_sqrt+0x152>
  40337e:	4698      	mov	r8, r3
  403380:	2300      	movs	r3, #0
  403382:	e7ec      	b.n	40335e <__ieee754_sqrt+0xa2>
  403384:	4313      	orrs	r3, r2
  403386:	d110      	bne.n	4033aa <__ieee754_sqrt+0xee>
  403388:	0840      	lsrs	r0, r0, #1
  40338a:	1073      	asrs	r3, r6, #1
  40338c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  403390:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403394:	07f2      	lsls	r2, r6, #31
  403396:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  40339a:	bf48      	it	mi
  40339c:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  4033a0:	4649      	mov	r1, r9
  4033a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4033a6:	4673      	mov	r3, lr
  4033a8:	e7c2      	b.n	403330 <__ieee754_sqrt+0x74>
  4033aa:	1c41      	adds	r1, r0, #1
  4033ac:	d033      	beq.n	403416 <__ieee754_sqrt+0x15a>
  4033ae:	f000 0301 	and.w	r3, r0, #1
  4033b2:	4418      	add	r0, r3
  4033b4:	e7e8      	b.n	403388 <__ieee754_sqrt+0xcc>
  4033b6:	005b      	lsls	r3, r3, #1
  4033b8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  4033bc:	0052      	lsls	r2, r2, #1
  4033be:	e795      	b.n	4032ec <__ieee754_sqrt+0x30>
  4033c0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  4033c4:	4306      	orrs	r6, r0
  4033c6:	d0ec      	beq.n	4033a2 <__ieee754_sqrt+0xe6>
  4033c8:	bb69      	cbnz	r1, 403426 <__ieee754_sqrt+0x16a>
  4033ca:	460f      	mov	r7, r1
  4033cc:	0ad3      	lsrs	r3, r2, #11
  4033ce:	3f15      	subs	r7, #21
  4033d0:	0552      	lsls	r2, r2, #21
  4033d2:	2b00      	cmp	r3, #0
  4033d4:	d0fa      	beq.n	4033cc <__ieee754_sqrt+0x110>
  4033d6:	02dd      	lsls	r5, r3, #11
  4033d8:	d420      	bmi.n	40341c <__ieee754_sqrt+0x160>
  4033da:	2100      	movs	r1, #0
  4033dc:	e000      	b.n	4033e0 <__ieee754_sqrt+0x124>
  4033de:	4601      	mov	r1, r0
  4033e0:	005b      	lsls	r3, r3, #1
  4033e2:	02dc      	lsls	r4, r3, #11
  4033e4:	f101 0001 	add.w	r0, r1, #1
  4033e8:	d5f9      	bpl.n	4033de <__ieee754_sqrt+0x122>
  4033ea:	f1c0 0420 	rsb	r4, r0, #32
  4033ee:	fa22 f404 	lsr.w	r4, r2, r4
  4033f2:	4323      	orrs	r3, r4
  4033f4:	1a7f      	subs	r7, r7, r1
  4033f6:	4082      	lsls	r2, r0
  4033f8:	e770      	b.n	4032dc <__ieee754_sqrt+0x20>
  4033fa:	4602      	mov	r2, r0
  4033fc:	460b      	mov	r3, r1
  4033fe:	f000 f9d7 	bl	4037b0 <__aeabi_dmul>
  403402:	462a      	mov	r2, r5
  403404:	4623      	mov	r3, r4
  403406:	f000 f821 	bl	40344c <__adddf3>
  40340a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40340e:	f1bc 0f00 	cmp.w	ip, #0
  403412:	daab      	bge.n	40336c <__ieee754_sqrt+0xb0>
  403414:	e7b3      	b.n	40337e <__ieee754_sqrt+0xc2>
  403416:	3601      	adds	r6, #1
  403418:	4620      	mov	r0, r4
  40341a:	e7b6      	b.n	40338a <__ieee754_sqrt+0xce>
  40341c:	2420      	movs	r4, #32
  40341e:	f04f 31ff 	mov.w	r1, #4294967295
  403422:	2000      	movs	r0, #0
  403424:	e7e3      	b.n	4033ee <__ieee754_sqrt+0x132>
  403426:	4602      	mov	r2, r0
  403428:	460b      	mov	r3, r1
  40342a:	f000 f80d 	bl	403448 <__aeabi_dsub>
  40342e:	4602      	mov	r2, r0
  403430:	460b      	mov	r3, r1
  403432:	f000 fae7 	bl	403a04 <__aeabi_ddiv>
  403436:	e7b4      	b.n	4033a2 <__ieee754_sqrt+0xe6>
  403438:	7ff00000 	.word	0x7ff00000

0040343c <matherr>:
  40343c:	2000      	movs	r0, #0
  40343e:	4770      	bx	lr

00403440 <__aeabi_drsub>:
  403440:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  403444:	e002      	b.n	40344c <__adddf3>
  403446:	bf00      	nop

00403448 <__aeabi_dsub>:
  403448:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040344c <__adddf3>:
  40344c:	b530      	push	{r4, r5, lr}
  40344e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  403452:	ea4f 0543 	mov.w	r5, r3, lsl #1
  403456:	ea94 0f05 	teq	r4, r5
  40345a:	bf08      	it	eq
  40345c:	ea90 0f02 	teqeq	r0, r2
  403460:	bf1f      	itttt	ne
  403462:	ea54 0c00 	orrsne.w	ip, r4, r0
  403466:	ea55 0c02 	orrsne.w	ip, r5, r2
  40346a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40346e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403472:	f000 80e2 	beq.w	40363a <__adddf3+0x1ee>
  403476:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40347a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40347e:	bfb8      	it	lt
  403480:	426d      	neglt	r5, r5
  403482:	dd0c      	ble.n	40349e <__adddf3+0x52>
  403484:	442c      	add	r4, r5
  403486:	ea80 0202 	eor.w	r2, r0, r2
  40348a:	ea81 0303 	eor.w	r3, r1, r3
  40348e:	ea82 0000 	eor.w	r0, r2, r0
  403492:	ea83 0101 	eor.w	r1, r3, r1
  403496:	ea80 0202 	eor.w	r2, r0, r2
  40349a:	ea81 0303 	eor.w	r3, r1, r3
  40349e:	2d36      	cmp	r5, #54	; 0x36
  4034a0:	bf88      	it	hi
  4034a2:	bd30      	pophi	{r4, r5, pc}
  4034a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4034a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4034ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4034b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4034b4:	d002      	beq.n	4034bc <__adddf3+0x70>
  4034b6:	4240      	negs	r0, r0
  4034b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4034bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4034c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4034c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4034c8:	d002      	beq.n	4034d0 <__adddf3+0x84>
  4034ca:	4252      	negs	r2, r2
  4034cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4034d0:	ea94 0f05 	teq	r4, r5
  4034d4:	f000 80a7 	beq.w	403626 <__adddf3+0x1da>
  4034d8:	f1a4 0401 	sub.w	r4, r4, #1
  4034dc:	f1d5 0e20 	rsbs	lr, r5, #32
  4034e0:	db0d      	blt.n	4034fe <__adddf3+0xb2>
  4034e2:	fa02 fc0e 	lsl.w	ip, r2, lr
  4034e6:	fa22 f205 	lsr.w	r2, r2, r5
  4034ea:	1880      	adds	r0, r0, r2
  4034ec:	f141 0100 	adc.w	r1, r1, #0
  4034f0:	fa03 f20e 	lsl.w	r2, r3, lr
  4034f4:	1880      	adds	r0, r0, r2
  4034f6:	fa43 f305 	asr.w	r3, r3, r5
  4034fa:	4159      	adcs	r1, r3
  4034fc:	e00e      	b.n	40351c <__adddf3+0xd0>
  4034fe:	f1a5 0520 	sub.w	r5, r5, #32
  403502:	f10e 0e20 	add.w	lr, lr, #32
  403506:	2a01      	cmp	r2, #1
  403508:	fa03 fc0e 	lsl.w	ip, r3, lr
  40350c:	bf28      	it	cs
  40350e:	f04c 0c02 	orrcs.w	ip, ip, #2
  403512:	fa43 f305 	asr.w	r3, r3, r5
  403516:	18c0      	adds	r0, r0, r3
  403518:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40351c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403520:	d507      	bpl.n	403532 <__adddf3+0xe6>
  403522:	f04f 0e00 	mov.w	lr, #0
  403526:	f1dc 0c00 	rsbs	ip, ip, #0
  40352a:	eb7e 0000 	sbcs.w	r0, lr, r0
  40352e:	eb6e 0101 	sbc.w	r1, lr, r1
  403532:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  403536:	d31b      	bcc.n	403570 <__adddf3+0x124>
  403538:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40353c:	d30c      	bcc.n	403558 <__adddf3+0x10c>
  40353e:	0849      	lsrs	r1, r1, #1
  403540:	ea5f 0030 	movs.w	r0, r0, rrx
  403544:	ea4f 0c3c 	mov.w	ip, ip, rrx
  403548:	f104 0401 	add.w	r4, r4, #1
  40354c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  403550:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  403554:	f080 809a 	bcs.w	40368c <__adddf3+0x240>
  403558:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40355c:	bf08      	it	eq
  40355e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403562:	f150 0000 	adcs.w	r0, r0, #0
  403566:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40356a:	ea41 0105 	orr.w	r1, r1, r5
  40356e:	bd30      	pop	{r4, r5, pc}
  403570:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  403574:	4140      	adcs	r0, r0
  403576:	eb41 0101 	adc.w	r1, r1, r1
  40357a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40357e:	f1a4 0401 	sub.w	r4, r4, #1
  403582:	d1e9      	bne.n	403558 <__adddf3+0x10c>
  403584:	f091 0f00 	teq	r1, #0
  403588:	bf04      	itt	eq
  40358a:	4601      	moveq	r1, r0
  40358c:	2000      	moveq	r0, #0
  40358e:	fab1 f381 	clz	r3, r1
  403592:	bf08      	it	eq
  403594:	3320      	addeq	r3, #32
  403596:	f1a3 030b 	sub.w	r3, r3, #11
  40359a:	f1b3 0220 	subs.w	r2, r3, #32
  40359e:	da0c      	bge.n	4035ba <__adddf3+0x16e>
  4035a0:	320c      	adds	r2, #12
  4035a2:	dd08      	ble.n	4035b6 <__adddf3+0x16a>
  4035a4:	f102 0c14 	add.w	ip, r2, #20
  4035a8:	f1c2 020c 	rsb	r2, r2, #12
  4035ac:	fa01 f00c 	lsl.w	r0, r1, ip
  4035b0:	fa21 f102 	lsr.w	r1, r1, r2
  4035b4:	e00c      	b.n	4035d0 <__adddf3+0x184>
  4035b6:	f102 0214 	add.w	r2, r2, #20
  4035ba:	bfd8      	it	le
  4035bc:	f1c2 0c20 	rsble	ip, r2, #32
  4035c0:	fa01 f102 	lsl.w	r1, r1, r2
  4035c4:	fa20 fc0c 	lsr.w	ip, r0, ip
  4035c8:	bfdc      	itt	le
  4035ca:	ea41 010c 	orrle.w	r1, r1, ip
  4035ce:	4090      	lslle	r0, r2
  4035d0:	1ae4      	subs	r4, r4, r3
  4035d2:	bfa2      	ittt	ge
  4035d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4035d8:	4329      	orrge	r1, r5
  4035da:	bd30      	popge	{r4, r5, pc}
  4035dc:	ea6f 0404 	mvn.w	r4, r4
  4035e0:	3c1f      	subs	r4, #31
  4035e2:	da1c      	bge.n	40361e <__adddf3+0x1d2>
  4035e4:	340c      	adds	r4, #12
  4035e6:	dc0e      	bgt.n	403606 <__adddf3+0x1ba>
  4035e8:	f104 0414 	add.w	r4, r4, #20
  4035ec:	f1c4 0220 	rsb	r2, r4, #32
  4035f0:	fa20 f004 	lsr.w	r0, r0, r4
  4035f4:	fa01 f302 	lsl.w	r3, r1, r2
  4035f8:	ea40 0003 	orr.w	r0, r0, r3
  4035fc:	fa21 f304 	lsr.w	r3, r1, r4
  403600:	ea45 0103 	orr.w	r1, r5, r3
  403604:	bd30      	pop	{r4, r5, pc}
  403606:	f1c4 040c 	rsb	r4, r4, #12
  40360a:	f1c4 0220 	rsb	r2, r4, #32
  40360e:	fa20 f002 	lsr.w	r0, r0, r2
  403612:	fa01 f304 	lsl.w	r3, r1, r4
  403616:	ea40 0003 	orr.w	r0, r0, r3
  40361a:	4629      	mov	r1, r5
  40361c:	bd30      	pop	{r4, r5, pc}
  40361e:	fa21 f004 	lsr.w	r0, r1, r4
  403622:	4629      	mov	r1, r5
  403624:	bd30      	pop	{r4, r5, pc}
  403626:	f094 0f00 	teq	r4, #0
  40362a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40362e:	bf06      	itte	eq
  403630:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  403634:	3401      	addeq	r4, #1
  403636:	3d01      	subne	r5, #1
  403638:	e74e      	b.n	4034d8 <__adddf3+0x8c>
  40363a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40363e:	bf18      	it	ne
  403640:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403644:	d029      	beq.n	40369a <__adddf3+0x24e>
  403646:	ea94 0f05 	teq	r4, r5
  40364a:	bf08      	it	eq
  40364c:	ea90 0f02 	teqeq	r0, r2
  403650:	d005      	beq.n	40365e <__adddf3+0x212>
  403652:	ea54 0c00 	orrs.w	ip, r4, r0
  403656:	bf04      	itt	eq
  403658:	4619      	moveq	r1, r3
  40365a:	4610      	moveq	r0, r2
  40365c:	bd30      	pop	{r4, r5, pc}
  40365e:	ea91 0f03 	teq	r1, r3
  403662:	bf1e      	ittt	ne
  403664:	2100      	movne	r1, #0
  403666:	2000      	movne	r0, #0
  403668:	bd30      	popne	{r4, r5, pc}
  40366a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40366e:	d105      	bne.n	40367c <__adddf3+0x230>
  403670:	0040      	lsls	r0, r0, #1
  403672:	4149      	adcs	r1, r1
  403674:	bf28      	it	cs
  403676:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40367a:	bd30      	pop	{r4, r5, pc}
  40367c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  403680:	bf3c      	itt	cc
  403682:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  403686:	bd30      	popcc	{r4, r5, pc}
  403688:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40368c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  403690:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403694:	f04f 0000 	mov.w	r0, #0
  403698:	bd30      	pop	{r4, r5, pc}
  40369a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40369e:	bf1a      	itte	ne
  4036a0:	4619      	movne	r1, r3
  4036a2:	4610      	movne	r0, r2
  4036a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4036a8:	bf1c      	itt	ne
  4036aa:	460b      	movne	r3, r1
  4036ac:	4602      	movne	r2, r0
  4036ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4036b2:	bf06      	itte	eq
  4036b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4036b8:	ea91 0f03 	teqeq	r1, r3
  4036bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4036c0:	bd30      	pop	{r4, r5, pc}
  4036c2:	bf00      	nop

004036c4 <__aeabi_ui2d>:
  4036c4:	f090 0f00 	teq	r0, #0
  4036c8:	bf04      	itt	eq
  4036ca:	2100      	moveq	r1, #0
  4036cc:	4770      	bxeq	lr
  4036ce:	b530      	push	{r4, r5, lr}
  4036d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4036d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4036d8:	f04f 0500 	mov.w	r5, #0
  4036dc:	f04f 0100 	mov.w	r1, #0
  4036e0:	e750      	b.n	403584 <__adddf3+0x138>
  4036e2:	bf00      	nop

004036e4 <__aeabi_i2d>:
  4036e4:	f090 0f00 	teq	r0, #0
  4036e8:	bf04      	itt	eq
  4036ea:	2100      	moveq	r1, #0
  4036ec:	4770      	bxeq	lr
  4036ee:	b530      	push	{r4, r5, lr}
  4036f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4036f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4036f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4036fc:	bf48      	it	mi
  4036fe:	4240      	negmi	r0, r0
  403700:	f04f 0100 	mov.w	r1, #0
  403704:	e73e      	b.n	403584 <__adddf3+0x138>
  403706:	bf00      	nop

00403708 <__aeabi_f2d>:
  403708:	0042      	lsls	r2, r0, #1
  40370a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40370e:	ea4f 0131 	mov.w	r1, r1, rrx
  403712:	ea4f 7002 	mov.w	r0, r2, lsl #28
  403716:	bf1f      	itttt	ne
  403718:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40371c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403720:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  403724:	4770      	bxne	lr
  403726:	f092 0f00 	teq	r2, #0
  40372a:	bf14      	ite	ne
  40372c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403730:	4770      	bxeq	lr
  403732:	b530      	push	{r4, r5, lr}
  403734:	f44f 7460 	mov.w	r4, #896	; 0x380
  403738:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40373c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403740:	e720      	b.n	403584 <__adddf3+0x138>
  403742:	bf00      	nop

00403744 <__aeabi_ul2d>:
  403744:	ea50 0201 	orrs.w	r2, r0, r1
  403748:	bf08      	it	eq
  40374a:	4770      	bxeq	lr
  40374c:	b530      	push	{r4, r5, lr}
  40374e:	f04f 0500 	mov.w	r5, #0
  403752:	e00a      	b.n	40376a <__aeabi_l2d+0x16>

00403754 <__aeabi_l2d>:
  403754:	ea50 0201 	orrs.w	r2, r0, r1
  403758:	bf08      	it	eq
  40375a:	4770      	bxeq	lr
  40375c:	b530      	push	{r4, r5, lr}
  40375e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  403762:	d502      	bpl.n	40376a <__aeabi_l2d+0x16>
  403764:	4240      	negs	r0, r0
  403766:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40376a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40376e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  403772:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  403776:	f43f aedc 	beq.w	403532 <__adddf3+0xe6>
  40377a:	f04f 0203 	mov.w	r2, #3
  40377e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  403782:	bf18      	it	ne
  403784:	3203      	addne	r2, #3
  403786:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40378a:	bf18      	it	ne
  40378c:	3203      	addne	r2, #3
  40378e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  403792:	f1c2 0320 	rsb	r3, r2, #32
  403796:	fa00 fc03 	lsl.w	ip, r0, r3
  40379a:	fa20 f002 	lsr.w	r0, r0, r2
  40379e:	fa01 fe03 	lsl.w	lr, r1, r3
  4037a2:	ea40 000e 	orr.w	r0, r0, lr
  4037a6:	fa21 f102 	lsr.w	r1, r1, r2
  4037aa:	4414      	add	r4, r2
  4037ac:	e6c1      	b.n	403532 <__adddf3+0xe6>
  4037ae:	bf00      	nop

004037b0 <__aeabi_dmul>:
  4037b0:	b570      	push	{r4, r5, r6, lr}
  4037b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4037b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4037ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4037be:	bf1d      	ittte	ne
  4037c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4037c4:	ea94 0f0c 	teqne	r4, ip
  4037c8:	ea95 0f0c 	teqne	r5, ip
  4037cc:	f000 f8de 	bleq	40398c <__aeabi_dmul+0x1dc>
  4037d0:	442c      	add	r4, r5
  4037d2:	ea81 0603 	eor.w	r6, r1, r3
  4037d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4037da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4037de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4037e2:	bf18      	it	ne
  4037e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4037e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4037ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4037f0:	d038      	beq.n	403864 <__aeabi_dmul+0xb4>
  4037f2:	fba0 ce02 	umull	ip, lr, r0, r2
  4037f6:	f04f 0500 	mov.w	r5, #0
  4037fa:	fbe1 e502 	umlal	lr, r5, r1, r2
  4037fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  403802:	fbe0 e503 	umlal	lr, r5, r0, r3
  403806:	f04f 0600 	mov.w	r6, #0
  40380a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40380e:	f09c 0f00 	teq	ip, #0
  403812:	bf18      	it	ne
  403814:	f04e 0e01 	orrne.w	lr, lr, #1
  403818:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40381c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  403820:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  403824:	d204      	bcs.n	403830 <__aeabi_dmul+0x80>
  403826:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40382a:	416d      	adcs	r5, r5
  40382c:	eb46 0606 	adc.w	r6, r6, r6
  403830:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  403834:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  403838:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40383c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  403840:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  403844:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403848:	bf88      	it	hi
  40384a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40384e:	d81e      	bhi.n	40388e <__aeabi_dmul+0xde>
  403850:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  403854:	bf08      	it	eq
  403856:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40385a:	f150 0000 	adcs.w	r0, r0, #0
  40385e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403862:	bd70      	pop	{r4, r5, r6, pc}
  403864:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  403868:	ea46 0101 	orr.w	r1, r6, r1
  40386c:	ea40 0002 	orr.w	r0, r0, r2
  403870:	ea81 0103 	eor.w	r1, r1, r3
  403874:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  403878:	bfc2      	ittt	gt
  40387a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40387e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403882:	bd70      	popgt	{r4, r5, r6, pc}
  403884:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403888:	f04f 0e00 	mov.w	lr, #0
  40388c:	3c01      	subs	r4, #1
  40388e:	f300 80ab 	bgt.w	4039e8 <__aeabi_dmul+0x238>
  403892:	f114 0f36 	cmn.w	r4, #54	; 0x36
  403896:	bfde      	ittt	le
  403898:	2000      	movle	r0, #0
  40389a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40389e:	bd70      	pople	{r4, r5, r6, pc}
  4038a0:	f1c4 0400 	rsb	r4, r4, #0
  4038a4:	3c20      	subs	r4, #32
  4038a6:	da35      	bge.n	403914 <__aeabi_dmul+0x164>
  4038a8:	340c      	adds	r4, #12
  4038aa:	dc1b      	bgt.n	4038e4 <__aeabi_dmul+0x134>
  4038ac:	f104 0414 	add.w	r4, r4, #20
  4038b0:	f1c4 0520 	rsb	r5, r4, #32
  4038b4:	fa00 f305 	lsl.w	r3, r0, r5
  4038b8:	fa20 f004 	lsr.w	r0, r0, r4
  4038bc:	fa01 f205 	lsl.w	r2, r1, r5
  4038c0:	ea40 0002 	orr.w	r0, r0, r2
  4038c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4038c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4038cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4038d0:	fa21 f604 	lsr.w	r6, r1, r4
  4038d4:	eb42 0106 	adc.w	r1, r2, r6
  4038d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4038dc:	bf08      	it	eq
  4038de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4038e2:	bd70      	pop	{r4, r5, r6, pc}
  4038e4:	f1c4 040c 	rsb	r4, r4, #12
  4038e8:	f1c4 0520 	rsb	r5, r4, #32
  4038ec:	fa00 f304 	lsl.w	r3, r0, r4
  4038f0:	fa20 f005 	lsr.w	r0, r0, r5
  4038f4:	fa01 f204 	lsl.w	r2, r1, r4
  4038f8:	ea40 0002 	orr.w	r0, r0, r2
  4038fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403900:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403904:	f141 0100 	adc.w	r1, r1, #0
  403908:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40390c:	bf08      	it	eq
  40390e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403912:	bd70      	pop	{r4, r5, r6, pc}
  403914:	f1c4 0520 	rsb	r5, r4, #32
  403918:	fa00 f205 	lsl.w	r2, r0, r5
  40391c:	ea4e 0e02 	orr.w	lr, lr, r2
  403920:	fa20 f304 	lsr.w	r3, r0, r4
  403924:	fa01 f205 	lsl.w	r2, r1, r5
  403928:	ea43 0302 	orr.w	r3, r3, r2
  40392c:	fa21 f004 	lsr.w	r0, r1, r4
  403930:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403934:	fa21 f204 	lsr.w	r2, r1, r4
  403938:	ea20 0002 	bic.w	r0, r0, r2
  40393c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  403940:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403944:	bf08      	it	eq
  403946:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40394a:	bd70      	pop	{r4, r5, r6, pc}
  40394c:	f094 0f00 	teq	r4, #0
  403950:	d10f      	bne.n	403972 <__aeabi_dmul+0x1c2>
  403952:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  403956:	0040      	lsls	r0, r0, #1
  403958:	eb41 0101 	adc.w	r1, r1, r1
  40395c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403960:	bf08      	it	eq
  403962:	3c01      	subeq	r4, #1
  403964:	d0f7      	beq.n	403956 <__aeabi_dmul+0x1a6>
  403966:	ea41 0106 	orr.w	r1, r1, r6
  40396a:	f095 0f00 	teq	r5, #0
  40396e:	bf18      	it	ne
  403970:	4770      	bxne	lr
  403972:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  403976:	0052      	lsls	r2, r2, #1
  403978:	eb43 0303 	adc.w	r3, r3, r3
  40397c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  403980:	bf08      	it	eq
  403982:	3d01      	subeq	r5, #1
  403984:	d0f7      	beq.n	403976 <__aeabi_dmul+0x1c6>
  403986:	ea43 0306 	orr.w	r3, r3, r6
  40398a:	4770      	bx	lr
  40398c:	ea94 0f0c 	teq	r4, ip
  403990:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403994:	bf18      	it	ne
  403996:	ea95 0f0c 	teqne	r5, ip
  40399a:	d00c      	beq.n	4039b6 <__aeabi_dmul+0x206>
  40399c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4039a0:	bf18      	it	ne
  4039a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4039a6:	d1d1      	bne.n	40394c <__aeabi_dmul+0x19c>
  4039a8:	ea81 0103 	eor.w	r1, r1, r3
  4039ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4039b0:	f04f 0000 	mov.w	r0, #0
  4039b4:	bd70      	pop	{r4, r5, r6, pc}
  4039b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4039ba:	bf06      	itte	eq
  4039bc:	4610      	moveq	r0, r2
  4039be:	4619      	moveq	r1, r3
  4039c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4039c4:	d019      	beq.n	4039fa <__aeabi_dmul+0x24a>
  4039c6:	ea94 0f0c 	teq	r4, ip
  4039ca:	d102      	bne.n	4039d2 <__aeabi_dmul+0x222>
  4039cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4039d0:	d113      	bne.n	4039fa <__aeabi_dmul+0x24a>
  4039d2:	ea95 0f0c 	teq	r5, ip
  4039d6:	d105      	bne.n	4039e4 <__aeabi_dmul+0x234>
  4039d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4039dc:	bf1c      	itt	ne
  4039de:	4610      	movne	r0, r2
  4039e0:	4619      	movne	r1, r3
  4039e2:	d10a      	bne.n	4039fa <__aeabi_dmul+0x24a>
  4039e4:	ea81 0103 	eor.w	r1, r1, r3
  4039e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4039ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4039f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4039f4:	f04f 0000 	mov.w	r0, #0
  4039f8:	bd70      	pop	{r4, r5, r6, pc}
  4039fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4039fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  403a02:	bd70      	pop	{r4, r5, r6, pc}

00403a04 <__aeabi_ddiv>:
  403a04:	b570      	push	{r4, r5, r6, lr}
  403a06:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403a0a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403a0e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403a12:	bf1d      	ittte	ne
  403a14:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403a18:	ea94 0f0c 	teqne	r4, ip
  403a1c:	ea95 0f0c 	teqne	r5, ip
  403a20:	f000 f8a7 	bleq	403b72 <__aeabi_ddiv+0x16e>
  403a24:	eba4 0405 	sub.w	r4, r4, r5
  403a28:	ea81 0e03 	eor.w	lr, r1, r3
  403a2c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403a30:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403a34:	f000 8088 	beq.w	403b48 <__aeabi_ddiv+0x144>
  403a38:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403a3c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  403a40:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  403a44:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  403a48:	ea4f 2202 	mov.w	r2, r2, lsl #8
  403a4c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  403a50:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  403a54:	ea4f 2600 	mov.w	r6, r0, lsl #8
  403a58:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  403a5c:	429d      	cmp	r5, r3
  403a5e:	bf08      	it	eq
  403a60:	4296      	cmpeq	r6, r2
  403a62:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  403a66:	f504 7440 	add.w	r4, r4, #768	; 0x300
  403a6a:	d202      	bcs.n	403a72 <__aeabi_ddiv+0x6e>
  403a6c:	085b      	lsrs	r3, r3, #1
  403a6e:	ea4f 0232 	mov.w	r2, r2, rrx
  403a72:	1ab6      	subs	r6, r6, r2
  403a74:	eb65 0503 	sbc.w	r5, r5, r3
  403a78:	085b      	lsrs	r3, r3, #1
  403a7a:	ea4f 0232 	mov.w	r2, r2, rrx
  403a7e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  403a82:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  403a86:	ebb6 0e02 	subs.w	lr, r6, r2
  403a8a:	eb75 0e03 	sbcs.w	lr, r5, r3
  403a8e:	bf22      	ittt	cs
  403a90:	1ab6      	subcs	r6, r6, r2
  403a92:	4675      	movcs	r5, lr
  403a94:	ea40 000c 	orrcs.w	r0, r0, ip
  403a98:	085b      	lsrs	r3, r3, #1
  403a9a:	ea4f 0232 	mov.w	r2, r2, rrx
  403a9e:	ebb6 0e02 	subs.w	lr, r6, r2
  403aa2:	eb75 0e03 	sbcs.w	lr, r5, r3
  403aa6:	bf22      	ittt	cs
  403aa8:	1ab6      	subcs	r6, r6, r2
  403aaa:	4675      	movcs	r5, lr
  403aac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  403ab0:	085b      	lsrs	r3, r3, #1
  403ab2:	ea4f 0232 	mov.w	r2, r2, rrx
  403ab6:	ebb6 0e02 	subs.w	lr, r6, r2
  403aba:	eb75 0e03 	sbcs.w	lr, r5, r3
  403abe:	bf22      	ittt	cs
  403ac0:	1ab6      	subcs	r6, r6, r2
  403ac2:	4675      	movcs	r5, lr
  403ac4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  403ac8:	085b      	lsrs	r3, r3, #1
  403aca:	ea4f 0232 	mov.w	r2, r2, rrx
  403ace:	ebb6 0e02 	subs.w	lr, r6, r2
  403ad2:	eb75 0e03 	sbcs.w	lr, r5, r3
  403ad6:	bf22      	ittt	cs
  403ad8:	1ab6      	subcs	r6, r6, r2
  403ada:	4675      	movcs	r5, lr
  403adc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  403ae0:	ea55 0e06 	orrs.w	lr, r5, r6
  403ae4:	d018      	beq.n	403b18 <__aeabi_ddiv+0x114>
  403ae6:	ea4f 1505 	mov.w	r5, r5, lsl #4
  403aea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  403aee:	ea4f 1606 	mov.w	r6, r6, lsl #4
  403af2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  403af6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  403afa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  403afe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  403b02:	d1c0      	bne.n	403a86 <__aeabi_ddiv+0x82>
  403b04:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403b08:	d10b      	bne.n	403b22 <__aeabi_ddiv+0x11e>
  403b0a:	ea41 0100 	orr.w	r1, r1, r0
  403b0e:	f04f 0000 	mov.w	r0, #0
  403b12:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  403b16:	e7b6      	b.n	403a86 <__aeabi_ddiv+0x82>
  403b18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403b1c:	bf04      	itt	eq
  403b1e:	4301      	orreq	r1, r0
  403b20:	2000      	moveq	r0, #0
  403b22:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  403b26:	bf88      	it	hi
  403b28:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403b2c:	f63f aeaf 	bhi.w	40388e <__aeabi_dmul+0xde>
  403b30:	ebb5 0c03 	subs.w	ip, r5, r3
  403b34:	bf04      	itt	eq
  403b36:	ebb6 0c02 	subseq.w	ip, r6, r2
  403b3a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403b3e:	f150 0000 	adcs.w	r0, r0, #0
  403b42:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  403b46:	bd70      	pop	{r4, r5, r6, pc}
  403b48:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  403b4c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  403b50:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  403b54:	bfc2      	ittt	gt
  403b56:	ebd4 050c 	rsbsgt	r5, r4, ip
  403b5a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  403b5e:	bd70      	popgt	{r4, r5, r6, pc}
  403b60:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403b64:	f04f 0e00 	mov.w	lr, #0
  403b68:	3c01      	subs	r4, #1
  403b6a:	e690      	b.n	40388e <__aeabi_dmul+0xde>
  403b6c:	ea45 0e06 	orr.w	lr, r5, r6
  403b70:	e68d      	b.n	40388e <__aeabi_dmul+0xde>
  403b72:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  403b76:	ea94 0f0c 	teq	r4, ip
  403b7a:	bf08      	it	eq
  403b7c:	ea95 0f0c 	teqeq	r5, ip
  403b80:	f43f af3b 	beq.w	4039fa <__aeabi_dmul+0x24a>
  403b84:	ea94 0f0c 	teq	r4, ip
  403b88:	d10a      	bne.n	403ba0 <__aeabi_ddiv+0x19c>
  403b8a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  403b8e:	f47f af34 	bne.w	4039fa <__aeabi_dmul+0x24a>
  403b92:	ea95 0f0c 	teq	r5, ip
  403b96:	f47f af25 	bne.w	4039e4 <__aeabi_dmul+0x234>
  403b9a:	4610      	mov	r0, r2
  403b9c:	4619      	mov	r1, r3
  403b9e:	e72c      	b.n	4039fa <__aeabi_dmul+0x24a>
  403ba0:	ea95 0f0c 	teq	r5, ip
  403ba4:	d106      	bne.n	403bb4 <__aeabi_ddiv+0x1b0>
  403ba6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403baa:	f43f aefd 	beq.w	4039a8 <__aeabi_dmul+0x1f8>
  403bae:	4610      	mov	r0, r2
  403bb0:	4619      	mov	r1, r3
  403bb2:	e722      	b.n	4039fa <__aeabi_dmul+0x24a>
  403bb4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  403bb8:	bf18      	it	ne
  403bba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403bbe:	f47f aec5 	bne.w	40394c <__aeabi_dmul+0x19c>
  403bc2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  403bc6:	f47f af0d 	bne.w	4039e4 <__aeabi_dmul+0x234>
  403bca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  403bce:	f47f aeeb 	bne.w	4039a8 <__aeabi_dmul+0x1f8>
  403bd2:	e712      	b.n	4039fa <__aeabi_dmul+0x24a>

00403bd4 <__gedf2>:
  403bd4:	f04f 3cff 	mov.w	ip, #4294967295
  403bd8:	e006      	b.n	403be8 <__cmpdf2+0x4>
  403bda:	bf00      	nop

00403bdc <__ledf2>:
  403bdc:	f04f 0c01 	mov.w	ip, #1
  403be0:	e002      	b.n	403be8 <__cmpdf2+0x4>
  403be2:	bf00      	nop

00403be4 <__cmpdf2>:
  403be4:	f04f 0c01 	mov.w	ip, #1
  403be8:	f84d cd04 	str.w	ip, [sp, #-4]!
  403bec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403bf0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403bf4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  403bf8:	bf18      	it	ne
  403bfa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  403bfe:	d01b      	beq.n	403c38 <__cmpdf2+0x54>
  403c00:	b001      	add	sp, #4
  403c02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  403c06:	bf0c      	ite	eq
  403c08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  403c0c:	ea91 0f03 	teqne	r1, r3
  403c10:	bf02      	ittt	eq
  403c12:	ea90 0f02 	teqeq	r0, r2
  403c16:	2000      	moveq	r0, #0
  403c18:	4770      	bxeq	lr
  403c1a:	f110 0f00 	cmn.w	r0, #0
  403c1e:	ea91 0f03 	teq	r1, r3
  403c22:	bf58      	it	pl
  403c24:	4299      	cmppl	r1, r3
  403c26:	bf08      	it	eq
  403c28:	4290      	cmpeq	r0, r2
  403c2a:	bf2c      	ite	cs
  403c2c:	17d8      	asrcs	r0, r3, #31
  403c2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  403c32:	f040 0001 	orr.w	r0, r0, #1
  403c36:	4770      	bx	lr
  403c38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403c3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403c40:	d102      	bne.n	403c48 <__cmpdf2+0x64>
  403c42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  403c46:	d107      	bne.n	403c58 <__cmpdf2+0x74>
  403c48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  403c4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403c50:	d1d6      	bne.n	403c00 <__cmpdf2+0x1c>
  403c52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  403c56:	d0d3      	beq.n	403c00 <__cmpdf2+0x1c>
  403c58:	f85d 0b04 	ldr.w	r0, [sp], #4
  403c5c:	4770      	bx	lr
  403c5e:	bf00      	nop

00403c60 <__aeabi_cdrcmple>:
  403c60:	4684      	mov	ip, r0
  403c62:	4610      	mov	r0, r2
  403c64:	4662      	mov	r2, ip
  403c66:	468c      	mov	ip, r1
  403c68:	4619      	mov	r1, r3
  403c6a:	4663      	mov	r3, ip
  403c6c:	e000      	b.n	403c70 <__aeabi_cdcmpeq>
  403c6e:	bf00      	nop

00403c70 <__aeabi_cdcmpeq>:
  403c70:	b501      	push	{r0, lr}
  403c72:	f7ff ffb7 	bl	403be4 <__cmpdf2>
  403c76:	2800      	cmp	r0, #0
  403c78:	bf48      	it	mi
  403c7a:	f110 0f00 	cmnmi.w	r0, #0
  403c7e:	bd01      	pop	{r0, pc}

00403c80 <__aeabi_dcmpeq>:
  403c80:	f84d ed08 	str.w	lr, [sp, #-8]!
  403c84:	f7ff fff4 	bl	403c70 <__aeabi_cdcmpeq>
  403c88:	bf0c      	ite	eq
  403c8a:	2001      	moveq	r0, #1
  403c8c:	2000      	movne	r0, #0
  403c8e:	f85d fb08 	ldr.w	pc, [sp], #8
  403c92:	bf00      	nop

00403c94 <__aeabi_dcmplt>:
  403c94:	f84d ed08 	str.w	lr, [sp, #-8]!
  403c98:	f7ff ffea 	bl	403c70 <__aeabi_cdcmpeq>
  403c9c:	bf34      	ite	cc
  403c9e:	2001      	movcc	r0, #1
  403ca0:	2000      	movcs	r0, #0
  403ca2:	f85d fb08 	ldr.w	pc, [sp], #8
  403ca6:	bf00      	nop

00403ca8 <__aeabi_dcmple>:
  403ca8:	f84d ed08 	str.w	lr, [sp, #-8]!
  403cac:	f7ff ffe0 	bl	403c70 <__aeabi_cdcmpeq>
  403cb0:	bf94      	ite	ls
  403cb2:	2001      	movls	r0, #1
  403cb4:	2000      	movhi	r0, #0
  403cb6:	f85d fb08 	ldr.w	pc, [sp], #8
  403cba:	bf00      	nop

00403cbc <__aeabi_dcmpge>:
  403cbc:	f84d ed08 	str.w	lr, [sp, #-8]!
  403cc0:	f7ff ffce 	bl	403c60 <__aeabi_cdrcmple>
  403cc4:	bf94      	ite	ls
  403cc6:	2001      	movls	r0, #1
  403cc8:	2000      	movhi	r0, #0
  403cca:	f85d fb08 	ldr.w	pc, [sp], #8
  403cce:	bf00      	nop

00403cd0 <__aeabi_dcmpgt>:
  403cd0:	f84d ed08 	str.w	lr, [sp, #-8]!
  403cd4:	f7ff ffc4 	bl	403c60 <__aeabi_cdrcmple>
  403cd8:	bf34      	ite	cc
  403cda:	2001      	movcc	r0, #1
  403cdc:	2000      	movcs	r0, #0
  403cde:	f85d fb08 	ldr.w	pc, [sp], #8
  403ce2:	bf00      	nop

00403ce4 <__aeabi_dcmpun>:
  403ce4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403ce8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403cec:	d102      	bne.n	403cf4 <__aeabi_dcmpun+0x10>
  403cee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  403cf2:	d10a      	bne.n	403d0a <__aeabi_dcmpun+0x26>
  403cf4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  403cf8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403cfc:	d102      	bne.n	403d04 <__aeabi_dcmpun+0x20>
  403cfe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  403d02:	d102      	bne.n	403d0a <__aeabi_dcmpun+0x26>
  403d04:	f04f 0000 	mov.w	r0, #0
  403d08:	4770      	bx	lr
  403d0a:	f04f 0001 	mov.w	r0, #1
  403d0e:	4770      	bx	lr

00403d10 <__aeabi_d2iz>:
  403d10:	ea4f 0241 	mov.w	r2, r1, lsl #1
  403d14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  403d18:	d215      	bcs.n	403d46 <__aeabi_d2iz+0x36>
  403d1a:	d511      	bpl.n	403d40 <__aeabi_d2iz+0x30>
  403d1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  403d20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  403d24:	d912      	bls.n	403d4c <__aeabi_d2iz+0x3c>
  403d26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  403d2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403d2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  403d32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  403d36:	fa23 f002 	lsr.w	r0, r3, r2
  403d3a:	bf18      	it	ne
  403d3c:	4240      	negne	r0, r0
  403d3e:	4770      	bx	lr
  403d40:	f04f 0000 	mov.w	r0, #0
  403d44:	4770      	bx	lr
  403d46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  403d4a:	d105      	bne.n	403d58 <__aeabi_d2iz+0x48>
  403d4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  403d50:	bf08      	it	eq
  403d52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  403d56:	4770      	bx	lr
  403d58:	f04f 0000 	mov.w	r0, #0
  403d5c:	4770      	bx	lr
  403d5e:	bf00      	nop

00403d60 <__aeabi_d2f>:
  403d60:	ea4f 0241 	mov.w	r2, r1, lsl #1
  403d64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  403d68:	bf24      	itt	cs
  403d6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  403d6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  403d72:	d90d      	bls.n	403d90 <__aeabi_d2f+0x30>
  403d74:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  403d78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  403d7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  403d80:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  403d84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  403d88:	bf08      	it	eq
  403d8a:	f020 0001 	biceq.w	r0, r0, #1
  403d8e:	4770      	bx	lr
  403d90:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  403d94:	d121      	bne.n	403dda <__aeabi_d2f+0x7a>
  403d96:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  403d9a:	bfbc      	itt	lt
  403d9c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  403da0:	4770      	bxlt	lr
  403da2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403da6:	ea4f 5252 	mov.w	r2, r2, lsr #21
  403daa:	f1c2 0218 	rsb	r2, r2, #24
  403dae:	f1c2 0c20 	rsb	ip, r2, #32
  403db2:	fa10 f30c 	lsls.w	r3, r0, ip
  403db6:	fa20 f002 	lsr.w	r0, r0, r2
  403dba:	bf18      	it	ne
  403dbc:	f040 0001 	orrne.w	r0, r0, #1
  403dc0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  403dc4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  403dc8:	fa03 fc0c 	lsl.w	ip, r3, ip
  403dcc:	ea40 000c 	orr.w	r0, r0, ip
  403dd0:	fa23 f302 	lsr.w	r3, r3, r2
  403dd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
  403dd8:	e7cc      	b.n	403d74 <__aeabi_d2f+0x14>
  403dda:	ea7f 5362 	mvns.w	r3, r2, asr #21
  403dde:	d107      	bne.n	403df0 <__aeabi_d2f+0x90>
  403de0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  403de4:	bf1e      	ittt	ne
  403de6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  403dea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  403dee:	4770      	bxne	lr
  403df0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  403df4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  403df8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403dfc:	4770      	bx	lr
  403dfe:	bf00      	nop

00403e00 <__errno>:
  403e00:	4b01      	ldr	r3, [pc, #4]	; (403e08 <__errno+0x8>)
  403e02:	6818      	ldr	r0, [r3, #0]
  403e04:	4770      	bx	lr
  403e06:	bf00      	nop
  403e08:	20400438 	.word	0x20400438

00403e0c <__libc_init_array>:
  403e0c:	b570      	push	{r4, r5, r6, lr}
  403e0e:	4e0f      	ldr	r6, [pc, #60]	; (403e4c <__libc_init_array+0x40>)
  403e10:	4d0f      	ldr	r5, [pc, #60]	; (403e50 <__libc_init_array+0x44>)
  403e12:	1b76      	subs	r6, r6, r5
  403e14:	10b6      	asrs	r6, r6, #2
  403e16:	bf18      	it	ne
  403e18:	2400      	movne	r4, #0
  403e1a:	d005      	beq.n	403e28 <__libc_init_array+0x1c>
  403e1c:	3401      	adds	r4, #1
  403e1e:	f855 3b04 	ldr.w	r3, [r5], #4
  403e22:	4798      	blx	r3
  403e24:	42a6      	cmp	r6, r4
  403e26:	d1f9      	bne.n	403e1c <__libc_init_array+0x10>
  403e28:	4e0a      	ldr	r6, [pc, #40]	; (403e54 <__libc_init_array+0x48>)
  403e2a:	4d0b      	ldr	r5, [pc, #44]	; (403e58 <__libc_init_array+0x4c>)
  403e2c:	1b76      	subs	r6, r6, r5
  403e2e:	f006 f891 	bl	409f54 <_init>
  403e32:	10b6      	asrs	r6, r6, #2
  403e34:	bf18      	it	ne
  403e36:	2400      	movne	r4, #0
  403e38:	d006      	beq.n	403e48 <__libc_init_array+0x3c>
  403e3a:	3401      	adds	r4, #1
  403e3c:	f855 3b04 	ldr.w	r3, [r5], #4
  403e40:	4798      	blx	r3
  403e42:	42a6      	cmp	r6, r4
  403e44:	d1f9      	bne.n	403e3a <__libc_init_array+0x2e>
  403e46:	bd70      	pop	{r4, r5, r6, pc}
  403e48:	bd70      	pop	{r4, r5, r6, pc}
  403e4a:	bf00      	nop
  403e4c:	00409f60 	.word	0x00409f60
  403e50:	00409f60 	.word	0x00409f60
  403e54:	00409f68 	.word	0x00409f68
  403e58:	00409f60 	.word	0x00409f60

00403e5c <iprintf>:
  403e5c:	b40f      	push	{r0, r1, r2, r3}
  403e5e:	b500      	push	{lr}
  403e60:	4907      	ldr	r1, [pc, #28]	; (403e80 <iprintf+0x24>)
  403e62:	b083      	sub	sp, #12
  403e64:	ab04      	add	r3, sp, #16
  403e66:	6808      	ldr	r0, [r1, #0]
  403e68:	f853 2b04 	ldr.w	r2, [r3], #4
  403e6c:	6881      	ldr	r1, [r0, #8]
  403e6e:	9301      	str	r3, [sp, #4]
  403e70:	f001 fd50 	bl	405914 <_vfiprintf_r>
  403e74:	b003      	add	sp, #12
  403e76:	f85d eb04 	ldr.w	lr, [sp], #4
  403e7a:	b004      	add	sp, #16
  403e7c:	4770      	bx	lr
  403e7e:	bf00      	nop
  403e80:	20400438 	.word	0x20400438

00403e84 <memcpy>:
  403e84:	4684      	mov	ip, r0
  403e86:	ea41 0300 	orr.w	r3, r1, r0
  403e8a:	f013 0303 	ands.w	r3, r3, #3
  403e8e:	d16d      	bne.n	403f6c <memcpy+0xe8>
  403e90:	3a40      	subs	r2, #64	; 0x40
  403e92:	d341      	bcc.n	403f18 <memcpy+0x94>
  403e94:	f851 3b04 	ldr.w	r3, [r1], #4
  403e98:	f840 3b04 	str.w	r3, [r0], #4
  403e9c:	f851 3b04 	ldr.w	r3, [r1], #4
  403ea0:	f840 3b04 	str.w	r3, [r0], #4
  403ea4:	f851 3b04 	ldr.w	r3, [r1], #4
  403ea8:	f840 3b04 	str.w	r3, [r0], #4
  403eac:	f851 3b04 	ldr.w	r3, [r1], #4
  403eb0:	f840 3b04 	str.w	r3, [r0], #4
  403eb4:	f851 3b04 	ldr.w	r3, [r1], #4
  403eb8:	f840 3b04 	str.w	r3, [r0], #4
  403ebc:	f851 3b04 	ldr.w	r3, [r1], #4
  403ec0:	f840 3b04 	str.w	r3, [r0], #4
  403ec4:	f851 3b04 	ldr.w	r3, [r1], #4
  403ec8:	f840 3b04 	str.w	r3, [r0], #4
  403ecc:	f851 3b04 	ldr.w	r3, [r1], #4
  403ed0:	f840 3b04 	str.w	r3, [r0], #4
  403ed4:	f851 3b04 	ldr.w	r3, [r1], #4
  403ed8:	f840 3b04 	str.w	r3, [r0], #4
  403edc:	f851 3b04 	ldr.w	r3, [r1], #4
  403ee0:	f840 3b04 	str.w	r3, [r0], #4
  403ee4:	f851 3b04 	ldr.w	r3, [r1], #4
  403ee8:	f840 3b04 	str.w	r3, [r0], #4
  403eec:	f851 3b04 	ldr.w	r3, [r1], #4
  403ef0:	f840 3b04 	str.w	r3, [r0], #4
  403ef4:	f851 3b04 	ldr.w	r3, [r1], #4
  403ef8:	f840 3b04 	str.w	r3, [r0], #4
  403efc:	f851 3b04 	ldr.w	r3, [r1], #4
  403f00:	f840 3b04 	str.w	r3, [r0], #4
  403f04:	f851 3b04 	ldr.w	r3, [r1], #4
  403f08:	f840 3b04 	str.w	r3, [r0], #4
  403f0c:	f851 3b04 	ldr.w	r3, [r1], #4
  403f10:	f840 3b04 	str.w	r3, [r0], #4
  403f14:	3a40      	subs	r2, #64	; 0x40
  403f16:	d2bd      	bcs.n	403e94 <memcpy+0x10>
  403f18:	3230      	adds	r2, #48	; 0x30
  403f1a:	d311      	bcc.n	403f40 <memcpy+0xbc>
  403f1c:	f851 3b04 	ldr.w	r3, [r1], #4
  403f20:	f840 3b04 	str.w	r3, [r0], #4
  403f24:	f851 3b04 	ldr.w	r3, [r1], #4
  403f28:	f840 3b04 	str.w	r3, [r0], #4
  403f2c:	f851 3b04 	ldr.w	r3, [r1], #4
  403f30:	f840 3b04 	str.w	r3, [r0], #4
  403f34:	f851 3b04 	ldr.w	r3, [r1], #4
  403f38:	f840 3b04 	str.w	r3, [r0], #4
  403f3c:	3a10      	subs	r2, #16
  403f3e:	d2ed      	bcs.n	403f1c <memcpy+0x98>
  403f40:	320c      	adds	r2, #12
  403f42:	d305      	bcc.n	403f50 <memcpy+0xcc>
  403f44:	f851 3b04 	ldr.w	r3, [r1], #4
  403f48:	f840 3b04 	str.w	r3, [r0], #4
  403f4c:	3a04      	subs	r2, #4
  403f4e:	d2f9      	bcs.n	403f44 <memcpy+0xc0>
  403f50:	3204      	adds	r2, #4
  403f52:	d008      	beq.n	403f66 <memcpy+0xe2>
  403f54:	07d2      	lsls	r2, r2, #31
  403f56:	bf1c      	itt	ne
  403f58:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403f5c:	f800 3b01 	strbne.w	r3, [r0], #1
  403f60:	d301      	bcc.n	403f66 <memcpy+0xe2>
  403f62:	880b      	ldrh	r3, [r1, #0]
  403f64:	8003      	strh	r3, [r0, #0]
  403f66:	4660      	mov	r0, ip
  403f68:	4770      	bx	lr
  403f6a:	bf00      	nop
  403f6c:	2a08      	cmp	r2, #8
  403f6e:	d313      	bcc.n	403f98 <memcpy+0x114>
  403f70:	078b      	lsls	r3, r1, #30
  403f72:	d08d      	beq.n	403e90 <memcpy+0xc>
  403f74:	f010 0303 	ands.w	r3, r0, #3
  403f78:	d08a      	beq.n	403e90 <memcpy+0xc>
  403f7a:	f1c3 0304 	rsb	r3, r3, #4
  403f7e:	1ad2      	subs	r2, r2, r3
  403f80:	07db      	lsls	r3, r3, #31
  403f82:	bf1c      	itt	ne
  403f84:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403f88:	f800 3b01 	strbne.w	r3, [r0], #1
  403f8c:	d380      	bcc.n	403e90 <memcpy+0xc>
  403f8e:	f831 3b02 	ldrh.w	r3, [r1], #2
  403f92:	f820 3b02 	strh.w	r3, [r0], #2
  403f96:	e77b      	b.n	403e90 <memcpy+0xc>
  403f98:	3a04      	subs	r2, #4
  403f9a:	d3d9      	bcc.n	403f50 <memcpy+0xcc>
  403f9c:	3a01      	subs	r2, #1
  403f9e:	f811 3b01 	ldrb.w	r3, [r1], #1
  403fa2:	f800 3b01 	strb.w	r3, [r0], #1
  403fa6:	d2f9      	bcs.n	403f9c <memcpy+0x118>
  403fa8:	780b      	ldrb	r3, [r1, #0]
  403faa:	7003      	strb	r3, [r0, #0]
  403fac:	784b      	ldrb	r3, [r1, #1]
  403fae:	7043      	strb	r3, [r0, #1]
  403fb0:	788b      	ldrb	r3, [r1, #2]
  403fb2:	7083      	strb	r3, [r0, #2]
  403fb4:	4660      	mov	r0, ip
  403fb6:	4770      	bx	lr

00403fb8 <memset>:
  403fb8:	b470      	push	{r4, r5, r6}
  403fba:	0784      	lsls	r4, r0, #30
  403fbc:	d046      	beq.n	40404c <memset+0x94>
  403fbe:	1e54      	subs	r4, r2, #1
  403fc0:	2a00      	cmp	r2, #0
  403fc2:	d041      	beq.n	404048 <memset+0x90>
  403fc4:	b2cd      	uxtb	r5, r1
  403fc6:	4603      	mov	r3, r0
  403fc8:	e002      	b.n	403fd0 <memset+0x18>
  403fca:	1e62      	subs	r2, r4, #1
  403fcc:	b3e4      	cbz	r4, 404048 <memset+0x90>
  403fce:	4614      	mov	r4, r2
  403fd0:	f803 5b01 	strb.w	r5, [r3], #1
  403fd4:	079a      	lsls	r2, r3, #30
  403fd6:	d1f8      	bne.n	403fca <memset+0x12>
  403fd8:	2c03      	cmp	r4, #3
  403fda:	d92e      	bls.n	40403a <memset+0x82>
  403fdc:	b2cd      	uxtb	r5, r1
  403fde:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403fe2:	2c0f      	cmp	r4, #15
  403fe4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403fe8:	d919      	bls.n	40401e <memset+0x66>
  403fea:	f103 0210 	add.w	r2, r3, #16
  403fee:	4626      	mov	r6, r4
  403ff0:	3e10      	subs	r6, #16
  403ff2:	2e0f      	cmp	r6, #15
  403ff4:	f842 5c10 	str.w	r5, [r2, #-16]
  403ff8:	f842 5c0c 	str.w	r5, [r2, #-12]
  403ffc:	f842 5c08 	str.w	r5, [r2, #-8]
  404000:	f842 5c04 	str.w	r5, [r2, #-4]
  404004:	f102 0210 	add.w	r2, r2, #16
  404008:	d8f2      	bhi.n	403ff0 <memset+0x38>
  40400a:	f1a4 0210 	sub.w	r2, r4, #16
  40400e:	f022 020f 	bic.w	r2, r2, #15
  404012:	f004 040f 	and.w	r4, r4, #15
  404016:	3210      	adds	r2, #16
  404018:	2c03      	cmp	r4, #3
  40401a:	4413      	add	r3, r2
  40401c:	d90d      	bls.n	40403a <memset+0x82>
  40401e:	461e      	mov	r6, r3
  404020:	4622      	mov	r2, r4
  404022:	3a04      	subs	r2, #4
  404024:	2a03      	cmp	r2, #3
  404026:	f846 5b04 	str.w	r5, [r6], #4
  40402a:	d8fa      	bhi.n	404022 <memset+0x6a>
  40402c:	1f22      	subs	r2, r4, #4
  40402e:	f022 0203 	bic.w	r2, r2, #3
  404032:	3204      	adds	r2, #4
  404034:	4413      	add	r3, r2
  404036:	f004 0403 	and.w	r4, r4, #3
  40403a:	b12c      	cbz	r4, 404048 <memset+0x90>
  40403c:	b2c9      	uxtb	r1, r1
  40403e:	441c      	add	r4, r3
  404040:	f803 1b01 	strb.w	r1, [r3], #1
  404044:	42a3      	cmp	r3, r4
  404046:	d1fb      	bne.n	404040 <memset+0x88>
  404048:	bc70      	pop	{r4, r5, r6}
  40404a:	4770      	bx	lr
  40404c:	4614      	mov	r4, r2
  40404e:	4603      	mov	r3, r0
  404050:	e7c2      	b.n	403fd8 <memset+0x20>
  404052:	bf00      	nop

00404054 <setbuf>:
  404054:	2900      	cmp	r1, #0
  404056:	bf0c      	ite	eq
  404058:	2202      	moveq	r2, #2
  40405a:	2200      	movne	r2, #0
  40405c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404060:	f000 b800 	b.w	404064 <setvbuf>

00404064 <setvbuf>:
  404064:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  404068:	4c51      	ldr	r4, [pc, #324]	; (4041b0 <setvbuf+0x14c>)
  40406a:	6825      	ldr	r5, [r4, #0]
  40406c:	b083      	sub	sp, #12
  40406e:	4604      	mov	r4, r0
  404070:	460f      	mov	r7, r1
  404072:	4690      	mov	r8, r2
  404074:	461e      	mov	r6, r3
  404076:	b115      	cbz	r5, 40407e <setvbuf+0x1a>
  404078:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40407a:	2b00      	cmp	r3, #0
  40407c:	d079      	beq.n	404172 <setvbuf+0x10e>
  40407e:	f1b8 0f02 	cmp.w	r8, #2
  404082:	d004      	beq.n	40408e <setvbuf+0x2a>
  404084:	f1b8 0f01 	cmp.w	r8, #1
  404088:	d87f      	bhi.n	40418a <setvbuf+0x126>
  40408a:	2e00      	cmp	r6, #0
  40408c:	db7d      	blt.n	40418a <setvbuf+0x126>
  40408e:	4621      	mov	r1, r4
  404090:	4628      	mov	r0, r5
  404092:	f003 fc4d 	bl	407930 <_fflush_r>
  404096:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404098:	b141      	cbz	r1, 4040ac <setvbuf+0x48>
  40409a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40409e:	4299      	cmp	r1, r3
  4040a0:	d002      	beq.n	4040a8 <setvbuf+0x44>
  4040a2:	4628      	mov	r0, r5
  4040a4:	f003 fda2 	bl	407bec <_free_r>
  4040a8:	2300      	movs	r3, #0
  4040aa:	6323      	str	r3, [r4, #48]	; 0x30
  4040ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4040b0:	2200      	movs	r2, #0
  4040b2:	61a2      	str	r2, [r4, #24]
  4040b4:	6062      	str	r2, [r4, #4]
  4040b6:	061a      	lsls	r2, r3, #24
  4040b8:	d454      	bmi.n	404164 <setvbuf+0x100>
  4040ba:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4040be:	f023 0303 	bic.w	r3, r3, #3
  4040c2:	f1b8 0f02 	cmp.w	r8, #2
  4040c6:	81a3      	strh	r3, [r4, #12]
  4040c8:	d039      	beq.n	40413e <setvbuf+0xda>
  4040ca:	ab01      	add	r3, sp, #4
  4040cc:	466a      	mov	r2, sp
  4040ce:	4621      	mov	r1, r4
  4040d0:	4628      	mov	r0, r5
  4040d2:	f004 f82d 	bl	408130 <__swhatbuf_r>
  4040d6:	89a3      	ldrh	r3, [r4, #12]
  4040d8:	4318      	orrs	r0, r3
  4040da:	81a0      	strh	r0, [r4, #12]
  4040dc:	b326      	cbz	r6, 404128 <setvbuf+0xc4>
  4040de:	b327      	cbz	r7, 40412a <setvbuf+0xc6>
  4040e0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4040e2:	2b00      	cmp	r3, #0
  4040e4:	d04d      	beq.n	404182 <setvbuf+0x11e>
  4040e6:	9b00      	ldr	r3, [sp, #0]
  4040e8:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  4040ec:	6027      	str	r7, [r4, #0]
  4040ee:	429e      	cmp	r6, r3
  4040f0:	bf1c      	itt	ne
  4040f2:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
  4040f6:	81a0      	strhne	r0, [r4, #12]
  4040f8:	f1b8 0f01 	cmp.w	r8, #1
  4040fc:	bf08      	it	eq
  4040fe:	f040 0001 	orreq.w	r0, r0, #1
  404102:	b283      	uxth	r3, r0
  404104:	bf08      	it	eq
  404106:	81a0      	strheq	r0, [r4, #12]
  404108:	f003 0008 	and.w	r0, r3, #8
  40410c:	b280      	uxth	r0, r0
  40410e:	6127      	str	r7, [r4, #16]
  404110:	6166      	str	r6, [r4, #20]
  404112:	b318      	cbz	r0, 40415c <setvbuf+0xf8>
  404114:	f013 0001 	ands.w	r0, r3, #1
  404118:	d02f      	beq.n	40417a <setvbuf+0x116>
  40411a:	2000      	movs	r0, #0
  40411c:	4276      	negs	r6, r6
  40411e:	61a6      	str	r6, [r4, #24]
  404120:	60a0      	str	r0, [r4, #8]
  404122:	b003      	add	sp, #12
  404124:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404128:	9e00      	ldr	r6, [sp, #0]
  40412a:	4630      	mov	r0, r6
  40412c:	f004 f874 	bl	408218 <malloc>
  404130:	4607      	mov	r7, r0
  404132:	b368      	cbz	r0, 404190 <setvbuf+0x12c>
  404134:	89a3      	ldrh	r3, [r4, #12]
  404136:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40413a:	81a3      	strh	r3, [r4, #12]
  40413c:	e7d0      	b.n	4040e0 <setvbuf+0x7c>
  40413e:	2000      	movs	r0, #0
  404140:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404144:	f043 0302 	orr.w	r3, r3, #2
  404148:	2500      	movs	r5, #0
  40414a:	2101      	movs	r1, #1
  40414c:	81a3      	strh	r3, [r4, #12]
  40414e:	60a5      	str	r5, [r4, #8]
  404150:	6022      	str	r2, [r4, #0]
  404152:	6122      	str	r2, [r4, #16]
  404154:	6161      	str	r1, [r4, #20]
  404156:	b003      	add	sp, #12
  404158:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40415c:	60a0      	str	r0, [r4, #8]
  40415e:	b003      	add	sp, #12
  404160:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404164:	6921      	ldr	r1, [r4, #16]
  404166:	4628      	mov	r0, r5
  404168:	f003 fd40 	bl	407bec <_free_r>
  40416c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404170:	e7a3      	b.n	4040ba <setvbuf+0x56>
  404172:	4628      	mov	r0, r5
  404174:	f003 fc70 	bl	407a58 <__sinit>
  404178:	e781      	b.n	40407e <setvbuf+0x1a>
  40417a:	60a6      	str	r6, [r4, #8]
  40417c:	b003      	add	sp, #12
  40417e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404182:	4628      	mov	r0, r5
  404184:	f003 fc68 	bl	407a58 <__sinit>
  404188:	e7ad      	b.n	4040e6 <setvbuf+0x82>
  40418a:	f04f 30ff 	mov.w	r0, #4294967295
  40418e:	e7e2      	b.n	404156 <setvbuf+0xf2>
  404190:	f8dd 9000 	ldr.w	r9, [sp]
  404194:	45b1      	cmp	r9, r6
  404196:	d006      	beq.n	4041a6 <setvbuf+0x142>
  404198:	4648      	mov	r0, r9
  40419a:	f004 f83d 	bl	408218 <malloc>
  40419e:	4607      	mov	r7, r0
  4041a0:	b108      	cbz	r0, 4041a6 <setvbuf+0x142>
  4041a2:	464e      	mov	r6, r9
  4041a4:	e7c6      	b.n	404134 <setvbuf+0xd0>
  4041a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4041aa:	f04f 30ff 	mov.w	r0, #4294967295
  4041ae:	e7c7      	b.n	404140 <setvbuf+0xdc>
  4041b0:	20400438 	.word	0x20400438

004041b4 <sprintf>:
  4041b4:	b40e      	push	{r1, r2, r3}
  4041b6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4041b8:	b09c      	sub	sp, #112	; 0x70
  4041ba:	ab21      	add	r3, sp, #132	; 0x84
  4041bc:	490f      	ldr	r1, [pc, #60]	; (4041fc <sprintf+0x48>)
  4041be:	f853 2b04 	ldr.w	r2, [r3], #4
  4041c2:	9301      	str	r3, [sp, #4]
  4041c4:	4605      	mov	r5, r0
  4041c6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4041ca:	6808      	ldr	r0, [r1, #0]
  4041cc:	9502      	str	r5, [sp, #8]
  4041ce:	f44f 7702 	mov.w	r7, #520	; 0x208
  4041d2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4041d6:	a902      	add	r1, sp, #8
  4041d8:	9506      	str	r5, [sp, #24]
  4041da:	f8ad 7014 	strh.w	r7, [sp, #20]
  4041de:	9404      	str	r4, [sp, #16]
  4041e0:	9407      	str	r4, [sp, #28]
  4041e2:	f8ad 6016 	strh.w	r6, [sp, #22]
  4041e6:	f000 f80b 	bl	404200 <_svfprintf_r>
  4041ea:	9b02      	ldr	r3, [sp, #8]
  4041ec:	2200      	movs	r2, #0
  4041ee:	701a      	strb	r2, [r3, #0]
  4041f0:	b01c      	add	sp, #112	; 0x70
  4041f2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4041f6:	b003      	add	sp, #12
  4041f8:	4770      	bx	lr
  4041fa:	bf00      	nop
  4041fc:	20400438 	.word	0x20400438

00404200 <_svfprintf_r>:
  404200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404204:	b0c1      	sub	sp, #260	; 0x104
  404206:	460c      	mov	r4, r1
  404208:	9109      	str	r1, [sp, #36]	; 0x24
  40420a:	4615      	mov	r5, r2
  40420c:	930e      	str	r3, [sp, #56]	; 0x38
  40420e:	900a      	str	r0, [sp, #40]	; 0x28
  404210:	f003 ff8a 	bl	408128 <_localeconv_r>
  404214:	6803      	ldr	r3, [r0, #0]
  404216:	9317      	str	r3, [sp, #92]	; 0x5c
  404218:	4618      	mov	r0, r3
  40421a:	f005 f8d1 	bl	4093c0 <strlen>
  40421e:	89a3      	ldrh	r3, [r4, #12]
  404220:	9016      	str	r0, [sp, #88]	; 0x58
  404222:	061e      	lsls	r6, r3, #24
  404224:	d503      	bpl.n	40422e <_svfprintf_r+0x2e>
  404226:	6923      	ldr	r3, [r4, #16]
  404228:	2b00      	cmp	r3, #0
  40422a:	f001 8119 	beq.w	405460 <_svfprintf_r+0x1260>
  40422e:	2300      	movs	r3, #0
  404230:	461a      	mov	r2, r3
  404232:	9312      	str	r3, [sp, #72]	; 0x48
  404234:	9325      	str	r3, [sp, #148]	; 0x94
  404236:	9324      	str	r3, [sp, #144]	; 0x90
  404238:	9319      	str	r3, [sp, #100]	; 0x64
  40423a:	930b      	str	r3, [sp, #44]	; 0x2c
  40423c:	f8df a464 	ldr.w	sl, [pc, #1124]	; 4046a4 <_svfprintf_r+0x4a4>
  404240:	9214      	str	r2, [sp, #80]	; 0x50
  404242:	ab30      	add	r3, sp, #192	; 0xc0
  404244:	9323      	str	r3, [sp, #140]	; 0x8c
  404246:	4699      	mov	r9, r3
  404248:	9215      	str	r2, [sp, #84]	; 0x54
  40424a:	46a8      	mov	r8, r5
  40424c:	f898 3000 	ldrb.w	r3, [r8]
  404250:	4644      	mov	r4, r8
  404252:	b1eb      	cbz	r3, 404290 <_svfprintf_r+0x90>
  404254:	2b25      	cmp	r3, #37	; 0x25
  404256:	d102      	bne.n	40425e <_svfprintf_r+0x5e>
  404258:	e01a      	b.n	404290 <_svfprintf_r+0x90>
  40425a:	2b25      	cmp	r3, #37	; 0x25
  40425c:	d003      	beq.n	404266 <_svfprintf_r+0x66>
  40425e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404262:	2b00      	cmp	r3, #0
  404264:	d1f9      	bne.n	40425a <_svfprintf_r+0x5a>
  404266:	ebc8 0504 	rsb	r5, r8, r4
  40426a:	b18d      	cbz	r5, 404290 <_svfprintf_r+0x90>
  40426c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40426e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404270:	f8c9 8000 	str.w	r8, [r9]
  404274:	3301      	adds	r3, #1
  404276:	442a      	add	r2, r5
  404278:	2b07      	cmp	r3, #7
  40427a:	f8c9 5004 	str.w	r5, [r9, #4]
  40427e:	9225      	str	r2, [sp, #148]	; 0x94
  404280:	9324      	str	r3, [sp, #144]	; 0x90
  404282:	f300 80a6 	bgt.w	4043d2 <_svfprintf_r+0x1d2>
  404286:	f109 0908 	add.w	r9, r9, #8
  40428a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40428c:	442b      	add	r3, r5
  40428e:	930b      	str	r3, [sp, #44]	; 0x2c
  404290:	7823      	ldrb	r3, [r4, #0]
  404292:	2b00      	cmp	r3, #0
  404294:	f000 80a6 	beq.w	4043e4 <_svfprintf_r+0x1e4>
  404298:	2300      	movs	r3, #0
  40429a:	461a      	mov	r2, r3
  40429c:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4042a0:	4619      	mov	r1, r3
  4042a2:	930c      	str	r3, [sp, #48]	; 0x30
  4042a4:	9307      	str	r3, [sp, #28]
  4042a6:	f04f 3bff 	mov.w	fp, #4294967295
  4042aa:	7863      	ldrb	r3, [r4, #1]
  4042ac:	f104 0801 	add.w	r8, r4, #1
  4042b0:	465d      	mov	r5, fp
  4042b2:	f108 0801 	add.w	r8, r8, #1
  4042b6:	f1a3 0020 	sub.w	r0, r3, #32
  4042ba:	2858      	cmp	r0, #88	; 0x58
  4042bc:	f200 8425 	bhi.w	404b0a <_svfprintf_r+0x90a>
  4042c0:	e8df f010 	tbh	[pc, r0, lsl #1]
  4042c4:	04230388 	.word	0x04230388
  4042c8:	03900423 	.word	0x03900423
  4042cc:	04230423 	.word	0x04230423
  4042d0:	04230423 	.word	0x04230423
  4042d4:	04230423 	.word	0x04230423
  4042d8:	03a50397 	.word	0x03a50397
  4042dc:	005d0423 	.word	0x005d0423
  4042e0:	042300e2 	.word	0x042300e2
  4042e4:	010500fe 	.word	0x010500fe
  4042e8:	01050105 	.word	0x01050105
  4042ec:	01050105 	.word	0x01050105
  4042f0:	01050105 	.word	0x01050105
  4042f4:	01050105 	.word	0x01050105
  4042f8:	04230423 	.word	0x04230423
  4042fc:	04230423 	.word	0x04230423
  404300:	04230423 	.word	0x04230423
  404304:	04230423 	.word	0x04230423
  404308:	04230423 	.word	0x04230423
  40430c:	02810115 	.word	0x02810115
  404310:	02810423 	.word	0x02810423
  404314:	04230423 	.word	0x04230423
  404318:	04230423 	.word	0x04230423
  40431c:	042302c6 	.word	0x042302c6
  404320:	02cd0423 	.word	0x02cd0423
  404324:	04230423 	.word	0x04230423
  404328:	04230423 	.word	0x04230423
  40432c:	02f70423 	.word	0x02f70423
  404330:	04230423 	.word	0x04230423
  404334:	04230325 	.word	0x04230325
  404338:	04230423 	.word	0x04230423
  40433c:	04230423 	.word	0x04230423
  404340:	04230423 	.word	0x04230423
  404344:	04230423 	.word	0x04230423
  404348:	03660423 	.word	0x03660423
  40434c:	02810379 	.word	0x02810379
  404350:	02810281 	.word	0x02810281
  404354:	03790381 	.word	0x03790381
  404358:	04230423 	.word	0x04230423
  40435c:	042303d1 	.word	0x042303d1
  404360:	00a303db 	.word	0x00a303db
  404364:	03ee0064 	.word	0x03ee0064
  404368:	03f50423 	.word	0x03f50423
  40436c:	03aa0423 	.word	0x03aa0423
  404370:	04230423 	.word	0x04230423
  404374:	03bc      	.short	0x03bc
  404376:	980c      	ldr	r0, [sp, #48]	; 0x30
  404378:	930e      	str	r3, [sp, #56]	; 0x38
  40437a:	4240      	negs	r0, r0
  40437c:	900c      	str	r0, [sp, #48]	; 0x30
  40437e:	9b07      	ldr	r3, [sp, #28]
  404380:	f043 0304 	orr.w	r3, r3, #4
  404384:	9307      	str	r3, [sp, #28]
  404386:	f898 3000 	ldrb.w	r3, [r8]
  40438a:	e792      	b.n	4042b2 <_svfprintf_r+0xb2>
  40438c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40438e:	46ab      	mov	fp, r5
  404390:	2100      	movs	r1, #0
  404392:	6804      	ldr	r4, [r0, #0]
  404394:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404398:	1d07      	adds	r7, r0, #4
  40439a:	9807      	ldr	r0, [sp, #28]
  40439c:	2330      	movs	r3, #48	; 0x30
  40439e:	2278      	movs	r2, #120	; 0x78
  4043a0:	458b      	cmp	fp, r1
  4043a2:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  4043a6:	f04f 0500 	mov.w	r5, #0
  4043aa:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  4043ae:	f040 0302 	orr.w	r3, r0, #2
  4043b2:	f2c0 83c7 	blt.w	404b44 <_svfprintf_r+0x944>
  4043b6:	f020 0380 	bic.w	r3, r0, #128	; 0x80
  4043ba:	f043 0302 	orr.w	r3, r3, #2
  4043be:	9307      	str	r3, [sp, #28]
  4043c0:	ea54 0305 	orrs.w	r3, r4, r5
  4043c4:	970e      	str	r7, [sp, #56]	; 0x38
  4043c6:	f000 8393 	beq.w	404af0 <_svfprintf_r+0x8f0>
  4043ca:	460f      	mov	r7, r1
  4043cc:	9211      	str	r2, [sp, #68]	; 0x44
  4043ce:	48b3      	ldr	r0, [pc, #716]	; (40469c <_svfprintf_r+0x49c>)
  4043d0:	e2ce      	b.n	404970 <_svfprintf_r+0x770>
  4043d2:	aa23      	add	r2, sp, #140	; 0x8c
  4043d4:	9909      	ldr	r1, [sp, #36]	; 0x24
  4043d6:	980a      	ldr	r0, [sp, #40]	; 0x28
  4043d8:	f005 f860 	bl	40949c <__ssprint_r>
  4043dc:	b948      	cbnz	r0, 4043f2 <_svfprintf_r+0x1f2>
  4043de:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4043e2:	e752      	b.n	40428a <_svfprintf_r+0x8a>
  4043e4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4043e6:	b123      	cbz	r3, 4043f2 <_svfprintf_r+0x1f2>
  4043e8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4043ea:	9909      	ldr	r1, [sp, #36]	; 0x24
  4043ec:	aa23      	add	r2, sp, #140	; 0x8c
  4043ee:	f005 f855 	bl	40949c <__ssprint_r>
  4043f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4043f4:	899b      	ldrh	r3, [r3, #12]
  4043f6:	f013 0f40 	tst.w	r3, #64	; 0x40
  4043fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4043fc:	bf18      	it	ne
  4043fe:	f04f 33ff 	movne.w	r3, #4294967295
  404402:	4618      	mov	r0, r3
  404404:	b041      	add	sp, #260	; 0x104
  404406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40440a:	9311      	str	r3, [sp, #68]	; 0x44
  40440c:	46ab      	mov	fp, r5
  40440e:	2a00      	cmp	r2, #0
  404410:	f041 8223 	bne.w	40585a <_svfprintf_r+0x165a>
  404414:	9a07      	ldr	r2, [sp, #28]
  404416:	f012 0320 	ands.w	r3, r2, #32
  40441a:	f000 822e 	beq.w	40487a <_svfprintf_r+0x67a>
  40441e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404420:	3707      	adds	r7, #7
  404422:	f027 0307 	bic.w	r3, r7, #7
  404426:	2700      	movs	r7, #0
  404428:	f103 0108 	add.w	r1, r3, #8
  40442c:	45bb      	cmp	fp, r7
  40442e:	910e      	str	r1, [sp, #56]	; 0x38
  404430:	e9d3 4500 	ldrd	r4, r5, [r3]
  404434:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404438:	f2c0 8752 	blt.w	4052e0 <_svfprintf_r+0x10e0>
  40443c:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  404440:	9307      	str	r3, [sp, #28]
  404442:	ea54 0305 	orrs.w	r3, r4, r5
  404446:	f000 8375 	beq.w	404b34 <_svfprintf_r+0x934>
  40444a:	ae30      	add	r6, sp, #192	; 0xc0
  40444c:	08e2      	lsrs	r2, r4, #3
  40444e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  404452:	08e9      	lsrs	r1, r5, #3
  404454:	f004 0307 	and.w	r3, r4, #7
  404458:	460d      	mov	r5, r1
  40445a:	4614      	mov	r4, r2
  40445c:	3330      	adds	r3, #48	; 0x30
  40445e:	ea54 0205 	orrs.w	r2, r4, r5
  404462:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404466:	d1f1      	bne.n	40444c <_svfprintf_r+0x24c>
  404468:	9a07      	ldr	r2, [sp, #28]
  40446a:	07d1      	lsls	r1, r2, #31
  40446c:	f140 8084 	bpl.w	404578 <_svfprintf_r+0x378>
  404470:	2b30      	cmp	r3, #48	; 0x30
  404472:	f000 8081 	beq.w	404578 <_svfprintf_r+0x378>
  404476:	2230      	movs	r2, #48	; 0x30
  404478:	1e73      	subs	r3, r6, #1
  40447a:	f806 2c01 	strb.w	r2, [r6, #-1]
  40447e:	aa30      	add	r2, sp, #192	; 0xc0
  404480:	1ad2      	subs	r2, r2, r3
  404482:	920d      	str	r2, [sp, #52]	; 0x34
  404484:	461e      	mov	r6, r3
  404486:	e07a      	b.n	40457e <_svfprintf_r+0x37e>
  404488:	f898 3000 	ldrb.w	r3, [r8]
  40448c:	2b2a      	cmp	r3, #42	; 0x2a
  40448e:	f108 0401 	add.w	r4, r8, #1
  404492:	f001 81b1 	beq.w	4057f8 <_svfprintf_r+0x15f8>
  404496:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40449a:	2809      	cmp	r0, #9
  40449c:	bf98      	it	ls
  40449e:	2500      	movls	r5, #0
  4044a0:	f201 8164 	bhi.w	40576c <_svfprintf_r+0x156c>
  4044a4:	f814 3b01 	ldrb.w	r3, [r4], #1
  4044a8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4044ac:	eb00 0545 	add.w	r5, r0, r5, lsl #1
  4044b0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4044b4:	2809      	cmp	r0, #9
  4044b6:	d9f5      	bls.n	4044a4 <_svfprintf_r+0x2a4>
  4044b8:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  4044bc:	46a0      	mov	r8, r4
  4044be:	e6fa      	b.n	4042b6 <_svfprintf_r+0xb6>
  4044c0:	9b07      	ldr	r3, [sp, #28]
  4044c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4044c6:	9307      	str	r3, [sp, #28]
  4044c8:	f898 3000 	ldrb.w	r3, [r8]
  4044cc:	e6f1      	b.n	4042b2 <_svfprintf_r+0xb2>
  4044ce:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4044d2:	2300      	movs	r3, #0
  4044d4:	461c      	mov	r4, r3
  4044d6:	f818 3b01 	ldrb.w	r3, [r8], #1
  4044da:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4044de:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4044e2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4044e6:	2809      	cmp	r0, #9
  4044e8:	d9f5      	bls.n	4044d6 <_svfprintf_r+0x2d6>
  4044ea:	940c      	str	r4, [sp, #48]	; 0x30
  4044ec:	e6e3      	b.n	4042b6 <_svfprintf_r+0xb6>
  4044ee:	9311      	str	r3, [sp, #68]	; 0x44
  4044f0:	46ab      	mov	fp, r5
  4044f2:	2a00      	cmp	r2, #0
  4044f4:	f041 81c9 	bne.w	40588a <_svfprintf_r+0x168a>
  4044f8:	9b07      	ldr	r3, [sp, #28]
  4044fa:	f043 0310 	orr.w	r3, r3, #16
  4044fe:	9307      	str	r3, [sp, #28]
  404500:	9b07      	ldr	r3, [sp, #28]
  404502:	0698      	lsls	r0, r3, #26
  404504:	f140 8530 	bpl.w	404f68 <_svfprintf_r+0xd68>
  404508:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40450a:	3707      	adds	r7, #7
  40450c:	f027 0707 	bic.w	r7, r7, #7
  404510:	e9d7 2300 	ldrd	r2, r3, [r7]
  404514:	f107 0108 	add.w	r1, r7, #8
  404518:	910e      	str	r1, [sp, #56]	; 0x38
  40451a:	4614      	mov	r4, r2
  40451c:	461d      	mov	r5, r3
  40451e:	2a00      	cmp	r2, #0
  404520:	f173 0300 	sbcs.w	r3, r3, #0
  404524:	f2c0 855b 	blt.w	404fde <_svfprintf_r+0xdde>
  404528:	f1bb 0f00 	cmp.w	fp, #0
  40452c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404530:	f2c0 8538 	blt.w	404fa4 <_svfprintf_r+0xda4>
  404534:	9b07      	ldr	r3, [sp, #28]
  404536:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40453a:	9307      	str	r3, [sp, #28]
  40453c:	ea54 0305 	orrs.w	r3, r4, r5
  404540:	f000 81db 	beq.w	4048fa <_svfprintf_r+0x6fa>
  404544:	2d00      	cmp	r5, #0
  404546:	bf08      	it	eq
  404548:	2c0a      	cmpeq	r4, #10
  40454a:	f0c0 81db 	bcc.w	404904 <_svfprintf_r+0x704>
  40454e:	ae30      	add	r6, sp, #192	; 0xc0
  404550:	4620      	mov	r0, r4
  404552:	4629      	mov	r1, r5
  404554:	220a      	movs	r2, #10
  404556:	2300      	movs	r3, #0
  404558:	f005 f9ec 	bl	409934 <__aeabi_uldivmod>
  40455c:	3230      	adds	r2, #48	; 0x30
  40455e:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404562:	4620      	mov	r0, r4
  404564:	4629      	mov	r1, r5
  404566:	2300      	movs	r3, #0
  404568:	220a      	movs	r2, #10
  40456a:	f005 f9e3 	bl	409934 <__aeabi_uldivmod>
  40456e:	4604      	mov	r4, r0
  404570:	460d      	mov	r5, r1
  404572:	ea54 0305 	orrs.w	r3, r4, r5
  404576:	d1eb      	bne.n	404550 <_svfprintf_r+0x350>
  404578:	ab30      	add	r3, sp, #192	; 0xc0
  40457a:	1b9b      	subs	r3, r3, r6
  40457c:	930d      	str	r3, [sp, #52]	; 0x34
  40457e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404580:	455b      	cmp	r3, fp
  404582:	bfb8      	it	lt
  404584:	465b      	movlt	r3, fp
  404586:	9308      	str	r3, [sp, #32]
  404588:	2300      	movs	r3, #0
  40458a:	9313      	str	r3, [sp, #76]	; 0x4c
  40458c:	b117      	cbz	r7, 404594 <_svfprintf_r+0x394>
  40458e:	9b08      	ldr	r3, [sp, #32]
  404590:	3301      	adds	r3, #1
  404592:	9308      	str	r3, [sp, #32]
  404594:	9b07      	ldr	r3, [sp, #28]
  404596:	f013 0302 	ands.w	r3, r3, #2
  40459a:	930f      	str	r3, [sp, #60]	; 0x3c
  40459c:	d002      	beq.n	4045a4 <_svfprintf_r+0x3a4>
  40459e:	9b08      	ldr	r3, [sp, #32]
  4045a0:	3302      	adds	r3, #2
  4045a2:	9308      	str	r3, [sp, #32]
  4045a4:	9b07      	ldr	r3, [sp, #28]
  4045a6:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4045aa:	9310      	str	r3, [sp, #64]	; 0x40
  4045ac:	f040 82d7 	bne.w	404b5e <_svfprintf_r+0x95e>
  4045b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4045b2:	9a08      	ldr	r2, [sp, #32]
  4045b4:	1a9d      	subs	r5, r3, r2
  4045b6:	2d00      	cmp	r5, #0
  4045b8:	f340 82d1 	ble.w	404b5e <_svfprintf_r+0x95e>
  4045bc:	2d10      	cmp	r5, #16
  4045be:	9925      	ldr	r1, [sp, #148]	; 0x94
  4045c0:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4045c2:	4f37      	ldr	r7, [pc, #220]	; (4046a0 <_svfprintf_r+0x4a0>)
  4045c4:	dd27      	ble.n	404616 <_svfprintf_r+0x416>
  4045c6:	9618      	str	r6, [sp, #96]	; 0x60
  4045c8:	4648      	mov	r0, r9
  4045ca:	2410      	movs	r4, #16
  4045cc:	46b9      	mov	r9, r7
  4045ce:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4045d0:	462f      	mov	r7, r5
  4045d2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4045d4:	e004      	b.n	4045e0 <_svfprintf_r+0x3e0>
  4045d6:	3f10      	subs	r7, #16
  4045d8:	2f10      	cmp	r7, #16
  4045da:	f100 0008 	add.w	r0, r0, #8
  4045de:	dd16      	ble.n	40460e <_svfprintf_r+0x40e>
  4045e0:	3201      	adds	r2, #1
  4045e2:	4b2f      	ldr	r3, [pc, #188]	; (4046a0 <_svfprintf_r+0x4a0>)
  4045e4:	9224      	str	r2, [sp, #144]	; 0x90
  4045e6:	3110      	adds	r1, #16
  4045e8:	2a07      	cmp	r2, #7
  4045ea:	9125      	str	r1, [sp, #148]	; 0x94
  4045ec:	e880 0018 	stmia.w	r0, {r3, r4}
  4045f0:	ddf1      	ble.n	4045d6 <_svfprintf_r+0x3d6>
  4045f2:	aa23      	add	r2, sp, #140	; 0x8c
  4045f4:	4631      	mov	r1, r6
  4045f6:	4628      	mov	r0, r5
  4045f8:	f004 ff50 	bl	40949c <__ssprint_r>
  4045fc:	2800      	cmp	r0, #0
  4045fe:	f47f aef8 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  404602:	3f10      	subs	r7, #16
  404604:	2f10      	cmp	r7, #16
  404606:	9925      	ldr	r1, [sp, #148]	; 0x94
  404608:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40460a:	a830      	add	r0, sp, #192	; 0xc0
  40460c:	dce8      	bgt.n	4045e0 <_svfprintf_r+0x3e0>
  40460e:	9e18      	ldr	r6, [sp, #96]	; 0x60
  404610:	463d      	mov	r5, r7
  404612:	464f      	mov	r7, r9
  404614:	4681      	mov	r9, r0
  404616:	3201      	adds	r2, #1
  404618:	186c      	adds	r4, r5, r1
  40461a:	2a07      	cmp	r2, #7
  40461c:	9425      	str	r4, [sp, #148]	; 0x94
  40461e:	9224      	str	r2, [sp, #144]	; 0x90
  404620:	f8c9 7000 	str.w	r7, [r9]
  404624:	f8c9 5004 	str.w	r5, [r9, #4]
  404628:	f300 8428 	bgt.w	404e7c <_svfprintf_r+0xc7c>
  40462c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404630:	f109 0908 	add.w	r9, r9, #8
  404634:	b177      	cbz	r7, 404654 <_svfprintf_r+0x454>
  404636:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404638:	3301      	adds	r3, #1
  40463a:	3401      	adds	r4, #1
  40463c:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  404640:	2201      	movs	r2, #1
  404642:	2b07      	cmp	r3, #7
  404644:	9425      	str	r4, [sp, #148]	; 0x94
  404646:	9324      	str	r3, [sp, #144]	; 0x90
  404648:	e889 0006 	stmia.w	r9, {r1, r2}
  40464c:	f300 83a0 	bgt.w	404d90 <_svfprintf_r+0xb90>
  404650:	f109 0908 	add.w	r9, r9, #8
  404654:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404656:	b16b      	cbz	r3, 404674 <_svfprintf_r+0x474>
  404658:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40465a:	3301      	adds	r3, #1
  40465c:	3402      	adds	r4, #2
  40465e:	a91c      	add	r1, sp, #112	; 0x70
  404660:	2202      	movs	r2, #2
  404662:	2b07      	cmp	r3, #7
  404664:	9425      	str	r4, [sp, #148]	; 0x94
  404666:	9324      	str	r3, [sp, #144]	; 0x90
  404668:	e889 0006 	stmia.w	r9, {r1, r2}
  40466c:	f300 839c 	bgt.w	404da8 <_svfprintf_r+0xba8>
  404670:	f109 0908 	add.w	r9, r9, #8
  404674:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404676:	2b80      	cmp	r3, #128	; 0x80
  404678:	f000 82d5 	beq.w	404c26 <_svfprintf_r+0xa26>
  40467c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40467e:	ebc3 070b 	rsb	r7, r3, fp
  404682:	2f00      	cmp	r7, #0
  404684:	dd39      	ble.n	4046fa <_svfprintf_r+0x4fa>
  404686:	4a07      	ldr	r2, [pc, #28]	; (4046a4 <_svfprintf_r+0x4a4>)
  404688:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40468a:	920f      	str	r2, [sp, #60]	; 0x3c
  40468c:	2f10      	cmp	r7, #16
  40468e:	dd28      	ble.n	4046e2 <_svfprintf_r+0x4e2>
  404690:	4622      	mov	r2, r4
  404692:	f04f 0b10 	mov.w	fp, #16
  404696:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404698:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40469a:	e00a      	b.n	4046b2 <_svfprintf_r+0x4b2>
  40469c:	00409de8 	.word	0x00409de8
  4046a0:	00409e08 	.word	0x00409e08
  4046a4:	00409db4 	.word	0x00409db4
  4046a8:	3f10      	subs	r7, #16
  4046aa:	2f10      	cmp	r7, #16
  4046ac:	f109 0908 	add.w	r9, r9, #8
  4046b0:	dd16      	ble.n	4046e0 <_svfprintf_r+0x4e0>
  4046b2:	3301      	adds	r3, #1
  4046b4:	3210      	adds	r2, #16
  4046b6:	2b07      	cmp	r3, #7
  4046b8:	9225      	str	r2, [sp, #148]	; 0x94
  4046ba:	9324      	str	r3, [sp, #144]	; 0x90
  4046bc:	e889 0c00 	stmia.w	r9, {sl, fp}
  4046c0:	ddf2      	ble.n	4046a8 <_svfprintf_r+0x4a8>
  4046c2:	aa23      	add	r2, sp, #140	; 0x8c
  4046c4:	4621      	mov	r1, r4
  4046c6:	4628      	mov	r0, r5
  4046c8:	f004 fee8 	bl	40949c <__ssprint_r>
  4046cc:	2800      	cmp	r0, #0
  4046ce:	f47f ae90 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  4046d2:	3f10      	subs	r7, #16
  4046d4:	2f10      	cmp	r7, #16
  4046d6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4046d8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4046da:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4046de:	dce8      	bgt.n	4046b2 <_svfprintf_r+0x4b2>
  4046e0:	4614      	mov	r4, r2
  4046e2:	3301      	adds	r3, #1
  4046e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4046e6:	9324      	str	r3, [sp, #144]	; 0x90
  4046e8:	443c      	add	r4, r7
  4046ea:	2b07      	cmp	r3, #7
  4046ec:	9425      	str	r4, [sp, #148]	; 0x94
  4046ee:	e889 0084 	stmia.w	r9, {r2, r7}
  4046f2:	f300 8341 	bgt.w	404d78 <_svfprintf_r+0xb78>
  4046f6:	f109 0908 	add.w	r9, r9, #8
  4046fa:	9b07      	ldr	r3, [sp, #28]
  4046fc:	05da      	lsls	r2, r3, #23
  4046fe:	f100 8230 	bmi.w	404b62 <_svfprintf_r+0x962>
  404702:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404704:	990d      	ldr	r1, [sp, #52]	; 0x34
  404706:	f8c9 6000 	str.w	r6, [r9]
  40470a:	3301      	adds	r3, #1
  40470c:	440c      	add	r4, r1
  40470e:	2b07      	cmp	r3, #7
  404710:	9425      	str	r4, [sp, #148]	; 0x94
  404712:	f8c9 1004 	str.w	r1, [r9, #4]
  404716:	9324      	str	r3, [sp, #144]	; 0x90
  404718:	f300 8318 	bgt.w	404d4c <_svfprintf_r+0xb4c>
  40471c:	f109 0908 	add.w	r9, r9, #8
  404720:	9b07      	ldr	r3, [sp, #28]
  404722:	0759      	lsls	r1, r3, #29
  404724:	d53f      	bpl.n	4047a6 <_svfprintf_r+0x5a6>
  404726:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404728:	9a08      	ldr	r2, [sp, #32]
  40472a:	1a9d      	subs	r5, r3, r2
  40472c:	2d00      	cmp	r5, #0
  40472e:	dd3a      	ble.n	4047a6 <_svfprintf_r+0x5a6>
  404730:	2d10      	cmp	r5, #16
  404732:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404734:	4fbc      	ldr	r7, [pc, #752]	; (404a28 <_svfprintf_r+0x828>)
  404736:	dd23      	ble.n	404780 <_svfprintf_r+0x580>
  404738:	4622      	mov	r2, r4
  40473a:	2610      	movs	r6, #16
  40473c:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404740:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404742:	e004      	b.n	40474e <_svfprintf_r+0x54e>
  404744:	3d10      	subs	r5, #16
  404746:	2d10      	cmp	r5, #16
  404748:	f109 0908 	add.w	r9, r9, #8
  40474c:	dd17      	ble.n	40477e <_svfprintf_r+0x57e>
  40474e:	3301      	adds	r3, #1
  404750:	49b5      	ldr	r1, [pc, #724]	; (404a28 <_svfprintf_r+0x828>)
  404752:	9324      	str	r3, [sp, #144]	; 0x90
  404754:	3210      	adds	r2, #16
  404756:	2b07      	cmp	r3, #7
  404758:	9225      	str	r2, [sp, #148]	; 0x94
  40475a:	e889 0042 	stmia.w	r9, {r1, r6}
  40475e:	ddf1      	ble.n	404744 <_svfprintf_r+0x544>
  404760:	aa23      	add	r2, sp, #140	; 0x8c
  404762:	4621      	mov	r1, r4
  404764:	4658      	mov	r0, fp
  404766:	f004 fe99 	bl	40949c <__ssprint_r>
  40476a:	2800      	cmp	r0, #0
  40476c:	f47f ae41 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  404770:	3d10      	subs	r5, #16
  404772:	2d10      	cmp	r5, #16
  404774:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404776:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404778:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40477c:	dce7      	bgt.n	40474e <_svfprintf_r+0x54e>
  40477e:	4614      	mov	r4, r2
  404780:	3301      	adds	r3, #1
  404782:	442c      	add	r4, r5
  404784:	2b07      	cmp	r3, #7
  404786:	9425      	str	r4, [sp, #148]	; 0x94
  404788:	9324      	str	r3, [sp, #144]	; 0x90
  40478a:	f8c9 7000 	str.w	r7, [r9]
  40478e:	f8c9 5004 	str.w	r5, [r9, #4]
  404792:	dd08      	ble.n	4047a6 <_svfprintf_r+0x5a6>
  404794:	aa23      	add	r2, sp, #140	; 0x8c
  404796:	9909      	ldr	r1, [sp, #36]	; 0x24
  404798:	980a      	ldr	r0, [sp, #40]	; 0x28
  40479a:	f004 fe7f 	bl	40949c <__ssprint_r>
  40479e:	2800      	cmp	r0, #0
  4047a0:	f47f ae27 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  4047a4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4047a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4047a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4047aa:	9908      	ldr	r1, [sp, #32]
  4047ac:	428a      	cmp	r2, r1
  4047ae:	bfac      	ite	ge
  4047b0:	189b      	addge	r3, r3, r2
  4047b2:	185b      	addlt	r3, r3, r1
  4047b4:	930b      	str	r3, [sp, #44]	; 0x2c
  4047b6:	2c00      	cmp	r4, #0
  4047b8:	f040 82d4 	bne.w	404d64 <_svfprintf_r+0xb64>
  4047bc:	2300      	movs	r3, #0
  4047be:	9324      	str	r3, [sp, #144]	; 0x90
  4047c0:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4047c4:	e542      	b.n	40424c <_svfprintf_r+0x4c>
  4047c6:	9311      	str	r3, [sp, #68]	; 0x44
  4047c8:	46ab      	mov	fp, r5
  4047ca:	2a00      	cmp	r2, #0
  4047cc:	f041 8059 	bne.w	405882 <_svfprintf_r+0x1682>
  4047d0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4047d2:	3707      	adds	r7, #7
  4047d4:	f027 0307 	bic.w	r3, r7, #7
  4047d8:	f103 0208 	add.w	r2, r3, #8
  4047dc:	920e      	str	r2, [sp, #56]	; 0x38
  4047de:	681a      	ldr	r2, [r3, #0]
  4047e0:	9214      	str	r2, [sp, #80]	; 0x50
  4047e2:	685b      	ldr	r3, [r3, #4]
  4047e4:	9315      	str	r3, [sp, #84]	; 0x54
  4047e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4047e8:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4047ea:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4047ee:	4628      	mov	r0, r5
  4047f0:	4621      	mov	r1, r4
  4047f2:	f04f 32ff 	mov.w	r2, #4294967295
  4047f6:	4b8d      	ldr	r3, [pc, #564]	; (404a2c <_svfprintf_r+0x82c>)
  4047f8:	f7ff fa74 	bl	403ce4 <__aeabi_dcmpun>
  4047fc:	2800      	cmp	r0, #0
  4047fe:	f040 84c1 	bne.w	405184 <_svfprintf_r+0xf84>
  404802:	4628      	mov	r0, r5
  404804:	4621      	mov	r1, r4
  404806:	f04f 32ff 	mov.w	r2, #4294967295
  40480a:	4b88      	ldr	r3, [pc, #544]	; (404a2c <_svfprintf_r+0x82c>)
  40480c:	f7ff fa4c 	bl	403ca8 <__aeabi_dcmple>
  404810:	2800      	cmp	r0, #0
  404812:	f040 84b7 	bne.w	405184 <_svfprintf_r+0xf84>
  404816:	9814      	ldr	r0, [sp, #80]	; 0x50
  404818:	9915      	ldr	r1, [sp, #84]	; 0x54
  40481a:	2200      	movs	r2, #0
  40481c:	2300      	movs	r3, #0
  40481e:	f7ff fa39 	bl	403c94 <__aeabi_dcmplt>
  404822:	2800      	cmp	r0, #0
  404824:	f040 874b 	bne.w	4056be <_svfprintf_r+0x14be>
  404828:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40482c:	4e80      	ldr	r6, [pc, #512]	; (404a30 <_svfprintf_r+0x830>)
  40482e:	4b81      	ldr	r3, [pc, #516]	; (404a34 <_svfprintf_r+0x834>)
  404830:	9907      	ldr	r1, [sp, #28]
  404832:	f021 0180 	bic.w	r1, r1, #128	; 0x80
  404836:	9107      	str	r1, [sp, #28]
  404838:	9911      	ldr	r1, [sp, #68]	; 0x44
  40483a:	2203      	movs	r2, #3
  40483c:	f04f 0b00 	mov.w	fp, #0
  404840:	9208      	str	r2, [sp, #32]
  404842:	2947      	cmp	r1, #71	; 0x47
  404844:	bfd8      	it	le
  404846:	461e      	movle	r6, r3
  404848:	920d      	str	r2, [sp, #52]	; 0x34
  40484a:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  40484e:	e69d      	b.n	40458c <_svfprintf_r+0x38c>
  404850:	9b07      	ldr	r3, [sp, #28]
  404852:	f043 0308 	orr.w	r3, r3, #8
  404856:	9307      	str	r3, [sp, #28]
  404858:	f898 3000 	ldrb.w	r3, [r8]
  40485c:	e529      	b.n	4042b2 <_svfprintf_r+0xb2>
  40485e:	9311      	str	r3, [sp, #68]	; 0x44
  404860:	46ab      	mov	fp, r5
  404862:	2a00      	cmp	r2, #0
  404864:	f041 8009 	bne.w	40587a <_svfprintf_r+0x167a>
  404868:	9b07      	ldr	r3, [sp, #28]
  40486a:	f043 0310 	orr.w	r3, r3, #16
  40486e:	9307      	str	r3, [sp, #28]
  404870:	9a07      	ldr	r2, [sp, #28]
  404872:	f012 0320 	ands.w	r3, r2, #32
  404876:	f47f add2 	bne.w	40441e <_svfprintf_r+0x21e>
  40487a:	9907      	ldr	r1, [sp, #28]
  40487c:	f011 0210 	ands.w	r2, r1, #16
  404880:	f000 8507 	beq.w	405292 <_svfprintf_r+0x1092>
  404884:	980e      	ldr	r0, [sp, #56]	; 0x38
  404886:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40488a:	f1bb 0f00 	cmp.w	fp, #0
  40488e:	6804      	ldr	r4, [r0, #0]
  404890:	f100 0704 	add.w	r7, r0, #4
  404894:	f04f 0500 	mov.w	r5, #0
  404898:	f2c0 8521 	blt.w	4052de <_svfprintf_r+0x10de>
  40489c:	460a      	mov	r2, r1
  40489e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  4048a2:	9207      	str	r2, [sp, #28]
  4048a4:	ea54 0205 	orrs.w	r2, r4, r5
  4048a8:	970e      	str	r7, [sp, #56]	; 0x38
  4048aa:	f000 8143 	beq.w	404b34 <_svfprintf_r+0x934>
  4048ae:	461f      	mov	r7, r3
  4048b0:	e5cb      	b.n	40444a <_svfprintf_r+0x24a>
  4048b2:	9311      	str	r3, [sp, #68]	; 0x44
  4048b4:	46ab      	mov	fp, r5
  4048b6:	2a00      	cmp	r2, #0
  4048b8:	f040 87d7 	bne.w	40586a <_svfprintf_r+0x166a>
  4048bc:	9b07      	ldr	r3, [sp, #28]
  4048be:	f043 0310 	orr.w	r3, r3, #16
  4048c2:	9307      	str	r3, [sp, #28]
  4048c4:	9a07      	ldr	r2, [sp, #28]
  4048c6:	f012 0320 	ands.w	r3, r2, #32
  4048ca:	f000 8332 	beq.w	404f32 <_svfprintf_r+0xd32>
  4048ce:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  4048d0:	3707      	adds	r7, #7
  4048d2:	f027 0307 	bic.w	r3, r7, #7
  4048d6:	2700      	movs	r7, #0
  4048d8:	f103 0108 	add.w	r1, r3, #8
  4048dc:	45bb      	cmp	fp, r7
  4048de:	910e      	str	r1, [sp, #56]	; 0x38
  4048e0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4048e4:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4048e8:	f2c0 835c 	blt.w	404fa4 <_svfprintf_r+0xda4>
  4048ec:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  4048f0:	9307      	str	r3, [sp, #28]
  4048f2:	ea54 0305 	orrs.w	r3, r4, r5
  4048f6:	f47f ae25 	bne.w	404544 <_svfprintf_r+0x344>
  4048fa:	f1bb 0f00 	cmp.w	fp, #0
  4048fe:	f000 80fe 	beq.w	404afe <_svfprintf_r+0x8fe>
  404902:	2400      	movs	r4, #0
  404904:	ae40      	add	r6, sp, #256	; 0x100
  404906:	3430      	adds	r4, #48	; 0x30
  404908:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40490c:	e634      	b.n	404578 <_svfprintf_r+0x378>
  40490e:	9311      	str	r3, [sp, #68]	; 0x44
  404910:	46ab      	mov	fp, r5
  404912:	2a00      	cmp	r2, #0
  404914:	f040 87a5 	bne.w	405862 <_svfprintf_r+0x1662>
  404918:	9b07      	ldr	r3, [sp, #28]
  40491a:	4847      	ldr	r0, [pc, #284]	; (404a38 <_svfprintf_r+0x838>)
  40491c:	069d      	lsls	r5, r3, #26
  40491e:	f140 8097 	bpl.w	404a50 <_svfprintf_r+0x850>
  404922:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  404924:	3707      	adds	r7, #7
  404926:	f027 0307 	bic.w	r3, r7, #7
  40492a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40492e:	f103 0208 	add.w	r2, r3, #8
  404932:	920e      	str	r2, [sp, #56]	; 0x38
  404934:	9a07      	ldr	r2, [sp, #28]
  404936:	f012 0701 	ands.w	r7, r2, #1
  40493a:	f000 8241 	beq.w	404dc0 <_svfprintf_r+0xbc0>
  40493e:	ea54 0305 	orrs.w	r3, r4, r5
  404942:	f000 84f5 	beq.w	405330 <_svfprintf_r+0x1130>
  404946:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40494a:	f88d 2071 	strb.w	r2, [sp, #113]	; 0x71
  40494e:	2700      	movs	r7, #0
  404950:	9a07      	ldr	r2, [sp, #28]
  404952:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404956:	2330      	movs	r3, #48	; 0x30
  404958:	45bb      	cmp	fp, r7
  40495a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40495e:	f042 0302 	orr.w	r3, r2, #2
  404962:	f2c0 86a9 	blt.w	4056b8 <_svfprintf_r+0x14b8>
  404966:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  40496a:	f043 0302 	orr.w	r3, r3, #2
  40496e:	9307      	str	r3, [sp, #28]
  404970:	ae30      	add	r6, sp, #192	; 0xc0
  404972:	0923      	lsrs	r3, r4, #4
  404974:	f004 010f 	and.w	r1, r4, #15
  404978:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40497c:	092a      	lsrs	r2, r5, #4
  40497e:	461c      	mov	r4, r3
  404980:	4615      	mov	r5, r2
  404982:	5c43      	ldrb	r3, [r0, r1]
  404984:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404988:	ea54 0305 	orrs.w	r3, r4, r5
  40498c:	d1f1      	bne.n	404972 <_svfprintf_r+0x772>
  40498e:	e5f3      	b.n	404578 <_svfprintf_r+0x378>
  404990:	990e      	ldr	r1, [sp, #56]	; 0x38
  404992:	9311      	str	r3, [sp, #68]	; 0x44
  404994:	680a      	ldr	r2, [r1, #0]
  404996:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40499a:	2300      	movs	r3, #0
  40499c:	460a      	mov	r2, r1
  40499e:	461f      	mov	r7, r3
  4049a0:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4049a4:	3204      	adds	r2, #4
  4049a6:	2301      	movs	r3, #1
  4049a8:	9308      	str	r3, [sp, #32]
  4049aa:	46bb      	mov	fp, r7
  4049ac:	9713      	str	r7, [sp, #76]	; 0x4c
  4049ae:	920e      	str	r2, [sp, #56]	; 0x38
  4049b0:	930d      	str	r3, [sp, #52]	; 0x34
  4049b2:	ae26      	add	r6, sp, #152	; 0x98
  4049b4:	e5ee      	b.n	404594 <_svfprintf_r+0x394>
  4049b6:	9311      	str	r3, [sp, #68]	; 0x44
  4049b8:	46ab      	mov	fp, r5
  4049ba:	2a00      	cmp	r2, #0
  4049bc:	f43f ada0 	beq.w	404500 <_svfprintf_r+0x300>
  4049c0:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  4049c4:	e59c      	b.n	404500 <_svfprintf_r+0x300>
  4049c6:	9b07      	ldr	r3, [sp, #28]
  4049c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4049cc:	9307      	str	r3, [sp, #28]
  4049ce:	f898 3000 	ldrb.w	r3, [r8]
  4049d2:	e46e      	b.n	4042b2 <_svfprintf_r+0xb2>
  4049d4:	f898 3000 	ldrb.w	r3, [r8]
  4049d8:	2900      	cmp	r1, #0
  4049da:	f47f ac6a 	bne.w	4042b2 <_svfprintf_r+0xb2>
  4049de:	2201      	movs	r2, #1
  4049e0:	2120      	movs	r1, #32
  4049e2:	e466      	b.n	4042b2 <_svfprintf_r+0xb2>
  4049e4:	9b07      	ldr	r3, [sp, #28]
  4049e6:	f043 0301 	orr.w	r3, r3, #1
  4049ea:	9307      	str	r3, [sp, #28]
  4049ec:	f898 3000 	ldrb.w	r3, [r8]
  4049f0:	e45f      	b.n	4042b2 <_svfprintf_r+0xb2>
  4049f2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4049f4:	6823      	ldr	r3, [r4, #0]
  4049f6:	930c      	str	r3, [sp, #48]	; 0x30
  4049f8:	4618      	mov	r0, r3
  4049fa:	2800      	cmp	r0, #0
  4049fc:	4623      	mov	r3, r4
  4049fe:	f103 0304 	add.w	r3, r3, #4
  404a02:	f6ff acb8 	blt.w	404376 <_svfprintf_r+0x176>
  404a06:	930e      	str	r3, [sp, #56]	; 0x38
  404a08:	f898 3000 	ldrb.w	r3, [r8]
  404a0c:	e451      	b.n	4042b2 <_svfprintf_r+0xb2>
  404a0e:	f898 3000 	ldrb.w	r3, [r8]
  404a12:	2201      	movs	r2, #1
  404a14:	212b      	movs	r1, #43	; 0x2b
  404a16:	e44c      	b.n	4042b2 <_svfprintf_r+0xb2>
  404a18:	9311      	str	r3, [sp, #68]	; 0x44
  404a1a:	46ab      	mov	fp, r5
  404a1c:	2a00      	cmp	r2, #0
  404a1e:	f43f af51 	beq.w	4048c4 <_svfprintf_r+0x6c4>
  404a22:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  404a26:	e74d      	b.n	4048c4 <_svfprintf_r+0x6c4>
  404a28:	00409e08 	.word	0x00409e08
  404a2c:	7fefffff 	.word	0x7fefffff
  404a30:	00409dc8 	.word	0x00409dc8
  404a34:	00409dc4 	.word	0x00409dc4
  404a38:	00409dd4 	.word	0x00409dd4
  404a3c:	9311      	str	r3, [sp, #68]	; 0x44
  404a3e:	46ab      	mov	fp, r5
  404a40:	2a00      	cmp	r2, #0
  404a42:	f040 8703 	bne.w	40584c <_svfprintf_r+0x164c>
  404a46:	9b07      	ldr	r3, [sp, #28]
  404a48:	4899      	ldr	r0, [pc, #612]	; (404cb0 <_svfprintf_r+0xab0>)
  404a4a:	069d      	lsls	r5, r3, #26
  404a4c:	f53f af69 	bmi.w	404922 <_svfprintf_r+0x722>
  404a50:	9b07      	ldr	r3, [sp, #28]
  404a52:	06dc      	lsls	r4, r3, #27
  404a54:	f140 845e 	bpl.w	405314 <_svfprintf_r+0x1114>
  404a58:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404a5a:	4613      	mov	r3, r2
  404a5c:	3304      	adds	r3, #4
  404a5e:	6814      	ldr	r4, [r2, #0]
  404a60:	930e      	str	r3, [sp, #56]	; 0x38
  404a62:	2500      	movs	r5, #0
  404a64:	e766      	b.n	404934 <_svfprintf_r+0x734>
  404a66:	f898 3000 	ldrb.w	r3, [r8]
  404a6a:	2b6c      	cmp	r3, #108	; 0x6c
  404a6c:	f000 84e1 	beq.w	405432 <_svfprintf_r+0x1232>
  404a70:	9807      	ldr	r0, [sp, #28]
  404a72:	f040 0010 	orr.w	r0, r0, #16
  404a76:	9007      	str	r0, [sp, #28]
  404a78:	e41b      	b.n	4042b2 <_svfprintf_r+0xb2>
  404a7a:	2a00      	cmp	r2, #0
  404a7c:	f040 86db 	bne.w	405836 <_svfprintf_r+0x1636>
  404a80:	9b07      	ldr	r3, [sp, #28]
  404a82:	069b      	lsls	r3, r3, #26
  404a84:	f140 842f 	bpl.w	4052e6 <_svfprintf_r+0x10e6>
  404a88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404a8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a8c:	6813      	ldr	r3, [r2, #0]
  404a8e:	17cd      	asrs	r5, r1, #31
  404a90:	4608      	mov	r0, r1
  404a92:	3204      	adds	r2, #4
  404a94:	4629      	mov	r1, r5
  404a96:	920e      	str	r2, [sp, #56]	; 0x38
  404a98:	e9c3 0100 	strd	r0, r1, [r3]
  404a9c:	f7ff bbd6 	b.w	40424c <_svfprintf_r+0x4c>
  404aa0:	9b07      	ldr	r3, [sp, #28]
  404aa2:	f043 0320 	orr.w	r3, r3, #32
  404aa6:	9307      	str	r3, [sp, #28]
  404aa8:	f898 3000 	ldrb.w	r3, [r8]
  404aac:	e401      	b.n	4042b2 <_svfprintf_r+0xb2>
  404aae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404ab0:	9311      	str	r3, [sp, #68]	; 0x44
  404ab2:	6816      	ldr	r6, [r2, #0]
  404ab4:	2400      	movs	r4, #0
  404ab6:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  404aba:	1d17      	adds	r7, r2, #4
  404abc:	2e00      	cmp	r6, #0
  404abe:	f000 85bd 	beq.w	40563c <_svfprintf_r+0x143c>
  404ac2:	2d00      	cmp	r5, #0
  404ac4:	f2c0 850f 	blt.w	4054e6 <_svfprintf_r+0x12e6>
  404ac8:	462a      	mov	r2, r5
  404aca:	4621      	mov	r1, r4
  404acc:	4630      	mov	r0, r6
  404ace:	f003 fe67 	bl	4087a0 <memchr>
  404ad2:	2800      	cmp	r0, #0
  404ad4:	f000 8604 	beq.w	4056e0 <_svfprintf_r+0x14e0>
  404ad8:	1b83      	subs	r3, r0, r6
  404ada:	930d      	str	r3, [sp, #52]	; 0x34
  404adc:	46a3      	mov	fp, r4
  404ade:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404ae2:	970e      	str	r7, [sp, #56]	; 0x38
  404ae4:	9308      	str	r3, [sp, #32]
  404ae6:	f8cd b04c 	str.w	fp, [sp, #76]	; 0x4c
  404aea:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404aee:	e54d      	b.n	40458c <_svfprintf_r+0x38c>
  404af0:	486f      	ldr	r0, [pc, #444]	; (404cb0 <_svfprintf_r+0xab0>)
  404af2:	9211      	str	r2, [sp, #68]	; 0x44
  404af4:	f1bb 0f00 	cmp.w	fp, #0
  404af8:	f040 8173 	bne.w	404de2 <_svfprintf_r+0xbe2>
  404afc:	465f      	mov	r7, fp
  404afe:	f04f 0b00 	mov.w	fp, #0
  404b02:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  404b06:	ae30      	add	r6, sp, #192	; 0xc0
  404b08:	e539      	b.n	40457e <_svfprintf_r+0x37e>
  404b0a:	9311      	str	r3, [sp, #68]	; 0x44
  404b0c:	2a00      	cmp	r2, #0
  404b0e:	f040 86b0 	bne.w	405872 <_svfprintf_r+0x1672>
  404b12:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404b14:	2a00      	cmp	r2, #0
  404b16:	f43f ac65 	beq.w	4043e4 <_svfprintf_r+0x1e4>
  404b1a:	2300      	movs	r3, #0
  404b1c:	2101      	movs	r1, #1
  404b1e:	461f      	mov	r7, r3
  404b20:	9108      	str	r1, [sp, #32]
  404b22:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  404b26:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404b2a:	469b      	mov	fp, r3
  404b2c:	9313      	str	r3, [sp, #76]	; 0x4c
  404b2e:	910d      	str	r1, [sp, #52]	; 0x34
  404b30:	ae26      	add	r6, sp, #152	; 0x98
  404b32:	e52f      	b.n	404594 <_svfprintf_r+0x394>
  404b34:	f1bb 0f00 	cmp.w	fp, #0
  404b38:	f000 85dd 	beq.w	4056f6 <_svfprintf_r+0x14f6>
  404b3c:	2700      	movs	r7, #0
  404b3e:	2400      	movs	r4, #0
  404b40:	2500      	movs	r5, #0
  404b42:	e482      	b.n	40444a <_svfprintf_r+0x24a>
  404b44:	485a      	ldr	r0, [pc, #360]	; (404cb0 <_svfprintf_r+0xab0>)
  404b46:	9307      	str	r3, [sp, #28]
  404b48:	9211      	str	r2, [sp, #68]	; 0x44
  404b4a:	ea54 0305 	orrs.w	r3, r4, r5
  404b4e:	970e      	str	r7, [sp, #56]	; 0x38
  404b50:	f04f 0700 	mov.w	r7, #0
  404b54:	f47f af0c 	bne.w	404970 <_svfprintf_r+0x770>
  404b58:	2400      	movs	r4, #0
  404b5a:	2500      	movs	r5, #0
  404b5c:	e708      	b.n	404970 <_svfprintf_r+0x770>
  404b5e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404b60:	e568      	b.n	404634 <_svfprintf_r+0x434>
  404b62:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b64:	2b65      	cmp	r3, #101	; 0x65
  404b66:	f340 80a9 	ble.w	404cbc <_svfprintf_r+0xabc>
  404b6a:	9814      	ldr	r0, [sp, #80]	; 0x50
  404b6c:	9915      	ldr	r1, [sp, #84]	; 0x54
  404b6e:	2200      	movs	r2, #0
  404b70:	2300      	movs	r3, #0
  404b72:	f7ff f885 	bl	403c80 <__aeabi_dcmpeq>
  404b76:	2800      	cmp	r0, #0
  404b78:	f000 8135 	beq.w	404de6 <_svfprintf_r+0xbe6>
  404b7c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404b7e:	4a4d      	ldr	r2, [pc, #308]	; (404cb4 <_svfprintf_r+0xab4>)
  404b80:	f8c9 2000 	str.w	r2, [r9]
  404b84:	3301      	adds	r3, #1
  404b86:	3401      	adds	r4, #1
  404b88:	2201      	movs	r2, #1
  404b8a:	2b07      	cmp	r3, #7
  404b8c:	9425      	str	r4, [sp, #148]	; 0x94
  404b8e:	9324      	str	r3, [sp, #144]	; 0x90
  404b90:	f8c9 2004 	str.w	r2, [r9, #4]
  404b94:	f300 83e6 	bgt.w	405364 <_svfprintf_r+0x1164>
  404b98:	f109 0908 	add.w	r9, r9, #8
  404b9c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404b9e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404ba0:	4293      	cmp	r3, r2
  404ba2:	db03      	blt.n	404bac <_svfprintf_r+0x9ac>
  404ba4:	9b07      	ldr	r3, [sp, #28]
  404ba6:	07db      	lsls	r3, r3, #31
  404ba8:	f57f adba 	bpl.w	404720 <_svfprintf_r+0x520>
  404bac:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404bae:	9916      	ldr	r1, [sp, #88]	; 0x58
  404bb0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  404bb2:	f8c9 2000 	str.w	r2, [r9]
  404bb6:	3301      	adds	r3, #1
  404bb8:	440c      	add	r4, r1
  404bba:	2b07      	cmp	r3, #7
  404bbc:	9425      	str	r4, [sp, #148]	; 0x94
  404bbe:	f8c9 1004 	str.w	r1, [r9, #4]
  404bc2:	9324      	str	r3, [sp, #144]	; 0x90
  404bc4:	f300 843f 	bgt.w	405446 <_svfprintf_r+0x1246>
  404bc8:	f109 0908 	add.w	r9, r9, #8
  404bcc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404bce:	1e5d      	subs	r5, r3, #1
  404bd0:	2d00      	cmp	r5, #0
  404bd2:	f77f ada5 	ble.w	404720 <_svfprintf_r+0x520>
  404bd6:	4a38      	ldr	r2, [pc, #224]	; (404cb8 <_svfprintf_r+0xab8>)
  404bd8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404bda:	920f      	str	r2, [sp, #60]	; 0x3c
  404bdc:	2d10      	cmp	r5, #16
  404bde:	f340 81e6 	ble.w	404fae <_svfprintf_r+0xdae>
  404be2:	2610      	movs	r6, #16
  404be4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404be6:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  404bea:	e005      	b.n	404bf8 <_svfprintf_r+0x9f8>
  404bec:	f109 0908 	add.w	r9, r9, #8
  404bf0:	3d10      	subs	r5, #16
  404bf2:	2d10      	cmp	r5, #16
  404bf4:	f340 81db 	ble.w	404fae <_svfprintf_r+0xdae>
  404bf8:	3301      	adds	r3, #1
  404bfa:	3410      	adds	r4, #16
  404bfc:	2b07      	cmp	r3, #7
  404bfe:	9425      	str	r4, [sp, #148]	; 0x94
  404c00:	9324      	str	r3, [sp, #144]	; 0x90
  404c02:	f8c9 a000 	str.w	sl, [r9]
  404c06:	f8c9 6004 	str.w	r6, [r9, #4]
  404c0a:	ddef      	ble.n	404bec <_svfprintf_r+0x9ec>
  404c0c:	aa23      	add	r2, sp, #140	; 0x8c
  404c0e:	4659      	mov	r1, fp
  404c10:	4638      	mov	r0, r7
  404c12:	f004 fc43 	bl	40949c <__ssprint_r>
  404c16:	2800      	cmp	r0, #0
  404c18:	f47f abeb 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  404c1c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404c1e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c20:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404c24:	e7e4      	b.n	404bf0 <_svfprintf_r+0x9f0>
  404c26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404c28:	9a08      	ldr	r2, [sp, #32]
  404c2a:	1a9f      	subs	r7, r3, r2
  404c2c:	2f00      	cmp	r7, #0
  404c2e:	f77f ad25 	ble.w	40467c <_svfprintf_r+0x47c>
  404c32:	4a21      	ldr	r2, [pc, #132]	; (404cb8 <_svfprintf_r+0xab8>)
  404c34:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c36:	920f      	str	r2, [sp, #60]	; 0x3c
  404c38:	2f10      	cmp	r7, #16
  404c3a:	dd2b      	ble.n	404c94 <_svfprintf_r+0xa94>
  404c3c:	464a      	mov	r2, r9
  404c3e:	4621      	mov	r1, r4
  404c40:	46b9      	mov	r9, r7
  404c42:	2510      	movs	r5, #16
  404c44:	4637      	mov	r7, r6
  404c46:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404c48:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404c4a:	e006      	b.n	404c5a <_svfprintf_r+0xa5a>
  404c4c:	f1a9 0910 	sub.w	r9, r9, #16
  404c50:	f1b9 0f10 	cmp.w	r9, #16
  404c54:	f102 0208 	add.w	r2, r2, #8
  404c58:	dd18      	ble.n	404c8c <_svfprintf_r+0xa8c>
  404c5a:	3301      	adds	r3, #1
  404c5c:	3110      	adds	r1, #16
  404c5e:	2b07      	cmp	r3, #7
  404c60:	9125      	str	r1, [sp, #148]	; 0x94
  404c62:	9324      	str	r3, [sp, #144]	; 0x90
  404c64:	f8c2 a000 	str.w	sl, [r2]
  404c68:	6055      	str	r5, [r2, #4]
  404c6a:	ddef      	ble.n	404c4c <_svfprintf_r+0xa4c>
  404c6c:	aa23      	add	r2, sp, #140	; 0x8c
  404c6e:	4631      	mov	r1, r6
  404c70:	4620      	mov	r0, r4
  404c72:	f004 fc13 	bl	40949c <__ssprint_r>
  404c76:	2800      	cmp	r0, #0
  404c78:	f47f abbb 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  404c7c:	f1a9 0910 	sub.w	r9, r9, #16
  404c80:	f1b9 0f10 	cmp.w	r9, #16
  404c84:	9925      	ldr	r1, [sp, #148]	; 0x94
  404c86:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404c88:	aa30      	add	r2, sp, #192	; 0xc0
  404c8a:	dce6      	bgt.n	404c5a <_svfprintf_r+0xa5a>
  404c8c:	463e      	mov	r6, r7
  404c8e:	460c      	mov	r4, r1
  404c90:	464f      	mov	r7, r9
  404c92:	4691      	mov	r9, r2
  404c94:	3301      	adds	r3, #1
  404c96:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404c98:	9324      	str	r3, [sp, #144]	; 0x90
  404c9a:	443c      	add	r4, r7
  404c9c:	2b07      	cmp	r3, #7
  404c9e:	9425      	str	r4, [sp, #148]	; 0x94
  404ca0:	e889 0084 	stmia.w	r9, {r2, r7}
  404ca4:	f300 8245 	bgt.w	405132 <_svfprintf_r+0xf32>
  404ca8:	f109 0908 	add.w	r9, r9, #8
  404cac:	e4e6      	b.n	40467c <_svfprintf_r+0x47c>
  404cae:	bf00      	nop
  404cb0:	00409de8 	.word	0x00409de8
  404cb4:	00409e04 	.word	0x00409e04
  404cb8:	00409db4 	.word	0x00409db4
  404cbc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404cbe:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404cc0:	2b01      	cmp	r3, #1
  404cc2:	f340 8208 	ble.w	4050d6 <_svfprintf_r+0xed6>
  404cc6:	3501      	adds	r5, #1
  404cc8:	3401      	adds	r4, #1
  404cca:	2301      	movs	r3, #1
  404ccc:	2d07      	cmp	r5, #7
  404cce:	9425      	str	r4, [sp, #148]	; 0x94
  404cd0:	9524      	str	r5, [sp, #144]	; 0x90
  404cd2:	f8c9 6000 	str.w	r6, [r9]
  404cd6:	f8c9 3004 	str.w	r3, [r9, #4]
  404cda:	f300 820d 	bgt.w	4050f8 <_svfprintf_r+0xef8>
  404cde:	f109 0908 	add.w	r9, r9, #8
  404ce2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404ce4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404ce6:	f8c9 3000 	str.w	r3, [r9]
  404cea:	3501      	adds	r5, #1
  404cec:	4414      	add	r4, r2
  404cee:	2d07      	cmp	r5, #7
  404cf0:	9425      	str	r4, [sp, #148]	; 0x94
  404cf2:	9524      	str	r5, [sp, #144]	; 0x90
  404cf4:	f8c9 2004 	str.w	r2, [r9, #4]
  404cf8:	f300 820e 	bgt.w	405118 <_svfprintf_r+0xf18>
  404cfc:	f109 0908 	add.w	r9, r9, #8
  404d00:	2300      	movs	r3, #0
  404d02:	9814      	ldr	r0, [sp, #80]	; 0x50
  404d04:	9915      	ldr	r1, [sp, #84]	; 0x54
  404d06:	2200      	movs	r2, #0
  404d08:	f7fe ffba 	bl	403c80 <__aeabi_dcmpeq>
  404d0c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404d0e:	2800      	cmp	r0, #0
  404d10:	f040 80c3 	bne.w	404e9a <_svfprintf_r+0xc9a>
  404d14:	3b01      	subs	r3, #1
  404d16:	3501      	adds	r5, #1
  404d18:	3601      	adds	r6, #1
  404d1a:	441c      	add	r4, r3
  404d1c:	2d07      	cmp	r5, #7
  404d1e:	9524      	str	r5, [sp, #144]	; 0x90
  404d20:	9425      	str	r4, [sp, #148]	; 0x94
  404d22:	f8c9 6000 	str.w	r6, [r9]
  404d26:	f8c9 3004 	str.w	r3, [r9, #4]
  404d2a:	f300 80f5 	bgt.w	404f18 <_svfprintf_r+0xd18>
  404d2e:	f109 0908 	add.w	r9, r9, #8
  404d32:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404d34:	f8c9 2004 	str.w	r2, [r9, #4]
  404d38:	3501      	adds	r5, #1
  404d3a:	4414      	add	r4, r2
  404d3c:	ab1f      	add	r3, sp, #124	; 0x7c
  404d3e:	2d07      	cmp	r5, #7
  404d40:	9425      	str	r4, [sp, #148]	; 0x94
  404d42:	9524      	str	r5, [sp, #144]	; 0x90
  404d44:	f8c9 3000 	str.w	r3, [r9]
  404d48:	f77f ace8 	ble.w	40471c <_svfprintf_r+0x51c>
  404d4c:	aa23      	add	r2, sp, #140	; 0x8c
  404d4e:	9909      	ldr	r1, [sp, #36]	; 0x24
  404d50:	980a      	ldr	r0, [sp, #40]	; 0x28
  404d52:	f004 fba3 	bl	40949c <__ssprint_r>
  404d56:	2800      	cmp	r0, #0
  404d58:	f47f ab4b 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  404d5c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404d5e:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404d62:	e4dd      	b.n	404720 <_svfprintf_r+0x520>
  404d64:	aa23      	add	r2, sp, #140	; 0x8c
  404d66:	9909      	ldr	r1, [sp, #36]	; 0x24
  404d68:	980a      	ldr	r0, [sp, #40]	; 0x28
  404d6a:	f004 fb97 	bl	40949c <__ssprint_r>
  404d6e:	2800      	cmp	r0, #0
  404d70:	f43f ad24 	beq.w	4047bc <_svfprintf_r+0x5bc>
  404d74:	f7ff bb3d 	b.w	4043f2 <_svfprintf_r+0x1f2>
  404d78:	aa23      	add	r2, sp, #140	; 0x8c
  404d7a:	9909      	ldr	r1, [sp, #36]	; 0x24
  404d7c:	980a      	ldr	r0, [sp, #40]	; 0x28
  404d7e:	f004 fb8d 	bl	40949c <__ssprint_r>
  404d82:	2800      	cmp	r0, #0
  404d84:	f47f ab35 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  404d88:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404d8a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404d8e:	e4b4      	b.n	4046fa <_svfprintf_r+0x4fa>
  404d90:	aa23      	add	r2, sp, #140	; 0x8c
  404d92:	9909      	ldr	r1, [sp, #36]	; 0x24
  404d94:	980a      	ldr	r0, [sp, #40]	; 0x28
  404d96:	f004 fb81 	bl	40949c <__ssprint_r>
  404d9a:	2800      	cmp	r0, #0
  404d9c:	f47f ab29 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  404da0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404da2:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404da6:	e455      	b.n	404654 <_svfprintf_r+0x454>
  404da8:	aa23      	add	r2, sp, #140	; 0x8c
  404daa:	9909      	ldr	r1, [sp, #36]	; 0x24
  404dac:	980a      	ldr	r0, [sp, #40]	; 0x28
  404dae:	f004 fb75 	bl	40949c <__ssprint_r>
  404db2:	2800      	cmp	r0, #0
  404db4:	f47f ab1d 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  404db8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404dba:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404dbe:	e459      	b.n	404674 <_svfprintf_r+0x474>
  404dc0:	f1bb 0f00 	cmp.w	fp, #0
  404dc4:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404dc8:	f2c0 82d8 	blt.w	40537c <_svfprintf_r+0x117c>
  404dcc:	f022 0380 	bic.w	r3, r2, #128	; 0x80
  404dd0:	9307      	str	r3, [sp, #28]
  404dd2:	ea54 0305 	orrs.w	r3, r4, r5
  404dd6:	f47f adcb 	bne.w	404970 <_svfprintf_r+0x770>
  404dda:	f1bb 0f00 	cmp.w	fp, #0
  404dde:	f43f ae8d 	beq.w	404afc <_svfprintf_r+0x8fc>
  404de2:	2700      	movs	r7, #0
  404de4:	e6b8      	b.n	404b58 <_svfprintf_r+0x958>
  404de6:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  404de8:	2d00      	cmp	r5, #0
  404dea:	f340 82ca 	ble.w	405382 <_svfprintf_r+0x1182>
  404dee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404df0:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404df2:	4293      	cmp	r3, r2
  404df4:	bfa8      	it	ge
  404df6:	4613      	movge	r3, r2
  404df8:	2b00      	cmp	r3, #0
  404dfa:	461d      	mov	r5, r3
  404dfc:	dd0d      	ble.n	404e1a <_svfprintf_r+0xc1a>
  404dfe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404e00:	f8c9 6000 	str.w	r6, [r9]
  404e04:	3301      	adds	r3, #1
  404e06:	442c      	add	r4, r5
  404e08:	2b07      	cmp	r3, #7
  404e0a:	9425      	str	r4, [sp, #148]	; 0x94
  404e0c:	f8c9 5004 	str.w	r5, [r9, #4]
  404e10:	9324      	str	r3, [sp, #144]	; 0x90
  404e12:	f300 839c 	bgt.w	40554e <_svfprintf_r+0x134e>
  404e16:	f109 0908 	add.w	r9, r9, #8
  404e1a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404e1c:	2d00      	cmp	r5, #0
  404e1e:	bfa8      	it	ge
  404e20:	1b5b      	subge	r3, r3, r5
  404e22:	2b00      	cmp	r3, #0
  404e24:	461d      	mov	r5, r3
  404e26:	f340 80f6 	ble.w	405016 <_svfprintf_r+0xe16>
  404e2a:	4aba      	ldr	r2, [pc, #744]	; (405114 <_svfprintf_r+0xf14>)
  404e2c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404e2e:	920f      	str	r2, [sp, #60]	; 0x3c
  404e30:	2d10      	cmp	r5, #16
  404e32:	f340 828a 	ble.w	40534a <_svfprintf_r+0x114a>
  404e36:	4622      	mov	r2, r4
  404e38:	2710      	movs	r7, #16
  404e3a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404e3e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404e40:	e005      	b.n	404e4e <_svfprintf_r+0xc4e>
  404e42:	f109 0908 	add.w	r9, r9, #8
  404e46:	3d10      	subs	r5, #16
  404e48:	2d10      	cmp	r5, #16
  404e4a:	f340 827d 	ble.w	405348 <_svfprintf_r+0x1148>
  404e4e:	3301      	adds	r3, #1
  404e50:	3210      	adds	r2, #16
  404e52:	2b07      	cmp	r3, #7
  404e54:	9225      	str	r2, [sp, #148]	; 0x94
  404e56:	9324      	str	r3, [sp, #144]	; 0x90
  404e58:	f8c9 a000 	str.w	sl, [r9]
  404e5c:	f8c9 7004 	str.w	r7, [r9, #4]
  404e60:	ddef      	ble.n	404e42 <_svfprintf_r+0xc42>
  404e62:	aa23      	add	r2, sp, #140	; 0x8c
  404e64:	4621      	mov	r1, r4
  404e66:	4658      	mov	r0, fp
  404e68:	f004 fb18 	bl	40949c <__ssprint_r>
  404e6c:	2800      	cmp	r0, #0
  404e6e:	f47f aac0 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  404e72:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404e74:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404e76:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404e7a:	e7e4      	b.n	404e46 <_svfprintf_r+0xc46>
  404e7c:	aa23      	add	r2, sp, #140	; 0x8c
  404e7e:	9909      	ldr	r1, [sp, #36]	; 0x24
  404e80:	980a      	ldr	r0, [sp, #40]	; 0x28
  404e82:	f004 fb0b 	bl	40949c <__ssprint_r>
  404e86:	2800      	cmp	r0, #0
  404e88:	f47f aab3 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  404e8c:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  404e90:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404e92:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404e96:	f7ff bbcd 	b.w	404634 <_svfprintf_r+0x434>
  404e9a:	1e5e      	subs	r6, r3, #1
  404e9c:	2e00      	cmp	r6, #0
  404e9e:	f77f af48 	ble.w	404d32 <_svfprintf_r+0xb32>
  404ea2:	4b9c      	ldr	r3, [pc, #624]	; (405114 <_svfprintf_r+0xf14>)
  404ea4:	930f      	str	r3, [sp, #60]	; 0x3c
  404ea6:	2e10      	cmp	r6, #16
  404ea8:	dd2c      	ble.n	404f04 <_svfprintf_r+0xd04>
  404eaa:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  404eae:	2710      	movs	r7, #16
  404eb0:	46b0      	mov	r8, r6
  404eb2:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404eb6:	9e09      	ldr	r6, [sp, #36]	; 0x24
  404eb8:	e006      	b.n	404ec8 <_svfprintf_r+0xcc8>
  404eba:	f1a8 0810 	sub.w	r8, r8, #16
  404ebe:	f1b8 0f10 	cmp.w	r8, #16
  404ec2:	f109 0908 	add.w	r9, r9, #8
  404ec6:	dd1a      	ble.n	404efe <_svfprintf_r+0xcfe>
  404ec8:	3501      	adds	r5, #1
  404eca:	3410      	adds	r4, #16
  404ecc:	2d07      	cmp	r5, #7
  404ece:	9425      	str	r4, [sp, #148]	; 0x94
  404ed0:	9524      	str	r5, [sp, #144]	; 0x90
  404ed2:	f8c9 a000 	str.w	sl, [r9]
  404ed6:	f8c9 7004 	str.w	r7, [r9, #4]
  404eda:	ddee      	ble.n	404eba <_svfprintf_r+0xcba>
  404edc:	aa23      	add	r2, sp, #140	; 0x8c
  404ede:	4631      	mov	r1, r6
  404ee0:	4658      	mov	r0, fp
  404ee2:	f004 fadb 	bl	40949c <__ssprint_r>
  404ee6:	2800      	cmp	r0, #0
  404ee8:	f47f aa83 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  404eec:	f1a8 0810 	sub.w	r8, r8, #16
  404ef0:	f1b8 0f10 	cmp.w	r8, #16
  404ef4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404ef6:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404ef8:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404efc:	dce4      	bgt.n	404ec8 <_svfprintf_r+0xcc8>
  404efe:	4646      	mov	r6, r8
  404f00:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  404f04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404f06:	3501      	adds	r5, #1
  404f08:	4434      	add	r4, r6
  404f0a:	2d07      	cmp	r5, #7
  404f0c:	9425      	str	r4, [sp, #148]	; 0x94
  404f0e:	9524      	str	r5, [sp, #144]	; 0x90
  404f10:	e889 0048 	stmia.w	r9, {r3, r6}
  404f14:	f77f af0b 	ble.w	404d2e <_svfprintf_r+0xb2e>
  404f18:	aa23      	add	r2, sp, #140	; 0x8c
  404f1a:	9909      	ldr	r1, [sp, #36]	; 0x24
  404f1c:	980a      	ldr	r0, [sp, #40]	; 0x28
  404f1e:	f004 fabd 	bl	40949c <__ssprint_r>
  404f22:	2800      	cmp	r0, #0
  404f24:	f47f aa65 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  404f28:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404f2a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  404f2c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  404f30:	e6ff      	b.n	404d32 <_svfprintf_r+0xb32>
  404f32:	9907      	ldr	r1, [sp, #28]
  404f34:	f011 0210 	ands.w	r2, r1, #16
  404f38:	f000 8108 	beq.w	40514c <_svfprintf_r+0xf4c>
  404f3c:	980e      	ldr	r0, [sp, #56]	; 0x38
  404f3e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404f42:	f1bb 0f00 	cmp.w	fp, #0
  404f46:	6804      	ldr	r4, [r0, #0]
  404f48:	f100 0704 	add.w	r7, r0, #4
  404f4c:	f04f 0500 	mov.w	r5, #0
  404f50:	db26      	blt.n	404fa0 <_svfprintf_r+0xda0>
  404f52:	460a      	mov	r2, r1
  404f54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  404f58:	9207      	str	r2, [sp, #28]
  404f5a:	ea54 0205 	orrs.w	r2, r4, r5
  404f5e:	970e      	str	r7, [sp, #56]	; 0x38
  404f60:	461f      	mov	r7, r3
  404f62:	f47f aaef 	bne.w	404544 <_svfprintf_r+0x344>
  404f66:	e4c8      	b.n	4048fa <_svfprintf_r+0x6fa>
  404f68:	9b07      	ldr	r3, [sp, #28]
  404f6a:	06d9      	lsls	r1, r3, #27
  404f6c:	d42a      	bmi.n	404fc4 <_svfprintf_r+0xdc4>
  404f6e:	9b07      	ldr	r3, [sp, #28]
  404f70:	065a      	lsls	r2, r3, #25
  404f72:	d527      	bpl.n	404fc4 <_svfprintf_r+0xdc4>
  404f74:	990e      	ldr	r1, [sp, #56]	; 0x38
  404f76:	f9b1 4000 	ldrsh.w	r4, [r1]
  404f7a:	3104      	adds	r1, #4
  404f7c:	17e5      	asrs	r5, r4, #31
  404f7e:	4622      	mov	r2, r4
  404f80:	462b      	mov	r3, r5
  404f82:	910e      	str	r1, [sp, #56]	; 0x38
  404f84:	f7ff bacb 	b.w	40451e <_svfprintf_r+0x31e>
  404f88:	990e      	ldr	r1, [sp, #56]	; 0x38
  404f8a:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  404f8e:	f1bb 0f00 	cmp.w	fp, #0
  404f92:	680c      	ldr	r4, [r1, #0]
  404f94:	f101 0704 	add.w	r7, r1, #4
  404f98:	f04f 0500 	mov.w	r5, #0
  404f9c:	f280 8247 	bge.w	40542e <_svfprintf_r+0x122e>
  404fa0:	970e      	str	r7, [sp, #56]	; 0x38
  404fa2:	461f      	mov	r7, r3
  404fa4:	ea54 0305 	orrs.w	r3, r4, r5
  404fa8:	f47f aacc 	bne.w	404544 <_svfprintf_r+0x344>
  404fac:	e4aa      	b.n	404904 <_svfprintf_r+0x704>
  404fae:	3301      	adds	r3, #1
  404fb0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404fb2:	9324      	str	r3, [sp, #144]	; 0x90
  404fb4:	442c      	add	r4, r5
  404fb6:	2b07      	cmp	r3, #7
  404fb8:	9425      	str	r4, [sp, #148]	; 0x94
  404fba:	e889 0024 	stmia.w	r9, {r2, r5}
  404fbe:	f77f abad 	ble.w	40471c <_svfprintf_r+0x51c>
  404fc2:	e6c3      	b.n	404d4c <_svfprintf_r+0xb4c>
  404fc4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404fc6:	6814      	ldr	r4, [r2, #0]
  404fc8:	4613      	mov	r3, r2
  404fca:	3304      	adds	r3, #4
  404fcc:	17e5      	asrs	r5, r4, #31
  404fce:	4622      	mov	r2, r4
  404fd0:	930e      	str	r3, [sp, #56]	; 0x38
  404fd2:	2a00      	cmp	r2, #0
  404fd4:	462b      	mov	r3, r5
  404fd6:	f173 0300 	sbcs.w	r3, r3, #0
  404fda:	f6bf aaa5 	bge.w	404528 <_svfprintf_r+0x328>
  404fde:	4264      	negs	r4, r4
  404fe0:	f04f 072d 	mov.w	r7, #45	; 0x2d
  404fe4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  404fe8:	f1bb 0f00 	cmp.w	fp, #0
  404fec:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  404ff0:	f6ff aaa8 	blt.w	404544 <_svfprintf_r+0x344>
  404ff4:	9b07      	ldr	r3, [sp, #28]
  404ff6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404ffa:	9307      	str	r3, [sp, #28]
  404ffc:	f7ff baa2 	b.w	404544 <_svfprintf_r+0x344>
  405000:	aa23      	add	r2, sp, #140	; 0x8c
  405002:	9909      	ldr	r1, [sp, #36]	; 0x24
  405004:	980a      	ldr	r0, [sp, #40]	; 0x28
  405006:	f004 fa49 	bl	40949c <__ssprint_r>
  40500a:	2800      	cmp	r0, #0
  40500c:	f47f a9f1 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  405010:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405012:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405016:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405018:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40501a:	4432      	add	r2, r6
  40501c:	4617      	mov	r7, r2
  40501e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405020:	4293      	cmp	r3, r2
  405022:	db47      	blt.n	4050b4 <_svfprintf_r+0xeb4>
  405024:	9a07      	ldr	r2, [sp, #28]
  405026:	07d5      	lsls	r5, r2, #31
  405028:	d444      	bmi.n	4050b4 <_svfprintf_r+0xeb4>
  40502a:	9912      	ldr	r1, [sp, #72]	; 0x48
  40502c:	440e      	add	r6, r1
  40502e:	1bf5      	subs	r5, r6, r7
  405030:	1acb      	subs	r3, r1, r3
  405032:	429d      	cmp	r5, r3
  405034:	bfa8      	it	ge
  405036:	461d      	movge	r5, r3
  405038:	2d00      	cmp	r5, #0
  40503a:	462e      	mov	r6, r5
  40503c:	dd0d      	ble.n	40505a <_svfprintf_r+0xe5a>
  40503e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405040:	f8c9 7000 	str.w	r7, [r9]
  405044:	3201      	adds	r2, #1
  405046:	442c      	add	r4, r5
  405048:	2a07      	cmp	r2, #7
  40504a:	9425      	str	r4, [sp, #148]	; 0x94
  40504c:	f8c9 5004 	str.w	r5, [r9, #4]
  405050:	9224      	str	r2, [sp, #144]	; 0x90
  405052:	f300 830b 	bgt.w	40566c <_svfprintf_r+0x146c>
  405056:	f109 0908 	add.w	r9, r9, #8
  40505a:	2e00      	cmp	r6, #0
  40505c:	bfac      	ite	ge
  40505e:	1b9d      	subge	r5, r3, r6
  405060:	461d      	movlt	r5, r3
  405062:	2d00      	cmp	r5, #0
  405064:	f77f ab5c 	ble.w	404720 <_svfprintf_r+0x520>
  405068:	4a2a      	ldr	r2, [pc, #168]	; (405114 <_svfprintf_r+0xf14>)
  40506a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40506c:	920f      	str	r2, [sp, #60]	; 0x3c
  40506e:	2d10      	cmp	r5, #16
  405070:	dd9d      	ble.n	404fae <_svfprintf_r+0xdae>
  405072:	2610      	movs	r6, #16
  405074:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405076:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40507a:	e004      	b.n	405086 <_svfprintf_r+0xe86>
  40507c:	f109 0908 	add.w	r9, r9, #8
  405080:	3d10      	subs	r5, #16
  405082:	2d10      	cmp	r5, #16
  405084:	dd93      	ble.n	404fae <_svfprintf_r+0xdae>
  405086:	3301      	adds	r3, #1
  405088:	3410      	adds	r4, #16
  40508a:	2b07      	cmp	r3, #7
  40508c:	9425      	str	r4, [sp, #148]	; 0x94
  40508e:	9324      	str	r3, [sp, #144]	; 0x90
  405090:	f8c9 a000 	str.w	sl, [r9]
  405094:	f8c9 6004 	str.w	r6, [r9, #4]
  405098:	ddf0      	ble.n	40507c <_svfprintf_r+0xe7c>
  40509a:	aa23      	add	r2, sp, #140	; 0x8c
  40509c:	4659      	mov	r1, fp
  40509e:	4638      	mov	r0, r7
  4050a0:	f004 f9fc 	bl	40949c <__ssprint_r>
  4050a4:	2800      	cmp	r0, #0
  4050a6:	f47f a9a4 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  4050aa:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4050ac:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4050ae:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4050b2:	e7e5      	b.n	405080 <_svfprintf_r+0xe80>
  4050b4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4050b6:	9816      	ldr	r0, [sp, #88]	; 0x58
  4050b8:	9917      	ldr	r1, [sp, #92]	; 0x5c
  4050ba:	f8c9 1000 	str.w	r1, [r9]
  4050be:	3201      	adds	r2, #1
  4050c0:	4404      	add	r4, r0
  4050c2:	2a07      	cmp	r2, #7
  4050c4:	9425      	str	r4, [sp, #148]	; 0x94
  4050c6:	f8c9 0004 	str.w	r0, [r9, #4]
  4050ca:	9224      	str	r2, [sp, #144]	; 0x90
  4050cc:	f300 82a9 	bgt.w	405622 <_svfprintf_r+0x1422>
  4050d0:	f109 0908 	add.w	r9, r9, #8
  4050d4:	e7a9      	b.n	40502a <_svfprintf_r+0xe2a>
  4050d6:	9b07      	ldr	r3, [sp, #28]
  4050d8:	07d8      	lsls	r0, r3, #31
  4050da:	f53f adf4 	bmi.w	404cc6 <_svfprintf_r+0xac6>
  4050de:	3501      	adds	r5, #1
  4050e0:	3401      	adds	r4, #1
  4050e2:	2301      	movs	r3, #1
  4050e4:	2d07      	cmp	r5, #7
  4050e6:	9425      	str	r4, [sp, #148]	; 0x94
  4050e8:	9524      	str	r5, [sp, #144]	; 0x90
  4050ea:	f8c9 6000 	str.w	r6, [r9]
  4050ee:	f8c9 3004 	str.w	r3, [r9, #4]
  4050f2:	f77f ae1c 	ble.w	404d2e <_svfprintf_r+0xb2e>
  4050f6:	e70f      	b.n	404f18 <_svfprintf_r+0xd18>
  4050f8:	aa23      	add	r2, sp, #140	; 0x8c
  4050fa:	9909      	ldr	r1, [sp, #36]	; 0x24
  4050fc:	980a      	ldr	r0, [sp, #40]	; 0x28
  4050fe:	f004 f9cd 	bl	40949c <__ssprint_r>
  405102:	2800      	cmp	r0, #0
  405104:	f47f a975 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  405108:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40510a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40510c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405110:	e5e7      	b.n	404ce2 <_svfprintf_r+0xae2>
  405112:	bf00      	nop
  405114:	00409db4 	.word	0x00409db4
  405118:	aa23      	add	r2, sp, #140	; 0x8c
  40511a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40511c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40511e:	f004 f9bd 	bl	40949c <__ssprint_r>
  405122:	2800      	cmp	r0, #0
  405124:	f47f a965 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  405128:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40512a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40512c:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405130:	e5e6      	b.n	404d00 <_svfprintf_r+0xb00>
  405132:	aa23      	add	r2, sp, #140	; 0x8c
  405134:	9909      	ldr	r1, [sp, #36]	; 0x24
  405136:	980a      	ldr	r0, [sp, #40]	; 0x28
  405138:	f004 f9b0 	bl	40949c <__ssprint_r>
  40513c:	2800      	cmp	r0, #0
  40513e:	f47f a958 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  405142:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405144:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405148:	f7ff ba98 	b.w	40467c <_svfprintf_r+0x47c>
  40514c:	9907      	ldr	r1, [sp, #28]
  40514e:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  405152:	f43f af19 	beq.w	404f88 <_svfprintf_r+0xd88>
  405156:	980e      	ldr	r0, [sp, #56]	; 0x38
  405158:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40515c:	f1bb 0f00 	cmp.w	fp, #0
  405160:	8804      	ldrh	r4, [r0, #0]
  405162:	f100 0704 	add.w	r7, r0, #4
  405166:	f04f 0500 	mov.w	r5, #0
  40516a:	f2c0 81b9 	blt.w	4054e0 <_svfprintf_r+0x12e0>
  40516e:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  405172:	9307      	str	r3, [sp, #28]
  405174:	ea54 0305 	orrs.w	r3, r4, r5
  405178:	970e      	str	r7, [sp, #56]	; 0x38
  40517a:	4617      	mov	r7, r2
  40517c:	f47f a9e2 	bne.w	404544 <_svfprintf_r+0x344>
  405180:	f7ff bbbb 	b.w	4048fa <_svfprintf_r+0x6fa>
  405184:	9c14      	ldr	r4, [sp, #80]	; 0x50
  405186:	4622      	mov	r2, r4
  405188:	4620      	mov	r0, r4
  40518a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40518c:	4623      	mov	r3, r4
  40518e:	4621      	mov	r1, r4
  405190:	f7fe fda8 	bl	403ce4 <__aeabi_dcmpun>
  405194:	2800      	cmp	r0, #0
  405196:	f040 8317 	bne.w	4057c8 <_svfprintf_r+0x15c8>
  40519a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40519c:	f1bb 3fff 	cmp.w	fp, #4294967295
  4051a0:	f023 0320 	bic.w	r3, r3, #32
  4051a4:	930d      	str	r3, [sp, #52]	; 0x34
  4051a6:	f000 8270 	beq.w	40568a <_svfprintf_r+0x148a>
  4051aa:	2b47      	cmp	r3, #71	; 0x47
  4051ac:	f000 8192 	beq.w	4054d4 <_svfprintf_r+0x12d4>
  4051b0:	9b07      	ldr	r3, [sp, #28]
  4051b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4051b6:	9310      	str	r3, [sp, #64]	; 0x40
  4051b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4051ba:	1e1f      	subs	r7, r3, #0
  4051bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4051be:	9308      	str	r3, [sp, #32]
  4051c0:	bfbb      	ittet	lt
  4051c2:	463b      	movlt	r3, r7
  4051c4:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4051c8:	2300      	movge	r3, #0
  4051ca:	232d      	movlt	r3, #45	; 0x2d
  4051cc:	930f      	str	r3, [sp, #60]	; 0x3c
  4051ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4051d0:	2b66      	cmp	r3, #102	; 0x66
  4051d2:	f000 825d 	beq.w	405690 <_svfprintf_r+0x1490>
  4051d6:	2b46      	cmp	r3, #70	; 0x46
  4051d8:	f000 8151 	beq.w	40547e <_svfprintf_r+0x127e>
  4051dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4051de:	9a08      	ldr	r2, [sp, #32]
  4051e0:	2b45      	cmp	r3, #69	; 0x45
  4051e2:	a821      	add	r0, sp, #132	; 0x84
  4051e4:	a91e      	add	r1, sp, #120	; 0x78
  4051e6:	bf0c      	ite	eq
  4051e8:	f10b 0501 	addeq.w	r5, fp, #1
  4051ec:	465d      	movne	r5, fp
  4051ee:	9004      	str	r0, [sp, #16]
  4051f0:	9103      	str	r1, [sp, #12]
  4051f2:	a81d      	add	r0, sp, #116	; 0x74
  4051f4:	2102      	movs	r1, #2
  4051f6:	463b      	mov	r3, r7
  4051f8:	9002      	str	r0, [sp, #8]
  4051fa:	9501      	str	r5, [sp, #4]
  4051fc:	9100      	str	r1, [sp, #0]
  4051fe:	980a      	ldr	r0, [sp, #40]	; 0x28
  405200:	f001 fbc6 	bl	406990 <_dtoa_r>
  405204:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405206:	2b67      	cmp	r3, #103	; 0x67
  405208:	4606      	mov	r6, r0
  40520a:	f040 8290 	bne.w	40572e <_svfprintf_r+0x152e>
  40520e:	9b07      	ldr	r3, [sp, #28]
  405210:	07da      	lsls	r2, r3, #31
  405212:	f140 82af 	bpl.w	405774 <_svfprintf_r+0x1574>
  405216:	1974      	adds	r4, r6, r5
  405218:	9808      	ldr	r0, [sp, #32]
  40521a:	4639      	mov	r1, r7
  40521c:	2200      	movs	r2, #0
  40521e:	2300      	movs	r3, #0
  405220:	f7fe fd2e 	bl	403c80 <__aeabi_dcmpeq>
  405224:	2800      	cmp	r0, #0
  405226:	f040 8190 	bne.w	40554a <_svfprintf_r+0x134a>
  40522a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40522c:	429c      	cmp	r4, r3
  40522e:	d906      	bls.n	40523e <_svfprintf_r+0x103e>
  405230:	2130      	movs	r1, #48	; 0x30
  405232:	1c5a      	adds	r2, r3, #1
  405234:	9221      	str	r2, [sp, #132]	; 0x84
  405236:	7019      	strb	r1, [r3, #0]
  405238:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40523a:	429c      	cmp	r4, r3
  40523c:	d8f9      	bhi.n	405232 <_svfprintf_r+0x1032>
  40523e:	1b9b      	subs	r3, r3, r6
  405240:	9312      	str	r3, [sp, #72]	; 0x48
  405242:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405244:	2b47      	cmp	r3, #71	; 0x47
  405246:	f000 8179 	beq.w	40553c <_svfprintf_r+0x133c>
  40524a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40524c:	2b65      	cmp	r3, #101	; 0x65
  40524e:	f340 827d 	ble.w	40574c <_svfprintf_r+0x154c>
  405252:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405254:	2b66      	cmp	r3, #102	; 0x66
  405256:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405258:	9313      	str	r3, [sp, #76]	; 0x4c
  40525a:	f000 825b 	beq.w	405714 <_svfprintf_r+0x1514>
  40525e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  405260:	9912      	ldr	r1, [sp, #72]	; 0x48
  405262:	428a      	cmp	r2, r1
  405264:	f2c0 8230 	blt.w	4056c8 <_svfprintf_r+0x14c8>
  405268:	9b07      	ldr	r3, [sp, #28]
  40526a:	07d9      	lsls	r1, r3, #31
  40526c:	f100 8284 	bmi.w	405778 <_svfprintf_r+0x1578>
  405270:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405274:	920d      	str	r2, [sp, #52]	; 0x34
  405276:	2267      	movs	r2, #103	; 0x67
  405278:	9211      	str	r2, [sp, #68]	; 0x44
  40527a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40527c:	2a00      	cmp	r2, #0
  40527e:	f040 8153 	bne.w	405528 <_svfprintf_r+0x1328>
  405282:	9308      	str	r3, [sp, #32]
  405284:	9b10      	ldr	r3, [sp, #64]	; 0x40
  405286:	9307      	str	r3, [sp, #28]
  405288:	4693      	mov	fp, r2
  40528a:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  40528e:	f7ff b97d 	b.w	40458c <_svfprintf_r+0x38c>
  405292:	9907      	ldr	r1, [sp, #28]
  405294:	f011 0340 	ands.w	r3, r1, #64	; 0x40
  405298:	d015      	beq.n	4052c6 <_svfprintf_r+0x10c6>
  40529a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40529c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4052a0:	f1bb 0f00 	cmp.w	fp, #0
  4052a4:	8804      	ldrh	r4, [r0, #0]
  4052a6:	f100 0704 	add.w	r7, r0, #4
  4052aa:	f04f 0500 	mov.w	r5, #0
  4052ae:	db16      	blt.n	4052de <_svfprintf_r+0x10de>
  4052b0:	f021 0380 	bic.w	r3, r1, #128	; 0x80
  4052b4:	9307      	str	r3, [sp, #28]
  4052b6:	ea54 0305 	orrs.w	r3, r4, r5
  4052ba:	970e      	str	r7, [sp, #56]	; 0x38
  4052bc:	f43f ac3a 	beq.w	404b34 <_svfprintf_r+0x934>
  4052c0:	4617      	mov	r7, r2
  4052c2:	f7ff b8c2 	b.w	40444a <_svfprintf_r+0x24a>
  4052c6:	990e      	ldr	r1, [sp, #56]	; 0x38
  4052c8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  4052cc:	f1bb 0f00 	cmp.w	fp, #0
  4052d0:	680c      	ldr	r4, [r1, #0]
  4052d2:	f101 0704 	add.w	r7, r1, #4
  4052d6:	f04f 0500 	mov.w	r5, #0
  4052da:	f280 80a5 	bge.w	405428 <_svfprintf_r+0x1228>
  4052de:	970e      	str	r7, [sp, #56]	; 0x38
  4052e0:	2700      	movs	r7, #0
  4052e2:	f7ff b8b2 	b.w	40444a <_svfprintf_r+0x24a>
  4052e6:	9b07      	ldr	r3, [sp, #28]
  4052e8:	06df      	lsls	r7, r3, #27
  4052ea:	d40b      	bmi.n	405304 <_svfprintf_r+0x1104>
  4052ec:	9b07      	ldr	r3, [sp, #28]
  4052ee:	065e      	lsls	r6, r3, #25
  4052f0:	d508      	bpl.n	405304 <_svfprintf_r+0x1104>
  4052f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4052f4:	6813      	ldr	r3, [r2, #0]
  4052f6:	3204      	adds	r2, #4
  4052f8:	920e      	str	r2, [sp, #56]	; 0x38
  4052fa:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  4052fe:	801a      	strh	r2, [r3, #0]
  405300:	f7fe bfa4 	b.w	40424c <_svfprintf_r+0x4c>
  405304:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405306:	6813      	ldr	r3, [r2, #0]
  405308:	3204      	adds	r2, #4
  40530a:	920e      	str	r2, [sp, #56]	; 0x38
  40530c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40530e:	601a      	str	r2, [r3, #0]
  405310:	f7fe bf9c 	b.w	40424c <_svfprintf_r+0x4c>
  405314:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405316:	9b07      	ldr	r3, [sp, #28]
  405318:	f013 0f40 	tst.w	r3, #64	; 0x40
  40531c:	4613      	mov	r3, r2
  40531e:	f103 0304 	add.w	r3, r3, #4
  405322:	bf0c      	ite	eq
  405324:	6814      	ldreq	r4, [r2, #0]
  405326:	8814      	ldrhne	r4, [r2, #0]
  405328:	930e      	str	r3, [sp, #56]	; 0x38
  40532a:	2500      	movs	r5, #0
  40532c:	f7ff bb02 	b.w	404934 <_svfprintf_r+0x734>
  405330:	2700      	movs	r7, #0
  405332:	45bb      	cmp	fp, r7
  405334:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  405338:	f6ff ac0e 	blt.w	404b58 <_svfprintf_r+0x958>
  40533c:	9b07      	ldr	r3, [sp, #28]
  40533e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405342:	9307      	str	r3, [sp, #28]
  405344:	f7ff bbd6 	b.w	404af4 <_svfprintf_r+0x8f4>
  405348:	4614      	mov	r4, r2
  40534a:	3301      	adds	r3, #1
  40534c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40534e:	9324      	str	r3, [sp, #144]	; 0x90
  405350:	442c      	add	r4, r5
  405352:	2b07      	cmp	r3, #7
  405354:	9425      	str	r4, [sp, #148]	; 0x94
  405356:	e889 0024 	stmia.w	r9, {r2, r5}
  40535a:	f73f ae51 	bgt.w	405000 <_svfprintf_r+0xe00>
  40535e:	f109 0908 	add.w	r9, r9, #8
  405362:	e658      	b.n	405016 <_svfprintf_r+0xe16>
  405364:	aa23      	add	r2, sp, #140	; 0x8c
  405366:	9909      	ldr	r1, [sp, #36]	; 0x24
  405368:	980a      	ldr	r0, [sp, #40]	; 0x28
  40536a:	f004 f897 	bl	40949c <__ssprint_r>
  40536e:	2800      	cmp	r0, #0
  405370:	f47f a83f 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  405374:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405376:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40537a:	e40f      	b.n	404b9c <_svfprintf_r+0x99c>
  40537c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40537e:	f7ff bbe4 	b.w	404b4a <_svfprintf_r+0x94a>
  405382:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405384:	4ab5      	ldr	r2, [pc, #724]	; (40565c <_svfprintf_r+0x145c>)
  405386:	f8c9 2000 	str.w	r2, [r9]
  40538a:	3301      	adds	r3, #1
  40538c:	3401      	adds	r4, #1
  40538e:	2201      	movs	r2, #1
  405390:	2b07      	cmp	r3, #7
  405392:	9425      	str	r4, [sp, #148]	; 0x94
  405394:	9324      	str	r3, [sp, #144]	; 0x90
  405396:	f8c9 2004 	str.w	r2, [r9, #4]
  40539a:	f300 808e 	bgt.w	4054ba <_svfprintf_r+0x12ba>
  40539e:	f109 0908 	add.w	r9, r9, #8
  4053a2:	b92d      	cbnz	r5, 4053b0 <_svfprintf_r+0x11b0>
  4053a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4053a6:	b91b      	cbnz	r3, 4053b0 <_svfprintf_r+0x11b0>
  4053a8:	9b07      	ldr	r3, [sp, #28]
  4053aa:	07df      	lsls	r7, r3, #31
  4053ac:	f57f a9b8 	bpl.w	404720 <_svfprintf_r+0x520>
  4053b0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053b2:	9916      	ldr	r1, [sp, #88]	; 0x58
  4053b4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4053b6:	f8c9 2000 	str.w	r2, [r9]
  4053ba:	3301      	adds	r3, #1
  4053bc:	440c      	add	r4, r1
  4053be:	2b07      	cmp	r3, #7
  4053c0:	9425      	str	r4, [sp, #148]	; 0x94
  4053c2:	f8c9 1004 	str.w	r1, [r9, #4]
  4053c6:	9324      	str	r3, [sp, #144]	; 0x90
  4053c8:	f300 81c2 	bgt.w	405750 <_svfprintf_r+0x1550>
  4053cc:	f109 0908 	add.w	r9, r9, #8
  4053d0:	426d      	negs	r5, r5
  4053d2:	2d00      	cmp	r5, #0
  4053d4:	f340 809b 	ble.w	40550e <_svfprintf_r+0x130e>
  4053d8:	4aa1      	ldr	r2, [pc, #644]	; (405660 <_svfprintf_r+0x1460>)
  4053da:	920f      	str	r2, [sp, #60]	; 0x3c
  4053dc:	2d10      	cmp	r5, #16
  4053de:	f340 80c3 	ble.w	405568 <_svfprintf_r+0x1368>
  4053e2:	4622      	mov	r2, r4
  4053e4:	2710      	movs	r7, #16
  4053e6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4053ea:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4053ec:	e005      	b.n	4053fa <_svfprintf_r+0x11fa>
  4053ee:	f109 0908 	add.w	r9, r9, #8
  4053f2:	3d10      	subs	r5, #16
  4053f4:	2d10      	cmp	r5, #16
  4053f6:	f340 80b6 	ble.w	405566 <_svfprintf_r+0x1366>
  4053fa:	3301      	adds	r3, #1
  4053fc:	3210      	adds	r2, #16
  4053fe:	2b07      	cmp	r3, #7
  405400:	9225      	str	r2, [sp, #148]	; 0x94
  405402:	9324      	str	r3, [sp, #144]	; 0x90
  405404:	f8c9 a000 	str.w	sl, [r9]
  405408:	f8c9 7004 	str.w	r7, [r9, #4]
  40540c:	ddef      	ble.n	4053ee <_svfprintf_r+0x11ee>
  40540e:	aa23      	add	r2, sp, #140	; 0x8c
  405410:	4621      	mov	r1, r4
  405412:	4658      	mov	r0, fp
  405414:	f004 f842 	bl	40949c <__ssprint_r>
  405418:	2800      	cmp	r0, #0
  40541a:	f47e afea 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  40541e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405420:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405422:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405426:	e7e4      	b.n	4053f2 <_svfprintf_r+0x11f2>
  405428:	9a07      	ldr	r2, [sp, #28]
  40542a:	f7ff ba38 	b.w	40489e <_svfprintf_r+0x69e>
  40542e:	9a07      	ldr	r2, [sp, #28]
  405430:	e590      	b.n	404f54 <_svfprintf_r+0xd54>
  405432:	9b07      	ldr	r3, [sp, #28]
  405434:	f043 0320 	orr.w	r3, r3, #32
  405438:	9307      	str	r3, [sp, #28]
  40543a:	f108 0801 	add.w	r8, r8, #1
  40543e:	f898 3000 	ldrb.w	r3, [r8]
  405442:	f7fe bf36 	b.w	4042b2 <_svfprintf_r+0xb2>
  405446:	aa23      	add	r2, sp, #140	; 0x8c
  405448:	9909      	ldr	r1, [sp, #36]	; 0x24
  40544a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40544c:	f004 f826 	bl	40949c <__ssprint_r>
  405450:	2800      	cmp	r0, #0
  405452:	f47e afce 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  405456:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405458:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40545c:	f7ff bbb6 	b.w	404bcc <_svfprintf_r+0x9cc>
  405460:	2140      	movs	r1, #64	; 0x40
  405462:	980a      	ldr	r0, [sp, #40]	; 0x28
  405464:	f002 fee0 	bl	408228 <_malloc_r>
  405468:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40546a:	6010      	str	r0, [r2, #0]
  40546c:	6110      	str	r0, [r2, #16]
  40546e:	2800      	cmp	r0, #0
  405470:	f000 81e5 	beq.w	40583e <_svfprintf_r+0x163e>
  405474:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405476:	2340      	movs	r3, #64	; 0x40
  405478:	6153      	str	r3, [r2, #20]
  40547a:	f7fe bed8 	b.w	40422e <_svfprintf_r+0x2e>
  40547e:	a821      	add	r0, sp, #132	; 0x84
  405480:	a91e      	add	r1, sp, #120	; 0x78
  405482:	9004      	str	r0, [sp, #16]
  405484:	9103      	str	r1, [sp, #12]
  405486:	a81d      	add	r0, sp, #116	; 0x74
  405488:	2103      	movs	r1, #3
  40548a:	9002      	str	r0, [sp, #8]
  40548c:	9a08      	ldr	r2, [sp, #32]
  40548e:	f8cd b004 	str.w	fp, [sp, #4]
  405492:	463b      	mov	r3, r7
  405494:	9100      	str	r1, [sp, #0]
  405496:	980a      	ldr	r0, [sp, #40]	; 0x28
  405498:	f001 fa7a 	bl	406990 <_dtoa_r>
  40549c:	465d      	mov	r5, fp
  40549e:	4606      	mov	r6, r0
  4054a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4054a2:	2b46      	cmp	r3, #70	; 0x46
  4054a4:	eb06 0405 	add.w	r4, r6, r5
  4054a8:	f47f aeb6 	bne.w	405218 <_svfprintf_r+0x1018>
  4054ac:	7833      	ldrb	r3, [r6, #0]
  4054ae:	2b30      	cmp	r3, #48	; 0x30
  4054b0:	f000 817c 	beq.w	4057ac <_svfprintf_r+0x15ac>
  4054b4:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4054b6:	442c      	add	r4, r5
  4054b8:	e6ae      	b.n	405218 <_svfprintf_r+0x1018>
  4054ba:	aa23      	add	r2, sp, #140	; 0x8c
  4054bc:	9909      	ldr	r1, [sp, #36]	; 0x24
  4054be:	980a      	ldr	r0, [sp, #40]	; 0x28
  4054c0:	f003 ffec 	bl	40949c <__ssprint_r>
  4054c4:	2800      	cmp	r0, #0
  4054c6:	f47e af94 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  4054ca:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4054cc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4054ce:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  4054d2:	e766      	b.n	4053a2 <_svfprintf_r+0x11a2>
  4054d4:	f1bb 0f00 	cmp.w	fp, #0
  4054d8:	bf08      	it	eq
  4054da:	f04f 0b01 	moveq.w	fp, #1
  4054de:	e667      	b.n	4051b0 <_svfprintf_r+0xfb0>
  4054e0:	970e      	str	r7, [sp, #56]	; 0x38
  4054e2:	4617      	mov	r7, r2
  4054e4:	e55e      	b.n	404fa4 <_svfprintf_r+0xda4>
  4054e6:	4630      	mov	r0, r6
  4054e8:	f003 ff6a 	bl	4093c0 <strlen>
  4054ec:	46a3      	mov	fp, r4
  4054ee:	4603      	mov	r3, r0
  4054f0:	900d      	str	r0, [sp, #52]	; 0x34
  4054f2:	f7ff baf4 	b.w	404ade <_svfprintf_r+0x8de>
  4054f6:	aa23      	add	r2, sp, #140	; 0x8c
  4054f8:	9909      	ldr	r1, [sp, #36]	; 0x24
  4054fa:	980a      	ldr	r0, [sp, #40]	; 0x28
  4054fc:	f003 ffce 	bl	40949c <__ssprint_r>
  405500:	2800      	cmp	r0, #0
  405502:	f47e af76 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  405506:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405508:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40550a:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40550e:	9912      	ldr	r1, [sp, #72]	; 0x48
  405510:	f8c9 6000 	str.w	r6, [r9]
  405514:	3301      	adds	r3, #1
  405516:	440c      	add	r4, r1
  405518:	2b07      	cmp	r3, #7
  40551a:	9425      	str	r4, [sp, #148]	; 0x94
  40551c:	9324      	str	r3, [sp, #144]	; 0x90
  40551e:	f8c9 1004 	str.w	r1, [r9, #4]
  405522:	f77f a8fb 	ble.w	40471c <_svfprintf_r+0x51c>
  405526:	e411      	b.n	404d4c <_svfprintf_r+0xb4c>
  405528:	272d      	movs	r7, #45	; 0x2d
  40552a:	9308      	str	r3, [sp, #32]
  40552c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40552e:	9307      	str	r3, [sp, #28]
  405530:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  405534:	f04f 0b00 	mov.w	fp, #0
  405538:	f7ff b829 	b.w	40458e <_svfprintf_r+0x38e>
  40553c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40553e:	1cdd      	adds	r5, r3, #3
  405540:	db1e      	blt.n	405580 <_svfprintf_r+0x1380>
  405542:	459b      	cmp	fp, r3
  405544:	db1c      	blt.n	405580 <_svfprintf_r+0x1380>
  405546:	9313      	str	r3, [sp, #76]	; 0x4c
  405548:	e689      	b.n	40525e <_svfprintf_r+0x105e>
  40554a:	4623      	mov	r3, r4
  40554c:	e677      	b.n	40523e <_svfprintf_r+0x103e>
  40554e:	aa23      	add	r2, sp, #140	; 0x8c
  405550:	9909      	ldr	r1, [sp, #36]	; 0x24
  405552:	980a      	ldr	r0, [sp, #40]	; 0x28
  405554:	f003 ffa2 	bl	40949c <__ssprint_r>
  405558:	2800      	cmp	r0, #0
  40555a:	f47e af4a 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  40555e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405560:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405564:	e459      	b.n	404e1a <_svfprintf_r+0xc1a>
  405566:	4614      	mov	r4, r2
  405568:	3301      	adds	r3, #1
  40556a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40556c:	9324      	str	r3, [sp, #144]	; 0x90
  40556e:	442c      	add	r4, r5
  405570:	2b07      	cmp	r3, #7
  405572:	9425      	str	r4, [sp, #148]	; 0x94
  405574:	e889 0024 	stmia.w	r9, {r2, r5}
  405578:	dcbd      	bgt.n	4054f6 <_svfprintf_r+0x12f6>
  40557a:	f109 0908 	add.w	r9, r9, #8
  40557e:	e7c6      	b.n	40550e <_svfprintf_r+0x130e>
  405580:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405582:	3a02      	subs	r2, #2
  405584:	9211      	str	r2, [sp, #68]	; 0x44
  405586:	3b01      	subs	r3, #1
  405588:	2b00      	cmp	r3, #0
  40558a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40558e:	931d      	str	r3, [sp, #116]	; 0x74
  405590:	bfb8      	it	lt
  405592:	425b      	neglt	r3, r3
  405594:	f88d 207c 	strb.w	r2, [sp, #124]	; 0x7c
  405598:	bfb4      	ite	lt
  40559a:	222d      	movlt	r2, #45	; 0x2d
  40559c:	222b      	movge	r2, #43	; 0x2b
  40559e:	2b09      	cmp	r3, #9
  4055a0:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  4055a4:	f340 80f1 	ble.w	40578a <_svfprintf_r+0x158a>
  4055a8:	f10d 008b 	add.w	r0, sp, #139	; 0x8b
  4055ac:	4604      	mov	r4, r0
  4055ae:	4a2d      	ldr	r2, [pc, #180]	; (405664 <_svfprintf_r+0x1464>)
  4055b0:	fb82 2103 	smull	r2, r1, r2, r3
  4055b4:	17da      	asrs	r2, r3, #31
  4055b6:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  4055ba:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  4055be:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  4055c2:	f103 0130 	add.w	r1, r3, #48	; 0x30
  4055c6:	2a09      	cmp	r2, #9
  4055c8:	4613      	mov	r3, r2
  4055ca:	f804 1d01 	strb.w	r1, [r4, #-1]!
  4055ce:	dcee      	bgt.n	4055ae <_svfprintf_r+0x13ae>
  4055d0:	4621      	mov	r1, r4
  4055d2:	3330      	adds	r3, #48	; 0x30
  4055d4:	b2da      	uxtb	r2, r3
  4055d6:	f801 2d01 	strb.w	r2, [r1, #-1]!
  4055da:	4288      	cmp	r0, r1
  4055dc:	f240 813a 	bls.w	405854 <_svfprintf_r+0x1654>
  4055e0:	f10d 017e 	add.w	r1, sp, #126	; 0x7e
  4055e4:	4623      	mov	r3, r4
  4055e6:	e001      	b.n	4055ec <_svfprintf_r+0x13ec>
  4055e8:	f813 2b01 	ldrb.w	r2, [r3], #1
  4055ec:	f801 2b01 	strb.w	r2, [r1], #1
  4055f0:	4298      	cmp	r0, r3
  4055f2:	d1f9      	bne.n	4055e8 <_svfprintf_r+0x13e8>
  4055f4:	1c43      	adds	r3, r0, #1
  4055f6:	1b1b      	subs	r3, r3, r4
  4055f8:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4055fc:	4413      	add	r3, r2
  4055fe:	aa1f      	add	r2, sp, #124	; 0x7c
  405600:	1a9b      	subs	r3, r3, r2
  405602:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405604:	9319      	str	r3, [sp, #100]	; 0x64
  405606:	2a01      	cmp	r2, #1
  405608:	4413      	add	r3, r2
  40560a:	930d      	str	r3, [sp, #52]	; 0x34
  40560c:	f340 80ea 	ble.w	4057e4 <_svfprintf_r+0x15e4>
  405610:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405612:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405614:	4413      	add	r3, r2
  405616:	2200      	movs	r2, #0
  405618:	930d      	str	r3, [sp, #52]	; 0x34
  40561a:	9213      	str	r2, [sp, #76]	; 0x4c
  40561c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405620:	e62b      	b.n	40527a <_svfprintf_r+0x107a>
  405622:	aa23      	add	r2, sp, #140	; 0x8c
  405624:	9909      	ldr	r1, [sp, #36]	; 0x24
  405626:	980a      	ldr	r0, [sp, #40]	; 0x28
  405628:	f003 ff38 	bl	40949c <__ssprint_r>
  40562c:	2800      	cmp	r0, #0
  40562e:	f47e aee0 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  405632:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  405634:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405636:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40563a:	e4f6      	b.n	40502a <_svfprintf_r+0xe2a>
  40563c:	2d06      	cmp	r5, #6
  40563e:	462b      	mov	r3, r5
  405640:	bf28      	it	cs
  405642:	2306      	movcs	r3, #6
  405644:	930d      	str	r3, [sp, #52]	; 0x34
  405646:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40564a:	46b3      	mov	fp, r6
  40564c:	970e      	str	r7, [sp, #56]	; 0x38
  40564e:	9613      	str	r6, [sp, #76]	; 0x4c
  405650:	4637      	mov	r7, r6
  405652:	9308      	str	r3, [sp, #32]
  405654:	4e04      	ldr	r6, [pc, #16]	; (405668 <_svfprintf_r+0x1468>)
  405656:	f7fe bf99 	b.w	40458c <_svfprintf_r+0x38c>
  40565a:	bf00      	nop
  40565c:	00409e04 	.word	0x00409e04
  405660:	00409db4 	.word	0x00409db4
  405664:	66666667 	.word	0x66666667
  405668:	00409dfc 	.word	0x00409dfc
  40566c:	aa23      	add	r2, sp, #140	; 0x8c
  40566e:	9909      	ldr	r1, [sp, #36]	; 0x24
  405670:	980a      	ldr	r0, [sp, #40]	; 0x28
  405672:	f003 ff13 	bl	40949c <__ssprint_r>
  405676:	2800      	cmp	r0, #0
  405678:	f47e aebb 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  40567c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40567e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405680:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405682:	1ad3      	subs	r3, r2, r3
  405684:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  405688:	e4e7      	b.n	40505a <_svfprintf_r+0xe5a>
  40568a:	f04f 0b06 	mov.w	fp, #6
  40568e:	e58f      	b.n	4051b0 <_svfprintf_r+0xfb0>
  405690:	a821      	add	r0, sp, #132	; 0x84
  405692:	a91e      	add	r1, sp, #120	; 0x78
  405694:	9004      	str	r0, [sp, #16]
  405696:	9103      	str	r1, [sp, #12]
  405698:	a81d      	add	r0, sp, #116	; 0x74
  40569a:	2103      	movs	r1, #3
  40569c:	9002      	str	r0, [sp, #8]
  40569e:	9a08      	ldr	r2, [sp, #32]
  4056a0:	f8cd b004 	str.w	fp, [sp, #4]
  4056a4:	463b      	mov	r3, r7
  4056a6:	9100      	str	r1, [sp, #0]
  4056a8:	980a      	ldr	r0, [sp, #40]	; 0x28
  4056aa:	f001 f971 	bl	406990 <_dtoa_r>
  4056ae:	465d      	mov	r5, fp
  4056b0:	4606      	mov	r6, r0
  4056b2:	eb00 040b 	add.w	r4, r0, fp
  4056b6:	e6f9      	b.n	4054ac <_svfprintf_r+0x12ac>
  4056b8:	9307      	str	r3, [sp, #28]
  4056ba:	f7ff b959 	b.w	404970 <_svfprintf_r+0x770>
  4056be:	272d      	movs	r7, #45	; 0x2d
  4056c0:	f88d 706f 	strb.w	r7, [sp, #111]	; 0x6f
  4056c4:	f7ff b8b2 	b.w	40482c <_svfprintf_r+0x62c>
  4056c8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4056ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4056cc:	4413      	add	r3, r2
  4056ce:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4056d0:	930d      	str	r3, [sp, #52]	; 0x34
  4056d2:	2a00      	cmp	r2, #0
  4056d4:	dd7e      	ble.n	4057d4 <_svfprintf_r+0x15d4>
  4056d6:	2267      	movs	r2, #103	; 0x67
  4056d8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4056dc:	9211      	str	r2, [sp, #68]	; 0x44
  4056de:	e5cc      	b.n	40527a <_svfprintf_r+0x107a>
  4056e0:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  4056e4:	970e      	str	r7, [sp, #56]	; 0x38
  4056e6:	9308      	str	r3, [sp, #32]
  4056e8:	950d      	str	r5, [sp, #52]	; 0x34
  4056ea:	4683      	mov	fp, r0
  4056ec:	9013      	str	r0, [sp, #76]	; 0x4c
  4056ee:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4056f2:	f7fe bf4b 	b.w	40458c <_svfprintf_r+0x38c>
  4056f6:	9b07      	ldr	r3, [sp, #28]
  4056f8:	07db      	lsls	r3, r3, #31
  4056fa:	465f      	mov	r7, fp
  4056fc:	d505      	bpl.n	40570a <_svfprintf_r+0x150a>
  4056fe:	ae40      	add	r6, sp, #256	; 0x100
  405700:	2330      	movs	r3, #48	; 0x30
  405702:	f806 3d41 	strb.w	r3, [r6, #-65]!
  405706:	f7fe bf37 	b.w	404578 <_svfprintf_r+0x378>
  40570a:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  40570e:	ae30      	add	r6, sp, #192	; 0xc0
  405710:	f7fe bf35 	b.w	40457e <_svfprintf_r+0x37e>
  405714:	2b00      	cmp	r3, #0
  405716:	dd7d      	ble.n	405814 <_svfprintf_r+0x1614>
  405718:	f1bb 0f00 	cmp.w	fp, #0
  40571c:	d13d      	bne.n	40579a <_svfprintf_r+0x159a>
  40571e:	9a07      	ldr	r2, [sp, #28]
  405720:	07d4      	lsls	r4, r2, #31
  405722:	d43a      	bmi.n	40579a <_svfprintf_r+0x159a>
  405724:	461a      	mov	r2, r3
  405726:	920d      	str	r2, [sp, #52]	; 0x34
  405728:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40572c:	e5a5      	b.n	40527a <_svfprintf_r+0x107a>
  40572e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405730:	2b47      	cmp	r3, #71	; 0x47
  405732:	f47f ad70 	bne.w	405216 <_svfprintf_r+0x1016>
  405736:	9b07      	ldr	r3, [sp, #28]
  405738:	07db      	lsls	r3, r3, #31
  40573a:	f53f aeb1 	bmi.w	4054a0 <_svfprintf_r+0x12a0>
  40573e:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405740:	1b9b      	subs	r3, r3, r6
  405742:	9312      	str	r3, [sp, #72]	; 0x48
  405744:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405746:	2b47      	cmp	r3, #71	; 0x47
  405748:	f43f aef8 	beq.w	40553c <_svfprintf_r+0x133c>
  40574c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40574e:	e71a      	b.n	405586 <_svfprintf_r+0x1386>
  405750:	aa23      	add	r2, sp, #140	; 0x8c
  405752:	9909      	ldr	r1, [sp, #36]	; 0x24
  405754:	980a      	ldr	r0, [sp, #40]	; 0x28
  405756:	f003 fea1 	bl	40949c <__ssprint_r>
  40575a:	2800      	cmp	r0, #0
  40575c:	f47e ae49 	bne.w	4043f2 <_svfprintf_r+0x1f2>
  405760:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  405762:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405764:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405766:	f10d 09c0 	add.w	r9, sp, #192	; 0xc0
  40576a:	e631      	b.n	4053d0 <_svfprintf_r+0x11d0>
  40576c:	46a0      	mov	r8, r4
  40576e:	2500      	movs	r5, #0
  405770:	f7fe bda1 	b.w	4042b6 <_svfprintf_r+0xb6>
  405774:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405776:	e562      	b.n	40523e <_svfprintf_r+0x103e>
  405778:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40577a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40577c:	4413      	add	r3, r2
  40577e:	2267      	movs	r2, #103	; 0x67
  405780:	930d      	str	r3, [sp, #52]	; 0x34
  405782:	9211      	str	r2, [sp, #68]	; 0x44
  405784:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405788:	e577      	b.n	40527a <_svfprintf_r+0x107a>
  40578a:	3330      	adds	r3, #48	; 0x30
  40578c:	2230      	movs	r2, #48	; 0x30
  40578e:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  405792:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  405796:	ab20      	add	r3, sp, #128	; 0x80
  405798:	e731      	b.n	4055fe <_svfprintf_r+0x13fe>
  40579a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40579c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40579e:	189d      	adds	r5, r3, r2
  4057a0:	eb05 030b 	add.w	r3, r5, fp
  4057a4:	930d      	str	r3, [sp, #52]	; 0x34
  4057a6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4057aa:	e566      	b.n	40527a <_svfprintf_r+0x107a>
  4057ac:	9808      	ldr	r0, [sp, #32]
  4057ae:	4639      	mov	r1, r7
  4057b0:	2200      	movs	r2, #0
  4057b2:	2300      	movs	r3, #0
  4057b4:	f7fe fa64 	bl	403c80 <__aeabi_dcmpeq>
  4057b8:	2800      	cmp	r0, #0
  4057ba:	f47f ae7b 	bne.w	4054b4 <_svfprintf_r+0x12b4>
  4057be:	f1c5 0501 	rsb	r5, r5, #1
  4057c2:	951d      	str	r5, [sp, #116]	; 0x74
  4057c4:	442c      	add	r4, r5
  4057c6:	e527      	b.n	405218 <_svfprintf_r+0x1018>
  4057c8:	4e32      	ldr	r6, [pc, #200]	; (405894 <_svfprintf_r+0x1694>)
  4057ca:	4b33      	ldr	r3, [pc, #204]	; (405898 <_svfprintf_r+0x1698>)
  4057cc:	f89d 706f 	ldrb.w	r7, [sp, #111]	; 0x6f
  4057d0:	f7ff b82e 	b.w	404830 <_svfprintf_r+0x630>
  4057d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4057d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4057d8:	f1c3 0301 	rsb	r3, r3, #1
  4057dc:	441a      	add	r2, r3
  4057de:	4613      	mov	r3, r2
  4057e0:	920d      	str	r2, [sp, #52]	; 0x34
  4057e2:	e778      	b.n	4056d6 <_svfprintf_r+0x14d6>
  4057e4:	9b07      	ldr	r3, [sp, #28]
  4057e6:	f013 0301 	ands.w	r3, r3, #1
  4057ea:	f47f af11 	bne.w	405610 <_svfprintf_r+0x1410>
  4057ee:	9313      	str	r3, [sp, #76]	; 0x4c
  4057f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4057f2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4057f6:	e540      	b.n	40527a <_svfprintf_r+0x107a>
  4057f8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4057fa:	f898 3001 	ldrb.w	r3, [r8, #1]
  4057fe:	6805      	ldr	r5, [r0, #0]
  405800:	3004      	adds	r0, #4
  405802:	2d00      	cmp	r5, #0
  405804:	900e      	str	r0, [sp, #56]	; 0x38
  405806:	46a0      	mov	r8, r4
  405808:	f6be ad53 	bge.w	4042b2 <_svfprintf_r+0xb2>
  40580c:	f04f 35ff 	mov.w	r5, #4294967295
  405810:	f7fe bd4f 	b.w	4042b2 <_svfprintf_r+0xb2>
  405814:	f1bb 0f00 	cmp.w	fp, #0
  405818:	d102      	bne.n	405820 <_svfprintf_r+0x1620>
  40581a:	9b07      	ldr	r3, [sp, #28]
  40581c:	07d8      	lsls	r0, r3, #31
  40581e:	d507      	bpl.n	405830 <_svfprintf_r+0x1630>
  405820:	9b16      	ldr	r3, [sp, #88]	; 0x58
  405822:	1c5d      	adds	r5, r3, #1
  405824:	eb05 030b 	add.w	r3, r5, fp
  405828:	930d      	str	r3, [sp, #52]	; 0x34
  40582a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40582e:	e524      	b.n	40527a <_svfprintf_r+0x107a>
  405830:	2301      	movs	r3, #1
  405832:	930d      	str	r3, [sp, #52]	; 0x34
  405834:	e521      	b.n	40527a <_svfprintf_r+0x107a>
  405836:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40583a:	f7ff b921 	b.w	404a80 <_svfprintf_r+0x880>
  40583e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405840:	230c      	movs	r3, #12
  405842:	6013      	str	r3, [r2, #0]
  405844:	f04f 30ff 	mov.w	r0, #4294967295
  405848:	f7fe bddc 	b.w	404404 <_svfprintf_r+0x204>
  40584c:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405850:	f7ff b8f9 	b.w	404a46 <_svfprintf_r+0x846>
  405854:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  405858:	e6d1      	b.n	4055fe <_svfprintf_r+0x13fe>
  40585a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40585e:	f7fe bdd9 	b.w	404414 <_svfprintf_r+0x214>
  405862:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405866:	f7ff b857 	b.w	404918 <_svfprintf_r+0x718>
  40586a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40586e:	f7ff b825 	b.w	4048bc <_svfprintf_r+0x6bc>
  405872:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405876:	f7ff b94c 	b.w	404b12 <_svfprintf_r+0x912>
  40587a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40587e:	f7fe bff3 	b.w	404868 <_svfprintf_r+0x668>
  405882:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  405886:	f7fe bfa3 	b.w	4047d0 <_svfprintf_r+0x5d0>
  40588a:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  40588e:	f7fe be33 	b.w	4044f8 <_svfprintf_r+0x2f8>
  405892:	bf00      	nop
  405894:	00409dd0 	.word	0x00409dd0
  405898:	00409dcc 	.word	0x00409dcc

0040589c <__sprint_r.part.0>:
  40589c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40589e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4058a2:	049c      	lsls	r4, r3, #18
  4058a4:	4692      	mov	sl, r2
  4058a6:	d52c      	bpl.n	405902 <__sprint_r.part.0+0x66>
  4058a8:	6893      	ldr	r3, [r2, #8]
  4058aa:	6812      	ldr	r2, [r2, #0]
  4058ac:	b33b      	cbz	r3, 4058fe <__sprint_r.part.0+0x62>
  4058ae:	460f      	mov	r7, r1
  4058b0:	4680      	mov	r8, r0
  4058b2:	f102 0908 	add.w	r9, r2, #8
  4058b6:	e919 0060 	ldmdb	r9, {r5, r6}
  4058ba:	08b6      	lsrs	r6, r6, #2
  4058bc:	d017      	beq.n	4058ee <__sprint_r.part.0+0x52>
  4058be:	3d04      	subs	r5, #4
  4058c0:	2400      	movs	r4, #0
  4058c2:	e001      	b.n	4058c8 <__sprint_r.part.0+0x2c>
  4058c4:	42a6      	cmp	r6, r4
  4058c6:	d010      	beq.n	4058ea <__sprint_r.part.0+0x4e>
  4058c8:	463a      	mov	r2, r7
  4058ca:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4058ce:	4640      	mov	r0, r8
  4058d0:	f002 f92c 	bl	407b2c <_fputwc_r>
  4058d4:	1c43      	adds	r3, r0, #1
  4058d6:	f104 0401 	add.w	r4, r4, #1
  4058da:	d1f3      	bne.n	4058c4 <__sprint_r.part.0+0x28>
  4058dc:	2300      	movs	r3, #0
  4058de:	f8ca 3008 	str.w	r3, [sl, #8]
  4058e2:	f8ca 3004 	str.w	r3, [sl, #4]
  4058e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4058ea:	f8da 3008 	ldr.w	r3, [sl, #8]
  4058ee:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  4058f2:	f8ca 3008 	str.w	r3, [sl, #8]
  4058f6:	f109 0908 	add.w	r9, r9, #8
  4058fa:	2b00      	cmp	r3, #0
  4058fc:	d1db      	bne.n	4058b6 <__sprint_r.part.0+0x1a>
  4058fe:	2000      	movs	r0, #0
  405900:	e7ec      	b.n	4058dc <__sprint_r.part.0+0x40>
  405902:	f002 fa5b 	bl	407dbc <__sfvwrite_r>
  405906:	2300      	movs	r3, #0
  405908:	f8ca 3008 	str.w	r3, [sl, #8]
  40590c:	f8ca 3004 	str.w	r3, [sl, #4]
  405910:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405914 <_vfiprintf_r>:
  405914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405918:	b0ab      	sub	sp, #172	; 0xac
  40591a:	461c      	mov	r4, r3
  40591c:	9100      	str	r1, [sp, #0]
  40591e:	4690      	mov	r8, r2
  405920:	9304      	str	r3, [sp, #16]
  405922:	9005      	str	r0, [sp, #20]
  405924:	b118      	cbz	r0, 40592e <_vfiprintf_r+0x1a>
  405926:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405928:	2b00      	cmp	r3, #0
  40592a:	f000 80de 	beq.w	405aea <_vfiprintf_r+0x1d6>
  40592e:	9800      	ldr	r0, [sp, #0]
  405930:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
  405934:	b28a      	uxth	r2, r1
  405936:	0495      	lsls	r5, r2, #18
  405938:	d407      	bmi.n	40594a <_vfiprintf_r+0x36>
  40593a:	6e43      	ldr	r3, [r0, #100]	; 0x64
  40593c:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
  405940:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  405944:	8182      	strh	r2, [r0, #12]
  405946:	6643      	str	r3, [r0, #100]	; 0x64
  405948:	b292      	uxth	r2, r2
  40594a:	0711      	lsls	r1, r2, #28
  40594c:	f140 80b1 	bpl.w	405ab2 <_vfiprintf_r+0x19e>
  405950:	9b00      	ldr	r3, [sp, #0]
  405952:	691b      	ldr	r3, [r3, #16]
  405954:	2b00      	cmp	r3, #0
  405956:	f000 80ac 	beq.w	405ab2 <_vfiprintf_r+0x19e>
  40595a:	f002 021a 	and.w	r2, r2, #26
  40595e:	2a0a      	cmp	r2, #10
  405960:	f000 80b5 	beq.w	405ace <_vfiprintf_r+0x1ba>
  405964:	2300      	movs	r3, #0
  405966:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
  40596a:	9302      	str	r3, [sp, #8]
  40596c:	930f      	str	r3, [sp, #60]	; 0x3c
  40596e:	930e      	str	r3, [sp, #56]	; 0x38
  405970:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
  405974:	46da      	mov	sl, fp
  405976:	f898 3000 	ldrb.w	r3, [r8]
  40597a:	4644      	mov	r4, r8
  40597c:	b1fb      	cbz	r3, 4059be <_vfiprintf_r+0xaa>
  40597e:	2b25      	cmp	r3, #37	; 0x25
  405980:	d102      	bne.n	405988 <_vfiprintf_r+0x74>
  405982:	e01c      	b.n	4059be <_vfiprintf_r+0xaa>
  405984:	2b25      	cmp	r3, #37	; 0x25
  405986:	d003      	beq.n	405990 <_vfiprintf_r+0x7c>
  405988:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40598c:	2b00      	cmp	r3, #0
  40598e:	d1f9      	bne.n	405984 <_vfiprintf_r+0x70>
  405990:	ebc8 0504 	rsb	r5, r8, r4
  405994:	b19d      	cbz	r5, 4059be <_vfiprintf_r+0xaa>
  405996:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405998:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40599a:	f8ca 8000 	str.w	r8, [sl]
  40599e:	3301      	adds	r3, #1
  4059a0:	442a      	add	r2, r5
  4059a2:	2b07      	cmp	r3, #7
  4059a4:	f8ca 5004 	str.w	r5, [sl, #4]
  4059a8:	920f      	str	r2, [sp, #60]	; 0x3c
  4059aa:	930e      	str	r3, [sp, #56]	; 0x38
  4059ac:	dd7b      	ble.n	405aa6 <_vfiprintf_r+0x192>
  4059ae:	2a00      	cmp	r2, #0
  4059b0:	f040 8528 	bne.w	406404 <_vfiprintf_r+0xaf0>
  4059b4:	9b02      	ldr	r3, [sp, #8]
  4059b6:	920e      	str	r2, [sp, #56]	; 0x38
  4059b8:	442b      	add	r3, r5
  4059ba:	46da      	mov	sl, fp
  4059bc:	9302      	str	r3, [sp, #8]
  4059be:	7823      	ldrb	r3, [r4, #0]
  4059c0:	2b00      	cmp	r3, #0
  4059c2:	f000 843e 	beq.w	406242 <_vfiprintf_r+0x92e>
  4059c6:	2100      	movs	r1, #0
  4059c8:	f04f 0300 	mov.w	r3, #0
  4059cc:	f04f 32ff 	mov.w	r2, #4294967295
  4059d0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4059d4:	f104 0801 	add.w	r8, r4, #1
  4059d8:	7863      	ldrb	r3, [r4, #1]
  4059da:	9201      	str	r2, [sp, #4]
  4059dc:	4608      	mov	r0, r1
  4059de:	460e      	mov	r6, r1
  4059e0:	460c      	mov	r4, r1
  4059e2:	f108 0801 	add.w	r8, r8, #1
  4059e6:	f1a3 0220 	sub.w	r2, r3, #32
  4059ea:	2a58      	cmp	r2, #88	; 0x58
  4059ec:	f200 8393 	bhi.w	406116 <_vfiprintf_r+0x802>
  4059f0:	e8df f012 	tbh	[pc, r2, lsl #1]
  4059f4:	03910346 	.word	0x03910346
  4059f8:	034e0391 	.word	0x034e0391
  4059fc:	03910391 	.word	0x03910391
  405a00:	03910391 	.word	0x03910391
  405a04:	03910391 	.word	0x03910391
  405a08:	02670289 	.word	0x02670289
  405a0c:	00800391 	.word	0x00800391
  405a10:	0391026c 	.word	0x0391026c
  405a14:	025901c6 	.word	0x025901c6
  405a18:	02590259 	.word	0x02590259
  405a1c:	02590259 	.word	0x02590259
  405a20:	02590259 	.word	0x02590259
  405a24:	02590259 	.word	0x02590259
  405a28:	03910391 	.word	0x03910391
  405a2c:	03910391 	.word	0x03910391
  405a30:	03910391 	.word	0x03910391
  405a34:	03910391 	.word	0x03910391
  405a38:	03910391 	.word	0x03910391
  405a3c:	039101cb 	.word	0x039101cb
  405a40:	03910391 	.word	0x03910391
  405a44:	03910391 	.word	0x03910391
  405a48:	03910391 	.word	0x03910391
  405a4c:	03910391 	.word	0x03910391
  405a50:	02140391 	.word	0x02140391
  405a54:	03910391 	.word	0x03910391
  405a58:	03910391 	.word	0x03910391
  405a5c:	02ee0391 	.word	0x02ee0391
  405a60:	03910391 	.word	0x03910391
  405a64:	03910311 	.word	0x03910311
  405a68:	03910391 	.word	0x03910391
  405a6c:	03910391 	.word	0x03910391
  405a70:	03910391 	.word	0x03910391
  405a74:	03910391 	.word	0x03910391
  405a78:	03340391 	.word	0x03340391
  405a7c:	0391038a 	.word	0x0391038a
  405a80:	03910391 	.word	0x03910391
  405a84:	038a0367 	.word	0x038a0367
  405a88:	03910391 	.word	0x03910391
  405a8c:	0391036c 	.word	0x0391036c
  405a90:	02950379 	.word	0x02950379
  405a94:	02e90085 	.word	0x02e90085
  405a98:	029b0391 	.word	0x029b0391
  405a9c:	02ba0391 	.word	0x02ba0391
  405aa0:	03910391 	.word	0x03910391
  405aa4:	0353      	.short	0x0353
  405aa6:	f10a 0a08 	add.w	sl, sl, #8
  405aaa:	9b02      	ldr	r3, [sp, #8]
  405aac:	442b      	add	r3, r5
  405aae:	9302      	str	r3, [sp, #8]
  405ab0:	e785      	b.n	4059be <_vfiprintf_r+0xaa>
  405ab2:	9900      	ldr	r1, [sp, #0]
  405ab4:	9805      	ldr	r0, [sp, #20]
  405ab6:	f000 fe61 	bl	40677c <__swsetup_r>
  405aba:	2800      	cmp	r0, #0
  405abc:	f040 8558 	bne.w	406570 <_vfiprintf_r+0xc5c>
  405ac0:	9b00      	ldr	r3, [sp, #0]
  405ac2:	899a      	ldrh	r2, [r3, #12]
  405ac4:	f002 021a 	and.w	r2, r2, #26
  405ac8:	2a0a      	cmp	r2, #10
  405aca:	f47f af4b 	bne.w	405964 <_vfiprintf_r+0x50>
  405ace:	9900      	ldr	r1, [sp, #0]
  405ad0:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  405ad4:	2b00      	cmp	r3, #0
  405ad6:	f6ff af45 	blt.w	405964 <_vfiprintf_r+0x50>
  405ada:	4623      	mov	r3, r4
  405adc:	4642      	mov	r2, r8
  405ade:	9805      	ldr	r0, [sp, #20]
  405ae0:	f000 fe16 	bl	406710 <__sbprintf>
  405ae4:	b02b      	add	sp, #172	; 0xac
  405ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405aea:	f001 ffb5 	bl	407a58 <__sinit>
  405aee:	e71e      	b.n	40592e <_vfiprintf_r+0x1a>
  405af0:	4264      	negs	r4, r4
  405af2:	9304      	str	r3, [sp, #16]
  405af4:	f046 0604 	orr.w	r6, r6, #4
  405af8:	f898 3000 	ldrb.w	r3, [r8]
  405afc:	e771      	b.n	4059e2 <_vfiprintf_r+0xce>
  405afe:	2130      	movs	r1, #48	; 0x30
  405b00:	9804      	ldr	r0, [sp, #16]
  405b02:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
  405b06:	9901      	ldr	r1, [sp, #4]
  405b08:	9406      	str	r4, [sp, #24]
  405b0a:	f04f 0300 	mov.w	r3, #0
  405b0e:	2278      	movs	r2, #120	; 0x78
  405b10:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405b14:	2900      	cmp	r1, #0
  405b16:	4603      	mov	r3, r0
  405b18:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
  405b1c:	6804      	ldr	r4, [r0, #0]
  405b1e:	f103 0304 	add.w	r3, r3, #4
  405b22:	f04f 0500 	mov.w	r5, #0
  405b26:	f046 0202 	orr.w	r2, r6, #2
  405b2a:	f2c0 8525 	blt.w	406578 <_vfiprintf_r+0xc64>
  405b2e:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405b32:	ea54 0205 	orrs.w	r2, r4, r5
  405b36:	f046 0602 	orr.w	r6, r6, #2
  405b3a:	9304      	str	r3, [sp, #16]
  405b3c:	f040 84bf 	bne.w	4064be <_vfiprintf_r+0xbaa>
  405b40:	48b3      	ldr	r0, [pc, #716]	; (405e10 <_vfiprintf_r+0x4fc>)
  405b42:	9b01      	ldr	r3, [sp, #4]
  405b44:	2b00      	cmp	r3, #0
  405b46:	f040 841c 	bne.w	406382 <_vfiprintf_r+0xa6e>
  405b4a:	4699      	mov	r9, r3
  405b4c:	2300      	movs	r3, #0
  405b4e:	9301      	str	r3, [sp, #4]
  405b50:	9303      	str	r3, [sp, #12]
  405b52:	465f      	mov	r7, fp
  405b54:	9b01      	ldr	r3, [sp, #4]
  405b56:	9a03      	ldr	r2, [sp, #12]
  405b58:	4293      	cmp	r3, r2
  405b5a:	bfb8      	it	lt
  405b5c:	4613      	movlt	r3, r2
  405b5e:	461d      	mov	r5, r3
  405b60:	f1b9 0f00 	cmp.w	r9, #0
  405b64:	d000      	beq.n	405b68 <_vfiprintf_r+0x254>
  405b66:	3501      	adds	r5, #1
  405b68:	f016 0302 	ands.w	r3, r6, #2
  405b6c:	9307      	str	r3, [sp, #28]
  405b6e:	bf18      	it	ne
  405b70:	3502      	addne	r5, #2
  405b72:	f016 0384 	ands.w	r3, r6, #132	; 0x84
  405b76:	9308      	str	r3, [sp, #32]
  405b78:	f040 82f1 	bne.w	40615e <_vfiprintf_r+0x84a>
  405b7c:	9b06      	ldr	r3, [sp, #24]
  405b7e:	1b5c      	subs	r4, r3, r5
  405b80:	2c00      	cmp	r4, #0
  405b82:	f340 82ec 	ble.w	40615e <_vfiprintf_r+0x84a>
  405b86:	2c10      	cmp	r4, #16
  405b88:	f340 8556 	ble.w	406638 <_vfiprintf_r+0xd24>
  405b8c:	f8df 9284 	ldr.w	r9, [pc, #644]	; 405e14 <_vfiprintf_r+0x500>
  405b90:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
  405b94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405b96:	46d4      	mov	ip, sl
  405b98:	2310      	movs	r3, #16
  405b9a:	46c2      	mov	sl, r8
  405b9c:	4670      	mov	r0, lr
  405b9e:	46a8      	mov	r8, r5
  405ba0:	464d      	mov	r5, r9
  405ba2:	f8dd 9014 	ldr.w	r9, [sp, #20]
  405ba6:	e007      	b.n	405bb8 <_vfiprintf_r+0x2a4>
  405ba8:	f100 0e02 	add.w	lr, r0, #2
  405bac:	f10c 0c08 	add.w	ip, ip, #8
  405bb0:	4608      	mov	r0, r1
  405bb2:	3c10      	subs	r4, #16
  405bb4:	2c10      	cmp	r4, #16
  405bb6:	dd13      	ble.n	405be0 <_vfiprintf_r+0x2cc>
  405bb8:	1c41      	adds	r1, r0, #1
  405bba:	3210      	adds	r2, #16
  405bbc:	2907      	cmp	r1, #7
  405bbe:	920f      	str	r2, [sp, #60]	; 0x3c
  405bc0:	f8cc 5000 	str.w	r5, [ip]
  405bc4:	f8cc 3004 	str.w	r3, [ip, #4]
  405bc8:	910e      	str	r1, [sp, #56]	; 0x38
  405bca:	dded      	ble.n	405ba8 <_vfiprintf_r+0x294>
  405bcc:	2a00      	cmp	r2, #0
  405bce:	f040 82b7 	bne.w	406140 <_vfiprintf_r+0x82c>
  405bd2:	3c10      	subs	r4, #16
  405bd4:	2c10      	cmp	r4, #16
  405bd6:	4610      	mov	r0, r2
  405bd8:	f04f 0e01 	mov.w	lr, #1
  405bdc:	46dc      	mov	ip, fp
  405bde:	dceb      	bgt.n	405bb8 <_vfiprintf_r+0x2a4>
  405be0:	46a9      	mov	r9, r5
  405be2:	4670      	mov	r0, lr
  405be4:	4645      	mov	r5, r8
  405be6:	46d0      	mov	r8, sl
  405be8:	46e2      	mov	sl, ip
  405bea:	4422      	add	r2, r4
  405bec:	2807      	cmp	r0, #7
  405bee:	920f      	str	r2, [sp, #60]	; 0x3c
  405bf0:	f8ca 9000 	str.w	r9, [sl]
  405bf4:	f8ca 4004 	str.w	r4, [sl, #4]
  405bf8:	900e      	str	r0, [sp, #56]	; 0x38
  405bfa:	f300 8375 	bgt.w	4062e8 <_vfiprintf_r+0x9d4>
  405bfe:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  405c02:	f10a 0a08 	add.w	sl, sl, #8
  405c06:	f100 0e01 	add.w	lr, r0, #1
  405c0a:	2b00      	cmp	r3, #0
  405c0c:	f040 82b0 	bne.w	406170 <_vfiprintf_r+0x85c>
  405c10:	9b07      	ldr	r3, [sp, #28]
  405c12:	2b00      	cmp	r3, #0
  405c14:	f000 82c3 	beq.w	40619e <_vfiprintf_r+0x88a>
  405c18:	3202      	adds	r2, #2
  405c1a:	a90c      	add	r1, sp, #48	; 0x30
  405c1c:	2302      	movs	r3, #2
  405c1e:	f1be 0f07 	cmp.w	lr, #7
  405c22:	920f      	str	r2, [sp, #60]	; 0x3c
  405c24:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  405c28:	e88a 000a 	stmia.w	sl, {r1, r3}
  405c2c:	f340 8378 	ble.w	406320 <_vfiprintf_r+0xa0c>
  405c30:	2a00      	cmp	r2, #0
  405c32:	f040 840a 	bne.w	40644a <_vfiprintf_r+0xb36>
  405c36:	9b08      	ldr	r3, [sp, #32]
  405c38:	2b80      	cmp	r3, #128	; 0x80
  405c3a:	f04f 0e01 	mov.w	lr, #1
  405c3e:	4610      	mov	r0, r2
  405c40:	46da      	mov	sl, fp
  405c42:	f040 82b0 	bne.w	4061a6 <_vfiprintf_r+0x892>
  405c46:	9b06      	ldr	r3, [sp, #24]
  405c48:	1b5c      	subs	r4, r3, r5
  405c4a:	2c00      	cmp	r4, #0
  405c4c:	f340 82ab 	ble.w	4061a6 <_vfiprintf_r+0x892>
  405c50:	2c10      	cmp	r4, #16
  405c52:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 405e18 <_vfiprintf_r+0x504>
  405c56:	f340 850b 	ble.w	406670 <_vfiprintf_r+0xd5c>
  405c5a:	46d6      	mov	lr, sl
  405c5c:	2310      	movs	r3, #16
  405c5e:	46c2      	mov	sl, r8
  405c60:	46a8      	mov	r8, r5
  405c62:	464d      	mov	r5, r9
  405c64:	f8dd 9014 	ldr.w	r9, [sp, #20]
  405c68:	e007      	b.n	405c7a <_vfiprintf_r+0x366>
  405c6a:	f100 0c02 	add.w	ip, r0, #2
  405c6e:	f10e 0e08 	add.w	lr, lr, #8
  405c72:	4608      	mov	r0, r1
  405c74:	3c10      	subs	r4, #16
  405c76:	2c10      	cmp	r4, #16
  405c78:	dd13      	ble.n	405ca2 <_vfiprintf_r+0x38e>
  405c7a:	1c41      	adds	r1, r0, #1
  405c7c:	3210      	adds	r2, #16
  405c7e:	2907      	cmp	r1, #7
  405c80:	920f      	str	r2, [sp, #60]	; 0x3c
  405c82:	f8ce 5000 	str.w	r5, [lr]
  405c86:	f8ce 3004 	str.w	r3, [lr, #4]
  405c8a:	910e      	str	r1, [sp, #56]	; 0x38
  405c8c:	dded      	ble.n	405c6a <_vfiprintf_r+0x356>
  405c8e:	2a00      	cmp	r2, #0
  405c90:	f040 8315 	bne.w	4062be <_vfiprintf_r+0x9aa>
  405c94:	3c10      	subs	r4, #16
  405c96:	2c10      	cmp	r4, #16
  405c98:	f04f 0c01 	mov.w	ip, #1
  405c9c:	4610      	mov	r0, r2
  405c9e:	46de      	mov	lr, fp
  405ca0:	dceb      	bgt.n	405c7a <_vfiprintf_r+0x366>
  405ca2:	46a9      	mov	r9, r5
  405ca4:	4645      	mov	r5, r8
  405ca6:	46d0      	mov	r8, sl
  405ca8:	46f2      	mov	sl, lr
  405caa:	4422      	add	r2, r4
  405cac:	f1bc 0f07 	cmp.w	ip, #7
  405cb0:	920f      	str	r2, [sp, #60]	; 0x3c
  405cb2:	f8ca 9000 	str.w	r9, [sl]
  405cb6:	f8ca 4004 	str.w	r4, [sl, #4]
  405cba:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
  405cbe:	f300 83d2 	bgt.w	406466 <_vfiprintf_r+0xb52>
  405cc2:	9b01      	ldr	r3, [sp, #4]
  405cc4:	9903      	ldr	r1, [sp, #12]
  405cc6:	1a5c      	subs	r4, r3, r1
  405cc8:	2c00      	cmp	r4, #0
  405cca:	f10a 0a08 	add.w	sl, sl, #8
  405cce:	f10c 0e01 	add.w	lr, ip, #1
  405cd2:	4660      	mov	r0, ip
  405cd4:	f300 826d 	bgt.w	4061b2 <_vfiprintf_r+0x89e>
  405cd8:	9903      	ldr	r1, [sp, #12]
  405cda:	f8ca 7000 	str.w	r7, [sl]
  405cde:	440a      	add	r2, r1
  405ce0:	f1be 0f07 	cmp.w	lr, #7
  405ce4:	920f      	str	r2, [sp, #60]	; 0x3c
  405ce6:	f8ca 1004 	str.w	r1, [sl, #4]
  405cea:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  405cee:	f340 82ce 	ble.w	40628e <_vfiprintf_r+0x97a>
  405cf2:	2a00      	cmp	r2, #0
  405cf4:	f040 833a 	bne.w	40636c <_vfiprintf_r+0xa58>
  405cf8:	0770      	lsls	r0, r6, #29
  405cfa:	920e      	str	r2, [sp, #56]	; 0x38
  405cfc:	d538      	bpl.n	405d70 <_vfiprintf_r+0x45c>
  405cfe:	9b06      	ldr	r3, [sp, #24]
  405d00:	1b5c      	subs	r4, r3, r5
  405d02:	2c00      	cmp	r4, #0
  405d04:	dd34      	ble.n	405d70 <_vfiprintf_r+0x45c>
  405d06:	46da      	mov	sl, fp
  405d08:	2c10      	cmp	r4, #16
  405d0a:	f340 84ab 	ble.w	406664 <_vfiprintf_r+0xd50>
  405d0e:	f8df 9104 	ldr.w	r9, [pc, #260]	; 405e14 <_vfiprintf_r+0x500>
  405d12:	990e      	ldr	r1, [sp, #56]	; 0x38
  405d14:	464f      	mov	r7, r9
  405d16:	2610      	movs	r6, #16
  405d18:	f8dd 9014 	ldr.w	r9, [sp, #20]
  405d1c:	e006      	b.n	405d2c <_vfiprintf_r+0x418>
  405d1e:	1c88      	adds	r0, r1, #2
  405d20:	f10a 0a08 	add.w	sl, sl, #8
  405d24:	4619      	mov	r1, r3
  405d26:	3c10      	subs	r4, #16
  405d28:	2c10      	cmp	r4, #16
  405d2a:	dd13      	ble.n	405d54 <_vfiprintf_r+0x440>
  405d2c:	1c4b      	adds	r3, r1, #1
  405d2e:	3210      	adds	r2, #16
  405d30:	2b07      	cmp	r3, #7
  405d32:	920f      	str	r2, [sp, #60]	; 0x3c
  405d34:	f8ca 7000 	str.w	r7, [sl]
  405d38:	f8ca 6004 	str.w	r6, [sl, #4]
  405d3c:	930e      	str	r3, [sp, #56]	; 0x38
  405d3e:	ddee      	ble.n	405d1e <_vfiprintf_r+0x40a>
  405d40:	2a00      	cmp	r2, #0
  405d42:	f040 828e 	bne.w	406262 <_vfiprintf_r+0x94e>
  405d46:	3c10      	subs	r4, #16
  405d48:	2c10      	cmp	r4, #16
  405d4a:	f04f 0001 	mov.w	r0, #1
  405d4e:	4611      	mov	r1, r2
  405d50:	46da      	mov	sl, fp
  405d52:	dceb      	bgt.n	405d2c <_vfiprintf_r+0x418>
  405d54:	46b9      	mov	r9, r7
  405d56:	4422      	add	r2, r4
  405d58:	2807      	cmp	r0, #7
  405d5a:	920f      	str	r2, [sp, #60]	; 0x3c
  405d5c:	f8ca 9000 	str.w	r9, [sl]
  405d60:	f8ca 4004 	str.w	r4, [sl, #4]
  405d64:	900e      	str	r0, [sp, #56]	; 0x38
  405d66:	f340 829b 	ble.w	4062a0 <_vfiprintf_r+0x98c>
  405d6a:	2a00      	cmp	r2, #0
  405d6c:	f040 8425 	bne.w	4065ba <_vfiprintf_r+0xca6>
  405d70:	9b02      	ldr	r3, [sp, #8]
  405d72:	9a06      	ldr	r2, [sp, #24]
  405d74:	42aa      	cmp	r2, r5
  405d76:	bfac      	ite	ge
  405d78:	189b      	addge	r3, r3, r2
  405d7a:	195b      	addlt	r3, r3, r5
  405d7c:	9302      	str	r3, [sp, #8]
  405d7e:	e299      	b.n	4062b4 <_vfiprintf_r+0x9a0>
  405d80:	f046 0680 	orr.w	r6, r6, #128	; 0x80
  405d84:	f898 3000 	ldrb.w	r3, [r8]
  405d88:	e62b      	b.n	4059e2 <_vfiprintf_r+0xce>
  405d8a:	9406      	str	r4, [sp, #24]
  405d8c:	2900      	cmp	r1, #0
  405d8e:	f040 84af 	bne.w	4066f0 <_vfiprintf_r+0xddc>
  405d92:	f046 0610 	orr.w	r6, r6, #16
  405d96:	06b3      	lsls	r3, r6, #26
  405d98:	f140 8312 	bpl.w	4063c0 <_vfiprintf_r+0xaac>
  405d9c:	9904      	ldr	r1, [sp, #16]
  405d9e:	3107      	adds	r1, #7
  405da0:	f021 0107 	bic.w	r1, r1, #7
  405da4:	e9d1 2300 	ldrd	r2, r3, [r1]
  405da8:	3108      	adds	r1, #8
  405daa:	9104      	str	r1, [sp, #16]
  405dac:	4614      	mov	r4, r2
  405dae:	461d      	mov	r5, r3
  405db0:	2a00      	cmp	r2, #0
  405db2:	f173 0300 	sbcs.w	r3, r3, #0
  405db6:	f2c0 8386 	blt.w	4064c6 <_vfiprintf_r+0xbb2>
  405dba:	9b01      	ldr	r3, [sp, #4]
  405dbc:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  405dc0:	2b00      	cmp	r3, #0
  405dc2:	f2c0 831a 	blt.w	4063fa <_vfiprintf_r+0xae6>
  405dc6:	ea54 0305 	orrs.w	r3, r4, r5
  405dca:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405dce:	f000 80ed 	beq.w	405fac <_vfiprintf_r+0x698>
  405dd2:	2d00      	cmp	r5, #0
  405dd4:	bf08      	it	eq
  405dd6:	2c0a      	cmpeq	r4, #10
  405dd8:	f0c0 80ed 	bcc.w	405fb6 <_vfiprintf_r+0x6a2>
  405ddc:	465f      	mov	r7, fp
  405dde:	4620      	mov	r0, r4
  405de0:	4629      	mov	r1, r5
  405de2:	220a      	movs	r2, #10
  405de4:	2300      	movs	r3, #0
  405de6:	f003 fda5 	bl	409934 <__aeabi_uldivmod>
  405dea:	3230      	adds	r2, #48	; 0x30
  405dec:	f807 2d01 	strb.w	r2, [r7, #-1]!
  405df0:	4620      	mov	r0, r4
  405df2:	4629      	mov	r1, r5
  405df4:	2300      	movs	r3, #0
  405df6:	220a      	movs	r2, #10
  405df8:	f003 fd9c 	bl	409934 <__aeabi_uldivmod>
  405dfc:	4604      	mov	r4, r0
  405dfe:	460d      	mov	r5, r1
  405e00:	ea54 0305 	orrs.w	r3, r4, r5
  405e04:	d1eb      	bne.n	405dde <_vfiprintf_r+0x4ca>
  405e06:	ebc7 030b 	rsb	r3, r7, fp
  405e0a:	9303      	str	r3, [sp, #12]
  405e0c:	e6a2      	b.n	405b54 <_vfiprintf_r+0x240>
  405e0e:	bf00      	nop
  405e10:	00409de8 	.word	0x00409de8
  405e14:	00409e28 	.word	0x00409e28
  405e18:	00409e18 	.word	0x00409e18
  405e1c:	9406      	str	r4, [sp, #24]
  405e1e:	2900      	cmp	r1, #0
  405e20:	f040 8462 	bne.w	4066e8 <_vfiprintf_r+0xdd4>
  405e24:	f046 0610 	orr.w	r6, r6, #16
  405e28:	f016 0320 	ands.w	r3, r6, #32
  405e2c:	f000 82ae 	beq.w	40638c <_vfiprintf_r+0xa78>
  405e30:	9b04      	ldr	r3, [sp, #16]
  405e32:	3307      	adds	r3, #7
  405e34:	f023 0307 	bic.w	r3, r3, #7
  405e38:	f04f 0200 	mov.w	r2, #0
  405e3c:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  405e40:	e9d3 4500 	ldrd	r4, r5, [r3]
  405e44:	f103 0208 	add.w	r2, r3, #8
  405e48:	9b01      	ldr	r3, [sp, #4]
  405e4a:	9204      	str	r2, [sp, #16]
  405e4c:	2b00      	cmp	r3, #0
  405e4e:	f2c0 8174 	blt.w	40613a <_vfiprintf_r+0x826>
  405e52:	ea54 0305 	orrs.w	r3, r4, r5
  405e56:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405e5a:	f040 816e 	bne.w	40613a <_vfiprintf_r+0x826>
  405e5e:	9b01      	ldr	r3, [sp, #4]
  405e60:	2b00      	cmp	r3, #0
  405e62:	f000 8430 	beq.w	4066c6 <_vfiprintf_r+0xdb2>
  405e66:	f04f 0900 	mov.w	r9, #0
  405e6a:	2400      	movs	r4, #0
  405e6c:	2500      	movs	r5, #0
  405e6e:	465f      	mov	r7, fp
  405e70:	08e2      	lsrs	r2, r4, #3
  405e72:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  405e76:	08e9      	lsrs	r1, r5, #3
  405e78:	f004 0307 	and.w	r3, r4, #7
  405e7c:	460d      	mov	r5, r1
  405e7e:	4614      	mov	r4, r2
  405e80:	3330      	adds	r3, #48	; 0x30
  405e82:	ea54 0205 	orrs.w	r2, r4, r5
  405e86:	f807 3d01 	strb.w	r3, [r7, #-1]!
  405e8a:	d1f1      	bne.n	405e70 <_vfiprintf_r+0x55c>
  405e8c:	07f4      	lsls	r4, r6, #31
  405e8e:	d5ba      	bpl.n	405e06 <_vfiprintf_r+0x4f2>
  405e90:	2b30      	cmp	r3, #48	; 0x30
  405e92:	d0b8      	beq.n	405e06 <_vfiprintf_r+0x4f2>
  405e94:	2230      	movs	r2, #48	; 0x30
  405e96:	1e7b      	subs	r3, r7, #1
  405e98:	f807 2c01 	strb.w	r2, [r7, #-1]
  405e9c:	ebc3 020b 	rsb	r2, r3, fp
  405ea0:	9203      	str	r2, [sp, #12]
  405ea2:	461f      	mov	r7, r3
  405ea4:	e656      	b.n	405b54 <_vfiprintf_r+0x240>
  405ea6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405eaa:	2400      	movs	r4, #0
  405eac:	f818 3b01 	ldrb.w	r3, [r8], #1
  405eb0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  405eb4:	eb02 0444 	add.w	r4, r2, r4, lsl #1
  405eb8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405ebc:	2a09      	cmp	r2, #9
  405ebe:	d9f5      	bls.n	405eac <_vfiprintf_r+0x598>
  405ec0:	e591      	b.n	4059e6 <_vfiprintf_r+0xd2>
  405ec2:	f898 3000 	ldrb.w	r3, [r8]
  405ec6:	2101      	movs	r1, #1
  405ec8:	202b      	movs	r0, #43	; 0x2b
  405eca:	e58a      	b.n	4059e2 <_vfiprintf_r+0xce>
  405ecc:	f898 3000 	ldrb.w	r3, [r8]
  405ed0:	2b2a      	cmp	r3, #42	; 0x2a
  405ed2:	f108 0501 	add.w	r5, r8, #1
  405ed6:	f000 83dd 	beq.w	406694 <_vfiprintf_r+0xd80>
  405eda:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405ede:	2a09      	cmp	r2, #9
  405ee0:	46a8      	mov	r8, r5
  405ee2:	bf98      	it	ls
  405ee4:	2500      	movls	r5, #0
  405ee6:	f200 83ce 	bhi.w	406686 <_vfiprintf_r+0xd72>
  405eea:	f818 3b01 	ldrb.w	r3, [r8], #1
  405eee:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  405ef2:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  405ef6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  405efa:	2a09      	cmp	r2, #9
  405efc:	d9f5      	bls.n	405eea <_vfiprintf_r+0x5d6>
  405efe:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
  405f02:	9201      	str	r2, [sp, #4]
  405f04:	e56f      	b.n	4059e6 <_vfiprintf_r+0xd2>
  405f06:	9a04      	ldr	r2, [sp, #16]
  405f08:	6814      	ldr	r4, [r2, #0]
  405f0a:	4613      	mov	r3, r2
  405f0c:	2c00      	cmp	r4, #0
  405f0e:	f103 0304 	add.w	r3, r3, #4
  405f12:	f6ff aded 	blt.w	405af0 <_vfiprintf_r+0x1dc>
  405f16:	9304      	str	r3, [sp, #16]
  405f18:	f898 3000 	ldrb.w	r3, [r8]
  405f1c:	e561      	b.n	4059e2 <_vfiprintf_r+0xce>
  405f1e:	9406      	str	r4, [sp, #24]
  405f20:	2900      	cmp	r1, #0
  405f22:	d081      	beq.n	405e28 <_vfiprintf_r+0x514>
  405f24:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  405f28:	e77e      	b.n	405e28 <_vfiprintf_r+0x514>
  405f2a:	9a04      	ldr	r2, [sp, #16]
  405f2c:	9406      	str	r4, [sp, #24]
  405f2e:	6817      	ldr	r7, [r2, #0]
  405f30:	f04f 0300 	mov.w	r3, #0
  405f34:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  405f38:	1d14      	adds	r4, r2, #4
  405f3a:	9b01      	ldr	r3, [sp, #4]
  405f3c:	2f00      	cmp	r7, #0
  405f3e:	f000 8386 	beq.w	40664e <_vfiprintf_r+0xd3a>
  405f42:	2b00      	cmp	r3, #0
  405f44:	f2c0 835f 	blt.w	406606 <_vfiprintf_r+0xcf2>
  405f48:	461a      	mov	r2, r3
  405f4a:	2100      	movs	r1, #0
  405f4c:	4638      	mov	r0, r7
  405f4e:	f002 fc27 	bl	4087a0 <memchr>
  405f52:	2800      	cmp	r0, #0
  405f54:	f000 838f 	beq.w	406676 <_vfiprintf_r+0xd62>
  405f58:	1bc3      	subs	r3, r0, r7
  405f5a:	9303      	str	r3, [sp, #12]
  405f5c:	2300      	movs	r3, #0
  405f5e:	9404      	str	r4, [sp, #16]
  405f60:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  405f64:	9301      	str	r3, [sp, #4]
  405f66:	e5f5      	b.n	405b54 <_vfiprintf_r+0x240>
  405f68:	9406      	str	r4, [sp, #24]
  405f6a:	2900      	cmp	r1, #0
  405f6c:	f040 83b9 	bne.w	4066e2 <_vfiprintf_r+0xdce>
  405f70:	f016 0920 	ands.w	r9, r6, #32
  405f74:	d135      	bne.n	405fe2 <_vfiprintf_r+0x6ce>
  405f76:	f016 0310 	ands.w	r3, r6, #16
  405f7a:	d103      	bne.n	405f84 <_vfiprintf_r+0x670>
  405f7c:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  405f80:	f040 832a 	bne.w	4065d8 <_vfiprintf_r+0xcc4>
  405f84:	9a04      	ldr	r2, [sp, #16]
  405f86:	4613      	mov	r3, r2
  405f88:	6814      	ldr	r4, [r2, #0]
  405f8a:	9a01      	ldr	r2, [sp, #4]
  405f8c:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  405f90:	2a00      	cmp	r2, #0
  405f92:	f103 0304 	add.w	r3, r3, #4
  405f96:	f04f 0500 	mov.w	r5, #0
  405f9a:	f2c0 8332 	blt.w	406602 <_vfiprintf_r+0xcee>
  405f9e:	ea54 0205 	orrs.w	r2, r4, r5
  405fa2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  405fa6:	9304      	str	r3, [sp, #16]
  405fa8:	f47f af13 	bne.w	405dd2 <_vfiprintf_r+0x4be>
  405fac:	9b01      	ldr	r3, [sp, #4]
  405fae:	2b00      	cmp	r3, #0
  405fb0:	f43f adcc 	beq.w	405b4c <_vfiprintf_r+0x238>
  405fb4:	2400      	movs	r4, #0
  405fb6:	af2a      	add	r7, sp, #168	; 0xa8
  405fb8:	3430      	adds	r4, #48	; 0x30
  405fba:	f807 4d41 	strb.w	r4, [r7, #-65]!
  405fbe:	ebc7 030b 	rsb	r3, r7, fp
  405fc2:	9303      	str	r3, [sp, #12]
  405fc4:	e5c6      	b.n	405b54 <_vfiprintf_r+0x240>
  405fc6:	f046 0620 	orr.w	r6, r6, #32
  405fca:	f898 3000 	ldrb.w	r3, [r8]
  405fce:	e508      	b.n	4059e2 <_vfiprintf_r+0xce>
  405fd0:	9406      	str	r4, [sp, #24]
  405fd2:	2900      	cmp	r1, #0
  405fd4:	f040 836e 	bne.w	4066b4 <_vfiprintf_r+0xda0>
  405fd8:	f046 0610 	orr.w	r6, r6, #16
  405fdc:	f016 0920 	ands.w	r9, r6, #32
  405fe0:	d0c9      	beq.n	405f76 <_vfiprintf_r+0x662>
  405fe2:	9b04      	ldr	r3, [sp, #16]
  405fe4:	3307      	adds	r3, #7
  405fe6:	f023 0307 	bic.w	r3, r3, #7
  405fea:	f04f 0200 	mov.w	r2, #0
  405fee:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  405ff2:	e9d3 4500 	ldrd	r4, r5, [r3]
  405ff6:	f103 0208 	add.w	r2, r3, #8
  405ffa:	9b01      	ldr	r3, [sp, #4]
  405ffc:	9204      	str	r2, [sp, #16]
  405ffe:	2b00      	cmp	r3, #0
  406000:	f2c0 81f9 	blt.w	4063f6 <_vfiprintf_r+0xae2>
  406004:	ea54 0305 	orrs.w	r3, r4, r5
  406008:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40600c:	f04f 0900 	mov.w	r9, #0
  406010:	f47f aedf 	bne.w	405dd2 <_vfiprintf_r+0x4be>
  406014:	e7ca      	b.n	405fac <_vfiprintf_r+0x698>
  406016:	9406      	str	r4, [sp, #24]
  406018:	2900      	cmp	r1, #0
  40601a:	f040 8351 	bne.w	4066c0 <_vfiprintf_r+0xdac>
  40601e:	06b2      	lsls	r2, r6, #26
  406020:	48ae      	ldr	r0, [pc, #696]	; (4062dc <_vfiprintf_r+0x9c8>)
  406022:	d541      	bpl.n	4060a8 <_vfiprintf_r+0x794>
  406024:	9a04      	ldr	r2, [sp, #16]
  406026:	3207      	adds	r2, #7
  406028:	f022 0207 	bic.w	r2, r2, #7
  40602c:	e9d2 4500 	ldrd	r4, r5, [r2]
  406030:	f102 0108 	add.w	r1, r2, #8
  406034:	9104      	str	r1, [sp, #16]
  406036:	f016 0901 	ands.w	r9, r6, #1
  40603a:	f000 8177 	beq.w	40632c <_vfiprintf_r+0xa18>
  40603e:	ea54 0205 	orrs.w	r2, r4, r5
  406042:	f040 8226 	bne.w	406492 <_vfiprintf_r+0xb7e>
  406046:	f04f 0300 	mov.w	r3, #0
  40604a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40604e:	9b01      	ldr	r3, [sp, #4]
  406050:	2b00      	cmp	r3, #0
  406052:	f2c0 8196 	blt.w	406382 <_vfiprintf_r+0xa6e>
  406056:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40605a:	e572      	b.n	405b42 <_vfiprintf_r+0x22e>
  40605c:	9a04      	ldr	r2, [sp, #16]
  40605e:	9406      	str	r4, [sp, #24]
  406060:	6813      	ldr	r3, [r2, #0]
  406062:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  406066:	4613      	mov	r3, r2
  406068:	f04f 0100 	mov.w	r1, #0
  40606c:	2501      	movs	r5, #1
  40606e:	3304      	adds	r3, #4
  406070:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
  406074:	9304      	str	r3, [sp, #16]
  406076:	9503      	str	r5, [sp, #12]
  406078:	af10      	add	r7, sp, #64	; 0x40
  40607a:	2300      	movs	r3, #0
  40607c:	9301      	str	r3, [sp, #4]
  40607e:	e573      	b.n	405b68 <_vfiprintf_r+0x254>
  406080:	f898 3000 	ldrb.w	r3, [r8]
  406084:	2800      	cmp	r0, #0
  406086:	f47f acac 	bne.w	4059e2 <_vfiprintf_r+0xce>
  40608a:	2101      	movs	r1, #1
  40608c:	2020      	movs	r0, #32
  40608e:	e4a8      	b.n	4059e2 <_vfiprintf_r+0xce>
  406090:	f046 0601 	orr.w	r6, r6, #1
  406094:	f898 3000 	ldrb.w	r3, [r8]
  406098:	e4a3      	b.n	4059e2 <_vfiprintf_r+0xce>
  40609a:	9406      	str	r4, [sp, #24]
  40609c:	2900      	cmp	r1, #0
  40609e:	f040 830c 	bne.w	4066ba <_vfiprintf_r+0xda6>
  4060a2:	06b2      	lsls	r2, r6, #26
  4060a4:	488e      	ldr	r0, [pc, #568]	; (4062e0 <_vfiprintf_r+0x9cc>)
  4060a6:	d4bd      	bmi.n	406024 <_vfiprintf_r+0x710>
  4060a8:	9904      	ldr	r1, [sp, #16]
  4060aa:	06f7      	lsls	r7, r6, #27
  4060ac:	460a      	mov	r2, r1
  4060ae:	f100 819d 	bmi.w	4063ec <_vfiprintf_r+0xad8>
  4060b2:	0675      	lsls	r5, r6, #25
  4060b4:	f140 819a 	bpl.w	4063ec <_vfiprintf_r+0xad8>
  4060b8:	3204      	adds	r2, #4
  4060ba:	880c      	ldrh	r4, [r1, #0]
  4060bc:	9204      	str	r2, [sp, #16]
  4060be:	2500      	movs	r5, #0
  4060c0:	e7b9      	b.n	406036 <_vfiprintf_r+0x722>
  4060c2:	f046 0640 	orr.w	r6, r6, #64	; 0x40
  4060c6:	f898 3000 	ldrb.w	r3, [r8]
  4060ca:	e48a      	b.n	4059e2 <_vfiprintf_r+0xce>
  4060cc:	f898 3000 	ldrb.w	r3, [r8]
  4060d0:	2b6c      	cmp	r3, #108	; 0x6c
  4060d2:	bf03      	ittte	eq
  4060d4:	f898 3001 	ldrbeq.w	r3, [r8, #1]
  4060d8:	f046 0620 	orreq.w	r6, r6, #32
  4060dc:	f108 0801 	addeq.w	r8, r8, #1
  4060e0:	f046 0610 	orrne.w	r6, r6, #16
  4060e4:	e47d      	b.n	4059e2 <_vfiprintf_r+0xce>
  4060e6:	2900      	cmp	r1, #0
  4060e8:	f040 8309 	bne.w	4066fe <_vfiprintf_r+0xdea>
  4060ec:	06b4      	lsls	r4, r6, #26
  4060ee:	f140 821c 	bpl.w	40652a <_vfiprintf_r+0xc16>
  4060f2:	9a04      	ldr	r2, [sp, #16]
  4060f4:	9902      	ldr	r1, [sp, #8]
  4060f6:	6813      	ldr	r3, [r2, #0]
  4060f8:	17cd      	asrs	r5, r1, #31
  4060fa:	4608      	mov	r0, r1
  4060fc:	3204      	adds	r2, #4
  4060fe:	4629      	mov	r1, r5
  406100:	9204      	str	r2, [sp, #16]
  406102:	e9c3 0100 	strd	r0, r1, [r3]
  406106:	e436      	b.n	405976 <_vfiprintf_r+0x62>
  406108:	9406      	str	r4, [sp, #24]
  40610a:	2900      	cmp	r1, #0
  40610c:	f43f ae43 	beq.w	405d96 <_vfiprintf_r+0x482>
  406110:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  406114:	e63f      	b.n	405d96 <_vfiprintf_r+0x482>
  406116:	9406      	str	r4, [sp, #24]
  406118:	2900      	cmp	r1, #0
  40611a:	f040 82ed 	bne.w	4066f8 <_vfiprintf_r+0xde4>
  40611e:	2b00      	cmp	r3, #0
  406120:	f000 808f 	beq.w	406242 <_vfiprintf_r+0x92e>
  406124:	2501      	movs	r5, #1
  406126:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
  40612a:	f04f 0300 	mov.w	r3, #0
  40612e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  406132:	9503      	str	r5, [sp, #12]
  406134:	af10      	add	r7, sp, #64	; 0x40
  406136:	e7a0      	b.n	40607a <_vfiprintf_r+0x766>
  406138:	9304      	str	r3, [sp, #16]
  40613a:	f04f 0900 	mov.w	r9, #0
  40613e:	e696      	b.n	405e6e <_vfiprintf_r+0x55a>
  406140:	aa0d      	add	r2, sp, #52	; 0x34
  406142:	9900      	ldr	r1, [sp, #0]
  406144:	9309      	str	r3, [sp, #36]	; 0x24
  406146:	4648      	mov	r0, r9
  406148:	f7ff fba8 	bl	40589c <__sprint_r.part.0>
  40614c:	2800      	cmp	r0, #0
  40614e:	d17f      	bne.n	406250 <_vfiprintf_r+0x93c>
  406150:	980e      	ldr	r0, [sp, #56]	; 0x38
  406152:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406154:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406156:	f100 0e01 	add.w	lr, r0, #1
  40615a:	46dc      	mov	ip, fp
  40615c:	e529      	b.n	405bb2 <_vfiprintf_r+0x29e>
  40615e:	980e      	ldr	r0, [sp, #56]	; 0x38
  406160:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406162:	f100 0e01 	add.w	lr, r0, #1
  406166:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  40616a:	2b00      	cmp	r3, #0
  40616c:	f43f ad50 	beq.w	405c10 <_vfiprintf_r+0x2fc>
  406170:	3201      	adds	r2, #1
  406172:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  406176:	2301      	movs	r3, #1
  406178:	f1be 0f07 	cmp.w	lr, #7
  40617c:	920f      	str	r2, [sp, #60]	; 0x3c
  40617e:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  406182:	e88a 000a 	stmia.w	sl, {r1, r3}
  406186:	f340 80bf 	ble.w	406308 <_vfiprintf_r+0x9f4>
  40618a:	2a00      	cmp	r2, #0
  40618c:	f040 814e 	bne.w	40642c <_vfiprintf_r+0xb18>
  406190:	9907      	ldr	r1, [sp, #28]
  406192:	2900      	cmp	r1, #0
  406194:	f040 80be 	bne.w	406314 <_vfiprintf_r+0xa00>
  406198:	469e      	mov	lr, r3
  40619a:	4610      	mov	r0, r2
  40619c:	46da      	mov	sl, fp
  40619e:	9b08      	ldr	r3, [sp, #32]
  4061a0:	2b80      	cmp	r3, #128	; 0x80
  4061a2:	f43f ad50 	beq.w	405c46 <_vfiprintf_r+0x332>
  4061a6:	9b01      	ldr	r3, [sp, #4]
  4061a8:	9903      	ldr	r1, [sp, #12]
  4061aa:	1a5c      	subs	r4, r3, r1
  4061ac:	2c00      	cmp	r4, #0
  4061ae:	f77f ad93 	ble.w	405cd8 <_vfiprintf_r+0x3c4>
  4061b2:	2c10      	cmp	r4, #16
  4061b4:	f8df 912c 	ldr.w	r9, [pc, #300]	; 4062e4 <_vfiprintf_r+0x9d0>
  4061b8:	dd25      	ble.n	406206 <_vfiprintf_r+0x8f2>
  4061ba:	46d4      	mov	ip, sl
  4061bc:	2310      	movs	r3, #16
  4061be:	46c2      	mov	sl, r8
  4061c0:	46a8      	mov	r8, r5
  4061c2:	464d      	mov	r5, r9
  4061c4:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4061c8:	e007      	b.n	4061da <_vfiprintf_r+0x8c6>
  4061ca:	f100 0e02 	add.w	lr, r0, #2
  4061ce:	f10c 0c08 	add.w	ip, ip, #8
  4061d2:	4608      	mov	r0, r1
  4061d4:	3c10      	subs	r4, #16
  4061d6:	2c10      	cmp	r4, #16
  4061d8:	dd11      	ble.n	4061fe <_vfiprintf_r+0x8ea>
  4061da:	1c41      	adds	r1, r0, #1
  4061dc:	3210      	adds	r2, #16
  4061de:	2907      	cmp	r1, #7
  4061e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4061e2:	f8cc 5000 	str.w	r5, [ip]
  4061e6:	f8cc 3004 	str.w	r3, [ip, #4]
  4061ea:	910e      	str	r1, [sp, #56]	; 0x38
  4061ec:	dded      	ble.n	4061ca <_vfiprintf_r+0x8b6>
  4061ee:	b9d2      	cbnz	r2, 406226 <_vfiprintf_r+0x912>
  4061f0:	3c10      	subs	r4, #16
  4061f2:	2c10      	cmp	r4, #16
  4061f4:	f04f 0e01 	mov.w	lr, #1
  4061f8:	4610      	mov	r0, r2
  4061fa:	46dc      	mov	ip, fp
  4061fc:	dced      	bgt.n	4061da <_vfiprintf_r+0x8c6>
  4061fe:	46a9      	mov	r9, r5
  406200:	4645      	mov	r5, r8
  406202:	46d0      	mov	r8, sl
  406204:	46e2      	mov	sl, ip
  406206:	4422      	add	r2, r4
  406208:	f1be 0f07 	cmp.w	lr, #7
  40620c:	920f      	str	r2, [sp, #60]	; 0x3c
  40620e:	f8ca 9000 	str.w	r9, [sl]
  406212:	f8ca 4004 	str.w	r4, [sl, #4]
  406216:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
  40621a:	dc2e      	bgt.n	40627a <_vfiprintf_r+0x966>
  40621c:	f10a 0a08 	add.w	sl, sl, #8
  406220:	f10e 0e01 	add.w	lr, lr, #1
  406224:	e558      	b.n	405cd8 <_vfiprintf_r+0x3c4>
  406226:	aa0d      	add	r2, sp, #52	; 0x34
  406228:	9900      	ldr	r1, [sp, #0]
  40622a:	9301      	str	r3, [sp, #4]
  40622c:	4648      	mov	r0, r9
  40622e:	f7ff fb35 	bl	40589c <__sprint_r.part.0>
  406232:	b968      	cbnz	r0, 406250 <_vfiprintf_r+0x93c>
  406234:	980e      	ldr	r0, [sp, #56]	; 0x38
  406236:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406238:	9b01      	ldr	r3, [sp, #4]
  40623a:	f100 0e01 	add.w	lr, r0, #1
  40623e:	46dc      	mov	ip, fp
  406240:	e7c8      	b.n	4061d4 <_vfiprintf_r+0x8c0>
  406242:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406244:	b123      	cbz	r3, 406250 <_vfiprintf_r+0x93c>
  406246:	9805      	ldr	r0, [sp, #20]
  406248:	9900      	ldr	r1, [sp, #0]
  40624a:	aa0d      	add	r2, sp, #52	; 0x34
  40624c:	f7ff fb26 	bl	40589c <__sprint_r.part.0>
  406250:	9b00      	ldr	r3, [sp, #0]
  406252:	899b      	ldrh	r3, [r3, #12]
  406254:	065a      	lsls	r2, r3, #25
  406256:	f100 818b 	bmi.w	406570 <_vfiprintf_r+0xc5c>
  40625a:	9802      	ldr	r0, [sp, #8]
  40625c:	b02b      	add	sp, #172	; 0xac
  40625e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406262:	aa0d      	add	r2, sp, #52	; 0x34
  406264:	9900      	ldr	r1, [sp, #0]
  406266:	4648      	mov	r0, r9
  406268:	f7ff fb18 	bl	40589c <__sprint_r.part.0>
  40626c:	2800      	cmp	r0, #0
  40626e:	d1ef      	bne.n	406250 <_vfiprintf_r+0x93c>
  406270:	990e      	ldr	r1, [sp, #56]	; 0x38
  406272:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406274:	1c48      	adds	r0, r1, #1
  406276:	46da      	mov	sl, fp
  406278:	e555      	b.n	405d26 <_vfiprintf_r+0x412>
  40627a:	2a00      	cmp	r2, #0
  40627c:	f040 80fb 	bne.w	406476 <_vfiprintf_r+0xb62>
  406280:	9a03      	ldr	r2, [sp, #12]
  406282:	921b      	str	r2, [sp, #108]	; 0x6c
  406284:	2301      	movs	r3, #1
  406286:	920f      	str	r2, [sp, #60]	; 0x3c
  406288:	971a      	str	r7, [sp, #104]	; 0x68
  40628a:	930e      	str	r3, [sp, #56]	; 0x38
  40628c:	46da      	mov	sl, fp
  40628e:	f10a 0a08 	add.w	sl, sl, #8
  406292:	0771      	lsls	r1, r6, #29
  406294:	d504      	bpl.n	4062a0 <_vfiprintf_r+0x98c>
  406296:	9b06      	ldr	r3, [sp, #24]
  406298:	1b5c      	subs	r4, r3, r5
  40629a:	2c00      	cmp	r4, #0
  40629c:	f73f ad34 	bgt.w	405d08 <_vfiprintf_r+0x3f4>
  4062a0:	9b02      	ldr	r3, [sp, #8]
  4062a2:	9906      	ldr	r1, [sp, #24]
  4062a4:	42a9      	cmp	r1, r5
  4062a6:	bfac      	ite	ge
  4062a8:	185b      	addge	r3, r3, r1
  4062aa:	195b      	addlt	r3, r3, r5
  4062ac:	9302      	str	r3, [sp, #8]
  4062ae:	2a00      	cmp	r2, #0
  4062b0:	f040 80b3 	bne.w	40641a <_vfiprintf_r+0xb06>
  4062b4:	2300      	movs	r3, #0
  4062b6:	930e      	str	r3, [sp, #56]	; 0x38
  4062b8:	46da      	mov	sl, fp
  4062ba:	f7ff bb5c 	b.w	405976 <_vfiprintf_r+0x62>
  4062be:	aa0d      	add	r2, sp, #52	; 0x34
  4062c0:	9900      	ldr	r1, [sp, #0]
  4062c2:	9307      	str	r3, [sp, #28]
  4062c4:	4648      	mov	r0, r9
  4062c6:	f7ff fae9 	bl	40589c <__sprint_r.part.0>
  4062ca:	2800      	cmp	r0, #0
  4062cc:	d1c0      	bne.n	406250 <_vfiprintf_r+0x93c>
  4062ce:	980e      	ldr	r0, [sp, #56]	; 0x38
  4062d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4062d2:	9b07      	ldr	r3, [sp, #28]
  4062d4:	f100 0c01 	add.w	ip, r0, #1
  4062d8:	46de      	mov	lr, fp
  4062da:	e4cb      	b.n	405c74 <_vfiprintf_r+0x360>
  4062dc:	00409dd4 	.word	0x00409dd4
  4062e0:	00409de8 	.word	0x00409de8
  4062e4:	00409e18 	.word	0x00409e18
  4062e8:	2a00      	cmp	r2, #0
  4062ea:	f040 8133 	bne.w	406554 <_vfiprintf_r+0xc40>
  4062ee:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
  4062f2:	2b00      	cmp	r3, #0
  4062f4:	f000 80f5 	beq.w	4064e2 <_vfiprintf_r+0xbce>
  4062f8:	2301      	movs	r3, #1
  4062fa:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
  4062fe:	461a      	mov	r2, r3
  406300:	931b      	str	r3, [sp, #108]	; 0x6c
  406302:	469e      	mov	lr, r3
  406304:	911a      	str	r1, [sp, #104]	; 0x68
  406306:	46da      	mov	sl, fp
  406308:	4670      	mov	r0, lr
  40630a:	f10a 0a08 	add.w	sl, sl, #8
  40630e:	f10e 0e01 	add.w	lr, lr, #1
  406312:	e47d      	b.n	405c10 <_vfiprintf_r+0x2fc>
  406314:	a90c      	add	r1, sp, #48	; 0x30
  406316:	2202      	movs	r2, #2
  406318:	469e      	mov	lr, r3
  40631a:	911a      	str	r1, [sp, #104]	; 0x68
  40631c:	921b      	str	r2, [sp, #108]	; 0x6c
  40631e:	46da      	mov	sl, fp
  406320:	4670      	mov	r0, lr
  406322:	f10a 0a08 	add.w	sl, sl, #8
  406326:	f10e 0e01 	add.w	lr, lr, #1
  40632a:	e738      	b.n	40619e <_vfiprintf_r+0x88a>
  40632c:	9b01      	ldr	r3, [sp, #4]
  40632e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  406332:	2b00      	cmp	r3, #0
  406334:	f2c0 812a 	blt.w	40658c <_vfiprintf_r+0xc78>
  406338:	ea54 0305 	orrs.w	r3, r4, r5
  40633c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  406340:	f43f abff 	beq.w	405b42 <_vfiprintf_r+0x22e>
  406344:	465f      	mov	r7, fp
  406346:	0923      	lsrs	r3, r4, #4
  406348:	f004 010f 	and.w	r1, r4, #15
  40634c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  406350:	092a      	lsrs	r2, r5, #4
  406352:	461c      	mov	r4, r3
  406354:	4615      	mov	r5, r2
  406356:	5c43      	ldrb	r3, [r0, r1]
  406358:	f807 3d01 	strb.w	r3, [r7, #-1]!
  40635c:	ea54 0305 	orrs.w	r3, r4, r5
  406360:	d1f1      	bne.n	406346 <_vfiprintf_r+0xa32>
  406362:	ebc7 030b 	rsb	r3, r7, fp
  406366:	9303      	str	r3, [sp, #12]
  406368:	f7ff bbf4 	b.w	405b54 <_vfiprintf_r+0x240>
  40636c:	aa0d      	add	r2, sp, #52	; 0x34
  40636e:	9900      	ldr	r1, [sp, #0]
  406370:	9805      	ldr	r0, [sp, #20]
  406372:	f7ff fa93 	bl	40589c <__sprint_r.part.0>
  406376:	2800      	cmp	r0, #0
  406378:	f47f af6a 	bne.w	406250 <_vfiprintf_r+0x93c>
  40637c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40637e:	46da      	mov	sl, fp
  406380:	e787      	b.n	406292 <_vfiprintf_r+0x97e>
  406382:	f04f 0900 	mov.w	r9, #0
  406386:	2400      	movs	r4, #0
  406388:	2500      	movs	r5, #0
  40638a:	e7db      	b.n	406344 <_vfiprintf_r+0xa30>
  40638c:	f016 0210 	ands.w	r2, r6, #16
  406390:	f000 80b2 	beq.w	4064f8 <_vfiprintf_r+0xbe4>
  406394:	9904      	ldr	r1, [sp, #16]
  406396:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  40639a:	460a      	mov	r2, r1
  40639c:	680c      	ldr	r4, [r1, #0]
  40639e:	9901      	ldr	r1, [sp, #4]
  4063a0:	2900      	cmp	r1, #0
  4063a2:	f102 0204 	add.w	r2, r2, #4
  4063a6:	f04f 0500 	mov.w	r5, #0
  4063aa:	f2c0 8159 	blt.w	406660 <_vfiprintf_r+0xd4c>
  4063ae:	ea54 0105 	orrs.w	r1, r4, r5
  4063b2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4063b6:	9204      	str	r2, [sp, #16]
  4063b8:	f43f ad51 	beq.w	405e5e <_vfiprintf_r+0x54a>
  4063bc:	4699      	mov	r9, r3
  4063be:	e556      	b.n	405e6e <_vfiprintf_r+0x55a>
  4063c0:	06f7      	lsls	r7, r6, #27
  4063c2:	d40a      	bmi.n	4063da <_vfiprintf_r+0xac6>
  4063c4:	0675      	lsls	r5, r6, #25
  4063c6:	d508      	bpl.n	4063da <_vfiprintf_r+0xac6>
  4063c8:	9904      	ldr	r1, [sp, #16]
  4063ca:	f9b1 4000 	ldrsh.w	r4, [r1]
  4063ce:	3104      	adds	r1, #4
  4063d0:	17e5      	asrs	r5, r4, #31
  4063d2:	4622      	mov	r2, r4
  4063d4:	462b      	mov	r3, r5
  4063d6:	9104      	str	r1, [sp, #16]
  4063d8:	e4ea      	b.n	405db0 <_vfiprintf_r+0x49c>
  4063da:	9a04      	ldr	r2, [sp, #16]
  4063dc:	6814      	ldr	r4, [r2, #0]
  4063de:	4613      	mov	r3, r2
  4063e0:	3304      	adds	r3, #4
  4063e2:	17e5      	asrs	r5, r4, #31
  4063e4:	9304      	str	r3, [sp, #16]
  4063e6:	4622      	mov	r2, r4
  4063e8:	462b      	mov	r3, r5
  4063ea:	e4e1      	b.n	405db0 <_vfiprintf_r+0x49c>
  4063ec:	6814      	ldr	r4, [r2, #0]
  4063ee:	3204      	adds	r2, #4
  4063f0:	9204      	str	r2, [sp, #16]
  4063f2:	2500      	movs	r5, #0
  4063f4:	e61f      	b.n	406036 <_vfiprintf_r+0x722>
  4063f6:	f04f 0900 	mov.w	r9, #0
  4063fa:	ea54 0305 	orrs.w	r3, r4, r5
  4063fe:	f47f ace8 	bne.w	405dd2 <_vfiprintf_r+0x4be>
  406402:	e5d8      	b.n	405fb6 <_vfiprintf_r+0x6a2>
  406404:	aa0d      	add	r2, sp, #52	; 0x34
  406406:	9900      	ldr	r1, [sp, #0]
  406408:	9805      	ldr	r0, [sp, #20]
  40640a:	f7ff fa47 	bl	40589c <__sprint_r.part.0>
  40640e:	2800      	cmp	r0, #0
  406410:	f47f af1e 	bne.w	406250 <_vfiprintf_r+0x93c>
  406414:	46da      	mov	sl, fp
  406416:	f7ff bb48 	b.w	405aaa <_vfiprintf_r+0x196>
  40641a:	aa0d      	add	r2, sp, #52	; 0x34
  40641c:	9900      	ldr	r1, [sp, #0]
  40641e:	9805      	ldr	r0, [sp, #20]
  406420:	f7ff fa3c 	bl	40589c <__sprint_r.part.0>
  406424:	2800      	cmp	r0, #0
  406426:	f43f af45 	beq.w	4062b4 <_vfiprintf_r+0x9a0>
  40642a:	e711      	b.n	406250 <_vfiprintf_r+0x93c>
  40642c:	aa0d      	add	r2, sp, #52	; 0x34
  40642e:	9900      	ldr	r1, [sp, #0]
  406430:	9805      	ldr	r0, [sp, #20]
  406432:	f7ff fa33 	bl	40589c <__sprint_r.part.0>
  406436:	2800      	cmp	r0, #0
  406438:	f47f af0a 	bne.w	406250 <_vfiprintf_r+0x93c>
  40643c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40643e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406440:	f100 0e01 	add.w	lr, r0, #1
  406444:	46da      	mov	sl, fp
  406446:	f7ff bbe3 	b.w	405c10 <_vfiprintf_r+0x2fc>
  40644a:	aa0d      	add	r2, sp, #52	; 0x34
  40644c:	9900      	ldr	r1, [sp, #0]
  40644e:	9805      	ldr	r0, [sp, #20]
  406450:	f7ff fa24 	bl	40589c <__sprint_r.part.0>
  406454:	2800      	cmp	r0, #0
  406456:	f47f aefb 	bne.w	406250 <_vfiprintf_r+0x93c>
  40645a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40645c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40645e:	f100 0e01 	add.w	lr, r0, #1
  406462:	46da      	mov	sl, fp
  406464:	e69b      	b.n	40619e <_vfiprintf_r+0x88a>
  406466:	2a00      	cmp	r2, #0
  406468:	f040 80d8 	bne.w	40661c <_vfiprintf_r+0xd08>
  40646c:	f04f 0e01 	mov.w	lr, #1
  406470:	4610      	mov	r0, r2
  406472:	46da      	mov	sl, fp
  406474:	e697      	b.n	4061a6 <_vfiprintf_r+0x892>
  406476:	aa0d      	add	r2, sp, #52	; 0x34
  406478:	9900      	ldr	r1, [sp, #0]
  40647a:	9805      	ldr	r0, [sp, #20]
  40647c:	f7ff fa0e 	bl	40589c <__sprint_r.part.0>
  406480:	2800      	cmp	r0, #0
  406482:	f47f aee5 	bne.w	406250 <_vfiprintf_r+0x93c>
  406486:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406488:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40648a:	f103 0e01 	add.w	lr, r3, #1
  40648e:	46da      	mov	sl, fp
  406490:	e422      	b.n	405cd8 <_vfiprintf_r+0x3c4>
  406492:	2230      	movs	r2, #48	; 0x30
  406494:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
  406498:	9a01      	ldr	r2, [sp, #4]
  40649a:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
  40649e:	2a00      	cmp	r2, #0
  4064a0:	f04f 0300 	mov.w	r3, #0
  4064a4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4064a8:	f046 0302 	orr.w	r3, r6, #2
  4064ac:	f2c0 80cb 	blt.w	406646 <_vfiprintf_r+0xd32>
  4064b0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4064b4:	f046 0602 	orr.w	r6, r6, #2
  4064b8:	f04f 0900 	mov.w	r9, #0
  4064bc:	e742      	b.n	406344 <_vfiprintf_r+0xa30>
  4064be:	f04f 0900 	mov.w	r9, #0
  4064c2:	4890      	ldr	r0, [pc, #576]	; (406704 <_vfiprintf_r+0xdf0>)
  4064c4:	e73e      	b.n	406344 <_vfiprintf_r+0xa30>
  4064c6:	9b01      	ldr	r3, [sp, #4]
  4064c8:	4264      	negs	r4, r4
  4064ca:	f04f 092d 	mov.w	r9, #45	; 0x2d
  4064ce:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4064d2:	2b00      	cmp	r3, #0
  4064d4:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  4064d8:	f6ff ac7b 	blt.w	405dd2 <_vfiprintf_r+0x4be>
  4064dc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4064e0:	e477      	b.n	405dd2 <_vfiprintf_r+0x4be>
  4064e2:	9b07      	ldr	r3, [sp, #28]
  4064e4:	2b00      	cmp	r3, #0
  4064e6:	d072      	beq.n	4065ce <_vfiprintf_r+0xcba>
  4064e8:	ab0c      	add	r3, sp, #48	; 0x30
  4064ea:	2202      	movs	r2, #2
  4064ec:	931a      	str	r3, [sp, #104]	; 0x68
  4064ee:	921b      	str	r2, [sp, #108]	; 0x6c
  4064f0:	f04f 0e01 	mov.w	lr, #1
  4064f4:	46da      	mov	sl, fp
  4064f6:	e713      	b.n	406320 <_vfiprintf_r+0xa0c>
  4064f8:	f016 0940 	ands.w	r9, r6, #64	; 0x40
  4064fc:	d048      	beq.n	406590 <_vfiprintf_r+0xc7c>
  4064fe:	9904      	ldr	r1, [sp, #16]
  406500:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
  406504:	460b      	mov	r3, r1
  406506:	880c      	ldrh	r4, [r1, #0]
  406508:	9901      	ldr	r1, [sp, #4]
  40650a:	2900      	cmp	r1, #0
  40650c:	f103 0304 	add.w	r3, r3, #4
  406510:	f04f 0500 	mov.w	r5, #0
  406514:	f6ff ae10 	blt.w	406138 <_vfiprintf_r+0x824>
  406518:	ea54 0105 	orrs.w	r1, r4, r5
  40651c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  406520:	9304      	str	r3, [sp, #16]
  406522:	f43f ac9c 	beq.w	405e5e <_vfiprintf_r+0x54a>
  406526:	4691      	mov	r9, r2
  406528:	e4a1      	b.n	405e6e <_vfiprintf_r+0x55a>
  40652a:	06f0      	lsls	r0, r6, #27
  40652c:	d40a      	bmi.n	406544 <_vfiprintf_r+0xc30>
  40652e:	0671      	lsls	r1, r6, #25
  406530:	d508      	bpl.n	406544 <_vfiprintf_r+0xc30>
  406532:	9a04      	ldr	r2, [sp, #16]
  406534:	6813      	ldr	r3, [r2, #0]
  406536:	3204      	adds	r2, #4
  406538:	9204      	str	r2, [sp, #16]
  40653a:	f8bd 2008 	ldrh.w	r2, [sp, #8]
  40653e:	801a      	strh	r2, [r3, #0]
  406540:	f7ff ba19 	b.w	405976 <_vfiprintf_r+0x62>
  406544:	9a04      	ldr	r2, [sp, #16]
  406546:	6813      	ldr	r3, [r2, #0]
  406548:	3204      	adds	r2, #4
  40654a:	9204      	str	r2, [sp, #16]
  40654c:	9a02      	ldr	r2, [sp, #8]
  40654e:	601a      	str	r2, [r3, #0]
  406550:	f7ff ba11 	b.w	405976 <_vfiprintf_r+0x62>
  406554:	aa0d      	add	r2, sp, #52	; 0x34
  406556:	9900      	ldr	r1, [sp, #0]
  406558:	9805      	ldr	r0, [sp, #20]
  40655a:	f7ff f99f 	bl	40589c <__sprint_r.part.0>
  40655e:	2800      	cmp	r0, #0
  406560:	f47f ae76 	bne.w	406250 <_vfiprintf_r+0x93c>
  406564:	980e      	ldr	r0, [sp, #56]	; 0x38
  406566:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406568:	f100 0e01 	add.w	lr, r0, #1
  40656c:	46da      	mov	sl, fp
  40656e:	e5fa      	b.n	406166 <_vfiprintf_r+0x852>
  406570:	f04f 30ff 	mov.w	r0, #4294967295
  406574:	f7ff bab6 	b.w	405ae4 <_vfiprintf_r+0x1d0>
  406578:	4862      	ldr	r0, [pc, #392]	; (406704 <_vfiprintf_r+0xdf0>)
  40657a:	4616      	mov	r6, r2
  40657c:	ea54 0205 	orrs.w	r2, r4, r5
  406580:	9304      	str	r3, [sp, #16]
  406582:	f04f 0900 	mov.w	r9, #0
  406586:	f47f aedd 	bne.w	406344 <_vfiprintf_r+0xa30>
  40658a:	e6fc      	b.n	406386 <_vfiprintf_r+0xa72>
  40658c:	9b04      	ldr	r3, [sp, #16]
  40658e:	e7f5      	b.n	40657c <_vfiprintf_r+0xc68>
  406590:	9a04      	ldr	r2, [sp, #16]
  406592:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
  406596:	4613      	mov	r3, r2
  406598:	6814      	ldr	r4, [r2, #0]
  40659a:	9a01      	ldr	r2, [sp, #4]
  40659c:	2a00      	cmp	r2, #0
  40659e:	f103 0304 	add.w	r3, r3, #4
  4065a2:	f04f 0500 	mov.w	r5, #0
  4065a6:	f6ff adc7 	blt.w	406138 <_vfiprintf_r+0x824>
  4065aa:	ea54 0205 	orrs.w	r2, r4, r5
  4065ae:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4065b2:	9304      	str	r3, [sp, #16]
  4065b4:	f47f ac5b 	bne.w	405e6e <_vfiprintf_r+0x55a>
  4065b8:	e451      	b.n	405e5e <_vfiprintf_r+0x54a>
  4065ba:	aa0d      	add	r2, sp, #52	; 0x34
  4065bc:	9900      	ldr	r1, [sp, #0]
  4065be:	9805      	ldr	r0, [sp, #20]
  4065c0:	f7ff f96c 	bl	40589c <__sprint_r.part.0>
  4065c4:	2800      	cmp	r0, #0
  4065c6:	f47f ae43 	bne.w	406250 <_vfiprintf_r+0x93c>
  4065ca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4065cc:	e668      	b.n	4062a0 <_vfiprintf_r+0x98c>
  4065ce:	4610      	mov	r0, r2
  4065d0:	f04f 0e01 	mov.w	lr, #1
  4065d4:	46da      	mov	sl, fp
  4065d6:	e5e6      	b.n	4061a6 <_vfiprintf_r+0x892>
  4065d8:	9904      	ldr	r1, [sp, #16]
  4065da:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
  4065de:	460a      	mov	r2, r1
  4065e0:	880c      	ldrh	r4, [r1, #0]
  4065e2:	9901      	ldr	r1, [sp, #4]
  4065e4:	2900      	cmp	r1, #0
  4065e6:	f102 0204 	add.w	r2, r2, #4
  4065ea:	f04f 0500 	mov.w	r5, #0
  4065ee:	db4e      	blt.n	40668e <_vfiprintf_r+0xd7a>
  4065f0:	ea54 0105 	orrs.w	r1, r4, r5
  4065f4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  4065f8:	9204      	str	r2, [sp, #16]
  4065fa:	4699      	mov	r9, r3
  4065fc:	f47f abe9 	bne.w	405dd2 <_vfiprintf_r+0x4be>
  406600:	e4d4      	b.n	405fac <_vfiprintf_r+0x698>
  406602:	9304      	str	r3, [sp, #16]
  406604:	e6f9      	b.n	4063fa <_vfiprintf_r+0xae6>
  406606:	4638      	mov	r0, r7
  406608:	9404      	str	r4, [sp, #16]
  40660a:	f002 fed9 	bl	4093c0 <strlen>
  40660e:	2300      	movs	r3, #0
  406610:	9003      	str	r0, [sp, #12]
  406612:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  406616:	9301      	str	r3, [sp, #4]
  406618:	f7ff ba9c 	b.w	405b54 <_vfiprintf_r+0x240>
  40661c:	aa0d      	add	r2, sp, #52	; 0x34
  40661e:	9900      	ldr	r1, [sp, #0]
  406620:	9805      	ldr	r0, [sp, #20]
  406622:	f7ff f93b 	bl	40589c <__sprint_r.part.0>
  406626:	2800      	cmp	r0, #0
  406628:	f47f ae12 	bne.w	406250 <_vfiprintf_r+0x93c>
  40662c:	980e      	ldr	r0, [sp, #56]	; 0x38
  40662e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  406630:	f100 0e01 	add.w	lr, r0, #1
  406634:	46da      	mov	sl, fp
  406636:	e5b6      	b.n	4061a6 <_vfiprintf_r+0x892>
  406638:	980e      	ldr	r0, [sp, #56]	; 0x38
  40663a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40663c:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 40670c <_vfiprintf_r+0xdf8>
  406640:	3001      	adds	r0, #1
  406642:	f7ff bad2 	b.w	405bea <_vfiprintf_r+0x2d6>
  406646:	461e      	mov	r6, r3
  406648:	f04f 0900 	mov.w	r9, #0
  40664c:	e67a      	b.n	406344 <_vfiprintf_r+0xa30>
  40664e:	2b06      	cmp	r3, #6
  406650:	bf28      	it	cs
  406652:	2306      	movcs	r3, #6
  406654:	9303      	str	r3, [sp, #12]
  406656:	9404      	str	r4, [sp, #16]
  406658:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
  40665c:	4f2a      	ldr	r7, [pc, #168]	; (406708 <_vfiprintf_r+0xdf4>)
  40665e:	e50c      	b.n	40607a <_vfiprintf_r+0x766>
  406660:	9204      	str	r2, [sp, #16]
  406662:	e56a      	b.n	40613a <_vfiprintf_r+0x826>
  406664:	980e      	ldr	r0, [sp, #56]	; 0x38
  406666:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 40670c <_vfiprintf_r+0xdf8>
  40666a:	3001      	adds	r0, #1
  40666c:	f7ff bb73 	b.w	405d56 <_vfiprintf_r+0x442>
  406670:	46f4      	mov	ip, lr
  406672:	f7ff bb1a 	b.w	405caa <_vfiprintf_r+0x396>
  406676:	9b01      	ldr	r3, [sp, #4]
  406678:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
  40667c:	9303      	str	r3, [sp, #12]
  40667e:	9404      	str	r4, [sp, #16]
  406680:	9001      	str	r0, [sp, #4]
  406682:	f7ff ba67 	b.w	405b54 <_vfiprintf_r+0x240>
  406686:	2200      	movs	r2, #0
  406688:	9201      	str	r2, [sp, #4]
  40668a:	f7ff b9ac 	b.w	4059e6 <_vfiprintf_r+0xd2>
  40668e:	9204      	str	r2, [sp, #16]
  406690:	4699      	mov	r9, r3
  406692:	e6b2      	b.n	4063fa <_vfiprintf_r+0xae6>
  406694:	9a04      	ldr	r2, [sp, #16]
  406696:	6813      	ldr	r3, [r2, #0]
  406698:	9301      	str	r3, [sp, #4]
  40669a:	3204      	adds	r2, #4
  40669c:	2b00      	cmp	r3, #0
  40669e:	9204      	str	r2, [sp, #16]
  4066a0:	f898 3001 	ldrb.w	r3, [r8, #1]
  4066a4:	46a8      	mov	r8, r5
  4066a6:	f6bf a99c 	bge.w	4059e2 <_vfiprintf_r+0xce>
  4066aa:	f04f 32ff 	mov.w	r2, #4294967295
  4066ae:	9201      	str	r2, [sp, #4]
  4066b0:	f7ff b997 	b.w	4059e2 <_vfiprintf_r+0xce>
  4066b4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4066b8:	e48e      	b.n	405fd8 <_vfiprintf_r+0x6c4>
  4066ba:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4066be:	e4f0      	b.n	4060a2 <_vfiprintf_r+0x78e>
  4066c0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4066c4:	e4ab      	b.n	40601e <_vfiprintf_r+0x70a>
  4066c6:	4699      	mov	r9, r3
  4066c8:	07f3      	lsls	r3, r6, #31
  4066ca:	d505      	bpl.n	4066d8 <_vfiprintf_r+0xdc4>
  4066cc:	af2a      	add	r7, sp, #168	; 0xa8
  4066ce:	2330      	movs	r3, #48	; 0x30
  4066d0:	f807 3d41 	strb.w	r3, [r7, #-65]!
  4066d4:	f7ff bb97 	b.w	405e06 <_vfiprintf_r+0x4f2>
  4066d8:	9b01      	ldr	r3, [sp, #4]
  4066da:	9303      	str	r3, [sp, #12]
  4066dc:	465f      	mov	r7, fp
  4066de:	f7ff ba39 	b.w	405b54 <_vfiprintf_r+0x240>
  4066e2:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4066e6:	e443      	b.n	405f70 <_vfiprintf_r+0x65c>
  4066e8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4066ec:	f7ff bb9a 	b.w	405e24 <_vfiprintf_r+0x510>
  4066f0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4066f4:	f7ff bb4d 	b.w	405d92 <_vfiprintf_r+0x47e>
  4066f8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  4066fc:	e50f      	b.n	40611e <_vfiprintf_r+0x80a>
  4066fe:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
  406702:	e4f3      	b.n	4060ec <_vfiprintf_r+0x7d8>
  406704:	00409de8 	.word	0x00409de8
  406708:	00409dfc 	.word	0x00409dfc
  40670c:	00409e28 	.word	0x00409e28

00406710 <__sbprintf>:
  406710:	b5f0      	push	{r4, r5, r6, r7, lr}
  406712:	460c      	mov	r4, r1
  406714:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  406718:	8989      	ldrh	r1, [r1, #12]
  40671a:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40671c:	89e5      	ldrh	r5, [r4, #14]
  40671e:	9619      	str	r6, [sp, #100]	; 0x64
  406720:	f021 0102 	bic.w	r1, r1, #2
  406724:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406726:	f8ad 500e 	strh.w	r5, [sp, #14]
  40672a:	2500      	movs	r5, #0
  40672c:	69e7      	ldr	r7, [r4, #28]
  40672e:	f8ad 100c 	strh.w	r1, [sp, #12]
  406732:	9609      	str	r6, [sp, #36]	; 0x24
  406734:	9506      	str	r5, [sp, #24]
  406736:	ae1a      	add	r6, sp, #104	; 0x68
  406738:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40673c:	4669      	mov	r1, sp
  40673e:	9600      	str	r6, [sp, #0]
  406740:	9604      	str	r6, [sp, #16]
  406742:	9502      	str	r5, [sp, #8]
  406744:	9505      	str	r5, [sp, #20]
  406746:	9707      	str	r7, [sp, #28]
  406748:	4606      	mov	r6, r0
  40674a:	f7ff f8e3 	bl	405914 <_vfiprintf_r>
  40674e:	1e05      	subs	r5, r0, #0
  406750:	db07      	blt.n	406762 <__sbprintf+0x52>
  406752:	4630      	mov	r0, r6
  406754:	4669      	mov	r1, sp
  406756:	f001 f8eb 	bl	407930 <_fflush_r>
  40675a:	2800      	cmp	r0, #0
  40675c:	bf18      	it	ne
  40675e:	f04f 35ff 	movne.w	r5, #4294967295
  406762:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  406766:	065b      	lsls	r3, r3, #25
  406768:	d503      	bpl.n	406772 <__sbprintf+0x62>
  40676a:	89a3      	ldrh	r3, [r4, #12]
  40676c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406770:	81a3      	strh	r3, [r4, #12]
  406772:	4628      	mov	r0, r5
  406774:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  406778:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40677a:	bf00      	nop

0040677c <__swsetup_r>:
  40677c:	b538      	push	{r3, r4, r5, lr}
  40677e:	4b30      	ldr	r3, [pc, #192]	; (406840 <__swsetup_r+0xc4>)
  406780:	681b      	ldr	r3, [r3, #0]
  406782:	4605      	mov	r5, r0
  406784:	460c      	mov	r4, r1
  406786:	b113      	cbz	r3, 40678e <__swsetup_r+0x12>
  406788:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40678a:	2a00      	cmp	r2, #0
  40678c:	d038      	beq.n	406800 <__swsetup_r+0x84>
  40678e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406792:	b293      	uxth	r3, r2
  406794:	0718      	lsls	r0, r3, #28
  406796:	d50c      	bpl.n	4067b2 <__swsetup_r+0x36>
  406798:	6920      	ldr	r0, [r4, #16]
  40679a:	b1a8      	cbz	r0, 4067c8 <__swsetup_r+0x4c>
  40679c:	f013 0201 	ands.w	r2, r3, #1
  4067a0:	d01e      	beq.n	4067e0 <__swsetup_r+0x64>
  4067a2:	6963      	ldr	r3, [r4, #20]
  4067a4:	2200      	movs	r2, #0
  4067a6:	425b      	negs	r3, r3
  4067a8:	61a3      	str	r3, [r4, #24]
  4067aa:	60a2      	str	r2, [r4, #8]
  4067ac:	b1f0      	cbz	r0, 4067ec <__swsetup_r+0x70>
  4067ae:	2000      	movs	r0, #0
  4067b0:	bd38      	pop	{r3, r4, r5, pc}
  4067b2:	06d9      	lsls	r1, r3, #27
  4067b4:	d53c      	bpl.n	406830 <__swsetup_r+0xb4>
  4067b6:	0758      	lsls	r0, r3, #29
  4067b8:	d426      	bmi.n	406808 <__swsetup_r+0x8c>
  4067ba:	6920      	ldr	r0, [r4, #16]
  4067bc:	f042 0308 	orr.w	r3, r2, #8
  4067c0:	81a3      	strh	r3, [r4, #12]
  4067c2:	b29b      	uxth	r3, r3
  4067c4:	2800      	cmp	r0, #0
  4067c6:	d1e9      	bne.n	40679c <__swsetup_r+0x20>
  4067c8:	f403 7220 	and.w	r2, r3, #640	; 0x280
  4067cc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  4067d0:	d0e4      	beq.n	40679c <__swsetup_r+0x20>
  4067d2:	4628      	mov	r0, r5
  4067d4:	4621      	mov	r1, r4
  4067d6:	f001 fcdb 	bl	408190 <__smakebuf_r>
  4067da:	89a3      	ldrh	r3, [r4, #12]
  4067dc:	6920      	ldr	r0, [r4, #16]
  4067de:	e7dd      	b.n	40679c <__swsetup_r+0x20>
  4067e0:	0799      	lsls	r1, r3, #30
  4067e2:	bf58      	it	pl
  4067e4:	6962      	ldrpl	r2, [r4, #20]
  4067e6:	60a2      	str	r2, [r4, #8]
  4067e8:	2800      	cmp	r0, #0
  4067ea:	d1e0      	bne.n	4067ae <__swsetup_r+0x32>
  4067ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4067f0:	061a      	lsls	r2, r3, #24
  4067f2:	d5dd      	bpl.n	4067b0 <__swsetup_r+0x34>
  4067f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4067f8:	81a3      	strh	r3, [r4, #12]
  4067fa:	f04f 30ff 	mov.w	r0, #4294967295
  4067fe:	bd38      	pop	{r3, r4, r5, pc}
  406800:	4618      	mov	r0, r3
  406802:	f001 f929 	bl	407a58 <__sinit>
  406806:	e7c2      	b.n	40678e <__swsetup_r+0x12>
  406808:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40680a:	b151      	cbz	r1, 406822 <__swsetup_r+0xa6>
  40680c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406810:	4299      	cmp	r1, r3
  406812:	d004      	beq.n	40681e <__swsetup_r+0xa2>
  406814:	4628      	mov	r0, r5
  406816:	f001 f9e9 	bl	407bec <_free_r>
  40681a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40681e:	2300      	movs	r3, #0
  406820:	6323      	str	r3, [r4, #48]	; 0x30
  406822:	2300      	movs	r3, #0
  406824:	6920      	ldr	r0, [r4, #16]
  406826:	6063      	str	r3, [r4, #4]
  406828:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40682c:	6020      	str	r0, [r4, #0]
  40682e:	e7c5      	b.n	4067bc <__swsetup_r+0x40>
  406830:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  406834:	2309      	movs	r3, #9
  406836:	602b      	str	r3, [r5, #0]
  406838:	f04f 30ff 	mov.w	r0, #4294967295
  40683c:	81a2      	strh	r2, [r4, #12]
  40683e:	bd38      	pop	{r3, r4, r5, pc}
  406840:	20400438 	.word	0x20400438

00406844 <register_fini>:
  406844:	4b02      	ldr	r3, [pc, #8]	; (406850 <register_fini+0xc>)
  406846:	b113      	cbz	r3, 40684e <register_fini+0xa>
  406848:	4802      	ldr	r0, [pc, #8]	; (406854 <register_fini+0x10>)
  40684a:	f000 b805 	b.w	406858 <atexit>
  40684e:	4770      	bx	lr
  406850:	00000000 	.word	0x00000000
  406854:	00407a6d 	.word	0x00407a6d

00406858 <atexit>:
  406858:	2300      	movs	r3, #0
  40685a:	4601      	mov	r1, r0
  40685c:	461a      	mov	r2, r3
  40685e:	4618      	mov	r0, r3
  406860:	f002 bf40 	b.w	4096e4 <__register_exitproc>

00406864 <quorem>:
  406864:	6902      	ldr	r2, [r0, #16]
  406866:	690b      	ldr	r3, [r1, #16]
  406868:	4293      	cmp	r3, r2
  40686a:	f300 808d 	bgt.w	406988 <quorem+0x124>
  40686e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406872:	f103 38ff 	add.w	r8, r3, #4294967295
  406876:	f101 0714 	add.w	r7, r1, #20
  40687a:	f100 0b14 	add.w	fp, r0, #20
  40687e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  406882:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  406886:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40688a:	b083      	sub	sp, #12
  40688c:	3201      	adds	r2, #1
  40688e:	fbb3 f9f2 	udiv	r9, r3, r2
  406892:	eb0b 0304 	add.w	r3, fp, r4
  406896:	9400      	str	r4, [sp, #0]
  406898:	eb07 0a04 	add.w	sl, r7, r4
  40689c:	9301      	str	r3, [sp, #4]
  40689e:	f1b9 0f00 	cmp.w	r9, #0
  4068a2:	d039      	beq.n	406918 <quorem+0xb4>
  4068a4:	2500      	movs	r5, #0
  4068a6:	46bc      	mov	ip, r7
  4068a8:	46de      	mov	lr, fp
  4068aa:	462b      	mov	r3, r5
  4068ac:	f85c 6b04 	ldr.w	r6, [ip], #4
  4068b0:	f8de 2000 	ldr.w	r2, [lr]
  4068b4:	b2b4      	uxth	r4, r6
  4068b6:	fb09 5504 	mla	r5, r9, r4, r5
  4068ba:	0c36      	lsrs	r6, r6, #16
  4068bc:	0c2c      	lsrs	r4, r5, #16
  4068be:	fb09 4406 	mla	r4, r9, r6, r4
  4068c2:	b2ad      	uxth	r5, r5
  4068c4:	1b5b      	subs	r3, r3, r5
  4068c6:	b2a6      	uxth	r6, r4
  4068c8:	fa13 f382 	uxtah	r3, r3, r2
  4068cc:	ebc6 4612 	rsb	r6, r6, r2, lsr #16
  4068d0:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4068d4:	b29b      	uxth	r3, r3
  4068d6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4068da:	45e2      	cmp	sl, ip
  4068dc:	f84e 3b04 	str.w	r3, [lr], #4
  4068e0:	ea4f 4514 	mov.w	r5, r4, lsr #16
  4068e4:	ea4f 4326 	mov.w	r3, r6, asr #16
  4068e8:	d2e0      	bcs.n	4068ac <quorem+0x48>
  4068ea:	9b00      	ldr	r3, [sp, #0]
  4068ec:	f85b 3003 	ldr.w	r3, [fp, r3]
  4068f0:	b993      	cbnz	r3, 406918 <quorem+0xb4>
  4068f2:	9c01      	ldr	r4, [sp, #4]
  4068f4:	1f23      	subs	r3, r4, #4
  4068f6:	459b      	cmp	fp, r3
  4068f8:	d20c      	bcs.n	406914 <quorem+0xb0>
  4068fa:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4068fe:	b94b      	cbnz	r3, 406914 <quorem+0xb0>
  406900:	f1a4 0308 	sub.w	r3, r4, #8
  406904:	e002      	b.n	40690c <quorem+0xa8>
  406906:	681a      	ldr	r2, [r3, #0]
  406908:	3b04      	subs	r3, #4
  40690a:	b91a      	cbnz	r2, 406914 <quorem+0xb0>
  40690c:	459b      	cmp	fp, r3
  40690e:	f108 38ff 	add.w	r8, r8, #4294967295
  406912:	d3f8      	bcc.n	406906 <quorem+0xa2>
  406914:	f8c0 8010 	str.w	r8, [r0, #16]
  406918:	4604      	mov	r4, r0
  40691a:	f002 fa01 	bl	408d20 <__mcmp>
  40691e:	2800      	cmp	r0, #0
  406920:	db2e      	blt.n	406980 <quorem+0x11c>
  406922:	f109 0901 	add.w	r9, r9, #1
  406926:	465d      	mov	r5, fp
  406928:	2300      	movs	r3, #0
  40692a:	f857 1b04 	ldr.w	r1, [r7], #4
  40692e:	6828      	ldr	r0, [r5, #0]
  406930:	b28a      	uxth	r2, r1
  406932:	1a9a      	subs	r2, r3, r2
  406934:	0c09      	lsrs	r1, r1, #16
  406936:	fa12 f280 	uxtah	r2, r2, r0
  40693a:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  40693e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406942:	b291      	uxth	r1, r2
  406944:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  406948:	45ba      	cmp	sl, r7
  40694a:	f845 1b04 	str.w	r1, [r5], #4
  40694e:	ea4f 4323 	mov.w	r3, r3, asr #16
  406952:	d2ea      	bcs.n	40692a <quorem+0xc6>
  406954:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  406958:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40695c:	b982      	cbnz	r2, 406980 <quorem+0x11c>
  40695e:	1f1a      	subs	r2, r3, #4
  406960:	4593      	cmp	fp, r2
  406962:	d20b      	bcs.n	40697c <quorem+0x118>
  406964:	f853 2c04 	ldr.w	r2, [r3, #-4]
  406968:	b942      	cbnz	r2, 40697c <quorem+0x118>
  40696a:	3b08      	subs	r3, #8
  40696c:	e002      	b.n	406974 <quorem+0x110>
  40696e:	681a      	ldr	r2, [r3, #0]
  406970:	3b04      	subs	r3, #4
  406972:	b91a      	cbnz	r2, 40697c <quorem+0x118>
  406974:	459b      	cmp	fp, r3
  406976:	f108 38ff 	add.w	r8, r8, #4294967295
  40697a:	d3f8      	bcc.n	40696e <quorem+0x10a>
  40697c:	f8c4 8010 	str.w	r8, [r4, #16]
  406980:	4648      	mov	r0, r9
  406982:	b003      	add	sp, #12
  406984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406988:	2000      	movs	r0, #0
  40698a:	4770      	bx	lr
  40698c:	0000      	movs	r0, r0
	...

00406990 <_dtoa_r>:
  406990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406994:	6c01      	ldr	r1, [r0, #64]	; 0x40
  406996:	b097      	sub	sp, #92	; 0x5c
  406998:	4681      	mov	r9, r0
  40699a:	9c23      	ldr	r4, [sp, #140]	; 0x8c
  40699c:	4692      	mov	sl, r2
  40699e:	469b      	mov	fp, r3
  4069a0:	b149      	cbz	r1, 4069b6 <_dtoa_r+0x26>
  4069a2:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4069a4:	604a      	str	r2, [r1, #4]
  4069a6:	2301      	movs	r3, #1
  4069a8:	4093      	lsls	r3, r2
  4069aa:	608b      	str	r3, [r1, #8]
  4069ac:	f001 ffd6 	bl	40895c <_Bfree>
  4069b0:	2300      	movs	r3, #0
  4069b2:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
  4069b6:	f1bb 0f00 	cmp.w	fp, #0
  4069ba:	46d8      	mov	r8, fp
  4069bc:	db33      	blt.n	406a26 <_dtoa_r+0x96>
  4069be:	2300      	movs	r3, #0
  4069c0:	6023      	str	r3, [r4, #0]
  4069c2:	4ba5      	ldr	r3, [pc, #660]	; (406c58 <_dtoa_r+0x2c8>)
  4069c4:	461a      	mov	r2, r3
  4069c6:	ea08 0303 	and.w	r3, r8, r3
  4069ca:	4293      	cmp	r3, r2
  4069cc:	d014      	beq.n	4069f8 <_dtoa_r+0x68>
  4069ce:	4650      	mov	r0, sl
  4069d0:	4659      	mov	r1, fp
  4069d2:	2200      	movs	r2, #0
  4069d4:	2300      	movs	r3, #0
  4069d6:	f7fd f953 	bl	403c80 <__aeabi_dcmpeq>
  4069da:	4605      	mov	r5, r0
  4069dc:	b348      	cbz	r0, 406a32 <_dtoa_r+0xa2>
  4069de:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4069e0:	2301      	movs	r3, #1
  4069e2:	6013      	str	r3, [r2, #0]
  4069e4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4069e6:	2b00      	cmp	r3, #0
  4069e8:	f000 80c5 	beq.w	406b76 <_dtoa_r+0x1e6>
  4069ec:	489b      	ldr	r0, [pc, #620]	; (406c5c <_dtoa_r+0x2cc>)
  4069ee:	6018      	str	r0, [r3, #0]
  4069f0:	3801      	subs	r0, #1
  4069f2:	b017      	add	sp, #92	; 0x5c
  4069f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4069f8:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4069fa:	f242 730f 	movw	r3, #9999	; 0x270f
  4069fe:	6013      	str	r3, [r2, #0]
  406a00:	f1ba 0f00 	cmp.w	sl, #0
  406a04:	f000 80a2 	beq.w	406b4c <_dtoa_r+0x1bc>
  406a08:	4895      	ldr	r0, [pc, #596]	; (406c60 <_dtoa_r+0x2d0>)
  406a0a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406a0c:	2b00      	cmp	r3, #0
  406a0e:	d0f0      	beq.n	4069f2 <_dtoa_r+0x62>
  406a10:	78c3      	ldrb	r3, [r0, #3]
  406a12:	2b00      	cmp	r3, #0
  406a14:	f000 80b1 	beq.w	406b7a <_dtoa_r+0x1ea>
  406a18:	f100 0308 	add.w	r3, r0, #8
  406a1c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406a1e:	6013      	str	r3, [r2, #0]
  406a20:	b017      	add	sp, #92	; 0x5c
  406a22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406a26:	2301      	movs	r3, #1
  406a28:	f02b 4800 	bic.w	r8, fp, #2147483648	; 0x80000000
  406a2c:	6023      	str	r3, [r4, #0]
  406a2e:	46c3      	mov	fp, r8
  406a30:	e7c7      	b.n	4069c2 <_dtoa_r+0x32>
  406a32:	aa14      	add	r2, sp, #80	; 0x50
  406a34:	ab15      	add	r3, sp, #84	; 0x54
  406a36:	9201      	str	r2, [sp, #4]
  406a38:	9300      	str	r3, [sp, #0]
  406a3a:	4652      	mov	r2, sl
  406a3c:	465b      	mov	r3, fp
  406a3e:	4648      	mov	r0, r9
  406a40:	f002 fa18 	bl	408e74 <__d2b>
  406a44:	ea5f 5418 	movs.w	r4, r8, lsr #20
  406a48:	9008      	str	r0, [sp, #32]
  406a4a:	f040 8088 	bne.w	406b5e <_dtoa_r+0x1ce>
  406a4e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  406a50:	9c15      	ldr	r4, [sp, #84]	; 0x54
  406a52:	442c      	add	r4, r5
  406a54:	f204 4332 	addw	r3, r4, #1074	; 0x432
  406a58:	2b20      	cmp	r3, #32
  406a5a:	f340 8291 	ble.w	406f80 <_dtoa_r+0x5f0>
  406a5e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  406a62:	f204 4012 	addw	r0, r4, #1042	; 0x412
  406a66:	fa08 f803 	lsl.w	r8, r8, r3
  406a6a:	fa2a f000 	lsr.w	r0, sl, r0
  406a6e:	ea40 0008 	orr.w	r0, r0, r8
  406a72:	f7fc fe27 	bl	4036c4 <__aeabi_ui2d>
  406a76:	2301      	movs	r3, #1
  406a78:	3c01      	subs	r4, #1
  406a7a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  406a7e:	9310      	str	r3, [sp, #64]	; 0x40
  406a80:	2200      	movs	r2, #0
  406a82:	4b78      	ldr	r3, [pc, #480]	; (406c64 <_dtoa_r+0x2d4>)
  406a84:	f7fc fce0 	bl	403448 <__aeabi_dsub>
  406a88:	a36d      	add	r3, pc, #436	; (adr r3, 406c40 <_dtoa_r+0x2b0>)
  406a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
  406a8e:	f7fc fe8f 	bl	4037b0 <__aeabi_dmul>
  406a92:	a36d      	add	r3, pc, #436	; (adr r3, 406c48 <_dtoa_r+0x2b8>)
  406a94:	e9d3 2300 	ldrd	r2, r3, [r3]
  406a98:	f7fc fcd8 	bl	40344c <__adddf3>
  406a9c:	4606      	mov	r6, r0
  406a9e:	4620      	mov	r0, r4
  406aa0:	460f      	mov	r7, r1
  406aa2:	f7fc fe1f 	bl	4036e4 <__aeabi_i2d>
  406aa6:	a36a      	add	r3, pc, #424	; (adr r3, 406c50 <_dtoa_r+0x2c0>)
  406aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
  406aac:	f7fc fe80 	bl	4037b0 <__aeabi_dmul>
  406ab0:	4602      	mov	r2, r0
  406ab2:	460b      	mov	r3, r1
  406ab4:	4630      	mov	r0, r6
  406ab6:	4639      	mov	r1, r7
  406ab8:	f7fc fcc8 	bl	40344c <__adddf3>
  406abc:	4606      	mov	r6, r0
  406abe:	460f      	mov	r7, r1
  406ac0:	f7fd f926 	bl	403d10 <__aeabi_d2iz>
  406ac4:	2200      	movs	r2, #0
  406ac6:	9004      	str	r0, [sp, #16]
  406ac8:	2300      	movs	r3, #0
  406aca:	4630      	mov	r0, r6
  406acc:	4639      	mov	r1, r7
  406ace:	f7fd f8e1 	bl	403c94 <__aeabi_dcmplt>
  406ad2:	2800      	cmp	r0, #0
  406ad4:	f040 8230 	bne.w	406f38 <_dtoa_r+0x5a8>
  406ad8:	9e04      	ldr	r6, [sp, #16]
  406ada:	2e16      	cmp	r6, #22
  406adc:	f200 8229 	bhi.w	406f32 <_dtoa_r+0x5a2>
  406ae0:	4b61      	ldr	r3, [pc, #388]	; (406c68 <_dtoa_r+0x2d8>)
  406ae2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  406ae6:	e9d3 0100 	ldrd	r0, r1, [r3]
  406aea:	4652      	mov	r2, sl
  406aec:	465b      	mov	r3, fp
  406aee:	f7fd f8ef 	bl	403cd0 <__aeabi_dcmpgt>
  406af2:	2800      	cmp	r0, #0
  406af4:	f000 8249 	beq.w	406f8a <_dtoa_r+0x5fa>
  406af8:	1e73      	subs	r3, r6, #1
  406afa:	9304      	str	r3, [sp, #16]
  406afc:	2300      	movs	r3, #0
  406afe:	930c      	str	r3, [sp, #48]	; 0x30
  406b00:	1b2c      	subs	r4, r5, r4
  406b02:	1e63      	subs	r3, r4, #1
  406b04:	9302      	str	r3, [sp, #8]
  406b06:	f100 8232 	bmi.w	406f6e <_dtoa_r+0x5de>
  406b0a:	2300      	movs	r3, #0
  406b0c:	9305      	str	r3, [sp, #20]
  406b0e:	9b04      	ldr	r3, [sp, #16]
  406b10:	2b00      	cmp	r3, #0
  406b12:	f2c0 8223 	blt.w	406f5c <_dtoa_r+0x5cc>
  406b16:	9a02      	ldr	r2, [sp, #8]
  406b18:	930b      	str	r3, [sp, #44]	; 0x2c
  406b1a:	4611      	mov	r1, r2
  406b1c:	4419      	add	r1, r3
  406b1e:	2300      	movs	r3, #0
  406b20:	9102      	str	r1, [sp, #8]
  406b22:	930a      	str	r3, [sp, #40]	; 0x28
  406b24:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406b26:	2b09      	cmp	r3, #9
  406b28:	d829      	bhi.n	406b7e <_dtoa_r+0x1ee>
  406b2a:	2b05      	cmp	r3, #5
  406b2c:	f340 8658 	ble.w	4077e0 <_dtoa_r+0xe50>
  406b30:	3b04      	subs	r3, #4
  406b32:	9320      	str	r3, [sp, #128]	; 0x80
  406b34:	2500      	movs	r5, #0
  406b36:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406b38:	3b02      	subs	r3, #2
  406b3a:	2b03      	cmp	r3, #3
  406b3c:	f200 8635 	bhi.w	4077aa <_dtoa_r+0xe1a>
  406b40:	e8df f013 	tbh	[pc, r3, lsl #1]
  406b44:	0228032c 	.word	0x0228032c
  406b48:	04590337 	.word	0x04590337
  406b4c:	4b44      	ldr	r3, [pc, #272]	; (406c60 <_dtoa_r+0x2d0>)
  406b4e:	4a47      	ldr	r2, [pc, #284]	; (406c6c <_dtoa_r+0x2dc>)
  406b50:	f3c8 0013 	ubfx	r0, r8, #0, #20
  406b54:	2800      	cmp	r0, #0
  406b56:	bf14      	ite	ne
  406b58:	4618      	movne	r0, r3
  406b5a:	4610      	moveq	r0, r2
  406b5c:	e755      	b.n	406a0a <_dtoa_r+0x7a>
  406b5e:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406b62:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  406b66:	9510      	str	r5, [sp, #64]	; 0x40
  406b68:	4650      	mov	r0, sl
  406b6a:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
  406b6e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  406b72:	9d14      	ldr	r5, [sp, #80]	; 0x50
  406b74:	e784      	b.n	406a80 <_dtoa_r+0xf0>
  406b76:	483e      	ldr	r0, [pc, #248]	; (406c70 <_dtoa_r+0x2e0>)
  406b78:	e73b      	b.n	4069f2 <_dtoa_r+0x62>
  406b7a:	1cc3      	adds	r3, r0, #3
  406b7c:	e74e      	b.n	406a1c <_dtoa_r+0x8c>
  406b7e:	2100      	movs	r1, #0
  406b80:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  406b84:	4648      	mov	r0, r9
  406b86:	9120      	str	r1, [sp, #128]	; 0x80
  406b88:	f001 fec2 	bl	408910 <_Balloc>
  406b8c:	f04f 33ff 	mov.w	r3, #4294967295
  406b90:	9306      	str	r3, [sp, #24]
  406b92:	9a20      	ldr	r2, [sp, #128]	; 0x80
  406b94:	930d      	str	r3, [sp, #52]	; 0x34
  406b96:	2301      	movs	r3, #1
  406b98:	9007      	str	r0, [sp, #28]
  406b9a:	9221      	str	r2, [sp, #132]	; 0x84
  406b9c:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  406ba0:	9309      	str	r3, [sp, #36]	; 0x24
  406ba2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406ba4:	2b00      	cmp	r3, #0
  406ba6:	f2c0 80d1 	blt.w	406d4c <_dtoa_r+0x3bc>
  406baa:	9a04      	ldr	r2, [sp, #16]
  406bac:	2a0e      	cmp	r2, #14
  406bae:	f300 80cd 	bgt.w	406d4c <_dtoa_r+0x3bc>
  406bb2:	4b2d      	ldr	r3, [pc, #180]	; (406c68 <_dtoa_r+0x2d8>)
  406bb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406bb8:	e9d3 3400 	ldrd	r3, r4, [r3]
  406bbc:	e9cd 3402 	strd	r3, r4, [sp, #8]
  406bc0:	9b21      	ldr	r3, [sp, #132]	; 0x84
  406bc2:	2b00      	cmp	r3, #0
  406bc4:	f2c0 8300 	blt.w	4071c8 <_dtoa_r+0x838>
  406bc8:	4656      	mov	r6, sl
  406bca:	465f      	mov	r7, fp
  406bcc:	4650      	mov	r0, sl
  406bce:	4659      	mov	r1, fp
  406bd0:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
  406bd4:	4652      	mov	r2, sl
  406bd6:	465b      	mov	r3, fp
  406bd8:	f7fc ff14 	bl	403a04 <__aeabi_ddiv>
  406bdc:	f7fd f898 	bl	403d10 <__aeabi_d2iz>
  406be0:	4604      	mov	r4, r0
  406be2:	f7fc fd7f 	bl	4036e4 <__aeabi_i2d>
  406be6:	4652      	mov	r2, sl
  406be8:	465b      	mov	r3, fp
  406bea:	f7fc fde1 	bl	4037b0 <__aeabi_dmul>
  406bee:	460b      	mov	r3, r1
  406bf0:	4602      	mov	r2, r0
  406bf2:	4639      	mov	r1, r7
  406bf4:	4630      	mov	r0, r6
  406bf6:	f7fc fc27 	bl	403448 <__aeabi_dsub>
  406bfa:	9d07      	ldr	r5, [sp, #28]
  406bfc:	f104 0330 	add.w	r3, r4, #48	; 0x30
  406c00:	702b      	strb	r3, [r5, #0]
  406c02:	9b06      	ldr	r3, [sp, #24]
  406c04:	2b01      	cmp	r3, #1
  406c06:	4606      	mov	r6, r0
  406c08:	460f      	mov	r7, r1
  406c0a:	f105 0501 	add.w	r5, r5, #1
  406c0e:	d062      	beq.n	406cd6 <_dtoa_r+0x346>
  406c10:	2200      	movs	r2, #0
  406c12:	4b18      	ldr	r3, [pc, #96]	; (406c74 <_dtoa_r+0x2e4>)
  406c14:	f7fc fdcc 	bl	4037b0 <__aeabi_dmul>
  406c18:	2200      	movs	r2, #0
  406c1a:	2300      	movs	r3, #0
  406c1c:	4606      	mov	r6, r0
  406c1e:	460f      	mov	r7, r1
  406c20:	f7fd f82e 	bl	403c80 <__aeabi_dcmpeq>
  406c24:	2800      	cmp	r0, #0
  406c26:	d17e      	bne.n	406d26 <_dtoa_r+0x396>
  406c28:	f8cd 9014 	str.w	r9, [sp, #20]
  406c2c:	f8dd a018 	ldr.w	sl, [sp, #24]
  406c30:	f8dd b01c 	ldr.w	fp, [sp, #28]
  406c34:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  406c38:	e029      	b.n	406c8e <_dtoa_r+0x2fe>
  406c3a:	bf00      	nop
  406c3c:	f3af 8000 	nop.w
  406c40:	636f4361 	.word	0x636f4361
  406c44:	3fd287a7 	.word	0x3fd287a7
  406c48:	8b60c8b3 	.word	0x8b60c8b3
  406c4c:	3fc68a28 	.word	0x3fc68a28
  406c50:	509f79fb 	.word	0x509f79fb
  406c54:	3fd34413 	.word	0x3fd34413
  406c58:	7ff00000 	.word	0x7ff00000
  406c5c:	00409e05 	.word	0x00409e05
  406c60:	00409e44 	.word	0x00409e44
  406c64:	3ff80000 	.word	0x3ff80000
  406c68:	00409e58 	.word	0x00409e58
  406c6c:	00409e38 	.word	0x00409e38
  406c70:	00409e04 	.word	0x00409e04
  406c74:	40240000 	.word	0x40240000
  406c78:	f7fc fd9a 	bl	4037b0 <__aeabi_dmul>
  406c7c:	2200      	movs	r2, #0
  406c7e:	2300      	movs	r3, #0
  406c80:	4606      	mov	r6, r0
  406c82:	460f      	mov	r7, r1
  406c84:	f7fc fffc 	bl	403c80 <__aeabi_dcmpeq>
  406c88:	2800      	cmp	r0, #0
  406c8a:	f040 83b7 	bne.w	4073fc <_dtoa_r+0xa6c>
  406c8e:	4642      	mov	r2, r8
  406c90:	464b      	mov	r3, r9
  406c92:	4630      	mov	r0, r6
  406c94:	4639      	mov	r1, r7
  406c96:	f7fc feb5 	bl	403a04 <__aeabi_ddiv>
  406c9a:	f7fd f839 	bl	403d10 <__aeabi_d2iz>
  406c9e:	4604      	mov	r4, r0
  406ca0:	f7fc fd20 	bl	4036e4 <__aeabi_i2d>
  406ca4:	4642      	mov	r2, r8
  406ca6:	464b      	mov	r3, r9
  406ca8:	f7fc fd82 	bl	4037b0 <__aeabi_dmul>
  406cac:	4602      	mov	r2, r0
  406cae:	460b      	mov	r3, r1
  406cb0:	4630      	mov	r0, r6
  406cb2:	4639      	mov	r1, r7
  406cb4:	f7fc fbc8 	bl	403448 <__aeabi_dsub>
  406cb8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  406cbc:	f805 eb01 	strb.w	lr, [r5], #1
  406cc0:	ebcb 0e05 	rsb	lr, fp, r5
  406cc4:	45d6      	cmp	lr, sl
  406cc6:	4606      	mov	r6, r0
  406cc8:	460f      	mov	r7, r1
  406cca:	f04f 0200 	mov.w	r2, #0
  406cce:	4bb0      	ldr	r3, [pc, #704]	; (406f90 <_dtoa_r+0x600>)
  406cd0:	d1d2      	bne.n	406c78 <_dtoa_r+0x2e8>
  406cd2:	f8dd 9014 	ldr.w	r9, [sp, #20]
  406cd6:	4632      	mov	r2, r6
  406cd8:	463b      	mov	r3, r7
  406cda:	4630      	mov	r0, r6
  406cdc:	4639      	mov	r1, r7
  406cde:	f7fc fbb5 	bl	40344c <__adddf3>
  406ce2:	4606      	mov	r6, r0
  406ce4:	460f      	mov	r7, r1
  406ce6:	4602      	mov	r2, r0
  406ce8:	460b      	mov	r3, r1
  406cea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406cee:	f7fc ffd1 	bl	403c94 <__aeabi_dcmplt>
  406cf2:	b940      	cbnz	r0, 406d06 <_dtoa_r+0x376>
  406cf4:	4632      	mov	r2, r6
  406cf6:	463b      	mov	r3, r7
  406cf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406cfc:	f7fc ffc0 	bl	403c80 <__aeabi_dcmpeq>
  406d00:	b188      	cbz	r0, 406d26 <_dtoa_r+0x396>
  406d02:	07e3      	lsls	r3, r4, #31
  406d04:	d50f      	bpl.n	406d26 <_dtoa_r+0x396>
  406d06:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  406d0a:	9a07      	ldr	r2, [sp, #28]
  406d0c:	1e6b      	subs	r3, r5, #1
  406d0e:	e004      	b.n	406d1a <_dtoa_r+0x38a>
  406d10:	429a      	cmp	r2, r3
  406d12:	f000 842c 	beq.w	40756e <_dtoa_r+0xbde>
  406d16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406d1a:	2c39      	cmp	r4, #57	; 0x39
  406d1c:	f103 0501 	add.w	r5, r3, #1
  406d20:	d0f6      	beq.n	406d10 <_dtoa_r+0x380>
  406d22:	3401      	adds	r4, #1
  406d24:	701c      	strb	r4, [r3, #0]
  406d26:	9908      	ldr	r1, [sp, #32]
  406d28:	4648      	mov	r0, r9
  406d2a:	f001 fe17 	bl	40895c <_Bfree>
  406d2e:	2200      	movs	r2, #0
  406d30:	9b04      	ldr	r3, [sp, #16]
  406d32:	702a      	strb	r2, [r5, #0]
  406d34:	9a22      	ldr	r2, [sp, #136]	; 0x88
  406d36:	3301      	adds	r3, #1
  406d38:	6013      	str	r3, [r2, #0]
  406d3a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406d3c:	2b00      	cmp	r3, #0
  406d3e:	f000 83a7 	beq.w	407490 <_dtoa_r+0xb00>
  406d42:	9807      	ldr	r0, [sp, #28]
  406d44:	601d      	str	r5, [r3, #0]
  406d46:	b017      	add	sp, #92	; 0x5c
  406d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406d4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406d4e:	2a00      	cmp	r2, #0
  406d50:	f000 8112 	beq.w	406f78 <_dtoa_r+0x5e8>
  406d54:	9a20      	ldr	r2, [sp, #128]	; 0x80
  406d56:	2a01      	cmp	r2, #1
  406d58:	f340 8258 	ble.w	40720c <_dtoa_r+0x87c>
  406d5c:	9b06      	ldr	r3, [sp, #24]
  406d5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406d60:	1e5f      	subs	r7, r3, #1
  406d62:	42ba      	cmp	r2, r7
  406d64:	f2c0 8397 	blt.w	407496 <_dtoa_r+0xb06>
  406d68:	1bd7      	subs	r7, r2, r7
  406d6a:	9b06      	ldr	r3, [sp, #24]
  406d6c:	2b00      	cmp	r3, #0
  406d6e:	f2c0 848a 	blt.w	407686 <_dtoa_r+0xcf6>
  406d72:	9d05      	ldr	r5, [sp, #20]
  406d74:	9b06      	ldr	r3, [sp, #24]
  406d76:	9a05      	ldr	r2, [sp, #20]
  406d78:	441a      	add	r2, r3
  406d7a:	9205      	str	r2, [sp, #20]
  406d7c:	9a02      	ldr	r2, [sp, #8]
  406d7e:	2101      	movs	r1, #1
  406d80:	441a      	add	r2, r3
  406d82:	4648      	mov	r0, r9
  406d84:	9202      	str	r2, [sp, #8]
  406d86:	f001 fe81 	bl	408a8c <__i2b>
  406d8a:	4606      	mov	r6, r0
  406d8c:	b165      	cbz	r5, 406da8 <_dtoa_r+0x418>
  406d8e:	9902      	ldr	r1, [sp, #8]
  406d90:	2900      	cmp	r1, #0
  406d92:	460b      	mov	r3, r1
  406d94:	dd08      	ble.n	406da8 <_dtoa_r+0x418>
  406d96:	42a9      	cmp	r1, r5
  406d98:	9a05      	ldr	r2, [sp, #20]
  406d9a:	bfa8      	it	ge
  406d9c:	462b      	movge	r3, r5
  406d9e:	1ad2      	subs	r2, r2, r3
  406da0:	1aed      	subs	r5, r5, r3
  406da2:	1acb      	subs	r3, r1, r3
  406da4:	9205      	str	r2, [sp, #20]
  406da6:	9302      	str	r3, [sp, #8]
  406da8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406daa:	2b00      	cmp	r3, #0
  406dac:	f340 82fc 	ble.w	4073a8 <_dtoa_r+0xa18>
  406db0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406db2:	2a00      	cmp	r2, #0
  406db4:	f000 8201 	beq.w	4071ba <_dtoa_r+0x82a>
  406db8:	2f00      	cmp	r7, #0
  406dba:	f000 81fe 	beq.w	4071ba <_dtoa_r+0x82a>
  406dbe:	4631      	mov	r1, r6
  406dc0:	463a      	mov	r2, r7
  406dc2:	4648      	mov	r0, r9
  406dc4:	f001 ff04 	bl	408bd0 <__pow5mult>
  406dc8:	f8dd 8020 	ldr.w	r8, [sp, #32]
  406dcc:	4601      	mov	r1, r0
  406dce:	4642      	mov	r2, r8
  406dd0:	4606      	mov	r6, r0
  406dd2:	4648      	mov	r0, r9
  406dd4:	f001 fe64 	bl	408aa0 <__multiply>
  406dd8:	4641      	mov	r1, r8
  406dda:	4604      	mov	r4, r0
  406ddc:	4648      	mov	r0, r9
  406dde:	f001 fdbd 	bl	40895c <_Bfree>
  406de2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406de4:	1bdb      	subs	r3, r3, r7
  406de6:	930a      	str	r3, [sp, #40]	; 0x28
  406de8:	f040 81e6 	bne.w	4071b8 <_dtoa_r+0x828>
  406dec:	2101      	movs	r1, #1
  406dee:	4648      	mov	r0, r9
  406df0:	f001 fe4c 	bl	408a8c <__i2b>
  406df4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406df6:	4680      	mov	r8, r0
  406df8:	2b00      	cmp	r3, #0
  406dfa:	f000 8219 	beq.w	407230 <_dtoa_r+0x8a0>
  406dfe:	4601      	mov	r1, r0
  406e00:	461a      	mov	r2, r3
  406e02:	4648      	mov	r0, r9
  406e04:	f001 fee4 	bl	408bd0 <__pow5mult>
  406e08:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406e0a:	2b01      	cmp	r3, #1
  406e0c:	4680      	mov	r8, r0
  406e0e:	f340 82f8 	ble.w	407402 <_dtoa_r+0xa72>
  406e12:	2700      	movs	r7, #0
  406e14:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406e18:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  406e1c:	6918      	ldr	r0, [r3, #16]
  406e1e:	f001 fde7 	bl	4089f0 <__hi0bits>
  406e22:	f1c0 0020 	rsb	r0, r0, #32
  406e26:	9a02      	ldr	r2, [sp, #8]
  406e28:	4410      	add	r0, r2
  406e2a:	f010 001f 	ands.w	r0, r0, #31
  406e2e:	f000 81f6 	beq.w	40721e <_dtoa_r+0x88e>
  406e32:	f1c0 0320 	rsb	r3, r0, #32
  406e36:	2b04      	cmp	r3, #4
  406e38:	f340 84ca 	ble.w	4077d0 <_dtoa_r+0xe40>
  406e3c:	9b05      	ldr	r3, [sp, #20]
  406e3e:	f1c0 001c 	rsb	r0, r0, #28
  406e42:	4403      	add	r3, r0
  406e44:	9305      	str	r3, [sp, #20]
  406e46:	4613      	mov	r3, r2
  406e48:	4403      	add	r3, r0
  406e4a:	4405      	add	r5, r0
  406e4c:	9302      	str	r3, [sp, #8]
  406e4e:	9b05      	ldr	r3, [sp, #20]
  406e50:	2b00      	cmp	r3, #0
  406e52:	dd05      	ble.n	406e60 <_dtoa_r+0x4d0>
  406e54:	4621      	mov	r1, r4
  406e56:	461a      	mov	r2, r3
  406e58:	4648      	mov	r0, r9
  406e5a:	f001 ff09 	bl	408c70 <__lshift>
  406e5e:	4604      	mov	r4, r0
  406e60:	9b02      	ldr	r3, [sp, #8]
  406e62:	2b00      	cmp	r3, #0
  406e64:	dd05      	ble.n	406e72 <_dtoa_r+0x4e2>
  406e66:	4641      	mov	r1, r8
  406e68:	461a      	mov	r2, r3
  406e6a:	4648      	mov	r0, r9
  406e6c:	f001 ff00 	bl	408c70 <__lshift>
  406e70:	4680      	mov	r8, r0
  406e72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406e74:	2b00      	cmp	r3, #0
  406e76:	f040 827c 	bne.w	407372 <_dtoa_r+0x9e2>
  406e7a:	9b06      	ldr	r3, [sp, #24]
  406e7c:	2b00      	cmp	r3, #0
  406e7e:	f340 8295 	ble.w	4073ac <_dtoa_r+0xa1c>
  406e82:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406e84:	2b00      	cmp	r3, #0
  406e86:	f040 81f5 	bne.w	407274 <_dtoa_r+0x8e4>
  406e8a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  406e8e:	9f06      	ldr	r7, [sp, #24]
  406e90:	465d      	mov	r5, fp
  406e92:	e002      	b.n	406e9a <_dtoa_r+0x50a>
  406e94:	f001 fd6c 	bl	408970 <__multadd>
  406e98:	4604      	mov	r4, r0
  406e9a:	4641      	mov	r1, r8
  406e9c:	4620      	mov	r0, r4
  406e9e:	f7ff fce1 	bl	406864 <quorem>
  406ea2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  406ea6:	f805 ab01 	strb.w	sl, [r5], #1
  406eaa:	ebcb 0305 	rsb	r3, fp, r5
  406eae:	42bb      	cmp	r3, r7
  406eb0:	f04f 020a 	mov.w	r2, #10
  406eb4:	f04f 0300 	mov.w	r3, #0
  406eb8:	4621      	mov	r1, r4
  406eba:	4648      	mov	r0, r9
  406ebc:	dbea      	blt.n	406e94 <_dtoa_r+0x504>
  406ebe:	9b07      	ldr	r3, [sp, #28]
  406ec0:	9a06      	ldr	r2, [sp, #24]
  406ec2:	2a01      	cmp	r2, #1
  406ec4:	bfac      	ite	ge
  406ec6:	189b      	addge	r3, r3, r2
  406ec8:	3301      	addlt	r3, #1
  406eca:	461d      	mov	r5, r3
  406ecc:	f04f 0b00 	mov.w	fp, #0
  406ed0:	4621      	mov	r1, r4
  406ed2:	2201      	movs	r2, #1
  406ed4:	4648      	mov	r0, r9
  406ed6:	f001 fecb 	bl	408c70 <__lshift>
  406eda:	4641      	mov	r1, r8
  406edc:	9008      	str	r0, [sp, #32]
  406ede:	f001 ff1f 	bl	408d20 <__mcmp>
  406ee2:	2800      	cmp	r0, #0
  406ee4:	f340 830d 	ble.w	407502 <_dtoa_r+0xb72>
  406ee8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  406eec:	9907      	ldr	r1, [sp, #28]
  406eee:	1e6b      	subs	r3, r5, #1
  406ef0:	e004      	b.n	406efc <_dtoa_r+0x56c>
  406ef2:	428b      	cmp	r3, r1
  406ef4:	f000 8278 	beq.w	4073e8 <_dtoa_r+0xa58>
  406ef8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  406efc:	2a39      	cmp	r2, #57	; 0x39
  406efe:	f103 0501 	add.w	r5, r3, #1
  406f02:	d0f6      	beq.n	406ef2 <_dtoa_r+0x562>
  406f04:	3201      	adds	r2, #1
  406f06:	701a      	strb	r2, [r3, #0]
  406f08:	4641      	mov	r1, r8
  406f0a:	4648      	mov	r0, r9
  406f0c:	f001 fd26 	bl	40895c <_Bfree>
  406f10:	2e00      	cmp	r6, #0
  406f12:	f43f af08 	beq.w	406d26 <_dtoa_r+0x396>
  406f16:	f1bb 0f00 	cmp.w	fp, #0
  406f1a:	d005      	beq.n	406f28 <_dtoa_r+0x598>
  406f1c:	45b3      	cmp	fp, r6
  406f1e:	d003      	beq.n	406f28 <_dtoa_r+0x598>
  406f20:	4659      	mov	r1, fp
  406f22:	4648      	mov	r0, r9
  406f24:	f001 fd1a 	bl	40895c <_Bfree>
  406f28:	4631      	mov	r1, r6
  406f2a:	4648      	mov	r0, r9
  406f2c:	f001 fd16 	bl	40895c <_Bfree>
  406f30:	e6f9      	b.n	406d26 <_dtoa_r+0x396>
  406f32:	2301      	movs	r3, #1
  406f34:	930c      	str	r3, [sp, #48]	; 0x30
  406f36:	e5e3      	b.n	406b00 <_dtoa_r+0x170>
  406f38:	f8dd 8010 	ldr.w	r8, [sp, #16]
  406f3c:	4640      	mov	r0, r8
  406f3e:	f7fc fbd1 	bl	4036e4 <__aeabi_i2d>
  406f42:	4602      	mov	r2, r0
  406f44:	460b      	mov	r3, r1
  406f46:	4630      	mov	r0, r6
  406f48:	4639      	mov	r1, r7
  406f4a:	f7fc fe99 	bl	403c80 <__aeabi_dcmpeq>
  406f4e:	2800      	cmp	r0, #0
  406f50:	f47f adc2 	bne.w	406ad8 <_dtoa_r+0x148>
  406f54:	f108 33ff 	add.w	r3, r8, #4294967295
  406f58:	9304      	str	r3, [sp, #16]
  406f5a:	e5bd      	b.n	406ad8 <_dtoa_r+0x148>
  406f5c:	9a05      	ldr	r2, [sp, #20]
  406f5e:	9b04      	ldr	r3, [sp, #16]
  406f60:	1ad2      	subs	r2, r2, r3
  406f62:	425b      	negs	r3, r3
  406f64:	930a      	str	r3, [sp, #40]	; 0x28
  406f66:	2300      	movs	r3, #0
  406f68:	9205      	str	r2, [sp, #20]
  406f6a:	930b      	str	r3, [sp, #44]	; 0x2c
  406f6c:	e5da      	b.n	406b24 <_dtoa_r+0x194>
  406f6e:	425b      	negs	r3, r3
  406f70:	9305      	str	r3, [sp, #20]
  406f72:	2300      	movs	r3, #0
  406f74:	9302      	str	r3, [sp, #8]
  406f76:	e5ca      	b.n	406b0e <_dtoa_r+0x17e>
  406f78:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406f7a:	9d05      	ldr	r5, [sp, #20]
  406f7c:	9e09      	ldr	r6, [sp, #36]	; 0x24
  406f7e:	e705      	b.n	406d8c <_dtoa_r+0x3fc>
  406f80:	f1c3 0820 	rsb	r8, r3, #32
  406f84:	fa0a f008 	lsl.w	r0, sl, r8
  406f88:	e573      	b.n	406a72 <_dtoa_r+0xe2>
  406f8a:	900c      	str	r0, [sp, #48]	; 0x30
  406f8c:	e5b8      	b.n	406b00 <_dtoa_r+0x170>
  406f8e:	bf00      	nop
  406f90:	40240000 	.word	0x40240000
  406f94:	2300      	movs	r3, #0
  406f96:	9309      	str	r3, [sp, #36]	; 0x24
  406f98:	9b04      	ldr	r3, [sp, #16]
  406f9a:	9a21      	ldr	r2, [sp, #132]	; 0x84
  406f9c:	4413      	add	r3, r2
  406f9e:	930d      	str	r3, [sp, #52]	; 0x34
  406fa0:	3301      	adds	r3, #1
  406fa2:	2b00      	cmp	r3, #0
  406fa4:	9306      	str	r3, [sp, #24]
  406fa6:	f340 8283 	ble.w	4074b0 <_dtoa_r+0xb20>
  406faa:	9c06      	ldr	r4, [sp, #24]
  406fac:	4626      	mov	r6, r4
  406fae:	2100      	movs	r1, #0
  406fb0:	2e17      	cmp	r6, #23
  406fb2:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  406fb6:	d90b      	bls.n	406fd0 <_dtoa_r+0x640>
  406fb8:	2201      	movs	r2, #1
  406fba:	2304      	movs	r3, #4
  406fbc:	005b      	lsls	r3, r3, #1
  406fbe:	f103 0014 	add.w	r0, r3, #20
  406fc2:	42b0      	cmp	r0, r6
  406fc4:	4611      	mov	r1, r2
  406fc6:	f102 0201 	add.w	r2, r2, #1
  406fca:	d9f7      	bls.n	406fbc <_dtoa_r+0x62c>
  406fcc:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  406fd0:	4648      	mov	r0, r9
  406fd2:	f001 fc9d 	bl	408910 <_Balloc>
  406fd6:	2c0e      	cmp	r4, #14
  406fd8:	9007      	str	r0, [sp, #28]
  406fda:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  406fde:	f63f ade0 	bhi.w	406ba2 <_dtoa_r+0x212>
  406fe2:	2d00      	cmp	r5, #0
  406fe4:	f43f addd 	beq.w	406ba2 <_dtoa_r+0x212>
  406fe8:	9904      	ldr	r1, [sp, #16]
  406fea:	4657      	mov	r7, sl
  406fec:	46d8      	mov	r8, fp
  406fee:	2900      	cmp	r1, #0
  406ff0:	e9cd 780e 	strd	r7, r8, [sp, #56]	; 0x38
  406ff4:	f340 8292 	ble.w	40751c <_dtoa_r+0xb8c>
  406ff8:	4b91      	ldr	r3, [pc, #580]	; (407240 <_dtoa_r+0x8b0>)
  406ffa:	f001 020f 	and.w	r2, r1, #15
  406ffe:	110e      	asrs	r6, r1, #4
  407000:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407004:	06f0      	lsls	r0, r6, #27
  407006:	e9d3 4500 	ldrd	r4, r5, [r3]
  40700a:	f140 824c 	bpl.w	4074a6 <_dtoa_r+0xb16>
  40700e:	4b8d      	ldr	r3, [pc, #564]	; (407244 <_dtoa_r+0x8b4>)
  407010:	4650      	mov	r0, sl
  407012:	4659      	mov	r1, fp
  407014:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  407018:	f7fc fcf4 	bl	403a04 <__aeabi_ddiv>
  40701c:	f006 060f 	and.w	r6, r6, #15
  407020:	4682      	mov	sl, r0
  407022:	468b      	mov	fp, r1
  407024:	f04f 0803 	mov.w	r8, #3
  407028:	b186      	cbz	r6, 40704c <_dtoa_r+0x6bc>
  40702a:	4f86      	ldr	r7, [pc, #536]	; (407244 <_dtoa_r+0x8b4>)
  40702c:	07f1      	lsls	r1, r6, #31
  40702e:	d509      	bpl.n	407044 <_dtoa_r+0x6b4>
  407030:	4620      	mov	r0, r4
  407032:	4629      	mov	r1, r5
  407034:	e9d7 2300 	ldrd	r2, r3, [r7]
  407038:	f7fc fbba 	bl	4037b0 <__aeabi_dmul>
  40703c:	f108 0801 	add.w	r8, r8, #1
  407040:	4604      	mov	r4, r0
  407042:	460d      	mov	r5, r1
  407044:	1076      	asrs	r6, r6, #1
  407046:	f107 0708 	add.w	r7, r7, #8
  40704a:	d1ef      	bne.n	40702c <_dtoa_r+0x69c>
  40704c:	4622      	mov	r2, r4
  40704e:	462b      	mov	r3, r5
  407050:	4650      	mov	r0, sl
  407052:	4659      	mov	r1, fp
  407054:	f7fc fcd6 	bl	403a04 <__aeabi_ddiv>
  407058:	4606      	mov	r6, r0
  40705a:	460f      	mov	r7, r1
  40705c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40705e:	b143      	cbz	r3, 407072 <_dtoa_r+0x6e2>
  407060:	2200      	movs	r2, #0
  407062:	4b79      	ldr	r3, [pc, #484]	; (407248 <_dtoa_r+0x8b8>)
  407064:	4630      	mov	r0, r6
  407066:	4639      	mov	r1, r7
  407068:	f7fc fe14 	bl	403c94 <__aeabi_dcmplt>
  40706c:	2800      	cmp	r0, #0
  40706e:	f040 8320 	bne.w	4076b2 <_dtoa_r+0xd22>
  407072:	4640      	mov	r0, r8
  407074:	f7fc fb36 	bl	4036e4 <__aeabi_i2d>
  407078:	4632      	mov	r2, r6
  40707a:	463b      	mov	r3, r7
  40707c:	f7fc fb98 	bl	4037b0 <__aeabi_dmul>
  407080:	4b72      	ldr	r3, [pc, #456]	; (40724c <_dtoa_r+0x8bc>)
  407082:	2200      	movs	r2, #0
  407084:	f7fc f9e2 	bl	40344c <__adddf3>
  407088:	9b06      	ldr	r3, [sp, #24]
  40708a:	4604      	mov	r4, r0
  40708c:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  407090:	2b00      	cmp	r3, #0
  407092:	f000 81df 	beq.w	407454 <_dtoa_r+0xac4>
  407096:	9b04      	ldr	r3, [sp, #16]
  407098:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40709c:	9311      	str	r3, [sp, #68]	; 0x44
  40709e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4070a0:	2b00      	cmp	r3, #0
  4070a2:	f000 8297 	beq.w	4075d4 <_dtoa_r+0xc44>
  4070a6:	4b66      	ldr	r3, [pc, #408]	; (407240 <_dtoa_r+0x8b0>)
  4070a8:	4969      	ldr	r1, [pc, #420]	; (407250 <_dtoa_r+0x8c0>)
  4070aa:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  4070ae:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4070b2:	2000      	movs	r0, #0
  4070b4:	f7fc fca6 	bl	403a04 <__aeabi_ddiv>
  4070b8:	4622      	mov	r2, r4
  4070ba:	462b      	mov	r3, r5
  4070bc:	f7fc f9c4 	bl	403448 <__aeabi_dsub>
  4070c0:	4682      	mov	sl, r0
  4070c2:	468b      	mov	fp, r1
  4070c4:	4630      	mov	r0, r6
  4070c6:	4639      	mov	r1, r7
  4070c8:	f7fc fe22 	bl	403d10 <__aeabi_d2iz>
  4070cc:	4604      	mov	r4, r0
  4070ce:	f7fc fb09 	bl	4036e4 <__aeabi_i2d>
  4070d2:	4602      	mov	r2, r0
  4070d4:	460b      	mov	r3, r1
  4070d6:	4630      	mov	r0, r6
  4070d8:	4639      	mov	r1, r7
  4070da:	f7fc f9b5 	bl	403448 <__aeabi_dsub>
  4070de:	3430      	adds	r4, #48	; 0x30
  4070e0:	9d07      	ldr	r5, [sp, #28]
  4070e2:	b2e4      	uxtb	r4, r4
  4070e4:	4606      	mov	r6, r0
  4070e6:	460f      	mov	r7, r1
  4070e8:	702c      	strb	r4, [r5, #0]
  4070ea:	4602      	mov	r2, r0
  4070ec:	460b      	mov	r3, r1
  4070ee:	4650      	mov	r0, sl
  4070f0:	4659      	mov	r1, fp
  4070f2:	3501      	adds	r5, #1
  4070f4:	f7fc fdec 	bl	403cd0 <__aeabi_dcmpgt>
  4070f8:	2800      	cmp	r0, #0
  4070fa:	d14c      	bne.n	407196 <_dtoa_r+0x806>
  4070fc:	4632      	mov	r2, r6
  4070fe:	463b      	mov	r3, r7
  407100:	2000      	movs	r0, #0
  407102:	4951      	ldr	r1, [pc, #324]	; (407248 <_dtoa_r+0x8b8>)
  407104:	f7fc f9a0 	bl	403448 <__aeabi_dsub>
  407108:	4602      	mov	r2, r0
  40710a:	460b      	mov	r3, r1
  40710c:	4650      	mov	r0, sl
  40710e:	4659      	mov	r1, fp
  407110:	f7fc fdde 	bl	403cd0 <__aeabi_dcmpgt>
  407114:	2800      	cmp	r0, #0
  407116:	f040 830d 	bne.w	407734 <_dtoa_r+0xda4>
  40711a:	f1b8 0f01 	cmp.w	r8, #1
  40711e:	f340 81b3 	ble.w	407488 <_dtoa_r+0xaf8>
  407122:	9b07      	ldr	r3, [sp, #28]
  407124:	4498      	add	r8, r3
  407126:	e00d      	b.n	407144 <_dtoa_r+0x7b4>
  407128:	2000      	movs	r0, #0
  40712a:	4947      	ldr	r1, [pc, #284]	; (407248 <_dtoa_r+0x8b8>)
  40712c:	f7fc f98c 	bl	403448 <__aeabi_dsub>
  407130:	4652      	mov	r2, sl
  407132:	465b      	mov	r3, fp
  407134:	f7fc fdae 	bl	403c94 <__aeabi_dcmplt>
  407138:	2800      	cmp	r0, #0
  40713a:	f040 82fb 	bne.w	407734 <_dtoa_r+0xda4>
  40713e:	4545      	cmp	r5, r8
  407140:	f000 81a2 	beq.w	407488 <_dtoa_r+0xaf8>
  407144:	4650      	mov	r0, sl
  407146:	4659      	mov	r1, fp
  407148:	2200      	movs	r2, #0
  40714a:	4b42      	ldr	r3, [pc, #264]	; (407254 <_dtoa_r+0x8c4>)
  40714c:	f7fc fb30 	bl	4037b0 <__aeabi_dmul>
  407150:	2200      	movs	r2, #0
  407152:	4b40      	ldr	r3, [pc, #256]	; (407254 <_dtoa_r+0x8c4>)
  407154:	4682      	mov	sl, r0
  407156:	468b      	mov	fp, r1
  407158:	4630      	mov	r0, r6
  40715a:	4639      	mov	r1, r7
  40715c:	f7fc fb28 	bl	4037b0 <__aeabi_dmul>
  407160:	460f      	mov	r7, r1
  407162:	4606      	mov	r6, r0
  407164:	f7fc fdd4 	bl	403d10 <__aeabi_d2iz>
  407168:	4604      	mov	r4, r0
  40716a:	f7fc fabb 	bl	4036e4 <__aeabi_i2d>
  40716e:	4602      	mov	r2, r0
  407170:	460b      	mov	r3, r1
  407172:	4630      	mov	r0, r6
  407174:	4639      	mov	r1, r7
  407176:	f7fc f967 	bl	403448 <__aeabi_dsub>
  40717a:	3430      	adds	r4, #48	; 0x30
  40717c:	b2e4      	uxtb	r4, r4
  40717e:	4652      	mov	r2, sl
  407180:	465b      	mov	r3, fp
  407182:	f805 4b01 	strb.w	r4, [r5], #1
  407186:	4606      	mov	r6, r0
  407188:	460f      	mov	r7, r1
  40718a:	f7fc fd83 	bl	403c94 <__aeabi_dcmplt>
  40718e:	4632      	mov	r2, r6
  407190:	463b      	mov	r3, r7
  407192:	2800      	cmp	r0, #0
  407194:	d0c8      	beq.n	407128 <_dtoa_r+0x798>
  407196:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407198:	9304      	str	r3, [sp, #16]
  40719a:	e5c4      	b.n	406d26 <_dtoa_r+0x396>
  40719c:	2300      	movs	r3, #0
  40719e:	9309      	str	r3, [sp, #36]	; 0x24
  4071a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4071a2:	2b00      	cmp	r3, #0
  4071a4:	f340 8189 	ble.w	4074ba <_dtoa_r+0xb2a>
  4071a8:	461e      	mov	r6, r3
  4071aa:	461c      	mov	r4, r3
  4071ac:	930d      	str	r3, [sp, #52]	; 0x34
  4071ae:	9306      	str	r3, [sp, #24]
  4071b0:	e6fd      	b.n	406fae <_dtoa_r+0x61e>
  4071b2:	2301      	movs	r3, #1
  4071b4:	9309      	str	r3, [sp, #36]	; 0x24
  4071b6:	e7f3      	b.n	4071a0 <_dtoa_r+0x810>
  4071b8:	9408      	str	r4, [sp, #32]
  4071ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4071bc:	9908      	ldr	r1, [sp, #32]
  4071be:	4648      	mov	r0, r9
  4071c0:	f001 fd06 	bl	408bd0 <__pow5mult>
  4071c4:	4604      	mov	r4, r0
  4071c6:	e611      	b.n	406dec <_dtoa_r+0x45c>
  4071c8:	9b06      	ldr	r3, [sp, #24]
  4071ca:	2b00      	cmp	r3, #0
  4071cc:	f73f acfc 	bgt.w	406bc8 <_dtoa_r+0x238>
  4071d0:	f040 82da 	bne.w	407788 <_dtoa_r+0xdf8>
  4071d4:	2200      	movs	r2, #0
  4071d6:	4b20      	ldr	r3, [pc, #128]	; (407258 <_dtoa_r+0x8c8>)
  4071d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4071dc:	f7fc fae8 	bl	4037b0 <__aeabi_dmul>
  4071e0:	4652      	mov	r2, sl
  4071e2:	465b      	mov	r3, fp
  4071e4:	f7fc fd6a 	bl	403cbc <__aeabi_dcmpge>
  4071e8:	f8dd 8018 	ldr.w	r8, [sp, #24]
  4071ec:	4646      	mov	r6, r8
  4071ee:	2800      	cmp	r0, #0
  4071f0:	f000 80f2 	beq.w	4073d8 <_dtoa_r+0xa48>
  4071f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4071f6:	9d07      	ldr	r5, [sp, #28]
  4071f8:	43db      	mvns	r3, r3
  4071fa:	9304      	str	r3, [sp, #16]
  4071fc:	4641      	mov	r1, r8
  4071fe:	4648      	mov	r0, r9
  407200:	f001 fbac 	bl	40895c <_Bfree>
  407204:	2e00      	cmp	r6, #0
  407206:	f43f ad8e 	beq.w	406d26 <_dtoa_r+0x396>
  40720a:	e68d      	b.n	406f28 <_dtoa_r+0x598>
  40720c:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40720e:	2a00      	cmp	r2, #0
  407210:	f000 8241 	beq.w	407696 <_dtoa_r+0xd06>
  407214:	f203 4333 	addw	r3, r3, #1075	; 0x433
  407218:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40721a:	9d05      	ldr	r5, [sp, #20]
  40721c:	e5ab      	b.n	406d76 <_dtoa_r+0x3e6>
  40721e:	201c      	movs	r0, #28
  407220:	9b05      	ldr	r3, [sp, #20]
  407222:	4403      	add	r3, r0
  407224:	9305      	str	r3, [sp, #20]
  407226:	9b02      	ldr	r3, [sp, #8]
  407228:	4403      	add	r3, r0
  40722a:	4405      	add	r5, r0
  40722c:	9302      	str	r3, [sp, #8]
  40722e:	e60e      	b.n	406e4e <_dtoa_r+0x4be>
  407230:	9b20      	ldr	r3, [sp, #128]	; 0x80
  407232:	2b01      	cmp	r3, #1
  407234:	f340 8282 	ble.w	40773c <_dtoa_r+0xdac>
  407238:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  40723a:	2001      	movs	r0, #1
  40723c:	e5f3      	b.n	406e26 <_dtoa_r+0x496>
  40723e:	bf00      	nop
  407240:	00409e58 	.word	0x00409e58
  407244:	00409f20 	.word	0x00409f20
  407248:	3ff00000 	.word	0x3ff00000
  40724c:	401c0000 	.word	0x401c0000
  407250:	3fe00000 	.word	0x3fe00000
  407254:	40240000 	.word	0x40240000
  407258:	40140000 	.word	0x40140000
  40725c:	4631      	mov	r1, r6
  40725e:	2300      	movs	r3, #0
  407260:	220a      	movs	r2, #10
  407262:	4648      	mov	r0, r9
  407264:	f001 fb84 	bl	408970 <__multadd>
  407268:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40726a:	2b00      	cmp	r3, #0
  40726c:	4606      	mov	r6, r0
  40726e:	f340 8297 	ble.w	4077a0 <_dtoa_r+0xe10>
  407272:	9306      	str	r3, [sp, #24]
  407274:	2d00      	cmp	r5, #0
  407276:	dd05      	ble.n	407284 <_dtoa_r+0x8f4>
  407278:	4631      	mov	r1, r6
  40727a:	462a      	mov	r2, r5
  40727c:	4648      	mov	r0, r9
  40727e:	f001 fcf7 	bl	408c70 <__lshift>
  407282:	4606      	mov	r6, r0
  407284:	2f00      	cmp	r7, #0
  407286:	f040 817c 	bne.w	407582 <_dtoa_r+0xbf2>
  40728a:	9605      	str	r6, [sp, #20]
  40728c:	9b06      	ldr	r3, [sp, #24]
  40728e:	9a07      	ldr	r2, [sp, #28]
  407290:	f8dd b014 	ldr.w	fp, [sp, #20]
  407294:	3b01      	subs	r3, #1
  407296:	18d3      	adds	r3, r2, r3
  407298:	9308      	str	r3, [sp, #32]
  40729a:	f00a 0301 	and.w	r3, sl, #1
  40729e:	9309      	str	r3, [sp, #36]	; 0x24
  4072a0:	4617      	mov	r7, r2
  4072a2:	46c2      	mov	sl, r8
  4072a4:	4651      	mov	r1, sl
  4072a6:	4620      	mov	r0, r4
  4072a8:	f7ff fadc 	bl	406864 <quorem>
  4072ac:	4631      	mov	r1, r6
  4072ae:	4605      	mov	r5, r0
  4072b0:	4620      	mov	r0, r4
  4072b2:	f001 fd35 	bl	408d20 <__mcmp>
  4072b6:	465a      	mov	r2, fp
  4072b8:	9002      	str	r0, [sp, #8]
  4072ba:	4651      	mov	r1, sl
  4072bc:	4648      	mov	r0, r9
  4072be:	f001 fd4f 	bl	408d60 <__mdiff>
  4072c2:	68c2      	ldr	r2, [r0, #12]
  4072c4:	4680      	mov	r8, r0
  4072c6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4072ca:	2a00      	cmp	r2, #0
  4072cc:	d149      	bne.n	407362 <_dtoa_r+0x9d2>
  4072ce:	4601      	mov	r1, r0
  4072d0:	4620      	mov	r0, r4
  4072d2:	9306      	str	r3, [sp, #24]
  4072d4:	f001 fd24 	bl	408d20 <__mcmp>
  4072d8:	4641      	mov	r1, r8
  4072da:	9005      	str	r0, [sp, #20]
  4072dc:	4648      	mov	r0, r9
  4072de:	f001 fb3d 	bl	40895c <_Bfree>
  4072e2:	9a05      	ldr	r2, [sp, #20]
  4072e4:	9b06      	ldr	r3, [sp, #24]
  4072e6:	b92a      	cbnz	r2, 4072f4 <_dtoa_r+0x964>
  4072e8:	9920      	ldr	r1, [sp, #128]	; 0x80
  4072ea:	b919      	cbnz	r1, 4072f4 <_dtoa_r+0x964>
  4072ec:	9909      	ldr	r1, [sp, #36]	; 0x24
  4072ee:	2900      	cmp	r1, #0
  4072f0:	f000 8236 	beq.w	407760 <_dtoa_r+0xdd0>
  4072f4:	9902      	ldr	r1, [sp, #8]
  4072f6:	2900      	cmp	r1, #0
  4072f8:	f2c0 80e4 	blt.w	4074c4 <_dtoa_r+0xb34>
  4072fc:	d105      	bne.n	40730a <_dtoa_r+0x97a>
  4072fe:	9920      	ldr	r1, [sp, #128]	; 0x80
  407300:	b919      	cbnz	r1, 40730a <_dtoa_r+0x97a>
  407302:	9909      	ldr	r1, [sp, #36]	; 0x24
  407304:	2900      	cmp	r1, #0
  407306:	f000 80dd 	beq.w	4074c4 <_dtoa_r+0xb34>
  40730a:	2a00      	cmp	r2, #0
  40730c:	f300 814d 	bgt.w	4075aa <_dtoa_r+0xc1a>
  407310:	9a08      	ldr	r2, [sp, #32]
  407312:	703b      	strb	r3, [r7, #0]
  407314:	f107 0801 	add.w	r8, r7, #1
  407318:	4297      	cmp	r7, r2
  40731a:	4645      	mov	r5, r8
  40731c:	f000 8154 	beq.w	4075c8 <_dtoa_r+0xc38>
  407320:	4621      	mov	r1, r4
  407322:	2300      	movs	r3, #0
  407324:	220a      	movs	r2, #10
  407326:	4648      	mov	r0, r9
  407328:	f001 fb22 	bl	408970 <__multadd>
  40732c:	455e      	cmp	r6, fp
  40732e:	4604      	mov	r4, r0
  407330:	4631      	mov	r1, r6
  407332:	f04f 0300 	mov.w	r3, #0
  407336:	f04f 020a 	mov.w	r2, #10
  40733a:	4648      	mov	r0, r9
  40733c:	d00b      	beq.n	407356 <_dtoa_r+0x9c6>
  40733e:	f001 fb17 	bl	408970 <__multadd>
  407342:	4659      	mov	r1, fp
  407344:	4606      	mov	r6, r0
  407346:	2300      	movs	r3, #0
  407348:	220a      	movs	r2, #10
  40734a:	4648      	mov	r0, r9
  40734c:	f001 fb10 	bl	408970 <__multadd>
  407350:	4647      	mov	r7, r8
  407352:	4683      	mov	fp, r0
  407354:	e7a6      	b.n	4072a4 <_dtoa_r+0x914>
  407356:	f001 fb0b 	bl	408970 <__multadd>
  40735a:	4647      	mov	r7, r8
  40735c:	4606      	mov	r6, r0
  40735e:	4683      	mov	fp, r0
  407360:	e7a0      	b.n	4072a4 <_dtoa_r+0x914>
  407362:	4601      	mov	r1, r0
  407364:	4648      	mov	r0, r9
  407366:	9305      	str	r3, [sp, #20]
  407368:	f001 faf8 	bl	40895c <_Bfree>
  40736c:	2201      	movs	r2, #1
  40736e:	9b05      	ldr	r3, [sp, #20]
  407370:	e7c0      	b.n	4072f4 <_dtoa_r+0x964>
  407372:	4641      	mov	r1, r8
  407374:	4620      	mov	r0, r4
  407376:	f001 fcd3 	bl	408d20 <__mcmp>
  40737a:	2800      	cmp	r0, #0
  40737c:	f6bf ad7d 	bge.w	406e7a <_dtoa_r+0x4ea>
  407380:	4621      	mov	r1, r4
  407382:	9c04      	ldr	r4, [sp, #16]
  407384:	2300      	movs	r3, #0
  407386:	3c01      	subs	r4, #1
  407388:	220a      	movs	r2, #10
  40738a:	4648      	mov	r0, r9
  40738c:	9404      	str	r4, [sp, #16]
  40738e:	f001 faef 	bl	408970 <__multadd>
  407392:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407394:	4604      	mov	r4, r0
  407396:	2b00      	cmp	r3, #0
  407398:	f47f af60 	bne.w	40725c <_dtoa_r+0x8cc>
  40739c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40739e:	2b00      	cmp	r3, #0
  4073a0:	f340 81f6 	ble.w	407790 <_dtoa_r+0xe00>
  4073a4:	9306      	str	r3, [sp, #24]
  4073a6:	e570      	b.n	406e8a <_dtoa_r+0x4fa>
  4073a8:	9c08      	ldr	r4, [sp, #32]
  4073aa:	e51f      	b.n	406dec <_dtoa_r+0x45c>
  4073ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4073ae:	2b02      	cmp	r3, #2
  4073b0:	f77f ad67 	ble.w	406e82 <_dtoa_r+0x4f2>
  4073b4:	9b06      	ldr	r3, [sp, #24]
  4073b6:	2b00      	cmp	r3, #0
  4073b8:	f040 8179 	bne.w	4076ae <_dtoa_r+0xd1e>
  4073bc:	4641      	mov	r1, r8
  4073be:	2205      	movs	r2, #5
  4073c0:	4648      	mov	r0, r9
  4073c2:	f001 fad5 	bl	408970 <__multadd>
  4073c6:	4601      	mov	r1, r0
  4073c8:	4680      	mov	r8, r0
  4073ca:	4620      	mov	r0, r4
  4073cc:	f001 fca8 	bl	408d20 <__mcmp>
  4073d0:	2800      	cmp	r0, #0
  4073d2:	9408      	str	r4, [sp, #32]
  4073d4:	f77f af0e 	ble.w	4071f4 <_dtoa_r+0x864>
  4073d8:	9a04      	ldr	r2, [sp, #16]
  4073da:	9907      	ldr	r1, [sp, #28]
  4073dc:	2331      	movs	r3, #49	; 0x31
  4073de:	3201      	adds	r2, #1
  4073e0:	9204      	str	r2, [sp, #16]
  4073e2:	700b      	strb	r3, [r1, #0]
  4073e4:	1c4d      	adds	r5, r1, #1
  4073e6:	e709      	b.n	4071fc <_dtoa_r+0x86c>
  4073e8:	9a04      	ldr	r2, [sp, #16]
  4073ea:	3201      	adds	r2, #1
  4073ec:	9204      	str	r2, [sp, #16]
  4073ee:	9a07      	ldr	r2, [sp, #28]
  4073f0:	2331      	movs	r3, #49	; 0x31
  4073f2:	7013      	strb	r3, [r2, #0]
  4073f4:	e588      	b.n	406f08 <_dtoa_r+0x578>
  4073f6:	2301      	movs	r3, #1
  4073f8:	9309      	str	r3, [sp, #36]	; 0x24
  4073fa:	e5cd      	b.n	406f98 <_dtoa_r+0x608>
  4073fc:	f8dd 9014 	ldr.w	r9, [sp, #20]
  407400:	e491      	b.n	406d26 <_dtoa_r+0x396>
  407402:	f1ba 0f00 	cmp.w	sl, #0
  407406:	f47f ad04 	bne.w	406e12 <_dtoa_r+0x482>
  40740a:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40740e:	2b00      	cmp	r3, #0
  407410:	f040 813f 	bne.w	407692 <_dtoa_r+0xd02>
  407414:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  407418:	0d3f      	lsrs	r7, r7, #20
  40741a:	053f      	lsls	r7, r7, #20
  40741c:	b137      	cbz	r7, 40742c <_dtoa_r+0xa9c>
  40741e:	9b05      	ldr	r3, [sp, #20]
  407420:	3301      	adds	r3, #1
  407422:	9305      	str	r3, [sp, #20]
  407424:	9b02      	ldr	r3, [sp, #8]
  407426:	3301      	adds	r3, #1
  407428:	9302      	str	r3, [sp, #8]
  40742a:	2701      	movs	r7, #1
  40742c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40742e:	2001      	movs	r0, #1
  407430:	2b00      	cmp	r3, #0
  407432:	f43f acf8 	beq.w	406e26 <_dtoa_r+0x496>
  407436:	e4ed      	b.n	406e14 <_dtoa_r+0x484>
  407438:	4640      	mov	r0, r8
  40743a:	f7fc f953 	bl	4036e4 <__aeabi_i2d>
  40743e:	4632      	mov	r2, r6
  407440:	463b      	mov	r3, r7
  407442:	f7fc f9b5 	bl	4037b0 <__aeabi_dmul>
  407446:	2200      	movs	r2, #0
  407448:	4bbf      	ldr	r3, [pc, #764]	; (407748 <_dtoa_r+0xdb8>)
  40744a:	f7fb ffff 	bl	40344c <__adddf3>
  40744e:	4604      	mov	r4, r0
  407450:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  407454:	4630      	mov	r0, r6
  407456:	4639      	mov	r1, r7
  407458:	2200      	movs	r2, #0
  40745a:	4bbc      	ldr	r3, [pc, #752]	; (40774c <_dtoa_r+0xdbc>)
  40745c:	f7fb fff4 	bl	403448 <__aeabi_dsub>
  407460:	4622      	mov	r2, r4
  407462:	462b      	mov	r3, r5
  407464:	4606      	mov	r6, r0
  407466:	460f      	mov	r7, r1
  407468:	f7fc fc32 	bl	403cd0 <__aeabi_dcmpgt>
  40746c:	4680      	mov	r8, r0
  40746e:	2800      	cmp	r0, #0
  407470:	f040 8105 	bne.w	40767e <_dtoa_r+0xcee>
  407474:	4622      	mov	r2, r4
  407476:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
  40747a:	4630      	mov	r0, r6
  40747c:	4639      	mov	r1, r7
  40747e:	f7fc fc09 	bl	403c94 <__aeabi_dcmplt>
  407482:	b108      	cbz	r0, 407488 <_dtoa_r+0xaf8>
  407484:	4646      	mov	r6, r8
  407486:	e6b5      	b.n	4071f4 <_dtoa_r+0x864>
  407488:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  40748c:	f7ff bb89 	b.w	406ba2 <_dtoa_r+0x212>
  407490:	9807      	ldr	r0, [sp, #28]
  407492:	f7ff baae 	b.w	4069f2 <_dtoa_r+0x62>
  407496:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  407498:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40749a:	970a      	str	r7, [sp, #40]	; 0x28
  40749c:	1afb      	subs	r3, r7, r3
  40749e:	441a      	add	r2, r3
  4074a0:	920b      	str	r2, [sp, #44]	; 0x2c
  4074a2:	2700      	movs	r7, #0
  4074a4:	e461      	b.n	406d6a <_dtoa_r+0x3da>
  4074a6:	e9dd ab0e 	ldrd	sl, fp, [sp, #56]	; 0x38
  4074aa:	f04f 0802 	mov.w	r8, #2
  4074ae:	e5bb      	b.n	407028 <_dtoa_r+0x698>
  4074b0:	461c      	mov	r4, r3
  4074b2:	2100      	movs	r1, #0
  4074b4:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
  4074b8:	e58a      	b.n	406fd0 <_dtoa_r+0x640>
  4074ba:	2401      	movs	r4, #1
  4074bc:	9421      	str	r4, [sp, #132]	; 0x84
  4074be:	940d      	str	r4, [sp, #52]	; 0x34
  4074c0:	9406      	str	r4, [sp, #24]
  4074c2:	e7f6      	b.n	4074b2 <_dtoa_r+0xb22>
  4074c4:	2a00      	cmp	r2, #0
  4074c6:	46d0      	mov	r8, sl
  4074c8:	f8cd b014 	str.w	fp, [sp, #20]
  4074cc:	469a      	mov	sl, r3
  4074ce:	dd11      	ble.n	4074f4 <_dtoa_r+0xb64>
  4074d0:	4621      	mov	r1, r4
  4074d2:	2201      	movs	r2, #1
  4074d4:	4648      	mov	r0, r9
  4074d6:	f001 fbcb 	bl	408c70 <__lshift>
  4074da:	4641      	mov	r1, r8
  4074dc:	4604      	mov	r4, r0
  4074de:	f001 fc1f 	bl	408d20 <__mcmp>
  4074e2:	2800      	cmp	r0, #0
  4074e4:	f340 8149 	ble.w	40777a <_dtoa_r+0xdea>
  4074e8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4074ec:	f000 8106 	beq.w	4076fc <_dtoa_r+0xd6c>
  4074f0:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  4074f4:	46b3      	mov	fp, r6
  4074f6:	f887 a000 	strb.w	sl, [r7]
  4074fa:	1c7d      	adds	r5, r7, #1
  4074fc:	9e05      	ldr	r6, [sp, #20]
  4074fe:	9408      	str	r4, [sp, #32]
  407500:	e502      	b.n	406f08 <_dtoa_r+0x578>
  407502:	d104      	bne.n	40750e <_dtoa_r+0xb7e>
  407504:	f01a 0f01 	tst.w	sl, #1
  407508:	d001      	beq.n	40750e <_dtoa_r+0xb7e>
  40750a:	e4ed      	b.n	406ee8 <_dtoa_r+0x558>
  40750c:	4615      	mov	r5, r2
  40750e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  407512:	2b30      	cmp	r3, #48	; 0x30
  407514:	f105 32ff 	add.w	r2, r5, #4294967295
  407518:	d0f8      	beq.n	40750c <_dtoa_r+0xb7c>
  40751a:	e4f5      	b.n	406f08 <_dtoa_r+0x578>
  40751c:	9b04      	ldr	r3, [sp, #16]
  40751e:	425c      	negs	r4, r3
  407520:	2c00      	cmp	r4, #0
  407522:	f000 80bf 	beq.w	4076a4 <_dtoa_r+0xd14>
  407526:	4b8a      	ldr	r3, [pc, #552]	; (407750 <_dtoa_r+0xdc0>)
  407528:	f004 020f 	and.w	r2, r4, #15
  40752c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407530:	e9d3 2300 	ldrd	r2, r3, [r3]
  407534:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  407538:	f7fc f93a 	bl	4037b0 <__aeabi_dmul>
  40753c:	1124      	asrs	r4, r4, #4
  40753e:	4606      	mov	r6, r0
  407540:	460f      	mov	r7, r1
  407542:	f000 812a 	beq.w	40779a <_dtoa_r+0xe0a>
  407546:	4d83      	ldr	r5, [pc, #524]	; (407754 <_dtoa_r+0xdc4>)
  407548:	f04f 0802 	mov.w	r8, #2
  40754c:	07e2      	lsls	r2, r4, #31
  40754e:	d509      	bpl.n	407564 <_dtoa_r+0xbd4>
  407550:	4630      	mov	r0, r6
  407552:	4639      	mov	r1, r7
  407554:	e9d5 2300 	ldrd	r2, r3, [r5]
  407558:	f7fc f92a 	bl	4037b0 <__aeabi_dmul>
  40755c:	f108 0801 	add.w	r8, r8, #1
  407560:	4606      	mov	r6, r0
  407562:	460f      	mov	r7, r1
  407564:	1064      	asrs	r4, r4, #1
  407566:	f105 0508 	add.w	r5, r5, #8
  40756a:	d1ef      	bne.n	40754c <_dtoa_r+0xbbc>
  40756c:	e576      	b.n	40705c <_dtoa_r+0x6cc>
  40756e:	9907      	ldr	r1, [sp, #28]
  407570:	2230      	movs	r2, #48	; 0x30
  407572:	700a      	strb	r2, [r1, #0]
  407574:	9a04      	ldr	r2, [sp, #16]
  407576:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  40757a:	3201      	adds	r2, #1
  40757c:	9204      	str	r2, [sp, #16]
  40757e:	f7ff bbd0 	b.w	406d22 <_dtoa_r+0x392>
  407582:	6871      	ldr	r1, [r6, #4]
  407584:	4648      	mov	r0, r9
  407586:	f001 f9c3 	bl	408910 <_Balloc>
  40758a:	6933      	ldr	r3, [r6, #16]
  40758c:	1c9a      	adds	r2, r3, #2
  40758e:	4605      	mov	r5, r0
  407590:	0092      	lsls	r2, r2, #2
  407592:	f106 010c 	add.w	r1, r6, #12
  407596:	300c      	adds	r0, #12
  407598:	f7fc fc74 	bl	403e84 <memcpy>
  40759c:	4629      	mov	r1, r5
  40759e:	2201      	movs	r2, #1
  4075a0:	4648      	mov	r0, r9
  4075a2:	f001 fb65 	bl	408c70 <__lshift>
  4075a6:	9005      	str	r0, [sp, #20]
  4075a8:	e670      	b.n	40728c <_dtoa_r+0x8fc>
  4075aa:	2b39      	cmp	r3, #57	; 0x39
  4075ac:	f8cd b014 	str.w	fp, [sp, #20]
  4075b0:	46d0      	mov	r8, sl
  4075b2:	f000 80a3 	beq.w	4076fc <_dtoa_r+0xd6c>
  4075b6:	f103 0a01 	add.w	sl, r3, #1
  4075ba:	46b3      	mov	fp, r6
  4075bc:	f887 a000 	strb.w	sl, [r7]
  4075c0:	1c7d      	adds	r5, r7, #1
  4075c2:	9e05      	ldr	r6, [sp, #20]
  4075c4:	9408      	str	r4, [sp, #32]
  4075c6:	e49f      	b.n	406f08 <_dtoa_r+0x578>
  4075c8:	465a      	mov	r2, fp
  4075ca:	46d0      	mov	r8, sl
  4075cc:	46b3      	mov	fp, r6
  4075ce:	469a      	mov	sl, r3
  4075d0:	4616      	mov	r6, r2
  4075d2:	e47d      	b.n	406ed0 <_dtoa_r+0x540>
  4075d4:	495e      	ldr	r1, [pc, #376]	; (407750 <_dtoa_r+0xdc0>)
  4075d6:	f108 3aff 	add.w	sl, r8, #4294967295
  4075da:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
  4075de:	4622      	mov	r2, r4
  4075e0:	462b      	mov	r3, r5
  4075e2:	e9d1 0100 	ldrd	r0, r1, [r1]
  4075e6:	f7fc f8e3 	bl	4037b0 <__aeabi_dmul>
  4075ea:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4075ee:	4639      	mov	r1, r7
  4075f0:	4630      	mov	r0, r6
  4075f2:	f7fc fb8d 	bl	403d10 <__aeabi_d2iz>
  4075f6:	4604      	mov	r4, r0
  4075f8:	f7fc f874 	bl	4036e4 <__aeabi_i2d>
  4075fc:	4602      	mov	r2, r0
  4075fe:	460b      	mov	r3, r1
  407600:	4630      	mov	r0, r6
  407602:	4639      	mov	r1, r7
  407604:	f7fb ff20 	bl	403448 <__aeabi_dsub>
  407608:	9a07      	ldr	r2, [sp, #28]
  40760a:	3430      	adds	r4, #48	; 0x30
  40760c:	f1b8 0f01 	cmp.w	r8, #1
  407610:	4606      	mov	r6, r0
  407612:	460f      	mov	r7, r1
  407614:	7014      	strb	r4, [r2, #0]
  407616:	f102 0501 	add.w	r5, r2, #1
  40761a:	d01e      	beq.n	40765a <_dtoa_r+0xcca>
  40761c:	9b07      	ldr	r3, [sp, #28]
  40761e:	eb03 0b08 	add.w	fp, r3, r8
  407622:	46a8      	mov	r8, r5
  407624:	2200      	movs	r2, #0
  407626:	4b4c      	ldr	r3, [pc, #304]	; (407758 <_dtoa_r+0xdc8>)
  407628:	4630      	mov	r0, r6
  40762a:	4639      	mov	r1, r7
  40762c:	f7fc f8c0 	bl	4037b0 <__aeabi_dmul>
  407630:	460f      	mov	r7, r1
  407632:	4606      	mov	r6, r0
  407634:	f7fc fb6c 	bl	403d10 <__aeabi_d2iz>
  407638:	4604      	mov	r4, r0
  40763a:	f7fc f853 	bl	4036e4 <__aeabi_i2d>
  40763e:	3430      	adds	r4, #48	; 0x30
  407640:	4602      	mov	r2, r0
  407642:	460b      	mov	r3, r1
  407644:	4630      	mov	r0, r6
  407646:	4639      	mov	r1, r7
  407648:	f7fb fefe 	bl	403448 <__aeabi_dsub>
  40764c:	f808 4b01 	strb.w	r4, [r8], #1
  407650:	45c3      	cmp	fp, r8
  407652:	4606      	mov	r6, r0
  407654:	460f      	mov	r7, r1
  407656:	d1e5      	bne.n	407624 <_dtoa_r+0xc94>
  407658:	4455      	add	r5, sl
  40765a:	2200      	movs	r2, #0
  40765c:	4b3f      	ldr	r3, [pc, #252]	; (40775c <_dtoa_r+0xdcc>)
  40765e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  407662:	f7fb fef3 	bl	40344c <__adddf3>
  407666:	4632      	mov	r2, r6
  407668:	463b      	mov	r3, r7
  40766a:	f7fc fb13 	bl	403c94 <__aeabi_dcmplt>
  40766e:	2800      	cmp	r0, #0
  407670:	d04c      	beq.n	40770c <_dtoa_r+0xd7c>
  407672:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407674:	9304      	str	r3, [sp, #16]
  407676:	f815 4c01 	ldrb.w	r4, [r5, #-1]
  40767a:	f7ff bb46 	b.w	406d0a <_dtoa_r+0x37a>
  40767e:	f04f 0800 	mov.w	r8, #0
  407682:	4646      	mov	r6, r8
  407684:	e6a8      	b.n	4073d8 <_dtoa_r+0xa48>
  407686:	9b05      	ldr	r3, [sp, #20]
  407688:	9a06      	ldr	r2, [sp, #24]
  40768a:	1a9d      	subs	r5, r3, r2
  40768c:	2300      	movs	r3, #0
  40768e:	f7ff bb72 	b.w	406d76 <_dtoa_r+0x3e6>
  407692:	2700      	movs	r7, #0
  407694:	e6ca      	b.n	40742c <_dtoa_r+0xa9c>
  407696:	9b14      	ldr	r3, [sp, #80]	; 0x50
  407698:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40769a:	9d05      	ldr	r5, [sp, #20]
  40769c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4076a0:	f7ff bb69 	b.w	406d76 <_dtoa_r+0x3e6>
  4076a4:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	; 0x38
  4076a8:	f04f 0802 	mov.w	r8, #2
  4076ac:	e4d6      	b.n	40705c <_dtoa_r+0x6cc>
  4076ae:	9408      	str	r4, [sp, #32]
  4076b0:	e5a0      	b.n	4071f4 <_dtoa_r+0x864>
  4076b2:	9b06      	ldr	r3, [sp, #24]
  4076b4:	2b00      	cmp	r3, #0
  4076b6:	f43f aebf 	beq.w	407438 <_dtoa_r+0xaa8>
  4076ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4076bc:	2b00      	cmp	r3, #0
  4076be:	f77f aee3 	ble.w	407488 <_dtoa_r+0xaf8>
  4076c2:	2200      	movs	r2, #0
  4076c4:	4b24      	ldr	r3, [pc, #144]	; (407758 <_dtoa_r+0xdc8>)
  4076c6:	4630      	mov	r0, r6
  4076c8:	4639      	mov	r1, r7
  4076ca:	f7fc f871 	bl	4037b0 <__aeabi_dmul>
  4076ce:	4606      	mov	r6, r0
  4076d0:	460f      	mov	r7, r1
  4076d2:	f108 0001 	add.w	r0, r8, #1
  4076d6:	f7fc f805 	bl	4036e4 <__aeabi_i2d>
  4076da:	4632      	mov	r2, r6
  4076dc:	463b      	mov	r3, r7
  4076de:	f7fc f867 	bl	4037b0 <__aeabi_dmul>
  4076e2:	2200      	movs	r2, #0
  4076e4:	4b18      	ldr	r3, [pc, #96]	; (407748 <_dtoa_r+0xdb8>)
  4076e6:	f7fb feb1 	bl	40344c <__adddf3>
  4076ea:	9a04      	ldr	r2, [sp, #16]
  4076ec:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4076f0:	3a01      	subs	r2, #1
  4076f2:	4604      	mov	r4, r0
  4076f4:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
  4076f8:	9211      	str	r2, [sp, #68]	; 0x44
  4076fa:	e4d0      	b.n	40709e <_dtoa_r+0x70e>
  4076fc:	2239      	movs	r2, #57	; 0x39
  4076fe:	46b3      	mov	fp, r6
  407700:	9408      	str	r4, [sp, #32]
  407702:	9e05      	ldr	r6, [sp, #20]
  407704:	703a      	strb	r2, [r7, #0]
  407706:	1c7d      	adds	r5, r7, #1
  407708:	f7ff bbf0 	b.w	406eec <_dtoa_r+0x55c>
  40770c:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  407710:	2000      	movs	r0, #0
  407712:	4912      	ldr	r1, [pc, #72]	; (40775c <_dtoa_r+0xdcc>)
  407714:	f7fb fe98 	bl	403448 <__aeabi_dsub>
  407718:	4632      	mov	r2, r6
  40771a:	463b      	mov	r3, r7
  40771c:	f7fc fad8 	bl	403cd0 <__aeabi_dcmpgt>
  407720:	b908      	cbnz	r0, 407726 <_dtoa_r+0xd96>
  407722:	e6b1      	b.n	407488 <_dtoa_r+0xaf8>
  407724:	4615      	mov	r5, r2
  407726:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40772a:	2b30      	cmp	r3, #48	; 0x30
  40772c:	f105 32ff 	add.w	r2, r5, #4294967295
  407730:	d0f8      	beq.n	407724 <_dtoa_r+0xd94>
  407732:	e530      	b.n	407196 <_dtoa_r+0x806>
  407734:	9b11      	ldr	r3, [sp, #68]	; 0x44
  407736:	9304      	str	r3, [sp, #16]
  407738:	f7ff bae7 	b.w	406d0a <_dtoa_r+0x37a>
  40773c:	f1ba 0f00 	cmp.w	sl, #0
  407740:	f47f ad7a 	bne.w	407238 <_dtoa_r+0x8a8>
  407744:	e661      	b.n	40740a <_dtoa_r+0xa7a>
  407746:	bf00      	nop
  407748:	401c0000 	.word	0x401c0000
  40774c:	40140000 	.word	0x40140000
  407750:	00409e58 	.word	0x00409e58
  407754:	00409f20 	.word	0x00409f20
  407758:	40240000 	.word	0x40240000
  40775c:	3fe00000 	.word	0x3fe00000
  407760:	2b39      	cmp	r3, #57	; 0x39
  407762:	f8cd b014 	str.w	fp, [sp, #20]
  407766:	46d0      	mov	r8, sl
  407768:	f8dd b008 	ldr.w	fp, [sp, #8]
  40776c:	469a      	mov	sl, r3
  40776e:	d0c5      	beq.n	4076fc <_dtoa_r+0xd6c>
  407770:	f1bb 0f00 	cmp.w	fp, #0
  407774:	f73f aebc 	bgt.w	4074f0 <_dtoa_r+0xb60>
  407778:	e6bc      	b.n	4074f4 <_dtoa_r+0xb64>
  40777a:	f47f aebb 	bne.w	4074f4 <_dtoa_r+0xb64>
  40777e:	f01a 0f01 	tst.w	sl, #1
  407782:	f43f aeb7 	beq.w	4074f4 <_dtoa_r+0xb64>
  407786:	e6af      	b.n	4074e8 <_dtoa_r+0xb58>
  407788:	f04f 0800 	mov.w	r8, #0
  40778c:	4646      	mov	r6, r8
  40778e:	e531      	b.n	4071f4 <_dtoa_r+0x864>
  407790:	9b20      	ldr	r3, [sp, #128]	; 0x80
  407792:	2b02      	cmp	r3, #2
  407794:	dc21      	bgt.n	4077da <_dtoa_r+0xe4a>
  407796:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  407798:	e604      	b.n	4073a4 <_dtoa_r+0xa14>
  40779a:	f04f 0802 	mov.w	r8, #2
  40779e:	e45d      	b.n	40705c <_dtoa_r+0x6cc>
  4077a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  4077a2:	2b02      	cmp	r3, #2
  4077a4:	dc19      	bgt.n	4077da <_dtoa_r+0xe4a>
  4077a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4077a8:	e563      	b.n	407272 <_dtoa_r+0x8e2>
  4077aa:	2400      	movs	r4, #0
  4077ac:	f8c9 4044 	str.w	r4, [r9, #68]	; 0x44
  4077b0:	4621      	mov	r1, r4
  4077b2:	4648      	mov	r0, r9
  4077b4:	f001 f8ac 	bl	408910 <_Balloc>
  4077b8:	f04f 33ff 	mov.w	r3, #4294967295
  4077bc:	9306      	str	r3, [sp, #24]
  4077be:	930d      	str	r3, [sp, #52]	; 0x34
  4077c0:	2301      	movs	r3, #1
  4077c2:	9007      	str	r0, [sp, #28]
  4077c4:	9421      	str	r4, [sp, #132]	; 0x84
  4077c6:	f8c9 0040 	str.w	r0, [r9, #64]	; 0x40
  4077ca:	9309      	str	r3, [sp, #36]	; 0x24
  4077cc:	f7ff b9e9 	b.w	406ba2 <_dtoa_r+0x212>
  4077d0:	f43f ab3d 	beq.w	406e4e <_dtoa_r+0x4be>
  4077d4:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  4077d8:	e522      	b.n	407220 <_dtoa_r+0x890>
  4077da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4077dc:	9306      	str	r3, [sp, #24]
  4077de:	e5e9      	b.n	4073b4 <_dtoa_r+0xa24>
  4077e0:	2501      	movs	r5, #1
  4077e2:	f7ff b9a8 	b.w	406b36 <_dtoa_r+0x1a6>
  4077e6:	bf00      	nop

004077e8 <__sflush_r>:
  4077e8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4077ec:	b29a      	uxth	r2, r3
  4077ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4077f2:	460d      	mov	r5, r1
  4077f4:	0711      	lsls	r1, r2, #28
  4077f6:	4680      	mov	r8, r0
  4077f8:	d43c      	bmi.n	407874 <__sflush_r+0x8c>
  4077fa:	686a      	ldr	r2, [r5, #4]
  4077fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  407800:	2a00      	cmp	r2, #0
  407802:	81ab      	strh	r3, [r5, #12]
  407804:	dd73      	ble.n	4078ee <__sflush_r+0x106>
  407806:	6aac      	ldr	r4, [r5, #40]	; 0x28
  407808:	2c00      	cmp	r4, #0
  40780a:	d04b      	beq.n	4078a4 <__sflush_r+0xbc>
  40780c:	b29b      	uxth	r3, r3
  40780e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  407812:	2100      	movs	r1, #0
  407814:	b292      	uxth	r2, r2
  407816:	f8d8 6000 	ldr.w	r6, [r8]
  40781a:	f8c8 1000 	str.w	r1, [r8]
  40781e:	2a00      	cmp	r2, #0
  407820:	d069      	beq.n	4078f6 <__sflush_r+0x10e>
  407822:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  407824:	075f      	lsls	r7, r3, #29
  407826:	d505      	bpl.n	407834 <__sflush_r+0x4c>
  407828:	6869      	ldr	r1, [r5, #4]
  40782a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40782c:	1a52      	subs	r2, r2, r1
  40782e:	b10b      	cbz	r3, 407834 <__sflush_r+0x4c>
  407830:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  407832:	1ad2      	subs	r2, r2, r3
  407834:	2300      	movs	r3, #0
  407836:	69e9      	ldr	r1, [r5, #28]
  407838:	4640      	mov	r0, r8
  40783a:	47a0      	blx	r4
  40783c:	1c44      	adds	r4, r0, #1
  40783e:	d03c      	beq.n	4078ba <__sflush_r+0xd2>
  407840:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  407844:	692a      	ldr	r2, [r5, #16]
  407846:	602a      	str	r2, [r5, #0]
  407848:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40784c:	2200      	movs	r2, #0
  40784e:	81ab      	strh	r3, [r5, #12]
  407850:	04db      	lsls	r3, r3, #19
  407852:	606a      	str	r2, [r5, #4]
  407854:	d449      	bmi.n	4078ea <__sflush_r+0x102>
  407856:	6b29      	ldr	r1, [r5, #48]	; 0x30
  407858:	f8c8 6000 	str.w	r6, [r8]
  40785c:	b311      	cbz	r1, 4078a4 <__sflush_r+0xbc>
  40785e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  407862:	4299      	cmp	r1, r3
  407864:	d002      	beq.n	40786c <__sflush_r+0x84>
  407866:	4640      	mov	r0, r8
  407868:	f000 f9c0 	bl	407bec <_free_r>
  40786c:	2000      	movs	r0, #0
  40786e:	6328      	str	r0, [r5, #48]	; 0x30
  407870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407874:	692e      	ldr	r6, [r5, #16]
  407876:	b1ae      	cbz	r6, 4078a4 <__sflush_r+0xbc>
  407878:	682c      	ldr	r4, [r5, #0]
  40787a:	602e      	str	r6, [r5, #0]
  40787c:	0790      	lsls	r0, r2, #30
  40787e:	bf0c      	ite	eq
  407880:	696b      	ldreq	r3, [r5, #20]
  407882:	2300      	movne	r3, #0
  407884:	1ba4      	subs	r4, r4, r6
  407886:	60ab      	str	r3, [r5, #8]
  407888:	e00a      	b.n	4078a0 <__sflush_r+0xb8>
  40788a:	4623      	mov	r3, r4
  40788c:	4632      	mov	r2, r6
  40788e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  407890:	69e9      	ldr	r1, [r5, #28]
  407892:	4640      	mov	r0, r8
  407894:	47b8      	blx	r7
  407896:	2800      	cmp	r0, #0
  407898:	eba4 0400 	sub.w	r4, r4, r0
  40789c:	4406      	add	r6, r0
  40789e:	dd04      	ble.n	4078aa <__sflush_r+0xc2>
  4078a0:	2c00      	cmp	r4, #0
  4078a2:	dcf2      	bgt.n	40788a <__sflush_r+0xa2>
  4078a4:	2000      	movs	r0, #0
  4078a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4078aa:	89ab      	ldrh	r3, [r5, #12]
  4078ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4078b0:	81ab      	strh	r3, [r5, #12]
  4078b2:	f04f 30ff 	mov.w	r0, #4294967295
  4078b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4078ba:	f8d8 2000 	ldr.w	r2, [r8]
  4078be:	2a1d      	cmp	r2, #29
  4078c0:	d8f3      	bhi.n	4078aa <__sflush_r+0xc2>
  4078c2:	4b1a      	ldr	r3, [pc, #104]	; (40792c <__sflush_r+0x144>)
  4078c4:	40d3      	lsrs	r3, r2
  4078c6:	f003 0301 	and.w	r3, r3, #1
  4078ca:	f083 0401 	eor.w	r4, r3, #1
  4078ce:	2b00      	cmp	r3, #0
  4078d0:	d0eb      	beq.n	4078aa <__sflush_r+0xc2>
  4078d2:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4078d6:	6929      	ldr	r1, [r5, #16]
  4078d8:	6029      	str	r1, [r5, #0]
  4078da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4078de:	04d9      	lsls	r1, r3, #19
  4078e0:	606c      	str	r4, [r5, #4]
  4078e2:	81ab      	strh	r3, [r5, #12]
  4078e4:	d5b7      	bpl.n	407856 <__sflush_r+0x6e>
  4078e6:	2a00      	cmp	r2, #0
  4078e8:	d1b5      	bne.n	407856 <__sflush_r+0x6e>
  4078ea:	6528      	str	r0, [r5, #80]	; 0x50
  4078ec:	e7b3      	b.n	407856 <__sflush_r+0x6e>
  4078ee:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4078f0:	2a00      	cmp	r2, #0
  4078f2:	dc88      	bgt.n	407806 <__sflush_r+0x1e>
  4078f4:	e7d6      	b.n	4078a4 <__sflush_r+0xbc>
  4078f6:	2301      	movs	r3, #1
  4078f8:	69e9      	ldr	r1, [r5, #28]
  4078fa:	4640      	mov	r0, r8
  4078fc:	47a0      	blx	r4
  4078fe:	1c43      	adds	r3, r0, #1
  407900:	4602      	mov	r2, r0
  407902:	d002      	beq.n	40790a <__sflush_r+0x122>
  407904:	89ab      	ldrh	r3, [r5, #12]
  407906:	6aac      	ldr	r4, [r5, #40]	; 0x28
  407908:	e78c      	b.n	407824 <__sflush_r+0x3c>
  40790a:	f8d8 3000 	ldr.w	r3, [r8]
  40790e:	2b00      	cmp	r3, #0
  407910:	d0f8      	beq.n	407904 <__sflush_r+0x11c>
  407912:	2b1d      	cmp	r3, #29
  407914:	d001      	beq.n	40791a <__sflush_r+0x132>
  407916:	2b16      	cmp	r3, #22
  407918:	d102      	bne.n	407920 <__sflush_r+0x138>
  40791a:	f8c8 6000 	str.w	r6, [r8]
  40791e:	e7c1      	b.n	4078a4 <__sflush_r+0xbc>
  407920:	89ab      	ldrh	r3, [r5, #12]
  407922:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407926:	81ab      	strh	r3, [r5, #12]
  407928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40792c:	20400001 	.word	0x20400001

00407930 <_fflush_r>:
  407930:	b510      	push	{r4, lr}
  407932:	4604      	mov	r4, r0
  407934:	b082      	sub	sp, #8
  407936:	b108      	cbz	r0, 40793c <_fflush_r+0xc>
  407938:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40793a:	b153      	cbz	r3, 407952 <_fflush_r+0x22>
  40793c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  407940:	b908      	cbnz	r0, 407946 <_fflush_r+0x16>
  407942:	b002      	add	sp, #8
  407944:	bd10      	pop	{r4, pc}
  407946:	4620      	mov	r0, r4
  407948:	b002      	add	sp, #8
  40794a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40794e:	f7ff bf4b 	b.w	4077e8 <__sflush_r>
  407952:	9101      	str	r1, [sp, #4]
  407954:	f000 f880 	bl	407a58 <__sinit>
  407958:	9901      	ldr	r1, [sp, #4]
  40795a:	e7ef      	b.n	40793c <_fflush_r+0xc>

0040795c <_cleanup_r>:
  40795c:	4901      	ldr	r1, [pc, #4]	; (407964 <_cleanup_r+0x8>)
  40795e:	f000 bbaf 	b.w	4080c0 <_fwalk_reent>
  407962:	bf00      	nop
  407964:	0040980d 	.word	0x0040980d

00407968 <__sinit.part.1>:
  407968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40796c:	4b35      	ldr	r3, [pc, #212]	; (407a44 <__sinit.part.1+0xdc>)
  40796e:	6845      	ldr	r5, [r0, #4]
  407970:	63c3      	str	r3, [r0, #60]	; 0x3c
  407972:	2400      	movs	r4, #0
  407974:	4607      	mov	r7, r0
  407976:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  40797a:	2304      	movs	r3, #4
  40797c:	2103      	movs	r1, #3
  40797e:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  407982:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  407986:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40798a:	b083      	sub	sp, #12
  40798c:	602c      	str	r4, [r5, #0]
  40798e:	606c      	str	r4, [r5, #4]
  407990:	60ac      	str	r4, [r5, #8]
  407992:	666c      	str	r4, [r5, #100]	; 0x64
  407994:	81ec      	strh	r4, [r5, #14]
  407996:	612c      	str	r4, [r5, #16]
  407998:	616c      	str	r4, [r5, #20]
  40799a:	61ac      	str	r4, [r5, #24]
  40799c:	81ab      	strh	r3, [r5, #12]
  40799e:	4621      	mov	r1, r4
  4079a0:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4079a4:	2208      	movs	r2, #8
  4079a6:	f7fc fb07 	bl	403fb8 <memset>
  4079aa:	68be      	ldr	r6, [r7, #8]
  4079ac:	f8df b098 	ldr.w	fp, [pc, #152]	; 407a48 <__sinit.part.1+0xe0>
  4079b0:	f8df a098 	ldr.w	sl, [pc, #152]	; 407a4c <__sinit.part.1+0xe4>
  4079b4:	f8df 9098 	ldr.w	r9, [pc, #152]	; 407a50 <__sinit.part.1+0xe8>
  4079b8:	f8df 8098 	ldr.w	r8, [pc, #152]	; 407a54 <__sinit.part.1+0xec>
  4079bc:	f8c5 b020 	str.w	fp, [r5, #32]
  4079c0:	2301      	movs	r3, #1
  4079c2:	2209      	movs	r2, #9
  4079c4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4079c8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4079cc:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4079d0:	61ed      	str	r5, [r5, #28]
  4079d2:	4621      	mov	r1, r4
  4079d4:	81f3      	strh	r3, [r6, #14]
  4079d6:	81b2      	strh	r2, [r6, #12]
  4079d8:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4079dc:	6034      	str	r4, [r6, #0]
  4079de:	6074      	str	r4, [r6, #4]
  4079e0:	60b4      	str	r4, [r6, #8]
  4079e2:	6674      	str	r4, [r6, #100]	; 0x64
  4079e4:	6134      	str	r4, [r6, #16]
  4079e6:	6174      	str	r4, [r6, #20]
  4079e8:	61b4      	str	r4, [r6, #24]
  4079ea:	2208      	movs	r2, #8
  4079ec:	9301      	str	r3, [sp, #4]
  4079ee:	f7fc fae3 	bl	403fb8 <memset>
  4079f2:	68fd      	ldr	r5, [r7, #12]
  4079f4:	61f6      	str	r6, [r6, #28]
  4079f6:	2012      	movs	r0, #18
  4079f8:	2202      	movs	r2, #2
  4079fa:	f8c6 b020 	str.w	fp, [r6, #32]
  4079fe:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  407a02:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  407a06:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  407a0a:	4621      	mov	r1, r4
  407a0c:	81a8      	strh	r0, [r5, #12]
  407a0e:	81ea      	strh	r2, [r5, #14]
  407a10:	602c      	str	r4, [r5, #0]
  407a12:	606c      	str	r4, [r5, #4]
  407a14:	60ac      	str	r4, [r5, #8]
  407a16:	666c      	str	r4, [r5, #100]	; 0x64
  407a18:	612c      	str	r4, [r5, #16]
  407a1a:	616c      	str	r4, [r5, #20]
  407a1c:	61ac      	str	r4, [r5, #24]
  407a1e:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  407a22:	2208      	movs	r2, #8
  407a24:	f7fc fac8 	bl	403fb8 <memset>
  407a28:	9b01      	ldr	r3, [sp, #4]
  407a2a:	61ed      	str	r5, [r5, #28]
  407a2c:	f8c5 b020 	str.w	fp, [r5, #32]
  407a30:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  407a34:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  407a38:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  407a3c:	63bb      	str	r3, [r7, #56]	; 0x38
  407a3e:	b003      	add	sp, #12
  407a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407a44:	0040795d 	.word	0x0040795d
  407a48:	00409331 	.word	0x00409331
  407a4c:	00409355 	.word	0x00409355
  407a50:	00409391 	.word	0x00409391
  407a54:	004093b1 	.word	0x004093b1

00407a58 <__sinit>:
  407a58:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407a5a:	b103      	cbz	r3, 407a5e <__sinit+0x6>
  407a5c:	4770      	bx	lr
  407a5e:	f7ff bf83 	b.w	407968 <__sinit.part.1>
  407a62:	bf00      	nop

00407a64 <__sfp_lock_acquire>:
  407a64:	4770      	bx	lr
  407a66:	bf00      	nop

00407a68 <__sfp_lock_release>:
  407a68:	4770      	bx	lr
  407a6a:	bf00      	nop

00407a6c <__libc_fini_array>:
  407a6c:	b538      	push	{r3, r4, r5, lr}
  407a6e:	4d07      	ldr	r5, [pc, #28]	; (407a8c <__libc_fini_array+0x20>)
  407a70:	4c07      	ldr	r4, [pc, #28]	; (407a90 <__libc_fini_array+0x24>)
  407a72:	1b2c      	subs	r4, r5, r4
  407a74:	10a4      	asrs	r4, r4, #2
  407a76:	d005      	beq.n	407a84 <__libc_fini_array+0x18>
  407a78:	3c01      	subs	r4, #1
  407a7a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  407a7e:	4798      	blx	r3
  407a80:	2c00      	cmp	r4, #0
  407a82:	d1f9      	bne.n	407a78 <__libc_fini_array+0xc>
  407a84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  407a88:	f002 ba6e 	b.w	409f68 <_fini>
  407a8c:	00409f78 	.word	0x00409f78
  407a90:	00409f74 	.word	0x00409f74

00407a94 <__fputwc>:
  407a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407a98:	b082      	sub	sp, #8
  407a9a:	4680      	mov	r8, r0
  407a9c:	4689      	mov	r9, r1
  407a9e:	4614      	mov	r4, r2
  407aa0:	f000 fb3c 	bl	40811c <__locale_mb_cur_max>
  407aa4:	2801      	cmp	r0, #1
  407aa6:	d033      	beq.n	407b10 <__fputwc+0x7c>
  407aa8:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  407aac:	464a      	mov	r2, r9
  407aae:	a901      	add	r1, sp, #4
  407ab0:	4640      	mov	r0, r8
  407ab2:	f001 fdc9 	bl	409648 <_wcrtomb_r>
  407ab6:	f1b0 3fff 	cmp.w	r0, #4294967295
  407aba:	4682      	mov	sl, r0
  407abc:	d021      	beq.n	407b02 <__fputwc+0x6e>
  407abe:	b388      	cbz	r0, 407b24 <__fputwc+0x90>
  407ac0:	f89d 6004 	ldrb.w	r6, [sp, #4]
  407ac4:	2500      	movs	r5, #0
  407ac6:	e008      	b.n	407ada <__fputwc+0x46>
  407ac8:	6823      	ldr	r3, [r4, #0]
  407aca:	1c5a      	adds	r2, r3, #1
  407acc:	6022      	str	r2, [r4, #0]
  407ace:	701e      	strb	r6, [r3, #0]
  407ad0:	3501      	adds	r5, #1
  407ad2:	4555      	cmp	r5, sl
  407ad4:	d226      	bcs.n	407b24 <__fputwc+0x90>
  407ad6:	ab01      	add	r3, sp, #4
  407ad8:	5d5e      	ldrb	r6, [r3, r5]
  407ada:	68a3      	ldr	r3, [r4, #8]
  407adc:	3b01      	subs	r3, #1
  407ade:	2b00      	cmp	r3, #0
  407ae0:	60a3      	str	r3, [r4, #8]
  407ae2:	daf1      	bge.n	407ac8 <__fputwc+0x34>
  407ae4:	69a7      	ldr	r7, [r4, #24]
  407ae6:	42bb      	cmp	r3, r7
  407ae8:	4631      	mov	r1, r6
  407aea:	4622      	mov	r2, r4
  407aec:	4640      	mov	r0, r8
  407aee:	db01      	blt.n	407af4 <__fputwc+0x60>
  407af0:	2e0a      	cmp	r6, #10
  407af2:	d1e9      	bne.n	407ac8 <__fputwc+0x34>
  407af4:	f001 fd52 	bl	40959c <__swbuf_r>
  407af8:	1c43      	adds	r3, r0, #1
  407afa:	d1e9      	bne.n	407ad0 <__fputwc+0x3c>
  407afc:	b002      	add	sp, #8
  407afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407b02:	89a3      	ldrh	r3, [r4, #12]
  407b04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407b08:	81a3      	strh	r3, [r4, #12]
  407b0a:	b002      	add	sp, #8
  407b0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407b10:	f109 33ff 	add.w	r3, r9, #4294967295
  407b14:	2bfe      	cmp	r3, #254	; 0xfe
  407b16:	d8c7      	bhi.n	407aa8 <__fputwc+0x14>
  407b18:	fa5f f689 	uxtb.w	r6, r9
  407b1c:	4682      	mov	sl, r0
  407b1e:	f88d 6004 	strb.w	r6, [sp, #4]
  407b22:	e7cf      	b.n	407ac4 <__fputwc+0x30>
  407b24:	4648      	mov	r0, r9
  407b26:	b002      	add	sp, #8
  407b28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00407b2c <_fputwc_r>:
  407b2c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  407b30:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  407b34:	d10a      	bne.n	407b4c <_fputwc_r+0x20>
  407b36:	b410      	push	{r4}
  407b38:	6e54      	ldr	r4, [r2, #100]	; 0x64
  407b3a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  407b3e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  407b42:	6654      	str	r4, [r2, #100]	; 0x64
  407b44:	8193      	strh	r3, [r2, #12]
  407b46:	bc10      	pop	{r4}
  407b48:	f7ff bfa4 	b.w	407a94 <__fputwc>
  407b4c:	f7ff bfa2 	b.w	407a94 <__fputwc>

00407b50 <_malloc_trim_r>:
  407b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407b52:	4f23      	ldr	r7, [pc, #140]	; (407be0 <_malloc_trim_r+0x90>)
  407b54:	460c      	mov	r4, r1
  407b56:	4606      	mov	r6, r0
  407b58:	f000 fed6 	bl	408908 <__malloc_lock>
  407b5c:	68bb      	ldr	r3, [r7, #8]
  407b5e:	685d      	ldr	r5, [r3, #4]
  407b60:	f025 0503 	bic.w	r5, r5, #3
  407b64:	1b29      	subs	r1, r5, r4
  407b66:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  407b6a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  407b6e:	f021 010f 	bic.w	r1, r1, #15
  407b72:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407b76:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  407b7a:	db07      	blt.n	407b8c <_malloc_trim_r+0x3c>
  407b7c:	2100      	movs	r1, #0
  407b7e:	4630      	mov	r0, r6
  407b80:	f001 fbc4 	bl	40930c <_sbrk_r>
  407b84:	68bb      	ldr	r3, [r7, #8]
  407b86:	442b      	add	r3, r5
  407b88:	4298      	cmp	r0, r3
  407b8a:	d004      	beq.n	407b96 <_malloc_trim_r+0x46>
  407b8c:	4630      	mov	r0, r6
  407b8e:	f000 febd 	bl	40890c <__malloc_unlock>
  407b92:	2000      	movs	r0, #0
  407b94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407b96:	4261      	negs	r1, r4
  407b98:	4630      	mov	r0, r6
  407b9a:	f001 fbb7 	bl	40930c <_sbrk_r>
  407b9e:	3001      	adds	r0, #1
  407ba0:	d00d      	beq.n	407bbe <_malloc_trim_r+0x6e>
  407ba2:	4b10      	ldr	r3, [pc, #64]	; (407be4 <_malloc_trim_r+0x94>)
  407ba4:	68ba      	ldr	r2, [r7, #8]
  407ba6:	6819      	ldr	r1, [r3, #0]
  407ba8:	1b2d      	subs	r5, r5, r4
  407baa:	f045 0501 	orr.w	r5, r5, #1
  407bae:	4630      	mov	r0, r6
  407bb0:	1b09      	subs	r1, r1, r4
  407bb2:	6055      	str	r5, [r2, #4]
  407bb4:	6019      	str	r1, [r3, #0]
  407bb6:	f000 fea9 	bl	40890c <__malloc_unlock>
  407bba:	2001      	movs	r0, #1
  407bbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407bbe:	2100      	movs	r1, #0
  407bc0:	4630      	mov	r0, r6
  407bc2:	f001 fba3 	bl	40930c <_sbrk_r>
  407bc6:	68ba      	ldr	r2, [r7, #8]
  407bc8:	1a83      	subs	r3, r0, r2
  407bca:	2b0f      	cmp	r3, #15
  407bcc:	ddde      	ble.n	407b8c <_malloc_trim_r+0x3c>
  407bce:	4c06      	ldr	r4, [pc, #24]	; (407be8 <_malloc_trim_r+0x98>)
  407bd0:	4904      	ldr	r1, [pc, #16]	; (407be4 <_malloc_trim_r+0x94>)
  407bd2:	6824      	ldr	r4, [r4, #0]
  407bd4:	f043 0301 	orr.w	r3, r3, #1
  407bd8:	1b00      	subs	r0, r0, r4
  407bda:	6053      	str	r3, [r2, #4]
  407bdc:	6008      	str	r0, [r1, #0]
  407bde:	e7d5      	b.n	407b8c <_malloc_trim_r+0x3c>
  407be0:	20400498 	.word	0x20400498
  407be4:	20400a0c 	.word	0x20400a0c
  407be8:	204008a4 	.word	0x204008a4

00407bec <_free_r>:
  407bec:	2900      	cmp	r1, #0
  407bee:	d045      	beq.n	407c7c <_free_r+0x90>
  407bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407bf4:	460d      	mov	r5, r1
  407bf6:	4680      	mov	r8, r0
  407bf8:	f000 fe86 	bl	408908 <__malloc_lock>
  407bfc:	f855 7c04 	ldr.w	r7, [r5, #-4]
  407c00:	496a      	ldr	r1, [pc, #424]	; (407dac <_free_r+0x1c0>)
  407c02:	f027 0301 	bic.w	r3, r7, #1
  407c06:	f1a5 0408 	sub.w	r4, r5, #8
  407c0a:	18e2      	adds	r2, r4, r3
  407c0c:	688e      	ldr	r6, [r1, #8]
  407c0e:	6850      	ldr	r0, [r2, #4]
  407c10:	42b2      	cmp	r2, r6
  407c12:	f020 0003 	bic.w	r0, r0, #3
  407c16:	d062      	beq.n	407cde <_free_r+0xf2>
  407c18:	07fe      	lsls	r6, r7, #31
  407c1a:	6050      	str	r0, [r2, #4]
  407c1c:	d40b      	bmi.n	407c36 <_free_r+0x4a>
  407c1e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  407c22:	1be4      	subs	r4, r4, r7
  407c24:	f101 0e08 	add.w	lr, r1, #8
  407c28:	68a5      	ldr	r5, [r4, #8]
  407c2a:	4575      	cmp	r5, lr
  407c2c:	443b      	add	r3, r7
  407c2e:	d06f      	beq.n	407d10 <_free_r+0x124>
  407c30:	68e7      	ldr	r7, [r4, #12]
  407c32:	60ef      	str	r7, [r5, #12]
  407c34:	60bd      	str	r5, [r7, #8]
  407c36:	1815      	adds	r5, r2, r0
  407c38:	686d      	ldr	r5, [r5, #4]
  407c3a:	07ed      	lsls	r5, r5, #31
  407c3c:	d542      	bpl.n	407cc4 <_free_r+0xd8>
  407c3e:	f043 0201 	orr.w	r2, r3, #1
  407c42:	6062      	str	r2, [r4, #4]
  407c44:	50e3      	str	r3, [r4, r3]
  407c46:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407c4a:	d218      	bcs.n	407c7e <_free_r+0x92>
  407c4c:	08db      	lsrs	r3, r3, #3
  407c4e:	1c5a      	adds	r2, r3, #1
  407c50:	684d      	ldr	r5, [r1, #4]
  407c52:	f851 7032 	ldr.w	r7, [r1, r2, lsl #3]
  407c56:	60a7      	str	r7, [r4, #8]
  407c58:	2001      	movs	r0, #1
  407c5a:	109b      	asrs	r3, r3, #2
  407c5c:	fa00 f303 	lsl.w	r3, r0, r3
  407c60:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
  407c64:	431d      	orrs	r5, r3
  407c66:	3808      	subs	r0, #8
  407c68:	60e0      	str	r0, [r4, #12]
  407c6a:	604d      	str	r5, [r1, #4]
  407c6c:	f841 4032 	str.w	r4, [r1, r2, lsl #3]
  407c70:	60fc      	str	r4, [r7, #12]
  407c72:	4640      	mov	r0, r8
  407c74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407c78:	f000 be48 	b.w	40890c <__malloc_unlock>
  407c7c:	4770      	bx	lr
  407c7e:	0a5a      	lsrs	r2, r3, #9
  407c80:	2a04      	cmp	r2, #4
  407c82:	d853      	bhi.n	407d2c <_free_r+0x140>
  407c84:	099a      	lsrs	r2, r3, #6
  407c86:	f102 0739 	add.w	r7, r2, #57	; 0x39
  407c8a:	007f      	lsls	r7, r7, #1
  407c8c:	f102 0538 	add.w	r5, r2, #56	; 0x38
  407c90:	eb01 0087 	add.w	r0, r1, r7, lsl #2
  407c94:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
  407c98:	4944      	ldr	r1, [pc, #272]	; (407dac <_free_r+0x1c0>)
  407c9a:	3808      	subs	r0, #8
  407c9c:	4290      	cmp	r0, r2
  407c9e:	d04d      	beq.n	407d3c <_free_r+0x150>
  407ca0:	6851      	ldr	r1, [r2, #4]
  407ca2:	f021 0103 	bic.w	r1, r1, #3
  407ca6:	428b      	cmp	r3, r1
  407ca8:	d202      	bcs.n	407cb0 <_free_r+0xc4>
  407caa:	6892      	ldr	r2, [r2, #8]
  407cac:	4290      	cmp	r0, r2
  407cae:	d1f7      	bne.n	407ca0 <_free_r+0xb4>
  407cb0:	68d0      	ldr	r0, [r2, #12]
  407cb2:	60e0      	str	r0, [r4, #12]
  407cb4:	60a2      	str	r2, [r4, #8]
  407cb6:	6084      	str	r4, [r0, #8]
  407cb8:	60d4      	str	r4, [r2, #12]
  407cba:	4640      	mov	r0, r8
  407cbc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407cc0:	f000 be24 	b.w	40890c <__malloc_unlock>
  407cc4:	6895      	ldr	r5, [r2, #8]
  407cc6:	4f3a      	ldr	r7, [pc, #232]	; (407db0 <_free_r+0x1c4>)
  407cc8:	42bd      	cmp	r5, r7
  407cca:	4403      	add	r3, r0
  407ccc:	d03f      	beq.n	407d4e <_free_r+0x162>
  407cce:	68d0      	ldr	r0, [r2, #12]
  407cd0:	60e8      	str	r0, [r5, #12]
  407cd2:	f043 0201 	orr.w	r2, r3, #1
  407cd6:	6085      	str	r5, [r0, #8]
  407cd8:	6062      	str	r2, [r4, #4]
  407cda:	50e3      	str	r3, [r4, r3]
  407cdc:	e7b3      	b.n	407c46 <_free_r+0x5a>
  407cde:	07ff      	lsls	r7, r7, #31
  407ce0:	4403      	add	r3, r0
  407ce2:	d407      	bmi.n	407cf4 <_free_r+0x108>
  407ce4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  407ce8:	1aa4      	subs	r4, r4, r2
  407cea:	4413      	add	r3, r2
  407cec:	68a0      	ldr	r0, [r4, #8]
  407cee:	68e2      	ldr	r2, [r4, #12]
  407cf0:	60c2      	str	r2, [r0, #12]
  407cf2:	6090      	str	r0, [r2, #8]
  407cf4:	4a2f      	ldr	r2, [pc, #188]	; (407db4 <_free_r+0x1c8>)
  407cf6:	6812      	ldr	r2, [r2, #0]
  407cf8:	f043 0001 	orr.w	r0, r3, #1
  407cfc:	4293      	cmp	r3, r2
  407cfe:	6060      	str	r0, [r4, #4]
  407d00:	608c      	str	r4, [r1, #8]
  407d02:	d3b6      	bcc.n	407c72 <_free_r+0x86>
  407d04:	4b2c      	ldr	r3, [pc, #176]	; (407db8 <_free_r+0x1cc>)
  407d06:	4640      	mov	r0, r8
  407d08:	6819      	ldr	r1, [r3, #0]
  407d0a:	f7ff ff21 	bl	407b50 <_malloc_trim_r>
  407d0e:	e7b0      	b.n	407c72 <_free_r+0x86>
  407d10:	1811      	adds	r1, r2, r0
  407d12:	6849      	ldr	r1, [r1, #4]
  407d14:	07c9      	lsls	r1, r1, #31
  407d16:	d444      	bmi.n	407da2 <_free_r+0x1b6>
  407d18:	6891      	ldr	r1, [r2, #8]
  407d1a:	68d2      	ldr	r2, [r2, #12]
  407d1c:	60ca      	str	r2, [r1, #12]
  407d1e:	4403      	add	r3, r0
  407d20:	f043 0001 	orr.w	r0, r3, #1
  407d24:	6091      	str	r1, [r2, #8]
  407d26:	6060      	str	r0, [r4, #4]
  407d28:	50e3      	str	r3, [r4, r3]
  407d2a:	e7a2      	b.n	407c72 <_free_r+0x86>
  407d2c:	2a14      	cmp	r2, #20
  407d2e:	d817      	bhi.n	407d60 <_free_r+0x174>
  407d30:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  407d34:	007f      	lsls	r7, r7, #1
  407d36:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  407d3a:	e7a9      	b.n	407c90 <_free_r+0xa4>
  407d3c:	10aa      	asrs	r2, r5, #2
  407d3e:	684b      	ldr	r3, [r1, #4]
  407d40:	2501      	movs	r5, #1
  407d42:	fa05 f202 	lsl.w	r2, r5, r2
  407d46:	4313      	orrs	r3, r2
  407d48:	604b      	str	r3, [r1, #4]
  407d4a:	4602      	mov	r2, r0
  407d4c:	e7b1      	b.n	407cb2 <_free_r+0xc6>
  407d4e:	f043 0201 	orr.w	r2, r3, #1
  407d52:	614c      	str	r4, [r1, #20]
  407d54:	610c      	str	r4, [r1, #16]
  407d56:	60e5      	str	r5, [r4, #12]
  407d58:	60a5      	str	r5, [r4, #8]
  407d5a:	6062      	str	r2, [r4, #4]
  407d5c:	50e3      	str	r3, [r4, r3]
  407d5e:	e788      	b.n	407c72 <_free_r+0x86>
  407d60:	2a54      	cmp	r2, #84	; 0x54
  407d62:	d806      	bhi.n	407d72 <_free_r+0x186>
  407d64:	0b1a      	lsrs	r2, r3, #12
  407d66:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407d6a:	007f      	lsls	r7, r7, #1
  407d6c:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  407d70:	e78e      	b.n	407c90 <_free_r+0xa4>
  407d72:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407d76:	d806      	bhi.n	407d86 <_free_r+0x19a>
  407d78:	0bda      	lsrs	r2, r3, #15
  407d7a:	f102 0778 	add.w	r7, r2, #120	; 0x78
  407d7e:	007f      	lsls	r7, r7, #1
  407d80:	f102 0577 	add.w	r5, r2, #119	; 0x77
  407d84:	e784      	b.n	407c90 <_free_r+0xa4>
  407d86:	f240 5054 	movw	r0, #1364	; 0x554
  407d8a:	4282      	cmp	r2, r0
  407d8c:	d806      	bhi.n	407d9c <_free_r+0x1b0>
  407d8e:	0c9a      	lsrs	r2, r3, #18
  407d90:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  407d94:	007f      	lsls	r7, r7, #1
  407d96:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  407d9a:	e779      	b.n	407c90 <_free_r+0xa4>
  407d9c:	27fe      	movs	r7, #254	; 0xfe
  407d9e:	257e      	movs	r5, #126	; 0x7e
  407da0:	e776      	b.n	407c90 <_free_r+0xa4>
  407da2:	f043 0201 	orr.w	r2, r3, #1
  407da6:	6062      	str	r2, [r4, #4]
  407da8:	50e3      	str	r3, [r4, r3]
  407daa:	e762      	b.n	407c72 <_free_r+0x86>
  407dac:	20400498 	.word	0x20400498
  407db0:	204004a0 	.word	0x204004a0
  407db4:	204008a0 	.word	0x204008a0
  407db8:	20400a08 	.word	0x20400a08

00407dbc <__sfvwrite_r>:
  407dbc:	6893      	ldr	r3, [r2, #8]
  407dbe:	2b00      	cmp	r3, #0
  407dc0:	d076      	beq.n	407eb0 <__sfvwrite_r+0xf4>
  407dc2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407dc6:	898b      	ldrh	r3, [r1, #12]
  407dc8:	b085      	sub	sp, #20
  407dca:	460c      	mov	r4, r1
  407dcc:	0719      	lsls	r1, r3, #28
  407dce:	9001      	str	r0, [sp, #4]
  407dd0:	4616      	mov	r6, r2
  407dd2:	d529      	bpl.n	407e28 <__sfvwrite_r+0x6c>
  407dd4:	6922      	ldr	r2, [r4, #16]
  407dd6:	b33a      	cbz	r2, 407e28 <__sfvwrite_r+0x6c>
  407dd8:	f003 0802 	and.w	r8, r3, #2
  407ddc:	fa1f f088 	uxth.w	r0, r8
  407de0:	6835      	ldr	r5, [r6, #0]
  407de2:	2800      	cmp	r0, #0
  407de4:	d02f      	beq.n	407e46 <__sfvwrite_r+0x8a>
  407de6:	f04f 0900 	mov.w	r9, #0
  407dea:	4fb4      	ldr	r7, [pc, #720]	; (4080bc <__sfvwrite_r+0x300>)
  407dec:	46c8      	mov	r8, r9
  407dee:	46b2      	mov	sl, r6
  407df0:	45b8      	cmp	r8, r7
  407df2:	4643      	mov	r3, r8
  407df4:	464a      	mov	r2, r9
  407df6:	bf28      	it	cs
  407df8:	463b      	movcs	r3, r7
  407dfa:	9801      	ldr	r0, [sp, #4]
  407dfc:	f1b8 0f00 	cmp.w	r8, #0
  407e00:	d050      	beq.n	407ea4 <__sfvwrite_r+0xe8>
  407e02:	69e1      	ldr	r1, [r4, #28]
  407e04:	6a66      	ldr	r6, [r4, #36]	; 0x24
  407e06:	47b0      	blx	r6
  407e08:	2800      	cmp	r0, #0
  407e0a:	dd71      	ble.n	407ef0 <__sfvwrite_r+0x134>
  407e0c:	f8da 3008 	ldr.w	r3, [sl, #8]
  407e10:	1a1b      	subs	r3, r3, r0
  407e12:	4481      	add	r9, r0
  407e14:	ebc0 0808 	rsb	r8, r0, r8
  407e18:	f8ca 3008 	str.w	r3, [sl, #8]
  407e1c:	2b00      	cmp	r3, #0
  407e1e:	d1e7      	bne.n	407df0 <__sfvwrite_r+0x34>
  407e20:	2000      	movs	r0, #0
  407e22:	b005      	add	sp, #20
  407e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407e28:	4621      	mov	r1, r4
  407e2a:	9801      	ldr	r0, [sp, #4]
  407e2c:	f7fe fca6 	bl	40677c <__swsetup_r>
  407e30:	2800      	cmp	r0, #0
  407e32:	f040 813a 	bne.w	4080aa <__sfvwrite_r+0x2ee>
  407e36:	89a3      	ldrh	r3, [r4, #12]
  407e38:	6835      	ldr	r5, [r6, #0]
  407e3a:	f003 0802 	and.w	r8, r3, #2
  407e3e:	fa1f f088 	uxth.w	r0, r8
  407e42:	2800      	cmp	r0, #0
  407e44:	d1cf      	bne.n	407de6 <__sfvwrite_r+0x2a>
  407e46:	f013 0901 	ands.w	r9, r3, #1
  407e4a:	d15b      	bne.n	407f04 <__sfvwrite_r+0x148>
  407e4c:	464f      	mov	r7, r9
  407e4e:	9602      	str	r6, [sp, #8]
  407e50:	b31f      	cbz	r7, 407e9a <__sfvwrite_r+0xde>
  407e52:	059a      	lsls	r2, r3, #22
  407e54:	f8d4 8008 	ldr.w	r8, [r4, #8]
  407e58:	d52c      	bpl.n	407eb4 <__sfvwrite_r+0xf8>
  407e5a:	4547      	cmp	r7, r8
  407e5c:	46c2      	mov	sl, r8
  407e5e:	f0c0 80a4 	bcc.w	407faa <__sfvwrite_r+0x1ee>
  407e62:	f413 6f90 	tst.w	r3, #1152	; 0x480
  407e66:	f040 80b1 	bne.w	407fcc <__sfvwrite_r+0x210>
  407e6a:	6820      	ldr	r0, [r4, #0]
  407e6c:	4652      	mov	r2, sl
  407e6e:	4649      	mov	r1, r9
  407e70:	f000 fce6 	bl	408840 <memmove>
  407e74:	68a0      	ldr	r0, [r4, #8]
  407e76:	6823      	ldr	r3, [r4, #0]
  407e78:	ebc8 0000 	rsb	r0, r8, r0
  407e7c:	4453      	add	r3, sl
  407e7e:	60a0      	str	r0, [r4, #8]
  407e80:	6023      	str	r3, [r4, #0]
  407e82:	4638      	mov	r0, r7
  407e84:	9a02      	ldr	r2, [sp, #8]
  407e86:	6893      	ldr	r3, [r2, #8]
  407e88:	1a1b      	subs	r3, r3, r0
  407e8a:	4481      	add	r9, r0
  407e8c:	1a3f      	subs	r7, r7, r0
  407e8e:	6093      	str	r3, [r2, #8]
  407e90:	2b00      	cmp	r3, #0
  407e92:	d0c5      	beq.n	407e20 <__sfvwrite_r+0x64>
  407e94:	89a3      	ldrh	r3, [r4, #12]
  407e96:	2f00      	cmp	r7, #0
  407e98:	d1db      	bne.n	407e52 <__sfvwrite_r+0x96>
  407e9a:	f8d5 9000 	ldr.w	r9, [r5]
  407e9e:	686f      	ldr	r7, [r5, #4]
  407ea0:	3508      	adds	r5, #8
  407ea2:	e7d5      	b.n	407e50 <__sfvwrite_r+0x94>
  407ea4:	f8d5 9000 	ldr.w	r9, [r5]
  407ea8:	f8d5 8004 	ldr.w	r8, [r5, #4]
  407eac:	3508      	adds	r5, #8
  407eae:	e79f      	b.n	407df0 <__sfvwrite_r+0x34>
  407eb0:	2000      	movs	r0, #0
  407eb2:	4770      	bx	lr
  407eb4:	6820      	ldr	r0, [r4, #0]
  407eb6:	6923      	ldr	r3, [r4, #16]
  407eb8:	4298      	cmp	r0, r3
  407eba:	d803      	bhi.n	407ec4 <__sfvwrite_r+0x108>
  407ebc:	6961      	ldr	r1, [r4, #20]
  407ebe:	428f      	cmp	r7, r1
  407ec0:	f080 80b7 	bcs.w	408032 <__sfvwrite_r+0x276>
  407ec4:	45b8      	cmp	r8, r7
  407ec6:	bf28      	it	cs
  407ec8:	46b8      	movcs	r8, r7
  407eca:	4642      	mov	r2, r8
  407ecc:	4649      	mov	r1, r9
  407ece:	f000 fcb7 	bl	408840 <memmove>
  407ed2:	68a3      	ldr	r3, [r4, #8]
  407ed4:	6822      	ldr	r2, [r4, #0]
  407ed6:	ebc8 0303 	rsb	r3, r8, r3
  407eda:	4442      	add	r2, r8
  407edc:	60a3      	str	r3, [r4, #8]
  407ede:	6022      	str	r2, [r4, #0]
  407ee0:	2b00      	cmp	r3, #0
  407ee2:	d149      	bne.n	407f78 <__sfvwrite_r+0x1bc>
  407ee4:	4621      	mov	r1, r4
  407ee6:	9801      	ldr	r0, [sp, #4]
  407ee8:	f7ff fd22 	bl	407930 <_fflush_r>
  407eec:	2800      	cmp	r0, #0
  407eee:	d043      	beq.n	407f78 <__sfvwrite_r+0x1bc>
  407ef0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407ef4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407ef8:	f04f 30ff 	mov.w	r0, #4294967295
  407efc:	81a3      	strh	r3, [r4, #12]
  407efe:	b005      	add	sp, #20
  407f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407f04:	4680      	mov	r8, r0
  407f06:	9002      	str	r0, [sp, #8]
  407f08:	4682      	mov	sl, r0
  407f0a:	4681      	mov	r9, r0
  407f0c:	f1b9 0f00 	cmp.w	r9, #0
  407f10:	d02a      	beq.n	407f68 <__sfvwrite_r+0x1ac>
  407f12:	9b02      	ldr	r3, [sp, #8]
  407f14:	2b00      	cmp	r3, #0
  407f16:	d04c      	beq.n	407fb2 <__sfvwrite_r+0x1f6>
  407f18:	6820      	ldr	r0, [r4, #0]
  407f1a:	6923      	ldr	r3, [r4, #16]
  407f1c:	6962      	ldr	r2, [r4, #20]
  407f1e:	45c8      	cmp	r8, r9
  407f20:	46c3      	mov	fp, r8
  407f22:	bf28      	it	cs
  407f24:	46cb      	movcs	fp, r9
  407f26:	4298      	cmp	r0, r3
  407f28:	465f      	mov	r7, fp
  407f2a:	d904      	bls.n	407f36 <__sfvwrite_r+0x17a>
  407f2c:	68a3      	ldr	r3, [r4, #8]
  407f2e:	4413      	add	r3, r2
  407f30:	459b      	cmp	fp, r3
  407f32:	f300 8090 	bgt.w	408056 <__sfvwrite_r+0x29a>
  407f36:	4593      	cmp	fp, r2
  407f38:	db20      	blt.n	407f7c <__sfvwrite_r+0x1c0>
  407f3a:	4613      	mov	r3, r2
  407f3c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407f3e:	69e1      	ldr	r1, [r4, #28]
  407f40:	9801      	ldr	r0, [sp, #4]
  407f42:	4652      	mov	r2, sl
  407f44:	47b8      	blx	r7
  407f46:	1e07      	subs	r7, r0, #0
  407f48:	ddd2      	ble.n	407ef0 <__sfvwrite_r+0x134>
  407f4a:	ebb8 0807 	subs.w	r8, r8, r7
  407f4e:	d023      	beq.n	407f98 <__sfvwrite_r+0x1dc>
  407f50:	68b3      	ldr	r3, [r6, #8]
  407f52:	1bdb      	subs	r3, r3, r7
  407f54:	44ba      	add	sl, r7
  407f56:	ebc7 0909 	rsb	r9, r7, r9
  407f5a:	60b3      	str	r3, [r6, #8]
  407f5c:	2b00      	cmp	r3, #0
  407f5e:	f43f af5f 	beq.w	407e20 <__sfvwrite_r+0x64>
  407f62:	f1b9 0f00 	cmp.w	r9, #0
  407f66:	d1d4      	bne.n	407f12 <__sfvwrite_r+0x156>
  407f68:	2300      	movs	r3, #0
  407f6a:	f8d5 a000 	ldr.w	sl, [r5]
  407f6e:	f8d5 9004 	ldr.w	r9, [r5, #4]
  407f72:	9302      	str	r3, [sp, #8]
  407f74:	3508      	adds	r5, #8
  407f76:	e7c9      	b.n	407f0c <__sfvwrite_r+0x150>
  407f78:	4640      	mov	r0, r8
  407f7a:	e783      	b.n	407e84 <__sfvwrite_r+0xc8>
  407f7c:	465a      	mov	r2, fp
  407f7e:	4651      	mov	r1, sl
  407f80:	f000 fc5e 	bl	408840 <memmove>
  407f84:	68a2      	ldr	r2, [r4, #8]
  407f86:	6823      	ldr	r3, [r4, #0]
  407f88:	ebcb 0202 	rsb	r2, fp, r2
  407f8c:	445b      	add	r3, fp
  407f8e:	ebb8 0807 	subs.w	r8, r8, r7
  407f92:	60a2      	str	r2, [r4, #8]
  407f94:	6023      	str	r3, [r4, #0]
  407f96:	d1db      	bne.n	407f50 <__sfvwrite_r+0x194>
  407f98:	4621      	mov	r1, r4
  407f9a:	9801      	ldr	r0, [sp, #4]
  407f9c:	f7ff fcc8 	bl	407930 <_fflush_r>
  407fa0:	2800      	cmp	r0, #0
  407fa2:	d1a5      	bne.n	407ef0 <__sfvwrite_r+0x134>
  407fa4:	f8cd 8008 	str.w	r8, [sp, #8]
  407fa8:	e7d2      	b.n	407f50 <__sfvwrite_r+0x194>
  407faa:	6820      	ldr	r0, [r4, #0]
  407fac:	46b8      	mov	r8, r7
  407fae:	46ba      	mov	sl, r7
  407fb0:	e75c      	b.n	407e6c <__sfvwrite_r+0xb0>
  407fb2:	464a      	mov	r2, r9
  407fb4:	210a      	movs	r1, #10
  407fb6:	4650      	mov	r0, sl
  407fb8:	f000 fbf2 	bl	4087a0 <memchr>
  407fbc:	2800      	cmp	r0, #0
  407fbe:	d06f      	beq.n	4080a0 <__sfvwrite_r+0x2e4>
  407fc0:	3001      	adds	r0, #1
  407fc2:	2301      	movs	r3, #1
  407fc4:	ebca 0800 	rsb	r8, sl, r0
  407fc8:	9302      	str	r3, [sp, #8]
  407fca:	e7a5      	b.n	407f18 <__sfvwrite_r+0x15c>
  407fcc:	6962      	ldr	r2, [r4, #20]
  407fce:	6820      	ldr	r0, [r4, #0]
  407fd0:	6921      	ldr	r1, [r4, #16]
  407fd2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  407fd6:	ebc1 0a00 	rsb	sl, r1, r0
  407fda:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  407fde:	f10a 0001 	add.w	r0, sl, #1
  407fe2:	ea4f 0868 	mov.w	r8, r8, asr #1
  407fe6:	4438      	add	r0, r7
  407fe8:	4540      	cmp	r0, r8
  407fea:	4642      	mov	r2, r8
  407fec:	bf84      	itt	hi
  407fee:	4680      	movhi	r8, r0
  407ff0:	4642      	movhi	r2, r8
  407ff2:	055b      	lsls	r3, r3, #21
  407ff4:	d542      	bpl.n	40807c <__sfvwrite_r+0x2c0>
  407ff6:	4611      	mov	r1, r2
  407ff8:	9801      	ldr	r0, [sp, #4]
  407ffa:	f000 f915 	bl	408228 <_malloc_r>
  407ffe:	4683      	mov	fp, r0
  408000:	2800      	cmp	r0, #0
  408002:	d055      	beq.n	4080b0 <__sfvwrite_r+0x2f4>
  408004:	4652      	mov	r2, sl
  408006:	6921      	ldr	r1, [r4, #16]
  408008:	f7fb ff3c 	bl	403e84 <memcpy>
  40800c:	89a3      	ldrh	r3, [r4, #12]
  40800e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  408012:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  408016:	81a3      	strh	r3, [r4, #12]
  408018:	ebca 0308 	rsb	r3, sl, r8
  40801c:	eb0b 000a 	add.w	r0, fp, sl
  408020:	f8c4 8014 	str.w	r8, [r4, #20]
  408024:	f8c4 b010 	str.w	fp, [r4, #16]
  408028:	6020      	str	r0, [r4, #0]
  40802a:	60a3      	str	r3, [r4, #8]
  40802c:	46b8      	mov	r8, r7
  40802e:	46ba      	mov	sl, r7
  408030:	e71c      	b.n	407e6c <__sfvwrite_r+0xb0>
  408032:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  408036:	42bb      	cmp	r3, r7
  408038:	bf28      	it	cs
  40803a:	463b      	movcs	r3, r7
  40803c:	464a      	mov	r2, r9
  40803e:	fb93 f3f1 	sdiv	r3, r3, r1
  408042:	9801      	ldr	r0, [sp, #4]
  408044:	6a66      	ldr	r6, [r4, #36]	; 0x24
  408046:	fb01 f303 	mul.w	r3, r1, r3
  40804a:	69e1      	ldr	r1, [r4, #28]
  40804c:	47b0      	blx	r6
  40804e:	2800      	cmp	r0, #0
  408050:	f73f af18 	bgt.w	407e84 <__sfvwrite_r+0xc8>
  408054:	e74c      	b.n	407ef0 <__sfvwrite_r+0x134>
  408056:	461a      	mov	r2, r3
  408058:	4651      	mov	r1, sl
  40805a:	9303      	str	r3, [sp, #12]
  40805c:	f000 fbf0 	bl	408840 <memmove>
  408060:	6822      	ldr	r2, [r4, #0]
  408062:	9b03      	ldr	r3, [sp, #12]
  408064:	9801      	ldr	r0, [sp, #4]
  408066:	441a      	add	r2, r3
  408068:	6022      	str	r2, [r4, #0]
  40806a:	4621      	mov	r1, r4
  40806c:	f7ff fc60 	bl	407930 <_fflush_r>
  408070:	9b03      	ldr	r3, [sp, #12]
  408072:	2800      	cmp	r0, #0
  408074:	f47f af3c 	bne.w	407ef0 <__sfvwrite_r+0x134>
  408078:	461f      	mov	r7, r3
  40807a:	e766      	b.n	407f4a <__sfvwrite_r+0x18e>
  40807c:	9801      	ldr	r0, [sp, #4]
  40807e:	f000 ff55 	bl	408f2c <_realloc_r>
  408082:	4683      	mov	fp, r0
  408084:	2800      	cmp	r0, #0
  408086:	d1c7      	bne.n	408018 <__sfvwrite_r+0x25c>
  408088:	9d01      	ldr	r5, [sp, #4]
  40808a:	6921      	ldr	r1, [r4, #16]
  40808c:	4628      	mov	r0, r5
  40808e:	f7ff fdad 	bl	407bec <_free_r>
  408092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408096:	220c      	movs	r2, #12
  408098:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40809c:	602a      	str	r2, [r5, #0]
  40809e:	e729      	b.n	407ef4 <__sfvwrite_r+0x138>
  4080a0:	2301      	movs	r3, #1
  4080a2:	f109 0801 	add.w	r8, r9, #1
  4080a6:	9302      	str	r3, [sp, #8]
  4080a8:	e736      	b.n	407f18 <__sfvwrite_r+0x15c>
  4080aa:	f04f 30ff 	mov.w	r0, #4294967295
  4080ae:	e6b8      	b.n	407e22 <__sfvwrite_r+0x66>
  4080b0:	9a01      	ldr	r2, [sp, #4]
  4080b2:	230c      	movs	r3, #12
  4080b4:	6013      	str	r3, [r2, #0]
  4080b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4080ba:	e71b      	b.n	407ef4 <__sfvwrite_r+0x138>
  4080bc:	7ffffc00 	.word	0x7ffffc00

004080c0 <_fwalk_reent>:
  4080c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4080c4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4080c8:	d01f      	beq.n	40810a <_fwalk_reent+0x4a>
  4080ca:	4688      	mov	r8, r1
  4080cc:	4606      	mov	r6, r0
  4080ce:	f04f 0900 	mov.w	r9, #0
  4080d2:	687d      	ldr	r5, [r7, #4]
  4080d4:	68bc      	ldr	r4, [r7, #8]
  4080d6:	3d01      	subs	r5, #1
  4080d8:	d411      	bmi.n	4080fe <_fwalk_reent+0x3e>
  4080da:	89a3      	ldrh	r3, [r4, #12]
  4080dc:	2b01      	cmp	r3, #1
  4080de:	f105 35ff 	add.w	r5, r5, #4294967295
  4080e2:	d908      	bls.n	4080f6 <_fwalk_reent+0x36>
  4080e4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4080e8:	3301      	adds	r3, #1
  4080ea:	4621      	mov	r1, r4
  4080ec:	4630      	mov	r0, r6
  4080ee:	d002      	beq.n	4080f6 <_fwalk_reent+0x36>
  4080f0:	47c0      	blx	r8
  4080f2:	ea49 0900 	orr.w	r9, r9, r0
  4080f6:	1c6b      	adds	r3, r5, #1
  4080f8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4080fc:	d1ed      	bne.n	4080da <_fwalk_reent+0x1a>
  4080fe:	683f      	ldr	r7, [r7, #0]
  408100:	2f00      	cmp	r7, #0
  408102:	d1e6      	bne.n	4080d2 <_fwalk_reent+0x12>
  408104:	4648      	mov	r0, r9
  408106:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40810a:	46b9      	mov	r9, r7
  40810c:	4648      	mov	r0, r9
  40810e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408112:	bf00      	nop

00408114 <__locale_charset>:
  408114:	4800      	ldr	r0, [pc, #0]	; (408118 <__locale_charset+0x4>)
  408116:	4770      	bx	lr
  408118:	20400474 	.word	0x20400474

0040811c <__locale_mb_cur_max>:
  40811c:	4b01      	ldr	r3, [pc, #4]	; (408124 <__locale_mb_cur_max+0x8>)
  40811e:	6818      	ldr	r0, [r3, #0]
  408120:	4770      	bx	lr
  408122:	bf00      	nop
  408124:	20400494 	.word	0x20400494

00408128 <_localeconv_r>:
  408128:	4800      	ldr	r0, [pc, #0]	; (40812c <_localeconv_r+0x4>)
  40812a:	4770      	bx	lr
  40812c:	2040043c 	.word	0x2040043c

00408130 <__swhatbuf_r>:
  408130:	b570      	push	{r4, r5, r6, lr}
  408132:	460d      	mov	r5, r1
  408134:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408138:	2900      	cmp	r1, #0
  40813a:	b090      	sub	sp, #64	; 0x40
  40813c:	4614      	mov	r4, r2
  40813e:	461e      	mov	r6, r3
  408140:	db14      	blt.n	40816c <__swhatbuf_r+0x3c>
  408142:	aa01      	add	r2, sp, #4
  408144:	f001 fba4 	bl	409890 <_fstat_r>
  408148:	2800      	cmp	r0, #0
  40814a:	db0f      	blt.n	40816c <__swhatbuf_r+0x3c>
  40814c:	9a02      	ldr	r2, [sp, #8]
  40814e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  408152:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  408156:	fab2 f282 	clz	r2, r2
  40815a:	0952      	lsrs	r2, r2, #5
  40815c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  408160:	f44f 6000 	mov.w	r0, #2048	; 0x800
  408164:	6032      	str	r2, [r6, #0]
  408166:	6023      	str	r3, [r4, #0]
  408168:	b010      	add	sp, #64	; 0x40
  40816a:	bd70      	pop	{r4, r5, r6, pc}
  40816c:	89a8      	ldrh	r0, [r5, #12]
  40816e:	f000 0080 	and.w	r0, r0, #128	; 0x80
  408172:	b282      	uxth	r2, r0
  408174:	2000      	movs	r0, #0
  408176:	6030      	str	r0, [r6, #0]
  408178:	b11a      	cbz	r2, 408182 <__swhatbuf_r+0x52>
  40817a:	2340      	movs	r3, #64	; 0x40
  40817c:	6023      	str	r3, [r4, #0]
  40817e:	b010      	add	sp, #64	; 0x40
  408180:	bd70      	pop	{r4, r5, r6, pc}
  408182:	f44f 6380 	mov.w	r3, #1024	; 0x400
  408186:	4610      	mov	r0, r2
  408188:	6023      	str	r3, [r4, #0]
  40818a:	b010      	add	sp, #64	; 0x40
  40818c:	bd70      	pop	{r4, r5, r6, pc}
  40818e:	bf00      	nop

00408190 <__smakebuf_r>:
  408190:	898a      	ldrh	r2, [r1, #12]
  408192:	0792      	lsls	r2, r2, #30
  408194:	460b      	mov	r3, r1
  408196:	d506      	bpl.n	4081a6 <__smakebuf_r+0x16>
  408198:	f101 0243 	add.w	r2, r1, #67	; 0x43
  40819c:	2101      	movs	r1, #1
  40819e:	601a      	str	r2, [r3, #0]
  4081a0:	611a      	str	r2, [r3, #16]
  4081a2:	6159      	str	r1, [r3, #20]
  4081a4:	4770      	bx	lr
  4081a6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4081a8:	b083      	sub	sp, #12
  4081aa:	ab01      	add	r3, sp, #4
  4081ac:	466a      	mov	r2, sp
  4081ae:	460c      	mov	r4, r1
  4081b0:	4605      	mov	r5, r0
  4081b2:	f7ff ffbd 	bl	408130 <__swhatbuf_r>
  4081b6:	9900      	ldr	r1, [sp, #0]
  4081b8:	4606      	mov	r6, r0
  4081ba:	4628      	mov	r0, r5
  4081bc:	f000 f834 	bl	408228 <_malloc_r>
  4081c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4081c4:	b1d0      	cbz	r0, 4081fc <__smakebuf_r+0x6c>
  4081c6:	9a01      	ldr	r2, [sp, #4]
  4081c8:	4f12      	ldr	r7, [pc, #72]	; (408214 <__smakebuf_r+0x84>)
  4081ca:	9900      	ldr	r1, [sp, #0]
  4081cc:	63ef      	str	r7, [r5, #60]	; 0x3c
  4081ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4081d2:	81a3      	strh	r3, [r4, #12]
  4081d4:	6020      	str	r0, [r4, #0]
  4081d6:	6120      	str	r0, [r4, #16]
  4081d8:	6161      	str	r1, [r4, #20]
  4081da:	b91a      	cbnz	r2, 4081e4 <__smakebuf_r+0x54>
  4081dc:	4333      	orrs	r3, r6
  4081de:	81a3      	strh	r3, [r4, #12]
  4081e0:	b003      	add	sp, #12
  4081e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4081e4:	4628      	mov	r0, r5
  4081e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4081ea:	f001 fb65 	bl	4098b8 <_isatty_r>
  4081ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4081f2:	2800      	cmp	r0, #0
  4081f4:	d0f2      	beq.n	4081dc <__smakebuf_r+0x4c>
  4081f6:	f043 0301 	orr.w	r3, r3, #1
  4081fa:	e7ef      	b.n	4081dc <__smakebuf_r+0x4c>
  4081fc:	059a      	lsls	r2, r3, #22
  4081fe:	d4ef      	bmi.n	4081e0 <__smakebuf_r+0x50>
  408200:	f104 0243 	add.w	r2, r4, #67	; 0x43
  408204:	f043 0302 	orr.w	r3, r3, #2
  408208:	2101      	movs	r1, #1
  40820a:	81a3      	strh	r3, [r4, #12]
  40820c:	6022      	str	r2, [r4, #0]
  40820e:	6122      	str	r2, [r4, #16]
  408210:	6161      	str	r1, [r4, #20]
  408212:	e7e5      	b.n	4081e0 <__smakebuf_r+0x50>
  408214:	0040795d 	.word	0x0040795d

00408218 <malloc>:
  408218:	4b02      	ldr	r3, [pc, #8]	; (408224 <malloc+0xc>)
  40821a:	4601      	mov	r1, r0
  40821c:	6818      	ldr	r0, [r3, #0]
  40821e:	f000 b803 	b.w	408228 <_malloc_r>
  408222:	bf00      	nop
  408224:	20400438 	.word	0x20400438

00408228 <_malloc_r>:
  408228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40822c:	f101 050b 	add.w	r5, r1, #11
  408230:	2d16      	cmp	r5, #22
  408232:	b083      	sub	sp, #12
  408234:	4606      	mov	r6, r0
  408236:	f240 809f 	bls.w	408378 <_malloc_r+0x150>
  40823a:	f035 0507 	bics.w	r5, r5, #7
  40823e:	f100 80bf 	bmi.w	4083c0 <_malloc_r+0x198>
  408242:	42a9      	cmp	r1, r5
  408244:	f200 80bc 	bhi.w	4083c0 <_malloc_r+0x198>
  408248:	f000 fb5e 	bl	408908 <__malloc_lock>
  40824c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  408250:	f0c0 829c 	bcc.w	40878c <_malloc_r+0x564>
  408254:	0a6b      	lsrs	r3, r5, #9
  408256:	f000 80ba 	beq.w	4083ce <_malloc_r+0x1a6>
  40825a:	2b04      	cmp	r3, #4
  40825c:	f200 8183 	bhi.w	408566 <_malloc_r+0x33e>
  408260:	09a8      	lsrs	r0, r5, #6
  408262:	f100 0e39 	add.w	lr, r0, #57	; 0x39
  408266:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40826a:	3038      	adds	r0, #56	; 0x38
  40826c:	4fc4      	ldr	r7, [pc, #784]	; (408580 <_malloc_r+0x358>)
  40826e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  408272:	f1a3 0108 	sub.w	r1, r3, #8
  408276:	685c      	ldr	r4, [r3, #4]
  408278:	42a1      	cmp	r1, r4
  40827a:	d107      	bne.n	40828c <_malloc_r+0x64>
  40827c:	e0ac      	b.n	4083d8 <_malloc_r+0x1b0>
  40827e:	2a00      	cmp	r2, #0
  408280:	f280 80ac 	bge.w	4083dc <_malloc_r+0x1b4>
  408284:	68e4      	ldr	r4, [r4, #12]
  408286:	42a1      	cmp	r1, r4
  408288:	f000 80a6 	beq.w	4083d8 <_malloc_r+0x1b0>
  40828c:	6863      	ldr	r3, [r4, #4]
  40828e:	f023 0303 	bic.w	r3, r3, #3
  408292:	1b5a      	subs	r2, r3, r5
  408294:	2a0f      	cmp	r2, #15
  408296:	ddf2      	ble.n	40827e <_malloc_r+0x56>
  408298:	49b9      	ldr	r1, [pc, #740]	; (408580 <_malloc_r+0x358>)
  40829a:	693c      	ldr	r4, [r7, #16]
  40829c:	f101 0e08 	add.w	lr, r1, #8
  4082a0:	4574      	cmp	r4, lr
  4082a2:	f000 81b3 	beq.w	40860c <_malloc_r+0x3e4>
  4082a6:	6863      	ldr	r3, [r4, #4]
  4082a8:	f023 0303 	bic.w	r3, r3, #3
  4082ac:	1b5a      	subs	r2, r3, r5
  4082ae:	2a0f      	cmp	r2, #15
  4082b0:	f300 8199 	bgt.w	4085e6 <_malloc_r+0x3be>
  4082b4:	2a00      	cmp	r2, #0
  4082b6:	f8c1 e014 	str.w	lr, [r1, #20]
  4082ba:	f8c1 e010 	str.w	lr, [r1, #16]
  4082be:	f280 809e 	bge.w	4083fe <_malloc_r+0x1d6>
  4082c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4082c6:	f080 8167 	bcs.w	408598 <_malloc_r+0x370>
  4082ca:	08db      	lsrs	r3, r3, #3
  4082cc:	f103 0c01 	add.w	ip, r3, #1
  4082d0:	2201      	movs	r2, #1
  4082d2:	109b      	asrs	r3, r3, #2
  4082d4:	fa02 f303 	lsl.w	r3, r2, r3
  4082d8:	684a      	ldr	r2, [r1, #4]
  4082da:	f851 803c 	ldr.w	r8, [r1, ip, lsl #3]
  4082de:	f8c4 8008 	str.w	r8, [r4, #8]
  4082e2:	eb01 09cc 	add.w	r9, r1, ip, lsl #3
  4082e6:	431a      	orrs	r2, r3
  4082e8:	f1a9 0308 	sub.w	r3, r9, #8
  4082ec:	60e3      	str	r3, [r4, #12]
  4082ee:	604a      	str	r2, [r1, #4]
  4082f0:	f841 403c 	str.w	r4, [r1, ip, lsl #3]
  4082f4:	f8c8 400c 	str.w	r4, [r8, #12]
  4082f8:	1083      	asrs	r3, r0, #2
  4082fa:	2401      	movs	r4, #1
  4082fc:	409c      	lsls	r4, r3
  4082fe:	4294      	cmp	r4, r2
  408300:	f200 808a 	bhi.w	408418 <_malloc_r+0x1f0>
  408304:	4214      	tst	r4, r2
  408306:	d106      	bne.n	408316 <_malloc_r+0xee>
  408308:	f020 0003 	bic.w	r0, r0, #3
  40830c:	0064      	lsls	r4, r4, #1
  40830e:	4214      	tst	r4, r2
  408310:	f100 0004 	add.w	r0, r0, #4
  408314:	d0fa      	beq.n	40830c <_malloc_r+0xe4>
  408316:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40831a:	46cc      	mov	ip, r9
  40831c:	4680      	mov	r8, r0
  40831e:	f8dc 100c 	ldr.w	r1, [ip, #12]
  408322:	458c      	cmp	ip, r1
  408324:	d107      	bne.n	408336 <_malloc_r+0x10e>
  408326:	e173      	b.n	408610 <_malloc_r+0x3e8>
  408328:	2a00      	cmp	r2, #0
  40832a:	f280 8181 	bge.w	408630 <_malloc_r+0x408>
  40832e:	68c9      	ldr	r1, [r1, #12]
  408330:	458c      	cmp	ip, r1
  408332:	f000 816d 	beq.w	408610 <_malloc_r+0x3e8>
  408336:	684b      	ldr	r3, [r1, #4]
  408338:	f023 0303 	bic.w	r3, r3, #3
  40833c:	1b5a      	subs	r2, r3, r5
  40833e:	2a0f      	cmp	r2, #15
  408340:	ddf2      	ble.n	408328 <_malloc_r+0x100>
  408342:	460c      	mov	r4, r1
  408344:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  408348:	f854 8f08 	ldr.w	r8, [r4, #8]!
  40834c:	194b      	adds	r3, r1, r5
  40834e:	f045 0501 	orr.w	r5, r5, #1
  408352:	604d      	str	r5, [r1, #4]
  408354:	f042 0101 	orr.w	r1, r2, #1
  408358:	f8c8 c00c 	str.w	ip, [r8, #12]
  40835c:	4630      	mov	r0, r6
  40835e:	f8cc 8008 	str.w	r8, [ip, #8]
  408362:	617b      	str	r3, [r7, #20]
  408364:	613b      	str	r3, [r7, #16]
  408366:	f8c3 e00c 	str.w	lr, [r3, #12]
  40836a:	f8c3 e008 	str.w	lr, [r3, #8]
  40836e:	6059      	str	r1, [r3, #4]
  408370:	509a      	str	r2, [r3, r2]
  408372:	f000 facb 	bl	40890c <__malloc_unlock>
  408376:	e01f      	b.n	4083b8 <_malloc_r+0x190>
  408378:	2910      	cmp	r1, #16
  40837a:	d821      	bhi.n	4083c0 <_malloc_r+0x198>
  40837c:	f000 fac4 	bl	408908 <__malloc_lock>
  408380:	2510      	movs	r5, #16
  408382:	2306      	movs	r3, #6
  408384:	2002      	movs	r0, #2
  408386:	4f7e      	ldr	r7, [pc, #504]	; (408580 <_malloc_r+0x358>)
  408388:	eb07 0383 	add.w	r3, r7, r3, lsl #2
  40838c:	f1a3 0208 	sub.w	r2, r3, #8
  408390:	685c      	ldr	r4, [r3, #4]
  408392:	4294      	cmp	r4, r2
  408394:	f000 8145 	beq.w	408622 <_malloc_r+0x3fa>
  408398:	6863      	ldr	r3, [r4, #4]
  40839a:	68e1      	ldr	r1, [r4, #12]
  40839c:	68a5      	ldr	r5, [r4, #8]
  40839e:	f023 0303 	bic.w	r3, r3, #3
  4083a2:	4423      	add	r3, r4
  4083a4:	4630      	mov	r0, r6
  4083a6:	685a      	ldr	r2, [r3, #4]
  4083a8:	60e9      	str	r1, [r5, #12]
  4083aa:	f042 0201 	orr.w	r2, r2, #1
  4083ae:	608d      	str	r5, [r1, #8]
  4083b0:	605a      	str	r2, [r3, #4]
  4083b2:	f000 faab 	bl	40890c <__malloc_unlock>
  4083b6:	3408      	adds	r4, #8
  4083b8:	4620      	mov	r0, r4
  4083ba:	b003      	add	sp, #12
  4083bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4083c0:	2400      	movs	r4, #0
  4083c2:	230c      	movs	r3, #12
  4083c4:	4620      	mov	r0, r4
  4083c6:	6033      	str	r3, [r6, #0]
  4083c8:	b003      	add	sp, #12
  4083ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4083ce:	2380      	movs	r3, #128	; 0x80
  4083d0:	f04f 0e40 	mov.w	lr, #64	; 0x40
  4083d4:	203f      	movs	r0, #63	; 0x3f
  4083d6:	e749      	b.n	40826c <_malloc_r+0x44>
  4083d8:	4670      	mov	r0, lr
  4083da:	e75d      	b.n	408298 <_malloc_r+0x70>
  4083dc:	4423      	add	r3, r4
  4083de:	68e1      	ldr	r1, [r4, #12]
  4083e0:	685a      	ldr	r2, [r3, #4]
  4083e2:	68a5      	ldr	r5, [r4, #8]
  4083e4:	f042 0201 	orr.w	r2, r2, #1
  4083e8:	60e9      	str	r1, [r5, #12]
  4083ea:	4630      	mov	r0, r6
  4083ec:	608d      	str	r5, [r1, #8]
  4083ee:	605a      	str	r2, [r3, #4]
  4083f0:	f000 fa8c 	bl	40890c <__malloc_unlock>
  4083f4:	3408      	adds	r4, #8
  4083f6:	4620      	mov	r0, r4
  4083f8:	b003      	add	sp, #12
  4083fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4083fe:	4423      	add	r3, r4
  408400:	4630      	mov	r0, r6
  408402:	685a      	ldr	r2, [r3, #4]
  408404:	f042 0201 	orr.w	r2, r2, #1
  408408:	605a      	str	r2, [r3, #4]
  40840a:	f000 fa7f 	bl	40890c <__malloc_unlock>
  40840e:	3408      	adds	r4, #8
  408410:	4620      	mov	r0, r4
  408412:	b003      	add	sp, #12
  408414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408418:	68bc      	ldr	r4, [r7, #8]
  40841a:	6863      	ldr	r3, [r4, #4]
  40841c:	f023 0803 	bic.w	r8, r3, #3
  408420:	45a8      	cmp	r8, r5
  408422:	d304      	bcc.n	40842e <_malloc_r+0x206>
  408424:	ebc5 0308 	rsb	r3, r5, r8
  408428:	2b0f      	cmp	r3, #15
  40842a:	f300 808c 	bgt.w	408546 <_malloc_r+0x31e>
  40842e:	4b55      	ldr	r3, [pc, #340]	; (408584 <_malloc_r+0x35c>)
  408430:	f8df 9160 	ldr.w	r9, [pc, #352]	; 408594 <_malloc_r+0x36c>
  408434:	681a      	ldr	r2, [r3, #0]
  408436:	f8d9 3000 	ldr.w	r3, [r9]
  40843a:	3301      	adds	r3, #1
  40843c:	442a      	add	r2, r5
  40843e:	eb04 0a08 	add.w	sl, r4, r8
  408442:	f000 8160 	beq.w	408706 <_malloc_r+0x4de>
  408446:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  40844a:	320f      	adds	r2, #15
  40844c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  408450:	f022 020f 	bic.w	r2, r2, #15
  408454:	4611      	mov	r1, r2
  408456:	4630      	mov	r0, r6
  408458:	9201      	str	r2, [sp, #4]
  40845a:	f000 ff57 	bl	40930c <_sbrk_r>
  40845e:	f1b0 3fff 	cmp.w	r0, #4294967295
  408462:	4683      	mov	fp, r0
  408464:	9a01      	ldr	r2, [sp, #4]
  408466:	f000 8158 	beq.w	40871a <_malloc_r+0x4f2>
  40846a:	4582      	cmp	sl, r0
  40846c:	f200 80fc 	bhi.w	408668 <_malloc_r+0x440>
  408470:	4b45      	ldr	r3, [pc, #276]	; (408588 <_malloc_r+0x360>)
  408472:	6819      	ldr	r1, [r3, #0]
  408474:	45da      	cmp	sl, fp
  408476:	4411      	add	r1, r2
  408478:	6019      	str	r1, [r3, #0]
  40847a:	f000 8153 	beq.w	408724 <_malloc_r+0x4fc>
  40847e:	f8d9 0000 	ldr.w	r0, [r9]
  408482:	f8df e110 	ldr.w	lr, [pc, #272]	; 408594 <_malloc_r+0x36c>
  408486:	3001      	adds	r0, #1
  408488:	bf1b      	ittet	ne
  40848a:	ebca 0a0b 	rsbne	sl, sl, fp
  40848e:	4451      	addne	r1, sl
  408490:	f8ce b000 	streq.w	fp, [lr]
  408494:	6019      	strne	r1, [r3, #0]
  408496:	f01b 0107 	ands.w	r1, fp, #7
  40849a:	f000 8117 	beq.w	4086cc <_malloc_r+0x4a4>
  40849e:	f1c1 0008 	rsb	r0, r1, #8
  4084a2:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4084a6:	4483      	add	fp, r0
  4084a8:	3108      	adds	r1, #8
  4084aa:	445a      	add	r2, fp
  4084ac:	f3c2 020b 	ubfx	r2, r2, #0, #12
  4084b0:	ebc2 0901 	rsb	r9, r2, r1
  4084b4:	4649      	mov	r1, r9
  4084b6:	4630      	mov	r0, r6
  4084b8:	9301      	str	r3, [sp, #4]
  4084ba:	f000 ff27 	bl	40930c <_sbrk_r>
  4084be:	1c43      	adds	r3, r0, #1
  4084c0:	9b01      	ldr	r3, [sp, #4]
  4084c2:	f000 813f 	beq.w	408744 <_malloc_r+0x51c>
  4084c6:	ebcb 0200 	rsb	r2, fp, r0
  4084ca:	444a      	add	r2, r9
  4084cc:	f042 0201 	orr.w	r2, r2, #1
  4084d0:	6819      	ldr	r1, [r3, #0]
  4084d2:	f8c7 b008 	str.w	fp, [r7, #8]
  4084d6:	4449      	add	r1, r9
  4084d8:	42bc      	cmp	r4, r7
  4084da:	f8cb 2004 	str.w	r2, [fp, #4]
  4084de:	6019      	str	r1, [r3, #0]
  4084e0:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 408588 <_malloc_r+0x360>
  4084e4:	d016      	beq.n	408514 <_malloc_r+0x2ec>
  4084e6:	f1b8 0f0f 	cmp.w	r8, #15
  4084ea:	f240 80fd 	bls.w	4086e8 <_malloc_r+0x4c0>
  4084ee:	6862      	ldr	r2, [r4, #4]
  4084f0:	f1a8 030c 	sub.w	r3, r8, #12
  4084f4:	f023 0307 	bic.w	r3, r3, #7
  4084f8:	18e0      	adds	r0, r4, r3
  4084fa:	f002 0201 	and.w	r2, r2, #1
  4084fe:	f04f 0e05 	mov.w	lr, #5
  408502:	431a      	orrs	r2, r3
  408504:	2b0f      	cmp	r3, #15
  408506:	6062      	str	r2, [r4, #4]
  408508:	f8c0 e004 	str.w	lr, [r0, #4]
  40850c:	f8c0 e008 	str.w	lr, [r0, #8]
  408510:	f200 811c 	bhi.w	40874c <_malloc_r+0x524>
  408514:	4b1d      	ldr	r3, [pc, #116]	; (40858c <_malloc_r+0x364>)
  408516:	68bc      	ldr	r4, [r7, #8]
  408518:	681a      	ldr	r2, [r3, #0]
  40851a:	4291      	cmp	r1, r2
  40851c:	bf88      	it	hi
  40851e:	6019      	strhi	r1, [r3, #0]
  408520:	4b1b      	ldr	r3, [pc, #108]	; (408590 <_malloc_r+0x368>)
  408522:	681a      	ldr	r2, [r3, #0]
  408524:	4291      	cmp	r1, r2
  408526:	6862      	ldr	r2, [r4, #4]
  408528:	bf88      	it	hi
  40852a:	6019      	strhi	r1, [r3, #0]
  40852c:	f022 0203 	bic.w	r2, r2, #3
  408530:	4295      	cmp	r5, r2
  408532:	eba2 0305 	sub.w	r3, r2, r5
  408536:	d801      	bhi.n	40853c <_malloc_r+0x314>
  408538:	2b0f      	cmp	r3, #15
  40853a:	dc04      	bgt.n	408546 <_malloc_r+0x31e>
  40853c:	4630      	mov	r0, r6
  40853e:	f000 f9e5 	bl	40890c <__malloc_unlock>
  408542:	2400      	movs	r4, #0
  408544:	e738      	b.n	4083b8 <_malloc_r+0x190>
  408546:	1962      	adds	r2, r4, r5
  408548:	f043 0301 	orr.w	r3, r3, #1
  40854c:	f045 0501 	orr.w	r5, r5, #1
  408550:	6065      	str	r5, [r4, #4]
  408552:	4630      	mov	r0, r6
  408554:	60ba      	str	r2, [r7, #8]
  408556:	6053      	str	r3, [r2, #4]
  408558:	f000 f9d8 	bl	40890c <__malloc_unlock>
  40855c:	3408      	adds	r4, #8
  40855e:	4620      	mov	r0, r4
  408560:	b003      	add	sp, #12
  408562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408566:	2b14      	cmp	r3, #20
  408568:	d971      	bls.n	40864e <_malloc_r+0x426>
  40856a:	2b54      	cmp	r3, #84	; 0x54
  40856c:	f200 80a4 	bhi.w	4086b8 <_malloc_r+0x490>
  408570:	0b28      	lsrs	r0, r5, #12
  408572:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
  408576:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40857a:	306e      	adds	r0, #110	; 0x6e
  40857c:	e676      	b.n	40826c <_malloc_r+0x44>
  40857e:	bf00      	nop
  408580:	20400498 	.word	0x20400498
  408584:	20400a08 	.word	0x20400a08
  408588:	20400a0c 	.word	0x20400a0c
  40858c:	20400a04 	.word	0x20400a04
  408590:	20400a00 	.word	0x20400a00
  408594:	204008a4 	.word	0x204008a4
  408598:	0a5a      	lsrs	r2, r3, #9
  40859a:	2a04      	cmp	r2, #4
  40859c:	d95e      	bls.n	40865c <_malloc_r+0x434>
  40859e:	2a14      	cmp	r2, #20
  4085a0:	f200 80b3 	bhi.w	40870a <_malloc_r+0x4e2>
  4085a4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4085a8:	0049      	lsls	r1, r1, #1
  4085aa:	325b      	adds	r2, #91	; 0x5b
  4085ac:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
  4085b0:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
  4085b4:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 408794 <_malloc_r+0x56c>
  4085b8:	f1ac 0c08 	sub.w	ip, ip, #8
  4085bc:	458c      	cmp	ip, r1
  4085be:	f000 8088 	beq.w	4086d2 <_malloc_r+0x4aa>
  4085c2:	684a      	ldr	r2, [r1, #4]
  4085c4:	f022 0203 	bic.w	r2, r2, #3
  4085c8:	4293      	cmp	r3, r2
  4085ca:	d202      	bcs.n	4085d2 <_malloc_r+0x3aa>
  4085cc:	6889      	ldr	r1, [r1, #8]
  4085ce:	458c      	cmp	ip, r1
  4085d0:	d1f7      	bne.n	4085c2 <_malloc_r+0x39a>
  4085d2:	f8d1 c00c 	ldr.w	ip, [r1, #12]
  4085d6:	687a      	ldr	r2, [r7, #4]
  4085d8:	f8c4 c00c 	str.w	ip, [r4, #12]
  4085dc:	60a1      	str	r1, [r4, #8]
  4085de:	f8cc 4008 	str.w	r4, [ip, #8]
  4085e2:	60cc      	str	r4, [r1, #12]
  4085e4:	e688      	b.n	4082f8 <_malloc_r+0xd0>
  4085e6:	1963      	adds	r3, r4, r5
  4085e8:	f042 0701 	orr.w	r7, r2, #1
  4085ec:	f045 0501 	orr.w	r5, r5, #1
  4085f0:	6065      	str	r5, [r4, #4]
  4085f2:	4630      	mov	r0, r6
  4085f4:	614b      	str	r3, [r1, #20]
  4085f6:	610b      	str	r3, [r1, #16]
  4085f8:	f8c3 e00c 	str.w	lr, [r3, #12]
  4085fc:	f8c3 e008 	str.w	lr, [r3, #8]
  408600:	605f      	str	r7, [r3, #4]
  408602:	509a      	str	r2, [r3, r2]
  408604:	3408      	adds	r4, #8
  408606:	f000 f981 	bl	40890c <__malloc_unlock>
  40860a:	e6d5      	b.n	4083b8 <_malloc_r+0x190>
  40860c:	684a      	ldr	r2, [r1, #4]
  40860e:	e673      	b.n	4082f8 <_malloc_r+0xd0>
  408610:	f108 0801 	add.w	r8, r8, #1
  408614:	f018 0f03 	tst.w	r8, #3
  408618:	f10c 0c08 	add.w	ip, ip, #8
  40861c:	f47f ae7f 	bne.w	40831e <_malloc_r+0xf6>
  408620:	e030      	b.n	408684 <_malloc_r+0x45c>
  408622:	68dc      	ldr	r4, [r3, #12]
  408624:	42a3      	cmp	r3, r4
  408626:	bf08      	it	eq
  408628:	3002      	addeq	r0, #2
  40862a:	f43f ae35 	beq.w	408298 <_malloc_r+0x70>
  40862e:	e6b3      	b.n	408398 <_malloc_r+0x170>
  408630:	440b      	add	r3, r1
  408632:	460c      	mov	r4, r1
  408634:	685a      	ldr	r2, [r3, #4]
  408636:	68c9      	ldr	r1, [r1, #12]
  408638:	f854 5f08 	ldr.w	r5, [r4, #8]!
  40863c:	f042 0201 	orr.w	r2, r2, #1
  408640:	605a      	str	r2, [r3, #4]
  408642:	4630      	mov	r0, r6
  408644:	60e9      	str	r1, [r5, #12]
  408646:	608d      	str	r5, [r1, #8]
  408648:	f000 f960 	bl	40890c <__malloc_unlock>
  40864c:	e6b4      	b.n	4083b8 <_malloc_r+0x190>
  40864e:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
  408652:	f103 005b 	add.w	r0, r3, #91	; 0x5b
  408656:	ea4f 034e 	mov.w	r3, lr, lsl #1
  40865a:	e607      	b.n	40826c <_malloc_r+0x44>
  40865c:	099a      	lsrs	r2, r3, #6
  40865e:	f102 0139 	add.w	r1, r2, #57	; 0x39
  408662:	0049      	lsls	r1, r1, #1
  408664:	3238      	adds	r2, #56	; 0x38
  408666:	e7a1      	b.n	4085ac <_malloc_r+0x384>
  408668:	42bc      	cmp	r4, r7
  40866a:	4b4a      	ldr	r3, [pc, #296]	; (408794 <_malloc_r+0x56c>)
  40866c:	f43f af00 	beq.w	408470 <_malloc_r+0x248>
  408670:	689c      	ldr	r4, [r3, #8]
  408672:	6862      	ldr	r2, [r4, #4]
  408674:	f022 0203 	bic.w	r2, r2, #3
  408678:	e75a      	b.n	408530 <_malloc_r+0x308>
  40867a:	f859 3908 	ldr.w	r3, [r9], #-8
  40867e:	4599      	cmp	r9, r3
  408680:	f040 8082 	bne.w	408788 <_malloc_r+0x560>
  408684:	f010 0f03 	tst.w	r0, #3
  408688:	f100 30ff 	add.w	r0, r0, #4294967295
  40868c:	d1f5      	bne.n	40867a <_malloc_r+0x452>
  40868e:	687b      	ldr	r3, [r7, #4]
  408690:	ea23 0304 	bic.w	r3, r3, r4
  408694:	607b      	str	r3, [r7, #4]
  408696:	0064      	lsls	r4, r4, #1
  408698:	429c      	cmp	r4, r3
  40869a:	f63f aebd 	bhi.w	408418 <_malloc_r+0x1f0>
  40869e:	2c00      	cmp	r4, #0
  4086a0:	f43f aeba 	beq.w	408418 <_malloc_r+0x1f0>
  4086a4:	421c      	tst	r4, r3
  4086a6:	4640      	mov	r0, r8
  4086a8:	f47f ae35 	bne.w	408316 <_malloc_r+0xee>
  4086ac:	0064      	lsls	r4, r4, #1
  4086ae:	421c      	tst	r4, r3
  4086b0:	f100 0004 	add.w	r0, r0, #4
  4086b4:	d0fa      	beq.n	4086ac <_malloc_r+0x484>
  4086b6:	e62e      	b.n	408316 <_malloc_r+0xee>
  4086b8:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4086bc:	d818      	bhi.n	4086f0 <_malloc_r+0x4c8>
  4086be:	0be8      	lsrs	r0, r5, #15
  4086c0:	f100 0e78 	add.w	lr, r0, #120	; 0x78
  4086c4:	ea4f 034e 	mov.w	r3, lr, lsl #1
  4086c8:	3077      	adds	r0, #119	; 0x77
  4086ca:	e5cf      	b.n	40826c <_malloc_r+0x44>
  4086cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4086d0:	e6eb      	b.n	4084aa <_malloc_r+0x282>
  4086d2:	2101      	movs	r1, #1
  4086d4:	f8d8 3004 	ldr.w	r3, [r8, #4]
  4086d8:	1092      	asrs	r2, r2, #2
  4086da:	fa01 f202 	lsl.w	r2, r1, r2
  4086de:	431a      	orrs	r2, r3
  4086e0:	f8c8 2004 	str.w	r2, [r8, #4]
  4086e4:	4661      	mov	r1, ip
  4086e6:	e777      	b.n	4085d8 <_malloc_r+0x3b0>
  4086e8:	2301      	movs	r3, #1
  4086ea:	f8cb 3004 	str.w	r3, [fp, #4]
  4086ee:	e725      	b.n	40853c <_malloc_r+0x314>
  4086f0:	f240 5254 	movw	r2, #1364	; 0x554
  4086f4:	4293      	cmp	r3, r2
  4086f6:	d820      	bhi.n	40873a <_malloc_r+0x512>
  4086f8:	0ca8      	lsrs	r0, r5, #18
  4086fa:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
  4086fe:	ea4f 034e 	mov.w	r3, lr, lsl #1
  408702:	307c      	adds	r0, #124	; 0x7c
  408704:	e5b2      	b.n	40826c <_malloc_r+0x44>
  408706:	3210      	adds	r2, #16
  408708:	e6a4      	b.n	408454 <_malloc_r+0x22c>
  40870a:	2a54      	cmp	r2, #84	; 0x54
  40870c:	d826      	bhi.n	40875c <_malloc_r+0x534>
  40870e:	0b1a      	lsrs	r2, r3, #12
  408710:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  408714:	0049      	lsls	r1, r1, #1
  408716:	326e      	adds	r2, #110	; 0x6e
  408718:	e748      	b.n	4085ac <_malloc_r+0x384>
  40871a:	68bc      	ldr	r4, [r7, #8]
  40871c:	6862      	ldr	r2, [r4, #4]
  40871e:	f022 0203 	bic.w	r2, r2, #3
  408722:	e705      	b.n	408530 <_malloc_r+0x308>
  408724:	f3ca 000b 	ubfx	r0, sl, #0, #12
  408728:	2800      	cmp	r0, #0
  40872a:	f47f aea8 	bne.w	40847e <_malloc_r+0x256>
  40872e:	4442      	add	r2, r8
  408730:	68bb      	ldr	r3, [r7, #8]
  408732:	f042 0201 	orr.w	r2, r2, #1
  408736:	605a      	str	r2, [r3, #4]
  408738:	e6ec      	b.n	408514 <_malloc_r+0x2ec>
  40873a:	23fe      	movs	r3, #254	; 0xfe
  40873c:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
  408740:	207e      	movs	r0, #126	; 0x7e
  408742:	e593      	b.n	40826c <_malloc_r+0x44>
  408744:	2201      	movs	r2, #1
  408746:	f04f 0900 	mov.w	r9, #0
  40874a:	e6c1      	b.n	4084d0 <_malloc_r+0x2a8>
  40874c:	f104 0108 	add.w	r1, r4, #8
  408750:	4630      	mov	r0, r6
  408752:	f7ff fa4b 	bl	407bec <_free_r>
  408756:	f8d9 1000 	ldr.w	r1, [r9]
  40875a:	e6db      	b.n	408514 <_malloc_r+0x2ec>
  40875c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  408760:	d805      	bhi.n	40876e <_malloc_r+0x546>
  408762:	0bda      	lsrs	r2, r3, #15
  408764:	f102 0178 	add.w	r1, r2, #120	; 0x78
  408768:	0049      	lsls	r1, r1, #1
  40876a:	3277      	adds	r2, #119	; 0x77
  40876c:	e71e      	b.n	4085ac <_malloc_r+0x384>
  40876e:	f240 5154 	movw	r1, #1364	; 0x554
  408772:	428a      	cmp	r2, r1
  408774:	d805      	bhi.n	408782 <_malloc_r+0x55a>
  408776:	0c9a      	lsrs	r2, r3, #18
  408778:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40877c:	0049      	lsls	r1, r1, #1
  40877e:	327c      	adds	r2, #124	; 0x7c
  408780:	e714      	b.n	4085ac <_malloc_r+0x384>
  408782:	21fe      	movs	r1, #254	; 0xfe
  408784:	227e      	movs	r2, #126	; 0x7e
  408786:	e711      	b.n	4085ac <_malloc_r+0x384>
  408788:	687b      	ldr	r3, [r7, #4]
  40878a:	e784      	b.n	408696 <_malloc_r+0x46e>
  40878c:	08e8      	lsrs	r0, r5, #3
  40878e:	1c43      	adds	r3, r0, #1
  408790:	005b      	lsls	r3, r3, #1
  408792:	e5f8      	b.n	408386 <_malloc_r+0x15e>
  408794:	20400498 	.word	0x20400498
	...

004087a0 <memchr>:
  4087a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4087a4:	2a10      	cmp	r2, #16
  4087a6:	db2b      	blt.n	408800 <memchr+0x60>
  4087a8:	f010 0f07 	tst.w	r0, #7
  4087ac:	d008      	beq.n	4087c0 <memchr+0x20>
  4087ae:	f810 3b01 	ldrb.w	r3, [r0], #1
  4087b2:	3a01      	subs	r2, #1
  4087b4:	428b      	cmp	r3, r1
  4087b6:	d02d      	beq.n	408814 <memchr+0x74>
  4087b8:	f010 0f07 	tst.w	r0, #7
  4087bc:	b342      	cbz	r2, 408810 <memchr+0x70>
  4087be:	d1f6      	bne.n	4087ae <memchr+0xe>
  4087c0:	b4f0      	push	{r4, r5, r6, r7}
  4087c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4087c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4087ca:	f022 0407 	bic.w	r4, r2, #7
  4087ce:	f07f 0700 	mvns.w	r7, #0
  4087d2:	2300      	movs	r3, #0
  4087d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4087d8:	3c08      	subs	r4, #8
  4087da:	ea85 0501 	eor.w	r5, r5, r1
  4087de:	ea86 0601 	eor.w	r6, r6, r1
  4087e2:	fa85 f547 	uadd8	r5, r5, r7
  4087e6:	faa3 f587 	sel	r5, r3, r7
  4087ea:	fa86 f647 	uadd8	r6, r6, r7
  4087ee:	faa5 f687 	sel	r6, r5, r7
  4087f2:	b98e      	cbnz	r6, 408818 <memchr+0x78>
  4087f4:	d1ee      	bne.n	4087d4 <memchr+0x34>
  4087f6:	bcf0      	pop	{r4, r5, r6, r7}
  4087f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4087fc:	f002 0207 	and.w	r2, r2, #7
  408800:	b132      	cbz	r2, 408810 <memchr+0x70>
  408802:	f810 3b01 	ldrb.w	r3, [r0], #1
  408806:	3a01      	subs	r2, #1
  408808:	ea83 0301 	eor.w	r3, r3, r1
  40880c:	b113      	cbz	r3, 408814 <memchr+0x74>
  40880e:	d1f8      	bne.n	408802 <memchr+0x62>
  408810:	2000      	movs	r0, #0
  408812:	4770      	bx	lr
  408814:	3801      	subs	r0, #1
  408816:	4770      	bx	lr
  408818:	2d00      	cmp	r5, #0
  40881a:	bf06      	itte	eq
  40881c:	4635      	moveq	r5, r6
  40881e:	3803      	subeq	r0, #3
  408820:	3807      	subne	r0, #7
  408822:	f015 0f01 	tst.w	r5, #1
  408826:	d107      	bne.n	408838 <memchr+0x98>
  408828:	3001      	adds	r0, #1
  40882a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40882e:	bf02      	ittt	eq
  408830:	3001      	addeq	r0, #1
  408832:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  408836:	3001      	addeq	r0, #1
  408838:	bcf0      	pop	{r4, r5, r6, r7}
  40883a:	3801      	subs	r0, #1
  40883c:	4770      	bx	lr
  40883e:	bf00      	nop

00408840 <memmove>:
  408840:	4288      	cmp	r0, r1
  408842:	b5f0      	push	{r4, r5, r6, r7, lr}
  408844:	d90d      	bls.n	408862 <memmove+0x22>
  408846:	188b      	adds	r3, r1, r2
  408848:	4298      	cmp	r0, r3
  40884a:	d20a      	bcs.n	408862 <memmove+0x22>
  40884c:	1881      	adds	r1, r0, r2
  40884e:	2a00      	cmp	r2, #0
  408850:	d051      	beq.n	4088f6 <memmove+0xb6>
  408852:	1a9a      	subs	r2, r3, r2
  408854:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  408858:	f801 4d01 	strb.w	r4, [r1, #-1]!
  40885c:	4293      	cmp	r3, r2
  40885e:	d1f9      	bne.n	408854 <memmove+0x14>
  408860:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408862:	2a0f      	cmp	r2, #15
  408864:	d948      	bls.n	4088f8 <memmove+0xb8>
  408866:	ea41 0300 	orr.w	r3, r1, r0
  40886a:	079b      	lsls	r3, r3, #30
  40886c:	d146      	bne.n	4088fc <memmove+0xbc>
  40886e:	f100 0410 	add.w	r4, r0, #16
  408872:	f101 0310 	add.w	r3, r1, #16
  408876:	4615      	mov	r5, r2
  408878:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40887c:	f844 6c10 	str.w	r6, [r4, #-16]
  408880:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  408884:	f844 6c0c 	str.w	r6, [r4, #-12]
  408888:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40888c:	f844 6c08 	str.w	r6, [r4, #-8]
  408890:	3d10      	subs	r5, #16
  408892:	f853 6c04 	ldr.w	r6, [r3, #-4]
  408896:	f844 6c04 	str.w	r6, [r4, #-4]
  40889a:	2d0f      	cmp	r5, #15
  40889c:	f103 0310 	add.w	r3, r3, #16
  4088a0:	f104 0410 	add.w	r4, r4, #16
  4088a4:	d8e8      	bhi.n	408878 <memmove+0x38>
  4088a6:	f1a2 0310 	sub.w	r3, r2, #16
  4088aa:	f023 030f 	bic.w	r3, r3, #15
  4088ae:	f002 0e0f 	and.w	lr, r2, #15
  4088b2:	3310      	adds	r3, #16
  4088b4:	f1be 0f03 	cmp.w	lr, #3
  4088b8:	4419      	add	r1, r3
  4088ba:	4403      	add	r3, r0
  4088bc:	d921      	bls.n	408902 <memmove+0xc2>
  4088be:	1f1e      	subs	r6, r3, #4
  4088c0:	460d      	mov	r5, r1
  4088c2:	4674      	mov	r4, lr
  4088c4:	3c04      	subs	r4, #4
  4088c6:	f855 7b04 	ldr.w	r7, [r5], #4
  4088ca:	f846 7f04 	str.w	r7, [r6, #4]!
  4088ce:	2c03      	cmp	r4, #3
  4088d0:	d8f8      	bhi.n	4088c4 <memmove+0x84>
  4088d2:	f1ae 0404 	sub.w	r4, lr, #4
  4088d6:	f024 0403 	bic.w	r4, r4, #3
  4088da:	3404      	adds	r4, #4
  4088dc:	4423      	add	r3, r4
  4088de:	4421      	add	r1, r4
  4088e0:	f002 0203 	and.w	r2, r2, #3
  4088e4:	b162      	cbz	r2, 408900 <memmove+0xc0>
  4088e6:	3b01      	subs	r3, #1
  4088e8:	440a      	add	r2, r1
  4088ea:	f811 4b01 	ldrb.w	r4, [r1], #1
  4088ee:	f803 4f01 	strb.w	r4, [r3, #1]!
  4088f2:	428a      	cmp	r2, r1
  4088f4:	d1f9      	bne.n	4088ea <memmove+0xaa>
  4088f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4088f8:	4603      	mov	r3, r0
  4088fa:	e7f3      	b.n	4088e4 <memmove+0xa4>
  4088fc:	4603      	mov	r3, r0
  4088fe:	e7f2      	b.n	4088e6 <memmove+0xa6>
  408900:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408902:	4672      	mov	r2, lr
  408904:	e7ee      	b.n	4088e4 <memmove+0xa4>
  408906:	bf00      	nop

00408908 <__malloc_lock>:
  408908:	4770      	bx	lr
  40890a:	bf00      	nop

0040890c <__malloc_unlock>:
  40890c:	4770      	bx	lr
  40890e:	bf00      	nop

00408910 <_Balloc>:
  408910:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  408912:	b570      	push	{r4, r5, r6, lr}
  408914:	4605      	mov	r5, r0
  408916:	460c      	mov	r4, r1
  408918:	b14b      	cbz	r3, 40892e <_Balloc+0x1e>
  40891a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40891e:	b180      	cbz	r0, 408942 <_Balloc+0x32>
  408920:	6802      	ldr	r2, [r0, #0]
  408922:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  408926:	2300      	movs	r3, #0
  408928:	6103      	str	r3, [r0, #16]
  40892a:	60c3      	str	r3, [r0, #12]
  40892c:	bd70      	pop	{r4, r5, r6, pc}
  40892e:	2221      	movs	r2, #33	; 0x21
  408930:	2104      	movs	r1, #4
  408932:	f000 ff29 	bl	409788 <_calloc_r>
  408936:	64e8      	str	r0, [r5, #76]	; 0x4c
  408938:	4603      	mov	r3, r0
  40893a:	2800      	cmp	r0, #0
  40893c:	d1ed      	bne.n	40891a <_Balloc+0xa>
  40893e:	2000      	movs	r0, #0
  408940:	bd70      	pop	{r4, r5, r6, pc}
  408942:	2101      	movs	r1, #1
  408944:	fa01 f604 	lsl.w	r6, r1, r4
  408948:	1d72      	adds	r2, r6, #5
  40894a:	4628      	mov	r0, r5
  40894c:	0092      	lsls	r2, r2, #2
  40894e:	f000 ff1b 	bl	409788 <_calloc_r>
  408952:	2800      	cmp	r0, #0
  408954:	d0f3      	beq.n	40893e <_Balloc+0x2e>
  408956:	6044      	str	r4, [r0, #4]
  408958:	6086      	str	r6, [r0, #8]
  40895a:	e7e4      	b.n	408926 <_Balloc+0x16>

0040895c <_Bfree>:
  40895c:	b131      	cbz	r1, 40896c <_Bfree+0x10>
  40895e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  408960:	684a      	ldr	r2, [r1, #4]
  408962:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  408966:	6008      	str	r0, [r1, #0]
  408968:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40896c:	4770      	bx	lr
  40896e:	bf00      	nop

00408970 <__multadd>:
  408970:	b5f0      	push	{r4, r5, r6, r7, lr}
  408972:	690c      	ldr	r4, [r1, #16]
  408974:	b083      	sub	sp, #12
  408976:	460d      	mov	r5, r1
  408978:	4606      	mov	r6, r0
  40897a:	f101 0e14 	add.w	lr, r1, #20
  40897e:	2700      	movs	r7, #0
  408980:	f8de 0000 	ldr.w	r0, [lr]
  408984:	b281      	uxth	r1, r0
  408986:	fb02 3101 	mla	r1, r2, r1, r3
  40898a:	0c0b      	lsrs	r3, r1, #16
  40898c:	0c00      	lsrs	r0, r0, #16
  40898e:	fb02 3300 	mla	r3, r2, r0, r3
  408992:	b289      	uxth	r1, r1
  408994:	3701      	adds	r7, #1
  408996:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  40899a:	42bc      	cmp	r4, r7
  40899c:	f84e 1b04 	str.w	r1, [lr], #4
  4089a0:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4089a4:	dcec      	bgt.n	408980 <__multadd+0x10>
  4089a6:	b13b      	cbz	r3, 4089b8 <__multadd+0x48>
  4089a8:	68aa      	ldr	r2, [r5, #8]
  4089aa:	4294      	cmp	r4, r2
  4089ac:	da07      	bge.n	4089be <__multadd+0x4e>
  4089ae:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4089b2:	3401      	adds	r4, #1
  4089b4:	6153      	str	r3, [r2, #20]
  4089b6:	612c      	str	r4, [r5, #16]
  4089b8:	4628      	mov	r0, r5
  4089ba:	b003      	add	sp, #12
  4089bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4089be:	6869      	ldr	r1, [r5, #4]
  4089c0:	9301      	str	r3, [sp, #4]
  4089c2:	3101      	adds	r1, #1
  4089c4:	4630      	mov	r0, r6
  4089c6:	f7ff ffa3 	bl	408910 <_Balloc>
  4089ca:	692a      	ldr	r2, [r5, #16]
  4089cc:	3202      	adds	r2, #2
  4089ce:	f105 010c 	add.w	r1, r5, #12
  4089d2:	4607      	mov	r7, r0
  4089d4:	0092      	lsls	r2, r2, #2
  4089d6:	300c      	adds	r0, #12
  4089d8:	f7fb fa54 	bl	403e84 <memcpy>
  4089dc:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4089de:	6869      	ldr	r1, [r5, #4]
  4089e0:	9b01      	ldr	r3, [sp, #4]
  4089e2:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4089e6:	6028      	str	r0, [r5, #0]
  4089e8:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4089ec:	463d      	mov	r5, r7
  4089ee:	e7de      	b.n	4089ae <__multadd+0x3e>

004089f0 <__hi0bits>:
  4089f0:	0c03      	lsrs	r3, r0, #16
  4089f2:	041b      	lsls	r3, r3, #16
  4089f4:	b9b3      	cbnz	r3, 408a24 <__hi0bits+0x34>
  4089f6:	0400      	lsls	r0, r0, #16
  4089f8:	2310      	movs	r3, #16
  4089fa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  4089fe:	bf04      	itt	eq
  408a00:	0200      	lsleq	r0, r0, #8
  408a02:	3308      	addeq	r3, #8
  408a04:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  408a08:	bf04      	itt	eq
  408a0a:	0100      	lsleq	r0, r0, #4
  408a0c:	3304      	addeq	r3, #4
  408a0e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  408a12:	bf04      	itt	eq
  408a14:	0080      	lsleq	r0, r0, #2
  408a16:	3302      	addeq	r3, #2
  408a18:	2800      	cmp	r0, #0
  408a1a:	db07      	blt.n	408a2c <__hi0bits+0x3c>
  408a1c:	0042      	lsls	r2, r0, #1
  408a1e:	d403      	bmi.n	408a28 <__hi0bits+0x38>
  408a20:	2020      	movs	r0, #32
  408a22:	4770      	bx	lr
  408a24:	2300      	movs	r3, #0
  408a26:	e7e8      	b.n	4089fa <__hi0bits+0xa>
  408a28:	1c58      	adds	r0, r3, #1
  408a2a:	4770      	bx	lr
  408a2c:	4618      	mov	r0, r3
  408a2e:	4770      	bx	lr

00408a30 <__lo0bits>:
  408a30:	6803      	ldr	r3, [r0, #0]
  408a32:	f013 0207 	ands.w	r2, r3, #7
  408a36:	d007      	beq.n	408a48 <__lo0bits+0x18>
  408a38:	07d9      	lsls	r1, r3, #31
  408a3a:	d420      	bmi.n	408a7e <__lo0bits+0x4e>
  408a3c:	079a      	lsls	r2, r3, #30
  408a3e:	d420      	bmi.n	408a82 <__lo0bits+0x52>
  408a40:	089b      	lsrs	r3, r3, #2
  408a42:	6003      	str	r3, [r0, #0]
  408a44:	2002      	movs	r0, #2
  408a46:	4770      	bx	lr
  408a48:	b299      	uxth	r1, r3
  408a4a:	b909      	cbnz	r1, 408a50 <__lo0bits+0x20>
  408a4c:	0c1b      	lsrs	r3, r3, #16
  408a4e:	2210      	movs	r2, #16
  408a50:	f013 0fff 	tst.w	r3, #255	; 0xff
  408a54:	bf04      	itt	eq
  408a56:	0a1b      	lsreq	r3, r3, #8
  408a58:	3208      	addeq	r2, #8
  408a5a:	0719      	lsls	r1, r3, #28
  408a5c:	bf04      	itt	eq
  408a5e:	091b      	lsreq	r3, r3, #4
  408a60:	3204      	addeq	r2, #4
  408a62:	0799      	lsls	r1, r3, #30
  408a64:	bf04      	itt	eq
  408a66:	089b      	lsreq	r3, r3, #2
  408a68:	3202      	addeq	r2, #2
  408a6a:	07d9      	lsls	r1, r3, #31
  408a6c:	d404      	bmi.n	408a78 <__lo0bits+0x48>
  408a6e:	085b      	lsrs	r3, r3, #1
  408a70:	d101      	bne.n	408a76 <__lo0bits+0x46>
  408a72:	2020      	movs	r0, #32
  408a74:	4770      	bx	lr
  408a76:	3201      	adds	r2, #1
  408a78:	6003      	str	r3, [r0, #0]
  408a7a:	4610      	mov	r0, r2
  408a7c:	4770      	bx	lr
  408a7e:	2000      	movs	r0, #0
  408a80:	4770      	bx	lr
  408a82:	085b      	lsrs	r3, r3, #1
  408a84:	6003      	str	r3, [r0, #0]
  408a86:	2001      	movs	r0, #1
  408a88:	4770      	bx	lr
  408a8a:	bf00      	nop

00408a8c <__i2b>:
  408a8c:	b510      	push	{r4, lr}
  408a8e:	460c      	mov	r4, r1
  408a90:	2101      	movs	r1, #1
  408a92:	f7ff ff3d 	bl	408910 <_Balloc>
  408a96:	2201      	movs	r2, #1
  408a98:	6144      	str	r4, [r0, #20]
  408a9a:	6102      	str	r2, [r0, #16]
  408a9c:	bd10      	pop	{r4, pc}
  408a9e:	bf00      	nop

00408aa0 <__multiply>:
  408aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408aa4:	690d      	ldr	r5, [r1, #16]
  408aa6:	6917      	ldr	r7, [r2, #16]
  408aa8:	42bd      	cmp	r5, r7
  408aaa:	b083      	sub	sp, #12
  408aac:	460c      	mov	r4, r1
  408aae:	4616      	mov	r6, r2
  408ab0:	da04      	bge.n	408abc <__multiply+0x1c>
  408ab2:	462a      	mov	r2, r5
  408ab4:	4634      	mov	r4, r6
  408ab6:	463d      	mov	r5, r7
  408ab8:	460e      	mov	r6, r1
  408aba:	4617      	mov	r7, r2
  408abc:	68a3      	ldr	r3, [r4, #8]
  408abe:	6861      	ldr	r1, [r4, #4]
  408ac0:	eb05 0807 	add.w	r8, r5, r7
  408ac4:	4598      	cmp	r8, r3
  408ac6:	bfc8      	it	gt
  408ac8:	3101      	addgt	r1, #1
  408aca:	f7ff ff21 	bl	408910 <_Balloc>
  408ace:	f100 0c14 	add.w	ip, r0, #20
  408ad2:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  408ad6:	45cc      	cmp	ip, r9
  408ad8:	9000      	str	r0, [sp, #0]
  408ada:	d205      	bcs.n	408ae8 <__multiply+0x48>
  408adc:	4663      	mov	r3, ip
  408ade:	2100      	movs	r1, #0
  408ae0:	f843 1b04 	str.w	r1, [r3], #4
  408ae4:	4599      	cmp	r9, r3
  408ae6:	d8fb      	bhi.n	408ae0 <__multiply+0x40>
  408ae8:	f106 0214 	add.w	r2, r6, #20
  408aec:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  408af0:	f104 0314 	add.w	r3, r4, #20
  408af4:	4552      	cmp	r2, sl
  408af6:	eb03 0e85 	add.w	lr, r3, r5, lsl #2
  408afa:	d254      	bcs.n	408ba6 <__multiply+0x106>
  408afc:	f8cd 9004 	str.w	r9, [sp, #4]
  408b00:	4699      	mov	r9, r3
  408b02:	f852 3b04 	ldr.w	r3, [r2], #4
  408b06:	fa1f fb83 	uxth.w	fp, r3
  408b0a:	f1bb 0f00 	cmp.w	fp, #0
  408b0e:	d020      	beq.n	408b52 <__multiply+0xb2>
  408b10:	2000      	movs	r0, #0
  408b12:	464f      	mov	r7, r9
  408b14:	4666      	mov	r6, ip
  408b16:	4605      	mov	r5, r0
  408b18:	e000      	b.n	408b1c <__multiply+0x7c>
  408b1a:	461e      	mov	r6, r3
  408b1c:	f857 4b04 	ldr.w	r4, [r7], #4
  408b20:	6830      	ldr	r0, [r6, #0]
  408b22:	b2a1      	uxth	r1, r4
  408b24:	b283      	uxth	r3, r0
  408b26:	fb0b 3101 	mla	r1, fp, r1, r3
  408b2a:	0c24      	lsrs	r4, r4, #16
  408b2c:	0c00      	lsrs	r0, r0, #16
  408b2e:	194b      	adds	r3, r1, r5
  408b30:	fb0b 0004 	mla	r0, fp, r4, r0
  408b34:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  408b38:	b299      	uxth	r1, r3
  408b3a:	4633      	mov	r3, r6
  408b3c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  408b40:	45be      	cmp	lr, r7
  408b42:	ea4f 4510 	mov.w	r5, r0, lsr #16
  408b46:	f843 1b04 	str.w	r1, [r3], #4
  408b4a:	d8e6      	bhi.n	408b1a <__multiply+0x7a>
  408b4c:	6075      	str	r5, [r6, #4]
  408b4e:	f852 3c04 	ldr.w	r3, [r2, #-4]
  408b52:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  408b56:	d020      	beq.n	408b9a <__multiply+0xfa>
  408b58:	f8dc 3000 	ldr.w	r3, [ip]
  408b5c:	4667      	mov	r7, ip
  408b5e:	4618      	mov	r0, r3
  408b60:	464d      	mov	r5, r9
  408b62:	2100      	movs	r1, #0
  408b64:	e000      	b.n	408b68 <__multiply+0xc8>
  408b66:	4637      	mov	r7, r6
  408b68:	882c      	ldrh	r4, [r5, #0]
  408b6a:	0c00      	lsrs	r0, r0, #16
  408b6c:	fb0b 0004 	mla	r0, fp, r4, r0
  408b70:	4401      	add	r1, r0
  408b72:	b29c      	uxth	r4, r3
  408b74:	463e      	mov	r6, r7
  408b76:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  408b7a:	f846 3b04 	str.w	r3, [r6], #4
  408b7e:	6878      	ldr	r0, [r7, #4]
  408b80:	f855 4b04 	ldr.w	r4, [r5], #4
  408b84:	b283      	uxth	r3, r0
  408b86:	0c24      	lsrs	r4, r4, #16
  408b88:	fb0b 3404 	mla	r4, fp, r4, r3
  408b8c:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  408b90:	45ae      	cmp	lr, r5
  408b92:	ea4f 4113 	mov.w	r1, r3, lsr #16
  408b96:	d8e6      	bhi.n	408b66 <__multiply+0xc6>
  408b98:	607b      	str	r3, [r7, #4]
  408b9a:	4592      	cmp	sl, r2
  408b9c:	f10c 0c04 	add.w	ip, ip, #4
  408ba0:	d8af      	bhi.n	408b02 <__multiply+0x62>
  408ba2:	f8dd 9004 	ldr.w	r9, [sp, #4]
  408ba6:	f1b8 0f00 	cmp.w	r8, #0
  408baa:	dd0b      	ble.n	408bc4 <__multiply+0x124>
  408bac:	f859 3c04 	ldr.w	r3, [r9, #-4]
  408bb0:	f1a9 0904 	sub.w	r9, r9, #4
  408bb4:	b11b      	cbz	r3, 408bbe <__multiply+0x11e>
  408bb6:	e005      	b.n	408bc4 <__multiply+0x124>
  408bb8:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  408bbc:	b913      	cbnz	r3, 408bc4 <__multiply+0x124>
  408bbe:	f1b8 0801 	subs.w	r8, r8, #1
  408bc2:	d1f9      	bne.n	408bb8 <__multiply+0x118>
  408bc4:	9800      	ldr	r0, [sp, #0]
  408bc6:	f8c0 8010 	str.w	r8, [r0, #16]
  408bca:	b003      	add	sp, #12
  408bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00408bd0 <__pow5mult>:
  408bd0:	f012 0303 	ands.w	r3, r2, #3
  408bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408bd8:	4614      	mov	r4, r2
  408bda:	4607      	mov	r7, r0
  408bdc:	d12e      	bne.n	408c3c <__pow5mult+0x6c>
  408bde:	460e      	mov	r6, r1
  408be0:	10a4      	asrs	r4, r4, #2
  408be2:	d01c      	beq.n	408c1e <__pow5mult+0x4e>
  408be4:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  408be6:	b395      	cbz	r5, 408c4e <__pow5mult+0x7e>
  408be8:	07e3      	lsls	r3, r4, #31
  408bea:	f04f 0800 	mov.w	r8, #0
  408bee:	d406      	bmi.n	408bfe <__pow5mult+0x2e>
  408bf0:	1064      	asrs	r4, r4, #1
  408bf2:	d014      	beq.n	408c1e <__pow5mult+0x4e>
  408bf4:	6828      	ldr	r0, [r5, #0]
  408bf6:	b1a8      	cbz	r0, 408c24 <__pow5mult+0x54>
  408bf8:	4605      	mov	r5, r0
  408bfa:	07e3      	lsls	r3, r4, #31
  408bfc:	d5f8      	bpl.n	408bf0 <__pow5mult+0x20>
  408bfe:	462a      	mov	r2, r5
  408c00:	4631      	mov	r1, r6
  408c02:	4638      	mov	r0, r7
  408c04:	f7ff ff4c 	bl	408aa0 <__multiply>
  408c08:	b1b6      	cbz	r6, 408c38 <__pow5mult+0x68>
  408c0a:	6872      	ldr	r2, [r6, #4]
  408c0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  408c0e:	1064      	asrs	r4, r4, #1
  408c10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  408c14:	6031      	str	r1, [r6, #0]
  408c16:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  408c1a:	4606      	mov	r6, r0
  408c1c:	d1ea      	bne.n	408bf4 <__pow5mult+0x24>
  408c1e:	4630      	mov	r0, r6
  408c20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408c24:	462a      	mov	r2, r5
  408c26:	4629      	mov	r1, r5
  408c28:	4638      	mov	r0, r7
  408c2a:	f7ff ff39 	bl	408aa0 <__multiply>
  408c2e:	6028      	str	r0, [r5, #0]
  408c30:	f8c0 8000 	str.w	r8, [r0]
  408c34:	4605      	mov	r5, r0
  408c36:	e7e0      	b.n	408bfa <__pow5mult+0x2a>
  408c38:	4606      	mov	r6, r0
  408c3a:	e7d9      	b.n	408bf0 <__pow5mult+0x20>
  408c3c:	1e5a      	subs	r2, r3, #1
  408c3e:	4d0b      	ldr	r5, [pc, #44]	; (408c6c <__pow5mult+0x9c>)
  408c40:	2300      	movs	r3, #0
  408c42:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  408c46:	f7ff fe93 	bl	408970 <__multadd>
  408c4a:	4606      	mov	r6, r0
  408c4c:	e7c8      	b.n	408be0 <__pow5mult+0x10>
  408c4e:	2101      	movs	r1, #1
  408c50:	4638      	mov	r0, r7
  408c52:	f7ff fe5d 	bl	408910 <_Balloc>
  408c56:	f240 2171 	movw	r1, #625	; 0x271
  408c5a:	2201      	movs	r2, #1
  408c5c:	2300      	movs	r3, #0
  408c5e:	6141      	str	r1, [r0, #20]
  408c60:	6102      	str	r2, [r0, #16]
  408c62:	4605      	mov	r5, r0
  408c64:	64b8      	str	r0, [r7, #72]	; 0x48
  408c66:	6003      	str	r3, [r0, #0]
  408c68:	e7be      	b.n	408be8 <__pow5mult+0x18>
  408c6a:	bf00      	nop
  408c6c:	00409f48 	.word	0x00409f48

00408c70 <__lshift>:
  408c70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408c74:	4691      	mov	r9, r2
  408c76:	690a      	ldr	r2, [r1, #16]
  408c78:	688b      	ldr	r3, [r1, #8]
  408c7a:	ea4f 1469 	mov.w	r4, r9, asr #5
  408c7e:	eb04 0802 	add.w	r8, r4, r2
  408c82:	f108 0501 	add.w	r5, r8, #1
  408c86:	429d      	cmp	r5, r3
  408c88:	460e      	mov	r6, r1
  408c8a:	4682      	mov	sl, r0
  408c8c:	6849      	ldr	r1, [r1, #4]
  408c8e:	dd04      	ble.n	408c9a <__lshift+0x2a>
  408c90:	005b      	lsls	r3, r3, #1
  408c92:	429d      	cmp	r5, r3
  408c94:	f101 0101 	add.w	r1, r1, #1
  408c98:	dcfa      	bgt.n	408c90 <__lshift+0x20>
  408c9a:	4650      	mov	r0, sl
  408c9c:	f7ff fe38 	bl	408910 <_Balloc>
  408ca0:	2c00      	cmp	r4, #0
  408ca2:	f100 0214 	add.w	r2, r0, #20
  408ca6:	dd38      	ble.n	408d1a <__lshift+0xaa>
  408ca8:	eb02 0384 	add.w	r3, r2, r4, lsl #2
  408cac:	2100      	movs	r1, #0
  408cae:	f842 1b04 	str.w	r1, [r2], #4
  408cb2:	4293      	cmp	r3, r2
  408cb4:	d1fb      	bne.n	408cae <__lshift+0x3e>
  408cb6:	6934      	ldr	r4, [r6, #16]
  408cb8:	f106 0114 	add.w	r1, r6, #20
  408cbc:	f019 091f 	ands.w	r9, r9, #31
  408cc0:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  408cc4:	d021      	beq.n	408d0a <__lshift+0x9a>
  408cc6:	f1c9 0220 	rsb	r2, r9, #32
  408cca:	2400      	movs	r4, #0
  408ccc:	680f      	ldr	r7, [r1, #0]
  408cce:	fa07 fc09 	lsl.w	ip, r7, r9
  408cd2:	ea4c 0404 	orr.w	r4, ip, r4
  408cd6:	469c      	mov	ip, r3
  408cd8:	f843 4b04 	str.w	r4, [r3], #4
  408cdc:	f851 4b04 	ldr.w	r4, [r1], #4
  408ce0:	458e      	cmp	lr, r1
  408ce2:	fa24 f402 	lsr.w	r4, r4, r2
  408ce6:	d8f1      	bhi.n	408ccc <__lshift+0x5c>
  408ce8:	f8cc 4004 	str.w	r4, [ip, #4]
  408cec:	b10c      	cbz	r4, 408cf2 <__lshift+0x82>
  408cee:	f108 0502 	add.w	r5, r8, #2
  408cf2:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
  408cf6:	6872      	ldr	r2, [r6, #4]
  408cf8:	3d01      	subs	r5, #1
  408cfa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  408cfe:	6105      	str	r5, [r0, #16]
  408d00:	6031      	str	r1, [r6, #0]
  408d02:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  408d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408d0a:	3b04      	subs	r3, #4
  408d0c:	f851 2b04 	ldr.w	r2, [r1], #4
  408d10:	f843 2f04 	str.w	r2, [r3, #4]!
  408d14:	458e      	cmp	lr, r1
  408d16:	d8f9      	bhi.n	408d0c <__lshift+0x9c>
  408d18:	e7eb      	b.n	408cf2 <__lshift+0x82>
  408d1a:	4613      	mov	r3, r2
  408d1c:	e7cb      	b.n	408cb6 <__lshift+0x46>
  408d1e:	bf00      	nop

00408d20 <__mcmp>:
  408d20:	6902      	ldr	r2, [r0, #16]
  408d22:	690b      	ldr	r3, [r1, #16]
  408d24:	1ad2      	subs	r2, r2, r3
  408d26:	d112      	bne.n	408d4e <__mcmp+0x2e>
  408d28:	009b      	lsls	r3, r3, #2
  408d2a:	3014      	adds	r0, #20
  408d2c:	3114      	adds	r1, #20
  408d2e:	4419      	add	r1, r3
  408d30:	b410      	push	{r4}
  408d32:	4403      	add	r3, r0
  408d34:	e001      	b.n	408d3a <__mcmp+0x1a>
  408d36:	4298      	cmp	r0, r3
  408d38:	d20b      	bcs.n	408d52 <__mcmp+0x32>
  408d3a:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  408d3e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  408d42:	4294      	cmp	r4, r2
  408d44:	d0f7      	beq.n	408d36 <__mcmp+0x16>
  408d46:	d307      	bcc.n	408d58 <__mcmp+0x38>
  408d48:	2001      	movs	r0, #1
  408d4a:	bc10      	pop	{r4}
  408d4c:	4770      	bx	lr
  408d4e:	4610      	mov	r0, r2
  408d50:	4770      	bx	lr
  408d52:	2000      	movs	r0, #0
  408d54:	bc10      	pop	{r4}
  408d56:	4770      	bx	lr
  408d58:	f04f 30ff 	mov.w	r0, #4294967295
  408d5c:	e7f5      	b.n	408d4a <__mcmp+0x2a>
  408d5e:	bf00      	nop

00408d60 <__mdiff>:
  408d60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  408d64:	690b      	ldr	r3, [r1, #16]
  408d66:	460f      	mov	r7, r1
  408d68:	6911      	ldr	r1, [r2, #16]
  408d6a:	1a5b      	subs	r3, r3, r1
  408d6c:	2b00      	cmp	r3, #0
  408d6e:	4690      	mov	r8, r2
  408d70:	d117      	bne.n	408da2 <__mdiff+0x42>
  408d72:	0089      	lsls	r1, r1, #2
  408d74:	f107 0214 	add.w	r2, r7, #20
  408d78:	f108 0514 	add.w	r5, r8, #20
  408d7c:	1853      	adds	r3, r2, r1
  408d7e:	4429      	add	r1, r5
  408d80:	e001      	b.n	408d86 <__mdiff+0x26>
  408d82:	429a      	cmp	r2, r3
  408d84:	d25e      	bcs.n	408e44 <__mdiff+0xe4>
  408d86:	f853 6d04 	ldr.w	r6, [r3, #-4]!
  408d8a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  408d8e:	42a6      	cmp	r6, r4
  408d90:	d0f7      	beq.n	408d82 <__mdiff+0x22>
  408d92:	d260      	bcs.n	408e56 <__mdiff+0xf6>
  408d94:	463b      	mov	r3, r7
  408d96:	4614      	mov	r4, r2
  408d98:	4647      	mov	r7, r8
  408d9a:	f04f 0901 	mov.w	r9, #1
  408d9e:	4698      	mov	r8, r3
  408da0:	e006      	b.n	408db0 <__mdiff+0x50>
  408da2:	db5d      	blt.n	408e60 <__mdiff+0x100>
  408da4:	f107 0514 	add.w	r5, r7, #20
  408da8:	f102 0414 	add.w	r4, r2, #20
  408dac:	f04f 0900 	mov.w	r9, #0
  408db0:	6879      	ldr	r1, [r7, #4]
  408db2:	f7ff fdad 	bl	408910 <_Balloc>
  408db6:	f8d8 3010 	ldr.w	r3, [r8, #16]
  408dba:	693e      	ldr	r6, [r7, #16]
  408dbc:	f8c0 900c 	str.w	r9, [r0, #12]
  408dc0:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  408dc4:	46a6      	mov	lr, r4
  408dc6:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  408dca:	f100 0414 	add.w	r4, r0, #20
  408dce:	2300      	movs	r3, #0
  408dd0:	f85e 1b04 	ldr.w	r1, [lr], #4
  408dd4:	f855 8b04 	ldr.w	r8, [r5], #4
  408dd8:	b28a      	uxth	r2, r1
  408dda:	fa13 f388 	uxtah	r3, r3, r8
  408dde:	0c09      	lsrs	r1, r1, #16
  408de0:	1a9a      	subs	r2, r3, r2
  408de2:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  408de6:	eb03 4322 	add.w	r3, r3, r2, asr #16
  408dea:	b292      	uxth	r2, r2
  408dec:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  408df0:	45f4      	cmp	ip, lr
  408df2:	f844 2b04 	str.w	r2, [r4], #4
  408df6:	ea4f 4323 	mov.w	r3, r3, asr #16
  408dfa:	d8e9      	bhi.n	408dd0 <__mdiff+0x70>
  408dfc:	42af      	cmp	r7, r5
  408dfe:	d917      	bls.n	408e30 <__mdiff+0xd0>
  408e00:	46a4      	mov	ip, r4
  408e02:	4629      	mov	r1, r5
  408e04:	f851 eb04 	ldr.w	lr, [r1], #4
  408e08:	fa13 f28e 	uxtah	r2, r3, lr
  408e0c:	1413      	asrs	r3, r2, #16
  408e0e:	eb03 431e 	add.w	r3, r3, lr, lsr #16
  408e12:	b292      	uxth	r2, r2
  408e14:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  408e18:	428f      	cmp	r7, r1
  408e1a:	f84c 2b04 	str.w	r2, [ip], #4
  408e1e:	ea4f 4323 	mov.w	r3, r3, asr #16
  408e22:	d8ef      	bhi.n	408e04 <__mdiff+0xa4>
  408e24:	43ed      	mvns	r5, r5
  408e26:	443d      	add	r5, r7
  408e28:	f025 0503 	bic.w	r5, r5, #3
  408e2c:	3504      	adds	r5, #4
  408e2e:	442c      	add	r4, r5
  408e30:	3c04      	subs	r4, #4
  408e32:	b922      	cbnz	r2, 408e3e <__mdiff+0xde>
  408e34:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  408e38:	3e01      	subs	r6, #1
  408e3a:	2b00      	cmp	r3, #0
  408e3c:	d0fa      	beq.n	408e34 <__mdiff+0xd4>
  408e3e:	6106      	str	r6, [r0, #16]
  408e40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408e44:	2100      	movs	r1, #0
  408e46:	f7ff fd63 	bl	408910 <_Balloc>
  408e4a:	2201      	movs	r2, #1
  408e4c:	2300      	movs	r3, #0
  408e4e:	6102      	str	r2, [r0, #16]
  408e50:	6143      	str	r3, [r0, #20]
  408e52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  408e56:	462c      	mov	r4, r5
  408e58:	f04f 0900 	mov.w	r9, #0
  408e5c:	4615      	mov	r5, r2
  408e5e:	e7a7      	b.n	408db0 <__mdiff+0x50>
  408e60:	463b      	mov	r3, r7
  408e62:	f107 0414 	add.w	r4, r7, #20
  408e66:	f108 0514 	add.w	r5, r8, #20
  408e6a:	4647      	mov	r7, r8
  408e6c:	f04f 0901 	mov.w	r9, #1
  408e70:	4698      	mov	r8, r3
  408e72:	e79d      	b.n	408db0 <__mdiff+0x50>

00408e74 <__d2b>:
  408e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408e78:	b082      	sub	sp, #8
  408e7a:	2101      	movs	r1, #1
  408e7c:	461c      	mov	r4, r3
  408e7e:	f3c3 570a 	ubfx	r7, r3, #20, #11
  408e82:	4615      	mov	r5, r2
  408e84:	9e08      	ldr	r6, [sp, #32]
  408e86:	f7ff fd43 	bl	408910 <_Balloc>
  408e8a:	f3c4 0413 	ubfx	r4, r4, #0, #20
  408e8e:	4680      	mov	r8, r0
  408e90:	b10f      	cbz	r7, 408e96 <__d2b+0x22>
  408e92:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  408e96:	9401      	str	r4, [sp, #4]
  408e98:	b31d      	cbz	r5, 408ee2 <__d2b+0x6e>
  408e9a:	a802      	add	r0, sp, #8
  408e9c:	f840 5d08 	str.w	r5, [r0, #-8]!
  408ea0:	f7ff fdc6 	bl	408a30 <__lo0bits>
  408ea4:	2800      	cmp	r0, #0
  408ea6:	d134      	bne.n	408f12 <__d2b+0x9e>
  408ea8:	e89d 000c 	ldmia.w	sp, {r2, r3}
  408eac:	f8c8 2014 	str.w	r2, [r8, #20]
  408eb0:	2b00      	cmp	r3, #0
  408eb2:	bf0c      	ite	eq
  408eb4:	2101      	moveq	r1, #1
  408eb6:	2102      	movne	r1, #2
  408eb8:	f8c8 3018 	str.w	r3, [r8, #24]
  408ebc:	f8c8 1010 	str.w	r1, [r8, #16]
  408ec0:	b9df      	cbnz	r7, 408efa <__d2b+0x86>
  408ec2:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  408ec6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  408eca:	6030      	str	r0, [r6, #0]
  408ecc:	6918      	ldr	r0, [r3, #16]
  408ece:	f7ff fd8f 	bl	4089f0 <__hi0bits>
  408ed2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408ed4:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  408ed8:	6018      	str	r0, [r3, #0]
  408eda:	4640      	mov	r0, r8
  408edc:	b002      	add	sp, #8
  408ede:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408ee2:	a801      	add	r0, sp, #4
  408ee4:	f7ff fda4 	bl	408a30 <__lo0bits>
  408ee8:	9b01      	ldr	r3, [sp, #4]
  408eea:	f8c8 3014 	str.w	r3, [r8, #20]
  408eee:	2101      	movs	r1, #1
  408ef0:	3020      	adds	r0, #32
  408ef2:	f8c8 1010 	str.w	r1, [r8, #16]
  408ef6:	2f00      	cmp	r7, #0
  408ef8:	d0e3      	beq.n	408ec2 <__d2b+0x4e>
  408efa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408efc:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  408f00:	4407      	add	r7, r0
  408f02:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  408f06:	6037      	str	r7, [r6, #0]
  408f08:	6018      	str	r0, [r3, #0]
  408f0a:	4640      	mov	r0, r8
  408f0c:	b002      	add	sp, #8
  408f0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408f12:	e89d 000c 	ldmia.w	sp, {r2, r3}
  408f16:	f1c0 0120 	rsb	r1, r0, #32
  408f1a:	fa03 f101 	lsl.w	r1, r3, r1
  408f1e:	430a      	orrs	r2, r1
  408f20:	40c3      	lsrs	r3, r0
  408f22:	9301      	str	r3, [sp, #4]
  408f24:	f8c8 2014 	str.w	r2, [r8, #20]
  408f28:	e7c2      	b.n	408eb0 <__d2b+0x3c>
  408f2a:	bf00      	nop

00408f2c <_realloc_r>:
  408f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408f30:	4617      	mov	r7, r2
  408f32:	b083      	sub	sp, #12
  408f34:	2900      	cmp	r1, #0
  408f36:	f000 80c1 	beq.w	4090bc <_realloc_r+0x190>
  408f3a:	460e      	mov	r6, r1
  408f3c:	4681      	mov	r9, r0
  408f3e:	f107 050b 	add.w	r5, r7, #11
  408f42:	f7ff fce1 	bl	408908 <__malloc_lock>
  408f46:	f856 ec04 	ldr.w	lr, [r6, #-4]
  408f4a:	2d16      	cmp	r5, #22
  408f4c:	f02e 0403 	bic.w	r4, lr, #3
  408f50:	f1a6 0808 	sub.w	r8, r6, #8
  408f54:	d840      	bhi.n	408fd8 <_realloc_r+0xac>
  408f56:	2210      	movs	r2, #16
  408f58:	4615      	mov	r5, r2
  408f5a:	42af      	cmp	r7, r5
  408f5c:	d841      	bhi.n	408fe2 <_realloc_r+0xb6>
  408f5e:	4294      	cmp	r4, r2
  408f60:	da75      	bge.n	40904e <_realloc_r+0x122>
  408f62:	4bc9      	ldr	r3, [pc, #804]	; (409288 <_realloc_r+0x35c>)
  408f64:	6899      	ldr	r1, [r3, #8]
  408f66:	eb08 0004 	add.w	r0, r8, r4
  408f6a:	4288      	cmp	r0, r1
  408f6c:	6841      	ldr	r1, [r0, #4]
  408f6e:	f000 80d9 	beq.w	409124 <_realloc_r+0x1f8>
  408f72:	f021 0301 	bic.w	r3, r1, #1
  408f76:	4403      	add	r3, r0
  408f78:	685b      	ldr	r3, [r3, #4]
  408f7a:	07db      	lsls	r3, r3, #31
  408f7c:	d57d      	bpl.n	40907a <_realloc_r+0x14e>
  408f7e:	f01e 0f01 	tst.w	lr, #1
  408f82:	d035      	beq.n	408ff0 <_realloc_r+0xc4>
  408f84:	4639      	mov	r1, r7
  408f86:	4648      	mov	r0, r9
  408f88:	f7ff f94e 	bl	408228 <_malloc_r>
  408f8c:	4607      	mov	r7, r0
  408f8e:	b1e0      	cbz	r0, 408fca <_realloc_r+0x9e>
  408f90:	f856 3c04 	ldr.w	r3, [r6, #-4]
  408f94:	f023 0301 	bic.w	r3, r3, #1
  408f98:	4443      	add	r3, r8
  408f9a:	f1a0 0208 	sub.w	r2, r0, #8
  408f9e:	429a      	cmp	r2, r3
  408fa0:	f000 8144 	beq.w	40922c <_realloc_r+0x300>
  408fa4:	1f22      	subs	r2, r4, #4
  408fa6:	2a24      	cmp	r2, #36	; 0x24
  408fa8:	f200 8131 	bhi.w	40920e <_realloc_r+0x2e2>
  408fac:	2a13      	cmp	r2, #19
  408fae:	f200 8104 	bhi.w	4091ba <_realloc_r+0x28e>
  408fb2:	4603      	mov	r3, r0
  408fb4:	4632      	mov	r2, r6
  408fb6:	6811      	ldr	r1, [r2, #0]
  408fb8:	6019      	str	r1, [r3, #0]
  408fba:	6851      	ldr	r1, [r2, #4]
  408fbc:	6059      	str	r1, [r3, #4]
  408fbe:	6892      	ldr	r2, [r2, #8]
  408fc0:	609a      	str	r2, [r3, #8]
  408fc2:	4631      	mov	r1, r6
  408fc4:	4648      	mov	r0, r9
  408fc6:	f7fe fe11 	bl	407bec <_free_r>
  408fca:	4648      	mov	r0, r9
  408fcc:	f7ff fc9e 	bl	40890c <__malloc_unlock>
  408fd0:	4638      	mov	r0, r7
  408fd2:	b003      	add	sp, #12
  408fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408fd8:	f025 0507 	bic.w	r5, r5, #7
  408fdc:	2d00      	cmp	r5, #0
  408fde:	462a      	mov	r2, r5
  408fe0:	dabb      	bge.n	408f5a <_realloc_r+0x2e>
  408fe2:	230c      	movs	r3, #12
  408fe4:	2000      	movs	r0, #0
  408fe6:	f8c9 3000 	str.w	r3, [r9]
  408fea:	b003      	add	sp, #12
  408fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408ff0:	f856 3c08 	ldr.w	r3, [r6, #-8]
  408ff4:	ebc3 0a08 	rsb	sl, r3, r8
  408ff8:	f8da 3004 	ldr.w	r3, [sl, #4]
  408ffc:	f023 0c03 	bic.w	ip, r3, #3
  409000:	eb04 030c 	add.w	r3, r4, ip
  409004:	4293      	cmp	r3, r2
  409006:	dbbd      	blt.n	408f84 <_realloc_r+0x58>
  409008:	4657      	mov	r7, sl
  40900a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40900e:	f857 0f08 	ldr.w	r0, [r7, #8]!
  409012:	1f22      	subs	r2, r4, #4
  409014:	2a24      	cmp	r2, #36	; 0x24
  409016:	60c1      	str	r1, [r0, #12]
  409018:	6088      	str	r0, [r1, #8]
  40901a:	f200 8117 	bhi.w	40924c <_realloc_r+0x320>
  40901e:	2a13      	cmp	r2, #19
  409020:	f240 8112 	bls.w	409248 <_realloc_r+0x31c>
  409024:	6831      	ldr	r1, [r6, #0]
  409026:	f8ca 1008 	str.w	r1, [sl, #8]
  40902a:	6871      	ldr	r1, [r6, #4]
  40902c:	f8ca 100c 	str.w	r1, [sl, #12]
  409030:	2a1b      	cmp	r2, #27
  409032:	f200 812b 	bhi.w	40928c <_realloc_r+0x360>
  409036:	3608      	adds	r6, #8
  409038:	f10a 0210 	add.w	r2, sl, #16
  40903c:	6831      	ldr	r1, [r6, #0]
  40903e:	6011      	str	r1, [r2, #0]
  409040:	6871      	ldr	r1, [r6, #4]
  409042:	6051      	str	r1, [r2, #4]
  409044:	68b1      	ldr	r1, [r6, #8]
  409046:	6091      	str	r1, [r2, #8]
  409048:	463e      	mov	r6, r7
  40904a:	461c      	mov	r4, r3
  40904c:	46d0      	mov	r8, sl
  40904e:	1b63      	subs	r3, r4, r5
  409050:	2b0f      	cmp	r3, #15
  409052:	d81d      	bhi.n	409090 <_realloc_r+0x164>
  409054:	f8d8 3004 	ldr.w	r3, [r8, #4]
  409058:	f003 0301 	and.w	r3, r3, #1
  40905c:	4323      	orrs	r3, r4
  40905e:	4444      	add	r4, r8
  409060:	f8c8 3004 	str.w	r3, [r8, #4]
  409064:	6863      	ldr	r3, [r4, #4]
  409066:	f043 0301 	orr.w	r3, r3, #1
  40906a:	6063      	str	r3, [r4, #4]
  40906c:	4648      	mov	r0, r9
  40906e:	f7ff fc4d 	bl	40890c <__malloc_unlock>
  409072:	4630      	mov	r0, r6
  409074:	b003      	add	sp, #12
  409076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40907a:	f021 0103 	bic.w	r1, r1, #3
  40907e:	4421      	add	r1, r4
  409080:	4291      	cmp	r1, r2
  409082:	db21      	blt.n	4090c8 <_realloc_r+0x19c>
  409084:	68c3      	ldr	r3, [r0, #12]
  409086:	6882      	ldr	r2, [r0, #8]
  409088:	460c      	mov	r4, r1
  40908a:	60d3      	str	r3, [r2, #12]
  40908c:	609a      	str	r2, [r3, #8]
  40908e:	e7de      	b.n	40904e <_realloc_r+0x122>
  409090:	f8d8 2004 	ldr.w	r2, [r8, #4]
  409094:	eb08 0105 	add.w	r1, r8, r5
  409098:	f002 0201 	and.w	r2, r2, #1
  40909c:	4315      	orrs	r5, r2
  40909e:	f043 0201 	orr.w	r2, r3, #1
  4090a2:	440b      	add	r3, r1
  4090a4:	f8c8 5004 	str.w	r5, [r8, #4]
  4090a8:	604a      	str	r2, [r1, #4]
  4090aa:	685a      	ldr	r2, [r3, #4]
  4090ac:	f042 0201 	orr.w	r2, r2, #1
  4090b0:	3108      	adds	r1, #8
  4090b2:	605a      	str	r2, [r3, #4]
  4090b4:	4648      	mov	r0, r9
  4090b6:	f7fe fd99 	bl	407bec <_free_r>
  4090ba:	e7d7      	b.n	40906c <_realloc_r+0x140>
  4090bc:	4611      	mov	r1, r2
  4090be:	b003      	add	sp, #12
  4090c0:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4090c4:	f7ff b8b0 	b.w	408228 <_malloc_r>
  4090c8:	f01e 0f01 	tst.w	lr, #1
  4090cc:	f47f af5a 	bne.w	408f84 <_realloc_r+0x58>
  4090d0:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4090d4:	ebc3 0a08 	rsb	sl, r3, r8
  4090d8:	f8da 3004 	ldr.w	r3, [sl, #4]
  4090dc:	f023 0c03 	bic.w	ip, r3, #3
  4090e0:	eb01 0e0c 	add.w	lr, r1, ip
  4090e4:	4596      	cmp	lr, r2
  4090e6:	db8b      	blt.n	409000 <_realloc_r+0xd4>
  4090e8:	68c3      	ldr	r3, [r0, #12]
  4090ea:	6882      	ldr	r2, [r0, #8]
  4090ec:	4657      	mov	r7, sl
  4090ee:	60d3      	str	r3, [r2, #12]
  4090f0:	609a      	str	r2, [r3, #8]
  4090f2:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4090f6:	f8da 300c 	ldr.w	r3, [sl, #12]
  4090fa:	60cb      	str	r3, [r1, #12]
  4090fc:	1f22      	subs	r2, r4, #4
  4090fe:	2a24      	cmp	r2, #36	; 0x24
  409100:	6099      	str	r1, [r3, #8]
  409102:	f200 8099 	bhi.w	409238 <_realloc_r+0x30c>
  409106:	2a13      	cmp	r2, #19
  409108:	d962      	bls.n	4091d0 <_realloc_r+0x2a4>
  40910a:	6833      	ldr	r3, [r6, #0]
  40910c:	f8ca 3008 	str.w	r3, [sl, #8]
  409110:	6873      	ldr	r3, [r6, #4]
  409112:	f8ca 300c 	str.w	r3, [sl, #12]
  409116:	2a1b      	cmp	r2, #27
  409118:	f200 80a0 	bhi.w	40925c <_realloc_r+0x330>
  40911c:	3608      	adds	r6, #8
  40911e:	f10a 0310 	add.w	r3, sl, #16
  409122:	e056      	b.n	4091d2 <_realloc_r+0x2a6>
  409124:	f021 0b03 	bic.w	fp, r1, #3
  409128:	44a3      	add	fp, r4
  40912a:	f105 0010 	add.w	r0, r5, #16
  40912e:	4583      	cmp	fp, r0
  409130:	da59      	bge.n	4091e6 <_realloc_r+0x2ba>
  409132:	f01e 0f01 	tst.w	lr, #1
  409136:	f47f af25 	bne.w	408f84 <_realloc_r+0x58>
  40913a:	f856 1c08 	ldr.w	r1, [r6, #-8]
  40913e:	ebc1 0a08 	rsb	sl, r1, r8
  409142:	f8da 1004 	ldr.w	r1, [sl, #4]
  409146:	f021 0c03 	bic.w	ip, r1, #3
  40914a:	44e3      	add	fp, ip
  40914c:	4558      	cmp	r0, fp
  40914e:	f73f af57 	bgt.w	409000 <_realloc_r+0xd4>
  409152:	4657      	mov	r7, sl
  409154:	f8da 100c 	ldr.w	r1, [sl, #12]
  409158:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40915c:	1f22      	subs	r2, r4, #4
  40915e:	2a24      	cmp	r2, #36	; 0x24
  409160:	60c1      	str	r1, [r0, #12]
  409162:	6088      	str	r0, [r1, #8]
  409164:	f200 80b4 	bhi.w	4092d0 <_realloc_r+0x3a4>
  409168:	2a13      	cmp	r2, #19
  40916a:	f240 80a5 	bls.w	4092b8 <_realloc_r+0x38c>
  40916e:	6831      	ldr	r1, [r6, #0]
  409170:	f8ca 1008 	str.w	r1, [sl, #8]
  409174:	6871      	ldr	r1, [r6, #4]
  409176:	f8ca 100c 	str.w	r1, [sl, #12]
  40917a:	2a1b      	cmp	r2, #27
  40917c:	f200 80af 	bhi.w	4092de <_realloc_r+0x3b2>
  409180:	3608      	adds	r6, #8
  409182:	f10a 0210 	add.w	r2, sl, #16
  409186:	6831      	ldr	r1, [r6, #0]
  409188:	6011      	str	r1, [r2, #0]
  40918a:	6871      	ldr	r1, [r6, #4]
  40918c:	6051      	str	r1, [r2, #4]
  40918e:	68b1      	ldr	r1, [r6, #8]
  409190:	6091      	str	r1, [r2, #8]
  409192:	eb0a 0105 	add.w	r1, sl, r5
  409196:	ebc5 020b 	rsb	r2, r5, fp
  40919a:	f042 0201 	orr.w	r2, r2, #1
  40919e:	6099      	str	r1, [r3, #8]
  4091a0:	604a      	str	r2, [r1, #4]
  4091a2:	f8da 3004 	ldr.w	r3, [sl, #4]
  4091a6:	f003 0301 	and.w	r3, r3, #1
  4091aa:	431d      	orrs	r5, r3
  4091ac:	4648      	mov	r0, r9
  4091ae:	f8ca 5004 	str.w	r5, [sl, #4]
  4091b2:	f7ff fbab 	bl	40890c <__malloc_unlock>
  4091b6:	4638      	mov	r0, r7
  4091b8:	e75c      	b.n	409074 <_realloc_r+0x148>
  4091ba:	6833      	ldr	r3, [r6, #0]
  4091bc:	6003      	str	r3, [r0, #0]
  4091be:	6873      	ldr	r3, [r6, #4]
  4091c0:	6043      	str	r3, [r0, #4]
  4091c2:	2a1b      	cmp	r2, #27
  4091c4:	d827      	bhi.n	409216 <_realloc_r+0x2ea>
  4091c6:	f100 0308 	add.w	r3, r0, #8
  4091ca:	f106 0208 	add.w	r2, r6, #8
  4091ce:	e6f2      	b.n	408fb6 <_realloc_r+0x8a>
  4091d0:	463b      	mov	r3, r7
  4091d2:	6832      	ldr	r2, [r6, #0]
  4091d4:	601a      	str	r2, [r3, #0]
  4091d6:	6872      	ldr	r2, [r6, #4]
  4091d8:	605a      	str	r2, [r3, #4]
  4091da:	68b2      	ldr	r2, [r6, #8]
  4091dc:	609a      	str	r2, [r3, #8]
  4091de:	463e      	mov	r6, r7
  4091e0:	4674      	mov	r4, lr
  4091e2:	46d0      	mov	r8, sl
  4091e4:	e733      	b.n	40904e <_realloc_r+0x122>
  4091e6:	eb08 0105 	add.w	r1, r8, r5
  4091ea:	ebc5 0b0b 	rsb	fp, r5, fp
  4091ee:	f04b 0201 	orr.w	r2, fp, #1
  4091f2:	6099      	str	r1, [r3, #8]
  4091f4:	604a      	str	r2, [r1, #4]
  4091f6:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4091fa:	f003 0301 	and.w	r3, r3, #1
  4091fe:	431d      	orrs	r5, r3
  409200:	4648      	mov	r0, r9
  409202:	f846 5c04 	str.w	r5, [r6, #-4]
  409206:	f7ff fb81 	bl	40890c <__malloc_unlock>
  40920a:	4630      	mov	r0, r6
  40920c:	e732      	b.n	409074 <_realloc_r+0x148>
  40920e:	4631      	mov	r1, r6
  409210:	f7ff fb16 	bl	408840 <memmove>
  409214:	e6d5      	b.n	408fc2 <_realloc_r+0x96>
  409216:	68b3      	ldr	r3, [r6, #8]
  409218:	6083      	str	r3, [r0, #8]
  40921a:	68f3      	ldr	r3, [r6, #12]
  40921c:	60c3      	str	r3, [r0, #12]
  40921e:	2a24      	cmp	r2, #36	; 0x24
  409220:	d028      	beq.n	409274 <_realloc_r+0x348>
  409222:	f100 0310 	add.w	r3, r0, #16
  409226:	f106 0210 	add.w	r2, r6, #16
  40922a:	e6c4      	b.n	408fb6 <_realloc_r+0x8a>
  40922c:	f850 3c04 	ldr.w	r3, [r0, #-4]
  409230:	f023 0303 	bic.w	r3, r3, #3
  409234:	441c      	add	r4, r3
  409236:	e70a      	b.n	40904e <_realloc_r+0x122>
  409238:	4631      	mov	r1, r6
  40923a:	4638      	mov	r0, r7
  40923c:	4674      	mov	r4, lr
  40923e:	46d0      	mov	r8, sl
  409240:	f7ff fafe 	bl	408840 <memmove>
  409244:	463e      	mov	r6, r7
  409246:	e702      	b.n	40904e <_realloc_r+0x122>
  409248:	463a      	mov	r2, r7
  40924a:	e6f7      	b.n	40903c <_realloc_r+0x110>
  40924c:	4631      	mov	r1, r6
  40924e:	4638      	mov	r0, r7
  409250:	461c      	mov	r4, r3
  409252:	46d0      	mov	r8, sl
  409254:	f7ff faf4 	bl	408840 <memmove>
  409258:	463e      	mov	r6, r7
  40925a:	e6f8      	b.n	40904e <_realloc_r+0x122>
  40925c:	68b3      	ldr	r3, [r6, #8]
  40925e:	f8ca 3010 	str.w	r3, [sl, #16]
  409262:	68f3      	ldr	r3, [r6, #12]
  409264:	f8ca 3014 	str.w	r3, [sl, #20]
  409268:	2a24      	cmp	r2, #36	; 0x24
  40926a:	d01b      	beq.n	4092a4 <_realloc_r+0x378>
  40926c:	3610      	adds	r6, #16
  40926e:	f10a 0318 	add.w	r3, sl, #24
  409272:	e7ae      	b.n	4091d2 <_realloc_r+0x2a6>
  409274:	6933      	ldr	r3, [r6, #16]
  409276:	6103      	str	r3, [r0, #16]
  409278:	6973      	ldr	r3, [r6, #20]
  40927a:	6143      	str	r3, [r0, #20]
  40927c:	f106 0218 	add.w	r2, r6, #24
  409280:	f100 0318 	add.w	r3, r0, #24
  409284:	e697      	b.n	408fb6 <_realloc_r+0x8a>
  409286:	bf00      	nop
  409288:	20400498 	.word	0x20400498
  40928c:	68b1      	ldr	r1, [r6, #8]
  40928e:	f8ca 1010 	str.w	r1, [sl, #16]
  409292:	68f1      	ldr	r1, [r6, #12]
  409294:	f8ca 1014 	str.w	r1, [sl, #20]
  409298:	2a24      	cmp	r2, #36	; 0x24
  40929a:	d00f      	beq.n	4092bc <_realloc_r+0x390>
  40929c:	3610      	adds	r6, #16
  40929e:	f10a 0218 	add.w	r2, sl, #24
  4092a2:	e6cb      	b.n	40903c <_realloc_r+0x110>
  4092a4:	6933      	ldr	r3, [r6, #16]
  4092a6:	f8ca 3018 	str.w	r3, [sl, #24]
  4092aa:	6973      	ldr	r3, [r6, #20]
  4092ac:	f8ca 301c 	str.w	r3, [sl, #28]
  4092b0:	3618      	adds	r6, #24
  4092b2:	f10a 0320 	add.w	r3, sl, #32
  4092b6:	e78c      	b.n	4091d2 <_realloc_r+0x2a6>
  4092b8:	463a      	mov	r2, r7
  4092ba:	e764      	b.n	409186 <_realloc_r+0x25a>
  4092bc:	6932      	ldr	r2, [r6, #16]
  4092be:	f8ca 2018 	str.w	r2, [sl, #24]
  4092c2:	6972      	ldr	r2, [r6, #20]
  4092c4:	f8ca 201c 	str.w	r2, [sl, #28]
  4092c8:	3618      	adds	r6, #24
  4092ca:	f10a 0220 	add.w	r2, sl, #32
  4092ce:	e6b5      	b.n	40903c <_realloc_r+0x110>
  4092d0:	4631      	mov	r1, r6
  4092d2:	4638      	mov	r0, r7
  4092d4:	9301      	str	r3, [sp, #4]
  4092d6:	f7ff fab3 	bl	408840 <memmove>
  4092da:	9b01      	ldr	r3, [sp, #4]
  4092dc:	e759      	b.n	409192 <_realloc_r+0x266>
  4092de:	68b1      	ldr	r1, [r6, #8]
  4092e0:	f8ca 1010 	str.w	r1, [sl, #16]
  4092e4:	68f1      	ldr	r1, [r6, #12]
  4092e6:	f8ca 1014 	str.w	r1, [sl, #20]
  4092ea:	2a24      	cmp	r2, #36	; 0x24
  4092ec:	d003      	beq.n	4092f6 <_realloc_r+0x3ca>
  4092ee:	3610      	adds	r6, #16
  4092f0:	f10a 0218 	add.w	r2, sl, #24
  4092f4:	e747      	b.n	409186 <_realloc_r+0x25a>
  4092f6:	6932      	ldr	r2, [r6, #16]
  4092f8:	f8ca 2018 	str.w	r2, [sl, #24]
  4092fc:	6972      	ldr	r2, [r6, #20]
  4092fe:	f8ca 201c 	str.w	r2, [sl, #28]
  409302:	3618      	adds	r6, #24
  409304:	f10a 0220 	add.w	r2, sl, #32
  409308:	e73d      	b.n	409186 <_realloc_r+0x25a>
  40930a:	bf00      	nop

0040930c <_sbrk_r>:
  40930c:	b538      	push	{r3, r4, r5, lr}
  40930e:	4c07      	ldr	r4, [pc, #28]	; (40932c <_sbrk_r+0x20>)
  409310:	2300      	movs	r3, #0
  409312:	4605      	mov	r5, r0
  409314:	4608      	mov	r0, r1
  409316:	6023      	str	r3, [r4, #0]
  409318:	f7f9 f910 	bl	40253c <_sbrk>
  40931c:	1c43      	adds	r3, r0, #1
  40931e:	d000      	beq.n	409322 <_sbrk_r+0x16>
  409320:	bd38      	pop	{r3, r4, r5, pc}
  409322:	6823      	ldr	r3, [r4, #0]
  409324:	2b00      	cmp	r3, #0
  409326:	d0fb      	beq.n	409320 <_sbrk_r+0x14>
  409328:	602b      	str	r3, [r5, #0]
  40932a:	bd38      	pop	{r3, r4, r5, pc}
  40932c:	20400b2c 	.word	0x20400b2c

00409330 <__sread>:
  409330:	b510      	push	{r4, lr}
  409332:	460c      	mov	r4, r1
  409334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409338:	f000 fae6 	bl	409908 <_read_r>
  40933c:	2800      	cmp	r0, #0
  40933e:	db03      	blt.n	409348 <__sread+0x18>
  409340:	6d23      	ldr	r3, [r4, #80]	; 0x50
  409342:	4403      	add	r3, r0
  409344:	6523      	str	r3, [r4, #80]	; 0x50
  409346:	bd10      	pop	{r4, pc}
  409348:	89a3      	ldrh	r3, [r4, #12]
  40934a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40934e:	81a3      	strh	r3, [r4, #12]
  409350:	bd10      	pop	{r4, pc}
  409352:	bf00      	nop

00409354 <__swrite>:
  409354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409358:	4616      	mov	r6, r2
  40935a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40935e:	461f      	mov	r7, r3
  409360:	05d3      	lsls	r3, r2, #23
  409362:	460c      	mov	r4, r1
  409364:	4605      	mov	r5, r0
  409366:	d507      	bpl.n	409378 <__swrite+0x24>
  409368:	2200      	movs	r2, #0
  40936a:	2302      	movs	r3, #2
  40936c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409370:	f000 fab4 	bl	4098dc <_lseek_r>
  409374:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409378:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40937c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  409380:	81a2      	strh	r2, [r4, #12]
  409382:	463b      	mov	r3, r7
  409384:	4632      	mov	r2, r6
  409386:	4628      	mov	r0, r5
  409388:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40938c:	f000 b994 	b.w	4096b8 <_write_r>

00409390 <__sseek>:
  409390:	b510      	push	{r4, lr}
  409392:	460c      	mov	r4, r1
  409394:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409398:	f000 faa0 	bl	4098dc <_lseek_r>
  40939c:	89a3      	ldrh	r3, [r4, #12]
  40939e:	1c42      	adds	r2, r0, #1
  4093a0:	bf0e      	itee	eq
  4093a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4093a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4093aa:	6520      	strne	r0, [r4, #80]	; 0x50
  4093ac:	81a3      	strh	r3, [r4, #12]
  4093ae:	bd10      	pop	{r4, pc}

004093b0 <__sclose>:
  4093b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4093b4:	f000 ba18 	b.w	4097e8 <_close_r>
	...

004093c0 <strlen>:
  4093c0:	f890 f000 	pld	[r0]
  4093c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4093c8:	f020 0107 	bic.w	r1, r0, #7
  4093cc:	f06f 0c00 	mvn.w	ip, #0
  4093d0:	f010 0407 	ands.w	r4, r0, #7
  4093d4:	f891 f020 	pld	[r1, #32]
  4093d8:	f040 8049 	bne.w	40946e <strlen+0xae>
  4093dc:	f04f 0400 	mov.w	r4, #0
  4093e0:	f06f 0007 	mvn.w	r0, #7
  4093e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4093e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4093ec:	f100 0008 	add.w	r0, r0, #8
  4093f0:	fa82 f24c 	uadd8	r2, r2, ip
  4093f4:	faa4 f28c 	sel	r2, r4, ip
  4093f8:	fa83 f34c 	uadd8	r3, r3, ip
  4093fc:	faa2 f38c 	sel	r3, r2, ip
  409400:	bb4b      	cbnz	r3, 409456 <strlen+0x96>
  409402:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  409406:	fa82 f24c 	uadd8	r2, r2, ip
  40940a:	f100 0008 	add.w	r0, r0, #8
  40940e:	faa4 f28c 	sel	r2, r4, ip
  409412:	fa83 f34c 	uadd8	r3, r3, ip
  409416:	faa2 f38c 	sel	r3, r2, ip
  40941a:	b9e3      	cbnz	r3, 409456 <strlen+0x96>
  40941c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  409420:	fa82 f24c 	uadd8	r2, r2, ip
  409424:	f100 0008 	add.w	r0, r0, #8
  409428:	faa4 f28c 	sel	r2, r4, ip
  40942c:	fa83 f34c 	uadd8	r3, r3, ip
  409430:	faa2 f38c 	sel	r3, r2, ip
  409434:	b97b      	cbnz	r3, 409456 <strlen+0x96>
  409436:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40943a:	f101 0120 	add.w	r1, r1, #32
  40943e:	fa82 f24c 	uadd8	r2, r2, ip
  409442:	f100 0008 	add.w	r0, r0, #8
  409446:	faa4 f28c 	sel	r2, r4, ip
  40944a:	fa83 f34c 	uadd8	r3, r3, ip
  40944e:	faa2 f38c 	sel	r3, r2, ip
  409452:	2b00      	cmp	r3, #0
  409454:	d0c6      	beq.n	4093e4 <strlen+0x24>
  409456:	2a00      	cmp	r2, #0
  409458:	bf04      	itt	eq
  40945a:	3004      	addeq	r0, #4
  40945c:	461a      	moveq	r2, r3
  40945e:	ba12      	rev	r2, r2
  409460:	fab2 f282 	clz	r2, r2
  409464:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  409468:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40946c:	4770      	bx	lr
  40946e:	e9d1 2300 	ldrd	r2, r3, [r1]
  409472:	f004 0503 	and.w	r5, r4, #3
  409476:	f1c4 0000 	rsb	r0, r4, #0
  40947a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40947e:	f014 0f04 	tst.w	r4, #4
  409482:	f891 f040 	pld	[r1, #64]	; 0x40
  409486:	fa0c f505 	lsl.w	r5, ip, r5
  40948a:	ea62 0205 	orn	r2, r2, r5
  40948e:	bf1c      	itt	ne
  409490:	ea63 0305 	ornne	r3, r3, r5
  409494:	4662      	movne	r2, ip
  409496:	f04f 0400 	mov.w	r4, #0
  40949a:	e7a9      	b.n	4093f0 <strlen+0x30>

0040949c <__ssprint_r>:
  40949c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4094a0:	6893      	ldr	r3, [r2, #8]
  4094a2:	b083      	sub	sp, #12
  4094a4:	4690      	mov	r8, r2
  4094a6:	2b00      	cmp	r3, #0
  4094a8:	d072      	beq.n	409590 <__ssprint_r+0xf4>
  4094aa:	4683      	mov	fp, r0
  4094ac:	f04f 0900 	mov.w	r9, #0
  4094b0:	6816      	ldr	r6, [r2, #0]
  4094b2:	6808      	ldr	r0, [r1, #0]
  4094b4:	688b      	ldr	r3, [r1, #8]
  4094b6:	460d      	mov	r5, r1
  4094b8:	464c      	mov	r4, r9
  4094ba:	2c00      	cmp	r4, #0
  4094bc:	d045      	beq.n	40954a <__ssprint_r+0xae>
  4094be:	429c      	cmp	r4, r3
  4094c0:	461f      	mov	r7, r3
  4094c2:	469a      	mov	sl, r3
  4094c4:	d346      	bcc.n	409554 <__ssprint_r+0xb8>
  4094c6:	89ab      	ldrh	r3, [r5, #12]
  4094c8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4094cc:	d02d      	beq.n	40952a <__ssprint_r+0x8e>
  4094ce:	696f      	ldr	r7, [r5, #20]
  4094d0:	6929      	ldr	r1, [r5, #16]
  4094d2:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  4094d6:	ebc1 0a00 	rsb	sl, r1, r0
  4094da:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  4094de:	1c60      	adds	r0, r4, #1
  4094e0:	107f      	asrs	r7, r7, #1
  4094e2:	4450      	add	r0, sl
  4094e4:	42b8      	cmp	r0, r7
  4094e6:	463a      	mov	r2, r7
  4094e8:	bf84      	itt	hi
  4094ea:	4607      	movhi	r7, r0
  4094ec:	463a      	movhi	r2, r7
  4094ee:	055b      	lsls	r3, r3, #21
  4094f0:	d533      	bpl.n	40955a <__ssprint_r+0xbe>
  4094f2:	4611      	mov	r1, r2
  4094f4:	4658      	mov	r0, fp
  4094f6:	f7fe fe97 	bl	408228 <_malloc_r>
  4094fa:	2800      	cmp	r0, #0
  4094fc:	d037      	beq.n	40956e <__ssprint_r+0xd2>
  4094fe:	4652      	mov	r2, sl
  409500:	6929      	ldr	r1, [r5, #16]
  409502:	9001      	str	r0, [sp, #4]
  409504:	f7fa fcbe 	bl	403e84 <memcpy>
  409508:	89aa      	ldrh	r2, [r5, #12]
  40950a:	9b01      	ldr	r3, [sp, #4]
  40950c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  409510:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  409514:	81aa      	strh	r2, [r5, #12]
  409516:	ebca 0207 	rsb	r2, sl, r7
  40951a:	eb03 000a 	add.w	r0, r3, sl
  40951e:	616f      	str	r7, [r5, #20]
  409520:	612b      	str	r3, [r5, #16]
  409522:	6028      	str	r0, [r5, #0]
  409524:	60aa      	str	r2, [r5, #8]
  409526:	4627      	mov	r7, r4
  409528:	46a2      	mov	sl, r4
  40952a:	4652      	mov	r2, sl
  40952c:	4649      	mov	r1, r9
  40952e:	f7ff f987 	bl	408840 <memmove>
  409532:	f8d8 2008 	ldr.w	r2, [r8, #8]
  409536:	68ab      	ldr	r3, [r5, #8]
  409538:	6828      	ldr	r0, [r5, #0]
  40953a:	1bdb      	subs	r3, r3, r7
  40953c:	4450      	add	r0, sl
  40953e:	1b14      	subs	r4, r2, r4
  409540:	60ab      	str	r3, [r5, #8]
  409542:	6028      	str	r0, [r5, #0]
  409544:	f8c8 4008 	str.w	r4, [r8, #8]
  409548:	b314      	cbz	r4, 409590 <__ssprint_r+0xf4>
  40954a:	f8d6 9000 	ldr.w	r9, [r6]
  40954e:	6874      	ldr	r4, [r6, #4]
  409550:	3608      	adds	r6, #8
  409552:	e7b2      	b.n	4094ba <__ssprint_r+0x1e>
  409554:	4627      	mov	r7, r4
  409556:	46a2      	mov	sl, r4
  409558:	e7e7      	b.n	40952a <__ssprint_r+0x8e>
  40955a:	4658      	mov	r0, fp
  40955c:	f7ff fce6 	bl	408f2c <_realloc_r>
  409560:	4603      	mov	r3, r0
  409562:	2800      	cmp	r0, #0
  409564:	d1d7      	bne.n	409516 <__ssprint_r+0x7a>
  409566:	6929      	ldr	r1, [r5, #16]
  409568:	4658      	mov	r0, fp
  40956a:	f7fe fb3f 	bl	407bec <_free_r>
  40956e:	230c      	movs	r3, #12
  409570:	f8cb 3000 	str.w	r3, [fp]
  409574:	89ab      	ldrh	r3, [r5, #12]
  409576:	2200      	movs	r2, #0
  409578:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40957c:	f04f 30ff 	mov.w	r0, #4294967295
  409580:	81ab      	strh	r3, [r5, #12]
  409582:	f8c8 2008 	str.w	r2, [r8, #8]
  409586:	f8c8 2004 	str.w	r2, [r8, #4]
  40958a:	b003      	add	sp, #12
  40958c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409590:	2000      	movs	r0, #0
  409592:	f8c8 0004 	str.w	r0, [r8, #4]
  409596:	b003      	add	sp, #12
  409598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040959c <__swbuf_r>:
  40959c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40959e:	460e      	mov	r6, r1
  4095a0:	4614      	mov	r4, r2
  4095a2:	4607      	mov	r7, r0
  4095a4:	b110      	cbz	r0, 4095ac <__swbuf_r+0x10>
  4095a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4095a8:	2b00      	cmp	r3, #0
  4095aa:	d04a      	beq.n	409642 <__swbuf_r+0xa6>
  4095ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4095b0:	69a3      	ldr	r3, [r4, #24]
  4095b2:	60a3      	str	r3, [r4, #8]
  4095b4:	b291      	uxth	r1, r2
  4095b6:	0708      	lsls	r0, r1, #28
  4095b8:	d538      	bpl.n	40962c <__swbuf_r+0x90>
  4095ba:	6923      	ldr	r3, [r4, #16]
  4095bc:	2b00      	cmp	r3, #0
  4095be:	d035      	beq.n	40962c <__swbuf_r+0x90>
  4095c0:	0489      	lsls	r1, r1, #18
  4095c2:	b2f5      	uxtb	r5, r6
  4095c4:	d515      	bpl.n	4095f2 <__swbuf_r+0x56>
  4095c6:	6822      	ldr	r2, [r4, #0]
  4095c8:	6961      	ldr	r1, [r4, #20]
  4095ca:	1ad3      	subs	r3, r2, r3
  4095cc:	428b      	cmp	r3, r1
  4095ce:	da1c      	bge.n	40960a <__swbuf_r+0x6e>
  4095d0:	3301      	adds	r3, #1
  4095d2:	68a1      	ldr	r1, [r4, #8]
  4095d4:	1c50      	adds	r0, r2, #1
  4095d6:	3901      	subs	r1, #1
  4095d8:	60a1      	str	r1, [r4, #8]
  4095da:	6020      	str	r0, [r4, #0]
  4095dc:	7016      	strb	r6, [r2, #0]
  4095de:	6962      	ldr	r2, [r4, #20]
  4095e0:	429a      	cmp	r2, r3
  4095e2:	d01a      	beq.n	40961a <__swbuf_r+0x7e>
  4095e4:	89a3      	ldrh	r3, [r4, #12]
  4095e6:	07db      	lsls	r3, r3, #31
  4095e8:	d501      	bpl.n	4095ee <__swbuf_r+0x52>
  4095ea:	2d0a      	cmp	r5, #10
  4095ec:	d015      	beq.n	40961a <__swbuf_r+0x7e>
  4095ee:	4628      	mov	r0, r5
  4095f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4095f2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4095f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4095f8:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4095fc:	81a2      	strh	r2, [r4, #12]
  4095fe:	6822      	ldr	r2, [r4, #0]
  409600:	6661      	str	r1, [r4, #100]	; 0x64
  409602:	6961      	ldr	r1, [r4, #20]
  409604:	1ad3      	subs	r3, r2, r3
  409606:	428b      	cmp	r3, r1
  409608:	dbe2      	blt.n	4095d0 <__swbuf_r+0x34>
  40960a:	4621      	mov	r1, r4
  40960c:	4638      	mov	r0, r7
  40960e:	f7fe f98f 	bl	407930 <_fflush_r>
  409612:	b940      	cbnz	r0, 409626 <__swbuf_r+0x8a>
  409614:	6822      	ldr	r2, [r4, #0]
  409616:	2301      	movs	r3, #1
  409618:	e7db      	b.n	4095d2 <__swbuf_r+0x36>
  40961a:	4621      	mov	r1, r4
  40961c:	4638      	mov	r0, r7
  40961e:	f7fe f987 	bl	407930 <_fflush_r>
  409622:	2800      	cmp	r0, #0
  409624:	d0e3      	beq.n	4095ee <__swbuf_r+0x52>
  409626:	f04f 30ff 	mov.w	r0, #4294967295
  40962a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40962c:	4621      	mov	r1, r4
  40962e:	4638      	mov	r0, r7
  409630:	f7fd f8a4 	bl	40677c <__swsetup_r>
  409634:	2800      	cmp	r0, #0
  409636:	d1f6      	bne.n	409626 <__swbuf_r+0x8a>
  409638:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40963c:	6923      	ldr	r3, [r4, #16]
  40963e:	b291      	uxth	r1, r2
  409640:	e7be      	b.n	4095c0 <__swbuf_r+0x24>
  409642:	f7fe fa09 	bl	407a58 <__sinit>
  409646:	e7b1      	b.n	4095ac <__swbuf_r+0x10>

00409648 <_wcrtomb_r>:
  409648:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40964c:	4605      	mov	r5, r0
  40964e:	b086      	sub	sp, #24
  409650:	461e      	mov	r6, r3
  409652:	460c      	mov	r4, r1
  409654:	b1a1      	cbz	r1, 409680 <_wcrtomb_r+0x38>
  409656:	4b10      	ldr	r3, [pc, #64]	; (409698 <_wcrtomb_r+0x50>)
  409658:	4617      	mov	r7, r2
  40965a:	f8d3 8000 	ldr.w	r8, [r3]
  40965e:	f7fe fd59 	bl	408114 <__locale_charset>
  409662:	9600      	str	r6, [sp, #0]
  409664:	4603      	mov	r3, r0
  409666:	463a      	mov	r2, r7
  409668:	4621      	mov	r1, r4
  40966a:	4628      	mov	r0, r5
  40966c:	47c0      	blx	r8
  40966e:	1c43      	adds	r3, r0, #1
  409670:	d103      	bne.n	40967a <_wcrtomb_r+0x32>
  409672:	2200      	movs	r2, #0
  409674:	238a      	movs	r3, #138	; 0x8a
  409676:	6032      	str	r2, [r6, #0]
  409678:	602b      	str	r3, [r5, #0]
  40967a:	b006      	add	sp, #24
  40967c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409680:	4b05      	ldr	r3, [pc, #20]	; (409698 <_wcrtomb_r+0x50>)
  409682:	681f      	ldr	r7, [r3, #0]
  409684:	f7fe fd46 	bl	408114 <__locale_charset>
  409688:	9600      	str	r6, [sp, #0]
  40968a:	4603      	mov	r3, r0
  40968c:	4622      	mov	r2, r4
  40968e:	a903      	add	r1, sp, #12
  409690:	4628      	mov	r0, r5
  409692:	47b8      	blx	r7
  409694:	e7eb      	b.n	40966e <_wcrtomb_r+0x26>
  409696:	bf00      	nop
  409698:	204008a8 	.word	0x204008a8

0040969c <__ascii_wctomb>:
  40969c:	b121      	cbz	r1, 4096a8 <__ascii_wctomb+0xc>
  40969e:	2aff      	cmp	r2, #255	; 0xff
  4096a0:	d804      	bhi.n	4096ac <__ascii_wctomb+0x10>
  4096a2:	700a      	strb	r2, [r1, #0]
  4096a4:	2001      	movs	r0, #1
  4096a6:	4770      	bx	lr
  4096a8:	4608      	mov	r0, r1
  4096aa:	4770      	bx	lr
  4096ac:	238a      	movs	r3, #138	; 0x8a
  4096ae:	6003      	str	r3, [r0, #0]
  4096b0:	f04f 30ff 	mov.w	r0, #4294967295
  4096b4:	4770      	bx	lr
  4096b6:	bf00      	nop

004096b8 <_write_r>:
  4096b8:	b570      	push	{r4, r5, r6, lr}
  4096ba:	460d      	mov	r5, r1
  4096bc:	4c08      	ldr	r4, [pc, #32]	; (4096e0 <_write_r+0x28>)
  4096be:	4611      	mov	r1, r2
  4096c0:	4606      	mov	r6, r0
  4096c2:	461a      	mov	r2, r3
  4096c4:	4628      	mov	r0, r5
  4096c6:	2300      	movs	r3, #0
  4096c8:	6023      	str	r3, [r4, #0]
  4096ca:	f7f7 fa29 	bl	400b20 <_write>
  4096ce:	1c43      	adds	r3, r0, #1
  4096d0:	d000      	beq.n	4096d4 <_write_r+0x1c>
  4096d2:	bd70      	pop	{r4, r5, r6, pc}
  4096d4:	6823      	ldr	r3, [r4, #0]
  4096d6:	2b00      	cmp	r3, #0
  4096d8:	d0fb      	beq.n	4096d2 <_write_r+0x1a>
  4096da:	6033      	str	r3, [r6, #0]
  4096dc:	bd70      	pop	{r4, r5, r6, pc}
  4096de:	bf00      	nop
  4096e0:	20400b2c 	.word	0x20400b2c

004096e4 <__register_exitproc>:
  4096e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4096e8:	4c25      	ldr	r4, [pc, #148]	; (409780 <__register_exitproc+0x9c>)
  4096ea:	6825      	ldr	r5, [r4, #0]
  4096ec:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4096f0:	4606      	mov	r6, r0
  4096f2:	4688      	mov	r8, r1
  4096f4:	4692      	mov	sl, r2
  4096f6:	4699      	mov	r9, r3
  4096f8:	b3c4      	cbz	r4, 40976c <__register_exitproc+0x88>
  4096fa:	6860      	ldr	r0, [r4, #4]
  4096fc:	281f      	cmp	r0, #31
  4096fe:	dc17      	bgt.n	409730 <__register_exitproc+0x4c>
  409700:	1c43      	adds	r3, r0, #1
  409702:	b176      	cbz	r6, 409722 <__register_exitproc+0x3e>
  409704:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  409708:	2201      	movs	r2, #1
  40970a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40970e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  409712:	4082      	lsls	r2, r0
  409714:	4311      	orrs	r1, r2
  409716:	2e02      	cmp	r6, #2
  409718:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  40971c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  409720:	d01e      	beq.n	409760 <__register_exitproc+0x7c>
  409722:	3002      	adds	r0, #2
  409724:	6063      	str	r3, [r4, #4]
  409726:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40972a:	2000      	movs	r0, #0
  40972c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409730:	4b14      	ldr	r3, [pc, #80]	; (409784 <__register_exitproc+0xa0>)
  409732:	b303      	cbz	r3, 409776 <__register_exitproc+0x92>
  409734:	f44f 70c8 	mov.w	r0, #400	; 0x190
  409738:	f7fe fd6e 	bl	408218 <malloc>
  40973c:	4604      	mov	r4, r0
  40973e:	b1d0      	cbz	r0, 409776 <__register_exitproc+0x92>
  409740:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  409744:	2700      	movs	r7, #0
  409746:	e880 0088 	stmia.w	r0, {r3, r7}
  40974a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40974e:	4638      	mov	r0, r7
  409750:	2301      	movs	r3, #1
  409752:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  409756:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40975a:	2e00      	cmp	r6, #0
  40975c:	d0e1      	beq.n	409722 <__register_exitproc+0x3e>
  40975e:	e7d1      	b.n	409704 <__register_exitproc+0x20>
  409760:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  409764:	430a      	orrs	r2, r1
  409766:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40976a:	e7da      	b.n	409722 <__register_exitproc+0x3e>
  40976c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  409770:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  409774:	e7c1      	b.n	4096fa <__register_exitproc+0x16>
  409776:	f04f 30ff 	mov.w	r0, #4294967295
  40977a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40977e:	bf00      	nop
  409780:	00409db0 	.word	0x00409db0
  409784:	00408219 	.word	0x00408219

00409788 <_calloc_r>:
  409788:	b510      	push	{r4, lr}
  40978a:	fb02 f101 	mul.w	r1, r2, r1
  40978e:	f7fe fd4b 	bl	408228 <_malloc_r>
  409792:	4604      	mov	r4, r0
  409794:	b1d8      	cbz	r0, 4097ce <_calloc_r+0x46>
  409796:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40979a:	f022 0203 	bic.w	r2, r2, #3
  40979e:	3a04      	subs	r2, #4
  4097a0:	2a24      	cmp	r2, #36	; 0x24
  4097a2:	d818      	bhi.n	4097d6 <_calloc_r+0x4e>
  4097a4:	2a13      	cmp	r2, #19
  4097a6:	d914      	bls.n	4097d2 <_calloc_r+0x4a>
  4097a8:	2300      	movs	r3, #0
  4097aa:	2a1b      	cmp	r2, #27
  4097ac:	6003      	str	r3, [r0, #0]
  4097ae:	6043      	str	r3, [r0, #4]
  4097b0:	d916      	bls.n	4097e0 <_calloc_r+0x58>
  4097b2:	2a24      	cmp	r2, #36	; 0x24
  4097b4:	6083      	str	r3, [r0, #8]
  4097b6:	60c3      	str	r3, [r0, #12]
  4097b8:	bf11      	iteee	ne
  4097ba:	f100 0210 	addne.w	r2, r0, #16
  4097be:	6103      	streq	r3, [r0, #16]
  4097c0:	6143      	streq	r3, [r0, #20]
  4097c2:	f100 0218 	addeq.w	r2, r0, #24
  4097c6:	2300      	movs	r3, #0
  4097c8:	6013      	str	r3, [r2, #0]
  4097ca:	6053      	str	r3, [r2, #4]
  4097cc:	6093      	str	r3, [r2, #8]
  4097ce:	4620      	mov	r0, r4
  4097d0:	bd10      	pop	{r4, pc}
  4097d2:	4602      	mov	r2, r0
  4097d4:	e7f7      	b.n	4097c6 <_calloc_r+0x3e>
  4097d6:	2100      	movs	r1, #0
  4097d8:	f7fa fbee 	bl	403fb8 <memset>
  4097dc:	4620      	mov	r0, r4
  4097de:	bd10      	pop	{r4, pc}
  4097e0:	f100 0208 	add.w	r2, r0, #8
  4097e4:	e7ef      	b.n	4097c6 <_calloc_r+0x3e>
  4097e6:	bf00      	nop

004097e8 <_close_r>:
  4097e8:	b538      	push	{r3, r4, r5, lr}
  4097ea:	4c07      	ldr	r4, [pc, #28]	; (409808 <_close_r+0x20>)
  4097ec:	2300      	movs	r3, #0
  4097ee:	4605      	mov	r5, r0
  4097f0:	4608      	mov	r0, r1
  4097f2:	6023      	str	r3, [r4, #0]
  4097f4:	f7f8 fece 	bl	402594 <_close>
  4097f8:	1c43      	adds	r3, r0, #1
  4097fa:	d000      	beq.n	4097fe <_close_r+0x16>
  4097fc:	bd38      	pop	{r3, r4, r5, pc}
  4097fe:	6823      	ldr	r3, [r4, #0]
  409800:	2b00      	cmp	r3, #0
  409802:	d0fb      	beq.n	4097fc <_close_r+0x14>
  409804:	602b      	str	r3, [r5, #0]
  409806:	bd38      	pop	{r3, r4, r5, pc}
  409808:	20400b2c 	.word	0x20400b2c

0040980c <_fclose_r>:
  40980c:	2900      	cmp	r1, #0
  40980e:	d03d      	beq.n	40988c <_fclose_r+0x80>
  409810:	b570      	push	{r4, r5, r6, lr}
  409812:	4605      	mov	r5, r0
  409814:	460c      	mov	r4, r1
  409816:	b108      	cbz	r0, 40981c <_fclose_r+0x10>
  409818:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40981a:	b37b      	cbz	r3, 40987c <_fclose_r+0x70>
  40981c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409820:	b90b      	cbnz	r3, 409826 <_fclose_r+0x1a>
  409822:	2000      	movs	r0, #0
  409824:	bd70      	pop	{r4, r5, r6, pc}
  409826:	4621      	mov	r1, r4
  409828:	4628      	mov	r0, r5
  40982a:	f7fd ffdd 	bl	4077e8 <__sflush_r>
  40982e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  409830:	4606      	mov	r6, r0
  409832:	b133      	cbz	r3, 409842 <_fclose_r+0x36>
  409834:	69e1      	ldr	r1, [r4, #28]
  409836:	4628      	mov	r0, r5
  409838:	4798      	blx	r3
  40983a:	2800      	cmp	r0, #0
  40983c:	bfb8      	it	lt
  40983e:	f04f 36ff 	movlt.w	r6, #4294967295
  409842:	89a3      	ldrh	r3, [r4, #12]
  409844:	061b      	lsls	r3, r3, #24
  409846:	d41c      	bmi.n	409882 <_fclose_r+0x76>
  409848:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40984a:	b141      	cbz	r1, 40985e <_fclose_r+0x52>
  40984c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  409850:	4299      	cmp	r1, r3
  409852:	d002      	beq.n	40985a <_fclose_r+0x4e>
  409854:	4628      	mov	r0, r5
  409856:	f7fe f9c9 	bl	407bec <_free_r>
  40985a:	2300      	movs	r3, #0
  40985c:	6323      	str	r3, [r4, #48]	; 0x30
  40985e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  409860:	b121      	cbz	r1, 40986c <_fclose_r+0x60>
  409862:	4628      	mov	r0, r5
  409864:	f7fe f9c2 	bl	407bec <_free_r>
  409868:	2300      	movs	r3, #0
  40986a:	6463      	str	r3, [r4, #68]	; 0x44
  40986c:	f7fe f8fa 	bl	407a64 <__sfp_lock_acquire>
  409870:	2300      	movs	r3, #0
  409872:	81a3      	strh	r3, [r4, #12]
  409874:	f7fe f8f8 	bl	407a68 <__sfp_lock_release>
  409878:	4630      	mov	r0, r6
  40987a:	bd70      	pop	{r4, r5, r6, pc}
  40987c:	f7fe f8ec 	bl	407a58 <__sinit>
  409880:	e7cc      	b.n	40981c <_fclose_r+0x10>
  409882:	6921      	ldr	r1, [r4, #16]
  409884:	4628      	mov	r0, r5
  409886:	f7fe f9b1 	bl	407bec <_free_r>
  40988a:	e7dd      	b.n	409848 <_fclose_r+0x3c>
  40988c:	2000      	movs	r0, #0
  40988e:	4770      	bx	lr

00409890 <_fstat_r>:
  409890:	b538      	push	{r3, r4, r5, lr}
  409892:	460b      	mov	r3, r1
  409894:	4c07      	ldr	r4, [pc, #28]	; (4098b4 <_fstat_r+0x24>)
  409896:	4605      	mov	r5, r0
  409898:	4611      	mov	r1, r2
  40989a:	4618      	mov	r0, r3
  40989c:	2300      	movs	r3, #0
  40989e:	6023      	str	r3, [r4, #0]
  4098a0:	f7f8 fe84 	bl	4025ac <_fstat>
  4098a4:	1c43      	adds	r3, r0, #1
  4098a6:	d000      	beq.n	4098aa <_fstat_r+0x1a>
  4098a8:	bd38      	pop	{r3, r4, r5, pc}
  4098aa:	6823      	ldr	r3, [r4, #0]
  4098ac:	2b00      	cmp	r3, #0
  4098ae:	d0fb      	beq.n	4098a8 <_fstat_r+0x18>
  4098b0:	602b      	str	r3, [r5, #0]
  4098b2:	bd38      	pop	{r3, r4, r5, pc}
  4098b4:	20400b2c 	.word	0x20400b2c

004098b8 <_isatty_r>:
  4098b8:	b538      	push	{r3, r4, r5, lr}
  4098ba:	4c07      	ldr	r4, [pc, #28]	; (4098d8 <_isatty_r+0x20>)
  4098bc:	2300      	movs	r3, #0
  4098be:	4605      	mov	r5, r0
  4098c0:	4608      	mov	r0, r1
  4098c2:	6023      	str	r3, [r4, #0]
  4098c4:	f7f8 fe82 	bl	4025cc <_isatty>
  4098c8:	1c43      	adds	r3, r0, #1
  4098ca:	d000      	beq.n	4098ce <_isatty_r+0x16>
  4098cc:	bd38      	pop	{r3, r4, r5, pc}
  4098ce:	6823      	ldr	r3, [r4, #0]
  4098d0:	2b00      	cmp	r3, #0
  4098d2:	d0fb      	beq.n	4098cc <_isatty_r+0x14>
  4098d4:	602b      	str	r3, [r5, #0]
  4098d6:	bd38      	pop	{r3, r4, r5, pc}
  4098d8:	20400b2c 	.word	0x20400b2c

004098dc <_lseek_r>:
  4098dc:	b570      	push	{r4, r5, r6, lr}
  4098de:	460d      	mov	r5, r1
  4098e0:	4c08      	ldr	r4, [pc, #32]	; (409904 <_lseek_r+0x28>)
  4098e2:	4611      	mov	r1, r2
  4098e4:	4606      	mov	r6, r0
  4098e6:	461a      	mov	r2, r3
  4098e8:	4628      	mov	r0, r5
  4098ea:	2300      	movs	r3, #0
  4098ec:	6023      	str	r3, [r4, #0]
  4098ee:	f7f8 fe79 	bl	4025e4 <_lseek>
  4098f2:	1c43      	adds	r3, r0, #1
  4098f4:	d000      	beq.n	4098f8 <_lseek_r+0x1c>
  4098f6:	bd70      	pop	{r4, r5, r6, pc}
  4098f8:	6823      	ldr	r3, [r4, #0]
  4098fa:	2b00      	cmp	r3, #0
  4098fc:	d0fb      	beq.n	4098f6 <_lseek_r+0x1a>
  4098fe:	6033      	str	r3, [r6, #0]
  409900:	bd70      	pop	{r4, r5, r6, pc}
  409902:	bf00      	nop
  409904:	20400b2c 	.word	0x20400b2c

00409908 <_read_r>:
  409908:	b570      	push	{r4, r5, r6, lr}
  40990a:	460d      	mov	r5, r1
  40990c:	4c08      	ldr	r4, [pc, #32]	; (409930 <_read_r+0x28>)
  40990e:	4611      	mov	r1, r2
  409910:	4606      	mov	r6, r0
  409912:	461a      	mov	r2, r3
  409914:	4628      	mov	r0, r5
  409916:	2300      	movs	r3, #0
  409918:	6023      	str	r3, [r4, #0]
  40991a:	f7f7 f8d7 	bl	400acc <_read>
  40991e:	1c43      	adds	r3, r0, #1
  409920:	d000      	beq.n	409924 <_read_r+0x1c>
  409922:	bd70      	pop	{r4, r5, r6, pc}
  409924:	6823      	ldr	r3, [r4, #0]
  409926:	2b00      	cmp	r3, #0
  409928:	d0fb      	beq.n	409922 <_read_r+0x1a>
  40992a:	6033      	str	r3, [r6, #0]
  40992c:	bd70      	pop	{r4, r5, r6, pc}
  40992e:	bf00      	nop
  409930:	20400b2c 	.word	0x20400b2c

00409934 <__aeabi_uldivmod>:
  409934:	b953      	cbnz	r3, 40994c <__aeabi_uldivmod+0x18>
  409936:	b94a      	cbnz	r2, 40994c <__aeabi_uldivmod+0x18>
  409938:	2900      	cmp	r1, #0
  40993a:	bf08      	it	eq
  40993c:	2800      	cmpeq	r0, #0
  40993e:	bf1c      	itt	ne
  409940:	f04f 31ff 	movne.w	r1, #4294967295
  409944:	f04f 30ff 	movne.w	r0, #4294967295
  409948:	f000 b97e 	b.w	409c48 <__aeabi_idiv0>
  40994c:	f1ad 0c08 	sub.w	ip, sp, #8
  409950:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  409954:	f000 f806 	bl	409964 <__udivmoddi4>
  409958:	f8dd e004 	ldr.w	lr, [sp, #4]
  40995c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  409960:	b004      	add	sp, #16
  409962:	4770      	bx	lr

00409964 <__udivmoddi4>:
  409964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409968:	468c      	mov	ip, r1
  40996a:	460e      	mov	r6, r1
  40996c:	4604      	mov	r4, r0
  40996e:	9d08      	ldr	r5, [sp, #32]
  409970:	2b00      	cmp	r3, #0
  409972:	d150      	bne.n	409a16 <__udivmoddi4+0xb2>
  409974:	428a      	cmp	r2, r1
  409976:	4617      	mov	r7, r2
  409978:	d96c      	bls.n	409a54 <__udivmoddi4+0xf0>
  40997a:	fab2 fe82 	clz	lr, r2
  40997e:	f1be 0f00 	cmp.w	lr, #0
  409982:	d00b      	beq.n	40999c <__udivmoddi4+0x38>
  409984:	f1ce 0420 	rsb	r4, lr, #32
  409988:	fa20 f404 	lsr.w	r4, r0, r4
  40998c:	fa01 f60e 	lsl.w	r6, r1, lr
  409990:	ea44 0c06 	orr.w	ip, r4, r6
  409994:	fa02 f70e 	lsl.w	r7, r2, lr
  409998:	fa00 f40e 	lsl.w	r4, r0, lr
  40999c:	ea4f 4917 	mov.w	r9, r7, lsr #16
  4099a0:	0c22      	lsrs	r2, r4, #16
  4099a2:	fbbc f0f9 	udiv	r0, ip, r9
  4099a6:	fa1f f887 	uxth.w	r8, r7
  4099aa:	fb09 c610 	mls	r6, r9, r0, ip
  4099ae:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  4099b2:	fb00 f308 	mul.w	r3, r0, r8
  4099b6:	42b3      	cmp	r3, r6
  4099b8:	d909      	bls.n	4099ce <__udivmoddi4+0x6a>
  4099ba:	19f6      	adds	r6, r6, r7
  4099bc:	f100 32ff 	add.w	r2, r0, #4294967295
  4099c0:	f080 8122 	bcs.w	409c08 <__udivmoddi4+0x2a4>
  4099c4:	42b3      	cmp	r3, r6
  4099c6:	f240 811f 	bls.w	409c08 <__udivmoddi4+0x2a4>
  4099ca:	3802      	subs	r0, #2
  4099cc:	443e      	add	r6, r7
  4099ce:	1af6      	subs	r6, r6, r3
  4099d0:	b2a2      	uxth	r2, r4
  4099d2:	fbb6 f3f9 	udiv	r3, r6, r9
  4099d6:	fb09 6613 	mls	r6, r9, r3, r6
  4099da:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  4099de:	fb03 f808 	mul.w	r8, r3, r8
  4099e2:	45a0      	cmp	r8, r4
  4099e4:	d909      	bls.n	4099fa <__udivmoddi4+0x96>
  4099e6:	19e4      	adds	r4, r4, r7
  4099e8:	f103 32ff 	add.w	r2, r3, #4294967295
  4099ec:	f080 810a 	bcs.w	409c04 <__udivmoddi4+0x2a0>
  4099f0:	45a0      	cmp	r8, r4
  4099f2:	f240 8107 	bls.w	409c04 <__udivmoddi4+0x2a0>
  4099f6:	3b02      	subs	r3, #2
  4099f8:	443c      	add	r4, r7
  4099fa:	ebc8 0404 	rsb	r4, r8, r4
  4099fe:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  409a02:	2100      	movs	r1, #0
  409a04:	2d00      	cmp	r5, #0
  409a06:	d062      	beq.n	409ace <__udivmoddi4+0x16a>
  409a08:	fa24 f40e 	lsr.w	r4, r4, lr
  409a0c:	2300      	movs	r3, #0
  409a0e:	602c      	str	r4, [r5, #0]
  409a10:	606b      	str	r3, [r5, #4]
  409a12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409a16:	428b      	cmp	r3, r1
  409a18:	d907      	bls.n	409a2a <__udivmoddi4+0xc6>
  409a1a:	2d00      	cmp	r5, #0
  409a1c:	d055      	beq.n	409aca <__udivmoddi4+0x166>
  409a1e:	2100      	movs	r1, #0
  409a20:	e885 0041 	stmia.w	r5, {r0, r6}
  409a24:	4608      	mov	r0, r1
  409a26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409a2a:	fab3 f183 	clz	r1, r3
  409a2e:	2900      	cmp	r1, #0
  409a30:	f040 8090 	bne.w	409b54 <__udivmoddi4+0x1f0>
  409a34:	42b3      	cmp	r3, r6
  409a36:	d302      	bcc.n	409a3e <__udivmoddi4+0xda>
  409a38:	4282      	cmp	r2, r0
  409a3a:	f200 80f8 	bhi.w	409c2e <__udivmoddi4+0x2ca>
  409a3e:	1a84      	subs	r4, r0, r2
  409a40:	eb66 0603 	sbc.w	r6, r6, r3
  409a44:	2001      	movs	r0, #1
  409a46:	46b4      	mov	ip, r6
  409a48:	2d00      	cmp	r5, #0
  409a4a:	d040      	beq.n	409ace <__udivmoddi4+0x16a>
  409a4c:	e885 1010 	stmia.w	r5, {r4, ip}
  409a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409a54:	b912      	cbnz	r2, 409a5c <__udivmoddi4+0xf8>
  409a56:	2701      	movs	r7, #1
  409a58:	fbb7 f7f2 	udiv	r7, r7, r2
  409a5c:	fab7 fe87 	clz	lr, r7
  409a60:	f1be 0f00 	cmp.w	lr, #0
  409a64:	d135      	bne.n	409ad2 <__udivmoddi4+0x16e>
  409a66:	1bf3      	subs	r3, r6, r7
  409a68:	ea4f 4817 	mov.w	r8, r7, lsr #16
  409a6c:	fa1f fc87 	uxth.w	ip, r7
  409a70:	2101      	movs	r1, #1
  409a72:	fbb3 f0f8 	udiv	r0, r3, r8
  409a76:	0c22      	lsrs	r2, r4, #16
  409a78:	fb08 3610 	mls	r6, r8, r0, r3
  409a7c:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
  409a80:	fb0c f300 	mul.w	r3, ip, r0
  409a84:	42b3      	cmp	r3, r6
  409a86:	d907      	bls.n	409a98 <__udivmoddi4+0x134>
  409a88:	19f6      	adds	r6, r6, r7
  409a8a:	f100 32ff 	add.w	r2, r0, #4294967295
  409a8e:	d202      	bcs.n	409a96 <__udivmoddi4+0x132>
  409a90:	42b3      	cmp	r3, r6
  409a92:	f200 80ce 	bhi.w	409c32 <__udivmoddi4+0x2ce>
  409a96:	4610      	mov	r0, r2
  409a98:	1af6      	subs	r6, r6, r3
  409a9a:	b2a2      	uxth	r2, r4
  409a9c:	fbb6 f3f8 	udiv	r3, r6, r8
  409aa0:	fb08 6613 	mls	r6, r8, r3, r6
  409aa4:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
  409aa8:	fb0c fc03 	mul.w	ip, ip, r3
  409aac:	45a4      	cmp	ip, r4
  409aae:	d907      	bls.n	409ac0 <__udivmoddi4+0x15c>
  409ab0:	19e4      	adds	r4, r4, r7
  409ab2:	f103 32ff 	add.w	r2, r3, #4294967295
  409ab6:	d202      	bcs.n	409abe <__udivmoddi4+0x15a>
  409ab8:	45a4      	cmp	ip, r4
  409aba:	f200 80b5 	bhi.w	409c28 <__udivmoddi4+0x2c4>
  409abe:	4613      	mov	r3, r2
  409ac0:	ebcc 0404 	rsb	r4, ip, r4
  409ac4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  409ac8:	e79c      	b.n	409a04 <__udivmoddi4+0xa0>
  409aca:	4629      	mov	r1, r5
  409acc:	4628      	mov	r0, r5
  409ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409ad2:	f1ce 0120 	rsb	r1, lr, #32
  409ad6:	fa06 f30e 	lsl.w	r3, r6, lr
  409ada:	fa07 f70e 	lsl.w	r7, r7, lr
  409ade:	fa20 f901 	lsr.w	r9, r0, r1
  409ae2:	ea4f 4817 	mov.w	r8, r7, lsr #16
  409ae6:	40ce      	lsrs	r6, r1
  409ae8:	ea49 0903 	orr.w	r9, r9, r3
  409aec:	fbb6 faf8 	udiv	sl, r6, r8
  409af0:	ea4f 4419 	mov.w	r4, r9, lsr #16
  409af4:	fb08 661a 	mls	r6, r8, sl, r6
  409af8:	fa1f fc87 	uxth.w	ip, r7
  409afc:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
  409b00:	fb0a f20c 	mul.w	r2, sl, ip
  409b04:	429a      	cmp	r2, r3
  409b06:	fa00 f40e 	lsl.w	r4, r0, lr
  409b0a:	d90a      	bls.n	409b22 <__udivmoddi4+0x1be>
  409b0c:	19db      	adds	r3, r3, r7
  409b0e:	f10a 31ff 	add.w	r1, sl, #4294967295
  409b12:	f080 8087 	bcs.w	409c24 <__udivmoddi4+0x2c0>
  409b16:	429a      	cmp	r2, r3
  409b18:	f240 8084 	bls.w	409c24 <__udivmoddi4+0x2c0>
  409b1c:	f1aa 0a02 	sub.w	sl, sl, #2
  409b20:	443b      	add	r3, r7
  409b22:	1a9b      	subs	r3, r3, r2
  409b24:	fa1f f989 	uxth.w	r9, r9
  409b28:	fbb3 f1f8 	udiv	r1, r3, r8
  409b2c:	fb08 3311 	mls	r3, r8, r1, r3
  409b30:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
  409b34:	fb01 f60c 	mul.w	r6, r1, ip
  409b38:	429e      	cmp	r6, r3
  409b3a:	d907      	bls.n	409b4c <__udivmoddi4+0x1e8>
  409b3c:	19db      	adds	r3, r3, r7
  409b3e:	f101 32ff 	add.w	r2, r1, #4294967295
  409b42:	d26b      	bcs.n	409c1c <__udivmoddi4+0x2b8>
  409b44:	429e      	cmp	r6, r3
  409b46:	d969      	bls.n	409c1c <__udivmoddi4+0x2b8>
  409b48:	3902      	subs	r1, #2
  409b4a:	443b      	add	r3, r7
  409b4c:	1b9b      	subs	r3, r3, r6
  409b4e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
  409b52:	e78e      	b.n	409a72 <__udivmoddi4+0x10e>
  409b54:	f1c1 0e20 	rsb	lr, r1, #32
  409b58:	fa22 f40e 	lsr.w	r4, r2, lr
  409b5c:	408b      	lsls	r3, r1
  409b5e:	4323      	orrs	r3, r4
  409b60:	fa20 f70e 	lsr.w	r7, r0, lr
  409b64:	fa06 f401 	lsl.w	r4, r6, r1
  409b68:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  409b6c:	fa26 f60e 	lsr.w	r6, r6, lr
  409b70:	433c      	orrs	r4, r7
  409b72:	fbb6 f9fc 	udiv	r9, r6, ip
  409b76:	0c27      	lsrs	r7, r4, #16
  409b78:	fb0c 6619 	mls	r6, ip, r9, r6
  409b7c:	fa1f f883 	uxth.w	r8, r3
  409b80:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  409b84:	fb09 f708 	mul.w	r7, r9, r8
  409b88:	42b7      	cmp	r7, r6
  409b8a:	fa02 f201 	lsl.w	r2, r2, r1
  409b8e:	fa00 fa01 	lsl.w	sl, r0, r1
  409b92:	d908      	bls.n	409ba6 <__udivmoddi4+0x242>
  409b94:	18f6      	adds	r6, r6, r3
  409b96:	f109 30ff 	add.w	r0, r9, #4294967295
  409b9a:	d241      	bcs.n	409c20 <__udivmoddi4+0x2bc>
  409b9c:	42b7      	cmp	r7, r6
  409b9e:	d93f      	bls.n	409c20 <__udivmoddi4+0x2bc>
  409ba0:	f1a9 0902 	sub.w	r9, r9, #2
  409ba4:	441e      	add	r6, r3
  409ba6:	1bf6      	subs	r6, r6, r7
  409ba8:	b2a0      	uxth	r0, r4
  409baa:	fbb6 f4fc 	udiv	r4, r6, ip
  409bae:	fb0c 6614 	mls	r6, ip, r4, r6
  409bb2:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
  409bb6:	fb04 f808 	mul.w	r8, r4, r8
  409bba:	45b8      	cmp	r8, r7
  409bbc:	d907      	bls.n	409bce <__udivmoddi4+0x26a>
  409bbe:	18ff      	adds	r7, r7, r3
  409bc0:	f104 30ff 	add.w	r0, r4, #4294967295
  409bc4:	d228      	bcs.n	409c18 <__udivmoddi4+0x2b4>
  409bc6:	45b8      	cmp	r8, r7
  409bc8:	d926      	bls.n	409c18 <__udivmoddi4+0x2b4>
  409bca:	3c02      	subs	r4, #2
  409bcc:	441f      	add	r7, r3
  409bce:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
  409bd2:	ebc8 0707 	rsb	r7, r8, r7
  409bd6:	fba0 8902 	umull	r8, r9, r0, r2
  409bda:	454f      	cmp	r7, r9
  409bdc:	4644      	mov	r4, r8
  409bde:	464e      	mov	r6, r9
  409be0:	d314      	bcc.n	409c0c <__udivmoddi4+0x2a8>
  409be2:	d029      	beq.n	409c38 <__udivmoddi4+0x2d4>
  409be4:	b365      	cbz	r5, 409c40 <__udivmoddi4+0x2dc>
  409be6:	ebba 0304 	subs.w	r3, sl, r4
  409bea:	eb67 0706 	sbc.w	r7, r7, r6
  409bee:	fa07 fe0e 	lsl.w	lr, r7, lr
  409bf2:	40cb      	lsrs	r3, r1
  409bf4:	40cf      	lsrs	r7, r1
  409bf6:	ea4e 0303 	orr.w	r3, lr, r3
  409bfa:	e885 0088 	stmia.w	r5, {r3, r7}
  409bfe:	2100      	movs	r1, #0
  409c00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409c04:	4613      	mov	r3, r2
  409c06:	e6f8      	b.n	4099fa <__udivmoddi4+0x96>
  409c08:	4610      	mov	r0, r2
  409c0a:	e6e0      	b.n	4099ce <__udivmoddi4+0x6a>
  409c0c:	ebb8 0402 	subs.w	r4, r8, r2
  409c10:	eb69 0603 	sbc.w	r6, r9, r3
  409c14:	3801      	subs	r0, #1
  409c16:	e7e5      	b.n	409be4 <__udivmoddi4+0x280>
  409c18:	4604      	mov	r4, r0
  409c1a:	e7d8      	b.n	409bce <__udivmoddi4+0x26a>
  409c1c:	4611      	mov	r1, r2
  409c1e:	e795      	b.n	409b4c <__udivmoddi4+0x1e8>
  409c20:	4681      	mov	r9, r0
  409c22:	e7c0      	b.n	409ba6 <__udivmoddi4+0x242>
  409c24:	468a      	mov	sl, r1
  409c26:	e77c      	b.n	409b22 <__udivmoddi4+0x1be>
  409c28:	3b02      	subs	r3, #2
  409c2a:	443c      	add	r4, r7
  409c2c:	e748      	b.n	409ac0 <__udivmoddi4+0x15c>
  409c2e:	4608      	mov	r0, r1
  409c30:	e70a      	b.n	409a48 <__udivmoddi4+0xe4>
  409c32:	3802      	subs	r0, #2
  409c34:	443e      	add	r6, r7
  409c36:	e72f      	b.n	409a98 <__udivmoddi4+0x134>
  409c38:	45c2      	cmp	sl, r8
  409c3a:	d3e7      	bcc.n	409c0c <__udivmoddi4+0x2a8>
  409c3c:	463e      	mov	r6, r7
  409c3e:	e7d1      	b.n	409be4 <__udivmoddi4+0x280>
  409c40:	4629      	mov	r1, r5
  409c42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409c46:	bf00      	nop

00409c48 <__aeabi_idiv0>:
  409c48:	4770      	bx	lr
  409c4a:	bf00      	nop
  409c4c:	0a3b6425 	.word	0x0a3b6425
  409c50:	00000000 	.word	0x00000000
  409c54:	000a6425 	.word	0x000a6425
  409c58:	0a206425 	.word	0x0a206425
  409c5c:	00000000 	.word	0x00000000
  409c60:	3988900a 	.word	0x3988900a
  409c64:	39f57537 	.word	0x39f57537
  409c68:	3a619860 	.word	0x3a619860
  409c6c:	3abc84df 	.word	0x3abc84df
  409c70:	3b131ec7 	.word	0x3b131ec7
  409c74:	3b59c559 	.word	0x3b59c559
  409c78:	3b9a5ea5 	.word	0x3b9a5ea5
  409c7c:	3bd30466 	.word	0x3bd30466
  409c80:	3c0bbae9 	.word	0x3c0bbae9
  409c84:	3c33edc4 	.word	0x3c33edc4
  409c88:	3c61e63d 	.word	0x3c61e63d
  409c8c:	3c8a8f8e 	.word	0x3c8a8f8e
  409c90:	3ca66020 	.word	0x3ca66020
  409c94:	3cc3cfef 	.word	0x3cc3cfef
  409c98:	3ce22497 	.word	0x3ce22497
  409c9c:	3d004297 	.word	0x3d004297
  409ca0:	3d0f01da 	.word	0x3d0f01da
  409ca4:	3d1cd3db 	.word	0x3d1cd3db
  409ca8:	3d293d4b 	.word	0x3d293d4b
  409cac:	3d33ca86 	.word	0x3d33ca86
  409cb0:	3d3c1601 	.word	0x3d3c1601
  409cb4:	3d41cdda 	.word	0x3d41cdda
  409cb8:	3d44b896 	.word	0x3d44b896
  409cbc:	3d44b896 	.word	0x3d44b896
  409cc0:	3d41cdda 	.word	0x3d41cdda
  409cc4:	3d3c1601 	.word	0x3d3c1601
  409cc8:	3d33ca86 	.word	0x3d33ca86
  409ccc:	3d293d4b 	.word	0x3d293d4b
  409cd0:	3d1cd3db 	.word	0x3d1cd3db
  409cd4:	3d0f01da 	.word	0x3d0f01da
  409cd8:	3d004297 	.word	0x3d004297
  409cdc:	3ce22497 	.word	0x3ce22497
  409ce0:	3cc3cfef 	.word	0x3cc3cfef
  409ce4:	3ca66020 	.word	0x3ca66020
  409ce8:	3c8a8f8e 	.word	0x3c8a8f8e
  409cec:	3c61e63d 	.word	0x3c61e63d
  409cf0:	3c33edc4 	.word	0x3c33edc4
  409cf4:	3c0bbae9 	.word	0x3c0bbae9
  409cf8:	3bd30466 	.word	0x3bd30466
  409cfc:	3b9a5ea5 	.word	0x3b9a5ea5
  409d00:	3b59c559 	.word	0x3b59c559
  409d04:	3b131ec7 	.word	0x3b131ec7
  409d08:	3abc84df 	.word	0x3abc84df
  409d0c:	3a619860 	.word	0x3a619860
  409d10:	39f57537 	.word	0x39f57537
  409d14:	3988900a 	.word	0x3988900a
  409d18:	0001c200 	.word	0x0001c200
  409d1c:	000000c0 	.word	0x000000c0
  409d20:	00000800 	.word	0x00000800
  409d24:	00000000 	.word	0x00000000
  409d28:	4e2b5441 	.word	0x4e2b5441
  409d2c:	52454d41 	.word	0x52454d41
  409d30:	00736f69 	.word	0x00736f69
  409d34:	63696e49 	.word	0x63696e49
  409d38:	696c6169 	.word	0x696c6169
  409d3c:	646e617a 	.word	0x646e617a
  409d40:	7562206f 	.word	0x7562206f
  409d44:	32692073 	.word	0x32692073
  409d48:	000a2063 	.word	0x000a2063
  409d4c:	5252455b 	.word	0x5252455b
  409d50:	5b205d4f 	.word	0x5b205d4f
  409d54:	5d633269 	.word	0x5d633269
  409d58:	65725b20 	.word	0x65725b20
  409d5c:	205d6461 	.word	0x205d6461
  409d60:	0000000a 	.word	0x0000000a
  409d64:	5252455b 	.word	0x5252455b
  409d68:	5b205d4f 	.word	0x5b205d4f
  409d6c:	5d75636d 	.word	0x5d75636d
  409d70:	72575b20 	.word	0x72575b20
  409d74:	20676e6f 	.word	0x20676e6f
  409d78:	69766564 	.word	0x69766564
  409d7c:	205d6563 	.word	0x205d6563
  409d80:	2578305b 	.word	0x2578305b
  409d84:	205d5832 	.word	0x205d5832
  409d88:	0000000a 	.word	0x0000000a
  409d8c:	5252455b 	.word	0x5252455b
  409d90:	5b205d4f 	.word	0x5b205d4f
  409d94:	5d633269 	.word	0x5d633269
  409d98:	72775b20 	.word	0x72775b20
  409d9c:	5d657469 	.word	0x5d657469
  409da0:	00000a20 	.word	0x00000a20
  409da4:	74727173 	.word	0x74727173
  409da8:	00000000 	.word	0x00000000
  409dac:	00000043 	.word	0x00000043

00409db0 <_global_impure_ptr>:
  409db0:	20400010                                ..@ 

00409db4 <zeroes.7035>:
  409db4:	30303030 30303030 30303030 30303030     0000000000000000
  409dc4:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  409dd4:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  409de4:	00000000 33323130 37363534 62613938     ....0123456789ab
  409df4:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  409e04:	00000030                                0...

00409e08 <blanks.7034>:
  409e08:	20202020 20202020 20202020 20202020                     

00409e18 <zeroes.6993>:
  409e18:	30303030 30303030 30303030 30303030     0000000000000000

00409e28 <blanks.6992>:
  409e28:	20202020 20202020 20202020 20202020                     
  409e38:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  409e48:	49534f50 00000058 0000002e 00000000     POSIX...........

00409e58 <__mprec_tens>:
  409e58:	00000000 3ff00000 00000000 40240000     .......?......$@
  409e68:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  409e78:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  409e88:	00000000 412e8480 00000000 416312d0     .......A......cA
  409e98:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  409ea8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  409eb8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  409ec8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  409ed8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  409ee8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  409ef8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  409f08:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  409f18:	79d99db4 44ea7843                       ...yCx.D

00409f20 <__mprec_bigtens>:
  409f20:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  409f30:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  409f40:	7f73bf3c 75154fdd                       <.s..O.u

00409f48 <p05.5373>:
  409f48:	00000005 00000019 0000007d              ........}...

00409f54 <_init>:
  409f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409f56:	bf00      	nop
  409f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409f5a:	bc08      	pop	{r3}
  409f5c:	469e      	mov	lr, r3
  409f5e:	4770      	bx	lr

00409f60 <__init_array_start>:
  409f60:	00406845 	.word	0x00406845

00409f64 <__frame_dummy_init_array_entry>:
  409f64:	00400165                                e.@.

00409f68 <_fini>:
  409f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409f6a:	bf00      	nop
  409f6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409f6e:	bc08      	pop	{r3}
  409f70:	469e      	mov	lr, r3
  409f72:	4770      	bx	lr

00409f74 <__fini_array_start>:
  409f74:	00400141 	.word	0x00400141
