{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 21:47:54 2024 " "Info: Processing started: Tue May 21 21:47:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOTAL -c TOTAL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TOTAL -c TOTAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select1-4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file select1-4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 select1-4 " "Info: Found entity 1: select1-4" {  } { { "select1-4.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select1-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select8-4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file select8-4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 select8-4 " "Info: Found entity 1: select8-4" {  } { { "select8-4.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select8-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MICRO_AD.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MICRO_AD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MICRO_AD " "Info: Found entity 1: MICRO_AD" {  } { { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "38_decoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 38_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 38_decoder " "Info: Found entity 1: 38_decoder" {  } { { "38_decoder.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/38_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "24_decoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 24_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 24_decoder " "Info: Found entity 1: 24_decoder" {  } { { "24_decoder.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/24_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UPC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file UPC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UPC " "Info: Found entity 1: UPC" {  } { { "UPC.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/UPC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select-2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file select-2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 select-2 " "Info: Found entity 1: select-2" {  } { { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register-group.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register-group.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register-group " "Info: Found entity 1: register-group" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MDR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MDR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Info: Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MDR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAR-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MAR-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR-8 " "Info: Found entity 1: MAR-8" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halt.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file halt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 halt " "Info: Found entity 1: halt" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter-256.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter-256.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter-256 " "Info: Found entity 1: counter-256" {  } { { "counter-256.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/counter-256.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU-8 " "Info: Found entity 1: ALU-8" {  } { { "ALU-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TOTAL.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TOTAL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOTAL " "Info: Found entity 1: TOTAL" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOTAL " "Info: Elaborating entity \"TOTAL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst45 " "Warning: Block or symbol \"AND2\" of instance \"inst45\" overlaps another block or symbol" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1152 1200 -400 "inst45" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst6 " "Warning: Block or symbol \"NOT\" of instance \"inst6\" overlaps another block or symbol" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -816 -24 24 -784 "inst6" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "TE9 " "Warning: Pin \"TE9\" is missing source" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 264 1680 1856 280 "TE9" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halt halt:inst " "Info: Elaborating entity \"halt\" for hierarchy \"halt:inst\"" {  } { { "TOTAL.bdf" "inst" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -568 -464 -336 -440 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "24_decoder 24_decoder:inst2 " "Info: Elaborating entity \"24_decoder\" for hierarchy \"24_decoder:inst2\"" {  } { { "TOTAL.bdf" "inst2" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -848 -184 -88 -720 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "38_decoder 24_decoder:inst2\|38_decoder:inst " "Info: Elaborating entity \"38_decoder\" for hierarchy \"24_decoder:inst2\|38_decoder:inst\"" {  } { { "24_decoder.bdf" "inst" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/24_decoder.bdf" { { 208 568 664 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UPC UPC:inst1 " "Info: Elaborating entity \"UPC\" for hierarchy \"UPC:inst1\"" {  } { { "TOTAL.bdf" "inst1" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 872 2320 2416 1128 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 UPC:inst1\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"UPC:inst1\|74161:inst\"" {  } { { "UPC.bdf" "inst" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/UPC.bdf" { { 24 224 344 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "UPC:inst1\|74161:inst " "Info: Elaborated megafunction instantiation \"UPC:inst1\|74161:inst\"" {  } { { "UPC.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/UPC.bdf" { { 24 224 344 208 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 UPC:inst1\|74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"UPC:inst1\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UPC:inst1\|74161:inst\|f74161:sub UPC:inst1\|74161:inst " "Info: Elaborated megafunction instantiation \"UPC:inst1\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"UPC:inst1\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "UPC.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/UPC.bdf" { { 24 224 344 208 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 UPC:inst1\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"UPC:inst1\|74161:inst1\"" {  } { { "UPC.bdf" "inst1" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/UPC.bdf" { { 248 224 344 432 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "UPC:inst1\|74161:inst1 " "Info: Elaborated megafunction instantiation \"UPC:inst1\|74161:inst1\"" {  } { { "UPC.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/UPC.bdf" { { 248 224 344 432 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MICRO_AD MICRO_AD:inst8 " "Info: Elaborating entity \"MICRO_AD\" for hierarchy \"MICRO_AD:inst8\"" {  } { { "TOTAL.bdf" "inst8" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 1008 2064 2160 1296 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst13 " "Warning: Primitive \"OR2\" of instance \"inst13\" not used" {  } { { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 944 1584 1648 992 "inst13" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst14 " "Warning: Primitive \"NOT\" of instance \"inst14\" not used" {  } { { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 1024 1288 1336 1056 "inst14" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst26 " "Warning: Primitive \"AND2\" of instance \"inst26\" not used" {  } { { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 1056 1456 1520 1104 "inst26" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "triple_selector_8b.bdf 1 1 " "Warning: Using design file triple_selector_8b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 triple_selector_8b " "Info: Found entity 1: triple_selector_8b" {  } { { "triple_selector_8b.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/triple_selector_8b.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triple_selector_8b MICRO_AD:inst8\|triple_selector_8b:inst " "Info: Elaborating entity \"triple_selector_8b\" for hierarchy \"MICRO_AD:inst8\|triple_selector_8b:inst\"" {  } { { "MICRO_AD.bdf" "inst" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 160 2736 2832 640 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select-2 MICRO_AD:inst8\|select-2:inst6 " "Info: Elaborating entity \"select-2\" for hierarchy \"MICRO_AD:inst8\|select-2:inst6\"" {  } { { "MICRO_AD.bdf" "inst6" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 416 2264 2360 768 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR-8 MAR-8:IR " "Info: Elaborating entity \"MAR-8\" for hierarchy \"MAR-8:IR\"" {  } { { "TOTAL.bdf" "IR" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -8 1848 2072 88 "IR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst40 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst40\"" {  } { { "TOTAL.bdf" "inst40" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -8 240 656 88 "inst40" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst6 " "Warning: Block or symbol \"NOT\" of instance \"inst6\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { { 32 264 312 64 "inst6" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst8 " "Warning: Block or symbol \"NOT\" of instance \"inst8\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { { 64 264 312 96 "inst8" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst10 " "Warning: Block or symbol \"NOT\" of instance \"inst10\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { { 96 264 312 128 "inst10" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst12 " "Warning: Block or symbol \"NOT\" of instance \"inst12\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { { 128 264 312 160 "inst12" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst20 " "Warning: Block or symbol \"NOT\" of instance \"inst20\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { { 336 264 312 368 "inst20" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst22 " "Warning: Block or symbol \"NOT\" of instance \"inst22\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { { 368 264 312 400 "inst22" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst24 " "Warning: Block or symbol \"NOT\" of instance \"inst24\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { { 400 264 312 432 "inst24" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst26 " "Warning: Block or symbol \"NOT\" of instance \"inst26\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { { 432 264 312 464 "inst26" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst28 " "Warning: Block or symbol \"NOT\" of instance \"inst28\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { { 112 768 816 144 "inst28" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst30 " "Warning: Block or symbol \"NOT\" of instance \"inst30\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { { 144 768 816 176 "inst30" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst32 " "Warning: Block or symbol \"NOT\" of instance \"inst32\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { { 416 760 808 448 "inst32" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst34 " "Warning: Block or symbol \"NOT\" of instance \"inst34\" overlaps another block or symbol" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { { 448 760 808 480 "inst34" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:inst40\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU:inst40\|74181:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { { 24 496 616 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst40\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU:inst40\|74181:inst\"" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { { 24 496 616 280 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU:inst40\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU:inst40\|74182:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { { 240 712 816 416 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst40\|74182:inst2 " "Info: Elaborated megafunction instantiation \"ALU:inst40\|74182:inst2\"" {  } { { "ALU.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/ALU.bdf" { { 240 712 816 416 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-group register-group:inst16 " "Info: Elaborating entity \"register-group\" for hierarchy \"register-group:inst16\"" {  } { { "TOTAL.bdf" "inst16" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -8 1144 1464 104 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst16 " "Warning: Block or symbol \"NOT\" of instance \"inst16\" overlaps another block or symbol" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 488 -168 -120 520 "inst16" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 register-group:inst16\|74139:inst15 " "Info: Elaborating entity \"74139\" for hierarchy \"register-group:inst16\|74139:inst15\"" {  } { { "register-group.bdf" "inst15" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 448 -320 -200 608 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "register-group:inst16\|74139:inst15 " "Info: Elaborated megafunction instantiation \"register-group:inst16\|74139:inst15\"" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 448 -320 -200 608 "inst15" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select8-4 register-group:inst16\|select8-4:inst4 " "Info: Elaborating entity \"select8-4\" for hierarchy \"register-group:inst16\|select8-4:inst4\"" {  } { { "register-group.bdf" "inst4" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 248 1120 1216 888 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select1-4 register-group:inst16\|select8-4:inst4\|select1-4:inst " "Info: Elaborating entity \"select1-4\" for hierarchy \"register-group:inst16\|select8-4:inst4\|select1-4:inst\"" {  } { { "select8-4.bdf" "inst" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select8-4.bdf" { { 8 456 552 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:inst24 " "Info: Elaborating entity \"MDR\" for hierarchy \"MDR:inst24\"" {  } { { "TOTAL.bdf" "inst24" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -8 2360 2680 128 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "46 " "Info: Ignored 46 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "16 " "Info: Ignored 16 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "TE9 GND " "Warning (13410): Pin \"TE9\" is stuck at GND" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 264 1680 1856 280 "TE9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "285 " "Info: Implemented 285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Info: Implemented 68 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Info: Implemented 187 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 21:47:57 2024 " "Info: Processing ended: Tue May 21 21:47:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 21:47:58 2024 " "Info: Processing started: Tue May 21 21:47:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "TOTAL EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"TOTAL\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 98 " "Warning: No exact pin location assignment(s) for 2 pins of 98 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TE8 " "Info: Pin TE8 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { TE8 } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 280 1688 1864 296 "TE8" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { TE8 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TE9 " "Info: Pin TE9 not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { TE9 } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 264 1680 1856 280 "TE9" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { TE9 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst3  " "Info: Automatically promoted node inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst48 " "Info: Destination node inst48" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 2128 2176 -400 "inst48" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst49 " "Info: Destination node inst49" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 2384 2432 -400 "inst49" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst49 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst46 " "Info: Destination node inst46" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst46 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst51 " "Info: Destination node inst51" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst51 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst45~14 " "Info: Destination node inst45~14" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1152 1200 -400 "inst45" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst45~14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst52 " "Info: Destination node inst52" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1648 1696 -400 "inst52" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst52 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst3~3 " "Info: Destination node inst3~3" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -408 -264 -88 -392 "uRD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPuIR " "Info: Destination node CPuIR" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CPuIR } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPuIR" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -384 -264 -88 -368 "CPuIR" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPuIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst48  " "Info: Automatically promoted node inst48 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 2128 2176 -400 "inst48" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst49  " "Info: Automatically promoted node inst49 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 2384 2432 -400 "inst49" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst49 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst52  " "Info: Automatically promoted node inst52 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1648 1696 -400 "inst52" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst52 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register-group:inst16\|inst12  " "Info: Automatically promoted node register-group:inst16\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|inst12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register-group:inst16\|inst13  " "Info: Automatically promoted node register-group:inst16\|inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|inst13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register-group:inst16\|inst14  " "Info: Automatically promoted node register-group:inst16\|inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|inst14 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register-group:inst16\|inst21  " "Info: Automatically promoted node register-group:inst16\|inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|inst21 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 24 8 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 30 5 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 31 4 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 13 23 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.081 ns register register " "Info: Estimated most critical path is register to register delay of 14.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst2 1 REG LAB_X17_Y9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y9; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.206 ns) 1.641 ns select-2:B\|inst21~126 2 COMB LAB_X17_Y7 1 " "Info: 2: + IC(1.435 ns) + CELL(0.206 ns) = 1.641 ns; Loc. = LAB_X17_Y7; Fanout = 1; COMB Node = 'select-2:B\|inst21~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.206 ns) 2.792 ns select-2:B\|inst21~127 3 COMB LAB_X16_Y7 1 " "Info: 3: + IC(0.945 ns) + CELL(0.206 ns) = 2.792 ns; Loc. = LAB_X16_Y7; Fanout = 1; COMB Node = 'select-2:B\|inst21~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { select-2:B|inst21~126 select-2:B|inst21~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.650 ns) 4.694 ns select-2:B\|inst21~128 4 COMB LAB_X18_Y6 3 " "Info: 4: + IC(1.252 ns) + CELL(0.650 ns) = 4.694 ns; Loc. = LAB_X18_Y6; Fanout = 3; COMB Node = 'select-2:B\|inst21~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.902 ns" { select-2:B|inst21~127 select-2:B|inst21~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 5.505 ns ALU:inst40\|74181:inst\|48~42 5 COMB LAB_X18_Y6 3 " "Info: 5: + IC(0.441 ns) + CELL(0.370 ns) = 5.505 ns; Loc. = LAB_X18_Y6; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|48~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.370 ns) 6.656 ns ALU:inst40\|74182:inst2\|31~169 6 COMB LAB_X17_Y6 2 " "Info: 6: + IC(0.781 ns) + CELL(0.370 ns) = 6.656 ns; Loc. = LAB_X17_Y6; Fanout = 2; COMB Node = 'ALU:inst40\|74182:inst2\|31~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { ALU:inst40|74181:inst|48~42 ALU:inst40|74182:inst2|31~169 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.370 ns) 7.807 ns ALU:inst40\|74181:inst\|77 7 COMB LAB_X16_Y6 9 " "Info: 7: + IC(0.781 ns) + CELL(0.370 ns) = 7.807 ns; Loc. = LAB_X16_Y6; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.534 ns) 9.218 ns MICRO_AD:inst8\|inst19~436 8 COMB LAB_X17_Y7 1 " "Info: 8: + IC(0.877 ns) + CELL(0.534 ns) = 9.218 ns; Loc. = LAB_X17_Y7; Fanout = 1; COMB Node = 'MICRO_AD:inst8\|inst19~436'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { ALU:inst40|74181:inst|77 MICRO_AD:inst8|inst19~436 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.355 ns) + CELL(0.206 ns) 10.779 ns MICRO_AD:inst8\|inst19~437 9 COMB LAB_X17_Y6 2 " "Info: 9: + IC(1.355 ns) + CELL(0.206 ns) = 10.779 ns; Loc. = LAB_X17_Y6; Fanout = 2; COMB Node = 'MICRO_AD:inst8\|inst19~437'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 11.590 ns MICRO_AD:inst8\|inst19~441 10 COMB LAB_X17_Y6 1 " "Info: 10: + IC(0.187 ns) + CELL(0.624 ns) = 11.590 ns; Loc. = LAB_X17_Y6; Fanout = 1; COMB Node = 'MICRO_AD:inst8\|inst19~441'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 12.401 ns MICRO_AD:inst8\|inst19~443 11 COMB LAB_X17_Y6 8 " "Info: 11: + IC(0.441 ns) + CELL(0.370 ns) = 12.401 ns; Loc. = LAB_X17_Y6; Fanout = 8; COMB Node = 'MICRO_AD:inst8\|inst19~443'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.624 ns) 13.973 ns UPC:inst1\|74161:inst\|f74161:sub\|75~105 12 COMB LAB_X16_Y8 1 " "Info: 12: + IC(0.948 ns) + CELL(0.624 ns) = 13.973 ns; Loc. = LAB_X16_Y8; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|75~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 14.081 ns UPC:inst1\|74161:inst\|f74161:sub\|9 13 REG LAB_X16_Y8 6 " "Info: 13: + IC(0.000 ns) + CELL(0.108 ns) = 14.081 ns; Loc. = LAB_X16_Y8; Fanout = 6; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.638 ns ( 32.94 % ) " "Info: Total cell delay = 4.638 ns ( 32.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.443 ns ( 67.06 % ) " "Info: Total interconnect delay = 9.443 ns ( 67.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.081 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst|77 MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "2 628 " "Info: 2 (of 628) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "76 " "Warning: Found 76 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D7 0 " "Info: Pin \"D7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D6 0 " "Info: Pin \"D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D5 0 " "Info: Pin \"D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D4 0 " "Info: Pin \"D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D3 0 " "Info: Pin \"D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D2 0 " "Info: Pin \"D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D1 0 " "Info: Pin \"D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D0 0 " "Info: Pin \"D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD_OUT 0 " "Info: Pin \"RD_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE_OUT 0 " "Info: Pin \"WE_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD4 0 " "Info: Pin \"AD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD5 0 " "Info: Pin \"AD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD6 0 " "Info: Pin \"AD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD7 0 " "Info: Pin \"AD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD0 0 " "Info: Pin \"AD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD1 0 " "Info: Pin \"AD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD2 0 " "Info: Pin \"AD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD3 0 " "Info: Pin \"AD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0 0 " "Info: Pin \"A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1 0 " "Info: Pin \"A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2 0 " "Info: Pin \"A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3 0 " "Info: Pin \"A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4 0 " "Info: Pin \"A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A5 0 " "Info: Pin \"A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A6 0 " "Info: Pin \"A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A7 0 " "Info: Pin \"A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB0 0 " "Info: Pin \"LDB0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB1 0 " "Info: Pin \"LDB1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB2 0 " "Info: Pin \"LDB2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB3 0 " "Info: Pin \"LDB3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB4 0 " "Info: Pin \"LDB4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB6 0 " "Info: Pin \"LDB6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB7 0 " "Info: Pin \"LDB7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDB5 0 " "Info: Pin \"LDB5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA0 0 " "Info: Pin \"LDA0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA1 0 " "Info: Pin \"LDA1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA2 0 " "Info: Pin \"LDA2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA3 0 " "Info: Pin \"LDA3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA4 0 " "Info: Pin \"LDA4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA5 0 " "Info: Pin \"LDA5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA6 0 " "Info: Pin \"LDA6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LDA7 0 " "Info: Pin \"LDA7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AA8 0 " "Info: Pin \"AA8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AA9 0 " "Info: Pin \"AA9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AA10 0 " "Info: Pin \"AA10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AA11 0 " "Info: Pin \"AA11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AA12 0 " "Info: Pin \"AA12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AA13 0 " "Info: Pin \"AA13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AA14 0 " "Info: Pin \"AA14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AA7 0 " "Info: Pin \"AA7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR0 0 " "Info: Pin \"IR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR1 0 " "Info: Pin \"IR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR2 0 " "Info: Pin \"IR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR3 0 " "Info: Pin \"IR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR4 0 " "Info: Pin \"IR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR5 0 " "Info: Pin \"IR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR6 0 " "Info: Pin \"IR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR7 0 " "Info: Pin \"IR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE0 0 " "Info: Pin \"TE0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE1 0 " "Info: Pin \"TE1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE7 0 " "Info: Pin \"TE7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE6 0 " "Info: Pin \"TE6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE5 0 " "Info: Pin \"TE5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE4 0 " "Info: Pin \"TE4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE3 0 " "Info: Pin \"TE3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE2 0 " "Info: Pin \"TE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE8 0 " "Info: Pin \"TE8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE9 0 " "Info: Pin \"TE9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE10 0 " "Info: Pin \"TE10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE11 0 " "Info: Pin \"TE11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE12 0 " "Info: Pin \"TE12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE13 0 " "Info: Pin \"TE13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE14 0 " "Info: Pin \"TE14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TE15 0 " "Info: Pin \"TE15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TE9 GND " "Info: Pin TE9 has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { TE9 } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 264 1680 1856 280 "TE9" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { TE9 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "uIR9 " "Info: Following pins have the same output enable: uIR9" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D7 3.3-V LVTTL " "Info: Type bi-directional pin D7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 328 2384 2400 504 "D7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D6 3.3-V LVTTL " "Info: Type bi-directional pin D6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D6" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 328 2416 2432 504 "D6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D5 3.3-V LVTTL " "Info: Type bi-directional pin D5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D5" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 328 2448 2464 504 "D5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D4 3.3-V LVTTL " "Info: Type bi-directional pin D4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D4" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 328 2480 2496 504 "D4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D3 3.3-V LVTTL " "Info: Type bi-directional pin D3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D3" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 328 2512 2528 504 "D3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D2 3.3-V LVTTL " "Info: Type bi-directional pin D2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 328 2544 2560 504 "D2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D1 3.3-V LVTTL " "Info: Type bi-directional pin D1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D1" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 328 2576 2592 504 "D1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D0 3.3-V LVTTL " "Info: Type bi-directional pin D0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D0" } } } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 328 2608 2624 504 "D0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 21:48:01 2024 " "Info: Processing ended: Tue May 21 21:48:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 21:48:02 2024 " "Info: Processing started: Tue May 21 21:48:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 21:48:04 2024 " "Info: Processing ended: Tue May 21 21:48:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 21:48:05 2024 " "Info: Processing started: Tue May 21 21:48:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR8 " "Info: Assuming node \"uIR8\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR8" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR14 " "Info: Assuming node \"uIR14\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR14" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR13 " "Info: Assuming node \"uIR13\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR13" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR12 " "Info: Assuming node \"uIR12\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR12" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 2128 2176 -400 "inst48" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst14 " "Info: Detected gated clock \"register-group:inst16\|inst14\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst13 " "Info: Detected gated clock \"register-group:inst16\|inst13\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst12 " "Info: Detected gated clock \"register-group:inst16\|inst12\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst45~14 " "Info: Detected gated clock \"inst45~14\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1152 1200 -400 "inst45" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst45~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst46 " "Info: Detected gated clock \"inst46\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst49 " "Info: Detected gated clock \"inst49\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 2384 2432 -400 "inst49" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst21 " "Info: Detected gated clock \"register-group:inst16\|inst21\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst52 " "Info: Detected gated clock \"inst52\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1648 1696 -400 "inst52" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|74139:inst15\|33 " "Info: Detected gated clock \"register-group:inst16\|74139:inst15\|33\" as buffer" {  } { { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|74139:inst15\|33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MAR-8:IR\|inst7 " "Info: Detected ripple clock \"MAR-8:IR\|inst7\" as buffer" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAR-8:IR\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MAR-8:IR\|inst6 " "Info: Detected ripple clock \"MAR-8:IR\|inst6\" as buffer" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAR-8:IR\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst51 " "Info: Detected gated clock \"inst51\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "halt:inst\|inst3 " "Info: Detected ripple clock \"halt:inst\|inst3\" as buffer" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "halt:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "halt:inst\|inst5 " "Info: Detected gated clock \"halt:inst\|inst5\" as buffer" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "halt:inst\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register-group:inst16\|MAR-8:inst\|inst2 register UPC:inst1\|74161:inst\|f74161:sub\|9 68.85 MHz 14.525 ns Internal " "Info: Clock \"START\" has Internal fmax of 68.85 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst2\" and destination register \"UPC:inst1\|74161:inst\|f74161:sub\|9\" (period= 14.525 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.461 ns + Longest register register " "Info: + Longest register to register delay is 12.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst2 1 REG LCFF_X17_Y9_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.206 ns) 1.333 ns select-2:B\|inst21~126 2 COMB LCCOMB_X17_Y7_N2 1 " "Info: 2: + IC(1.127 ns) + CELL(0.206 ns) = 1.333 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 1; COMB Node = 'select-2:B\|inst21~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.206 ns) 2.230 ns select-2:B\|inst21~127 3 COMB LCCOMB_X16_Y7_N22 1 " "Info: 3: + IC(0.691 ns) + CELL(0.206 ns) = 2.230 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 1; COMB Node = 'select-2:B\|inst21~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { select-2:B|inst21~126 select-2:B|inst21~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 3.866 ns select-2:B\|inst21~128 4 COMB LCCOMB_X18_Y6_N12 3 " "Info: 4: + IC(1.430 ns) + CELL(0.206 ns) = 3.866 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'select-2:B\|inst21~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { select-2:B|inst21~127 select-2:B|inst21~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 4.455 ns ALU:inst40\|74181:inst\|48~42 5 COMB LCCOMB_X18_Y6_N24 3 " "Info: 5: + IC(0.383 ns) + CELL(0.206 ns) = 4.455 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|48~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.623 ns) 6.595 ns ALU:inst40\|74181:inst\|82 6 COMB LCCOMB_X16_Y8_N6 9 " "Info: 6: + IC(1.517 ns) + CELL(0.623 ns) = 6.595 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.370 ns) 8.136 ns MICRO_AD:inst8\|inst19~436 7 COMB LCCOMB_X17_Y7_N10 1 " "Info: 7: + IC(1.171 ns) + CELL(0.370 ns) = 8.136 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 1; COMB Node = 'MICRO_AD:inst8\|inst19~436'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.206 ns) 9.441 ns MICRO_AD:inst8\|inst19~437 8 COMB LCCOMB_X17_Y6_N16 2 " "Info: 8: + IC(1.099 ns) + CELL(0.206 ns) = 9.441 ns; Loc. = LCCOMB_X17_Y6_N16; Fanout = 2; COMB Node = 'MICRO_AD:inst8\|inst19~437'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.366 ns) 10.195 ns MICRO_AD:inst8\|inst19~441 9 COMB LCCOMB_X17_Y6_N4 1 " "Info: 9: + IC(0.388 ns) + CELL(0.366 ns) = 10.195 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 1; COMB Node = 'MICRO_AD:inst8\|inst19~441'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.370 ns) 10.934 ns MICRO_AD:inst8\|inst19~443 10 COMB LCCOMB_X17_Y6_N6 8 " "Info: 10: + IC(0.369 ns) + CELL(0.370 ns) = 10.934 ns; Loc. = LCCOMB_X17_Y6_N6; Fanout = 8; COMB Node = 'MICRO_AD:inst8\|inst19~443'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.206 ns) 12.353 ns UPC:inst1\|74161:inst\|f74161:sub\|75~105 11 COMB LCCOMB_X16_Y8_N0 1 " "Info: 11: + IC(1.213 ns) + CELL(0.206 ns) = 12.353 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|75~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.461 ns UPC:inst1\|74161:inst\|f74161:sub\|9 12 REG LCFF_X16_Y8_N1 6 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 12.461 ns; Loc. = LCFF_X16_Y8_N1; Fanout = 6; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.073 ns ( 24.66 % ) " "Info: Total cell delay = 3.073 ns ( 24.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.388 ns ( 75.34 % ) " "Info: Total interconnect delay = 9.388 ns ( 75.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|48~42 {} ALU:inst40|74181:inst|82 {} MICRO_AD:inst8|inst19~436 {} MICRO_AD:inst8|inst19~437 {} MICRO_AD:inst8|inst19~441 {} MICRO_AD:inst8|inst19~443 {} UPC:inst1|74161:inst|f74161:sub|75~105 {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.383ns 1.517ns 1.171ns 1.099ns 0.388ns 0.369ns 1.213ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.623ns 0.370ns 0.206ns 0.366ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.800 ns - Smallest " "Info: - Smallest clock skew is -1.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 14.125 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 14.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.970 ns) 3.758 ns halt:inst\|inst3 2 REG LCFF_X21_Y6_N1 1 " "Info: 2: + IC(1.804 ns) + CELL(0.970 ns) = 3.758 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.206 ns) 4.404 ns halt:inst\|inst5 3 COMB LCCOMB_X21_Y6_N10 1 " "Info: 3: + IC(0.440 ns) + CELL(0.206 ns) = 4.404 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.693 ns inst3 4 REG LCFF_X21_Y6_N25 10 " "Info: 4: + IC(0.319 ns) + CELL(0.970 ns) = 5.693 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.859 ns) + CELL(0.000 ns) 12.552 ns inst3~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(6.859 ns) + CELL(0.000 ns) = 12.552 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 14.125 ns UPC:inst1\|74161:inst\|f74161:sub\|9 6 REG LCFF_X16_Y8_N1 6 " "Info: 6: + IC(0.907 ns) + CELL(0.666 ns) = 14.125 ns; Loc. = LCFF_X16_Y8_N1; Fanout = 6; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.796 ns ( 26.87 % ) " "Info: Total cell delay = 3.796 ns ( 26.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.329 ns ( 73.13 % ) " "Info: Total interconnect delay = 10.329 ns ( 73.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 15.925 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 15.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.970 ns) 3.758 ns halt:inst\|inst3 2 REG LCFF_X21_Y6_N1 1 " "Info: 2: + IC(1.804 ns) + CELL(0.970 ns) = 3.758 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.206 ns) 4.404 ns halt:inst\|inst5 3 COMB LCCOMB_X21_Y6_N10 1 " "Info: 3: + IC(0.440 ns) + CELL(0.206 ns) = 4.404 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.693 ns inst3 4 REG LCFF_X21_Y6_N25 10 " "Info: 4: + IC(0.319 ns) + CELL(0.970 ns) = 5.693 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.537 ns) 6.727 ns inst51 5 COMB LCCOMB_X21_Y6_N20 8 " "Info: 5: + IC(0.497 ns) + CELL(0.537 ns) = 6.727 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 9.061 ns MAR-8:IR\|inst6 6 REG LCFF_X16_Y6_N29 19 " "Info: 6: + IC(1.364 ns) + CELL(0.970 ns) = 9.061 ns; Loc. = LCFF_X16_Y6_N29; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.624 ns) 11.201 ns register-group:inst16\|74139:inst15\|33 7 COMB LCCOMB_X21_Y6_N18 2 " "Info: 7: + IC(1.516 ns) + CELL(0.624 ns) = 11.201 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 12.162 ns register-group:inst16\|inst21 8 COMB LCCOMB_X21_Y6_N2 1 " "Info: 8: + IC(0.372 ns) + CELL(0.589 ns) = 12.162 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 14.370 ns register-group:inst16\|inst21~clkctrl 9 COMB CLKCTRL_G0 8 " "Info: 9: + IC(2.208 ns) + CELL(0.000 ns) = 14.370 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 15.925 ns register-group:inst16\|MAR-8:inst\|inst2 10 REG LCFF_X17_Y9_N25 2 " "Info: 10: + IC(0.889 ns) + CELL(0.666 ns) = 15.925 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.516 ns ( 40.92 % ) " "Info: Total cell delay = 6.516 ns ( 40.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.409 ns ( 59.08 % ) " "Info: Total interconnect delay = 9.409 ns ( 59.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.925 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.925 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.925 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.925 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|48~42 {} ALU:inst40|74181:inst|82 {} MICRO_AD:inst8|inst19~436 {} MICRO_AD:inst8|inst19~437 {} MICRO_AD:inst8|inst19~441 {} MICRO_AD:inst8|inst19~443 {} UPC:inst1|74161:inst|f74161:sub|75~105 {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.383ns 1.517ns 1.171ns 1.099ns 0.388ns 0.369ns 1.213ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.623ns 0.370ns 0.206ns 0.366ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.925 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.925 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register register-group:inst16\|MAR-8:inst\|inst2 register UPC:inst1\|74161:inst\|f74161:sub\|9 68.85 MHz 14.525 ns Internal " "Info: Clock \"CP\" has Internal fmax of 68.85 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst2\" and destination register \"UPC:inst1\|74161:inst\|f74161:sub\|9\" (period= 14.525 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.461 ns + Longest register register " "Info: + Longest register to register delay is 12.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst2 1 REG LCFF_X17_Y9_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.206 ns) 1.333 ns select-2:B\|inst21~126 2 COMB LCCOMB_X17_Y7_N2 1 " "Info: 2: + IC(1.127 ns) + CELL(0.206 ns) = 1.333 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 1; COMB Node = 'select-2:B\|inst21~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.206 ns) 2.230 ns select-2:B\|inst21~127 3 COMB LCCOMB_X16_Y7_N22 1 " "Info: 3: + IC(0.691 ns) + CELL(0.206 ns) = 2.230 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 1; COMB Node = 'select-2:B\|inst21~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { select-2:B|inst21~126 select-2:B|inst21~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 3.866 ns select-2:B\|inst21~128 4 COMB LCCOMB_X18_Y6_N12 3 " "Info: 4: + IC(1.430 ns) + CELL(0.206 ns) = 3.866 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'select-2:B\|inst21~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { select-2:B|inst21~127 select-2:B|inst21~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 4.455 ns ALU:inst40\|74181:inst\|48~42 5 COMB LCCOMB_X18_Y6_N24 3 " "Info: 5: + IC(0.383 ns) + CELL(0.206 ns) = 4.455 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|48~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.623 ns) 6.595 ns ALU:inst40\|74181:inst\|82 6 COMB LCCOMB_X16_Y8_N6 9 " "Info: 6: + IC(1.517 ns) + CELL(0.623 ns) = 6.595 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.370 ns) 8.136 ns MICRO_AD:inst8\|inst19~436 7 COMB LCCOMB_X17_Y7_N10 1 " "Info: 7: + IC(1.171 ns) + CELL(0.370 ns) = 8.136 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 1; COMB Node = 'MICRO_AD:inst8\|inst19~436'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.206 ns) 9.441 ns MICRO_AD:inst8\|inst19~437 8 COMB LCCOMB_X17_Y6_N16 2 " "Info: 8: + IC(1.099 ns) + CELL(0.206 ns) = 9.441 ns; Loc. = LCCOMB_X17_Y6_N16; Fanout = 2; COMB Node = 'MICRO_AD:inst8\|inst19~437'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.366 ns) 10.195 ns MICRO_AD:inst8\|inst19~441 9 COMB LCCOMB_X17_Y6_N4 1 " "Info: 9: + IC(0.388 ns) + CELL(0.366 ns) = 10.195 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 1; COMB Node = 'MICRO_AD:inst8\|inst19~441'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.370 ns) 10.934 ns MICRO_AD:inst8\|inst19~443 10 COMB LCCOMB_X17_Y6_N6 8 " "Info: 10: + IC(0.369 ns) + CELL(0.370 ns) = 10.934 ns; Loc. = LCCOMB_X17_Y6_N6; Fanout = 8; COMB Node = 'MICRO_AD:inst8\|inst19~443'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.206 ns) 12.353 ns UPC:inst1\|74161:inst\|f74161:sub\|75~105 11 COMB LCCOMB_X16_Y8_N0 1 " "Info: 11: + IC(1.213 ns) + CELL(0.206 ns) = 12.353 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|75~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.461 ns UPC:inst1\|74161:inst\|f74161:sub\|9 12 REG LCFF_X16_Y8_N1 6 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 12.461 ns; Loc. = LCFF_X16_Y8_N1; Fanout = 6; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.073 ns ( 24.66 % ) " "Info: Total cell delay = 3.073 ns ( 24.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.388 ns ( 75.34 % ) " "Info: Total interconnect delay = 9.388 ns ( 75.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|48~42 {} ALU:inst40|74181:inst|82 {} MICRO_AD:inst8|inst19~436 {} MICRO_AD:inst8|inst19~437 {} MICRO_AD:inst8|inst19~441 {} MICRO_AD:inst8|inst19~443 {} UPC:inst1|74161:inst|f74161:sub|75~105 {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.383ns 1.517ns 1.171ns 1.099ns 0.388ns 0.369ns 1.213ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.623ns 0.370ns 0.206ns 0.366ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.800 ns - Smallest " "Info: - Smallest clock skew is -1.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 12.782 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 12.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.370 ns) 3.061 ns halt:inst\|inst5 2 COMB LCCOMB_X21_Y6_N10 1 " "Info: 2: + IC(1.541 ns) + CELL(0.370 ns) = 3.061 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 4.350 ns inst3 3 REG LCFF_X21_Y6_N25 10 " "Info: 3: + IC(0.319 ns) + CELL(0.970 ns) = 4.350 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.859 ns) + CELL(0.000 ns) 11.209 ns inst3~clkctrl 4 COMB CLKCTRL_G3 8 " "Info: 4: + IC(6.859 ns) + CELL(0.000 ns) = 11.209 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 12.782 ns UPC:inst1\|74161:inst\|f74161:sub\|9 5 REG LCFF_X16_Y8_N1 6 " "Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 12.782 ns; Loc. = LCFF_X16_Y8_N1; Fanout = 6; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 24.69 % ) " "Info: Total cell delay = 3.156 ns ( 24.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.626 ns ( 75.31 % ) " "Info: Total interconnect delay = 9.626 ns ( 75.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.782 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.782 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 6.859ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 14.582 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 14.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.370 ns) 3.061 ns halt:inst\|inst5 2 COMB LCCOMB_X21_Y6_N10 1 " "Info: 2: + IC(1.541 ns) + CELL(0.370 ns) = 3.061 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 4.350 ns inst3 3 REG LCFF_X21_Y6_N25 10 " "Info: 3: + IC(0.319 ns) + CELL(0.970 ns) = 4.350 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.537 ns) 5.384 ns inst51 4 COMB LCCOMB_X21_Y6_N20 8 " "Info: 4: + IC(0.497 ns) + CELL(0.537 ns) = 5.384 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 7.718 ns MAR-8:IR\|inst6 5 REG LCFF_X16_Y6_N29 19 " "Info: 5: + IC(1.364 ns) + CELL(0.970 ns) = 7.718 ns; Loc. = LCFF_X16_Y6_N29; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.624 ns) 9.858 ns register-group:inst16\|74139:inst15\|33 6 COMB LCCOMB_X21_Y6_N18 2 " "Info: 6: + IC(1.516 ns) + CELL(0.624 ns) = 9.858 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 10.819 ns register-group:inst16\|inst21 7 COMB LCCOMB_X21_Y6_N2 1 " "Info: 7: + IC(0.372 ns) + CELL(0.589 ns) = 10.819 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 13.027 ns register-group:inst16\|inst21~clkctrl 8 COMB CLKCTRL_G0 8 " "Info: 8: + IC(2.208 ns) + CELL(0.000 ns) = 13.027 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 14.582 ns register-group:inst16\|MAR-8:inst\|inst2 9 REG LCFF_X17_Y9_N25 2 " "Info: 9: + IC(0.889 ns) + CELL(0.666 ns) = 14.582 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.876 ns ( 40.30 % ) " "Info: Total cell delay = 5.876 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.706 ns ( 59.70 % ) " "Info: Total interconnect delay = 8.706 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.582 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.582 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.782 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.782 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 6.859ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.582 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.582 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|48~42 {} ALU:inst40|74181:inst|82 {} MICRO_AD:inst8|inst19~436 {} MICRO_AD:inst8|inst19~437 {} MICRO_AD:inst8|inst19~441 {} MICRO_AD:inst8|inst19~443 {} UPC:inst1|74161:inst|f74161:sub|75~105 {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.383ns 1.517ns 1.171ns 1.099ns 0.388ns 0.369ns 1.213ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.623ns 0.370ns 0.206ns 0.366ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.782 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.782 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 6.859ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.582 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.582 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR8 register register-group:inst16\|MAR-8:inst\|inst2 register UPC:inst1\|74161:inst\|f74161:sub\|9 68.85 MHz 14.525 ns Internal " "Info: Clock \"uIR8\" has Internal fmax of 68.85 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst2\" and destination register \"UPC:inst1\|74161:inst\|f74161:sub\|9\" (period= 14.525 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.461 ns + Longest register register " "Info: + Longest register to register delay is 12.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst2 1 REG LCFF_X17_Y9_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.206 ns) 1.333 ns select-2:B\|inst21~126 2 COMB LCCOMB_X17_Y7_N2 1 " "Info: 2: + IC(1.127 ns) + CELL(0.206 ns) = 1.333 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 1; COMB Node = 'select-2:B\|inst21~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.206 ns) 2.230 ns select-2:B\|inst21~127 3 COMB LCCOMB_X16_Y7_N22 1 " "Info: 3: + IC(0.691 ns) + CELL(0.206 ns) = 2.230 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 1; COMB Node = 'select-2:B\|inst21~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { select-2:B|inst21~126 select-2:B|inst21~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 3.866 ns select-2:B\|inst21~128 4 COMB LCCOMB_X18_Y6_N12 3 " "Info: 4: + IC(1.430 ns) + CELL(0.206 ns) = 3.866 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'select-2:B\|inst21~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { select-2:B|inst21~127 select-2:B|inst21~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 4.455 ns ALU:inst40\|74181:inst\|48~42 5 COMB LCCOMB_X18_Y6_N24 3 " "Info: 5: + IC(0.383 ns) + CELL(0.206 ns) = 4.455 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|48~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 496 504 568 536 "48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.623 ns) 6.595 ns ALU:inst40\|74181:inst\|82 6 COMB LCCOMB_X16_Y8_N6 9 " "Info: 6: + IC(1.517 ns) + CELL(0.623 ns) = 6.595 ns; Loc. = LCCOMB_X16_Y8_N6; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.171 ns) + CELL(0.370 ns) 8.136 ns MICRO_AD:inst8\|inst19~436 7 COMB LCCOMB_X17_Y7_N10 1 " "Info: 7: + IC(1.171 ns) + CELL(0.370 ns) = 8.136 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 1; COMB Node = 'MICRO_AD:inst8\|inst19~436'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.206 ns) 9.441 ns MICRO_AD:inst8\|inst19~437 8 COMB LCCOMB_X17_Y6_N16 2 " "Info: 8: + IC(1.099 ns) + CELL(0.206 ns) = 9.441 ns; Loc. = LCCOMB_X17_Y6_N16; Fanout = 2; COMB Node = 'MICRO_AD:inst8\|inst19~437'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.366 ns) 10.195 ns MICRO_AD:inst8\|inst19~441 9 COMB LCCOMB_X17_Y6_N4 1 " "Info: 9: + IC(0.388 ns) + CELL(0.366 ns) = 10.195 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 1; COMB Node = 'MICRO_AD:inst8\|inst19~441'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.370 ns) 10.934 ns MICRO_AD:inst8\|inst19~443 10 COMB LCCOMB_X17_Y6_N6 8 " "Info: 10: + IC(0.369 ns) + CELL(0.370 ns) = 10.934 ns; Loc. = LCCOMB_X17_Y6_N6; Fanout = 8; COMB Node = 'MICRO_AD:inst8\|inst19~443'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 992 2440 2504 1040 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.206 ns) 12.353 ns UPC:inst1\|74161:inst\|f74161:sub\|75~105 11 COMB LCCOMB_X16_Y8_N0 1 " "Info: 11: + IC(1.213 ns) + CELL(0.206 ns) = 12.353 ns; Loc. = LCCOMB_X16_Y8_N0; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|75~105'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.461 ns UPC:inst1\|74161:inst\|f74161:sub\|9 12 REG LCFF_X16_Y8_N1 6 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 12.461 ns; Loc. = LCFF_X16_Y8_N1; Fanout = 6; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.073 ns ( 24.66 % ) " "Info: Total cell delay = 3.073 ns ( 24.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.388 ns ( 75.34 % ) " "Info: Total interconnect delay = 9.388 ns ( 75.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|48~42 {} ALU:inst40|74181:inst|82 {} MICRO_AD:inst8|inst19~436 {} MICRO_AD:inst8|inst19~437 {} MICRO_AD:inst8|inst19~441 {} MICRO_AD:inst8|inst19~443 {} UPC:inst1|74161:inst|f74161:sub|75~105 {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.383ns 1.517ns 1.171ns 1.099ns 0.388ns 0.369ns 1.213ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.623ns 0.370ns 0.206ns 0.366ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.800 ns - Smallest " "Info: - Smallest clock skew is -1.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 destination 13.828 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR8\" to destination register is 13.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.499 ns) + CELL(0.624 ns) 4.107 ns halt:inst\|inst5 2 COMB LCCOMB_X21_Y6_N10 1 " "Info: 2: + IC(2.499 ns) + CELL(0.624 ns) = 4.107 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.396 ns inst3 3 REG LCFF_X21_Y6_N25 10 " "Info: 3: + IC(0.319 ns) + CELL(0.970 ns) = 5.396 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.859 ns) + CELL(0.000 ns) 12.255 ns inst3~clkctrl 4 COMB CLKCTRL_G3 8 " "Info: 4: + IC(6.859 ns) + CELL(0.000 ns) = 12.255 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 13.828 ns UPC:inst1\|74161:inst\|f74161:sub\|9 5 REG LCFF_X16_Y8_N1 6 " "Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 13.828 ns; Loc. = LCFF_X16_Y8_N1; Fanout = 6; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.244 ns ( 23.46 % ) " "Info: Total cell delay = 3.244 ns ( 23.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.584 ns ( 76.54 % ) " "Info: Total interconnect delay = 10.584 ns ( 76.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.828 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.828 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 source 15.628 ns - Longest register " "Info: - Longest clock path from clock \"uIR8\" to source register is 15.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.499 ns) + CELL(0.624 ns) 4.107 ns halt:inst\|inst5 2 COMB LCCOMB_X21_Y6_N10 1 " "Info: 2: + IC(2.499 ns) + CELL(0.624 ns) = 4.107 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.396 ns inst3 3 REG LCFF_X21_Y6_N25 10 " "Info: 3: + IC(0.319 ns) + CELL(0.970 ns) = 5.396 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.537 ns) 6.430 ns inst51 4 COMB LCCOMB_X21_Y6_N20 8 " "Info: 4: + IC(0.497 ns) + CELL(0.537 ns) = 6.430 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 8.764 ns MAR-8:IR\|inst6 5 REG LCFF_X16_Y6_N29 19 " "Info: 5: + IC(1.364 ns) + CELL(0.970 ns) = 8.764 ns; Loc. = LCFF_X16_Y6_N29; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.624 ns) 10.904 ns register-group:inst16\|74139:inst15\|33 6 COMB LCCOMB_X21_Y6_N18 2 " "Info: 6: + IC(1.516 ns) + CELL(0.624 ns) = 10.904 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 11.865 ns register-group:inst16\|inst21 7 COMB LCCOMB_X21_Y6_N2 1 " "Info: 7: + IC(0.372 ns) + CELL(0.589 ns) = 11.865 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 14.073 ns register-group:inst16\|inst21~clkctrl 8 COMB CLKCTRL_G0 8 " "Info: 8: + IC(2.208 ns) + CELL(0.000 ns) = 14.073 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 15.628 ns register-group:inst16\|MAR-8:inst\|inst2 9 REG LCFF_X17_Y9_N25 2 " "Info: 9: + IC(0.889 ns) + CELL(0.666 ns) = 15.628 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.964 ns ( 38.16 % ) " "Info: Total cell delay = 5.964 ns ( 38.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.664 ns ( 61.84 % ) " "Info: Total interconnect delay = 9.664 ns ( 61.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.628 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.628 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.828 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.828 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.628 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.628 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|48~42 ALU:inst40|74181:inst|82 MICRO_AD:inst8|inst19~436 MICRO_AD:inst8|inst19~437 MICRO_AD:inst8|inst19~441 MICRO_AD:inst8|inst19~443 UPC:inst1|74161:inst|f74161:sub|75~105 UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.461 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|48~42 {} ALU:inst40|74181:inst|82 {} MICRO_AD:inst8|inst19~436 {} MICRO_AD:inst8|inst19~437 {} MICRO_AD:inst8|inst19~441 {} MICRO_AD:inst8|inst19~443 {} UPC:inst1|74161:inst|f74161:sub|75~105 {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.383ns 1.517ns 1.171ns 1.099ns 0.388ns 0.369ns 1.213ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.623ns 0.370ns 0.206ns 0.366ns 0.370ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.828 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.828 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|9 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.628 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.628 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR14 register register-group:inst16\|MAR-8:inst\|inst2 register register-group:inst16\|MAR-8:inst\|inst7 66.06 MHz 15.138 ns Internal " "Info: Clock \"uIR14\" has Internal fmax of 66.06 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst2\" and destination register \"register-group:inst16\|MAR-8:inst\|inst7\" (period= 15.138 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.436 ns + Longest register register " "Info: + Longest register to register delay is 9.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst2 1 REG LCFF_X17_Y9_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.206 ns) 1.333 ns select-2:B\|inst21~126 2 COMB LCCOMB_X17_Y7_N2 1 " "Info: 2: + IC(1.127 ns) + CELL(0.206 ns) = 1.333 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 1; COMB Node = 'select-2:B\|inst21~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.206 ns) 2.230 ns select-2:B\|inst21~127 3 COMB LCCOMB_X16_Y7_N22 1 " "Info: 3: + IC(0.691 ns) + CELL(0.206 ns) = 2.230 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 1; COMB Node = 'select-2:B\|inst21~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { select-2:B|inst21~126 select-2:B|inst21~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 3.866 ns select-2:B\|inst21~128 4 COMB LCCOMB_X18_Y6_N12 3 " "Info: 4: + IC(1.430 ns) + CELL(0.206 ns) = 3.866 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'select-2:B\|inst21~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { select-2:B|inst21~127 select-2:B|inst21~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 4.453 ns ALU:inst40\|74181:inst\|45~129 5 COMB LCCOMB_X18_Y6_N14 3 " "Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 4.453 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|45~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.366 ns) 5.473 ns ALU:inst40\|74182:inst2\|31~169 6 COMB LCCOMB_X17_Y6_N28 2 " "Info: 6: + IC(0.654 ns) + CELL(0.366 ns) = 5.473 ns; Loc. = LCCOMB_X17_Y6_N28; Fanout = 2; COMB Node = 'ALU:inst40\|74182:inst2\|31~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 6.046 ns ALU:inst40\|74181:inst1\|69~3 7 COMB LCCOMB_X17_Y6_N22 3 " "Info: 7: + IC(0.367 ns) + CELL(0.206 ns) = 6.046 ns; Loc. = LCCOMB_X17_Y6_N22; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 6.642 ns ALU:inst40\|74181:inst1\|74~72 8 COMB LCCOMB_X17_Y6_N0 1 " "Info: 8: + IC(0.390 ns) + CELL(0.206 ns) = 6.642 ns; Loc. = LCCOMB_X17_Y6_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|74~72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.216 ns ALU:inst40\|74181:inst1\|74~73 9 COMB LCCOMB_X17_Y6_N18 3 " "Info: 9: + IC(0.368 ns) + CELL(0.206 ns) = 7.216 ns; Loc. = LCCOMB_X17_Y6_N18; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|74~73'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 7.806 ns ALU:inst40\|74181:inst1\|77 10 COMB LCCOMB_X17_Y6_N20 10 " "Info: 10: + IC(0.384 ns) + CELL(0.206 ns) = 7.806 ns; Loc. = LCCOMB_X17_Y6_N20; Fanout = 10; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.460 ns) 9.436 ns register-group:inst16\|MAR-8:inst\|inst7 11 REG LCFF_X17_Y9_N19 2 " "Info: 11: + IC(1.170 ns) + CELL(0.460 ns) = 9.436 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.474 ns ( 26.22 % ) " "Info: Total cell delay = 2.474 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.962 ns ( 73.78 % ) " "Info: Total interconnect delay = 6.962 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.436 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.436 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|45~129 {} ALU:inst40|74182:inst2|31~169 {} ALU:inst40|74181:inst1|69~3 {} ALU:inst40|74181:inst1|74~72 {} ALU:inst40|74181:inst1|74~73 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.381ns 0.654ns 0.367ns 0.390ns 0.368ns 0.384ns 1.170ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.438 ns - Smallest " "Info: - Smallest clock skew is -5.438 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 6.960 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR14\" to destination register is 6.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.206 ns) 3.197 ns register-group:inst16\|inst21 2 COMB LCCOMB_X21_Y6_N2 1 " "Info: 2: + IC(1.986 ns) + CELL(0.206 ns) = 3.197 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { uIR14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 5.405 ns register-group:inst16\|inst21~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.208 ns) + CELL(0.000 ns) = 5.405 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 6.960 ns register-group:inst16\|MAR-8:inst\|inst7 4 REG LCFF_X17_Y9_N19 2 " "Info: 4: + IC(0.889 ns) + CELL(0.666 ns) = 6.960 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.877 ns ( 26.97 % ) " "Info: Total cell delay = 1.877 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.083 ns ( 73.03 % ) " "Info: Total interconnect delay = 5.083 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 1.986ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 source 12.398 ns - Longest register " "Info: - Longest clock path from clock \"uIR14\" to source register is 12.398 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.993 ns) + CELL(0.202 ns) 3.200 ns inst51 2 COMB LCCOMB_X21_Y6_N20 8 " "Info: 2: + IC(1.993 ns) + CELL(0.202 ns) = 3.200 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 5.534 ns MAR-8:IR\|inst6 3 REG LCFF_X16_Y6_N29 19 " "Info: 3: + IC(1.364 ns) + CELL(0.970 ns) = 5.534 ns; Loc. = LCFF_X16_Y6_N29; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.624 ns) 7.674 ns register-group:inst16\|74139:inst15\|33 4 COMB LCCOMB_X21_Y6_N18 2 " "Info: 4: + IC(1.516 ns) + CELL(0.624 ns) = 7.674 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 8.635 ns register-group:inst16\|inst21 5 COMB LCCOMB_X21_Y6_N2 1 " "Info: 5: + IC(0.372 ns) + CELL(0.589 ns) = 8.635 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 10.843 ns register-group:inst16\|inst21~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.208 ns) + CELL(0.000 ns) = 10.843 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 12.398 ns register-group:inst16\|MAR-8:inst\|inst2 7 REG LCFF_X17_Y9_N25 2 " "Info: 7: + IC(0.889 ns) + CELL(0.666 ns) = 12.398 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.056 ns ( 32.71 % ) " "Info: Total cell delay = 4.056 ns ( 32.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.342 ns ( 67.29 % ) " "Info: Total interconnect delay = 8.342 ns ( 67.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.398 ns" { uIR14 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.398 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.993ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 1.986ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.398 ns" { uIR14 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.398 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.993ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.436 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.436 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|45~129 {} ALU:inst40|74182:inst2|31~169 {} ALU:inst40|74181:inst1|69~3 {} ALU:inst40|74181:inst1|74~72 {} ALU:inst40|74181:inst1|74~73 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.381ns 0.654ns 0.367ns 0.390ns 0.368ns 0.384ns 1.170ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 1.986ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.398 ns" { uIR14 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.398 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 1.993ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR13 register register-group:inst16\|MAR-8:inst\|inst2 register MAR-8:IR\|inst2 68.89 MHz 14.515 ns Internal " "Info: Clock \"uIR13\" has Internal fmax of 68.89 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst2\" and destination register \"MAR-8:IR\|inst2\" (period= 14.515 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.083 ns + Longest register register " "Info: + Longest register to register delay is 7.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst2 1 REG LCFF_X17_Y9_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.206 ns) 1.333 ns select-2:B\|inst21~126 2 COMB LCCOMB_X17_Y7_N2 1 " "Info: 2: + IC(1.127 ns) + CELL(0.206 ns) = 1.333 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 1; COMB Node = 'select-2:B\|inst21~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.206 ns) 2.230 ns select-2:B\|inst21~127 3 COMB LCCOMB_X16_Y7_N22 1 " "Info: 3: + IC(0.691 ns) + CELL(0.206 ns) = 2.230 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 1; COMB Node = 'select-2:B\|inst21~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { select-2:B|inst21~126 select-2:B|inst21~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 3.866 ns select-2:B\|inst21~128 4 COMB LCCOMB_X18_Y6_N12 3 " "Info: 4: + IC(1.430 ns) + CELL(0.206 ns) = 3.866 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'select-2:B\|inst21~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { select-2:B|inst21~127 select-2:B|inst21~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 4.453 ns ALU:inst40\|74181:inst\|45~129 5 COMB LCCOMB_X18_Y6_N14 3 " "Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 4.453 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|45~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.366 ns) 5.473 ns ALU:inst40\|74182:inst2\|31~169 6 COMB LCCOMB_X17_Y6_N28 2 " "Info: 6: + IC(0.654 ns) + CELL(0.366 ns) = 5.473 ns; Loc. = LCCOMB_X17_Y6_N28; Fanout = 2; COMB Node = 'ALU:inst40\|74182:inst2\|31~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 6.046 ns ALU:inst40\|74181:inst1\|69~3 7 COMB LCCOMB_X17_Y6_N22 3 " "Info: 7: + IC(0.367 ns) + CELL(0.206 ns) = 6.046 ns; Loc. = LCCOMB_X17_Y6_N22; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.206 ns) 6.975 ns ALU:inst40\|74181:inst1\|81 8 COMB LCCOMB_X16_Y6_N12 9 " "Info: 8: + IC(0.723 ns) + CELL(0.206 ns) = 6.975 ns; Loc. = LCCOMB_X16_Y6_N12; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.083 ns MAR-8:IR\|inst2 9 REG LCFF_X16_Y6_N13 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 7.083 ns; Loc. = LCFF_X16_Y6_N13; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|81 MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.710 ns ( 24.14 % ) " "Info: Total cell delay = 1.710 ns ( 24.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.373 ns ( 75.86 % ) " "Info: Total interconnect delay = 5.373 ns ( 75.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.083 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|81 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.083 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|45~129 {} ALU:inst40|74182:inst2|31~169 {} ALU:inst40|74181:inst1|69~3 {} ALU:inst40|74181:inst1|81 {} MAR-8:IR|inst2 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.381ns 0.654ns 0.367ns 0.723ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.168 ns - Smallest " "Info: - Smallest clock skew is -7.168 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 destination 5.872 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR13\" to destination register is 5.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.457 ns) + CELL(0.370 ns) 3.842 ns inst51 2 COMB LCCOMB_X21_Y6_N20 8 " "Info: 2: + IC(2.457 ns) + CELL(0.370 ns) = 3.842 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.666 ns) 5.872 ns MAR-8:IR\|inst2 3 REG LCFF_X16_Y6_N13 2 " "Info: 3: + IC(1.364 ns) + CELL(0.666 ns) = 5.872 ns; Loc. = LCFF_X16_Y6_N13; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.051 ns ( 34.93 % ) " "Info: Total cell delay = 2.051 ns ( 34.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.821 ns ( 65.07 % ) " "Info: Total interconnect delay = 3.821 ns ( 65.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { uIR13 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.872 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 2.457ns 1.364ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 source 13.040 ns - Longest register " "Info: - Longest clock path from clock \"uIR13\" to source register is 13.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.457 ns) + CELL(0.370 ns) 3.842 ns inst51 2 COMB LCCOMB_X21_Y6_N20 8 " "Info: 2: + IC(2.457 ns) + CELL(0.370 ns) = 3.842 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 6.176 ns MAR-8:IR\|inst6 3 REG LCFF_X16_Y6_N29 19 " "Info: 3: + IC(1.364 ns) + CELL(0.970 ns) = 6.176 ns; Loc. = LCFF_X16_Y6_N29; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.624 ns) 8.316 ns register-group:inst16\|74139:inst15\|33 4 COMB LCCOMB_X21_Y6_N18 2 " "Info: 4: + IC(1.516 ns) + CELL(0.624 ns) = 8.316 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 9.277 ns register-group:inst16\|inst21 5 COMB LCCOMB_X21_Y6_N2 1 " "Info: 5: + IC(0.372 ns) + CELL(0.589 ns) = 9.277 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 11.485 ns register-group:inst16\|inst21~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.208 ns) + CELL(0.000 ns) = 11.485 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 13.040 ns register-group:inst16\|MAR-8:inst\|inst2 7 REG LCFF_X17_Y9_N25 2 " "Info: 7: + IC(0.889 ns) + CELL(0.666 ns) = 13.040 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.234 ns ( 32.47 % ) " "Info: Total cell delay = 4.234 ns ( 32.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.806 ns ( 67.53 % ) " "Info: Total interconnect delay = 8.806 ns ( 67.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.040 ns" { uIR13 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.040 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.457ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { uIR13 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.872 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 2.457ns 1.364ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.040 ns" { uIR13 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.040 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.457ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.083 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|81 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.083 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|45~129 {} ALU:inst40|74182:inst2|31~169 {} ALU:inst40|74181:inst1|69~3 {} ALU:inst40|74181:inst1|81 {} MAR-8:IR|inst2 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.381ns 0.654ns 0.367ns 0.723ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { uIR13 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.872 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 2.457ns 1.364ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.040 ns" { uIR13 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.040 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.457ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR12 register register-group:inst16\|MAR-8:inst\|inst2 register register-group:inst16\|MAR-8:inst\|inst7 67.44 MHz 14.827 ns Internal " "Info: Clock \"uIR12\" has Internal fmax of 67.44 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst2\" and destination register \"register-group:inst16\|MAR-8:inst\|inst7\" (period= 14.827 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.436 ns + Longest register register " "Info: + Longest register to register delay is 9.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst2 1 REG LCFF_X17_Y9_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.206 ns) 1.333 ns select-2:B\|inst21~126 2 COMB LCCOMB_X17_Y7_N2 1 " "Info: 2: + IC(1.127 ns) + CELL(0.206 ns) = 1.333 ns; Loc. = LCCOMB_X17_Y7_N2; Fanout = 1; COMB Node = 'select-2:B\|inst21~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.206 ns) 2.230 ns select-2:B\|inst21~127 3 COMB LCCOMB_X16_Y7_N22 1 " "Info: 3: + IC(0.691 ns) + CELL(0.206 ns) = 2.230 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 1; COMB Node = 'select-2:B\|inst21~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { select-2:B|inst21~126 select-2:B|inst21~127 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.430 ns) + CELL(0.206 ns) 3.866 ns select-2:B\|inst21~128 4 COMB LCCOMB_X18_Y6_N12 3 " "Info: 4: + IC(1.430 ns) + CELL(0.206 ns) = 3.866 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 3; COMB Node = 'select-2:B\|inst21~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { select-2:B|inst21~127 select-2:B|inst21~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 360 560 624 408 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 4.453 ns ALU:inst40\|74181:inst\|45~129 5 COMB LCCOMB_X18_Y6_N14 3 " "Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 4.453 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst\|45~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.366 ns) 5.473 ns ALU:inst40\|74182:inst2\|31~169 6 COMB LCCOMB_X17_Y6_N28 2 " "Info: 6: + IC(0.654 ns) + CELL(0.366 ns) = 5.473 ns; Loc. = LCCOMB_X17_Y6_N28; Fanout = 2; COMB Node = 'ALU:inst40\|74182:inst2\|31~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 6.046 ns ALU:inst40\|74181:inst1\|69~3 7 COMB LCCOMB_X17_Y6_N22 3 " "Info: 7: + IC(0.367 ns) + CELL(0.206 ns) = 6.046 ns; Loc. = LCCOMB_X17_Y6_N22; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 6.642 ns ALU:inst40\|74181:inst1\|74~72 8 COMB LCCOMB_X17_Y6_N0 1 " "Info: 8: + IC(0.390 ns) + CELL(0.206 ns) = 6.642 ns; Loc. = LCCOMB_X17_Y6_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|74~72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.216 ns ALU:inst40\|74181:inst1\|74~73 9 COMB LCCOMB_X17_Y6_N18 3 " "Info: 9: + IC(0.368 ns) + CELL(0.206 ns) = 7.216 ns; Loc. = LCCOMB_X17_Y6_N18; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|74~73'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 7.806 ns ALU:inst40\|74181:inst1\|77 10 COMB LCCOMB_X17_Y6_N20 10 " "Info: 10: + IC(0.384 ns) + CELL(0.206 ns) = 7.806 ns; Loc. = LCCOMB_X17_Y6_N20; Fanout = 10; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.460 ns) 9.436 ns register-group:inst16\|MAR-8:inst\|inst7 11 REG LCFF_X17_Y9_N19 2 " "Info: 11: + IC(1.170 ns) + CELL(0.460 ns) = 9.436 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.474 ns ( 26.22 % ) " "Info: Total cell delay = 2.474 ns ( 26.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.962 ns ( 73.78 % ) " "Info: Total interconnect delay = 6.962 ns ( 73.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.436 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.436 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|45~129 {} ALU:inst40|74182:inst2|31~169 {} ALU:inst40|74181:inst1|69~3 {} ALU:inst40|74181:inst1|74~72 {} ALU:inst40|74181:inst1|74~73 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.381ns 0.654ns 0.367ns 0.390ns 0.368ns 0.384ns 1.170ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.127 ns - Smallest " "Info: - Smallest clock skew is -5.127 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 destination 8.102 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR12\" to destination register is 8.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.403 ns) + CELL(0.202 ns) 3.610 ns inst45~14 2 COMB LCCOMB_X21_Y6_N8 1 " "Info: 2: + IC(2.403 ns) + CELL(0.202 ns) = 3.610 ns; Loc. = LCCOMB_X21_Y6_N8; Fanout = 1; COMB Node = 'inst45~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { uIR12 inst45~14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1152 1200 -400 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.366 ns) 4.339 ns register-group:inst16\|inst21 3 COMB LCCOMB_X21_Y6_N2 1 " "Info: 3: + IC(0.363 ns) + CELL(0.366 ns) = 4.339 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { inst45~14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 6.547 ns register-group:inst16\|inst21~clkctrl 4 COMB CLKCTRL_G0 8 " "Info: 4: + IC(2.208 ns) + CELL(0.000 ns) = 6.547 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 8.102 ns register-group:inst16\|MAR-8:inst\|inst7 5 REG LCFF_X17_Y9_N19 2 " "Info: 5: + IC(0.889 ns) + CELL(0.666 ns) = 8.102 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.239 ns ( 27.64 % ) " "Info: Total cell delay = 2.239 ns ( 27.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.863 ns ( 72.36 % ) " "Info: Total interconnect delay = 5.863 ns ( 72.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.102 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.102 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.403ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 source 13.229 ns - Longest register " "Info: - Longest clock path from clock \"uIR12\" to source register is 13.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.410 ns) + CELL(0.616 ns) 4.031 ns inst51 2 COMB LCCOMB_X21_Y6_N20 8 " "Info: 2: + IC(2.410 ns) + CELL(0.616 ns) = 4.031 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 6.365 ns MAR-8:IR\|inst6 3 REG LCFF_X16_Y6_N29 19 " "Info: 3: + IC(1.364 ns) + CELL(0.970 ns) = 6.365 ns; Loc. = LCFF_X16_Y6_N29; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.624 ns) 8.505 ns register-group:inst16\|74139:inst15\|33 4 COMB LCCOMB_X21_Y6_N18 2 " "Info: 4: + IC(1.516 ns) + CELL(0.624 ns) = 8.505 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 9.466 ns register-group:inst16\|inst21 5 COMB LCCOMB_X21_Y6_N2 1 " "Info: 5: + IC(0.372 ns) + CELL(0.589 ns) = 9.466 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 11.674 ns register-group:inst16\|inst21~clkctrl 6 COMB CLKCTRL_G0 8 " "Info: 6: + IC(2.208 ns) + CELL(0.000 ns) = 11.674 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 13.229 ns register-group:inst16\|MAR-8:inst\|inst2 7 REG LCFF_X17_Y9_N25 2 " "Info: 7: + IC(0.889 ns) + CELL(0.666 ns) = 13.229 ns; Loc. = LCFF_X17_Y9_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.470 ns ( 33.79 % ) " "Info: Total cell delay = 4.470 ns ( 33.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.759 ns ( 66.21 % ) " "Info: Total interconnect delay = 8.759 ns ( 66.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.229 ns" { uIR12 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.229 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.410ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.616ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.102 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.102 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.403ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.229 ns" { uIR12 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.229 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.410ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.616ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.436 ns" { register-group:inst16|MAR-8:inst|inst2 select-2:B|inst21~126 select-2:B|inst21~127 select-2:B|inst21~128 ALU:inst40|74181:inst|45~129 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.436 ns" { register-group:inst16|MAR-8:inst|inst2 {} select-2:B|inst21~126 {} select-2:B|inst21~127 {} select-2:B|inst21~128 {} ALU:inst40|74181:inst|45~129 {} ALU:inst40|74182:inst2|31~169 {} ALU:inst40|74181:inst1|69~3 {} ALU:inst40|74181:inst1|74~72 {} ALU:inst40|74181:inst1|74~73 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 1.127ns 0.691ns 1.430ns 0.381ns 0.654ns 0.367ns 0.390ns 0.368ns 0.384ns 1.170ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.206ns 0.366ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.102 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.102 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.403ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.229 ns" { uIR12 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.229 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst2 {} } { 0.000ns 0.000ns 2.410ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.616ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 21 " "Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst2 UPC:inst1\|74161:inst\|f74161:sub\|87 START 2.651 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst2\" and destination pin or register \"UPC:inst1\|74161:inst\|f74161:sub\|87\" for clock \"START\" (Hold time is 2.651 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.368 ns + Largest " "Info: + Largest clock skew is 5.368 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 14.125 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 14.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.970 ns) 3.758 ns halt:inst\|inst3 2 REG LCFF_X21_Y6_N1 1 " "Info: 2: + IC(1.804 ns) + CELL(0.970 ns) = 3.758 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.206 ns) 4.404 ns halt:inst\|inst5 3 COMB LCCOMB_X21_Y6_N10 1 " "Info: 3: + IC(0.440 ns) + CELL(0.206 ns) = 4.404 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.693 ns inst3 4 REG LCFF_X21_Y6_N25 10 " "Info: 4: + IC(0.319 ns) + CELL(0.970 ns) = 5.693 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.859 ns) + CELL(0.000 ns) 12.552 ns inst3~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(6.859 ns) + CELL(0.000 ns) = 12.552 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 14.125 ns UPC:inst1\|74161:inst\|f74161:sub\|87 6 REG LCFF_X16_Y8_N19 5 " "Info: 6: + IC(0.907 ns) + CELL(0.666 ns) = 14.125 ns; Loc. = LCFF_X16_Y8_N19; Fanout = 5; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.796 ns ( 26.87 % ) " "Info: Total cell delay = 3.796 ns ( 26.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.329 ns ( 73.13 % ) " "Info: Total interconnect delay = 10.329 ns ( 73.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 8.757 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 8.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.970 ns) 3.758 ns halt:inst\|inst3 2 REG LCFF_X21_Y6_N1 1 " "Info: 2: + IC(1.804 ns) + CELL(0.970 ns) = 3.758 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.206 ns) 4.404 ns halt:inst\|inst5 3 COMB LCCOMB_X21_Y6_N10 1 " "Info: 3: + IC(0.440 ns) + CELL(0.206 ns) = 4.404 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.693 ns inst3 4 REG LCFF_X21_Y6_N25 10 " "Info: 4: + IC(0.319 ns) + CELL(0.970 ns) = 5.693 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.537 ns) 6.727 ns inst51 5 COMB LCCOMB_X21_Y6_N20 8 " "Info: 5: + IC(0.497 ns) + CELL(0.537 ns) = 6.727 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.666 ns) 8.757 ns MAR-8:IR\|inst2 6 REG LCFF_X16_Y6_N13 2 " "Info: 6: + IC(1.364 ns) + CELL(0.666 ns) = 8.757 ns; Loc. = LCFF_X16_Y6_N13; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.333 ns ( 49.48 % ) " "Info: Total cell delay = 4.333 ns ( 49.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.424 ns ( 50.52 % ) " "Info: Total interconnect delay = 4.424 ns ( 50.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.719 ns - Shortest register register " "Info: - Shortest register to register delay is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst2 1 REG LCFF_X16_Y6_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y6_N13; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.651 ns) 2.611 ns UPC:inst1\|74161:inst\|f74161:sub\|92~88 2 COMB LCCOMB_X16_Y8_N18 1 " "Info: 2: + IC(1.960 ns) + CELL(0.651 ns) = 2.611 ns; Loc. = LCCOMB_X16_Y8_N18; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|92~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.719 ns UPC:inst1\|74161:inst\|f74161:sub\|87 3 REG LCFF_X16_Y8_N19 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.719 ns; Loc. = LCFF_X16_Y8_N19; Fanout = 5; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 27.91 % ) " "Info: Total cell delay = 0.759 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.960 ns ( 72.09 % ) " "Info: Total interconnect delay = 1.960 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { MAR-8:IR|inst2 {} UPC:inst1|74161:inst|f74161:sub|92~88 {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 1.960ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.125 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.125 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.757 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.757 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { MAR-8:IR|inst2 {} UPC:inst1|74161:inst|f74161:sub|92~88 {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 1.960ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 21 " "Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst2 UPC:inst1\|74161:inst\|f74161:sub\|87 CP 2.651 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst2\" and destination pin or register \"UPC:inst1\|74161:inst\|f74161:sub\|87\" for clock \"CP\" (Hold time is 2.651 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.368 ns + Largest " "Info: + Largest clock skew is 5.368 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 12.782 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 12.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.370 ns) 3.061 ns halt:inst\|inst5 2 COMB LCCOMB_X21_Y6_N10 1 " "Info: 2: + IC(1.541 ns) + CELL(0.370 ns) = 3.061 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 4.350 ns inst3 3 REG LCFF_X21_Y6_N25 10 " "Info: 3: + IC(0.319 ns) + CELL(0.970 ns) = 4.350 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.859 ns) + CELL(0.000 ns) 11.209 ns inst3~clkctrl 4 COMB CLKCTRL_G3 8 " "Info: 4: + IC(6.859 ns) + CELL(0.000 ns) = 11.209 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 12.782 ns UPC:inst1\|74161:inst\|f74161:sub\|87 5 REG LCFF_X16_Y8_N19 5 " "Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 12.782 ns; Loc. = LCFF_X16_Y8_N19; Fanout = 5; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.156 ns ( 24.69 % ) " "Info: Total cell delay = 3.156 ns ( 24.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.626 ns ( 75.31 % ) " "Info: Total interconnect delay = 9.626 ns ( 75.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.782 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.782 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 6.859ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 7.414 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 7.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.370 ns) 3.061 ns halt:inst\|inst5 2 COMB LCCOMB_X21_Y6_N10 1 " "Info: 2: + IC(1.541 ns) + CELL(0.370 ns) = 3.061 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 4.350 ns inst3 3 REG LCFF_X21_Y6_N25 10 " "Info: 3: + IC(0.319 ns) + CELL(0.970 ns) = 4.350 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.537 ns) 5.384 ns inst51 4 COMB LCCOMB_X21_Y6_N20 8 " "Info: 4: + IC(0.497 ns) + CELL(0.537 ns) = 5.384 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.666 ns) 7.414 ns MAR-8:IR\|inst2 5 REG LCFF_X16_Y6_N13 2 " "Info: 5: + IC(1.364 ns) + CELL(0.666 ns) = 7.414 ns; Loc. = LCFF_X16_Y6_N13; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.693 ns ( 49.81 % ) " "Info: Total cell delay = 3.693 ns ( 49.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.721 ns ( 50.19 % ) " "Info: Total interconnect delay = 3.721 ns ( 50.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.414 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.414 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 0.497ns 1.364ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.537ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.782 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.782 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 6.859ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.414 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.414 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 0.497ns 1.364ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.537ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.719 ns - Shortest register register " "Info: - Shortest register to register delay is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst2 1 REG LCFF_X16_Y6_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y6_N13; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.651 ns) 2.611 ns UPC:inst1\|74161:inst\|f74161:sub\|92~88 2 COMB LCCOMB_X16_Y8_N18 1 " "Info: 2: + IC(1.960 ns) + CELL(0.651 ns) = 2.611 ns; Loc. = LCCOMB_X16_Y8_N18; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|92~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.719 ns UPC:inst1\|74161:inst\|f74161:sub\|87 3 REG LCFF_X16_Y8_N19 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.719 ns; Loc. = LCFF_X16_Y8_N19; Fanout = 5; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 27.91 % ) " "Info: Total cell delay = 0.759 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.960 ns ( 72.09 % ) " "Info: Total interconnect delay = 1.960 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { MAR-8:IR|inst2 {} UPC:inst1|74161:inst|f74161:sub|92~88 {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 1.960ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.782 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.782 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 6.859ns 0.907ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.414 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.414 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 1.541ns 0.319ns 0.497ns 1.364ns } { 0.000ns 1.150ns 0.370ns 0.970ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { MAR-8:IR|inst2 {} UPC:inst1|74161:inst|f74161:sub|92~88 {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 1.960ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR8 21 " "Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock \"uIR8\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst2 UPC:inst1\|74161:inst\|f74161:sub\|87 uIR8 2.651 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst2\" and destination pin or register \"UPC:inst1\|74161:inst\|f74161:sub\|87\" for clock \"uIR8\" (Hold time is 2.651 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.368 ns + Largest " "Info: + Largest clock skew is 5.368 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 destination 13.828 ns + Longest register " "Info: + Longest clock path from clock \"uIR8\" to destination register is 13.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.499 ns) + CELL(0.624 ns) 4.107 ns halt:inst\|inst5 2 COMB LCCOMB_X21_Y6_N10 1 " "Info: 2: + IC(2.499 ns) + CELL(0.624 ns) = 4.107 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.396 ns inst3 3 REG LCFF_X21_Y6_N25 10 " "Info: 3: + IC(0.319 ns) + CELL(0.970 ns) = 5.396 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.859 ns) + CELL(0.000 ns) 12.255 ns inst3~clkctrl 4 COMB CLKCTRL_G3 8 " "Info: 4: + IC(6.859 ns) + CELL(0.000 ns) = 12.255 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 13.828 ns UPC:inst1\|74161:inst\|f74161:sub\|87 5 REG LCFF_X16_Y8_N19 5 " "Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 13.828 ns; Loc. = LCFF_X16_Y8_N19; Fanout = 5; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.244 ns ( 23.46 % ) " "Info: Total cell delay = 3.244 ns ( 23.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.584 ns ( 76.54 % ) " "Info: Total interconnect delay = 10.584 ns ( 76.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.828 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.828 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 source 8.460 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR8\" to source register is 8.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.499 ns) + CELL(0.624 ns) 4.107 ns halt:inst\|inst5 2 COMB LCCOMB_X21_Y6_N10 1 " "Info: 2: + IC(2.499 ns) + CELL(0.624 ns) = 4.107 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.396 ns inst3 3 REG LCFF_X21_Y6_N25 10 " "Info: 3: + IC(0.319 ns) + CELL(0.970 ns) = 5.396 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.537 ns) 6.430 ns inst51 4 COMB LCCOMB_X21_Y6_N20 8 " "Info: 4: + IC(0.497 ns) + CELL(0.537 ns) = 6.430 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.666 ns) 8.460 ns MAR-8:IR\|inst2 5 REG LCFF_X16_Y6_N13 2 " "Info: 5: + IC(1.364 ns) + CELL(0.666 ns) = 8.460 ns; Loc. = LCFF_X16_Y6_N13; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.781 ns ( 44.69 % ) " "Info: Total cell delay = 3.781 ns ( 44.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.679 ns ( 55.31 % ) " "Info: Total interconnect delay = 4.679 ns ( 55.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.460 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.460 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 0.497ns 1.364ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.537ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.828 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.828 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.460 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.460 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 0.497ns 1.364ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.537ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.719 ns - Shortest register register " "Info: - Shortest register to register delay is 2.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst2 1 REG LCFF_X16_Y6_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y6_N13; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.651 ns) 2.611 ns UPC:inst1\|74161:inst\|f74161:sub\|92~88 2 COMB LCCOMB_X16_Y8_N18 1 " "Info: 2: + IC(1.960 ns) + CELL(0.651 ns) = 2.611 ns; Loc. = LCCOMB_X16_Y8_N18; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|92~88'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 528 592 376 "92" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.719 ns UPC:inst1\|74161:inst\|f74161:sub\|87 3 REG LCFF_X16_Y8_N19 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.719 ns; Loc. = LCFF_X16_Y8_N19; Fanout = 5; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 27.91 % ) " "Info: Total cell delay = 0.759 ns ( 27.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.960 ns ( 72.09 % ) " "Info: Total interconnect delay = 1.960 ns ( 72.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { MAR-8:IR|inst2 {} UPC:inst1|74161:inst|f74161:sub|92~88 {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 1.960ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.828 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.828 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 6.859ns 0.907ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.460 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.460 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 2.499ns 0.319ns 0.497ns 1.364ns } { 0.000ns 0.984ns 0.624ns 0.970ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { MAR-8:IR|inst2 UPC:inst1|74161:inst|f74161:sub|92~88 UPC:inst1|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.719 ns" { MAR-8:IR|inst2 {} UPC:inst1|74161:inst|f74161:sub|92~88 {} UPC:inst1|74161:inst|f74161:sub|87 {} } { 0.000ns 1.960ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR14 26 " "Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock \"uIR14\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-group:inst16\|MAR-8:inst\|inst6 MAR-8:IR\|inst1 uIR14 1.321 ns " "Info: Found hold time violation between source  pin or register \"register-group:inst16\|MAR-8:inst\|inst6\" and destination pin or register \"MAR-8:IR\|inst1\" for clock \"uIR14\" (Hold time is 1.321 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.274 ns + Largest " "Info: + Largest clock skew is 4.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 11.234 ns + Longest register " "Info: + Longest clock path from clock \"uIR14\" to destination register is 11.234 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.993 ns) + CELL(0.202 ns) 3.200 ns inst51 2 COMB LCCOMB_X21_Y6_N20 8 " "Info: 2: + IC(1.993 ns) + CELL(0.202 ns) = 3.200 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.368 ns) + CELL(0.666 ns) 11.234 ns MAR-8:IR\|inst1 3 REG LCFF_X17_Y6_N27 2 " "Info: 3: + IC(7.368 ns) + CELL(0.666 ns) = 11.234 ns; Loc. = LCFF_X17_Y6_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.034 ns" { inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.873 ns ( 16.67 % ) " "Info: Total cell delay = 1.873 ns ( 16.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.361 ns ( 83.33 % ) " "Info: Total interconnect delay = 9.361 ns ( 83.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.234 ns" { uIR14 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.234 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.993ns 7.368ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 source 6.960 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR14\" to source register is 6.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.206 ns) 3.197 ns register-group:inst16\|inst21 2 COMB LCCOMB_X21_Y6_N2 1 " "Info: 2: + IC(1.986 ns) + CELL(0.206 ns) = 3.197 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { uIR14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 5.405 ns register-group:inst16\|inst21~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.208 ns) + CELL(0.000 ns) = 5.405 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 6.960 ns register-group:inst16\|MAR-8:inst\|inst6 4 REG LCFF_X17_Y9_N1 2 " "Info: 4: + IC(0.889 ns) + CELL(0.666 ns) = 6.960 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.877 ns ( 26.97 % ) " "Info: Total cell delay = 1.877 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.083 ns ( 73.03 % ) " "Info: Total interconnect delay = 5.083 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 1.986ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.234 ns" { uIR14 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.234 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.993ns 7.368ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 1.986ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.955 ns - Shortest register register " "Info: - Shortest register to register delay is 2.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst6 1 REG LCFF_X17_Y9_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.206 ns) 0.650 ns select-2:A\|inst17 2 COMB LCCOMB_X17_Y9_N14 3 " "Info: 2: + IC(0.444 ns) + CELL(0.206 ns) = 0.650 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 3; COMB Node = 'select-2:A\|inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.370 ns) 1.407 ns ALU:inst40\|74181:inst1\|45~125 3 COMB LCCOMB_X17_Y9_N28 2 " "Info: 3: + IC(0.387 ns) + CELL(0.370 ns) = 1.407 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|45~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { select-2:A|inst17 ALU:inst40|74181:inst1|45~125 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.370 ns) 2.847 ns ALU:inst40\|74181:inst1\|82~181 4 COMB LCCOMB_X17_Y6_N26 9 " "Info: 4: + IC(1.070 ns) + CELL(0.370 ns) = 2.847 ns; Loc. = LCCOMB_X17_Y6_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|82~181'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.955 ns MAR-8:IR\|inst1 5 REG LCFF_X17_Y6_N27 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.955 ns; Loc. = LCFF_X17_Y6_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.054 ns ( 35.67 % ) " "Info: Total cell delay = 1.054 ns ( 35.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 64.33 % ) " "Info: Total interconnect delay = 1.901 ns ( 64.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 {} select-2:A|inst17 {} ALU:inst40|74181:inst1|45~125 {} ALU:inst40|74181:inst1|82~181 {} MAR-8:IR|inst1 {} } { 0.000ns 0.444ns 0.387ns 1.070ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.234 ns" { uIR14 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.234 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 1.993ns 7.368ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 1.986ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 {} select-2:A|inst17 {} ALU:inst40|74181:inst1|45~125 {} ALU:inst40|74181:inst1|82~181 {} MAR-8:IR|inst1 {} } { 0.000ns 0.444ns 0.387ns 1.070ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR13 7 " "Warning: Circuit may not operate. Detected 7 non-operational path(s) clocked by clock \"uIR13\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-group:inst16\|MAR-8:inst\|inst6 MAR-8:IR\|inst1 uIR13 594 ps " "Info: Found hold time violation between source  pin or register \"register-group:inst16\|MAR-8:inst\|inst6\" and destination pin or register \"MAR-8:IR\|inst1\" for clock \"uIR13\" (Hold time is 594 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.547 ns + Largest " "Info: + Largest clock skew is 3.547 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 destination 11.876 ns + Longest register " "Info: + Longest clock path from clock \"uIR13\" to destination register is 11.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.457 ns) + CELL(0.370 ns) 3.842 ns inst51 2 COMB LCCOMB_X21_Y6_N20 8 " "Info: 2: + IC(2.457 ns) + CELL(0.370 ns) = 3.842 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.368 ns) + CELL(0.666 ns) 11.876 ns MAR-8:IR\|inst1 3 REG LCFF_X17_Y6_N27 2 " "Info: 3: + IC(7.368 ns) + CELL(0.666 ns) = 11.876 ns; Loc. = LCFF_X17_Y6_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.034 ns" { inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.051 ns ( 17.27 % ) " "Info: Total cell delay = 2.051 ns ( 17.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.825 ns ( 82.73 % ) " "Info: Total interconnect delay = 9.825 ns ( 82.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.876 ns" { uIR13 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.876 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 2.457ns 7.368ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 source 8.329 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR13\" to source register is 8.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.452 ns) + CELL(0.370 ns) 3.837 ns inst45~14 2 COMB LCCOMB_X21_Y6_N8 1 " "Info: 2: + IC(2.452 ns) + CELL(0.370 ns) = 3.837 ns; Loc. = LCCOMB_X21_Y6_N8; Fanout = 1; COMB Node = 'inst45~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { uIR13 inst45~14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1152 1200 -400 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.366 ns) 4.566 ns register-group:inst16\|inst21 3 COMB LCCOMB_X21_Y6_N2 1 " "Info: 3: + IC(0.363 ns) + CELL(0.366 ns) = 4.566 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { inst45~14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 6.774 ns register-group:inst16\|inst21~clkctrl 4 COMB CLKCTRL_G0 8 " "Info: 4: + IC(2.208 ns) + CELL(0.000 ns) = 6.774 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 8.329 ns register-group:inst16\|MAR-8:inst\|inst6 5 REG LCFF_X17_Y9_N1 2 " "Info: 5: + IC(0.889 ns) + CELL(0.666 ns) = 8.329 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.417 ns ( 29.02 % ) " "Info: Total cell delay = 2.417 ns ( 29.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.912 ns ( 70.98 % ) " "Info: Total interconnect delay = 5.912 ns ( 70.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { uIR13 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.329 ns" { uIR13 {} uIR13~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 2.452ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.015ns 0.370ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.876 ns" { uIR13 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.876 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 2.457ns 7.368ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { uIR13 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.329 ns" { uIR13 {} uIR13~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 2.452ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.015ns 0.370ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.955 ns - Shortest register register " "Info: - Shortest register to register delay is 2.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst6 1 REG LCFF_X17_Y9_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.206 ns) 0.650 ns select-2:A\|inst17 2 COMB LCCOMB_X17_Y9_N14 3 " "Info: 2: + IC(0.444 ns) + CELL(0.206 ns) = 0.650 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 3; COMB Node = 'select-2:A\|inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.370 ns) 1.407 ns ALU:inst40\|74181:inst1\|45~125 3 COMB LCCOMB_X17_Y9_N28 2 " "Info: 3: + IC(0.387 ns) + CELL(0.370 ns) = 1.407 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|45~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { select-2:A|inst17 ALU:inst40|74181:inst1|45~125 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.370 ns) 2.847 ns ALU:inst40\|74181:inst1\|82~181 4 COMB LCCOMB_X17_Y6_N26 9 " "Info: 4: + IC(1.070 ns) + CELL(0.370 ns) = 2.847 ns; Loc. = LCCOMB_X17_Y6_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|82~181'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.955 ns MAR-8:IR\|inst1 5 REG LCFF_X17_Y6_N27 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.955 ns; Loc. = LCFF_X17_Y6_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.054 ns ( 35.67 % ) " "Info: Total cell delay = 1.054 ns ( 35.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 64.33 % ) " "Info: Total interconnect delay = 1.901 ns ( 64.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 {} select-2:A|inst17 {} ALU:inst40|74181:inst1|45~125 {} ALU:inst40|74181:inst1|82~181 {} MAR-8:IR|inst1 {} } { 0.000ns 0.444ns 0.387ns 1.070ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.876 ns" { uIR13 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.876 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 2.457ns 7.368ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.329 ns" { uIR13 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.329 ns" { uIR13 {} uIR13~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 2.452ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.015ns 0.370ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 {} select-2:A|inst17 {} ALU:inst40|74181:inst1|45~125 {} ALU:inst40|74181:inst1|82~181 {} MAR-8:IR|inst1 {} } { 0.000ns 0.444ns 0.387ns 1.070ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR12 14 " "Warning: Circuit may not operate. Detected 14 non-operational path(s) clocked by clock \"uIR12\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-group:inst16\|MAR-8:inst\|inst6 MAR-8:IR\|inst1 uIR12 1.01 ns " "Info: Found hold time violation between source  pin or register \"register-group:inst16\|MAR-8:inst\|inst6\" and destination pin or register \"MAR-8:IR\|inst1\" for clock \"uIR12\" (Hold time is 1.01 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.963 ns + Largest " "Info: + Largest clock skew is 3.963 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 destination 12.065 ns + Longest register " "Info: + Longest clock path from clock \"uIR12\" to destination register is 12.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.410 ns) + CELL(0.616 ns) 4.031 ns inst51 2 COMB LCCOMB_X21_Y6_N20 8 " "Info: 2: + IC(2.410 ns) + CELL(0.616 ns) = 4.031 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.026 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.368 ns) + CELL(0.666 ns) 12.065 ns MAR-8:IR\|inst1 3 REG LCFF_X17_Y6_N27 2 " "Info: 3: + IC(7.368 ns) + CELL(0.666 ns) = 12.065 ns; Loc. = LCFF_X17_Y6_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.034 ns" { inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.287 ns ( 18.96 % ) " "Info: Total cell delay = 2.287 ns ( 18.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.778 ns ( 81.04 % ) " "Info: Total interconnect delay = 9.778 ns ( 81.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.065 ns" { uIR12 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.065 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 2.410ns 7.368ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 source 8.102 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR12\" to source register is 8.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.403 ns) + CELL(0.202 ns) 3.610 ns inst45~14 2 COMB LCCOMB_X21_Y6_N8 1 " "Info: 2: + IC(2.403 ns) + CELL(0.202 ns) = 3.610 ns; Loc. = LCCOMB_X21_Y6_N8; Fanout = 1; COMB Node = 'inst45~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.605 ns" { uIR12 inst45~14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1152 1200 -400 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.366 ns) 4.339 ns register-group:inst16\|inst21 3 COMB LCCOMB_X21_Y6_N2 1 " "Info: 3: + IC(0.363 ns) + CELL(0.366 ns) = 4.339 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.729 ns" { inst45~14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 6.547 ns register-group:inst16\|inst21~clkctrl 4 COMB CLKCTRL_G0 8 " "Info: 4: + IC(2.208 ns) + CELL(0.000 ns) = 6.547 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 8.102 ns register-group:inst16\|MAR-8:inst\|inst6 5 REG LCFF_X17_Y9_N1 2 " "Info: 5: + IC(0.889 ns) + CELL(0.666 ns) = 8.102 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.239 ns ( 27.64 % ) " "Info: Total cell delay = 2.239 ns ( 27.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.863 ns ( 72.36 % ) " "Info: Total interconnect delay = 5.863 ns ( 72.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.102 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.102 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 2.403ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.065 ns" { uIR12 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.065 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 2.410ns 7.368ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.102 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.102 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 2.403ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.366ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.955 ns - Shortest register register " "Info: - Shortest register to register delay is 2.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst6 1 REG LCFF_X17_Y9_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.206 ns) 0.650 ns select-2:A\|inst17 2 COMB LCCOMB_X17_Y9_N14 3 " "Info: 2: + IC(0.444 ns) + CELL(0.206 ns) = 0.650 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 3; COMB Node = 'select-2:A\|inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.370 ns) 1.407 ns ALU:inst40\|74181:inst1\|45~125 3 COMB LCCOMB_X17_Y9_N28 2 " "Info: 3: + IC(0.387 ns) + CELL(0.370 ns) = 1.407 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 2; COMB Node = 'ALU:inst40\|74181:inst1\|45~125'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { select-2:A|inst17 ALU:inst40|74181:inst1|45~125 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 616 504 568 656 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.370 ns) 2.847 ns ALU:inst40\|74181:inst1\|82~181 4 COMB LCCOMB_X17_Y6_N26 9 " "Info: 4: + IC(1.070 ns) + CELL(0.370 ns) = 2.847 ns; Loc. = LCCOMB_X17_Y6_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|82~181'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.955 ns MAR-8:IR\|inst1 5 REG LCFF_X17_Y6_N27 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.955 ns; Loc. = LCFF_X17_Y6_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.054 ns ( 35.67 % ) " "Info: Total cell delay = 1.054 ns ( 35.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.901 ns ( 64.33 % ) " "Info: Total interconnect delay = 1.901 ns ( 64.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 {} select-2:A|inst17 {} ALU:inst40|74181:inst1|45~125 {} ALU:inst40|74181:inst1|82~181 {} MAR-8:IR|inst1 {} } { 0.000ns 0.444ns 0.387ns 1.070ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 160 448 512 240 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.065 ns" { uIR12 inst51 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.065 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst1 {} } { 0.000ns 0.000ns 2.410ns 7.368ns } { 0.000ns 1.005ns 0.616ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.102 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.102 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 2.403ns 0.363ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.202ns 0.366ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:A|inst17 ALU:inst40|74181:inst1|45~125 ALU:inst40|74181:inst1|82~181 MAR-8:IR|inst1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.955 ns" { register-group:inst16|MAR-8:inst|inst6 {} select-2:A|inst17 {} ALU:inst40|74181:inst1|45~125 {} ALU:inst40|74181:inst1|82~181 {} MAR-8:IR|inst1 {} } { 0.000ns 0.444ns 0.387ns 1.070ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-group:inst16\|MAR-8:inst\|inst7 uIR21 uIR14 9.944 ns register " "Info: tsu for register \"register-group:inst16\|MAR-8:inst\|inst7\" (data pin = \"uIR21\", clock pin = \"uIR14\") is 9.944 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.944 ns + Longest pin register " "Info: + Longest pin to register delay is 16.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR21 1 PIN PIN_117 10 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 10; PIN Node = 'uIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 800 -264 -96 816 "uIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.332 ns) + CELL(0.505 ns) 7.832 ns 24_decoder:inst11\|38_decoder:inst\|inst9 2 COMB LCCOMB_X18_Y7_N2 3 " "Info: 2: + IC(6.332 ns) + CELL(0.505 ns) = 7.832 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 3; COMB Node = '24_decoder:inst11\|38_decoder:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.837 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/38_decoder.bdf" { { 312 544 608 360 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.651 ns) 9.257 ns select-2:B\|inst23~153 3 COMB LCCOMB_X18_Y7_N16 4 " "Info: 3: + IC(0.774 ns) + CELL(0.651 ns) = 9.257 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 4; COMB Node = 'select-2:B\|inst23~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst23~153 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.370 ns) 10.024 ns ALU:inst40\|74181:inst\|43~123 4 COMB LCCOMB_X18_Y7_N26 4 " "Info: 4: + IC(0.397 ns) + CELL(0.370 ns) = 10.024 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 4; COMB Node = 'ALU:inst40\|74181:inst\|43~123'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.767 ns" { select-2:B|inst23~153 ALU:inst40|74181:inst|43~123 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.624 ns) 11.965 ns ALU:inst40\|74182:inst2\|31~168 5 COMB LCCOMB_X17_Y6_N2 2 " "Info: 5: + IC(1.317 ns) + CELL(0.624 ns) = 11.965 ns; Loc. = LCCOMB_X17_Y6_N2; Fanout = 2; COMB Node = 'ALU:inst40\|74182:inst2\|31~168'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { ALU:inst40|74181:inst|43~123 ALU:inst40|74182:inst2|31~168 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.624 ns) 12.981 ns ALU:inst40\|74182:inst2\|31~169 6 COMB LCCOMB_X17_Y6_N28 2 " "Info: 6: + IC(0.392 ns) + CELL(0.624 ns) = 12.981 ns; Loc. = LCCOMB_X17_Y6_N28; Fanout = 2; COMB Node = 'ALU:inst40\|74182:inst2\|31~169'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { ALU:inst40|74182:inst2|31~168 ALU:inst40|74182:inst2|31~169 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 13.554 ns ALU:inst40\|74181:inst1\|69~3 7 COMB LCCOMB_X17_Y6_N22 3 " "Info: 7: + IC(0.367 ns) + CELL(0.206 ns) = 13.554 ns; Loc. = LCCOMB_X17_Y6_N22; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.206 ns) 14.150 ns ALU:inst40\|74181:inst1\|74~72 8 COMB LCCOMB_X17_Y6_N0 1 " "Info: 8: + IC(0.390 ns) + CELL(0.206 ns) = 14.150 ns; Loc. = LCCOMB_X17_Y6_N0; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|74~72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 14.724 ns ALU:inst40\|74181:inst1\|74~73 9 COMB LCCOMB_X17_Y6_N18 3 " "Info: 9: + IC(0.368 ns) + CELL(0.206 ns) = 14.724 ns; Loc. = LCCOMB_X17_Y6_N18; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|74~73'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.206 ns) 15.314 ns ALU:inst40\|74181:inst1\|77 10 COMB LCCOMB_X17_Y6_N20 10 " "Info: 10: + IC(0.384 ns) + CELL(0.206 ns) = 15.314 ns; Loc. = LCCOMB_X17_Y6_N20; Fanout = 10; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.590 ns" { ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.460 ns) 16.944 ns register-group:inst16\|MAR-8:inst\|inst7 11 REG LCFF_X17_Y9_N19 2 " "Info: 11: + IC(1.170 ns) + CELL(0.460 ns) = 16.944 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.053 ns ( 29.82 % ) " "Info: Total cell delay = 5.053 ns ( 29.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.891 ns ( 70.18 % ) " "Info: Total interconnect delay = 11.891 ns ( 70.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.944 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst23~153 ALU:inst40|74181:inst|43~123 ALU:inst40|74182:inst2|31~168 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.944 ns" { uIR21 {} uIR21~combout {} 24_decoder:inst11|38_decoder:inst|inst9 {} select-2:B|inst23~153 {} ALU:inst40|74181:inst|43~123 {} ALU:inst40|74182:inst2|31~168 {} ALU:inst40|74182:inst2|31~169 {} ALU:inst40|74181:inst1|69~3 {} ALU:inst40|74181:inst1|74~72 {} ALU:inst40|74181:inst1|74~73 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 6.332ns 0.774ns 0.397ns 1.317ns 0.392ns 0.367ns 0.390ns 0.368ns 0.384ns 1.170ns } { 0.000ns 0.995ns 0.505ns 0.651ns 0.370ns 0.624ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 6.960 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR14\" to destination register is 6.960 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.206 ns) 3.197 ns register-group:inst16\|inst21 2 COMB LCCOMB_X21_Y6_N2 1 " "Info: 2: + IC(1.986 ns) + CELL(0.206 ns) = 3.197 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { uIR14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 5.405 ns register-group:inst16\|inst21~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(2.208 ns) + CELL(0.000 ns) = 5.405 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 6.960 ns register-group:inst16\|MAR-8:inst\|inst7 4 REG LCFF_X17_Y9_N19 2 " "Info: 4: + IC(0.889 ns) + CELL(0.666 ns) = 6.960 ns; Loc. = LCFF_X17_Y9_N19; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.877 ns ( 26.97 % ) " "Info: Total cell delay = 1.877 ns ( 26.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.083 ns ( 73.03 % ) " "Info: Total interconnect delay = 5.083 ns ( 73.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 1.986ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.944 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst23~153 ALU:inst40|74181:inst|43~123 ALU:inst40|74182:inst2|31~168 ALU:inst40|74182:inst2|31~169 ALU:inst40|74181:inst1|69~3 ALU:inst40|74181:inst1|74~72 ALU:inst40|74181:inst1|74~73 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.944 ns" { uIR21 {} uIR21~combout {} 24_decoder:inst11|38_decoder:inst|inst9 {} select-2:B|inst23~153 {} ALU:inst40|74181:inst|43~123 {} ALU:inst40|74182:inst2|31~168 {} ALU:inst40|74182:inst2|31~169 {} ALU:inst40|74181:inst1|69~3 {} ALU:inst40|74181:inst1|74~72 {} ALU:inst40|74181:inst1|74~73 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 6.332ns 0.774ns 0.397ns 1.317ns 0.392ns 0.367ns 0.390ns 0.368ns 0.384ns 1.170ns } { 0.000ns 0.995ns 0.505ns 0.651ns 0.370ns 0.624ns 0.624ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.960 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.960 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 1.986ns 2.208ns 0.889ns } { 0.000ns 1.005ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START LDB6 register-group:inst16\|MAR-8:inst\|inst6 26.610 ns register " "Info: tco from clock \"START\" to destination pin \"LDB6\" through register \"register-group:inst16\|MAR-8:inst\|inst6\" is 26.610 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 15.925 ns + Longest register " "Info: + Longest clock path from clock \"START\" to source register is 15.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.970 ns) 3.758 ns halt:inst\|inst3 2 REG LCFF_X21_Y6_N1 1 " "Info: 2: + IC(1.804 ns) + CELL(0.970 ns) = 3.758 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.206 ns) 4.404 ns halt:inst\|inst5 3 COMB LCCOMB_X21_Y6_N10 1 " "Info: 3: + IC(0.440 ns) + CELL(0.206 ns) = 4.404 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.693 ns inst3 4 REG LCFF_X21_Y6_N25 10 " "Info: 4: + IC(0.319 ns) + CELL(0.970 ns) = 5.693 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.537 ns) 6.727 ns inst51 5 COMB LCCOMB_X21_Y6_N20 8 " "Info: 5: + IC(0.497 ns) + CELL(0.537 ns) = 6.727 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 9.061 ns MAR-8:IR\|inst6 6 REG LCFF_X16_Y6_N29 19 " "Info: 6: + IC(1.364 ns) + CELL(0.970 ns) = 9.061 ns; Loc. = LCFF_X16_Y6_N29; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.624 ns) 11.201 ns register-group:inst16\|74139:inst15\|33 7 COMB LCCOMB_X21_Y6_N18 2 " "Info: 7: + IC(1.516 ns) + CELL(0.624 ns) = 11.201 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 12.162 ns register-group:inst16\|inst21 8 COMB LCCOMB_X21_Y6_N2 1 " "Info: 8: + IC(0.372 ns) + CELL(0.589 ns) = 12.162 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 14.370 ns register-group:inst16\|inst21~clkctrl 9 COMB CLKCTRL_G0 8 " "Info: 9: + IC(2.208 ns) + CELL(0.000 ns) = 14.370 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.666 ns) 15.925 ns register-group:inst16\|MAR-8:inst\|inst6 10 REG LCFF_X17_Y9_N1 2 " "Info: 10: + IC(0.889 ns) + CELL(0.666 ns) = 15.925 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.516 ns ( 40.92 % ) " "Info: Total cell delay = 6.516 ns ( 40.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.409 ns ( 59.08 % ) " "Info: Total interconnect delay = 9.409 ns ( 59.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.925 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.925 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.381 ns + Longest register pin " "Info: + Longest register to pin delay is 10.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst6 1 REG LCFF_X17_Y9_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N1; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.651 ns) 2.071 ns select-2:B\|inst17~129 2 COMB LCCOMB_X17_Y7_N18 1 " "Info: 2: + IC(1.420 ns) + CELL(0.651 ns) = 2.071 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 1; COMB Node = 'select-2:B\|inst17~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:B|inst17~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.206 ns) 3.520 ns select-2:B\|inst17~130 3 COMB LCCOMB_X18_Y6_N26 3 " "Info: 3: + IC(1.243 ns) + CELL(0.206 ns) = 3.520 ns; Loc. = LCCOMB_X18_Y6_N26; Fanout = 3; COMB Node = 'select-2:B\|inst17~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { select-2:B|inst17~129 select-2:B|inst17~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.745 ns) + CELL(3.116 ns) 10.381 ns LDB6 4 PIN PIN_149 0 " "Info: 4: + IC(3.745 ns) + CELL(3.116 ns) = 10.381 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'LDB6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.861 ns" { select-2:B|inst17~130 LDB6 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 304 776 952 320 "LDB6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.973 ns ( 38.27 % ) " "Info: Total cell delay = 3.973 ns ( 38.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.408 ns ( 61.73 % ) " "Info: Total interconnect delay = 6.408 ns ( 61.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.381 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:B|inst17~129 select-2:B|inst17~130 LDB6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.381 ns" { register-group:inst16|MAR-8:inst|inst6 {} select-2:B|inst17~129 {} select-2:B|inst17~130 {} LDB6 {} } { 0.000ns 1.420ns 1.243ns 3.745ns } { 0.000ns 0.651ns 0.206ns 3.116ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.925 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.925 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst6 {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.889ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.381 ns" { register-group:inst16|MAR-8:inst|inst6 select-2:B|inst17~129 select-2:B|inst17~130 LDB6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.381 ns" { register-group:inst16|MAR-8:inst|inst6 {} select-2:B|inst17~129 {} select-2:B|inst17~130 {} LDB6 {} } { 0.000ns 1.420ns 1.243ns 3.745ns } { 0.000ns 0.651ns 0.206ns 3.116ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR21 LDB1 15.259 ns Longest " "Info: Longest tpd from source pin \"uIR21\" to destination pin \"LDB1\" is 15.259 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR21 1 PIN PIN_117 10 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 10; PIN Node = 'uIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 800 -264 -96 816 "uIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.332 ns) + CELL(0.505 ns) 7.832 ns 24_decoder:inst11\|38_decoder:inst\|inst9 2 COMB LCCOMB_X18_Y7_N2 3 " "Info: 2: + IC(6.332 ns) + CELL(0.505 ns) = 7.832 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 3; COMB Node = '24_decoder:inst11\|38_decoder:inst\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.837 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/38_decoder.bdf" { { 312 544 608 360 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.651 ns) 9.252 ns select-2:B\|inst22~131 3 COMB LCCOMB_X18_Y7_N12 3 " "Info: 3: + IC(0.769 ns) + CELL(0.651 ns) = 9.252 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 3; COMB Node = 'select-2:B\|inst22~131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst22~131 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 464 560 624 512 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.901 ns) + CELL(3.106 ns) 15.259 ns LDB1 4 PIN PIN_143 0 " "Info: 4: + IC(2.901 ns) + CELL(3.106 ns) = 15.259 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'LDB1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.007 ns" { select-2:B|inst22~131 LDB1 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 224 776 952 240 "LDB1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.257 ns ( 34.45 % ) " "Info: Total cell delay = 5.257 ns ( 34.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.002 ns ( 65.55 % ) " "Info: Total interconnect delay = 10.002 ns ( 65.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.259 ns" { uIR21 24_decoder:inst11|38_decoder:inst|inst9 select-2:B|inst22~131 LDB1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.259 ns" { uIR21 {} uIR21~combout {} 24_decoder:inst11|38_decoder:inst|inst9 {} select-2:B|inst22~131 {} LDB1 {} } { 0.000ns 0.000ns 6.332ns 0.769ns 2.901ns } { 0.000ns 0.995ns 0.505ns 0.651ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-group:inst16\|MAR-8:inst\|inst uIR15 START 6.269 ns register " "Info: th for register \"register-group:inst16\|MAR-8:inst\|inst\" (data pin = \"uIR15\", clock pin = \"START\") is 6.269 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 15.921 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 15.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.970 ns) 3.758 ns halt:inst\|inst3 2 REG LCFF_X21_Y6_N1 1 " "Info: 2: + IC(1.804 ns) + CELL(0.970 ns) = 3.758 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.774 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.206 ns) 4.404 ns halt:inst\|inst5 3 COMB LCCOMB_X21_Y6_N10 1 " "Info: 3: + IC(0.440 ns) + CELL(0.206 ns) = 4.404 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.970 ns) 5.693 ns inst3 4 REG LCFF_X21_Y6_N25 10 " "Info: 4: + IC(0.319 ns) + CELL(0.970 ns) = 5.693 ns; Loc. = LCFF_X21_Y6_N25; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.537 ns) 6.727 ns inst51 5 COMB LCCOMB_X21_Y6_N20 8 " "Info: 5: + IC(0.497 ns) + CELL(0.537 ns) = 6.727 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.970 ns) 9.061 ns MAR-8:IR\|inst6 6 REG LCFF_X16_Y6_N29 19 " "Info: 6: + IC(1.364 ns) + CELL(0.970 ns) = 9.061 ns; Loc. = LCFF_X16_Y6_N29; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.624 ns) 11.201 ns register-group:inst16\|74139:inst15\|33 7 COMB LCCOMB_X21_Y6_N18 2 " "Info: 7: + IC(1.516 ns) + CELL(0.624 ns) = 11.201 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.140 ns" { MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.589 ns) 12.162 ns register-group:inst16\|inst21 8 COMB LCCOMB_X21_Y6_N2 1 " "Info: 8: + IC(0.372 ns) + CELL(0.589 ns) = 12.162 ns; Loc. = LCCOMB_X21_Y6_N2; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.961 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.000 ns) 14.370 ns register-group:inst16\|inst21~clkctrl 9 COMB CLKCTRL_G0 8 " "Info: 9: + IC(2.208 ns) + CELL(0.000 ns) = 14.370 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.208 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.666 ns) 15.921 ns register-group:inst16\|MAR-8:inst\|inst 10 REG LCFF_X18_Y7_N23 2 " "Info: 10: + IC(0.885 ns) + CELL(0.666 ns) = 15.921 ns; Loc. = LCFF_X18_Y7_N23; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.516 ns ( 40.93 % ) " "Info: Total cell delay = 6.516 ns ( 40.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.405 ns ( 59.07 % ) " "Info: Total interconnect delay = 9.405 ns ( 59.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.921 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.921 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.885ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.958 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR15 1 PIN PIN_110 2 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 2; PIN Node = 'uIR15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR15 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 96 -264 -96 112 "uIR15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.348 ns) + CELL(0.647 ns) 7.980 ns ALU:inst40\|74181:inst\|80 2 COMB LCCOMB_X16_Y6_N2 9 " "Info: 2: + IC(6.348 ns) + CELL(0.647 ns) = 7.980 ns; Loc. = LCCOMB_X16_Y6_N2; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.995 ns" { uIR15 ALU:inst40|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.460 ns) 9.958 ns register-group:inst16\|MAR-8:inst\|inst 3 REG LCFF_X18_Y7_N23 2 " "Info: 3: + IC(1.518 ns) + CELL(0.460 ns) = 9.958 ns; Loc. = LCFF_X18_Y7_N23; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.092 ns ( 21.01 % ) " "Info: Total cell delay = 2.092 ns ( 21.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.866 ns ( 78.99 % ) " "Info: Total interconnect delay = 7.866 ns ( 78.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.958 ns" { uIR15 ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.958 ns" { uIR15 {} uIR15~combout {} ALU:inst40|74181:inst|80 {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 6.348ns 1.518ns } { 0.000ns 0.985ns 0.647ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.921 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst6 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.921 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst6 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 1.804ns 0.440ns 0.319ns 0.497ns 1.364ns 1.516ns 0.372ns 2.208ns 0.885ns } { 0.000ns 0.984ns 0.970ns 0.206ns 0.970ns 0.537ns 0.970ns 0.624ns 0.589ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.958 ns" { uIR15 ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.958 ns" { uIR15 {} uIR15~combout {} ALU:inst40|74181:inst|80 {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 6.348ns 1.518ns } { 0.000ns 0.985ns 0.647ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 21:48:06 2024 " "Info: Processing ended: Tue May 21 21:48:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 35 s " "Info: Quartus II Full Compilation was successful. 0 errors, 35 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
