<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DPC++ Runtime: include/sycl/ext/intel/experimental/fpga_annotated_properties.hpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DPC++ Runtime
   </div>
   <div id="projectbrief">Runtime libraries for oneAPI DPC++</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('fpga__annotated__properties_8hpp.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">fpga_annotated_properties.hpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="oneapi_2experimental_2common__annotated__properties_2properties_8hpp_source.html">sycl/ext/oneapi/experimental/common_annotated_properties/properties.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="oneapi_2properties_2properties_8hpp_source.html">sycl/ext/oneapi/properties/properties.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="property_8hpp_source.html">sycl/ext/oneapi/properties/property.hpp</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="property__value_8hpp_source.html">sycl/ext/oneapi/properties/property_value.hpp</a>&gt;</code><br />
<code>#include &lt;cstdint&gt;</code><br />
<code>#include &lt;iosfwd&gt;</code><br />
<code>#include &lt;tuple&gt;</code><br />
<code>#include &lt;type_traits&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for fpga_annotated_properties.hpp:</div>
<div class="dyncontent">
<div class="center"><img src="fpga__annotated__properties_8hpp__incl.png" border="0" usemap="#ainclude_2sycl_2ext_2intel_2experimental_2fpga__annotated__properties_8hpp" alt=""/></div>
<map name="ainclude_2sycl_2ext_2intel_2experimental_2fpga__annotated__properties_8hpp" id="ainclude_2sycl_2ext_2intel_2experimental_2fpga__annotated__properties_8hpp">
<area shape="rect" title=" " alt="" coords="4009,5,4228,61"/>
<area shape="rect" href="oneapi_2experimental_2common__annotated__properties_2properties_8hpp.html" title=" " alt="" coords="2512,109,2741,165"/>
<area shape="rect" href="oneapi_2properties_2properties_8hpp.html" title=" " alt="" coords="3790,213,3980,255"/>
<area shape="rect" href="property_8hpp.html" title=" " alt="" coords="3923,556,4114,597"/>
<area shape="rect" title=" " alt="" coords="4938,653,5002,679"/>
<area shape="rect" title=" " alt="" coords="3391,921,3483,947"/>
<area shape="rect" title=" " alt="" coords="5088,742,5143,769"/>
<area shape="rect" href="property__value_8hpp.html" title=" " alt="" coords="3923,377,4114,419"/>
<area shape="rect" title=" " alt="" coords="2205,831,2272,858"/>
<area shape="rect" title=" " alt="" coords="1532,653,1592,679"/>
<area shape="rect" href="property__utils_8hpp.html" title=" " alt="" coords="4240,467,4431,508"/>
<area shape="rect" title=" " alt="" coords="316,831,384,858"/>
<area shape="rect" href="types_8hpp.html" title=" " alt="" coords="2382,303,2498,329"/>
<area shape="rect" title=" " alt="" coords="2326,653,2396,679"/>
<area shape="rect" title=" " alt="" coords="4357,913,4528,955"/>
<area shape="rect" title=" " alt="" coords="4240,556,4410,597"/>
<area shape="rect" title=" " alt="" coords="4434,556,4608,597"/>
<area shape="rect" title=" " alt="" coords="4632,556,4802,597"/>
<area shape="rect" title=" " alt="" coords="1740,742,1796,769"/>
<area shape="rect" title=" " alt="" coords="4826,563,4901,590"/>
<area shape="rect" href="access_8hpp.html" title=" " alt="" coords="1871,921,2043,947"/>
<area shape="rect" href="detail_2defines__elementary_8hpp.html" title=" " alt="" coords="543,1003,683,1044"/>
<area shape="rect" href="aliases_8hpp.html" title=" " alt="" coords="2175,653,2302,679"/>
<area shape="rect" href="half__type_8hpp.html" title=" " alt="" coords="2516,742,2657,769"/>
<area shape="rect" href="detail_2common_8hpp.html" title=" " alt="" coords="1202,563,1381,590"/>
<area shape="rect" href="exception_8hpp.html" title=" " alt="" coords="865,653,1009,679"/>
<area shape="rect" href="generic__type__lists_8hpp.html" title=" " alt="" coords="3434,735,3576,776"/>
<area shape="rect" href="type__list_8hpp.html" title=" " alt="" coords="3702,831,3879,858"/>
<area shape="rect" href="generic__type__traits_8hpp.html" title=" " alt="" coords="2850,467,2992,508"/>
<area shape="rect" href="type__traits_8hpp.html" title=" " alt="" coords="3283,653,3474,679"/>
<area shape="rect" href="multi__ptr_8hpp.html" title=" " alt="" coords="3057,563,3196,590"/>
<area shape="rect" href="is__device__copyable_8hpp.html" title=" " alt="" coords="442,645,597,687"/>
<area shape="rect" href="marray_8hpp.html" title=" " alt="" coords="1620,474,1745,501"/>
<area shape="rect" href="vector_8hpp.html" title=" " alt="" coords="2440,385,2560,411"/>
<area shape="rect" href="bfloat16_8hpp.html" title=" " alt="" coords="2268,563,2475,590"/>
<area shape="rect" href="export_8hpp.html" title=" " alt="" coords="1221,831,1384,858"/>
<area shape="rect" href="iostream__proxy_8hpp.html" title=" " alt="" coords="2434,824,2584,865"/>
<area shape="rect" title=" " alt="" coords="2818,831,2888,858"/>
<area shape="rect" title=" " alt="" coords="2724,831,2782,858"/>
<area shape="rect" href="pi_8h.html" title=" " alt="" coords="1244,742,1361,769"/>
<area shape="rect" title=" " alt="" coords="1134,653,1204,679"/>
<area shape="rect" title=" " alt="" coords="1110,742,1169,769"/>
<area shape="rect" href="backend__types_8hpp.html" title=" " alt="" coords="524,921,702,947"/>
<area shape="rect" href="cl_8h.html" title=" " alt="" coords="626,742,742,769"/>
<area shape="rect" title=" " alt="" coords="766,742,852,769"/>
<area shape="rect" title=" " alt="" coords="1588,742,1665,769"/>
<area shape="rect" title=" " alt="" coords="876,742,984,769"/>
<area shape="rect" title=" " alt="" coords="3705,913,3876,955"/>
<area shape="rect" href="helpers_8hpp.html" title=" " alt="" coords="1871,563,2040,590"/>
<area shape="rect" title=" " alt="" coords="324,742,398,769"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="fpga__annotated__properties_8hpp__dep__incl.png" border="0" usemap="#ainclude_2sycl_2ext_2intel_2experimental_2fpga__annotated__properties_8hppdep" alt=""/></div>
<map name="ainclude_2sycl_2ext_2intel_2experimental_2fpga__annotated__properties_8hppdep" id="ainclude_2sycl_2ext_2intel_2experimental_2fpga__annotated__properties_8hppdep">
<area shape="rect" title=" " alt="" coords="95,5,314,61"/>
<area shape="rect" href="fpga__extensions_8hpp.html" title=" " alt="" coords="5,117,167,158"/>
<area shape="rect" href="annotated__arg_8hpp.html" title=" " alt="" coords="5,213,188,269"/>
<area shape="rect" href="annotated__ptr_8hpp.html" title=" " alt="" coords="421,109,604,165"/>
<area shape="rect" href="sycl_2sycl_8hpp.html" title=" " alt="" coords="483,629,641,656"/>
<area shape="rect" href="CL_2sycl_8hpp.html" title=" " alt="" coords="205,711,351,738"/>
<area shape="rect" href="ompat_2math_8hpp.html" title=" " alt="" coords="376,704,524,745"/>
<area shape="rect" href="ompat_2util_8hpp.html" title=" " alt="" coords="488,793,636,835"/>
<area shape="rect" href="level__zero_8cpp.html" title=" " alt="" coords="600,704,759,745"/>
<area shape="rect" href="opencl_8cpp.html" title=" " alt="" coords="783,711,981,738"/>
<area shape="rect" href="syclcompat_2syclcompat_8hpp.html" title=" " alt="" coords="432,883,580,924"/>
<area shape="rect" href="syclcompat_8hpp.html" title=" " alt="" coords="418,972,594,999"/>
<area shape="rect" href="alloc__base_8hpp.html" title=" " alt="" coords="471,421,653,477"/>
<area shape="rect" href="alloc__util_8hpp.html" title=" " alt="" coords="487,213,669,269"/>
<area shape="rect" href="dealloc_8hpp.html" title=" " alt="" coords="623,317,805,373"/>
<area shape="rect" href="matrix-intel_8hpp.html" title=" " alt="" coords="805,221,983,262"/>
<area shape="rect" href="alloc__device_8hpp.html" title=" " alt="" coords="264,525,447,581"/>
<area shape="rect" href="alloc__host_8hpp.html" title=" " alt="" coords="471,525,653,581"/>
<area shape="rect" href="alloc__shared_8hpp.html" title=" " alt="" coords="677,525,860,581"/>
<area shape="rect" href="matrix-unified_8hpp.html" title=" " alt="" coords="852,325,1045,366"/>
<area shape="rect" href="matrix_8hpp.html" title=" " alt="" coords="936,533,1108,574"/>
<area shape="rect" href="static-query-use_8hpp.html" title=" " alt="" coords="987,429,1193,470"/>
</map>
</div>
</div>
<p><a href="fpga__annotated__properties_8hpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1register__map__key.html">sycl::_V1::ext::intel::experimental::register_map_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1conduit__key.html">sycl::_V1::ext::intel::experimental::conduit_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1stable__key.html">sycl::_V1::ext::intel::experimental::stable_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1buffer__location__key.html">sycl::_V1::ext::intel::experimental::buffer_location_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1awidth__key.html">sycl::_V1::ext::intel::experimental::awidth_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1dwidth__key.html">sycl::_V1::ext::intel::experimental::dwidth_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1latency__key.html">sycl::_V1::ext::intel::experimental::latency_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1read__write__mode__key.html">sycl::_V1::ext::intel::experimental::read_write_mode_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1maxburst__key.html">sycl::_V1::ext::intel::experimental::maxburst_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1intel_1_1experimental_1_1wait__request__key.html">sycl::_V1::ext::intel::experimental::wait_request_key</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01register__map__a41b559a0769ec6905d6e4f94ffd26e4.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; register_map_key, annotated_arg&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01conduit__key_0056918c28e5f287caa8df8108fd4af730.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; conduit_key, annotated_arg&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01stable__key_00_25f0faaadf87f887d0d5038ddeeb2061.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; stable_key, annotated_arg&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01buffer__locatiofb755cf79ee08e13274737d8c6f57634.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; buffer_location_key, annotated_arg&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01awidth__key_00_fe27dc31487a9de69ee4e9f49160496d.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; awidth_key, annotated_arg&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01dwidth__key_00_5a6d299a5b5665440e095318cd382edd.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; dwidth_key, annotated_arg&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01latency__key_005ee4000de3e34375790183d448a399f9.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; latency_key, annotated_arg&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01read__write__mo2f4f9572b516b0b988225a2640afa00a.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; read_write_mode_key, annotated_arg&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01maxburst__key_0eaee6be491dd985869e8b5256344520c.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; maxburst_key, annotated_arg&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01wait__request__50cd5cdd89242e04366c3cb1fd31bbff.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; wait_request_key, annotated_arg&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01register__map__f5a1dab96b6e524ecca4f2652cf6083b.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; register_map_key, annotated_ptr&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01conduit__key_00b0e7e2fbea440d7e2eb2f900974de0cc.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; conduit_key, annotated_ptr&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01stable__key_00_0f6cdcca9a329f63db634c06741ddbc8.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; stable_key, annotated_ptr&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01buffer__locatio6385a37c601eae48bad45520c509a3fb.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; buffer_location_key, annotated_ptr&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01awidth__key_00_15fdf583ec89a3c0ad64cb1ad7f5e76f.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; awidth_key, annotated_ptr&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01dwidth__key_00_10501a1d98c459161d15f4d3479606bc.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; dwidth_key, annotated_ptr&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01latency__key_009632a5bf1c0db76e3004fc4d28cb890e.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; latency_key, annotated_ptr&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01read__write__moc0fd80af70ca15c925bd7b811971e633.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; read_write_mode_key, annotated_ptr&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01maxburst__key_05246568667a90f6faad3d9412a2d6d66.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; maxburst_key, annotated_ptr&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__property__key__of_3_01wait__request__42b783e0f42a66bd35b8e103ae29486b.html">sycl::_V1::ext::oneapi::experimental::is_property_key_of&lt; wait_request_key, annotated_ptr&lt; T, PropertyListT &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail_1_1PropertyMetaInfo_3_01register__map__key_1_1value__t_01_4.html">sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo&lt; register_map_key::value_t &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail_1_1PropertyMetaInfo_3_01conduit__key_1_1value__t_01_4.html">sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo&lt; conduit_key::value_t &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail_1_1PropertyMetaInfo_3_01stable__key_1_1value__t_01_4.html">sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo&lt; stable_key::value_t &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail_1_1PropertyMetaInfo_3_01buffer__loe3851e42494c49fd3dcee81ebab82457.html">sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo&lt; buffer_location_key::value_t&lt; N &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail_1_1PropertyMetaInfo_3_01awidth__key_1_1value__t_3_01W_01_4_01_4.html">sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo&lt; awidth_key::value_t&lt; W &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail_1_1PropertyMetaInfo_3_01dwidth__key_1_1value__t_3_01W_01_4_01_4.html">sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo&lt; dwidth_key::value_t&lt; W &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail_1_1PropertyMetaInfo_3_01latency__key_1_1value__t_3_01N_01_4_01_4.html">sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo&lt; latency_key::value_t&lt; N &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail_1_1PropertyMetaInfo_3_01maxburst__key_1_1value__t_3_01N_01_4_01_4.html">sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo&lt; maxburst_key::value_t&lt; N &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail_1_1PropertyMetaInfo_3_01wait__requbddb34ce61c9c4c5032afeac6117f888.html">sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo&lt; wait_request_key::value_t&lt; Enable &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail_1_1PropertyMetaInfo_3_01read__writ5d4147d23b0001ca380eeb7c775382ac.html">sycl::_V1::ext::oneapi::experimental::detail::PropertyMetaInfo&lt; read_write_mode_key::value_t&lt; Mode &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__valid__property_3_01T_00_01buffer__lo6778008324b37d3df96a97a8119f4cf1.html">sycl::_V1::ext::oneapi::experimental::is_valid_property&lt; T, buffer_location_key::value_t&lt; N &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__valid__property_3_01T_00_01awidth__key_1_1value__t_3_01W_01_4_01_4.html">sycl::_V1::ext::oneapi::experimental::is_valid_property&lt; T, awidth_key::value_t&lt; W &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__valid__property_3_01T_00_01dwidth__key_1_1value__t_3_01W_01_4_01_4.html">sycl::_V1::ext::oneapi::experimental::is_valid_property&lt; T, dwidth_key::value_t&lt; W &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__valid__property_3_01T_00_01latency__key_1_1value__t_3_01N_01_4_01_4.html">sycl::_V1::ext::oneapi::experimental::is_valid_property&lt; T, latency_key::value_t&lt; N &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__valid__property_3_01T_00_01read__writc56e98938a90a600a366f5558687897a.html">sycl::_V1::ext::oneapi::experimental::is_valid_property&lt; T, read_write_mode_key::value_t&lt; Mode &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__valid__property_3_01T_00_01maxburst__key_1_1value__t_3_01N_01_4_01_4.html">sycl::_V1::ext::oneapi::experimental::is_valid_property&lt; T, maxburst_key::value_t&lt; N &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__valid__property_3_01T_00_01wait__requ477fef9b2f891f10f0e4b73d210bdefc.html">sycl::_V1::ext::oneapi::experimental::is_valid_property&lt; T, wait_request_key::value_t&lt; Enable &gt; &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__valid__property_3_01T_00_01register__map__key_1_1value__t_01_4.html">sycl::_V1::ext::oneapi::experimental::is_valid_property&lt; T, register_map_key::value_t &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__valid__property_3_01T_00_01conduit__key_1_1value__t_01_4.html">sycl::_V1::ext::oneapi::experimental::is_valid_property&lt; T, conduit_key::value_t &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1is__valid__property_3_01T_00_01stable__key_1_1value__t_01_4.html">sycl::_V1::ext::oneapi::experimental::is_valid_property&lt; T, stable_key::value_t &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1propagateToPtrAnnotation_3_01buffer__location__key_01_4.html">sycl::_V1::ext::oneapi::experimental::propagateToPtrAnnotation&lt; buffer_location_key &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail_1_1checkValidFPGAPropertySet.html">sycl::_V1::ext::oneapi::experimental::detail::checkValidFPGAPropertySet&lt; Args &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structsycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail_1_1checkHasConduitAndRegisterMap.html">sycl::_V1::ext::oneapi::experimental::detail::checkHasConduitAndRegisterMap&lt; Args &gt;</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacesycl"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl.html">sycl</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1.html">sycl::_V1</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext.html">sycl::_V1::ext</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1intel"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel.html">sycl::_V1::ext::intel</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html">sycl::_V1::ext::intel::experimental</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1oneapi"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi.html">sycl::_V1::ext::oneapi</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental.html">sycl::_V1::ext::oneapi::experimental</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental_1_1detail.html">sycl::_V1::ext::oneapi::experimental::detail</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a819dc331797754095df194de57dcaab6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental.html#a819dc331797754095df194de57dcaab6">sycl::_V1::ext::oneapi::experimental::register_map_key</a> = intel::experimental::register_map_key</td></tr>
<tr class="separator:a819dc331797754095df194de57dcaab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d04c2b0496849f829b9c62444d3fa2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental.html#a89d04c2b0496849f829b9c62444d3fa2">sycl::_V1::ext::oneapi::experimental::conduit_key</a> = intel::experimental::conduit_key</td></tr>
<tr class="separator:a89d04c2b0496849f829b9c62444d3fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84920d2faec5c5810eda17dd0782dbf"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental.html#ab84920d2faec5c5810eda17dd0782dbf">sycl::_V1::ext::oneapi::experimental::stable_key</a> = intel::experimental::stable_key</td></tr>
<tr class="separator:ab84920d2faec5c5810eda17dd0782dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969e7b696769bbaf61135892d1825c2c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental.html#a969e7b696769bbaf61135892d1825c2c">sycl::_V1::ext::oneapi::experimental::buffer_location_key</a> = intel::experimental::buffer_location_key</td></tr>
<tr class="separator:a969e7b696769bbaf61135892d1825c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74a8a485037da155321dcbdbb0d689dd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental.html#a74a8a485037da155321dcbdbb0d689dd">sycl::_V1::ext::oneapi::experimental::awidth_key</a> = intel::experimental::awidth_key</td></tr>
<tr class="separator:a74a8a485037da155321dcbdbb0d689dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7892f29361fbc1f31d6b05dbb1d72e44"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental.html#a7892f29361fbc1f31d6b05dbb1d72e44">sycl::_V1::ext::oneapi::experimental::dwidth_key</a> = intel::experimental::dwidth_key</td></tr>
<tr class="separator:a7892f29361fbc1f31d6b05dbb1d72e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5524d221dcee26ad1c8c6a1d978328bb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental.html#a5524d221dcee26ad1c8c6a1d978328bb">sycl::_V1::ext::oneapi::experimental::latency_key</a> = intel::experimental::latency_key</td></tr>
<tr class="separator:a5524d221dcee26ad1c8c6a1d978328bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a683308c599ea52520d68bd77c0ea894f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental.html#a683308c599ea52520d68bd77c0ea894f">sycl::_V1::ext::oneapi::experimental::read_write_mode_key</a> = intel::experimental::read_write_mode_key</td></tr>
<tr class="separator:a683308c599ea52520d68bd77c0ea894f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2988e8cf5a38f83b5020a67f5cbc3527"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental.html#a2988e8cf5a38f83b5020a67f5cbc3527">sycl::_V1::ext::oneapi::experimental::maxburst_key</a> = intel::experimental::maxburst_key</td></tr>
<tr class="separator:a2988e8cf5a38f83b5020a67f5cbc3527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1351dd41a9e9c0153dfcd798d3d347f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental.html#ab1351dd41a9e9c0153dfcd798d3d347f">sycl::_V1::ext::oneapi::experimental::wait_request_key</a> = intel::experimental::wait_request_key</td></tr>
<tr class="separator:ab1351dd41a9e9c0153dfcd798d3d347f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d319ef78f2054463989a74828298169"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1oneapi_1_1experimental.html#a2d319ef78f2054463989a74828298169">sycl::_V1::ext::oneapi::experimental::read_write_mode_enum</a> = intel::experimental::read_write_mode_enum</td></tr>
<tr class="separator:a2d319ef78f2054463989a74828298169"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a7d441e5a91f43d4d2760826bf130527b"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527b">sycl::_V1::ext::intel::experimental::read_write_mode_enum</a> : std::uint16_t { <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527baecae13117d6f0584c25a9da6c8f8415e">sycl::_V1::ext::intel::experimental::read</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527baefb2a684e4afb7d55e6147fbe5a332ee">sycl::_V1::ext::intel::experimental::write</a>
, <a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a7d441e5a91f43d4d2760826bf130527ba06ad287ea83b37a6f9db3d8d10d72c8f">sycl::_V1::ext::intel::experimental::read_write</a>
 }</td></tr>
<tr class="separator:a7d441e5a91f43d4d2760826bf130527b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:afde76398c7080e35f3c82a322cb5fa61"><td class="memItemLeft" align="right" valign="top">constexpr register_map_key::value_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#afde76398c7080e35f3c82a322cb5fa61">sycl::_V1::ext::intel::experimental::register_map</a></td></tr>
<tr class="separator:afde76398c7080e35f3c82a322cb5fa61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9698dc6f32574efc3d9507ccfefe8c1d"><td class="memItemLeft" align="right" valign="top">constexpr conduit_key::value_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a9698dc6f32574efc3d9507ccfefe8c1d">sycl::_V1::ext::intel::experimental::conduit</a></td></tr>
<tr class="separator:a9698dc6f32574efc3d9507ccfefe8c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f78aaca885f6860b52e2d49b4b91a2"><td class="memItemLeft" align="right" valign="top">constexpr stable_key::value_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a81f78aaca885f6860b52e2d49b4b91a2">sycl::_V1::ext::intel::experimental::stable</a></td></tr>
<tr class="separator:a81f78aaca885f6860b52e2d49b4b91a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15296d377cc2fdaa33ebe66fcc9889aa"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:a15296d377cc2fdaa33ebe66fcc9889aa"><td class="memTemplItemLeft" align="right" valign="top">constexpr buffer_location_key::value_t&lt; N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a15296d377cc2fdaa33ebe66fcc9889aa">sycl::_V1::ext::intel::experimental::buffer_location</a></td></tr>
<tr class="separator:a15296d377cc2fdaa33ebe66fcc9889aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f45a64d50c66652ab3c156ef5da2eed"><td class="memTemplParams" colspan="2">template&lt;int W&gt; </td></tr>
<tr class="memitem:a0f45a64d50c66652ab3c156ef5da2eed"><td class="memTemplItemLeft" align="right" valign="top">constexpr awidth_key::value_t&lt; W &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a0f45a64d50c66652ab3c156ef5da2eed">sycl::_V1::ext::intel::experimental::awidth</a></td></tr>
<tr class="separator:a0f45a64d50c66652ab3c156ef5da2eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af41cf144e8a6fd5d44528b3fdfbed692"><td class="memTemplParams" colspan="2">template&lt;int W&gt; </td></tr>
<tr class="memitem:af41cf144e8a6fd5d44528b3fdfbed692"><td class="memTemplItemLeft" align="right" valign="top">constexpr dwidth_key::value_t&lt; W &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#af41cf144e8a6fd5d44528b3fdfbed692">sycl::_V1::ext::intel::experimental::dwidth</a></td></tr>
<tr class="separator:af41cf144e8a6fd5d44528b3fdfbed692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a830080dd1084e1f31cf9aff06bb027b5"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:a830080dd1084e1f31cf9aff06bb027b5"><td class="memTemplItemLeft" align="right" valign="top">constexpr latency_key::value_t&lt; N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a830080dd1084e1f31cf9aff06bb027b5">sycl::_V1::ext::intel::experimental::latency</a></td></tr>
<tr class="separator:a830080dd1084e1f31cf9aff06bb027b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcfac7703317bbe684f3ce8b561e1665"><td class="memTemplParams" colspan="2">template&lt;int N&gt; </td></tr>
<tr class="memitem:adcfac7703317bbe684f3ce8b561e1665"><td class="memTemplItemLeft" align="right" valign="top">constexpr maxburst_key::value_t&lt; N &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#adcfac7703317bbe684f3ce8b561e1665">sycl::_V1::ext::intel::experimental::maxburst</a></td></tr>
<tr class="separator:adcfac7703317bbe684f3ce8b561e1665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2254cba68df69d046af48a83a4a77f5"><td class="memTemplParams" colspan="2">template&lt;int Enable&gt; </td></tr>
<tr class="memitem:ac2254cba68df69d046af48a83a4a77f5"><td class="memTemplItemLeft" align="right" valign="top">constexpr wait_request_key::value_t&lt; Enable &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ac2254cba68df69d046af48a83a4a77f5">sycl::_V1::ext::intel::experimental::wait_request</a></td></tr>
<tr class="separator:ac2254cba68df69d046af48a83a4a77f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad154e2f3e51c7b3608db6f6e36024b3d"><td class="memItemLeft" align="right" valign="top">constexpr wait_request_key::value_t&lt; 1 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad154e2f3e51c7b3608db6f6e36024b3d">sycl::_V1::ext::intel::experimental::wait_request_requested</a></td></tr>
<tr class="separator:ad154e2f3e51c7b3608db6f6e36024b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0608b3eeaef8dd416a7a15a8a85330e"><td class="memItemLeft" align="right" valign="top">constexpr wait_request_key::value_t&lt; 0 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad0608b3eeaef8dd416a7a15a8a85330e">sycl::_V1::ext::intel::experimental::wait_request_not_requested</a></td></tr>
<tr class="separator:ad0608b3eeaef8dd416a7a15a8a85330e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15c490bbeeaf34c62d2ae2a7f2857af"><td class="memTemplParams" colspan="2">template&lt;read_write_mode_enum Mode&gt; </td></tr>
<tr class="memitem:af15c490bbeeaf34c62d2ae2a7f2857af"><td class="memTemplItemLeft" align="right" valign="top">constexpr read_write_mode_key::value_t&lt; Mode &gt;&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#af15c490bbeeaf34c62d2ae2a7f2857af">sycl::_V1::ext::intel::experimental::read_write_mode</a></td></tr>
<tr class="separator:af15c490bbeeaf34c62d2ae2a7f2857af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0a1f4ab7ee2b14a3831a6505d567d3"><td class="memItemLeft" align="right" valign="top">constexpr read_write_mode_key::value_t&lt; read_write_mode_enum::read &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a9a0a1f4ab7ee2b14a3831a6505d567d3">sycl::_V1::ext::intel::experimental::read_write_mode_read</a></td></tr>
<tr class="separator:a9a0a1f4ab7ee2b14a3831a6505d567d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ccd182c032a8d9e88c409c400006352"><td class="memItemLeft" align="right" valign="top">constexpr read_write_mode_key::value_t&lt; read_write_mode_enum::write &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#a4ccd182c032a8d9e88c409c400006352">sycl::_V1::ext::intel::experimental::read_write_mode_write</a></td></tr>
<tr class="separator:a4ccd182c032a8d9e88c409c400006352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89ab33d5adf0cdca519c7716fb4ccdf"><td class="memItemLeft" align="right" valign="top">constexpr read_write_mode_key::value_t&lt; read_write_mode_enum::read_write &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacesycl_1_1__V1_1_1ext_1_1intel_1_1experimental.html#ad89ab33d5adf0cdca519c7716fb4ccdf">sycl::_V1::ext::intel::experimental::read_write_mode_readwrite</a></td></tr>
<tr class="separator:ad89ab33d5adf0cdca519c7716fb4ccdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_0d7e0c259facfc42867cbdec0029234e.html">sycl</a></li><li class="navelem"><a class="el" href="dir_772cb676c9cb27b05c05d69faa4dcaec.html">ext</a></li><li class="navelem"><a class="el" href="dir_9e5686b40de5c2050d46e853c748fa09.html">intel</a></li><li class="navelem"><a class="el" href="dir_f6418b391750af25c13693e273ce9302.html">experimental</a></li><li class="navelem"><a class="el" href="fpga__annotated__properties_8hpp.html">fpga_annotated_properties.hpp</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
