<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>ZERO (tiles) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">ZERO (tiles)</h2><p>Zero a list of 64-bit element ZA tiles</p>
      <p class="aml">This instruction zeroes all bytes within each of the up to eight listed 64-bit element tiles
named ZA0.D to ZA7.D,
leaving the other 64-bit element tiles unmodified.</p>
      <p class="aml">This instruction does not require the PE to be in Streaming SVE
mode, and it is expected that this instruction will not
experience a significant slowdown due to contention with other
PEs that are executing in Streaming SVE mode.</p>
      <p class="aml">For programmer convenience an assembler must also accept the names
of 32-bit, 16-bit, and 8-bit element tiles that are converted
into the corresponding set of 64-bit element tiles.</p>
      <p class="aml">In accordance with the architecturally defined mapping
between different element size tiles:</p>
      <ul>
        <li>
          Zeroing the 8-bit element tile name ZA0.B,
  or the entire array name ZA,
  is equivalent to zeroing all eight 64-bit element tiles
  named ZA0.D to ZA7.D.
        </li>
        <li>
          Zeroing the 16-bit element tile name ZA0.H is equivalent
  to zeroing 64-bit element tiles named
  ZA0.D, ZA2.D, ZA4.D, and ZA6.D.
        </li>
        <li>
          Zeroing the 16-bit element tile name ZA1.H is equivalent
  to zeroing 64-bit element tiles named
  ZA1.D, ZA3.D, ZA5.D, and ZA7.D.
        </li>
        <li>
          Zeroing the 32-bit element tile name ZA0.S is equivalent
  to zeroing 64-bit element tiles named
  ZA0.D and ZA4.D.
        </li>
        <li>
          Zeroing the 32-bit element tile name ZA1.S is equivalent
  to zeroing 64-bit element tiles named
  ZA1.D and ZA5.D.
        </li>
        <li>
          Zeroing the 32-bit element tile name ZA2.S is equivalent
  to zeroing 64-bit element tiles named
  ZA2.D and ZA6.D.
        </li>
        <li>
          Zeroing the 32-bit element tile name ZA3.S is equivalent
  to zeroing 64-bit element tiles named
  ZA3.D and ZA7.D.
        </li>
      </ul>
      <p class="aml">The preferred disassembly of this instruction uses the shortest list
of tile names that represent the encoded immediate mask.</p>
      <p class="aml">For example:</p>
      <ul>
        <li>
          An immediate that encodes 64-bit element tiles
  ZA0.D, ZA1.D, ZA4.D, and ZA5.D
  is disassembled as {ZA0.S, ZA1.S}.
        </li>
        <li>
          An immediate that encodes 64-bit element tiles
  ZA0.D, ZA2.D, ZA4.D, and ZA6.D
  is disassembled as {ZA0.H}.
        </li>
        <li>
          An all-ones immediate is disassembled as {ZA}.
        </li>
        <li>
          An all-zeros immediate is disassembled as an empty list { }.
        </li>
      </ul>
    
    <h3 class="classheading"><a id="iclass_sme"/>SME<span style="font-size:smaller;"><br/>(FEAT_SME)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td colspan="8" class="lr">imm8</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="zero_za_i_"/><p class="asm-code">ZERO  { {<a href="#mask__2" title="Is the optional list of up to eight 64-bit element tile names separated by commas, encoded in the &quot;imm8&quot; field.">&lt;mask&gt;</a>} }</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let mask : bits(8) = imm8;
let esize : integer{} = 64;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;mask&gt;</td><td><a id="mask__2"/>
        
          <p class="aml">Is the optional list of up to eight 64-bit element tile names separated by commas, encoded in the "imm8" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckSMEAndZAEnabled();
let SVL : integer{} = CurrentSVL();
let dim : integer{} = SVL DIV esize;
let result : bits(dim*dim*esize) = Zeros{};

for i = 0 to 7 do
    if mask[i] == '1' then ZAtile{dim*dim*esize}(i, esize) = result; end;
end;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
