{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 11 11:55:41 2023 " "Info: Processing started: Sun Jun 11 11:55:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off timer -c timer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off timer -c timer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_in register register TPRreg\[1\] dbus\[1\]~reg0 420.17 MHz Internal " "Info: Clock \"clk_in\" Internal fmax is restricted to 420.17 MHz between source register \"TPRreg\[1\]\" and destination register \"dbus\[1\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.218 ns + Longest register register " "Info: + Longest register to register delay is 1.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TPRreg\[1\] 1 REG LCFF_X24_Y33_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y33_N27; Fanout = 2; REG Node = 'TPRreg\[1\]'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TPRreg[1] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.416 ns) 0.731 ns dbus\[1\]~19 2 COMB LCCOMB_X24_Y33_N22 1 " "Info: 2: + IC(0.315 ns) + CELL(0.416 ns) = 0.731 ns; Loc. = LCCOMB_X24_Y33_N22; Fanout = 1; COMB Node = 'dbus\[1\]~19'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.731 ns" { TPRreg[1] dbus[1]~19 } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.134 ns dbus\[1\]~20 3 COMB LCCOMB_X24_Y33_N16 1 " "Info: 3: + IC(0.253 ns) + CELL(0.150 ns) = 1.134 ns; Loc. = LCCOMB_X24_Y33_N16; Fanout = 1; COMB Node = 'dbus\[1\]~20'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { dbus[1]~19 dbus[1]~20 } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.218 ns dbus\[1\]~reg0 4 REG LCFF_X24_Y33_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.218 ns; Loc. = LCFF_X24_Y33_N17; Fanout = 1; REG Node = 'dbus\[1\]~reg0'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dbus[1]~20 dbus[1]~reg0 } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.650 ns ( 53.37 % ) " "Info: Total cell delay = 0.650 ns ( 53.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.568 ns ( 46.63 % ) " "Info: Total interconnect delay = 0.568 ns ( 46.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { TPRreg[1] dbus[1]~19 dbus[1]~20 dbus[1]~reg0 } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.218 ns" { TPRreg[1] {} dbus[1]~19 {} dbus[1]~20 {} dbus[1]~reg0 {} } { 0.000ns 0.315ns 0.253ns 0.000ns } { 0.000ns 0.416ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.689 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns dbus\[1\]~reg0 3 REG LCFF_X24_Y33_N17 1 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X24_Y33_N17; Fanout = 1; REG Node = 'dbus\[1\]~reg0'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk_in~clkctrl dbus[1]~reg0 } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_in clk_in~clkctrl dbus[1]~reg0 } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus[1]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.689 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns TPRreg\[1\] 3 REG LCFF_X24_Y33_N27 2 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X24_Y33_N27; Fanout = 2; REG Node = 'TPRreg\[1\]'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk_in~clkctrl TPRreg[1] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_in clk_in~clkctrl TPRreg[1] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} TPRreg[1] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_in clk_in~clkctrl dbus[1]~reg0 } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus[1]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_in clk_in~clkctrl TPRreg[1] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} TPRreg[1] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.218 ns" { TPRreg[1] dbus[1]~19 dbus[1]~20 dbus[1]~reg0 } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.218 ns" { TPRreg[1] {} dbus[1]~19 {} dbus[1]~20 {} dbus[1]~reg0 {} } { 0.000ns 0.315ns 0.253ns 0.000ns } { 0.000ns 0.416ns 0.150ns 0.084ns } "" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_in clk_in~clkctrl dbus[1]~reg0 } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus[1]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_in clk_in~clkctrl TPRreg[1] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} TPRreg[1] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus[1]~reg0 } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { dbus[1]~reg0 {} } {  } {  } "" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "TPRreg\[3\] abus\[5\] clk_in 6.527 ns register " "Info: tsu for register \"TPRreg\[3\]\" (data pin = \"abus\[5\]\", clock pin = \"clk_in\") is 6.527 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.249 ns + Longest pin register " "Info: + Longest pin to register delay is 9.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns abus\[5\] 1 PIN PIN_AE10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AE10; Fanout = 1; PIN Node = 'abus\[5\]'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[5] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.814 ns) + CELL(0.371 ns) 7.035 ns Equal0~1 2 COMB LCCOMB_X24_Y33_N24 6 " "Info: 2: + IC(5.814 ns) + CELL(0.371 ns) = 7.035 ns; Loc. = LCCOMB_X24_Y33_N24; Fanout = 6; COMB Node = 'Equal0~1'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.185 ns" { abus[5] Equal0~1 } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.419 ns) 7.946 ns TPRreg\[0\]~0 3 COMB LCCOMB_X24_Y33_N2 8 " "Info: 3: + IC(0.492 ns) + CELL(0.419 ns) = 7.946 ns; Loc. = LCCOMB_X24_Y33_N2; Fanout = 8; COMB Node = 'TPRreg\[0\]~0'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { Equal0~1 TPRreg[0]~0 } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.660 ns) 9.249 ns TPRreg\[3\] 4 REG LCFF_X22_Y33_N25 2 " "Info: 4: + IC(0.643 ns) + CELL(0.660 ns) = 9.249 ns; Loc. = LCFF_X22_Y33_N25; Fanout = 2; REG Node = 'TPRreg\[3\]'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { TPRreg[0]~0 TPRreg[3] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.300 ns ( 24.87 % ) " "Info: Total cell delay = 2.300 ns ( 24.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.949 ns ( 75.13 % ) " "Info: Total interconnect delay = 6.949 ns ( 75.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.249 ns" { abus[5] Equal0~1 TPRreg[0]~0 TPRreg[3] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.249 ns" { abus[5] {} abus[5]~combout {} Equal0~1 {} TPRreg[0]~0 {} TPRreg[3] {} } { 0.000ns 0.000ns 5.814ns 0.492ns 0.643ns } { 0.000ns 0.850ns 0.371ns 0.419ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.686 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns TPRreg\[3\] 3 REG LCFF_X22_Y33_N25 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X22_Y33_N25; Fanout = 2; REG Node = 'TPRreg\[3\]'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk_in~clkctrl TPRreg[3] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_in clk_in~clkctrl TPRreg[3] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} TPRreg[3] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.249 ns" { abus[5] Equal0~1 TPRreg[0]~0 TPRreg[3] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.249 ns" { abus[5] {} abus[5]~combout {} Equal0~1 {} TPRreg[0]~0 {} TPRreg[3] {} } { 0.000ns 0.000ns 5.814ns 0.492ns 0.643ns } { 0.000ns 0.850ns 0.371ns 0.419ns 0.660ns } "" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_in clk_in~clkctrl TPRreg[3] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} TPRreg[3] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in tcn_value\[1\] TCNreg\[1\] 8.919 ns register " "Info: tco from clock \"clk_in\" to destination pin \"tcn_value\[1\]\" through register \"TCNreg\[1\]\" is 8.919 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.688 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns TCNreg\[1\] 3 REG LCFF_X23_Y33_N19 3 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X23_Y33_N19; Fanout = 3; REG Node = 'TCNreg\[1\]'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk_in~clkctrl TCNreg[1] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk_in clk_in~clkctrl TCNreg[1] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} TCNreg[1] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.981 ns + Longest register pin " "Info: + Longest register to pin delay is 5.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TCNreg\[1\] 1 REG LCFF_X23_Y33_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y33_N19; Fanout = 3; REG Node = 'TCNreg\[1\]'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TCNreg[1] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.193 ns) + CELL(2.788 ns) 5.981 ns tcn_value\[1\] 2 PIN PIN_AD10 0 " "Info: 2: + IC(3.193 ns) + CELL(2.788 ns) = 5.981 ns; Loc. = PIN_AD10; Fanout = 0; PIN Node = 'tcn_value\[1\]'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.981 ns" { TCNreg[1] tcn_value[1] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 46.61 % ) " "Info: Total cell delay = 2.788 ns ( 46.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.193 ns ( 53.39 % ) " "Info: Total interconnect delay = 3.193 ns ( 53.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.981 ns" { TCNreg[1] tcn_value[1] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.981 ns" { TCNreg[1] {} tcn_value[1] {} } { 0.000ns 3.193ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk_in clk_in~clkctrl TCNreg[1] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} TCNreg[1] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.981 ns" { TCNreg[1] tcn_value[1] } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.981 ns" { TCNreg[1] {} tcn_value[1] {} } { 0.000ns 3.193ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dbus\[0\]~reg0 abus\[0\] clk_in -0.074 ns register " "Info: th for register \"dbus\[0\]~reg0\" (data pin = \"abus\[0\]\", clock pin = \"clk_in\") is -0.074 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.689 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_in 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns dbus\[0\]~reg0 3 REG LCFF_X24_Y33_N5 1 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X24_Y33_N5; Fanout = 1; REG Node = 'dbus\[0\]~reg0'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk_in~clkctrl dbus[0]~reg0 } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_in clk_in~clkctrl dbus[0]~reg0 } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.029 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns abus\[0\] 1 PIN PIN_D13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 5; PIN Node = 'abus\[0\]'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus[0] } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.393 ns) 2.555 ns dbus\[0\]~16 2 COMB LCCOMB_X24_Y33_N12 1 " "Info: 2: + IC(1.183 ns) + CELL(0.393 ns) = 2.555 ns; Loc. = LCCOMB_X24_Y33_N12; Fanout = 1; COMB Node = 'dbus\[0\]~16'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { abus[0] dbus[0]~16 } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 2.945 ns dbus\[0\]~17 3 COMB LCCOMB_X24_Y33_N4 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 2.945 ns; Loc. = LCCOMB_X24_Y33_N4; Fanout = 1; COMB Node = 'dbus\[0\]~17'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { dbus[0]~16 dbus[0]~17 } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.029 ns dbus\[0\]~reg0 4 REG LCFF_X24_Y33_N5 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.029 ns; Loc. = LCFF_X24_Y33_N5; Fanout = 1; REG Node = 'dbus\[0\]~reg0'" {  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { dbus[0]~17 dbus[0]~reg0 } "NODE_NAME" } } { "timer.vhd" "" { Text "C:/Users/ana.ribeiro/Documents/Ana/timer/timer.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.606 ns ( 53.02 % ) " "Info: Total cell delay = 1.606 ns ( 53.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.423 ns ( 46.98 % ) " "Info: Total interconnect delay = 1.423 ns ( 46.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { abus[0] dbus[0]~16 dbus[0]~17 dbus[0]~reg0 } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.029 ns" { abus[0] {} abus[0]~combout {} dbus[0]~16 {} dbus[0]~17 {} dbus[0]~reg0 {} } { 0.000ns 0.000ns 1.183ns 0.240ns 0.000ns } { 0.000ns 0.979ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk_in clk_in~clkctrl dbus[0]~reg0 } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} dbus[0]~reg0 {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.029 ns" { abus[0] dbus[0]~16 dbus[0]~17 dbus[0]~reg0 } "NODE_NAME" } } { "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/ana.ribeiro/documents/ana/altera/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.029 ns" { abus[0] {} abus[0]~combout {} dbus[0]~16 {} dbus[0]~17 {} dbus[0]~reg0 {} } { 0.000ns 0.000ns 1.183ns 0.240ns 0.000ns } { 0.000ns 0.979ns 0.393ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 11 11:55:42 2023 " "Info: Processing ended: Sun Jun 11 11:55:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
