<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_gmii2axis_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>axis_out</spirit:name>
      <spirit:displayName>axis_out</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TREADY">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.FREQ_HZ">125000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">axis_out:axis_in:gmii</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">125000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_in</spirit:name>
      <spirit:displayName>axis_in</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TDATA_NUM_BYTES">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.FREQ_HZ">125000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>gmii</spirit:name>
      <spirit:displayName>gmii</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gmii" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="gmii_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TXD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gmii_rxd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TX_ER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gmii_rx_er</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RX_ER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gmii_tx_er</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TX_EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gmii_rx_dv</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RXD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gmii_txd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RX_DV</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>gmii_tx_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>gmii2axis_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 04 06:44:42 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:941063f7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:941063f7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_gmii2axis_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 04 06:44:42 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:941063f7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>gmii2axis_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 04 06:44:42 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:224457b5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_gmii2axis_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 04 06:44:42 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:224457b5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Dec 04 06:48:26 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:941063f7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gmii_txd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gmii_tx_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gmii_tx_er</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gmii_rxd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gmii_rx_dv</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gmii_rx_er</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.USER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.USER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>status_vector</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>USER_WIDTH</spirit:name>
        <spirit:displayName>User Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.USER_WIDTH">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/722b/src/axis_gmii_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/722b/src/axis_gmii_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/722b/src/lfsr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/722b/hdl/gmii2axis_v1_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_gmii2axis_0_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/722b/src/axis_gmii_rx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/722b/src/axis_gmii_tx.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/722b/src/lfsr.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/722b/hdl/gmii2axis_v1_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_gmii2axis_0_0.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_gmii2axis_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_gmii2axis_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_gmii2axis_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_gmii2axis_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_gmii2axis_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>GMII to AXIS Bridge</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_gmii2axis_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USER_WIDTH</spirit:name>
      <spirit:displayName>TUSER Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.USER_WIDTH">1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>GMII to AXIS Bridge</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3812d6b2_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d91eab_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a8a772_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb5a009_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3aa696_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b7bd227_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b744f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381a240c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6655f720_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ffb019f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24545048_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26fd26c7_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a8c40ce_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0f6660_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687cd3a9_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35315f06_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30a37626_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c84e5d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b957989_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e556327_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3170d3d0_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af63966_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e96da00_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d9d73d3_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d7483c6_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee0ca0b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f3d716_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a9d00ac_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f601729_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d68581d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a2d866_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f7a730_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25485e56_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5269eb_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f4abf4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e34e6f0_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f079fe_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c0136b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f54c0d9_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cde1929_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739aa6b9_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220388cb_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3fd99_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a3ee4c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a9735a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b8f056_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5446b27b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e9dd4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c6986d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ced2624_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3adc20_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722f04d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@221f724f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254da5ee_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177f3c1f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45eddb45_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@603dba66_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51224d24_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32178aab_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc45474_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f632e72_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b524e85_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bbbe7ff_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc653b8_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7442801b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78115005_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2644b9a7_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36bd3f5e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23dac760_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f83735c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f914eb1_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a8a4b2b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a5979d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@332ca289_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fbd46b8_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4b1fde_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46260ad5_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604e2fb_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777a0d0_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff958b8_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4342dc3f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6374a3_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aec36f4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418c7fba_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@202d1619_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137402e8_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632f86fe_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572ce317_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472ed114_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e597998_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa074e4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46401a32_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@410b5962_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df4da1b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a112645_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7309c1_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ebb11a0_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3573f7d7_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c85792a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1f3d34_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26afead1_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13632810_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165c4e37_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c6210d2_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b44e15b_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ee16c0_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70bffc58_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68003b29_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae27e35_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112c1a8f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b03f690_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ee696b1_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@524dd5fb_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ed2c04_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5faea2f2_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67a3f211_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bfefdb_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dfb54bd_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b088ff2_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a48ec71_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1456755f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e5bb39c_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161238fc_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cfedd07_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3845ad_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ba649e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@469352f5_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da0b5cb_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7236570d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37416250_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f0523a9_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5395bb0a_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a1b453_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96b12ed_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76f78043_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cec6e1d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4687bc26_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37511302_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37cbadd4_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247f5ad_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29cee4a3_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555b1358_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661ab2aa_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481ac21d_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75313fe7_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c21032f_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bed76e_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7cf142_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c362c65_ARCHIVE_LOCATION">/home/gyc/workspace/tan/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bde314_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3b40ec_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16de8986_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@450a15c2_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@979d98c_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@333be715_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/gmii2axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d9f916_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/gmii2axis_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.FREQ_HZ" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TDATA_NUM_BYTES" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TUSER_WIDTH" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.FREQ_HZ" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TDATA_NUM_BYTES" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TUSER_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.WIZ_DATA_WIDTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.POLARITY" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="eeca8418"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="86e8b652"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="448c32cc"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9cc3660c"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8b547d7f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
