	component i2c_CORE is
		port (
			a0           : in    std_logic := 'X'; -- a0
			a1           : in    std_logic := 'X'; -- a1
			a2           : in    std_logic := 'X'; -- a2
			global_reset : in    std_logic := 'X'; -- global_reset
			osc          : out   std_logic;        -- osc
			scl          : inout std_logic := 'X'; -- scl
			sda          : inout std_logic := 'X'  -- sda
		);
	end component i2c_CORE;

