 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LMFE
Version: N-2017.09-SP2
Date   : Sun Jun 10 21:03:15 2018
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: PE28/cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PE24/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LMFE               tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  PE28/cnt_reg_0_/CK (DFFRX1)              0.00       2.00 r
  PE28/cnt_reg_0_/QN (DFFRX1)              0.91       2.91 r
  PE28/U19/Y (AOI22X1)                     0.24       3.15 f
  PE28/U8/Y (OAI22XL)                      0.52       3.67 r
  PE28/U6/Y (AOI222XL)                     0.40       4.07 f
  PE28/U5/Y (OAI2BB2X1)                    0.63       4.70 r
  PE28/bit_o (PE_20)                       0.00       4.70 r
  bit_voter/bit28_i (bit_voter)            0.00       4.70 r
  bit_voter/U27/S (ADDFX2)                 0.61       5.31 f
  bit_voter/U61/Y (AND2X1)                 0.30       5.61 f
  bit_voter/U40/S (CMPR32X2)               0.34       5.95 r
  bit_voter/U38/CO (ADDFX2)                0.50       6.46 r
  bit_voter/U16/S (ADDFHX4)                0.28       6.73 r
  bit_voter/U42/CO (ADDFXL)                0.79       7.52 r
  bit_voter/U43/S (ADDFXL)                 0.82       8.34 r
  bit_voter/U31/S (ADDFHX2)                0.47       8.81 f
  bit_voter/U81/Y (AO22X1)                 0.41       9.23 f
  bit_voter/U82/Y (AO21X1)                 0.38       9.61 f
  bit_voter/feedback_o (bit_voter)         0.00       9.61 f
  U1043/Y (INVX3)                          0.16       9.77 r
  U1046/Y (BUFX8)                          0.16       9.94 r
  U1102/Y (INVX3)                          0.22      10.16 f
  PE24/feedback_i (PE_24)                  0.00      10.16 f
  PE24/U5/Y (CLKINVX1)                     0.16      10.32 r
  PE24/U8/Y (NAND2XL)                      0.18      10.50 f
  PE24/U6/Y (NAND2X1)                      0.31      10.81 r
  PE24/U7/Y (CLKINVX1)                     0.26      11.07 f
  PE24/U25/Y (NOR2X1)                      0.23      11.30 r
  PE24/U13/Y (OA21XL)                      0.33      11.63 r
  PE24/state_reg/D (DFFRX1)                0.00      11.63 r
  data arrival time                                  11.63

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              2.00      12.00
  clock uncertainty                       -0.10      11.90
  PE24/state_reg/CK (DFFRX1)               0.00      11.90 r
  library setup time                      -0.27      11.63
  data required time                                 11.63
  -----------------------------------------------------------
  data required time                                 11.63
  data arrival time                                 -11.63
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
