Checking for signal /shift_test/uut/ram_h

----------------------------------------------------

EXPECTED: 00100011 SIMULATED: 00100011   PASSED

EXPECTED: 00110001 SIMULATED: 00110001   PASSED

EXPECTED: 01000001 SIMULATED: 01000001   PASSED

EXPECTED: 00101010 SIMULATED: 00101010   PASSED

EXPECTED: 00100101 SIMULATED: 00100101   PASSED

EXPECTED: 00010011 SIMULATED: 00010011   PASSED

EXPECTED: 00000111 SIMULATED: 00000111   PASSED

EXPECTED: 00000000 SIMULATED: 00000000   PASSED

EXPECTED: 00001101 SIMULATED: 00001101   PASSED

EXPECTED: 00011111 SIMULATED: 00011111   PASSED

EXPECTED: 00000110 SIMULATED: 00000110   PASSED

EXPECTED: 00001101 SIMULATED: 00001101   PASSED

EXPECTED: 00000000 SIMULATED: 00000000   PASSED

EXPECTED: 00001101 SIMULATED: 00001101   PASSED

EXPECTED: 00000110 SIMULATED: 00000110   PASSED

EXPECTED: 00011111 SIMULATED: 00011111   PASSED

EXPECTED: 00001101 SIMULATED: 00011101   FAILED <---

EXPECTED: 00000000 SIMULATED: 00000000   PASSED

EXPECTED: 00000111 SIMULATED: 00000111   PASSED

EXPECTED: 00010011 SIMULATED: 00010011   PASSED

EXPECTED: 00101001 SIMULATED: 00101001   PASSED

EXPECTED: 00111110 SIMULATED: 00111110   PASSED

EXPECTED: 01000001 SIMULATED: 01000001   PASSED

EXPECTED: 00110111 SIMULATED: 00110111   PASSED

----------------------------------------------------

                PASSED: 24  FAILED: 1
----------------------------------------------------
