{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1689663800940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1689663800940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 18 03:03:20 2023 " "Processing started: Tue Jul 18 03:03:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1689663800940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1689663800940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1689663800940 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1689663801194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/ninebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/ninebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nineBitRegister-rtl " "Found design unit 1: nineBitRegister-rtl" {  } { { "Work/ninebitregister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/ninebitregister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801579 ""} { "Info" "ISGN_ENTITY_NAME" "1 nineBitRegister " "Found entity 1: nineBitRegister" {  } { { "Work/ninebitregister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/ninebitregister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/threebit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/threebit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBit2to1Mux-struct " "Found design unit 1: threeBit2to1Mux-struct" {  } { { "Work/threeBit2to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/threeBit2to1Mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801580 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBit2to1Mux " "Found entity 1: threeBit2to1Mux" {  } { { "Work/threeBit2to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/threeBit2to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/three_to_eight_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/three_to_eight_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_to_eight_decoder-rtl " "Found design unit 1: three_to_eight_decoder-rtl" {  } { { "Work/three_to_eight_decoder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/three_to_eight_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801582 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_to_eight_decoder " "Found entity 1: three_to_eight_decoder" {  } { { "Work/three_to_eight_decoder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/three_to_eight_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/thirtytwobitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/thirtytwobitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtyTwoBitAdder-rtl " "Found design unit 1: thirtyTwoBitAdder-rtl" {  } { { "Work/thirtyTwoBitAdder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/thirtyTwoBitAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801584 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoBitAdder " "Found entity 1: thirtyTwoBitAdder" {  } { { "Work/thirtyTwoBitAdder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/thirtyTwoBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/singlecycleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/singlecycleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProcessor-rtl " "Found design unit 1: singleCycleProcessor-rtl" {  } { { "Work/singleCycleProcessor.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/singleCycleProcessor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801586 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProcessor " "Found entity 1: singleCycleProcessor" {  } { { "Work/singleCycleProcessor.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/singleCycleProcessor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/shiftleft2_eightbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/shiftleft2_eightbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft2_eightBits-struct " "Found design unit 1: shiftLeft2_eightBits-struct" {  } { { "Work/shiftLeft2_eightBits.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/shiftLeft2_eightBits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801587 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2_eightBits " "Found entity 1: shiftLeft2_eightBits" {  } { { "Work/shiftLeft2_eightBits.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/shiftLeft2_eightBits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/shiftleft2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/shiftleft2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft2-struct " "Found design unit 1: shiftLeft2-struct" {  } { { "Work/shiftLeft2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/shiftLeft2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801590 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2 " "Found entity 1: shiftLeft2" {  } { { "Work/shiftLeft2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/shiftLeft2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-rtl " "Found design unit 1: registerFile-rtl" {  } { { "Work/registerFile.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/registerFile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801592 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "Work/registerFile.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/onebit8to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/onebit8to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBit8to1Mux-rtl " "Found design unit 1: oneBit8to1Mux-rtl" {  } { { "Work/oneBit8to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/oneBit8to1Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801594 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBit8to1Mux " "Found entity 1: oneBit8to1Mux" {  } { { "Work/oneBit8to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/oneBit8to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/onebit6to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/onebit6to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBit6to1Mux-rtl " "Found design unit 1: oneBit6to1Mux-rtl" {  } { { "Work/oneBit6to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/oneBit6to1Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801596 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBit6to1Mux " "Found entity 1: oneBit6to1Mux" {  } { { "Work/oneBit6to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/oneBit6to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/onebit5to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/onebit5to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBit5to1Mux-rtl " "Found design unit 1: oneBit5to1Mux-rtl" {  } { { "Work/oneBit5to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/oneBit5to1Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801597 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBit5to1Mux " "Found entity 1: oneBit5to1Mux" {  } { { "Work/oneBit5to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/oneBit5to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/onebit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/onebit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBit2to1Mux-struct " "Found design unit 1: oneBit2to1Mux-struct" {  } { { "Work/oneBit2to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/oneBit2to1Mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801600 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBit2to1Mux " "Found entity 1: oneBit2to1Mux" {  } { { "Work/oneBit2to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/oneBit2to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/instrmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/instrmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrmem-SYN " "Found design unit 1: instrmem-SYN" {  } { { "Work/instrMem.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/instrMem.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801601 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrMem " "Found entity 1: instrMem" {  } { { "Work/instrMem.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/instrMem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-rtl " "Found design unit 1: eightBitRegister-rtl" {  } { { "Work/eightBitRegister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitRegister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801603 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "Work/eightBitRegister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitRegister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "Work/eightBitComparator.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitComparator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801605 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "Work/eightBitComparator.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbitaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbitaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAddSub-rtl " "Found design unit 1: eightBitAddSub-rtl" {  } { { "Work/eightBitAddSub.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801607 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAddSub " "Found entity 1: eightBitAddSub" {  } { { "Work/eightBitAddSub.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-rtl " "Found design unit 1: eightBitAdder-rtl" {  } { { "Work/eightBitAdder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAdder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801609 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "Work/eightBitAdder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAdder.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbit8to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbit8to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit8to1Mux-rtl " "Found design unit 1: eightBit8to1Mux-rtl" {  } { { "Work/eightBit8to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBit8to1Mux.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801611 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit8to1Mux " "Found entity 1: eightBit8to1Mux" {  } { { "Work/eightBit8to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBit8to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbit6to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbit6to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit6to1Mux-rtl " "Found design unit 1: eightBit6to1Mux-rtl" {  } { { "Work/eightBit6to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBit6to1Mux.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801612 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit6to1Mux " "Found entity 1: eightBit6to1Mux" {  } { { "Work/eightBit6to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBit6to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbit5to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbit5to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit5to1Mux-rtl " "Found design unit 1: eightBit5to1Mux-rtl" {  } { { "Work/eightBit5to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBit5to1Mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801614 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit5to1Mux " "Found entity 1: eightBit5to1Mux" {  } { { "Work/eightBit5to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBit5to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit2to1Mux-struct " "Found design unit 1: eightBit2to1Mux-struct" {  } { { "Work/eightBit2to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBit2to1Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801616 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit2to1Mux " "Found entity 1: eightBit2to1Mux" {  } { { "Work/eightBit2to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBit2to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/datamem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/datamem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datamem-SYN " "Found design unit 1: datamem-SYN" {  } { { "Work/dataMem.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/dataMem.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801619 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "Work/dataMem.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/dataMem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/controllogicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/controllogicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlLogicUnit-rtl " "Found design unit 1: controlLogicUnit-rtl" {  } { { "Work/controlLogicUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/controlLogicUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801621 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlLogicUnit " "Found entity 1: controlLogicUnit" {  } { { "Work/controlLogicUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/controlLogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/aluctrlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/aluctrlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUCtrlUnit-struct " "Found design unit 1: ALUCtrlUnit-struct" {  } { { "Work/ALUCtrlUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/ALUCtrlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801623 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUCtrlUnit " "Found entity 1: ALUCtrlUnit" {  } { { "Work/ALUCtrlUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/ALUCtrlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-rtl " "Found design unit 1: ALUControlUnit-rtl" {  } { { "Work/ALUControlUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/ALUControlUnit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801624 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "Work/ALUControlUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/ALUControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rtl " "Found design unit 1: alu-rtl" {  } { { "Work/alu.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801626 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "Work/alu.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitShiftRegister-rtl " "Found design unit 1: threeBitShiftRegister-rtl" {  } { { "Imports/threebitshiftregister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/threebitshiftregister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801628 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitShiftRegister " "Found entity 1: threeBitShiftRegister" {  } { { "Imports/threebitshiftregister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/threebitshiftregister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitRegister-rtl " "Found design unit 1: threeBitRegister-rtl" {  } { { "Imports/threebitregister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/threebitregister.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801631 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitRegister " "Found entity 1: threeBitRegister" {  } { { "Imports/threebitregister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/threebitregister.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitComparator-rtl " "Found design unit 1: threeBitComparator-rtl" {  } { { "Imports/threebitcomparator.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/threebitcomparator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801632 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitComparator " "Found entity 1: threeBitComparator" {  } { { "Imports/threebitcomparator.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/threebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/threebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/threebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeBitAdder-rtl " "Found design unit 1: threeBitAdder-rtl" {  } { { "Imports/threebitadder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/threebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801634 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeBitAdder " "Found entity 1: threeBitAdder" {  } { { "Imports/threebitadder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/threebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/tff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/tff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tFF_2-rtl " "Found design unit 1: tFF_2-rtl" {  } { { "Imports/tFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/tFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801636 ""} { "Info" "ISGN_ENTITY_NAME" "1 tFF_2 " "Found entity 1: tFF_2" {  } { { "Imports/tFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/tFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/srlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/srlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srLatch-rtl " "Found design unit 1: srLatch-rtl" {  } { { "Imports/srlatch.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/srlatch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801638 ""} { "Info" "ISGN_ENTITY_NAME" "1 srLatch " "Found entity 1: srLatch" {  } { { "Imports/srlatch.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/srlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/sbarrbarlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/sbarrbarlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sBarrBarLatch-rtl " "Found design unit 1: sBarrBarLatch-rtl" {  } { { "Imports/sbarrbarlatch.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/sbarrbarlatch.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801639 ""} { "Info" "ISGN_ENTITY_NAME" "1 sBarrBarLatch " "Found entity 1: sBarrBarLatch" {  } { { "Imports/sbarrbarlatch.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/sbarrbarlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "Imports/onebitcomparator.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/onebitcomparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801641 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "Imports/onebitcomparator.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/onebitcomparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "Imports/onebitadder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/onebitadder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801643 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "Imports/onebitadder.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/onebitadder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/jkff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/jkff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jkFF_2-rtl " "Found design unit 1: jkFF_2-rtl" {  } { { "Imports/jkFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/jkFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801645 ""} { "Info" "ISGN_ENTITY_NAME" "1 jkFF_2 " "Found entity 1: jkFF_2" {  } { { "Imports/jkFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/jkFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "Imports/endFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801646 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "Imports/endFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "Imports/enardFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801648 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "Imports/enardFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/enabledsrlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/enabledsrlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enabledSRLatch-rtl " "Found design unit 1: enabledSRLatch-rtl" {  } { { "Imports/enabledsrlatch.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/enabledsrlatch.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801651 ""} { "Info" "ISGN_ENTITY_NAME" "1 enabledSRLatch " "Found entity 1: enabledSRLatch" {  } { { "Imports/enabledsrlatch.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/enabledsrlatch.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/dff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/dff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dFF_2-rtl " "Found design unit 1: dFF_2-rtl" {  } { { "Imports/dFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/dFF_2.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801652 ""} { "Info" "ISGN_ENTITY_NAME" "1 dFF_2 " "Found entity 1: dFF_2" {  } { { "Imports/dFF_2.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/dFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imports/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imports/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "Imports/counter.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/counter.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801654 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "Imports/counter.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Imports/counter.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/forwardingunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/forwardingunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwardingUnit-rtl " "Found design unit 1: forwardingUnit-rtl" {  } { { "Work/forwardingUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/forwardingUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801656 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwardingUnit " "Found entity 1: forwardingUnit" {  } { { "Work/forwardingUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/forwardingUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbitcomparatorzero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbitcomparatorzero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparatorZero-rtl " "Found design unit 1: eightBitComparatorZero-rtl" {  } { { "Work/eightBitComparatorZero.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitComparatorZero.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801658 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparatorZero " "Found entity 1: eightBitComparatorZero" {  } { { "Work/eightBitComparatorZero.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitComparatorZero.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/regifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/regifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regIFID-rtl " "Found design unit 1: regIFID-rtl" {  } { { "Work/regIFID.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regIFID.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801659 ""} { "Info" "ISGN_ENTITY_NAME" "1 regIFID " "Found entity 1: regIFID" {  } { { "Work/regIFID.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regIFID.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/regidex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/regidex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regIDEX-rtl " "Found design unit 1: regIDEX-rtl" {  } { { "Work/regIDEX.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regIDEX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801661 ""} { "Info" "ISGN_ENTITY_NAME" "1 regIDEX " "Found entity 1: regIDEX" {  } { { "Work/regIDEX.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regIDEX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/regwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/regwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regWB-rtl " "Found design unit 1: regWB-rtl" {  } { { "Work/regWB.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regWB.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801663 ""} { "Info" "ISGN_ENTITY_NAME" "1 regWB " "Found entity 1: regWB" {  } { { "Work/regWB.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regWB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/regm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/regm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regM-rtl " "Found design unit 1: regM-rtl" {  } { { "Work/regM.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801665 ""} { "Info" "ISGN_ENTITY_NAME" "1 regM " "Found entity 1: regM" {  } { { "Work/regM.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/regex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/regex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regEX-rtl " "Found design unit 1: regEX-rtl" {  } { { "Work/regEX.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regEX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801666 ""} { "Info" "ISGN_ENTITY_NAME" "1 regEX " "Found entity 1: regEX" {  } { { "Work/regEX.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regEX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/fivebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/fivebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveBitRegister-rtl " "Found design unit 1: fiveBitRegister-rtl" {  } { { "Work/fiveBitRegister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/fiveBitRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801668 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveBitRegister " "Found entity 1: fiveBitRegister" {  } { { "Work/fiveBitRegister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/fiveBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/regexmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/regexmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regEXMEM-rtl " "Found design unit 1: regEXMEM-rtl" {  } { { "Work/regEXMEM.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regEXMEM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801671 ""} { "Info" "ISGN_ENTITY_NAME" "1 regEXMEM " "Found entity 1: regEXMEM" {  } { { "Work/regEXMEM.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regEXMEM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/regmemwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/regmemwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regMEMWB-rtl " "Found design unit 1: regMEMWB-rtl" {  } { { "Work/regMEMWB.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regMEMWB.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801673 ""} { "Info" "ISGN_ENTITY_NAME" "1 regMEMWB " "Found entity 1: regMEMWB" {  } { { "Work/regMEMWB.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regMEMWB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/hazarddetectionunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/hazarddetectionunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazardDetectionUnit-rtl " "Found design unit 1: hazardDetectionUnit-rtl" {  } { { "Work/hazardDetectionUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/hazardDetectionUnit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801675 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazardDetectionUnit " "Found entity 1: hazardDetectionUnit" {  } { { "Work/hazardDetectionUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/hazardDetectionUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-rtl " "Found design unit 1: pipeline-rtl" {  } { { "Work/pipeline.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801677 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "Work/pipeline.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/ninebit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/ninebit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nineBit2to1Mux-struct " "Found design unit 1: nineBit2to1Mux-struct" {  } { { "Work/nineBit2to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/nineBit2to1Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801678 ""} { "Info" "ISGN_ENTITY_NAME" "1 nineBit2to1Mux " "Found entity 1: nineBit2to1Mux" {  } { { "Work/nineBit2to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/nineBit2to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/eightbit3to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/eightbit3to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit3to1Mux-struct " "Found design unit 1: eightBit3to1Mux-struct" {  } { { "Work/eightBit3to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBit3to1Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801680 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit3to1Mux " "Found entity 1: eightBit3to1Mux" {  } { { "Work/eightBit3to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBit3to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/onebit3to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/onebit3to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBit3to1Mux-struct " "Found design unit 1: oneBit3to1Mux-struct" {  } { { "Work/oneBit3to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/oneBit3to1Mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801682 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBit3to1Mux " "Found entity 1: oneBit3to1Mux" {  } { { "Work/oneBit3to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/oneBit3to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/fivebit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/fivebit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveBit2to1Mux-struct " "Found design unit 1: fiveBit2to1Mux-struct" {  } { { "Work/fiveBit2to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/fiveBit2to1Mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801684 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveBit2to1Mux " "Found entity 1: fiveBit2to1Mux" {  } { { "Work/fiveBit2to1Mux.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/fiveBit2to1Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "work/fivebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file work/fivebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveBitComparator-rtl " "Found design unit 1: fiveBitComparator-rtl" {  } { { "Work/fiveBitComparator.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/fiveBitComparator.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801686 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveBitComparator " "Found entity 1: fiveBitComparator" {  } { { "Work/fiveBitComparator.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/fiveBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1689663801736 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MuxOut pipeline.vhd(10) " "VHDL Signal Declaration warning at pipeline.vhd(10): used implicit default value for signal \"MuxOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Work/pipeline.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1689663801738 "|pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "InstructionOut pipeline.vhd(11) " "VHDL Signal Declaration warning at pipeline.vhd(11): used implicit default value for signal \"InstructionOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Work/pipeline.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1689663801738 "|pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BranchOut pipeline.vhd(13) " "VHDL Signal Declaration warning at pipeline.vhd(13): used implicit default value for signal \"BranchOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Work/pipeline.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1689663801738 "|pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ZeroOut pipeline.vhd(13) " "VHDL Signal Declaration warning at pipeline.vhd(13): used implicit default value for signal \"ZeroOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Work/pipeline.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1689663801738 "|pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MemWriteOut pipeline.vhd(13) " "VHDL Signal Declaration warning at pipeline.vhd(13): used implicit default value for signal \"MemWriteOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Work/pipeline.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1689663801738 "|pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegWriteOut pipeline.vhd(13) " "VHDL Signal Declaration warning at pipeline.vhd(13): used implicit default value for signal \"RegWriteOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Work/pipeline.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1689663801738 "|pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc4_zero pipeline.vhd(285) " "Verilog HDL or VHDL warning at pipeline.vhd(285): object \"pc4_zero\" assigned a value but never read" {  } { { "Work/pipeline.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663801739 "|pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc4_cOut pipeline.vhd(285) " "Verilog HDL or VHDL warning at pipeline.vhd(285): object \"pc4_cOut\" assigned a value but never read" {  } { { "Work/pipeline.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663801739 "|pipeline"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sig_aluIFOut pipeline.vhd(298) " "VHDL Signal Declaration warning at pipeline.vhd(298): used implicit default value for signal \"sig_aluIFOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Work/pipeline.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 298 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1689663801739 "|pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_BNE pipeline.vhd(306) " "Verilog HDL or VHDL warning at pipeline.vhd(306): object \"sig_BNE\" assigned a value but never read" {  } { { "Work/pipeline.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663801739 "|pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_Jump pipeline.vhd(306) " "Verilog HDL or VHDL warning at pipeline.vhd(306): object \"sig_Jump\" assigned a value but never read" {  } { { "Work/pipeline.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663801739 "|pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_regFileCompGT pipeline.vhd(321) " "Verilog HDL or VHDL warning at pipeline.vhd(321): object \"sig_regFileCompGT\" assigned a value but never read" {  } { { "Work/pipeline.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663801739 "|pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_regFileCompLT pipeline.vhd(321) " "Verilog HDL or VHDL warning at pipeline.vhd(321): object \"sig_regFileCompLT\" assigned a value but never read" {  } { { "Work/pipeline.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663801739 "|pipeline"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_ALUZero pipeline.vhd(343) " "Verilog HDL or VHDL warning at pipeline.vhd(343): object \"sig_ALUZero\" assigned a value but never read" {  } { { "Work/pipeline.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 343 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663801739 "|pipeline"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:pc " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:pc\"" {  } { { "Work/pipeline.vhd" "pc" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801740 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue eightBitRegister.vhd(40) " "Verilog HDL or VHDL warning at eightBitRegister.vhd(40): object \"int_notValue\" assigned a value but never read" {  } { { "Work/eightBitRegister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitRegister.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663801741 "|pipeline|eightBitRegister:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 eightBitRegister:pc\|enARdFF_2:b7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"eightBitRegister:pc\|enARdFF_2:b7\"" {  } { { "Work/eightBitRegister.vhd" "b7" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitRegister.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrMem instrMem:insMemory " "Elaborating entity \"instrMem\" for hierarchy \"instrMem:insMemory\"" {  } { { "Work/pipeline.vhd" "insMemory" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instrMem:insMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instrMem:insMemory\|altsyncram:altsyncram_component\"" {  } { { "Work/instrMem.vhd" "altsyncram_component" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/instrMem.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrMem:insMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instrMem:insMemory\|altsyncram:altsyncram_component\"" {  } { { "Work/instrMem.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/instrMem.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663801783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrMem:insMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"instrMem:insMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../MIFs/verificationTest.mif " "Parameter \"init_file\" = \"../MIFs/verificationTest.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801783 ""}  } { { "Work/instrMem.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/instrMem.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689663801783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pua1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pua1 " "Found entity 1: altsyncram_pua1" {  } { { "db/altsyncram_pua1.tdf" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/db/altsyncram_pua1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663801837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663801837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pua1 instrMem:insMemory\|altsyncram:altsyncram_component\|altsyncram_pua1:auto_generated " "Elaborating entity \"altsyncram_pua1\" for hierarchy \"instrMem:insMemory\|altsyncram:altsyncram_component\|altsyncram_pua1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAddSub eightBitAddSub:pcPlus4 " "Elaborating entity \"eightBitAddSub\" for hierarchy \"eightBitAddSub:pcPlus4\"" {  } { { "Work/pipeline.vhd" "pcPlus4" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitAdder eightBitAddSub:pcPlus4\|oneBitAdder:add7 " "Elaborating entity \"oneBitAdder\" for hierarchy \"eightBitAddSub:pcPlus4\|oneBitAdder:add7\"" {  } { { "Work/eightBitAddSub.vhd" "add7" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit2to1Mux eightBit2to1Mux:PCMux " "Elaborating entity \"eightBit2to1Mux\" for hierarchy \"eightBit2to1Mux:PCMux\"" {  } { { "Work/pipeline.vhd" "PCMux" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBit2to1Mux eightBit2to1Mux:PCMux\|oneBit2to1Mux:mux0 " "Elaborating entity \"oneBit2to1Mux\" for hierarchy \"eightBit2to1Mux:PCMux\|oneBit2to1Mux:mux0\"" {  } { { "Work/eightBit2to1Mux.vhd" "mux0" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBit2to1Mux.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regIFID regIFID:reg_IFID " "Elaborating entity \"regIFID\" for hierarchy \"regIFID:reg_IFID\"" {  } { { "Work/pipeline.vhd" "reg_IFID" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardDetectionUnit hazardDetectionUnit:hazard " "Elaborating entity \"hazardDetectionUnit\" for hierarchy \"hazardDetectionUnit:hazard\"" {  } { { "Work/pipeline.vhd" "hazard" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801918 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_GT1 hazardDetectionUnit.vhd(27) " "Verilog HDL or VHDL warning at hazardDetectionUnit.vhd(27): object \"sig_GT1\" assigned a value but never read" {  } { { "Work/hazardDetectionUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/hazardDetectionUnit.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663801918 "|pipeline|hazardDetectionUnit:hazard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_LT1 hazardDetectionUnit.vhd(27) " "Verilog HDL or VHDL warning at hazardDetectionUnit.vhd(27): object \"sig_LT1\" assigned a value but never read" {  } { { "Work/hazardDetectionUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/hazardDetectionUnit.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663801918 "|pipeline|hazardDetectionUnit:hazard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_GT0 hazardDetectionUnit.vhd(28) " "Verilog HDL or VHDL warning at hazardDetectionUnit.vhd(28): object \"sig_GT0\" assigned a value but never read" {  } { { "Work/hazardDetectionUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/hazardDetectionUnit.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663801918 "|pipeline|hazardDetectionUnit:hazard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_LT0 hazardDetectionUnit.vhd(28) " "Verilog HDL or VHDL warning at hazardDetectionUnit.vhd(28): object \"sig_LT0\" assigned a value but never read" {  } { { "Work/hazardDetectionUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/hazardDetectionUnit.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663801919 "|pipeline|hazardDetectionUnit:hazard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitComparator hazardDetectionUnit:hazard\|fiveBitComparator:comp1 " "Elaborating entity \"fiveBitComparator\" for hierarchy \"hazardDetectionUnit:hazard\|fiveBitComparator:comp1\"" {  } { { "Work/hazardDetectionUnit.vhd" "comp1" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/hazardDetectionUnit.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator hazardDetectionUnit:hazard\|fiveBitComparator:comp1\|oneBitComparator:comp4 " "Elaborating entity \"oneBitComparator\" for hierarchy \"hazardDetectionUnit:hazard\|fiveBitComparator:comp1\|oneBitComparator:comp4\"" {  } { { "Work/fiveBitComparator.vhd" "comp4" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/fiveBitComparator.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlLogicUnit controlLogicUnit:control " "Elaborating entity \"controlLogicUnit\" for hierarchy \"controlLogicUnit:control\"" {  } { { "Work/pipeline.vhd" "control" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nineBit2to1Mux nineBit2to1Mux:controlMux " "Elaborating entity \"nineBit2to1Mux\" for hierarchy \"nineBit2to1Mux:controlMux\"" {  } { { "Work/pipeline.vhd" "controlMux" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft2_eightBits shiftLeft2_eightBits:shift2_ID " "Elaborating entity \"shiftLeft2_eightBits\" for hierarchy \"shiftLeft2_eightBits:shift2_ID\"" {  } { { "Work/pipeline.vhd" "shift2_ID" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:regFile " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:regFile\"" {  } { { "Work/pipeline.vhd" "regFile" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_to_eight_decoder registerFile:regFile\|three_to_eight_decoder:decoder " "Elaborating entity \"three_to_eight_decoder\" for hierarchy \"registerFile:regFile\|three_to_eight_decoder:decoder\"" {  } { { "Work/registerFile.vhd" "decoder" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/registerFile.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit8to1Mux registerFile:regFile\|eightBit8to1Mux:mux_readData1 " "Elaborating entity \"eightBit8to1Mux\" for hierarchy \"registerFile:regFile\|eightBit8to1Mux:mux_readData1\"" {  } { { "Work/registerFile.vhd" "mux_readData1" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/registerFile.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBit8to1Mux registerFile:regFile\|eightBit8to1Mux:mux_readData1\|oneBit8to1Mux:mux7 " "Elaborating entity \"oneBit8to1Mux\" for hierarchy \"registerFile:regFile\|eightBit8to1Mux:mux_readData1\|oneBit8to1Mux:mux7\"" {  } { { "Work/eightBit8to1Mux.vhd" "mux7" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBit8to1Mux.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663801961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparator eightBitComparator:branchEqual " "Elaborating entity \"eightBitComparator\" for hierarchy \"eightBitComparator:branchEqual\"" {  } { { "Work/pipeline.vhd" "branchEqual" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regIDEX regIDEX:reg_IDEX " "Elaborating entity \"regIDEX\" for hierarchy \"regIDEX:reg_IDEX\"" {  } { { "Work/pipeline.vhd" "reg_IDEX" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regWB regIDEX:reg_IDEX\|regWB:wb " "Elaborating entity \"regWB\" for hierarchy \"regIDEX:reg_IDEX\|regWB:wb\"" {  } { { "Work/regIDEX.vhd" "wb" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regIDEX.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802062 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue regWB.vhd(13) " "Verilog HDL or VHDL warning at regWB.vhd(13): object \"int_notValue\" assigned a value but never read" {  } { { "Work/regWB.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regWB.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663802062 "|pipeline|regIDEX:reg_IDEX|regWB:wb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regM regIDEX:reg_IDEX\|regM:m " "Elaborating entity \"regM\" for hierarchy \"regIDEX:reg_IDEX\|regM:m\"" {  } { { "Work/regIDEX.vhd" "m" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regIDEX.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802066 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue regM.vhd(13) " "Verilog HDL or VHDL warning at regM.vhd(13): object \"int_notValue\" assigned a value but never read" {  } { { "Work/regM.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regM.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663802066 "|pipeline|regIDEX:reg_IDEX|regM:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regEX regIDEX:reg_IDEX\|regEX:ex " "Elaborating entity \"regEX\" for hierarchy \"regIDEX:reg_IDEX\|regEX:ex\"" {  } { { "Work/regIDEX.vhd" "ex" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regIDEX.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802070 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue regEX.vhd(13) " "Verilog HDL or VHDL warning at regEX.vhd(13): object \"int_notValue\" assigned a value but never read" {  } { { "Work/regEX.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regEX.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663802070 "|pipeline|regIDEX:reg_IDEX|regEX:ex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitRegister regIDEX:reg_IDEX\|fiveBitRegister:IFID_Rs " "Elaborating entity \"fiveBitRegister\" for hierarchy \"regIDEX:reg_IDEX\|fiveBitRegister:IFID_Rs\"" {  } { { "Work/regIDEX.vhd" "IFID_Rs" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regIDEX.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802110 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue fiveBitRegister.vhd(13) " "Verilog HDL or VHDL warning at fiveBitRegister.vhd(13): object \"int_notValue\" assigned a value but never read" {  } { { "Work/fiveBitRegister.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/fiveBitRegister.vhd" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663802111 "|pipeline|regIDEX:reg_IDEX|fiveBitRegister:IFID_Rs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit3to1Mux eightBit3to1Mux:aluIN1 " "Elaborating entity \"eightBit3to1Mux\" for hierarchy \"eightBit3to1Mux:aluIN1\"" {  } { { "Work/pipeline.vhd" "aluIN1" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBit3to1Mux eightBit3to1Mux:aluIN1\|oneBit3to1Mux:mux0 " "Elaborating entity \"oneBit3to1Mux\" for hierarchy \"eightBit3to1Mux:aluIN1\|oneBit3to1Mux:mux0\"" {  } { { "Work/eightBit3to1Mux.vhd" "mux0" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBit3to1Mux.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:exALU " "Elaborating entity \"alu\" for hierarchy \"alu:exALU\"" {  } { { "Work/pipeline.vhd" "exALU" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_GT alu.vhd(45) " "Verilog HDL or VHDL warning at alu.vhd(45): object \"sig_GT\" assigned a value but never read" {  } { { "Work/alu.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/alu.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663802156 "|alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_EQ alu.vhd(45) " "Verilog HDL or VHDL warning at alu.vhd(45): object \"sig_EQ\" assigned a value but never read" {  } { { "Work/alu.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/alu.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663802156 "|alu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_CarryOut alu.vhd(46) " "Verilog HDL or VHDL warning at alu.vhd(46): object \"sig_CarryOut\" assigned a value but never read" {  } { { "Work/alu.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/alu.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663802156 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit5to1Mux alu:exALU\|eightBit5to1Mux:mux " "Elaborating entity \"eightBit5to1Mux\" for hierarchy \"alu:exALU\|eightBit5to1Mux:mux\"" {  } { { "Work/alu.vhd" "mux" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/alu.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBit5to1Mux alu:exALU\|eightBit5to1Mux:mux\|oneBit5to1Mux:mux7 " "Elaborating entity \"oneBit5to1Mux\" for hierarchy \"alu:exALU\|eightBit5to1Mux:mux\|oneBit5to1Mux:mux7\"" {  } { { "Work/eightBit5to1Mux.vhd" "mux7" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBit5to1Mux.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControlUnit ALUControlUnit:aluCtrl " "Elaborating entity \"ALUControlUnit\" for hierarchy \"ALUControlUnit:aluCtrl\"" {  } { { "Work/pipeline.vhd" "aluCtrl" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBit2to1Mux fiveBit2to1Mux:regDstMux " "Elaborating entity \"fiveBit2to1Mux\" for hierarchy \"fiveBit2to1Mux:regDstMux\"" {  } { { "Work/pipeline.vhd" "regDstMux" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regEXMEM regEXMEM:reg_EXMEM " "Elaborating entity \"regEXMEM\" for hierarchy \"regEXMEM:reg_EXMEM\"" {  } { { "Work/pipeline.vhd" "reg_EXMEM" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingUnit forwardingUnit:fUnit " "Elaborating entity \"forwardingUnit\" for hierarchy \"forwardingUnit:fUnit\"" {  } { { "Work/pipeline.vhd" "fUnit" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802225 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_GT1 forwardingUnit.vhd(36) " "Verilog HDL or VHDL warning at forwardingUnit.vhd(36): object \"sig_GT1\" assigned a value but never read" {  } { { "Work/forwardingUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/forwardingUnit.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663802226 "|pipeline|forwardingUnit:fUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_LT1 forwardingUnit.vhd(36) " "Verilog HDL or VHDL warning at forwardingUnit.vhd(36): object \"sig_LT1\" assigned a value but never read" {  } { { "Work/forwardingUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/forwardingUnit.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663802226 "|pipeline|forwardingUnit:fUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_GT1_2 forwardingUnit.vhd(36) " "Verilog HDL or VHDL warning at forwardingUnit.vhd(36): object \"sig_GT1_2\" assigned a value but never read" {  } { { "Work/forwardingUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/forwardingUnit.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663802226 "|pipeline|forwardingUnit:fUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_LT1_2 forwardingUnit.vhd(36) " "Verilog HDL or VHDL warning at forwardingUnit.vhd(36): object \"sig_LT1_2\" assigned a value but never read" {  } { { "Work/forwardingUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/forwardingUnit.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663802226 "|pipeline|forwardingUnit:fUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_GT0 forwardingUnit.vhd(37) " "Verilog HDL or VHDL warning at forwardingUnit.vhd(37): object \"sig_GT0\" assigned a value but never read" {  } { { "Work/forwardingUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/forwardingUnit.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663802226 "|pipeline|forwardingUnit:fUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_LT0 forwardingUnit.vhd(37) " "Verilog HDL or VHDL warning at forwardingUnit.vhd(37): object \"sig_LT0\" assigned a value but never read" {  } { { "Work/forwardingUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/forwardingUnit.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663802226 "|pipeline|forwardingUnit:fUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_GT0_2 forwardingUnit.vhd(37) " "Verilog HDL or VHDL warning at forwardingUnit.vhd(37): object \"sig_GT0_2\" assigned a value but never read" {  } { { "Work/forwardingUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/forwardingUnit.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663802226 "|pipeline|forwardingUnit:fUnit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_LT0_2 forwardingUnit.vhd(37) " "Verilog HDL or VHDL warning at forwardingUnit.vhd(37): object \"sig_LT0_2\" assigned a value but never read" {  } { { "Work/forwardingUnit.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/forwardingUnit.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1689663802226 "|pipeline|forwardingUnit:fUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparatorZero forwardingUnit:fUnit\|eightBitComparatorZero:comp1_0 " "Elaborating entity \"eightBitComparatorZero\" for hierarchy \"forwardingUnit:fUnit\|eightBitComparatorZero:comp1_0\"" {  } { { "Work/forwardingUnit.vhd" "comp1_0" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/forwardingUnit.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:dataMemory " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:dataMemory\"" {  } { { "Work/pipeline.vhd" "dataMemory" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMem:dataMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataMem:dataMemory\|altsyncram:altsyncram_component\"" {  } { { "Work/dataMem.vhd" "altsyncram_component" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/dataMem.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMem:dataMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataMem:dataMemory\|altsyncram:altsyncram_component\"" {  } { { "Work/dataMem.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/dataMem.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMem:dataMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataMem:dataMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../MIFs/dataMem.mif " "Parameter \"init_file\" = \"../MIFs/dataMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802263 ""}  } { { "Work/dataMem.vhd" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/dataMem.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1689663802263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q4t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q4t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q4t1 " "Found entity 1: altsyncram_q4t1" {  } { { "db/altsyncram_q4t1.tdf" "" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/db/altsyncram_q4t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1689663802315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1689663802315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q4t1 dataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_q4t1:auto_generated " "Elaborating entity \"altsyncram_q4t1\" for hierarchy \"dataMem:dataMemory\|altsyncram:altsyncram_component\|altsyncram_q4t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regMEMWB regMEMWB:reg_MEMWB " "Elaborating entity \"regMEMWB\" for hierarchy \"regMEMWB:reg_MEMWB\"" {  } { { "Work/pipeline.vhd" "reg_MEMWB" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1689663802319 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pc4_diff\[7\] regIFID:reg_IFID\|i_Value\[39\] " "Net \"pc4_diff\[7\]\", which fans out to \"regIFID:reg_IFID\|i_Value\[39\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "eightBitAddSub:pcPlus4\|o_Diff\[7\] " "Net is fed by \"eightBitAddSub:pcPlus4\|o_Diff\[7\]\"" {  } { { "Work/eightBitAddSub.vhd" "o_Diff\[7\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802524 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "eightBitAddSub:ALU_ID\|o_Diff\[7\] " "Net is fed by \"eightBitAddSub:ALU_ID\|o_Diff\[7\]\"" {  } { { "Work/eightBitAddSub.vhd" "o_Diff\[7\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802524 ""}  } { { "Work/pipeline.vhd" "pc4_diff\[7\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 286 -1 0 } } { "Work/regIFID.vhd" "i_Value\[39\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regIFID.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1689663802524 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pc4_diff\[6\] regIFID:reg_IFID\|i_Value\[38\] " "Net \"pc4_diff\[6\]\", which fans out to \"regIFID:reg_IFID\|i_Value\[38\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "eightBitAddSub:pcPlus4\|o_Diff\[6\] " "Net is fed by \"eightBitAddSub:pcPlus4\|o_Diff\[6\]\"" {  } { { "Work/eightBitAddSub.vhd" "o_Diff\[6\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802524 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "eightBitAddSub:ALU_ID\|o_Diff\[6\] " "Net is fed by \"eightBitAddSub:ALU_ID\|o_Diff\[6\]\"" {  } { { "Work/eightBitAddSub.vhd" "o_Diff\[6\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802524 ""}  } { { "Work/pipeline.vhd" "pc4_diff\[6\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 286 -1 0 } } { "Work/regIFID.vhd" "i_Value\[38\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regIFID.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1689663802524 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pc4_diff\[5\] regIFID:reg_IFID\|i_Value\[37\] " "Net \"pc4_diff\[5\]\", which fans out to \"regIFID:reg_IFID\|i_Value\[37\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "eightBitAddSub:pcPlus4\|o_Diff\[5\] " "Net is fed by \"eightBitAddSub:pcPlus4\|o_Diff\[5\]\"" {  } { { "Work/eightBitAddSub.vhd" "o_Diff\[5\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802524 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "eightBitAddSub:ALU_ID\|o_Diff\[5\] " "Net is fed by \"eightBitAddSub:ALU_ID\|o_Diff\[5\]\"" {  } { { "Work/eightBitAddSub.vhd" "o_Diff\[5\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802524 ""}  } { { "Work/pipeline.vhd" "pc4_diff\[5\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 286 -1 0 } } { "Work/regIFID.vhd" "i_Value\[37\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regIFID.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1689663802524 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pc4_diff\[4\] regIFID:reg_IFID\|i_Value\[36\] " "Net \"pc4_diff\[4\]\", which fans out to \"regIFID:reg_IFID\|i_Value\[36\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "eightBitAddSub:pcPlus4\|o_Diff\[4\] " "Net is fed by \"eightBitAddSub:pcPlus4\|o_Diff\[4\]\"" {  } { { "Work/eightBitAddSub.vhd" "o_Diff\[4\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802524 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "eightBitAddSub:ALU_ID\|o_Diff\[4\] " "Net is fed by \"eightBitAddSub:ALU_ID\|o_Diff\[4\]\"" {  } { { "Work/eightBitAddSub.vhd" "o_Diff\[4\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802524 ""}  } { { "Work/pipeline.vhd" "pc4_diff\[4\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 286 -1 0 } } { "Work/regIFID.vhd" "i_Value\[36\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regIFID.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1689663802524 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pc4_diff\[3\] regIFID:reg_IFID\|i_Value\[35\] " "Net \"pc4_diff\[3\]\", which fans out to \"regIFID:reg_IFID\|i_Value\[35\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "eightBitAddSub:pcPlus4\|o_Diff\[3\] " "Net is fed by \"eightBitAddSub:pcPlus4\|o_Diff\[3\]\"" {  } { { "Work/eightBitAddSub.vhd" "o_Diff\[3\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802524 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "eightBitAddSub:ALU_ID\|o_Diff\[3\] " "Net is fed by \"eightBitAddSub:ALU_ID\|o_Diff\[3\]\"" {  } { { "Work/eightBitAddSub.vhd" "o_Diff\[3\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802524 ""}  } { { "Work/pipeline.vhd" "pc4_diff\[3\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 286 -1 0 } } { "Work/regIFID.vhd" "i_Value\[35\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regIFID.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1689663802524 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pc4_diff\[2\] regIFID:reg_IFID\|i_Value\[34\] " "Net \"pc4_diff\[2\]\", which fans out to \"regIFID:reg_IFID\|i_Value\[34\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "eightBitAddSub:pcPlus4\|o_Diff\[2\] " "Net is fed by \"eightBitAddSub:pcPlus4\|o_Diff\[2\]\"" {  } { { "Work/eightBitAddSub.vhd" "o_Diff\[2\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802524 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "eightBitAddSub:ALU_ID\|o_Diff\[2\] " "Net is fed by \"eightBitAddSub:ALU_ID\|o_Diff\[2\]\"" {  } { { "Work/eightBitAddSub.vhd" "o_Diff\[2\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802524 ""}  } { { "Work/pipeline.vhd" "pc4_diff\[2\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 286 -1 0 } } { "Work/regIFID.vhd" "i_Value\[34\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regIFID.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1689663802524 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pc4_diff\[1\] regIFID:reg_IFID\|i_Value\[33\] " "Net \"pc4_diff\[1\]\", which fans out to \"regIFID:reg_IFID\|i_Value\[33\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "eightBitAddSub:pcPlus4\|o_Diff\[1\] " "Net is fed by \"eightBitAddSub:pcPlus4\|o_Diff\[1\]\"" {  } { { "Work/eightBitAddSub.vhd" "o_Diff\[1\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802524 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "eightBitAddSub:ALU_ID\|o_Diff\[1\] " "Net is fed by \"eightBitAddSub:ALU_ID\|o_Diff\[1\]\"" {  } { { "Work/eightBitAddSub.vhd" "o_Diff\[1\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802524 ""}  } { { "Work/pipeline.vhd" "pc4_diff\[1\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 286 -1 0 } } { "Work/regIFID.vhd" "i_Value\[33\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regIFID.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1689663802524 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "pc4_diff\[0\] regIFID:reg_IFID\|i_Value\[32\] " "Net \"pc4_diff\[0\]\", which fans out to \"regIFID:reg_IFID\|i_Value\[32\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "eightBitAddSub:pcPlus4\|o_Diff\[0\] " "Net is fed by \"eightBitAddSub:pcPlus4\|o_Diff\[0\]\"" {  } { { "Work/eightBitAddSub.vhd" "o_Diff\[0\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802524 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "eightBitAddSub:ALU_ID\|o_Diff\[0\] " "Net is fed by \"eightBitAddSub:ALU_ID\|o_Diff\[0\]\"" {  } { { "Work/eightBitAddSub.vhd" "o_Diff\[0\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/eightBitAddSub.vhd" 25 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Quartus II" 0 -1 1689663802524 ""}  } { { "Work/pipeline.vhd" "pc4_diff\[0\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/pipeline.vhd" 286 -1 0 } } { "Work/regIFID.vhd" "i_Value\[32\]" { Text "D:/1-Quartus_Projects/CEG-3156/CEG-3156-Lab-3/Work/regIFID.vhd" 8 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Quartus II" 0 -1 1689663802524 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 24 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 24 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1689663802940 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 18 03:03:22 2023 " "Processing ended: Tue Jul 18 03:03:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1689663802940 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1689663802940 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1689663802940 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689663802940 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 26 s 35 s " "Quartus II Full Compilation was unsuccessful. 26 errors, 35 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1689663803513 ""}
