Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Aug 16 20:24:02 2025
| Host         : resi08 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file DMA_LED_wrapper_control_sets_placed.rpt
| Design       : DMA_LED_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   394 |
|    Minimum number of control sets                        |   394 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   522 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   394 |
| >= 0 to < 4        |   122 |
| >= 4 to < 6        |    37 |
| >= 6 to < 8        |    23 |
| >= 8 to < 10       |    41 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |     9 |
| >= 16              |   132 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             708 |          207 |
| No           | No                    | Yes                    |              51 |           17 |
| No           | Yes                   | No                     |             749 |          238 |
| Yes          | No                    | No                     |            2603 |          310 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2971 |          474 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                              Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                              |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                         | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                     |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                         | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                     |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                      |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                     | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                                                       |                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                2 |              2 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                             | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                       |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                           | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                    |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                   | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                     | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                            | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                           | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                      | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_1[0]                                                      |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                              |                2 |              2 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                     | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                               |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                         |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                    |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                     | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                       |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                     |                2 |              2 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                     |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                | DMA_LED_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                     |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                            | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/SR[0]                                                                 |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                        | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                    |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                             |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                   | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]             |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/axi_awaddr                                                                                                                                                                                | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[0]_1[0]                                                                                                                                                         | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                         |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/E[0]                                                                                                                                                                        | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                         |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                     |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read[1]_i_1_n_0                                                                                                                                                      | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                             | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                         | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                        |                2 |              2 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_master_stream_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state[1]_i_1_n_0                                                                                                                                              | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                            | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg                                                                                                                                                |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/axi_araddr[3]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                   | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                   | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                           | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]  |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_write[1]_i_1_n_0                                                                                                                                                     | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                        |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en         | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]   |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                         |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_split/m_ready_d[1]_i_1_n_0                                                                                                                            |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                              |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                      | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                       |                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.state                                                                                                                                                  | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                       |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                     | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                       |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/E[0]                                                                                                                                                                                      | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                      | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                  | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                       |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                               | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                2 |              3 |         1.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                               | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                       |                2 |              3 |         1.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                    | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                       |                2 |              3 |         1.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                   | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                     | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                       |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                     | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                     | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                     | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                          |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i             |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                               | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                              |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]  |                3 |              3 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i     |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                      | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |              3 |         1.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                     | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                2 |              3 |         1.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                2 |              3 |         1.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                    | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                            |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                      | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                      | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                      |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i   |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                      | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                     |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                          | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                2 |              3 |         1.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |              3 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                          | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |              3 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                                      |                1 |              3 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                 |                1 |              4 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                                                             | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                       |                1 |              4 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                     | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                             |                1 |              4 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                1 |              4 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |              4 |         1.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                          | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                              |                2 |              4 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                1 |              4 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                1 |              4 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                        |                2 |              4 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                          | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                2 |              4 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                                                                        |                2 |              4 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                       | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                2 |              4 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              4 |         1.33 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              4 |         1.33 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |         1.33 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                        |                2 |              4 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                                                                        |                1 |              4 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                | DMA_LED_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                  |                2 |              4 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                            |                2 |              4 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              4 |         1.33 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                          |                1 |              4 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                            | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                          |                1 |              4 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                     | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                1 |              5 |         5.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                2 |              5 |         2.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_master_stream_v1_0_M00_AXIS_inst/count                                                                                                                                                                                 | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                3 |              5 |         1.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              5 |         1.25 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                2 |              5 |         2.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                               | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                 |                2 |              5 |         2.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                2 |              5 |         2.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                  | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                1 |              5 |         5.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1024]_0[0]                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                     |                1 |              5 |         5.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                     |                1 |              5 |         5.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                2 |              5 |         2.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                  | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                3 |              5 |         1.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                1 |              5 |         5.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                        | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              6 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                         |                2 |              6 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                        | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              6 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                3 |              6 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                               | DMA_LED_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                              |                1 |              6 |         6.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                                                   | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                           |                1 |              6 |         6.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | DMA_LED_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                        | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                1 |              6 |         6.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                2 |              6 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              6 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2                                                                                                        |                2 |              6 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                3 |              6 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                4 |              6 |         1.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                2 |              6 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                     | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                          |                2 |              7 |         3.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                    |                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                    | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                           |                2 |              7 |         3.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                4 |              7 |         1.75 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                2 |              7 |         3.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                    | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                           |                2 |              7 |         3.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                      | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                      | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                      | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                              | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                       |                2 |              8 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                       | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                      | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                      | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                      | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                5 |              8 |         1.60 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              8 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              8 |         2.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                          |                1 |              8 |         8.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                2 |              8 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                      | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                               | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                       |                1 |              8 |         8.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                       | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 |                1 |              8 |         8.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                2 |              8 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                      | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                       | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                2 |              8 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                2 |              8 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                              | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                       |                2 |              8 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                      | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                6 |              9 |         1.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]  |                2 |              9 |         4.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                6 |              9 |         1.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                5 |              9 |         1.80 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                2 |              9 |         4.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                       |                7 |              9 |         1.29 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              9 |         2.25 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                2 |              9 |         4.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                4 |              9 |         2.25 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                            |                1 |              9 |         9.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                5 |              9 |         1.80 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/LEDAdderIP_0/inst/LEDAdderDMA_slave_lite_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                                                 | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                3 |              9 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                            |                6 |             10 |         1.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                      |                                                                                                                                                                                                                                            |                6 |             10 |         1.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                    |                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                      |                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                  |                4 |             10 |         2.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                     |                3 |             10 |         3.33 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                            |                6 |             10 |         1.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                4 |             10 |         2.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                    |                                                                                                                                                                                                                                            |                7 |             10 |         1.43 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                9 |             10 |         1.11 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                             |                3 |             10 |         3.33 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                         |                3 |             11 |         3.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                      | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |             12 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                         | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |             12 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             12 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                              | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                3 |             12 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                         | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |             12 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                         | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                2 |             12 |         6.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                               | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                3 |             12 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                               | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                2 |             12 |         6.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                              | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                2 |             12 |         6.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |             12 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                               | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                     |                5 |             13 |         2.60 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                5 |             13 |         2.60 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                              | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                     |                8 |             13 |         1.62 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                      |                                                                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                4 |             14 |         3.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                   |                                                                                                                                                                                                                                            |                2 |             14 |         7.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                         |                2 |             14 |         7.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                     |                5 |             14 |         2.80 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                5 |             14 |         2.80 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                4 |             15 |         3.75 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                5 |             15 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]              |                4 |             15 |         3.75 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                       |                                                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                           | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                        |                2 |             16 |         8.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                           | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                        |                4 |             16 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                        |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                        | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                6 |             16 |         2.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                            |                1 |             16 |        16.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                            |                4 |             17 |         4.25 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                            |                3 |             17 |         5.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                            |                3 |             18 |         6.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                7 |             18 |         2.57 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                            |                4 |             18 |         4.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                            |                4 |             18 |         4.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                         |                3 |             18 |         6.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                            |                3 |             18 |         6.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                            |               12 |             22 |         1.83 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                            |               10 |             22 |         2.20 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                            |               10 |             22 |         2.20 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                            |                9 |             22 |         2.44 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                5 |             24 |         4.80 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                       |                                                                                                                                                                                                                                            |                2 |             24 |        12.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                             | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                5 |             24 |         4.80 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                5 |             24 |         4.80 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                       |                                                                                                                                                                                                                                            |                2 |             24 |        12.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                            | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                8 |             24 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                             | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                7 |             24 |         3.43 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                             |                9 |             25 |         2.78 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                      | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                5 |             25 |         5.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                     |                8 |             26 |         3.25 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                              | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                     |                5 |             26 |         5.20 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                      | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                        |                4 |             26 |         6.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |               11 |             28 |         2.55 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                   |                                                                                                                                                                                                                                            |                2 |             29 |        14.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                            |                2 |             29 |        14.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                     | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                6 |             31 |         5.17 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                      |                8 |             31 |         3.88 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                9 |             32 |         3.56 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                              | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                     |                9 |             32 |         3.56 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                               | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                     |                9 |             32 |         3.56 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | DMA_LED_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                       |               17 |             32 |         1.88 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                        |                7 |             33 |         4.71 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg[0]           | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                             |                3 |             33 |        11.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                            |                6 |             34 |         5.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                 | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                             |               10 |             34 |         3.40 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                            |                6 |             34 |         5.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                       | DMA_LED_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                  |               11 |             34 |         3.09 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                            |               12 |             35 |         2.92 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                 |                9 |             35 |         3.89 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                            |               12 |             35 |         2.92 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][10][strb]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                            |                9 |             36 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                |                                                                                                                                                                                                                                            |               12 |             36 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum52_out                                                                                                                          |                                                                                                                                                                                                                                            |                9 |             36 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                            |                9 |             36 |         4.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                     |                8 |             36 |         4.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                            |                7 |             37 |         5.29 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                            |                7 |             37 |         5.29 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                         |               10 |             39 |         3.90 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                            |                6 |             39 |         6.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                            |                3 |             39 |        13.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                            |                6 |             39 |         6.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                     |                                                                                                                                                                                                                                            |                3 |             40 |        13.33 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                            |                9 |             40 |         4.44 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                            |                8 |             40 |         5.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                            |                8 |             40 |         5.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                          |                                                                                                                                                                                                                                            |                8 |             40 |         5.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                            |                7 |             41 |         5.86 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                       |                5 |             41 |         8.20 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                8 |             41 |         5.12 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                7 |             41 |         5.86 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                            |                7 |             41 |         5.86 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                      |                7 |             42 |         6.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                       | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                       |                5 |             42 |         8.40 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                    |                4 |             43 |        10.75 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                            |                8 |             44 |         5.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                    |                                                                                                                                                                                                                                            |                8 |             44 |         5.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                    |                                                                                                                                                                                                                                            |                7 |             46 |         6.57 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                            |                8 |             46 |         5.75 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                                            |                7 |             47 |         6.71 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                            |               11 |             47 |         4.27 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                            |               11 |             47 |         4.27 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                            |                7 |             47 |         6.71 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                  |               17 |             51 |         3.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                            |                9 |             51 |         5.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                       |                                                                                                                                                                                                                                            |                9 |             51 |         5.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                       |                                                                                                                                                                                                                                            |                8 |             51 |         6.38 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                            |                7 |             51 |         7.29 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                  |                8 |             52 |         6.50 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |               21 |             58 |         2.76 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                      | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                         |                9 |             59 |         6.56 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                         | DMA_LED_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                         |               11 |             59 |         5.36 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |               12 |             60 |         5.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | DMA_LED_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                    |                9 |             60 |         6.67 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                            |               15 |             62 |         4.13 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                    |                                                                                                                                                                                                                                            |               15 |             62 |         4.13 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                    |                                                                                                                                                                                                                                            |               15 |             62 |         4.13 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                            |               17 |             62 |         3.65 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                    |                                                                                                                                                                                                                                            |               16 |             62 |         3.88 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                    |                                                                                                                                                                                                                                            |               13 |             62 |         4.77 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                            |               18 |             62 |         3.44 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                            |               13 |             62 |         4.77 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                8 |             63 |         7.88 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                8 |             70 |         8.75 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                           |                9 |             83 |         9.22 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                8 |             89 |        11.12 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |                9 |             89 |         9.89 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                            |                6 |             96 |        16.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                            |                6 |             96 |        16.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                            |                6 |             96 |        16.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                            |                6 |             96 |        16.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                            |               21 |            131 |         6.24 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                            |               21 |            131 |         6.24 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               12 |            141 |        11.75 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                            |               21 |            145 |         6.90 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                            |               21 |            145 |         6.90 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               14 |            145 |        10.36 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                          |               15 |            149 |         9.93 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               14 |            151 |        10.79 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               14 |            155 |        11.07 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                            |               11 |            176 |        16.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                            |               11 |            176 |        16.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                            |               11 |            176 |        16.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 | DMA_LED_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                            |               12 |            192 |        16.00 |
|  DMA_LED_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                            |              208 |            710 |         3.41 |
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


