# ERROR: No extended dataflow license exists
# do Adder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/rissun57/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/rissun57/Desktop/FPGA/VHDL/Adder/Ripple_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:47 on Feb 06,2026
# vcom -reportprogress 300 -93 -work work /home/rissun57/Desktop/FPGA/VHDL/Adder/Ripple_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Ripple_adder
# -- Compiling architecture rtl of Ripple_adder
# End time: 19:20:47 on Feb 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rissun57/Desktop/FPGA/VHDL/Adder/half_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:47 on Feb 06,2026
# vcom -reportprogress 300 -93 -work work /home/rissun57/Desktop/FPGA/VHDL/Adder/half_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity half_adder
# -- Compiling architecture rtl of half_adder
# End time: 19:20:47 on Feb 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/rissun57/Desktop/FPGA/VHDL/Adder/full_adder2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:47 on Feb 06,2026
# vcom -reportprogress 300 -93 -work work /home/rissun57/Desktop/FPGA/VHDL/Adder/full_adder2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity full_adder2
# -- Compiling architecture rtl of full_adder2
# End time: 19:20:47 on Feb 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/rissun57/Desktop/FPGA/VHDL/Adder/RSA_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:20:47 on Feb 06,2026
# vcom -reportprogress 300 -93 -work work /home/rissun57/Desktop/FPGA/VHDL/Adder/RSA_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RSA_tb
# -- Compiling architecture sim of RSA_tb
# -- Loading entity Ripple_adder
# End time: 19:20:47 on Feb 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_hssi -L rtl_work -L work -voptargs="+acc"  RSA_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_hssi -L rtl_work -L work -voptargs=""+acc"" RSA_tb 
# Start time: 19:20:47 on Feb 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.rsa_tb(sim)
# Loading work.ripple_adder(rtl)
# Loading work.full_adder2(rtl)
# Loading work.half_adder(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: All Ripple Adder tests passed!
#    Time: 5120 ns  Iteration: 0  Instance: /rsa_tb
# End time: 19:22:41 on Feb 06,2026, Elapsed time: 0:01:54
# Errors: 0, Warnings: 0
