# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:09 on Oct 09,2025
# vlog -reportprogress 300 tb_gray_counter.v 
# -- Compiling module d_ff
# -- Compiling module gray
# ** Error: (vlog-13069) ** while parsing file included at tb_gray_counter.v(2)
# ** at gray_counter.v(13): near "and": syntax error, unexpected and, expecting ';' or ','.
# -- Compiling module top
# End time: 10:39:09 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run.do line 2
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog tb_gray_counter.v"
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:39 on Oct 09,2025
# vlog -reportprogress 300 tb_gray_counter.v 
# -- Compiling module d_ff
# -- Compiling module gray
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 10:39:39 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 10:39:39 on Oct 09,2025
# Loading work.top
# Loading work.gray
# ** Error: (vsim-3037) gray_counter.v(18): Missing instance name in instantiation of 'd_ff'.
#    Time: 0 ps  Iteration: 0  Instance: /top/dut File: gray_counter.v
# ** Error: (vsim-3037) gray_counter.v(19): Missing instance name in instantiation of 'd_ff'.
#    Time: 0 ps  Iteration: 0  Instance: /top/dut File: gray_counter.v
# ** Error: (vsim-3037) gray_counter.v(20): Missing instance name in instantiation of 'd_ff'.
#    Time: 0 ps  Iteration: 0  Instance: /top/dut File: gray_counter.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:58 on Oct 09,2025
# vlog -reportprogress 300 tb_gray_counter.v 
# -- Compiling module d_ff
# -- Compiling module gray
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 10:40:58 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 10:39:39 on Oct 09,2025
# Loading work.top
# Loading work.gray
# Loading work.d_ff
# ** Error (suppressible): (vsim-3053) gray_counter.v(18): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /top/dut/d1 File: d_ff.v
# ** Error (suppressible): (vsim-3053) gray_counter.v(19): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /top/dut/d2 File: d_ff.v
# ** Error (suppressible): (vsim-3053) gray_counter.v(20): Illegal output or inout port connection for port 'q'.
#    Time: 0 ps  Iteration: 0  Instance: /top/dut/d3 File: d_ff.v
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 3
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:41:51 on Oct 09,2025
# vlog -reportprogress 300 tb_gray_counter.v 
# -- Compiling module d_ff
# -- Compiling module gray
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 10:41:51 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 10:39:39 on Oct 09,2025
# Loading work.top
# Loading work.gray
# Loading work.d_ff
# --> 3 Bit Gray Counter <--
# 	--> xxx 
# 	--> 000 
# 	--> 000 
# 	--> 001 
# 	--> 011 
# 	--> 010 
# 	--> 110 
# 	--> 111 
# 	--> 101 
# 	--> 100 
# 	--> 000 
# 	--> 001 
# 	--> 011 
# 	--> 010 
# 	--> 110 
# 	--> 111 
# 	--> 101 
# 	--> 100 
# 	--> 000 
# 	--> 001 
# 	--> 011 
# 	--> 010 
# 	--> 110 
# 	--> 111 
# 	--> 101 
# 	--> 100 
# 	--> 000 
# 	--> 001 
# 	--> 011 
# 	--> 010 
# 	--> 110 
# 	--> 111 
# 	--> 101 
# 	--> 100 
# 	--> 000 
# 	--> 001 
# 	--> 011 
# 	--> 010 
# 	--> 110 
# 	--> 111 
# 	--> 101 
# ** Note: $finish    : tb_gray_counter.v(19)
#    Time: 415 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_gray_counter.v line 19
# End time: 10:45:46 on Oct 09,2025, Elapsed time: 0:06:07
# Errors: 6, Warnings: 0
