// Seed: 1958344236
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input tri id_2,
    input supply1 id_3,
    input tri id_4
);
  id_6(
      .id_0(), .id_1(id_1), .id_2(id_1 ? 1'b0 : 1'b0), .id_3(1)
  );
endmodule
module module_0 (
    input uwire id_0,
    input tri id_1,
    output wand id_2,
    output wor id_3,
    output wor id_4,
    output uwire id_5,
    input uwire id_6,
    output uwire id_7,
    output uwire id_8,
    input wire id_9,
    output wor module_1,
    input supply0 id_11,
    output supply1 id_12,
    input wand id_13,
    input supply1 id_14,
    input supply0 id_15
);
  wire id_17;
  xor (id_5, id_14, id_9, id_0, id_15, id_17, id_11, id_6, id_13);
  module_0(
      id_6, id_11, id_15, id_11, id_1
  );
endmodule
