Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Oct  7 16:08:12 2020
| Host         : LAPTOP-GBOUD091 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.532        0.000                      0                 9224        0.042        0.000                      0                 9224        1.845        0.000                       0                  3521  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
GCLK                        {0.000 5.000}        10.000          100.000         
  clk_125MHz_LCLK_MMCM      {0.000 4.000}        8.000           125.000         
  clk_250MHz_180_LCLK_MMCM  {2.000 4.000}        4.000           250.000         
  clk_250MHz_LCLK_MMCM      {0.000 2.000}        4.000           250.000         
  clkfbout_LCLK_MMCM        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_125MHz_LCLK_MMCM            0.532        0.000                      0                 9222        0.042        0.000                      0                 9222        2.750        0.000                       0                  3511  
  clk_250MHz_180_LCLK_MMCM                                                                                                                                                    1.845        0.000                       0                     3  
  clk_250MHz_LCLK_MMCM                                                                                                                                                        1.845        0.000                       0                     3  
  clkfbout_LCLK_MMCM                                                                                                                                                          7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_125MHz_LCLK_MMCM  clk_125MHz_LCLK_MMCM        3.527        0.000                      0                    2        0.731        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125MHz_LCLK_MMCM
  To Clock:  clk_125MHz_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 2.128ns (31.837%)  route 4.556ns (68.163%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 6.444 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.712    -0.900    WFM_ACQ_1/WVB/WR_CTRL/clk_125MHz
    SLICE_X65Y22         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/Q
                         net (fo=4, routed)           1.007     0.563    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.124     0.687 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.687    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.219 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.219    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.490 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.505     1.995    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.373     2.368 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.154     2.522    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.646 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          0.684     3.330    WFM_ACQ_1/WVB/WR_CTRL/wvb_wrreq
    SLICE_X58Y25         LUT4 (Prop_lut4_I0_O)        0.124     3.454 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2__0/O
                         net (fo=5, routed)           0.861     4.315    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.439 r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.346     5.785    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y3          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.518     6.444    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y3          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     6.920    
                         clock uncertainty           -0.072     6.848    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     6.316    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -5.785    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 2.128ns (32.355%)  route 4.449ns (67.645%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 6.450 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.712    -0.900    WFM_ACQ_1/WVB/WR_CTRL/clk_125MHz
    SLICE_X65Y22         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/Q
                         net (fo=4, routed)           1.007     0.563    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.124     0.687 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.687    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.219 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.219    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.490 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.505     1.995    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.373     2.368 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.154     2.522    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.646 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          0.684     3.330    WFM_ACQ_1/WVB/WR_CTRL/wvb_wrreq
    SLICE_X58Y25         LUT4 (Prop_lut4_I0_O)        0.124     3.454 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2__0/O
                         net (fo=5, routed)           0.861     4.315    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.439 r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.239     5.677    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X2Y4          RAMB18E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.524     6.450    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y4          RAMB18E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.476     6.926    
                         clock uncertainty           -0.072     6.854    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532     6.322    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.322    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 2.128ns (32.388%)  route 4.442ns (67.612%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 6.444 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.712    -0.900    WFM_ACQ_1/WVB/WR_CTRL/clk_125MHz
    SLICE_X65Y22         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/Q
                         net (fo=4, routed)           1.007     0.563    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.124     0.687 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.687    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.219 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.219    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.490 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.505     1.995    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.373     2.368 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.154     2.522    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.646 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          0.684     3.330    WFM_ACQ_1/WVB/WR_CTRL/wvb_wrreq
    SLICE_X58Y25         LUT4 (Prop_lut4_I0_O)        0.124     3.454 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2__0/O
                         net (fo=5, routed)           0.861     4.315    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.439 r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.232     5.671    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y3          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.518     6.444    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y3          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     6.920    
                         clock uncertainty           -0.072     6.848    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532     6.316    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 2.128ns (32.388%)  route 4.442ns (67.612%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 6.444 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.712    -0.900    WFM_ACQ_1/WVB/WR_CTRL/clk_125MHz
    SLICE_X65Y22         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/Q
                         net (fo=4, routed)           1.007     0.563    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.124     0.687 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.687    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.219 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.219    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.490 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.505     1.995    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.373     2.368 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.154     2.522    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.646 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          0.684     3.330    WFM_ACQ_1/WVB/WR_CTRL/wvb_wrreq
    SLICE_X58Y25         LUT4 (Prop_lut4_I0_O)        0.124     3.454 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2__0/O
                         net (fo=5, routed)           0.861     4.315    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.439 r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.232     5.671    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y3          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.518     6.444    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y3          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     6.920    
                         clock uncertainty           -0.072     6.848    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532     6.316    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 2.128ns (32.388%)  route 4.442ns (67.612%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 6.444 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.712    -0.900    WFM_ACQ_1/WVB/WR_CTRL/clk_125MHz
    SLICE_X65Y22         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/Q
                         net (fo=4, routed)           1.007     0.563    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.124     0.687 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.687    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.219 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.219    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.490 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.505     1.995    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.373     2.368 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.154     2.522    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.646 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          0.684     3.330    WFM_ACQ_1/WVB/WR_CTRL/wvb_wrreq
    SLICE_X58Y25         LUT4 (Prop_lut4_I0_O)        0.124     3.454 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2__0/O
                         net (fo=5, routed)           0.861     4.315    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.439 r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.232     5.671    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y3          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.518     6.444    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y3          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     6.920    
                         clock uncertainty           -0.072     6.848    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.532     6.316    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.316    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 2.128ns (32.490%)  route 4.422ns (67.510%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 6.450 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.712    -0.900    WFM_ACQ_1/WVB/WR_CTRL/clk_125MHz
    SLICE_X65Y22         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/Q
                         net (fo=4, routed)           1.007     0.563    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.124     0.687 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.687    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.219 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.219    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.490 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.505     1.995    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.373     2.368 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.154     2.522    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.646 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          0.684     3.330    WFM_ACQ_1/WVB/WR_CTRL/wvb_wrreq
    SLICE_X58Y25         LUT4 (Prop_lut4_I0_O)        0.124     3.454 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2__0/O
                         net (fo=5, routed)           0.861     4.315    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.439 r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.211     5.650    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X2Y4          RAMB18E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.524     6.450    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y4          RAMB18E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.476     6.926    
                         clock uncertainty           -0.072     6.854    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532     6.322    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.322    
                         arrival time                          -5.650    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 2.128ns (32.342%)  route 4.452ns (67.658%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 6.450 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.712    -0.900    WFM_ACQ_1/WVB/WR_CTRL/clk_125MHz
    SLICE_X65Y22         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/Q
                         net (fo=4, routed)           1.007     0.563    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.124     0.687 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.687    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.219 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.219    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.490 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.505     1.995    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.373     2.368 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.154     2.522    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.646 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          0.684     3.330    WFM_ACQ_1/WVB/WR_CTRL/wvb_wrreq
    SLICE_X58Y25         LUT4 (Prop_lut4_I0_O)        0.124     3.454 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2__0/O
                         net (fo=5, routed)           0.861     4.315    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.439 r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.241     5.680    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X2Y4          RAMB18E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.524     6.450    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y4          RAMB18E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.476     6.926    
                         clock uncertainty           -0.072     6.854    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.411    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          6.411    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 2.128ns (32.375%)  route 4.445ns (67.625%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 6.444 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.712    -0.900    WFM_ACQ_1/WVB/WR_CTRL/clk_125MHz
    SLICE_X65Y22         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep/Q
                         net (fo=4, routed)           1.007     0.563    WFM_ACQ_1/WVB/WR_CTRL/wvb_wr_addr_reg[0]_rep_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I0_O)        0.124     0.687 r  WFM_ACQ_1/WVB/WR_CTRL/overflow0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     0.687    WFM_ACQ_1/WVB/OVERFLOW_CTRL/S[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.219 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.219    WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.490 f  WFM_ACQ_1/WVB/OVERFLOW_CTRL/overflow0_carry__0/CO[0]
                         net (fo=5, routed)           0.505     1.995    WFM_ACQ_1/WVB/OVERFLOW_CTRL/CO[0]
    SLICE_X63Y25         LUT2 (Prop_lut2_I0_O)        0.373     2.368 r  WFM_ACQ_1/WVB/OVERFLOW_CTRL/WAVEFORM_BUFFER_i_3__0/O
                         net (fo=1, routed)           0.154     2.522    WFM_ACQ_1/WVB/WR_CTRL/armed_reg_0
    SLICE_X63Y25         LUT6 (Prop_lut6_I0_O)        0.124     2.646 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_1__0/O
                         net (fo=14, routed)          0.684     3.330    WFM_ACQ_1/WVB/WR_CTRL/wvb_wrreq
    SLICE_X58Y25         LUT4 (Prop_lut4_I0_O)        0.124     3.454 r  WFM_ACQ_1/WVB/WR_CTRL/WAVEFORM_BUFFER_i_2__0/O
                         net (fo=5, routed)           0.861     4.315    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X54Y17         LUT2 (Prop_lut2_I0_O)        0.124     4.439 r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=33, routed)          1.234     5.673    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X2Y3          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.518     6.444    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y3          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476     6.920    
                         clock uncertainty           -0.072     6.848    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.405    WFM_ACQ_1/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.405    
                         arrival time                          -5.673    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 1.563ns (22.219%)  route 5.471ns (77.781%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 6.412 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.665    -0.947    CUPPA_0/CRSM_0/clk_125MHz
    SLICE_X40Y5          FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_fdre_C_Q)         0.419    -0.528 r  CUPPA_0/CRSM_0/y_adr_reg[4]/Q
                         net (fo=15, routed)          1.285     0.757    CUPPA_0/CRSM_0/y_adr_reg[10]_0[4]
    SLICE_X39Y11         LUT6 (Prop_lut6_I3_O)        0.296     1.053 f  CUPPA_0/CRSM_0/i_rd_data[11]_i_15/O
                         net (fo=2, routed)           0.444     1.497    CUPPA_0/CRSM_0/i_rd_data[11]_i_15_n_0
    SLICE_X39Y11         LUT5 (Prop_lut5_I1_O)        0.124     1.621 f  CUPPA_0/CRSM_0/i_rd_data[8]_i_11/O
                         net (fo=20, routed)          1.225     2.846    CUPPA_0/CRSM_0/i_rd_data[8]_i_11_n_0
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.124     2.970 f  CUPPA_0/CRSM_0/i_rd_data[2]_i_8/O
                         net (fo=4, routed)           0.749     3.719    CUPPA_0/CRSM_0/i_rd_data[2]_i_8_n_0
    SLICE_X40Y21         LUT3 (Prop_lut3_I2_O)        0.150     3.869 f  CUPPA_0/CRSM_0/i_rd_data[10]_i_12/O
                         net (fo=6, routed)           0.778     4.646    CUPPA_0/CRSM_0/i_rd_data[10]_i_12_n_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I0_O)        0.326     4.972 r  CUPPA_0/CRSM_0/i_rd_data[7]_i_4/O
                         net (fo=1, routed)           0.992     5.964    CUPPA_0/CRSM_0/i_rd_data[7]_i_4_n_0
    SLICE_X44Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.088 r  CUPPA_0/CRSM_0/i_rd_data[7]_i_1/O
                         net (fo=1, routed)           0.000     6.088    CUPPA_0/CRSM_0/i_rd_data[7]_i_1_n_0
    SLICE_X44Y15         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.485     6.412    CUPPA_0/CRSM_0/clk_125MHz
    SLICE_X44Y15         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[7]/C
                         clock pessimism              0.577     6.988    
                         clock uncertainty           -0.072     6.916    
    SLICE_X44Y15         FDRE (Setup_fdre_C_D)        0.031     6.947    CUPPA_0/CRSM_0/i_rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 CUPPA_0/CRSM_0/y_adr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/CRSM_0/i_rd_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 1.572ns (22.405%)  route 5.444ns (77.595%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 6.412 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.610ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.663    -0.949    CUPPA_0/CRSM_0/clk_125MHz
    SLICE_X40Y10         FDRE                                         r  CUPPA_0/CRSM_0/y_adr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y10         FDRE (Prop_fdre_C_Q)         0.419    -0.530 r  CUPPA_0/CRSM_0/y_adr_reg[6]/Q
                         net (fo=13, routed)          1.203     0.673    CUPPA_0/CRSM_0/y_adr_reg[10]_0[6]
    SLICE_X38Y13         LUT6 (Prop_lut6_I0_O)        0.299     0.972 r  CUPPA_0/CRSM_0/dig_spi_wr_data[15]_i_2/O
                         net (fo=2, routed)           0.824     1.796    CUPPA_0/CRSM_0/dig_spi_wr_data[15]_i_2_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.124     1.920 r  CUPPA_0/CRSM_0/i_rd_data[15]_i_13/O
                         net (fo=103, routed)         0.867     2.787    CUPPA_0/CRSM_0/y_adr_reg[1]_0
    SLICE_X43Y13         LUT2 (Prop_lut2_I1_O)        0.150     2.937 f  CUPPA_0/CRSM_0/i_rd_data[15]_i_17/O
                         net (fo=8, routed)           1.105     4.041    WFM_ACQ_1/WVB/WBS/i_rd_data[9]_i_4_0
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.332     4.373 f  WFM_ACQ_1/WVB/WBS/i_rd_data[8]_i_14/O
                         net (fo=1, routed)           0.863     5.236    CUPPA_0/CRSM_0/i_rd_data_reg[8]_0
    SLICE_X40Y19         LUT4 (Prop_lut4_I3_O)        0.124     5.360 r  CUPPA_0/CRSM_0/i_rd_data[8]_i_5/O
                         net (fo=1, routed)           0.583     5.944    CUPPA_0/CRSM_0/i_rd_data[8]_i_5_n_0
    SLICE_X40Y16         LUT6 (Prop_lut6_I3_O)        0.124     6.068 r  CUPPA_0/CRSM_0/i_rd_data[8]_i_1/O
                         net (fo=1, routed)           0.000     6.068    CUPPA_0/CRSM_0/i_rd_data[8]_i_1_n_0
    SLICE_X40Y16         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.485     6.412    CUPPA_0/CRSM_0/clk_125MHz
    SLICE_X40Y16         FDRE                                         r  CUPPA_0/CRSM_0/i_rd_data_reg[8]/C
                         clock pessimism              0.610     7.021    
                         clock uncertainty           -0.072     6.949    
    SLICE_X40Y16         FDRE (Setup_fdre_C_D)        0.031     6.980    CUPPA_0/CRSM_0/i_rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.980    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                  0.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 CUPPA_0/wvb_trig_thr_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_1/i_cuppa_wvb_trig_bundle_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.564%)  route 0.234ns (62.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.550    -0.629    CUPPA_0/clk_125MHz
    SLICE_X45Y21         FDRE                                         r  CUPPA_0/wvb_trig_thr_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  CUPPA_0/wvb_trig_thr_1_reg[5]/Q
                         net (fo=2, routed)           0.234    -0.253    WFM_ACQ_1/i_cuppa_wvb_trig_bundle_reg[17]_0[9]
    SLICE_X51Y22         FDRE                                         r  WFM_ACQ_1/i_cuppa_wvb_trig_bundle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.810    -0.875    WFM_ACQ_1/clk_125MHz
    SLICE_X51Y22         FDRE                                         r  WFM_ACQ_1/i_cuppa_wvb_trig_bundle_reg[9]/C
                         clock pessimism              0.502    -0.373    
    SLICE_X51Y22         FDRE (Hold_fdre_C_D)         0.078    -0.295    WFM_ACQ_1/i_cuppa_wvb_trig_bundle_reg[9]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.583%)  route 0.261ns (61.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.573    -0.606    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X62Y27         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[21]/Q
                         net (fo=8, routed)           0.261    -0.181    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X3Y6          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.883    -0.801    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y6          RAMB36E1                                     r  WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.528    
    RAMB36_X3Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.232    WFM_ACQ_1/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/WR_CTRL/i_test_conf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.273ns (60.052%)  route 0.182ns (39.948%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.548    -0.631    WFM_ACQ_1/WVB/WR_CTRL/clk_125MHz
    SLICE_X50Y19         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_test_conf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.467 f  WFM_ACQ_1/WVB/WR_CTRL/i_test_conf_reg[4]/Q
                         net (fo=2, routed)           0.182    -0.285    WFM_ACQ_1/WVB/WR_CTRL/i_test_conf[4]
    SLICE_X46Y18         LUT1 (Prop_lut1_I0_O)        0.045    -0.240 r  WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.240    WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max[4]_i_2_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.176 r  WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.176    WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max0[4]
    SLICE_X46Y18         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.818    -0.867    WFM_ACQ_1/WVB/WR_CTRL/clk_125MHz
    SLICE_X46Y18         FDRE                                         r  WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max_reg[4]/C
                         clock pessimism              0.502    -0.365    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.134    -0.231    WFM_ACQ_1/WVB/WR_CTRL/i_test_cnt_max_reg[4]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.529%)  route 0.273ns (62.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.558    -0.621    WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X34Y34         FDRE                                         r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_reg[21]/Q
                         net (fo=8, routed)           0.273    -0.184    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.870    -0.814    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.541    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.245    WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 CUPPA_0/wvb_trig_thr_1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_1/i_cuppa_wvb_trig_bundle_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.371%)  route 0.226ns (61.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.550    -0.629    CUPPA_0/clk_125MHz
    SLICE_X45Y22         FDRE                                         r  CUPPA_0/wvb_trig_thr_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  CUPPA_0/wvb_trig_thr_1_reg[9]/Q
                         net (fo=2, routed)           0.226    -0.261    WFM_ACQ_1/i_cuppa_wvb_trig_bundle_reg[17]_0[13]
    SLICE_X51Y22         FDRE                                         r  WFM_ACQ_1/i_cuppa_wvb_trig_bundle_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.810    -0.875    WFM_ACQ_1/clk_125MHz
    SLICE_X51Y22         FDRE                                         r  WFM_ACQ_1/i_cuppa_wvb_trig_bundle_reg[13]/C
                         clock pessimism              0.502    -0.373    
    SLICE_X51Y22         FDRE (Hold_fdre_C_D)         0.047    -0.326    WFM_ACQ_1/i_cuppa_wvb_trig_bundle_reg[13]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CUPPA_0/wvb_pre_config_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_1/i_cuppa_wvb_config_bundle_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.256%)  route 0.224ns (57.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.548    -0.631    CUPPA_0/clk_125MHz
    SLICE_X46Y23         FDRE                                         r  CUPPA_0/wvb_pre_config_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  CUPPA_0/wvb_pre_config_1_reg[1]/Q
                         net (fo=2, routed)           0.224    -0.243    WFM_ACQ_1/i_cuppa_wvb_config_bundle_reg[53]_0[46]
    SLICE_X50Y21         FDRE                                         r  WFM_ACQ_1/i_cuppa_wvb_config_bundle_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.811    -0.874    WFM_ACQ_1/clk_125MHz
    SLICE_X50Y21         FDRE                                         r  WFM_ACQ_1/i_cuppa_wvb_config_bundle_reg[46]/C
                         clock pessimism              0.502    -0.372    
    SLICE_X50Y21         FDRE (Hold_fdre_C_D)         0.063    -0.309    WFM_ACQ_1/i_cuppa_wvb_config_bundle_reg[46]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.476%)  route 0.169ns (54.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.589    -0.590    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X23Y14         FDRE                                         r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/Q
                         net (fo=6, routed)           0.169    -0.280    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0[9]
    RAMB18_X1Y4          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.898    -0.786    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y4          RAMB18E1                                     r  WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.254    -0.532    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.349    WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.571    -0.608    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X59Y27         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[21]/Q
                         net (fo=1, routed)           0.116    -0.350    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/DIA
    SLICE_X62Y27         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.838    -0.847    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/WCLK
    SLICE_X62Y27         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMA/CLK
                         clock pessimism              0.273    -0.574    
    SLICE_X62Y27         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.427    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.571    -0.608    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X59Y27         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[22]/Q
                         net (fo=1, routed)           0.116    -0.350    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/DIB
    SLICE_X62Y27         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.838    -0.847    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/WCLK
    SLICE_X62Y27         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMB/CLK
                         clock pessimism              0.273    -0.574    
    SLICE_X62Y27         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.428    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125MHz_LCLK_MMCM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.575    -0.604    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/clk
    SLICE_X63Y19         FDRE                                         r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/d_reg_reg[12]/Q
                         net (fo=1, routed)           0.116    -0.346    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/DIA
    SLICE_X66Y19         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.841    -0.844    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/WCLK
    SLICE_X66Y19         RAMD64E                                      r  WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA/CLK
                         clock pessimism              0.273    -0.571    
    SLICE_X66Y19         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.424    WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125MHz_LCLK_MMCM
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y1      CUPPA_0/PG_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y3      WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y3      WFM_ACQ_0/WVB/WBS/HDR_FIFO_FMT_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y5      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y5      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9      WFM_ACQ_0/WVB/WBS/WAVEFORM_BUFFER/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y35     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y35     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y35     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y35     WFM_ACQ_0/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X62Y27     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X62Y27     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_21_23/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X58Y27     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X58Y27     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X58Y27     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X58Y27     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X58Y27     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X58Y27     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X58Y27     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X58Y27     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_24_26/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X62Y24     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X62Y24     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X62Y24     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X62Y24     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_27_27/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X58Y19     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X58Y19     WFM_ACQ_1/WVB/PTB/DIST_PTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_180_LCLK_MMCM
  To Clock:  clk_250MHz_180_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_180_LCLK_MMCM
Waveform(ns):       { 2.000 4.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    lclk_mmcm_0/inst/clkout4_buf/I
Min Period  n/a     ODDR/C               n/a            1.474         4.000       2.526      OLOGIC_X1Y72     clk_forward_1/C
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  clk_250MHz_LCLK_MMCM
  To Clock:  clk_250MHz_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250MHz_LCLK_MMCM
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    lclk_mmcm_0/inst/clkout3_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X1Y122    clk_forward_0/C
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_LCLK_MMCM
  To Clock:  clkfbout_LCLK_MMCM

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_LCLK_MMCM
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    lclk_mmcm_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  lclk_mmcm_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125MHz_LCLK_MMCM
  To Clock:  clk_125MHz_LCLK_MMCM

Setup :            0  Failing Endpoints,  Worst Slack        3.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.731ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.527ns  (required time - arrival time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (recovery check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.828ns (21.493%)  route 3.024ns (78.507%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 6.419 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.650    -0.962    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X53Y11         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[31]/Q
                         net (fo=2, routed)           0.961     0.456    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[31]
    SLICE_X52Y8          LUT4 (Prop_lut4_I1_O)        0.124     0.580 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_17/O
                         net (fo=1, routed)           0.575     1.155    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_17_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I4_O)        0.124     1.279 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.394     1.673    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I2_O)        0.124     1.797 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          1.094     2.891    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X41Y5          FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.492     6.419    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_125MHz
    SLICE_X41Y5          FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism              0.476     6.895    
                         clock uncertainty           -0.072     6.823    
    SLICE_X41Y5          FDCE (Recov_fdce_C_CLR)     -0.405     6.418    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                          6.418    
                         arrival time                          -2.891    
  -------------------------------------------------------------------
                         slack                                  3.527    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (recovery check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125MHz_LCLK_MMCM rise@8.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.828ns (25.176%)  route 2.461ns (74.824%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 6.405 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.962ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.650    -0.962    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X53Y11         FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.506 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[31]/Q
                         net (fo=2, routed)           0.961     0.456    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[31]
    SLICE_X52Y8          LUT4 (Prop_lut4_I1_O)        0.124     0.580 r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_17/O
                         net (fo=1, routed)           0.575     1.155    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_17_n_0
    SLICE_X52Y9          LUT5 (Prop_lut5_I4_O)        0.124     1.279 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.394     1.673    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I2_O)        0.124     1.797 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.531     2.327    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X50Y7          FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      8.000     8.000 r  
    Y9                                                0.000     8.000 r  GCLK (IN)
                         net (fo=0)                   0.000     8.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     9.420 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.582    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     3.144 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     4.835    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.926 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        1.478     6.405    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_125MHz
    SLICE_X50Y7          FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism              0.611     7.015    
                         clock uncertainty           -0.072     6.943    
    SLICE_X50Y7          FDCE (Recov_fdce_C_CLR)     -0.319     6.624    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                          6.624    
                         arrival time                          -2.327    
  -------------------------------------------------------------------
                         slack                                  4.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
                            (removal check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.231ns (33.991%)  route 0.449ns (66.009%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.555    -0.624    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X53Y9          FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/Q
                         net (fo=2, routed)           0.110    -0.373    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[20]
    SLICE_X52Y9          LUT5 (Prop_lut5_I1_O)        0.045    -0.328 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.126    -0.202    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I2_O)        0.045    -0.157 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.213     0.056    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/SR[0]
    SLICE_X50Y7          FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.822    -0.863    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/clk_125MHz
    SLICE_X50Y7          FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg/C
                         clock pessimism              0.255    -0.608    
    SLICE_X50Y7          FDCE (Remov_fdce_C_CLR)     -0.067    -0.675    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_0/ff_reg
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
                            (removal check against rising-edge clock clk_125MHz_LCLK_MMCM  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125MHz_LCLK_MMCM rise@0.000ns - clk_125MHz_LCLK_MMCM rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.231ns (24.647%)  route 0.706ns (75.353%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.555    -0.624    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/clk_125MHz
    SLICE_X53Y9          FDRE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.483 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/timeout_cnt_reg[20]/Q
                         net (fo=2, routed)           0.110    -0.373    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/timeout_cnt_reg[20]
    SLICE_X52Y9          LUT5 (Prop_lut5_I1_O)        0.045    -0.328 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6/O
                         net (fo=1, routed)           0.126    -0.202    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_6_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I2_O)        0.045    -0.157 f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/CRC16_8B_P_0/FSM_sequential_fsm[4]_i_1/O
                         net (fo=93, routed)          0.470     0.314    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/SR[0]
    SLICE_X41Y5          FDCE                                         f  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125MHz_LCLK_MMCM rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    lclk_mmcm_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  lclk_mmcm_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    lclk_mmcm_0/inst/clk_in1_LCLK_MMCM
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  lclk_mmcm_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    lclk_mmcm_0/inst/clk_125MHz_LCLK_MMCM
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  lclk_mmcm_0/inst/clkout1_buf/O
                         net (fo=3509, routed)        0.827    -0.858    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/clk_125MHz
    SLICE_X41Y5          FDCE                                         r  CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg/C
                         clock pessimism              0.502    -0.356    
    SLICE_X41Y5          FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    CUPPA_0/UART_DEBUG_0/UART_PROC_HS_0/NEDGE_1/ff_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.762    





