// Seed: 326543972
module module_0 ();
  assign id_1 = 1;
  assign id_1 = (id_1);
  assign id_1 = ~1;
  tri0 id_2;
  assign id_1 = 1;
  reg id_3, id_4, id_5, id_6 = id_5, id_7;
  assign id_2 = id_2 <= 1;
  assign id_7 = id_4;
  initial
    if (id_2 ^ id_4)
      @(negedge id_5 == 1 or 1)
        if (id_6) id_7 = id_5;
        else if (id_5) begin
          id_6#(
              .id_3(1 ^ id_2),
              .id_7(1)
          ) <= id_1;
        end else id_4 = id_1;
endmodule
module module_1;
  supply0 id_1;
  assign id_1 = 1;
  wire id_2;
  module_0();
  wire id_3, id_4;
endmodule
