# Hardware Related Books

* <http://www.vlsi-expert.com/p/recommended-book.html>

## Verilog
* [a_verilog_hdl_primer](https://drive.google.com/file/d/1wj_ftsmwqatEIZRMRMYeRw2n2LSfnWEq/view?usp=sharing)
* [the_verilog_hardware_description_language](https://drive.google.com/file/d/1wXlhxlD5iYjShnHqLd1RI4CPWMo6650M/view?usp=sharing)
* [the_verilog_pli_handbook](https://drive.google.com/file/d/1qpt3isoaTwAuFROEbWUf7A6j2rU47anV/view?usp=sharing)
* [verilog_std_1364_2005](https://drive.google.com/file/d/1B_f8SdwBIc_816nmVst12G5u4xRyRSwf/view?usp=sharing)
* [verilog_2001_new_features_of_the_verilog](https://drive.google.com/file/d/1UFcBQkjzR4CwAhOjYAe5Q4_G35XZmNpe/view?usp=sharing)
* [verilog_and_systemverilog_gotchas](https://drive.google.com/file/d/1TA2ABXDjYvfEruut_k5lF2qZNrX2XKbZ/view?usp=sharing)
* [verilog_hdl_a_guide_to_digital_design_and_synthesis_1996](https://drive.google.com/file/d/17-HEQ5A91BlP7D8hvSOxsQmCybu_Y2Qr/view?usp=sharing)
* [verilog_hdl_a_guide_to_digital_design_and_synthesis_2003](https://drive.google.com/file/d/1HqW1lHY_XZMl_FDgRxZcWpWm5lanEP8k/view?usp=sharing)
* [verilog_hdl_synthesis](https://drive.google.com/file/d/1dn1SGGXrVBmM4J4D69CPm2V6RRYNb0CG/view?usp=sharing)

## System Verilog
* [ieee_standard_for_systemverilog](https://drive.google.com/file/d/1sgC0B2gvHSKomJDGfSAU7h_GJSOqv8wX/view?usp=sharing)
* [rtl_modeling_with_systemverilog](https://drive.google.com/file/d/18atoQHoooB8n-IAZKSPRfN2AtcCu0CqJ/view?usp=sharing)
* [system_verilog_for_design](https://drive.google.com/file/d/1dzEsChxoeIgdgMewEKV-w7cOQosIipkL/view?usp=sharing)
* [systemverilog_assertions_and_functional_coverage](https://drive.google.com/file/d/11NW-ocRyMkoRyJKoQ6fC8sSqfjoKc_I1/view?usp=sharing)
* [systemverilog_for_verification](https://drive.google.com/file/d/1YkcepHqIgOtq_Pu-wb2oJH-thmA0rGvT/view?usp=sharing)

## UVM
* [the_uvm_primer](https://drive.google.com/file/d/1OaOadfQPYKW1on2LDoAeaFmdsAaI8Ns4/view?usp=sharing)
* [a_practical_guide_to_adopting_uvm](https://drive.google.com/file/d/1bPlqvhX6_phopGyZAka-jxaqjzTihPed/view?usp=sharing)

## VLSI
* [cmos_vlsi_design](https://drive.google.com/file/d/1ao_xdbMWTwRU-gKw_pBxsSBxunpv70we/view?usp=sharing)
* [cmos_vlsi_design_solutions](https://drive.google.com/file/d/1YrhWcij8XMlRf3TGUDcTbYC37JE3sulm/view?usp=sharing)

## Design
* [hdl_chip_design](https://drive.google.com/file/d/1AxamWMzCwOqOPiniQN28-g_HvhV93dOm/view?usp=sharing)
* [digital_logic_and_computer_design](https://drive.google.com/file/d/1vVkxLErnXqHkA-8CKTSLxomExKHUg9aX/view?usp=sharing)
* [digital_integrated_circuits](https://drive.google.com/file/d/19XnCq36Ux58Zw0Qh5XzbCFspWla4_NlY/view?usp=sharing)
* [digital_design](https://drive.google.com/file/d/1O17a9ulEcbf9mIPEGe2z4c3Dxd7xVGDi/view?usp=sharing)
* [digital_design_principles_and_practices](https://drive.google.com/file/d/1hLmk2WXePW2YCj-wBVZZlHENR4q67YgE/view?usp=sharing)
* [an_asic_low_power_primer](https://drive.google.com/file/d/1zTsmTAxlCACkt_U3Ln0mfZUtSxBmusFE/view?usp=sharing)
* [a_systemc_primer](https://drive.google.com/file/d/161rMggiUkrweHTvQjO1_n_CvJW-3VGmy/view?usp=sharing)
* [application_specific_integrated_circuits](https://drive.google.com/file/d/1Uzfb_b9sbgs7uZTXokjEuJpbaBsU_tw1/view?usp=sharing)
* [logic_and_computer_design_fundamentals](https://drive.google.com/file/d/1JWxlOa1xgftk2QCwzUXvwjXJgZPOKz9R/view?usp=sharing)
* [principles_of_verifiable_rtl_design](https://drive.google.com/file/d/1bgXtYdPUB-zwnEB6IuE8MxQ_JKtHQg-o/view?usp=sharing)
* [static_timing_analysis_for_nanometer_designs](https://drive.google.com/file/d/1tSH8bwC0aZJdI6M1axH03WxFXktJYwIu/view?usp=sharing)

## Verification

