#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000028efc396bf0 .scope module, "min_mex_tb" "min_mex_tb" 2 3;
 .timescale -9 -12;
P_0000028efc34f040 .param/l "ADDR_WIDTH" 0 2 4, +C4<00000000000000000000000000000100>;
P_0000028efc34f078 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000000101>;
v0000028efc41d8d0_0 .var "addr", 3 0;
v0000028efc41c6b0_0 .var "clk", 0 0;
v0000028efc41e5f0_0 .var "data", 4 0;
v0000028efc41d330_0 .var "dataValid", 0 0;
v0000028efc41e690_0 .net "data_out", 4 0, L_0000028efc41d010;  1 drivers
v0000028efc41d970_0 .net "outValid", 0 0, L_0000028efc41e0f0;  1 drivers
v0000028efc41dfb0_0 .var "read", 0 0;
v0000028efc41e190_0 .var "reset", 0 0;
v0000028efc41d1f0_0 .var "seed", 31 0;
E_0000028efc39b110 .event "_ivl_0";
S_0000028efc3a76e0 .scope module, "dut" "min_mex" 2 18, 3 1 0, S_0000028efc396bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "dataValid";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 4 "addr";
    .port_info 5 /INPUT 5 "data";
    .port_info 6 /OUTPUT 1 "outValid";
    .port_info 7 /OUTPUT 5 "data_out";
P_0000028efc34e9c0 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000000100>;
P_0000028efc34e9f8 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000000101>;
v0000028efc41ce30_0 .net "addr", 3 0, v0000028efc41d8d0_0;  1 drivers
v0000028efc41c9d0_0 .net "clk", 0 0, v0000028efc41c6b0_0;  1 drivers
v0000028efc41c4d0_0 .net "data", 4 0, v0000028efc41e5f0_0;  1 drivers
v0000028efc41d470_0 .net "dataValid", 0 0, v0000028efc41d330_0;  1 drivers
v0000028efc41c7f0_0 .net "data_out", 4 0, L_0000028efc41d010;  alias, 1 drivers
v0000028efc41dbf0_0 .net "dp_done", 0 0, v0000028efc420030_0;  1 drivers
v0000028efc41d510_0 .net "outValid", 0 0, L_0000028efc41e0f0;  alias, 1 drivers
v0000028efc41e050_0 .net "read", 0 0, v0000028efc41dfb0_0;  1 drivers
v0000028efc41c390_0 .net "reset", 0 0, v0000028efc41e190_0;  1 drivers
v0000028efc41ced0_0 .net "resetComplete", 0 0, L_0000028efc41e870;  1 drivers
v0000028efc41d150_0 .net "state", 3 0, v0000028efc397350_0;  1 drivers
S_0000028efc341180 .scope module, "control_unit" "min_mex_ctrl" 3 19, 4 1 0, S_0000028efc3a76e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "dataValid";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "resetComplete";
    .port_info 5 /INPUT 1 "dp_done";
    .port_info 6 /OUTPUT 1 "outValid";
    .port_info 7 /OUTPUT 4 "state";
P_0000028efc341310 .param/l "S_DONE" 1 4 20, C4<111>;
P_0000028efc341348 .param/l "S_IDLE" 1 4 13, C4<000>;
P_0000028efc341380 .param/l "S_READ" 1 4 14, C4<001>;
P_0000028efc3413b8 .param/l "S_READ_INTERMEDIATE_1" 1 4 15, C4<010>;
P_0000028efc3413f0 .param/l "S_READ_INTERMEDIATE_2" 1 4 16, C4<011>;
P_0000028efc341428 .param/l "S_RUN" 1 4 17, C4<100>;
P_0000028efc341460 .param/l "S_RUN_INTERMEDIATE_1" 1 4 18, C4<101>;
P_0000028efc341498 .param/l "S_RUN_INTERMEDIATE_2" 1 4 19, C4<110>;
L_0000028efc420168 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0000028efc3977b0_0 .net/2u *"_ivl_0", 3 0, L_0000028efc420168;  1 drivers
v0000028efc398750_0 .net *"_ivl_2", 0 0, L_0000028efc41ccf0;  1 drivers
L_0000028efc4201b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000028efc3972b0_0 .net/2s *"_ivl_4", 1 0, L_0000028efc4201b0;  1 drivers
L_0000028efc4201f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028efc398bb0_0 .net/2s *"_ivl_6", 1 0, L_0000028efc4201f8;  1 drivers
v0000028efc397d50_0 .net *"_ivl_8", 1 0, L_0000028efc41db50;  1 drivers
v0000028efc3986b0_0 .net "clk", 0 0, v0000028efc41c6b0_0;  alias, 1 drivers
v0000028efc398110_0 .net "dataValid", 0 0, v0000028efc41d330_0;  alias, 1 drivers
v0000028efc398890_0 .net "dp_done", 0 0, v0000028efc420030_0;  alias, 1 drivers
v0000028efc398930_0 .var "nxt_state", 2 0;
v0000028efc398070_0 .net "outValid", 0 0, L_0000028efc41e0f0;  alias, 1 drivers
v0000028efc398c50_0 .net "read", 0 0, v0000028efc41dfb0_0;  alias, 1 drivers
v0000028efc3981b0_0 .net "reset", 0 0, v0000028efc41e190_0;  alias, 1 drivers
v0000028efc397210_0 .net "resetComplete", 0 0, L_0000028efc41e870;  alias, 1 drivers
v0000028efc397350_0 .var "state", 3 0;
E_0000028efc39b150/0 .event anyedge, v0000028efc397350_0, v0000028efc397210_0, v0000028efc3981b0_0, v0000028efc398110_0;
E_0000028efc39b150/1 .event anyedge, v0000028efc398c50_0, v0000028efc398890_0;
E_0000028efc39b150 .event/or E_0000028efc39b150/0, E_0000028efc39b150/1;
E_0000028efc39d4d0 .event posedge, v0000028efc3981b0_0, v0000028efc3986b0_0;
L_0000028efc41ccf0 .cmp/eq 4, v0000028efc397350_0, L_0000028efc420168;
L_0000028efc41db50 .functor MUXZ 2, L_0000028efc4201f8, L_0000028efc4201b0, L_0000028efc41ccf0, C4<>;
L_0000028efc41e0f0 .part L_0000028efc41db50, 0, 1;
S_0000028efc3261a0 .scope module, "datapath_unit" "min_mex_dp" 3 35, 5 1 0, S_0000028efc3a76e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "state";
    .port_info 3 /INPUT 4 "addr";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 1 "resetComplete";
    .port_info 6 /OUTPUT 1 "dp_done";
    .port_info 7 /OUTPUT 5 "data_out";
P_0000028efc326330 .param/l "ADDR_WIDTH" 0 5 3, +C4<00000000000000000000000000000100>;
P_0000028efc326368 .param/l "DATA_WIDTH" 0 5 4, +C4<00000000000000000000000000000101>;
P_0000028efc3263a0 .param/l "S_DONE" 1 5 25, C4<0111>;
P_0000028efc3263d8 .param/l "S_IDLE" 1 5 18, C4<0000>;
P_0000028efc326410 .param/l "S_READ" 1 5 19, C4<0001>;
P_0000028efc326448 .param/l "S_READ_INTERMEDIATE_1" 1 5 20, C4<0010>;
P_0000028efc326480 .param/l "S_READ_INTERMEDIATE_2" 1 5 21, C4<0011>;
P_0000028efc3264b8 .param/l "S_RUN" 1 5 22, C4<0100>;
P_0000028efc3264f0 .param/l "S_RUN_INTERMEDIATE_1" 1 5 23, C4<0101>;
P_0000028efc326528 .param/l "S_RUN_INTERMEDIATE_2" 1 5 24, C4<0110>;
P_0000028efc326560 .param/l "depth" 1 5 16, +C4<000000000000000000000000000000010000>;
L_0000028efc3996b0 .functor OR 1, v0000028efc41e190_0, v0000028efc41f9f0_0, C4<0>, C4<0>;
L_0000028efc399090 .functor AND 1, L_0000028efc41dc90, v0000028efc41ddd0_0, C4<1>, C4<1>;
L_0000028efc399330 .functor AND 1, v0000028efc41f590_0, L_0000028efc41dd30, C4<1>, C4<1>;
L_0000028efc3993a0 .functor OR 1, v0000028efc41e190_0, v0000028efc41f9f0_0, C4<0>, C4<0>;
L_0000028efc399560 .functor OR 1, v0000028efc41e190_0, v0000028efc41f9f0_0, C4<0>, C4<0>;
L_0000028efc3995d0 .functor OR 1, L_0000028efc41c930, L_0000028efc41c2f0, C4<0>, C4<0>;
L_0000028efc399790 .functor OR 1, L_0000028efc3995d0, L_0000028efc41da10, C4<0>, C4<0>;
v0000028efc4176d0_0 .net *"_ivl_1", 0 0, L_0000028efc3996b0;  1 drivers
o0000028efc3c43d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v0000028efc416190_0 name=_ivl_10
v0000028efc416ff0_0 .net *"_ivl_15", 0 0, L_0000028efc41dd30;  1 drivers
v0000028efc416cd0_0 .net *"_ivl_16", 0 0, L_0000028efc399330;  1 drivers
o0000028efc3c4468 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v0000028efc416e10_0 name=_ivl_18
L_0000028efc420240 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000028efc416eb0_0 .net/2u *"_ivl_2", 4 0, L_0000028efc420240;  1 drivers
v0000028efc417d10_0 .net *"_ivl_23", 0 0, L_0000028efc3993a0;  1 drivers
L_0000028efc420288 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000028efc416230_0 .net/2s *"_ivl_24", 1 0, L_0000028efc420288;  1 drivers
L_0000028efc4202d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000028efc418530_0 .net/2s *"_ivl_26", 1 0, L_0000028efc4202d0;  1 drivers
v0000028efc4162d0_0 .net *"_ivl_28", 1 0, L_0000028efc41cb10;  1 drivers
v0000028efc416f50_0 .net *"_ivl_33", 0 0, L_0000028efc399560;  1 drivers
L_0000028efc420318 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000028efc417db0_0 .net/2u *"_ivl_34", 3 0, L_0000028efc420318;  1 drivers
v0000028efc417090_0 .net *"_ivl_36", 0 0, L_0000028efc41c930;  1 drivers
L_0000028efc420360 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000028efc417e50_0 .net/2u *"_ivl_38", 3 0, L_0000028efc420360;  1 drivers
v0000028efc41f090_0 .net *"_ivl_40", 0 0, L_0000028efc41c2f0;  1 drivers
v0000028efc41fdb0_0 .net *"_ivl_43", 0 0, L_0000028efc3995d0;  1 drivers
L_0000028efc4203a8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0000028efc41ecd0_0 .net/2u *"_ivl_44", 3 0, L_0000028efc4203a8;  1 drivers
v0000028efc41f4f0_0 .net *"_ivl_46", 0 0, L_0000028efc41da10;  1 drivers
v0000028efc41ee10_0 .net *"_ivl_49", 0 0, L_0000028efc399790;  1 drivers
v0000028efc41ed70_0 .net *"_ivl_50", 4 0, L_0000028efc41d0b0;  1 drivers
L_0000028efc4203f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028efc41f1d0_0 .net *"_ivl_53", 0 0, L_0000028efc4203f0;  1 drivers
v0000028efc41fe50_0 .net *"_ivl_54", 4 0, L_0000028efc41e230;  1 drivers
L_0000028efc420438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000028efc41fb30_0 .net *"_ivl_57", 0 0, L_0000028efc420438;  1 drivers
v0000028efc41f6d0_0 .net *"_ivl_58", 4 0, L_0000028efc41d790;  1 drivers
v0000028efc41f130_0 .net *"_ivl_60", 4 0, L_0000028efc41cc50;  1 drivers
v0000028efc41ec30_0 .net *"_ivl_7", 0 0, L_0000028efc41dc90;  1 drivers
v0000028efc41eeb0_0 .net *"_ivl_8", 0 0, L_0000028efc399090;  1 drivers
v0000028efc41ef50_0 .net "addr", 3 0, v0000028efc41d8d0_0;  alias, 1 drivers
v0000028efc41eff0_0 .net "clk", 0 0, v0000028efc41c6b0_0;  alias, 1 drivers
v0000028efc41f630_0 .net "data_in", 4 0, v0000028efc41e5f0_0;  alias, 1 drivers
v0000028efc41f770_0 .net "data_mem", 4 0, L_0000028efc41e410;  1 drivers
v0000028efc41ff90_0 .net "data_out", 4 0, L_0000028efc41d010;  alias, 1 drivers
v0000028efc420030_0 .var "dp_done", 0 0;
v0000028efc41f450_0 .net "gre", 4 0, L_0000028efc46ee90;  1 drivers
v0000028efc41fef0_0 .var "in1", 4 0;
v0000028efc41f270_0 .var "in2", 4 0;
v0000028efc41f310_0 .var "in3", 4 0;
v0000028efc41fbd0_0 .net "mem_addr", 3 0, L_0000028efc41e550;  1 drivers
RS_0000028efc3c41f8 .resolv tri, L_0000028efc41e2d0, L_0000028efc41cd90;
v0000028efc41e9b0_0 .net8 "mem_data", 4 0, RS_0000028efc3c41f8;  2 drivers
v0000028efc41ea50_0 .var "mn", 4 0;
v0000028efc41f3b0_0 .var "mx", 4 0;
v0000028efc41f590_0 .var "re", 0 0;
v0000028efc41f810_0 .net "reset", 0 0, v0000028efc41e190_0;  alias, 1 drivers
v0000028efc41f8b0_0 .var "resetAddr", 4 0;
v0000028efc41f950_0 .net "resetComplete", 0 0, L_0000028efc41e870;  alias, 1 drivers
v0000028efc41f9f0_0 .var "resetting", 0 0;
v0000028efc41fa90_0 .net "sm", 4 0, L_0000028efc46c230;  1 drivers
v0000028efc41eaf0_0 .net "state", 3 0, v0000028efc397350_0;  alias, 1 drivers
v0000028efc41eb90_0 .var "temp_addr", 3 0;
v0000028efc41fc70_0 .net "tmp_1", 4 0, L_0000028efc46efd0;  1 drivers
v0000028efc41fd10_0 .net "tmp_2", 4 0, L_0000028efc46d090;  1 drivers
v0000028efc41ddd0_0 .var "we", 0 0;
L_0000028efc41e410 .functor MUXZ 5, v0000028efc41e5f0_0, L_0000028efc420240, L_0000028efc3996b0, C4<>;
L_0000028efc41dc90 .reduce/nor v0000028efc41f590_0;
L_0000028efc41e2d0 .functor MUXZ 5, o0000028efc3c43d8, L_0000028efc41e410, L_0000028efc399090, C4<>;
L_0000028efc41dd30 .reduce/nor v0000028efc41ddd0_0;
L_0000028efc41d010 .functor MUXZ 5, o0000028efc3c4468, RS_0000028efc3c41f8, L_0000028efc399330, C4<>;
L_0000028efc41cb10 .functor MUXZ 2, L_0000028efc4202d0, L_0000028efc420288, L_0000028efc3993a0, C4<>;
L_0000028efc41e870 .part L_0000028efc41cb10, 0, 1;
L_0000028efc41c930 .cmp/eq 4, v0000028efc397350_0, L_0000028efc420318;
L_0000028efc41c2f0 .cmp/eq 4, v0000028efc397350_0, L_0000028efc420360;
L_0000028efc41da10 .cmp/eq 4, v0000028efc397350_0, L_0000028efc4203a8;
L_0000028efc41d0b0 .concat [ 4 1 0 0], v0000028efc41d8d0_0, L_0000028efc4203f0;
L_0000028efc41e230 .concat [ 4 1 0 0], v0000028efc41eb90_0, L_0000028efc420438;
L_0000028efc41d790 .functor MUXZ 5, L_0000028efc41e230, L_0000028efc41d0b0, L_0000028efc399790, C4<>;
L_0000028efc41cc50 .functor MUXZ 5, L_0000028efc41d790, v0000028efc41f8b0_0, L_0000028efc399560, C4<>;
L_0000028efc41e550 .part L_0000028efc41cc50, 0, 4;
S_0000028efc31f440 .scope module, "cmp" "comparator" 5 63, 6 38 0, S_0000028efc3261a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /OUTPUT 5 "greater";
    .port_info 3 /OUTPUT 5 "smaller";
L_0000028efc399870 .functor XNOR 1, L_0000028efc41cf70, L_0000028efc41dab0, C4<0>, C4<0>;
L_0000028efc399950 .functor XNOR 1, L_0000028efc41de70, L_0000028efc41e7d0, C4<0>, C4<0>;
L_0000028efc399a30 .functor XNOR 1, L_0000028efc41c750, L_0000028efc41df10, C4<0>, C4<0>;
L_0000028efc399aa0 .functor XNOR 1, L_0000028efc41e910, L_0000028efc41d290, C4<0>, C4<0>;
L_0000028efc4689a0 .functor XNOR 1, L_0000028efc41e370, L_0000028efc41e4b0, C4<0>, C4<0>;
L_0000028efc468930 .functor NOT 1, L_0000028efc41d3d0, C4<0>, C4<0>, C4<0>;
L_0000028efc468af0 .functor NOT 1, L_0000028efc41c890, C4<0>, C4<0>, C4<0>;
L_0000028efc4684d0 .functor NOT 1, L_0000028efc41c1b0, C4<0>, C4<0>, C4<0>;
L_0000028efc468fc0 .functor NOT 1, L_0000028efc41c250, C4<0>, C4<0>, C4<0>;
L_0000028efc468850 .functor NOT 1, L_0000028efc41c430, C4<0>, C4<0>, C4<0>;
L_0000028efc468d20 .functor AND 1, L_0000028efc41d5b0, L_0000028efc468930, C4<1>, C4<1>;
L_0000028efc4685b0 .functor AND 1, L_0000028efc41d830, L_0000028efc468af0, C4<1>, C4<1>;
L_0000028efc468cb0 .functor AND 1, L_0000028efc41c570, L_0000028efc4684d0, C4<1>, C4<1>;
L_0000028efc4687e0 .functor AND 1, L_0000028efc41ca70, L_0000028efc468fc0, C4<1>, C4<1>;
L_0000028efc468540 .functor AND 1, L_0000028efc41c610, L_0000028efc468850, C4<1>, C4<1>;
L_0000028efc468bd0 .functor AND 1, L_0000028efc4689a0, L_0000028efc4687e0, C4<1>, C4<1>;
L_0000028efc468a10 .functor AND 1, L_0000028efc4689a0, L_0000028efc399aa0, C4<1>, C4<1>;
L_0000028efc468c40 .functor AND 1, L_0000028efc468a10, L_0000028efc468cb0, C4<1>, C4<1>;
L_0000028efc4688c0 .functor AND 1, L_0000028efc468a10, L_0000028efc399a30, C4<1>, C4<1>;
L_0000028efc468a80 .functor AND 1, L_0000028efc4688c0, L_0000028efc4685b0, C4<1>, C4<1>;
L_0000028efc468460 .functor AND 1, L_0000028efc4688c0, L_0000028efc399950, C4<1>, C4<1>;
L_0000028efc468b60 .functor AND 1, L_0000028efc468460, L_0000028efc468d20, C4<1>, C4<1>;
L_0000028efc4683f0 .functor OR 1, L_0000028efc468540, L_0000028efc468bd0, C4<0>, C4<0>;
L_0000028efc468d90 .functor OR 1, L_0000028efc4683f0, L_0000028efc468c40, C4<0>, C4<0>;
L_0000028efc468e00 .functor OR 1, L_0000028efc468d90, L_0000028efc468a80, C4<0>, C4<0>;
L_0000028efc469030 .functor OR 1, L_0000028efc468e00, L_0000028efc468b60, C4<0>, C4<0>;
v0000028efc40cb40_0 .net "A", 4 0, v0000028efc41fef0_0;  1 drivers
v0000028efc4122a0_0 .net "A_gt_B", 0 0, L_0000028efc469030;  1 drivers
v0000028efc412f20_0 .net "B", 4 0, v0000028efc41f270_0;  1 drivers
v0000028efc4137e0_0 .net *"_ivl_1", 0 0, L_0000028efc41cf70;  1 drivers
v0000028efc412d40_0 .net *"_ivl_11", 0 0, L_0000028efc41df10;  1 drivers
v0000028efc413b00_0 .net *"_ivl_13", 0 0, L_0000028efc41e910;  1 drivers
v0000028efc413880_0 .net *"_ivl_15", 0 0, L_0000028efc41d290;  1 drivers
v0000028efc4125c0_0 .net *"_ivl_17", 0 0, L_0000028efc41e370;  1 drivers
v0000028efc412ca0_0 .net *"_ivl_19", 0 0, L_0000028efc41e4b0;  1 drivers
v0000028efc412c00_0 .net *"_ivl_21", 0 0, L_0000028efc41d3d0;  1 drivers
v0000028efc4131a0_0 .net *"_ivl_23", 0 0, L_0000028efc41c890;  1 drivers
v0000028efc413c40_0 .net *"_ivl_25", 0 0, L_0000028efc41c1b0;  1 drivers
v0000028efc413240_0 .net *"_ivl_27", 0 0, L_0000028efc41c250;  1 drivers
v0000028efc413100_0 .net *"_ivl_29", 0 0, L_0000028efc41c430;  1 drivers
v0000028efc412de0_0 .net *"_ivl_3", 0 0, L_0000028efc41dab0;  1 drivers
v0000028efc4134c0_0 .net *"_ivl_31", 0 0, L_0000028efc41d5b0;  1 drivers
v0000028efc412520_0 .net *"_ivl_33", 0 0, L_0000028efc41d830;  1 drivers
v0000028efc412e80_0 .net *"_ivl_35", 0 0, L_0000028efc41c570;  1 drivers
v0000028efc412700_0 .net *"_ivl_37", 0 0, L_0000028efc41ca70;  1 drivers
v0000028efc413380_0 .net *"_ivl_39", 0 0, L_0000028efc41c610;  1 drivers
v0000028efc412480_0 .net *"_ivl_5", 0 0, L_0000028efc41de70;  1 drivers
v0000028efc412a20_0 .net *"_ivl_7", 0 0, L_0000028efc41e7d0;  1 drivers
v0000028efc4132e0_0 .net *"_ivl_9", 0 0, L_0000028efc41c750;  1 drivers
v0000028efc4127a0_0 .net "eq0", 0 0, L_0000028efc399870;  1 drivers
v0000028efc413420_0 .net "eq1", 0 0, L_0000028efc399950;  1 drivers
v0000028efc413ce0_0 .net "eq2", 0 0, L_0000028efc399a30;  1 drivers
v0000028efc412fc0_0 .net "eq3", 0 0, L_0000028efc399aa0;  1 drivers
v0000028efc412660_0 .net "eq4", 0 0, L_0000028efc4689a0;  1 drivers
v0000028efc412840_0 .net "eq4_and_eq3", 0 0, L_0000028efc468a10;  1 drivers
v0000028efc4128e0_0 .net "eq4_and_gt3", 0 0, L_0000028efc468bd0;  1 drivers
v0000028efc413560_0 .net "eq4_eq3_and_eq2", 0 0, L_0000028efc4688c0;  1 drivers
v0000028efc412980_0 .net "eq4_eq3_and_gt2", 0 0, L_0000028efc468c40;  1 drivers
v0000028efc412340_0 .net "eq4_eq3_eq2_and_eq1", 0 0, L_0000028efc468460;  1 drivers
v0000028efc413600_0 .net "eq4_eq3_eq2_and_gt1", 0 0, L_0000028efc468a80;  1 drivers
v0000028efc413a60_0 .net "eq4_eq3_eq2_eq1_and_gt0", 0 0, L_0000028efc468b60;  1 drivers
v0000028efc413f60_0 .net "greater", 4 0, L_0000028efc46ee90;  alias, 1 drivers
v0000028efc413ba0_0 .net "gt0", 0 0, L_0000028efc468d20;  1 drivers
v0000028efc412200_0 .net "gt1", 0 0, L_0000028efc4685b0;  1 drivers
v0000028efc4136a0_0 .net "gt2", 0 0, L_0000028efc468cb0;  1 drivers
v0000028efc412ac0_0 .net "gt3", 0 0, L_0000028efc4687e0;  1 drivers
v0000028efc412b60_0 .net "gt4", 0 0, L_0000028efc468540;  1 drivers
v0000028efc413060_0 .net "not_B0", 0 0, L_0000028efc468930;  1 drivers
v0000028efc413740_0 .net "not_B1", 0 0, L_0000028efc468af0;  1 drivers
v0000028efc413d80_0 .net "not_B2", 0 0, L_0000028efc4684d0;  1 drivers
v0000028efc413920_0 .net "not_B3", 0 0, L_0000028efc468fc0;  1 drivers
v0000028efc414000_0 .net "not_B4", 0 0, L_0000028efc468850;  1 drivers
v0000028efc4139c0_0 .net "or_temp1", 0 0, L_0000028efc4683f0;  1 drivers
v0000028efc4123e0_0 .net "or_temp2", 0 0, L_0000028efc468d90;  1 drivers
v0000028efc413e20_0 .net "or_temp3", 0 0, L_0000028efc468e00;  1 drivers
v0000028efc413ec0_0 .net "smaller", 4 0, L_0000028efc46efd0;  alias, 1 drivers
L_0000028efc41cf70 .part v0000028efc41fef0_0, 0, 1;
L_0000028efc41dab0 .part v0000028efc41f270_0, 0, 1;
L_0000028efc41de70 .part v0000028efc41fef0_0, 1, 1;
L_0000028efc41e7d0 .part v0000028efc41f270_0, 1, 1;
L_0000028efc41c750 .part v0000028efc41fef0_0, 2, 1;
L_0000028efc41df10 .part v0000028efc41f270_0, 2, 1;
L_0000028efc41e910 .part v0000028efc41fef0_0, 3, 1;
L_0000028efc41d290 .part v0000028efc41f270_0, 3, 1;
L_0000028efc41e370 .part v0000028efc41fef0_0, 4, 1;
L_0000028efc41e4b0 .part v0000028efc41f270_0, 4, 1;
L_0000028efc41d3d0 .part v0000028efc41f270_0, 0, 1;
L_0000028efc41c890 .part v0000028efc41f270_0, 1, 1;
L_0000028efc41c1b0 .part v0000028efc41f270_0, 2, 1;
L_0000028efc41c250 .part v0000028efc41f270_0, 3, 1;
L_0000028efc41c430 .part v0000028efc41f270_0, 4, 1;
L_0000028efc41d5b0 .part v0000028efc41fef0_0, 0, 1;
L_0000028efc41d830 .part v0000028efc41fef0_0, 1, 1;
L_0000028efc41c570 .part v0000028efc41fef0_0, 2, 1;
L_0000028efc41ca70 .part v0000028efc41fef0_0, 3, 1;
L_0000028efc41c610 .part v0000028efc41fef0_0, 4, 1;
S_0000028efc31f5d0 .scope module, "greater_mux" "mux_2to1_5bit" 6 106, 6 23 0, S_0000028efc31f440;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0000028efc40c640_0 .net "in0", 4 0, v0000028efc41f270_0;  alias, 1 drivers
v0000028efc40cf00_0 .net "in1", 4 0, v0000028efc41fef0_0;  alias, 1 drivers
v0000028efc40cd20_0 .net "out", 4 0, L_0000028efc46ee90;  alias, 1 drivers
v0000028efc40dfe0_0 .net "sel", 0 0, L_0000028efc469030;  alias, 1 drivers
L_0000028efc41cbb0 .part v0000028efc41f270_0, 0, 1;
L_0000028efc41d650 .part v0000028efc41fef0_0, 0, 1;
L_0000028efc41d6f0 .part v0000028efc41f270_0, 1, 1;
L_0000028efc46f250 .part v0000028efc41fef0_0, 1, 1;
L_0000028efc46f7f0 .part v0000028efc41f270_0, 2, 1;
L_0000028efc46f2f0 .part v0000028efc41fef0_0, 2, 1;
L_0000028efc46f390 .part v0000028efc41f270_0, 3, 1;
L_0000028efc46e670 .part v0000028efc41fef0_0, 3, 1;
L_0000028efc46ead0 .part v0000028efc41f270_0, 4, 1;
L_0000028efc46f070 .part v0000028efc41fef0_0, 4, 1;
LS_0000028efc46ee90_0_0 .concat8 [ 1 1 1 1], L_0000028efc468620, L_0000028efc4682a0, L_0000028efc468700, L_0000028efc46fec0;
LS_0000028efc46ee90_0_4 .concat8 [ 1 0 0 0], L_0000028efc470b70;
L_0000028efc46ee90 .concat8 [ 4 1 0 0], LS_0000028efc46ee90_0_0, LS_0000028efc46ee90_0_4;
S_0000028efc31a1c0 .scope module, "mux0" "mux_2to1" 6 30, 6 2 0, S_0000028efc31f5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc468e70 .functor NOT 1, L_0000028efc469030, C4<0>, C4<0>, C4<0>;
L_0000028efc468ee0 .functor AND 1, L_0000028efc41cbb0, L_0000028efc468e70, C4<1>, C4<1>;
L_0000028efc468f50 .functor AND 1, L_0000028efc41d650, L_0000028efc469030, C4<1>, C4<1>;
L_0000028efc468620 .functor OR 1, L_0000028efc468ee0, L_0000028efc468f50, C4<0>, C4<0>;
v0000028efc3982f0_0 .net "and_in0", 0 0, L_0000028efc468ee0;  1 drivers
v0000028efc3973f0_0 .net "and_in1", 0 0, L_0000028efc468f50;  1 drivers
v0000028efc397b70_0 .net "in0", 0 0, L_0000028efc41cbb0;  1 drivers
v0000028efc398390_0 .net "in1", 0 0, L_0000028efc41d650;  1 drivers
v0000028efc397530_0 .net "not_sel", 0 0, L_0000028efc468e70;  1 drivers
v0000028efc396ef0_0 .net "out", 0 0, L_0000028efc468620;  1 drivers
v0000028efc397a30_0 .net "sel", 0 0, L_0000028efc469030;  alias, 1 drivers
S_0000028efc31a350 .scope module, "mux1" "mux_2to1" 6 31, 6 2 0, S_0000028efc31f5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc4690a0 .functor NOT 1, L_0000028efc469030, C4<0>, C4<0>, C4<0>;
L_0000028efc4681c0 .functor AND 1, L_0000028efc41d6f0, L_0000028efc4690a0, C4<1>, C4<1>;
L_0000028efc468230 .functor AND 1, L_0000028efc46f250, L_0000028efc469030, C4<1>, C4<1>;
L_0000028efc4682a0 .functor OR 1, L_0000028efc4681c0, L_0000028efc468230, C4<0>, C4<0>;
v0000028efc3989d0_0 .net "and_in0", 0 0, L_0000028efc4681c0;  1 drivers
v0000028efc397490_0 .net "and_in1", 0 0, L_0000028efc468230;  1 drivers
v0000028efc398570_0 .net "in0", 0 0, L_0000028efc41d6f0;  1 drivers
v0000028efc398a70_0 .net "in1", 0 0, L_0000028efc46f250;  1 drivers
v0000028efc397170_0 .net "not_sel", 0 0, L_0000028efc4690a0;  1 drivers
v0000028efc397ad0_0 .net "out", 0 0, L_0000028efc4682a0;  1 drivers
v0000028efc397df0_0 .net "sel", 0 0, L_0000028efc469030;  alias, 1 drivers
S_0000028efc33bc60 .scope module, "mux2" "mux_2to1" 6 32, 6 2 0, S_0000028efc31f5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc468310 .functor NOT 1, L_0000028efc469030, C4<0>, C4<0>, C4<0>;
L_0000028efc468380 .functor AND 1, L_0000028efc46f7f0, L_0000028efc468310, C4<1>, C4<1>;
L_0000028efc468690 .functor AND 1, L_0000028efc46f2f0, L_0000028efc469030, C4<1>, C4<1>;
L_0000028efc468700 .functor OR 1, L_0000028efc468380, L_0000028efc468690, C4<0>, C4<0>;
v0000028efc3975d0_0 .net "and_in0", 0 0, L_0000028efc468380;  1 drivers
v0000028efc397e90_0 .net "and_in1", 0 0, L_0000028efc468690;  1 drivers
v0000028efc398cf0_0 .net "in0", 0 0, L_0000028efc46f7f0;  1 drivers
v0000028efc397030_0 .net "in1", 0 0, L_0000028efc46f2f0;  1 drivers
v0000028efc397670_0 .net "not_sel", 0 0, L_0000028efc468310;  1 drivers
v0000028efc3970d0_0 .net "out", 0 0, L_0000028efc468700;  1 drivers
v0000028efc397710_0 .net "sel", 0 0, L_0000028efc469030;  alias, 1 drivers
S_0000028efc33bdf0 .scope module, "mux3" "mux_2to1" 6 33, 6 2 0, S_0000028efc31f5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc468770 .functor NOT 1, L_0000028efc469030, C4<0>, C4<0>, C4<0>;
L_0000028efc471740 .functor AND 1, L_0000028efc46f390, L_0000028efc468770, C4<1>, C4<1>;
L_0000028efc470da0 .functor AND 1, L_0000028efc46e670, L_0000028efc469030, C4<1>, C4<1>;
L_0000028efc46fec0 .functor OR 1, L_0000028efc471740, L_0000028efc470da0, C4<0>, C4<0>;
v0000028efc398b10_0 .net "and_in0", 0 0, L_0000028efc471740;  1 drivers
v0000028efc3978f0_0 .net "and_in1", 0 0, L_0000028efc470da0;  1 drivers
v0000028efc397990_0 .net "in0", 0 0, L_0000028efc46f390;  1 drivers
v0000028efc394680_0 .net "in1", 0 0, L_0000028efc46e670;  1 drivers
v0000028efc394720_0 .net "not_sel", 0 0, L_0000028efc468770;  1 drivers
v0000028efc394e00_0 .net "out", 0 0, L_0000028efc46fec0;  1 drivers
v0000028efc373cb0_0 .net "sel", 0 0, L_0000028efc469030;  alias, 1 drivers
S_0000028efc348380 .scope module, "mux4" "mux_2to1" 6 34, 6 2 0, S_0000028efc31f5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc470780 .functor NOT 1, L_0000028efc469030, C4<0>, C4<0>, C4<0>;
L_0000028efc470710 .functor AND 1, L_0000028efc46ead0, L_0000028efc470780, C4<1>, C4<1>;
L_0000028efc471350 .functor AND 1, L_0000028efc46f070, L_0000028efc469030, C4<1>, C4<1>;
L_0000028efc470b70 .functor OR 1, L_0000028efc470710, L_0000028efc471350, C4<0>, C4<0>;
v0000028efc374070_0 .net "and_in0", 0 0, L_0000028efc470710;  1 drivers
v0000028efc40c8c0_0 .net "and_in1", 0 0, L_0000028efc471350;  1 drivers
v0000028efc40c5a0_0 .net "in0", 0 0, L_0000028efc46ead0;  1 drivers
v0000028efc40c280_0 .net "in1", 0 0, L_0000028efc46f070;  1 drivers
v0000028efc40df40_0 .net "not_sel", 0 0, L_0000028efc470780;  1 drivers
v0000028efc40d220_0 .net "out", 0 0, L_0000028efc470b70;  1 drivers
v0000028efc40cdc0_0 .net "sel", 0 0, L_0000028efc469030;  alias, 1 drivers
S_0000028efc348510 .scope module, "smaller_mux" "mux_2to1_5bit" 6 107, 6 23 0, S_0000028efc31f440;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0000028efc40c820_0 .net "in0", 4 0, v0000028efc41fef0_0;  alias, 1 drivers
v0000028efc40c500_0 .net "in1", 4 0, v0000028efc41f270_0;  alias, 1 drivers
v0000028efc40dc20_0 .net "out", 4 0, L_0000028efc46efd0;  alias, 1 drivers
v0000028efc40c320_0 .net "sel", 0 0, L_0000028efc469030;  alias, 1 drivers
L_0000028efc46e8f0 .part v0000028efc41fef0_0, 0, 1;
L_0000028efc46e710 .part v0000028efc41f270_0, 0, 1;
L_0000028efc46e350 .part v0000028efc41fef0_0, 1, 1;
L_0000028efc46f610 .part v0000028efc41f270_0, 1, 1;
L_0000028efc46ef30 .part v0000028efc41fef0_0, 2, 1;
L_0000028efc46e530 .part v0000028efc41f270_0, 2, 1;
L_0000028efc46f430 .part v0000028efc41fef0_0, 3, 1;
L_0000028efc46e2b0 .part v0000028efc41f270_0, 3, 1;
L_0000028efc46f6b0 .part v0000028efc41fef0_0, 4, 1;
L_0000028efc46f4d0 .part v0000028efc41f270_0, 4, 1;
LS_0000028efc46efd0_0_0 .concat8 [ 1 1 1 1], L_0000028efc4714a0, L_0000028efc470320, L_0000028efc470d30, L_0000028efc470010;
LS_0000028efc46efd0_0_4 .concat8 [ 1 0 0 0], L_0000028efc470160;
L_0000028efc46efd0 .concat8 [ 4 1 0 0], LS_0000028efc46efd0_0_0, LS_0000028efc46efd0_0_4;
S_0000028efc066680 .scope module, "mux0" "mux_2to1" 6 30, 6 2 0, S_0000028efc348510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc4715f0 .functor NOT 1, L_0000028efc469030, C4<0>, C4<0>, C4<0>;
L_0000028efc470b00 .functor AND 1, L_0000028efc46e8f0, L_0000028efc4715f0, C4<1>, C4<1>;
L_0000028efc470240 .functor AND 1, L_0000028efc46e710, L_0000028efc469030, C4<1>, C4<1>;
L_0000028efc4714a0 .functor OR 1, L_0000028efc470b00, L_0000028efc470240, C4<0>, C4<0>;
v0000028efc40cbe0_0 .net "and_in0", 0 0, L_0000028efc470b00;  1 drivers
v0000028efc40c960_0 .net "and_in1", 0 0, L_0000028efc470240;  1 drivers
v0000028efc40d7c0_0 .net "in0", 0 0, L_0000028efc46e8f0;  1 drivers
v0000028efc40ce60_0 .net "in1", 0 0, L_0000028efc46e710;  1 drivers
v0000028efc40d180_0 .net "not_sel", 0 0, L_0000028efc4715f0;  1 drivers
v0000028efc40d860_0 .net "out", 0 0, L_0000028efc4714a0;  1 drivers
v0000028efc40d900_0 .net "sel", 0 0, L_0000028efc469030;  alias, 1 drivers
S_0000028efc066810 .scope module, "mux1" "mux_2to1" 6 31, 6 2 0, S_0000028efc348510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc46ff30 .functor NOT 1, L_0000028efc469030, C4<0>, C4<0>, C4<0>;
L_0000028efc470cc0 .functor AND 1, L_0000028efc46e350, L_0000028efc46ff30, C4<1>, C4<1>;
L_0000028efc471510 .functor AND 1, L_0000028efc46f610, L_0000028efc469030, C4<1>, C4<1>;
L_0000028efc470320 .functor OR 1, L_0000028efc470cc0, L_0000028efc471510, C4<0>, C4<0>;
v0000028efc40ca00_0 .net "and_in0", 0 0, L_0000028efc470cc0;  1 drivers
v0000028efc40d9a0_0 .net "and_in1", 0 0, L_0000028efc471510;  1 drivers
v0000028efc40cfa0_0 .net "in0", 0 0, L_0000028efc46e350;  1 drivers
v0000028efc40d4a0_0 .net "in1", 0 0, L_0000028efc46f610;  1 drivers
v0000028efc40c140_0 .net "not_sel", 0 0, L_0000028efc46ff30;  1 drivers
v0000028efc40c6e0_0 .net "out", 0 0, L_0000028efc470320;  1 drivers
v0000028efc40d040_0 .net "sel", 0 0, L_0000028efc469030;  alias, 1 drivers
S_0000028efc0669a0 .scope module, "mux2" "mux_2to1" 6 32, 6 2 0, S_0000028efc348510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc470be0 .functor NOT 1, L_0000028efc469030, C4<0>, C4<0>, C4<0>;
L_0000028efc470390 .functor AND 1, L_0000028efc46ef30, L_0000028efc470be0, C4<1>, C4<1>;
L_0000028efc470c50 .functor AND 1, L_0000028efc46e530, L_0000028efc469030, C4<1>, C4<1>;
L_0000028efc470d30 .functor OR 1, L_0000028efc470390, L_0000028efc470c50, C4<0>, C4<0>;
v0000028efc40c780_0 .net "and_in0", 0 0, L_0000028efc470390;  1 drivers
v0000028efc40de00_0 .net "and_in1", 0 0, L_0000028efc470c50;  1 drivers
v0000028efc40c3c0_0 .net "in0", 0 0, L_0000028efc46ef30;  1 drivers
v0000028efc40dea0_0 .net "in1", 0 0, L_0000028efc46e530;  1 drivers
v0000028efc40da40_0 .net "not_sel", 0 0, L_0000028efc470be0;  1 drivers
v0000028efc40cc80_0 .net "out", 0 0, L_0000028efc470d30;  1 drivers
v0000028efc40d0e0_0 .net "sel", 0 0, L_0000028efc469030;  alias, 1 drivers
S_0000028efc3bd600 .scope module, "mux3" "mux_2to1" 6 33, 6 2 0, S_0000028efc348510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc470080 .functor NOT 1, L_0000028efc469030, C4<0>, C4<0>, C4<0>;
L_0000028efc46fde0 .functor AND 1, L_0000028efc46f430, L_0000028efc470080, C4<1>, C4<1>;
L_0000028efc46ffa0 .functor AND 1, L_0000028efc46e2b0, L_0000028efc469030, C4<1>, C4<1>;
L_0000028efc470010 .functor OR 1, L_0000028efc46fde0, L_0000028efc46ffa0, C4<0>, C4<0>;
v0000028efc40d2c0_0 .net "and_in0", 0 0, L_0000028efc46fde0;  1 drivers
v0000028efc40c460_0 .net "and_in1", 0 0, L_0000028efc46ffa0;  1 drivers
v0000028efc40d5e0_0 .net "in0", 0 0, L_0000028efc46f430;  1 drivers
v0000028efc40d400_0 .net "in1", 0 0, L_0000028efc46e2b0;  1 drivers
v0000028efc40c1e0_0 .net "not_sel", 0 0, L_0000028efc470080;  1 drivers
v0000028efc40dcc0_0 .net "out", 0 0, L_0000028efc470010;  1 drivers
v0000028efc40d360_0 .net "sel", 0 0, L_0000028efc469030;  alias, 1 drivers
S_0000028efc3bd790 .scope module, "mux4" "mux_2to1" 6 34, 6 2 0, S_0000028efc348510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc470e10 .functor NOT 1, L_0000028efc469030, C4<0>, C4<0>, C4<0>;
L_0000028efc4700f0 .functor AND 1, L_0000028efc46f6b0, L_0000028efc470e10, C4<1>, C4<1>;
L_0000028efc4710b0 .functor AND 1, L_0000028efc46f4d0, L_0000028efc469030, C4<1>, C4<1>;
L_0000028efc470160 .functor OR 1, L_0000028efc4700f0, L_0000028efc4710b0, C4<0>, C4<0>;
v0000028efc40caa0_0 .net "and_in0", 0 0, L_0000028efc4700f0;  1 drivers
v0000028efc40dae0_0 .net "and_in1", 0 0, L_0000028efc4710b0;  1 drivers
v0000028efc40db80_0 .net "in0", 0 0, L_0000028efc46f6b0;  1 drivers
v0000028efc40dd60_0 .net "in1", 0 0, L_0000028efc46f4d0;  1 drivers
v0000028efc40d540_0 .net "not_sel", 0 0, L_0000028efc470e10;  1 drivers
v0000028efc40d680_0 .net "out", 0 0, L_0000028efc470160;  1 drivers
v0000028efc40d720_0 .net "sel", 0 0, L_0000028efc469030;  alias, 1 drivers
S_0000028efc3be350 .scope module, "cmp_2" "comparator" 5 69, 6 38 0, S_0000028efc3261a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /OUTPUT 5 "greater";
    .port_info 3 /OUTPUT 5 "smaller";
L_0000028efc471580 .functor XNOR 1, L_0000028efc46e3f0, L_0000028efc46f110, C4<0>, C4<0>;
L_0000028efc471660 .functor XNOR 1, L_0000028efc46f1b0, L_0000028efc46ed50, C4<0>, C4<0>;
L_0000028efc4702b0 .functor XNOR 1, L_0000028efc46f570, L_0000028efc46f750, C4<0>, C4<0>;
L_0000028efc4701d0 .functor XNOR 1, L_0000028efc46edf0, L_0000028efc46f890, C4<0>, C4<0>;
L_0000028efc470e80 .functor XNOR 1, L_0000028efc46ecb0, L_0000028efc46e210, C4<0>, C4<0>;
L_0000028efc470470 .functor NOT 1, L_0000028efc46e490, C4<0>, C4<0>, C4<0>;
L_0000028efc4716d0 .functor NOT 1, L_0000028efc46e5d0, C4<0>, C4<0>, C4<0>;
L_0000028efc470940 .functor NOT 1, L_0000028efc46e7b0, C4<0>, C4<0>, C4<0>;
L_0000028efc4709b0 .functor NOT 1, L_0000028efc46e850, C4<0>, C4<0>, C4<0>;
L_0000028efc470a20 .functor NOT 1, L_0000028efc46e990, C4<0>, C4<0>, C4<0>;
L_0000028efc470ef0 .functor AND 1, L_0000028efc46ea30, L_0000028efc470470, C4<1>, C4<1>;
L_0000028efc4707f0 .functor AND 1, L_0000028efc46eb70, L_0000028efc4716d0, C4<1>, C4<1>;
L_0000028efc4717b0 .functor AND 1, L_0000028efc46ec10, L_0000028efc470940, C4<1>, C4<1>;
L_0000028efc470550 .functor AND 1, L_0000028efc46c690, L_0000028efc4709b0, C4<1>, C4<1>;
L_0000028efc470f60 .functor AND 1, L_0000028efc46bdd0, L_0000028efc470a20, C4<1>, C4<1>;
L_0000028efc470400 .functor AND 1, L_0000028efc470e80, L_0000028efc470550, C4<1>, C4<1>;
L_0000028efc46fc20 .functor AND 1, L_0000028efc470e80, L_0000028efc4701d0, C4<1>, C4<1>;
L_0000028efc4704e0 .functor AND 1, L_0000028efc46fc20, L_0000028efc4717b0, C4<1>, C4<1>;
L_0000028efc4712e0 .functor AND 1, L_0000028efc46fc20, L_0000028efc4702b0, C4<1>, C4<1>;
L_0000028efc46fc90 .functor AND 1, L_0000028efc4712e0, L_0000028efc4707f0, C4<1>, C4<1>;
L_0000028efc470860 .functor AND 1, L_0000028efc4712e0, L_0000028efc471660, C4<1>, C4<1>;
L_0000028efc4708d0 .functor AND 1, L_0000028efc470860, L_0000028efc470ef0, C4<1>, C4<1>;
L_0000028efc470a90 .functor OR 1, L_0000028efc470f60, L_0000028efc470400, C4<0>, C4<0>;
L_0000028efc4705c0 .functor OR 1, L_0000028efc470a90, L_0000028efc4704e0, C4<0>, C4<0>;
L_0000028efc470fd0 .functor OR 1, L_0000028efc4705c0, L_0000028efc46fc90, C4<0>, C4<0>;
L_0000028efc46fd00 .functor OR 1, L_0000028efc470fd0, L_0000028efc4708d0, C4<0>, C4<0>;
v0000028efc419890_0 .net "A", 4 0, v0000028efc41f310_0;  1 drivers
v0000028efc418990_0 .net "A_gt_B", 0 0, L_0000028efc46fd00;  1 drivers
v0000028efc419930_0 .net "B", 4 0, v0000028efc41f270_0;  alias, 1 drivers
v0000028efc419110_0 .net *"_ivl_1", 0 0, L_0000028efc46e3f0;  1 drivers
v0000028efc418a30_0 .net *"_ivl_11", 0 0, L_0000028efc46f750;  1 drivers
v0000028efc4191b0_0 .net *"_ivl_13", 0 0, L_0000028efc46edf0;  1 drivers
v0000028efc418ad0_0 .net *"_ivl_15", 0 0, L_0000028efc46f890;  1 drivers
v0000028efc418df0_0 .net *"_ivl_17", 0 0, L_0000028efc46ecb0;  1 drivers
v0000028efc418e90_0 .net *"_ivl_19", 0 0, L_0000028efc46e210;  1 drivers
v0000028efc418f30_0 .net *"_ivl_21", 0 0, L_0000028efc46e490;  1 drivers
v0000028efc4169b0_0 .net *"_ivl_23", 0 0, L_0000028efc46e5d0;  1 drivers
v0000028efc418710_0 .net *"_ivl_25", 0 0, L_0000028efc46e7b0;  1 drivers
v0000028efc417450_0 .net *"_ivl_27", 0 0, L_0000028efc46e850;  1 drivers
v0000028efc4174f0_0 .net *"_ivl_29", 0 0, L_0000028efc46e990;  1 drivers
v0000028efc417bd0_0 .net *"_ivl_3", 0 0, L_0000028efc46f110;  1 drivers
v0000028efc4164b0_0 .net *"_ivl_31", 0 0, L_0000028efc46ea30;  1 drivers
v0000028efc416370_0 .net *"_ivl_33", 0 0, L_0000028efc46eb70;  1 drivers
v0000028efc4179f0_0 .net *"_ivl_35", 0 0, L_0000028efc46ec10;  1 drivers
v0000028efc416410_0 .net *"_ivl_37", 0 0, L_0000028efc46c690;  1 drivers
v0000028efc416870_0 .net *"_ivl_39", 0 0, L_0000028efc46bdd0;  1 drivers
v0000028efc4171d0_0 .net *"_ivl_5", 0 0, L_0000028efc46f1b0;  1 drivers
v0000028efc416730_0 .net *"_ivl_7", 0 0, L_0000028efc46ed50;  1 drivers
v0000028efc417270_0 .net *"_ivl_9", 0 0, L_0000028efc46f570;  1 drivers
v0000028efc418670_0 .net "eq0", 0 0, L_0000028efc471580;  1 drivers
v0000028efc4185d0_0 .net "eq1", 0 0, L_0000028efc471660;  1 drivers
v0000028efc416550_0 .net "eq2", 0 0, L_0000028efc4702b0;  1 drivers
v0000028efc417310_0 .net "eq3", 0 0, L_0000028efc4701d0;  1 drivers
v0000028efc4187b0_0 .net "eq4", 0 0, L_0000028efc470e80;  1 drivers
v0000028efc418030_0 .net "eq4_and_eq3", 0 0, L_0000028efc46fc20;  1 drivers
v0000028efc417950_0 .net "eq4_and_gt3", 0 0, L_0000028efc470400;  1 drivers
v0000028efc417f90_0 .net "eq4_eq3_and_eq2", 0 0, L_0000028efc4712e0;  1 drivers
v0000028efc418170_0 .net "eq4_eq3_and_gt2", 0 0, L_0000028efc4704e0;  1 drivers
v0000028efc417770_0 .net "eq4_eq3_eq2_and_eq1", 0 0, L_0000028efc470860;  1 drivers
v0000028efc417130_0 .net "eq4_eq3_eq2_and_gt1", 0 0, L_0000028efc46fc90;  1 drivers
v0000028efc416910_0 .net "eq4_eq3_eq2_eq1_and_gt0", 0 0, L_0000028efc4708d0;  1 drivers
v0000028efc4165f0_0 .net "greater", 4 0, L_0000028efc46d090;  alias, 1 drivers
v0000028efc4167d0_0 .net "gt0", 0 0, L_0000028efc470ef0;  1 drivers
v0000028efc417810_0 .net "gt1", 0 0, L_0000028efc4707f0;  1 drivers
v0000028efc417b30_0 .net "gt2", 0 0, L_0000028efc4717b0;  1 drivers
v0000028efc418850_0 .net "gt3", 0 0, L_0000028efc470550;  1 drivers
v0000028efc4180d0_0 .net "gt4", 0 0, L_0000028efc470f60;  1 drivers
v0000028efc417a90_0 .net "not_B0", 0 0, L_0000028efc470470;  1 drivers
v0000028efc4182b0_0 .net "not_B1", 0 0, L_0000028efc4716d0;  1 drivers
v0000028efc4173b0_0 .net "not_B2", 0 0, L_0000028efc470940;  1 drivers
v0000028efc418490_0 .net "not_B3", 0 0, L_0000028efc4709b0;  1 drivers
v0000028efc416a50_0 .net "not_B4", 0 0, L_0000028efc470a20;  1 drivers
v0000028efc417c70_0 .net "or_temp1", 0 0, L_0000028efc470a90;  1 drivers
v0000028efc4178b0_0 .net "or_temp2", 0 0, L_0000028efc4705c0;  1 drivers
v0000028efc416b90_0 .net "or_temp3", 0 0, L_0000028efc470fd0;  1 drivers
v0000028efc416af0_0 .net "smaller", 4 0, L_0000028efc46c230;  alias, 1 drivers
L_0000028efc46e3f0 .part v0000028efc41f310_0, 0, 1;
L_0000028efc46f110 .part v0000028efc41f270_0, 0, 1;
L_0000028efc46f1b0 .part v0000028efc41f310_0, 1, 1;
L_0000028efc46ed50 .part v0000028efc41f270_0, 1, 1;
L_0000028efc46f570 .part v0000028efc41f310_0, 2, 1;
L_0000028efc46f750 .part v0000028efc41f270_0, 2, 1;
L_0000028efc46edf0 .part v0000028efc41f310_0, 3, 1;
L_0000028efc46f890 .part v0000028efc41f270_0, 3, 1;
L_0000028efc46ecb0 .part v0000028efc41f310_0, 4, 1;
L_0000028efc46e210 .part v0000028efc41f270_0, 4, 1;
L_0000028efc46e490 .part v0000028efc41f270_0, 0, 1;
L_0000028efc46e5d0 .part v0000028efc41f270_0, 1, 1;
L_0000028efc46e7b0 .part v0000028efc41f270_0, 2, 1;
L_0000028efc46e850 .part v0000028efc41f270_0, 3, 1;
L_0000028efc46e990 .part v0000028efc41f270_0, 4, 1;
L_0000028efc46ea30 .part v0000028efc41f310_0, 0, 1;
L_0000028efc46eb70 .part v0000028efc41f310_0, 1, 1;
L_0000028efc46ec10 .part v0000028efc41f310_0, 2, 1;
L_0000028efc46c690 .part v0000028efc41f310_0, 3, 1;
L_0000028efc46bdd0 .part v0000028efc41f310_0, 4, 1;
S_0000028efc3be030 .scope module, "greater_mux" "mux_2to1_5bit" 6 106, 6 23 0, S_0000028efc3be350;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0000028efc4156b0_0 .net "in0", 4 0, v0000028efc41f270_0;  alias, 1 drivers
v0000028efc414a30_0 .net "in1", 4 0, v0000028efc41f310_0;  alias, 1 drivers
v0000028efc415750_0 .net "out", 4 0, L_0000028efc46d090;  alias, 1 drivers
v0000028efc4157f0_0 .net "sel", 0 0, L_0000028efc46fd00;  alias, 1 drivers
L_0000028efc46de50 .part v0000028efc41f270_0, 0, 1;
L_0000028efc46c0f0 .part v0000028efc41f310_0, 0, 1;
L_0000028efc46c730 .part v0000028efc41f270_0, 1, 1;
L_0000028efc46ba10 .part v0000028efc41f310_0, 1, 1;
L_0000028efc46c050 .part v0000028efc41f270_0, 2, 1;
L_0000028efc46d1d0 .part v0000028efc41f310_0, 2, 1;
L_0000028efc46d130 .part v0000028efc41f270_0, 3, 1;
L_0000028efc46def0 .part v0000028efc41f310_0, 3, 1;
L_0000028efc46c550 .part v0000028efc41f270_0, 4, 1;
L_0000028efc46d950 .part v0000028efc41f310_0, 4, 1;
LS_0000028efc46d090_0_0 .concat8 [ 1 1 1 1], L_0000028efc46fe50, L_0000028efc471200, L_0000028efc471970, L_0000028efc471a50;
LS_0000028efc46d090_0_4 .concat8 [ 1 0 0 0], L_0000028efc476e00;
L_0000028efc46d090 .concat8 [ 4 1 0 0], LS_0000028efc46d090_0_0, LS_0000028efc46d090_0_4;
S_0000028efc3bdd10 .scope module, "mux0" "mux_2to1" 6 30, 6 2 0, S_0000028efc3be030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc46fd70 .functor NOT 1, L_0000028efc46fd00, C4<0>, C4<0>, C4<0>;
L_0000028efc471040 .functor AND 1, L_0000028efc46de50, L_0000028efc46fd70, C4<1>, C4<1>;
L_0000028efc470630 .functor AND 1, L_0000028efc46c0f0, L_0000028efc46fd00, C4<1>, C4<1>;
L_0000028efc46fe50 .functor OR 1, L_0000028efc471040, L_0000028efc470630, C4<0>, C4<0>;
v0000028efc412160_0 .net "and_in0", 0 0, L_0000028efc471040;  1 drivers
v0000028efc415f70_0 .net "and_in1", 0 0, L_0000028efc470630;  1 drivers
v0000028efc415070_0 .net "in0", 0 0, L_0000028efc46de50;  1 drivers
v0000028efc414710_0 .net "in1", 0 0, L_0000028efc46c0f0;  1 drivers
v0000028efc416010_0 .net "not_sel", 0 0, L_0000028efc46fd70;  1 drivers
v0000028efc415250_0 .net "out", 0 0, L_0000028efc46fe50;  1 drivers
v0000028efc415c50_0 .net "sel", 0 0, L_0000028efc46fd00;  alias, 1 drivers
S_0000028efc3be990 .scope module, "mux1" "mux_2to1" 6 31, 6 2 0, S_0000028efc3be030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc471120 .functor NOT 1, L_0000028efc46fd00, C4<0>, C4<0>, C4<0>;
L_0000028efc4706a0 .functor AND 1, L_0000028efc46c730, L_0000028efc471120, C4<1>, C4<1>;
L_0000028efc471190 .functor AND 1, L_0000028efc46ba10, L_0000028efc46fd00, C4<1>, C4<1>;
L_0000028efc471200 .functor OR 1, L_0000028efc4706a0, L_0000028efc471190, C4<0>, C4<0>;
v0000028efc415cf0_0 .net "and_in0", 0 0, L_0000028efc4706a0;  1 drivers
v0000028efc414b70_0 .net "and_in1", 0 0, L_0000028efc471190;  1 drivers
v0000028efc414850_0 .net "in0", 0 0, L_0000028efc46c730;  1 drivers
v0000028efc4143f0_0 .net "in1", 0 0, L_0000028efc46ba10;  1 drivers
v0000028efc414cb0_0 .net "not_sel", 0 0, L_0000028efc471120;  1 drivers
v0000028efc414350_0 .net "out", 0 0, L_0000028efc471200;  1 drivers
v0000028efc415570_0 .net "sel", 0 0, L_0000028efc46fd00;  alias, 1 drivers
S_0000028efc3be800 .scope module, "mux2" "mux_2to1" 6 32, 6 2 0, S_0000028efc3be030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc4713c0 .functor NOT 1, L_0000028efc46fd00, C4<0>, C4<0>, C4<0>;
L_0000028efc471270 .functor AND 1, L_0000028efc46c050, L_0000028efc4713c0, C4<1>, C4<1>;
L_0000028efc471430 .functor AND 1, L_0000028efc46d1d0, L_0000028efc46fd00, C4<1>, C4<1>;
L_0000028efc471970 .functor OR 1, L_0000028efc471270, L_0000028efc471430, C4<0>, C4<0>;
v0000028efc414210_0 .net "and_in0", 0 0, L_0000028efc471270;  1 drivers
v0000028efc4148f0_0 .net "and_in1", 0 0, L_0000028efc471430;  1 drivers
v0000028efc414d50_0 .net "in0", 0 0, L_0000028efc46c050;  1 drivers
v0000028efc415d90_0 .net "in1", 0 0, L_0000028efc46d1d0;  1 drivers
v0000028efc4152f0_0 .net "not_sel", 0 0, L_0000028efc4713c0;  1 drivers
v0000028efc415110_0 .net "out", 0 0, L_0000028efc471970;  1 drivers
v0000028efc414c10_0 .net "sel", 0 0, L_0000028efc46fd00;  alias, 1 drivers
S_0000028efc3be1c0 .scope module, "mux3" "mux_2to1" 6 33, 6 2 0, S_0000028efc3be030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc4719e0 .functor NOT 1, L_0000028efc46fd00, C4<0>, C4<0>, C4<0>;
L_0000028efc471820 .functor AND 1, L_0000028efc46d130, L_0000028efc4719e0, C4<1>, C4<1>;
L_0000028efc471890 .functor AND 1, L_0000028efc46def0, L_0000028efc46fd00, C4<1>, C4<1>;
L_0000028efc471a50 .functor OR 1, L_0000028efc471820, L_0000028efc471890, C4<0>, C4<0>;
v0000028efc4145d0_0 .net "and_in0", 0 0, L_0000028efc471820;  1 drivers
v0000028efc415390_0 .net "and_in1", 0 0, L_0000028efc471890;  1 drivers
v0000028efc4151b0_0 .net "in0", 0 0, L_0000028efc46d130;  1 drivers
v0000028efc4147b0_0 .net "in1", 0 0, L_0000028efc46def0;  1 drivers
v0000028efc414df0_0 .net "not_sel", 0 0, L_0000028efc4719e0;  1 drivers
v0000028efc4154d0_0 .net "out", 0 0, L_0000028efc471a50;  1 drivers
v0000028efc414170_0 .net "sel", 0 0, L_0000028efc46fd00;  alias, 1 drivers
S_0000028efc3bdea0 .scope module, "mux4" "mux_2to1" 6 34, 6 2 0, S_0000028efc3be030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc471ac0 .functor NOT 1, L_0000028efc46fd00, C4<0>, C4<0>, C4<0>;
L_0000028efc471900 .functor AND 1, L_0000028efc46c550, L_0000028efc471ac0, C4<1>, C4<1>;
L_0000028efc471b30 .functor AND 1, L_0000028efc46d950, L_0000028efc46fd00, C4<1>, C4<1>;
L_0000028efc476e00 .functor OR 1, L_0000028efc471900, L_0000028efc471b30, C4<0>, C4<0>;
v0000028efc415430_0 .net "and_in0", 0 0, L_0000028efc471900;  1 drivers
v0000028efc4142b0_0 .net "and_in1", 0 0, L_0000028efc471b30;  1 drivers
v0000028efc414990_0 .net "in0", 0 0, L_0000028efc46c550;  1 drivers
v0000028efc414670_0 .net "in1", 0 0, L_0000028efc46d950;  1 drivers
v0000028efc415610_0 .net "not_sel", 0 0, L_0000028efc471ac0;  1 drivers
v0000028efc414e90_0 .net "out", 0 0, L_0000028efc476e00;  1 drivers
v0000028efc415930_0 .net "sel", 0 0, L_0000028efc46fd00;  alias, 1 drivers
S_0000028efc3be670 .scope module, "smaller_mux" "mux_2to1_5bit" 6 107, 6 23 0, S_0000028efc3be350;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "in0";
    .port_info 1 /INPUT 5 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0000028efc419ed0_0 .net "in0", 4 0, v0000028efc41f310_0;  alias, 1 drivers
v0000028efc419f70_0 .net "in1", 4 0, v0000028efc41f270_0;  alias, 1 drivers
v0000028efc419bb0_0 .net "out", 4 0, L_0000028efc46c230;  alias, 1 drivers
v0000028efc418b70_0 .net "sel", 0 0, L_0000028efc46fd00;  alias, 1 drivers
L_0000028efc46d630 .part v0000028efc41f310_0, 0, 1;
L_0000028efc46cf50 .part v0000028efc41f270_0, 0, 1;
L_0000028efc46d810 .part v0000028efc41f310_0, 1, 1;
L_0000028efc46bfb0 .part v0000028efc41f270_0, 1, 1;
L_0000028efc46c910 .part v0000028efc41f310_0, 2, 1;
L_0000028efc46c410 .part v0000028efc41f270_0, 2, 1;
L_0000028efc46cff0 .part v0000028efc41f310_0, 3, 1;
L_0000028efc46ceb0 .part v0000028efc41f270_0, 3, 1;
L_0000028efc46c190 .part v0000028efc41f310_0, 4, 1;
L_0000028efc46ca50 .part v0000028efc41f270_0, 4, 1;
LS_0000028efc46c230_0_0 .concat8 [ 1 1 1 1], L_0000028efc477dc0, L_0000028efc476cb0, L_0000028efc4771f0, L_0000028efc477260;
LS_0000028efc46c230_0_4 .concat8 [ 1 0 0 0], L_0000028efc4776c0;
L_0000028efc46c230 .concat8 [ 4 1 0 0], LS_0000028efc46c230_0_0, LS_0000028efc46c230_0_4;
S_0000028efc3bdb80 .scope module, "mux0" "mux_2to1" 6 30, 6 2 0, S_0000028efc3be670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc477500 .functor NOT 1, L_0000028efc46fd00, C4<0>, C4<0>, C4<0>;
L_0000028efc476f50 .functor AND 1, L_0000028efc46d630, L_0000028efc477500, C4<1>, C4<1>;
L_0000028efc477570 .functor AND 1, L_0000028efc46cf50, L_0000028efc46fd00, C4<1>, C4<1>;
L_0000028efc477dc0 .functor OR 1, L_0000028efc476f50, L_0000028efc477570, C4<0>, C4<0>;
v0000028efc414ad0_0 .net "and_in0", 0 0, L_0000028efc476f50;  1 drivers
v0000028efc414490_0 .net "and_in1", 0 0, L_0000028efc477570;  1 drivers
v0000028efc414f30_0 .net "in0", 0 0, L_0000028efc46d630;  1 drivers
v0000028efc4159d0_0 .net "in1", 0 0, L_0000028efc46cf50;  1 drivers
v0000028efc414fd0_0 .net "not_sel", 0 0, L_0000028efc477500;  1 drivers
v0000028efc415b10_0 .net "out", 0 0, L_0000028efc477dc0;  1 drivers
v0000028efc415890_0 .net "sel", 0 0, L_0000028efc46fd00;  alias, 1 drivers
S_0000028efc3be4e0 .scope module, "mux1" "mux_2to1" 6 31, 6 2 0, S_0000028efc3be670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc477b90 .functor NOT 1, L_0000028efc46fd00, C4<0>, C4<0>, C4<0>;
L_0000028efc477180 .functor AND 1, L_0000028efc46d810, L_0000028efc477b90, C4<1>, C4<1>;
L_0000028efc4770a0 .functor AND 1, L_0000028efc46bfb0, L_0000028efc46fd00, C4<1>, C4<1>;
L_0000028efc476cb0 .functor OR 1, L_0000028efc477180, L_0000028efc4770a0, C4<0>, C4<0>;
v0000028efc415a70_0 .net "and_in0", 0 0, L_0000028efc477180;  1 drivers
v0000028efc415bb0_0 .net "and_in1", 0 0, L_0000028efc4770a0;  1 drivers
v0000028efc415e30_0 .net "in0", 0 0, L_0000028efc46d810;  1 drivers
v0000028efc415ed0_0 .net "in1", 0 0, L_0000028efc46bfb0;  1 drivers
v0000028efc414530_0 .net "not_sel", 0 0, L_0000028efc477b90;  1 drivers
v0000028efc4199d0_0 .net "out", 0 0, L_0000028efc476cb0;  1 drivers
v0000028efc419c50_0 .net "sel", 0 0, L_0000028efc46fd00;  alias, 1 drivers
S_0000028efc41a190 .scope module, "mux2" "mux_2to1" 6 32, 6 2 0, S_0000028efc3be670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc4767e0 .functor NOT 1, L_0000028efc46fd00, C4<0>, C4<0>, C4<0>;
L_0000028efc477960 .functor AND 1, L_0000028efc46c910, L_0000028efc4767e0, C4<1>, C4<1>;
L_0000028efc4769a0 .functor AND 1, L_0000028efc46c410, L_0000028efc46fd00, C4<1>, C4<1>;
L_0000028efc4771f0 .functor OR 1, L_0000028efc477960, L_0000028efc4769a0, C4<0>, C4<0>;
v0000028efc419250_0 .net "and_in0", 0 0, L_0000028efc477960;  1 drivers
v0000028efc419750_0 .net "and_in1", 0 0, L_0000028efc4769a0;  1 drivers
v0000028efc419570_0 .net "in0", 0 0, L_0000028efc46c910;  1 drivers
v0000028efc419a70_0 .net "in1", 0 0, L_0000028efc46c410;  1 drivers
v0000028efc419b10_0 .net "not_sel", 0 0, L_0000028efc4767e0;  1 drivers
v0000028efc418cb0_0 .net "out", 0 0, L_0000028efc4771f0;  1 drivers
v0000028efc4192f0_0 .net "sel", 0 0, L_0000028efc46fd00;  alias, 1 drivers
S_0000028efc41ba90 .scope module, "mux3" "mux_2to1" 6 33, 6 2 0, S_0000028efc3be670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc4775e0 .functor NOT 1, L_0000028efc46fd00, C4<0>, C4<0>, C4<0>;
L_0000028efc476460 .functor AND 1, L_0000028efc46cff0, L_0000028efc4775e0, C4<1>, C4<1>;
L_0000028efc477d50 .functor AND 1, L_0000028efc46ceb0, L_0000028efc46fd00, C4<1>, C4<1>;
L_0000028efc477260 .functor OR 1, L_0000028efc476460, L_0000028efc477d50, C4<0>, C4<0>;
v0000028efc419d90_0 .net "and_in0", 0 0, L_0000028efc476460;  1 drivers
v0000028efc419390_0 .net "and_in1", 0 0, L_0000028efc477d50;  1 drivers
v0000028efc418fd0_0 .net "in0", 0 0, L_0000028efc46cff0;  1 drivers
v0000028efc419cf0_0 .net "in1", 0 0, L_0000028efc46ceb0;  1 drivers
v0000028efc419e30_0 .net "not_sel", 0 0, L_0000028efc4775e0;  1 drivers
v0000028efc419610_0 .net "out", 0 0, L_0000028efc477260;  1 drivers
v0000028efc418c10_0 .net "sel", 0 0, L_0000028efc46fd00;  alias, 1 drivers
S_0000028efc41a320 .scope module, "mux4" "mux_2to1" 6 34, 6 2 0, S_0000028efc3be670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0000028efc4778f0 .functor NOT 1, L_0000028efc46fd00, C4<0>, C4<0>, C4<0>;
L_0000028efc477650 .functor AND 1, L_0000028efc46c190, L_0000028efc4778f0, C4<1>, C4<1>;
L_0000028efc476a10 .functor AND 1, L_0000028efc46ca50, L_0000028efc46fd00, C4<1>, C4<1>;
L_0000028efc4776c0 .functor OR 1, L_0000028efc477650, L_0000028efc476a10, C4<0>, C4<0>;
v0000028efc41a010_0 .net "and_in0", 0 0, L_0000028efc477650;  1 drivers
v0000028efc419430_0 .net "and_in1", 0 0, L_0000028efc476a10;  1 drivers
v0000028efc418d50_0 .net "in0", 0 0, L_0000028efc46c190;  1 drivers
v0000028efc4196b0_0 .net "in1", 0 0, L_0000028efc46ca50;  1 drivers
v0000028efc4197f0_0 .net "not_sel", 0 0, L_0000028efc4778f0;  1 drivers
v0000028efc4194d0_0 .net "out", 0 0, L_0000028efc4776c0;  1 drivers
v0000028efc419070_0 .net "sel", 0 0, L_0000028efc46fd00;  alias, 1 drivers
S_0000028efc41b450 .scope module, "m" "mem" 5 51, 7 6 0, S_0000028efc3261a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "readEnable";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 4 "addr";
    .port_info 4 /INOUT 5 "data";
P_0000028efc34f2c0 .param/l "ADDR_WIDTH" 0 7 8, +C4<00000000000000000000000000000100>;
P_0000028efc34f2f8 .param/l "DATA_WIDTH" 0 7 9, +C4<00000000000000000000000000000101>;
L_0000028efc399800 .functor AND 1, v0000028efc41f590_0, L_0000028efc41e730, C4<1>, C4<1>;
v0000028efc418350_0 .net *"_ivl_1", 0 0, L_0000028efc41e730;  1 drivers
v0000028efc416d70_0 .net *"_ivl_3", 0 0, L_0000028efc399800;  1 drivers
o0000028efc3c4198 .functor BUFZ 5, C4<zzzzz>; HiZ drive
; Elide local net with no drivers, v0000028efc4188f0_0 name=_ivl_4
v0000028efc416690_0 .net "addr", 3 0, L_0000028efc41e550;  alias, 1 drivers
v0000028efc4183f0_0 .net "clk", 0 0, v0000028efc41c6b0_0;  alias, 1 drivers
v0000028efc416c30_0 .net8 "data", 4 0, RS_0000028efc3c41f8;  alias, 2 drivers
v0000028efc418210 .array "memory", 0 15, 4 0;
v0000028efc417ef0_0 .net "readEnable", 0 0, v0000028efc41f590_0;  1 drivers
v0000028efc417590_0 .var "temp_data", 4 0;
v0000028efc417630_0 .net "writeEnable", 0 0, v0000028efc41ddd0_0;  1 drivers
E_0000028efc39d110 .event posedge, v0000028efc3986b0_0;
L_0000028efc41e730 .reduce/nor v0000028efc41ddd0_0;
L_0000028efc41cd90 .functor MUXZ 5, o0000028efc3c4198, v0000028efc417590_0, L_0000028efc399800, C4<>;
    .scope S_0000028efc341180;
T_0 ;
    %wait E_0000028efc39d4d0;
    %load/vec4 v0000028efc3981b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028efc397350_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000028efc398930_0;
    %pad/u 4;
    %assign/vec4 v0000028efc397350_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000028efc341180;
T_1 ;
    %wait E_0000028efc39b150;
    %load/vec4 v0000028efc397350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028efc398930_0, 0, 3;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0000028efc397210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0000028efc3981b0_0;
    %nor/r;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028efc398930_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0000028efc398110_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.16, 10;
    %load/vec4 v0000028efc397210_0;
    %and;
T_1.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.15, 9;
    %load/vec4 v0000028efc3981b0_0;
    %nor/r;
    %and;
T_1.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000028efc398930_0, 0, 3;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000028efc398930_0, 0, 3;
T_1.14 ;
T_1.11 ;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0000028efc398c50_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.17, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_1.18, 8;
T_1.17 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_1.18, 8;
 ; End of false expr.
    %blend;
T_1.18;
    %store/vec4 v0000028efc398930_0, 0, 3;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000028efc398930_0, 0, 3;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0000028efc398110_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v0000028efc398930_0, 0, 3;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0000028efc398890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000028efc398930_0, 0, 3;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000028efc398930_0, 0, 3;
T_1.22 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000028efc398930_0, 0, 3;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0000028efc398890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000028efc398930_0, 0, 3;
    %jmp T_1.24;
T_1.23 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000028efc398930_0, 0, 3;
T_1.24 ;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000028efc398930_0, 0, 3;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028efc41b450;
T_2 ;
    %wait E_0000028efc39d110;
    %load/vec4 v0000028efc417630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 7 22 "$display", "memory write at %d with value %d", v0000028efc416690_0, v0000028efc416c30_0 {0 0 0};
    %load/vec4 v0000028efc416c30_0;
    %load/vec4 v0000028efc416690_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028efc418210, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028efc417ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000028efc416690_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000028efc418210, 4;
    %assign/vec4 v0000028efc417590_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028efc3261a0;
T_3 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028efc41f8b0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028efc41eb90_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0000028efc3261a0;
T_4 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028efc41f3b0_0, 0, 5;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000028efc41ea50_0, 0, 5;
    %end;
    .thread T_4;
    .scope S_0000028efc3261a0;
T_5 ;
    %wait E_0000028efc39d110;
    %load/vec4 v0000028efc41f810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028efc41eb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028efc41f9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028efc41ddd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028efc41f590_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000028efc41ea50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000028efc41f3b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000028efc41f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call 5 91 "$display", "reset at address %d", v0000028efc41f8b0_0 {0 0 0};
    %load/vec4 v0000028efc41f8b0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028efc41f9f0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000028efc41f8b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000028efc41f8b0_0, 0;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000028efc3261a0;
T_6 ;
    %wait E_0000028efc39d110;
    %load/vec4 v0000028efc41eaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41f590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41ddd0_0, 0, 1;
    %jmp T_6.8;
T_6.1 ;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41f590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41ddd0_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41f590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41ddd0_0, 0, 1;
    %load/vec4 v0000028efc41f3b0_0;
    %assign/vec4 v0000028efc41fef0_0, 0;
    %load/vec4 v0000028efc41ea50_0;
    %assign/vec4 v0000028efc41f310_0, 0;
    %load/vec4 v0000028efc41e9b0_0;
    %assign/vec4 v0000028efc41f270_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0000028efc41f450_0;
    %assign/vec4 v0000028efc41f3b0_0, 0;
    %load/vec4 v0000028efc41fa90_0;
    %assign/vec4 v0000028efc41ea50_0, 0;
    %load/vec4 v0000028efc41eb90_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_6.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc420030_0, 0, 1;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0000028efc41eb90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028efc41eb90_0, 0;
T_6.10 ;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41f590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41ddd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc420030_0, 0, 1;
    %vpi_call 5 140 "$display", "max value: %d", v0000028efc41f3b0_0 {0 0 0};
    %vpi_call 5 141 "$display", "min value: %d", v0000028efc41ea50_0 {0 0 0};
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000028efc396bf0;
T_7 ;
    %wait E_0000028efc39b110;
    %jmp T_7;
    .thread T_7;
    .scope S_0000028efc396bf0;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0000028efc41c6b0_0;
    %inv;
    %store/vec4 v0000028efc41c6b0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000028efc396bf0;
T_9 ;
    %pushi/vec4 69696969, 0, 32;
    %store/vec4 v0000028efc41d1f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41c6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41e190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41d330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41e190_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41e190_0, 0, 1;
    %delay 170000, 0;
    %vpi_call 2 54 "$display", "Writing data to memory..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41d330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %vpi_func 2 58 "$random" 32, v0000028efc41d1f0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %vpi_call 2 60 "$display", "Data write at address %d with value %d", v0000028efc41d8d0_0, v0000028efc41e5f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %vpi_func 2 63 "$random" 32, v0000028efc41d1f0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %vpi_call 2 65 "$display", "Data write at address %d with value %d", v0000028efc41d8d0_0, v0000028efc41e5f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %vpi_func 2 68 "$random" 32, v0000028efc41d1f0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %vpi_call 2 70 "$display", "Data write at address %d with value %d", v0000028efc41d8d0_0, v0000028efc41e5f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %vpi_func 2 73 "$random" 32, v0000028efc41d1f0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %vpi_call 2 75 "$display", "Data write at address %d with value %d", v0000028efc41d8d0_0, v0000028efc41e5f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %vpi_func 2 78 "$random" 32, v0000028efc41d1f0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %vpi_call 2 80 "$display", "Data write at address %d with value %d", v0000028efc41d8d0_0, v0000028efc41e5f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %vpi_func 2 83 "$random" 32, v0000028efc41d1f0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %vpi_call 2 85 "$display", "Data write at address %d with value %d", v0000028efc41d8d0_0, v0000028efc41e5f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %vpi_func 2 88 "$random" 32, v0000028efc41d1f0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %vpi_call 2 90 "$display", "Data write at address %d with value %d", v0000028efc41d8d0_0, v0000028efc41e5f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %vpi_func 2 93 "$random" 32, v0000028efc41d1f0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %vpi_call 2 95 "$display", "Data write at address %d with value %d", v0000028efc41d8d0_0, v0000028efc41e5f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %vpi_func 2 98 "$random" 32, v0000028efc41d1f0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %vpi_call 2 100 "$display", "Data write at address %d with value %d", v0000028efc41d8d0_0, v0000028efc41e5f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %vpi_func 2 103 "$random" 32, v0000028efc41d1f0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %vpi_call 2 105 "$display", "Data write at address %d with value %d", v0000028efc41d8d0_0, v0000028efc41e5f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %vpi_func 2 108 "$random" 32, v0000028efc41d1f0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %vpi_call 2 110 "$display", "Data write at address %d with value %d", v0000028efc41d8d0_0, v0000028efc41e5f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %vpi_func 2 113 "$random" 32, v0000028efc41d1f0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %vpi_call 2 115 "$display", "Data write at address %d with value %d", v0000028efc41d8d0_0, v0000028efc41e5f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %vpi_func 2 118 "$random" 32, v0000028efc41d1f0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %vpi_call 2 120 "$display", "Data write at address %d with value %d", v0000028efc41d8d0_0, v0000028efc41e5f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %vpi_func 2 123 "$random" 32, v0000028efc41d1f0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %vpi_call 2 125 "$display", "Data write at address %d with value %d", v0000028efc41d8d0_0, v0000028efc41e5f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %vpi_func 2 128 "$random" 32, v0000028efc41d1f0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %vpi_call 2 130 "$display", "Data write at address %d with value %d", v0000028efc41d8d0_0, v0000028efc41e5f0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %vpi_func 2 133 "$random" 32, v0000028efc41d1f0_0 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pad/u 5;
    %store/vec4 v0000028efc41e5f0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %vpi_call 2 135 "$display", "Data write at address %d with value %d", v0000028efc41d8d0_0, v0000028efc41e5f0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41d330_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028efc41dfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000028efc41d8d0_0, 0, 4;
    %delay 20000, 0;
    %vpi_call 2 145 "$display", "Reading data from memory..." {0 0 0};
    %delay 480000, 0;
    %vpi_call 2 155 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000028efc396bf0;
T_10 ;
    %vpi_call 2 159 "$dumpfile", "min_mex_tb.vcd" {0 0 0};
    %vpi_call 2 160 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028efc396bf0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\maintb.vl";
    ".\min_mex.vl";
    ".\ctrl.vl";
    ".\dp.vl";
    ".\comparator.vl";
    ".\mem.vl";
