{
 "Device" : "GW1NR-9C",
 "Files" : [
  {
   "Path" : "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/touch/spi_sniffer/spi_sniffer_fpga/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/touch/spi_sniffer/spi_sniffer_fpga/src/uart_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/touch/spi_sniffer/spi_sniffer_fpga/src/uart_tx_fifo/uart_tx_fifo.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/touch/spi_sniffer/spi_sniffer_fpga/src/spi.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/touch/spi_sniffer/spi_sniffer_fpga/src/data_sender.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/rui/Desktop/iphone7-lcd-reverse-engineering/touch/spi_sniffer/spi_sniffer_fpga/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}