// Seed: 1125472185
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  ;
  always $clog2(32);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd25,
    parameter id_6 = 32'd97
) (
    id_1,
    _id_2,
    id_3
);
  output wire id_3;
  inout wire _id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  logic id_4 = +id_1;
  logic id_5 = -1;
  logic _id_6;
  ;
  wand [id_2 : id_6  -  id_6  -  -1] id_7 = 1;
endmodule
