/* pin table for AlpsB. */
{"SPI_M1", SPI_M1, IO_MUX_FUNC0, REG_DMU_MUX_SPI_M1_OFFSET},
{"UART0", UART0, IO_MUX_FUNC0, REG_DMU_MUX_UART0_OFFSET},
{"UART1", UART1, IO_MUX_FUNC0, REG_DMU_MUX_UART1_OFFSET},
{"CAN0", CAN0, IO_MUX_FUNC0, REG_DMU_MUX_CAN0_OFFSET},
{"CAN1", CAN1, IO_MUX_FUNC0, REG_DMU_MUX_CAN1_OFFSET},
{"RESET", 0xFF, IO_MUX_FUNC0, REG_DMU_MUX_RESET_OFFSET},
{"SYNC", 0xFF, IO_MUX_FUNC4, REG_DMU_MUX_SYNC_OFFSET},
{"I2C", I2C, IO_MUX_FUNC4, REG_DMU_MUX_I2C_OFFSET},
{"PWM0", PWM, IO_MUX_FUNC4, REG_DMU_MUX_PWM0_OFFSET},
{"PWM1", PWM, IO_MUX_FUNC4, REG_DMU_MUX_PWM1_OFFSET},
{"ADC_CLK", 0xFF, IO_MUX_FUNC0, REG_DMU_MUX_ADC_CLK_OFFSET},
{"CAN_CLK", 0xFF, IO_MUX_FUNC0, REG_DMU_MUX_CAN_CLK_OFFSET},
{"SPI_M0", SPI_M0, IO_MUX_FUNC0, REG_DMU_MUX_SPI_M0_OFFSET},
{"SPI_S", SPI_S, IO_MUX_FUNC0, REG_DMU_MUX_SPI_S_OFFSET},
{"SPI_S1", SPI_S1, IO_MUX_FUNC0, REG_DMU_MUX_SPI_S1_OFFSET},
{"JTAG", 0xFF, IO_MUX_FUNC0, REG_DMU_MUX_JTAG_OFFSET}
