-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity xfChannelCombine is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    p_in1_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_in1_V_V_empty_n : IN STD_LOGIC;
    p_in1_V_V_read : OUT STD_LOGIC;
    p_in2_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_in2_V_V_empty_n : IN STD_LOGIC;
    p_in2_V_V_read : OUT STD_LOGIC;
    p_in3_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_in3_V_V_empty_n : IN STD_LOGIC;
    p_in3_V_V_read : OUT STD_LOGIC;
    p_out_V_V_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_out_V_V_full_n : IN STD_LOGIC;
    p_out_V_V_write : OUT STD_LOGIC;
    p_src1_cols_load7_loc_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    p_src1_cols_load7_loc_empty_n : IN STD_LOGIC;
    p_src1_cols_load7_loc_read : OUT STD_LOGIC );
end;


architecture behav of xfChannelCombine is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_B4 : STD_LOGIC_VECTOR (7 downto 0) := "10110100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal p_in1_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln118_fu_127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_in2_V_V_blk_n : STD_LOGIC;
    signal p_in3_V_V_blk_n : STD_LOGIC;
    signal p_out_V_V_blk_n : STD_LOGIC;
    signal p_src1_cols_load7_loc_blk_n : STD_LOGIC;
    signal sext_ln330_fu_111_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln330_reg_149 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal i_fu_121_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_reg_157 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal j_fu_132_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal i_0_i_i_i_reg_89 : STD_LOGIC_VECTOR (7 downto 0);
    signal j_0_i_i_i_reg_100 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln113_fu_115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln113_fu_115_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_i_i_i_reg_89_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in3_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in2_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in1_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_out_V_V_full_n = ap_const_logic_0)))) and (icmp_ln118_fu_127_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_0_i_i_i_reg_89 <= i_reg_157;
            elsif ((not(((real_start = ap_const_logic_0) or (p_src1_cols_load7_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_i_i_i_reg_89 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    j_0_i_i_i_reg_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in3_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in2_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in1_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_out_V_V_full_n = ap_const_logic_0)))) and (icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                j_0_i_i_i_reg_100 <= j_fu_132_p2;
            elsif (((icmp_ln113_fu_115_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_0_i_i_i_reg_100 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_157 <= i_fu_121_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (p_src1_cols_load7_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                sext_ln330_reg_149 <= sext_ln330_fu_111_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, p_in1_V_V_empty_n, p_in2_V_V_empty_n, p_in3_V_V_empty_n, p_out_V_V_full_n, p_src1_cols_load7_loc_empty_n, ap_CS_fsm_state3, icmp_ln118_fu_127_p2, ap_CS_fsm_state2, icmp_ln113_fu_115_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (p_src1_cols_load7_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln113_fu_115_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not((((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in3_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in2_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in1_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_out_V_V_full_n = ap_const_logic_0)))) and (icmp_ln118_fu_127_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif ((not((((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in3_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in2_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in1_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_out_V_V_full_n = ap_const_logic_0)))) and (icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg, p_src1_cols_load7_loc_empty_n)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (p_src1_cols_load7_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state3_assign_proc : process(p_in1_V_V_empty_n, p_in2_V_V_empty_n, p_in3_V_V_empty_n, p_out_V_V_full_n, icmp_ln118_fu_127_p2)
    begin
                ap_block_state3 <= (((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in3_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in2_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in1_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_out_V_V_full_n = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln113_fu_115_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln113_fu_115_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    i_fu_121_p2 <= std_logic_vector(unsigned(i_0_i_i_i_reg_89) + unsigned(ap_const_lv8_1));
    icmp_ln113_fu_115_p2 <= "1" when (i_0_i_i_i_reg_89 = ap_const_lv8_B4) else "0";
    icmp_ln118_fu_127_p2 <= "1" when (j_0_i_i_i_reg_100 = sext_ln330_reg_149) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln113_fu_115_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln113_fu_115_p2 = ap_const_lv1_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    j_fu_132_p2 <= std_logic_vector(unsigned(j_0_i_i_i_reg_100) + unsigned(ap_const_lv16_1));

    p_in1_V_V_blk_n_assign_proc : process(p_in1_V_V_empty_n, ap_CS_fsm_state3, icmp_ln118_fu_127_p2)
    begin
        if (((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            p_in1_V_V_blk_n <= p_in1_V_V_empty_n;
        else 
            p_in1_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_in1_V_V_read_assign_proc : process(p_in1_V_V_empty_n, p_in2_V_V_empty_n, p_in3_V_V_empty_n, p_out_V_V_full_n, ap_CS_fsm_state3, icmp_ln118_fu_127_p2)
    begin
        if ((not((((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in3_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in2_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in1_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_out_V_V_full_n = ap_const_logic_0)))) and (icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            p_in1_V_V_read <= ap_const_logic_1;
        else 
            p_in1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_in2_V_V_blk_n_assign_proc : process(p_in2_V_V_empty_n, ap_CS_fsm_state3, icmp_ln118_fu_127_p2)
    begin
        if (((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            p_in2_V_V_blk_n <= p_in2_V_V_empty_n;
        else 
            p_in2_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_in2_V_V_read_assign_proc : process(p_in1_V_V_empty_n, p_in2_V_V_empty_n, p_in3_V_V_empty_n, p_out_V_V_full_n, ap_CS_fsm_state3, icmp_ln118_fu_127_p2)
    begin
        if ((not((((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in3_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in2_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in1_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_out_V_V_full_n = ap_const_logic_0)))) and (icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            p_in2_V_V_read <= ap_const_logic_1;
        else 
            p_in2_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_in3_V_V_blk_n_assign_proc : process(p_in3_V_V_empty_n, ap_CS_fsm_state3, icmp_ln118_fu_127_p2)
    begin
        if (((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            p_in3_V_V_blk_n <= p_in3_V_V_empty_n;
        else 
            p_in3_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_in3_V_V_read_assign_proc : process(p_in1_V_V_empty_n, p_in2_V_V_empty_n, p_in3_V_V_empty_n, p_out_V_V_full_n, ap_CS_fsm_state3, icmp_ln118_fu_127_p2)
    begin
        if ((not((((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in3_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in2_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in1_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_out_V_V_full_n = ap_const_logic_0)))) and (icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            p_in3_V_V_read <= ap_const_logic_1;
        else 
            p_in3_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_out_V_V_blk_n_assign_proc : process(p_out_V_V_full_n, ap_CS_fsm_state3, icmp_ln118_fu_127_p2)
    begin
        if (((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            p_out_V_V_blk_n <= p_out_V_V_full_n;
        else 
            p_out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_out_V_V_din <= ((p_in1_V_V_dout & p_in2_V_V_dout) & p_in3_V_V_dout);

    p_out_V_V_write_assign_proc : process(p_in1_V_V_empty_n, p_in2_V_V_empty_n, p_in3_V_V_empty_n, p_out_V_V_full_n, ap_CS_fsm_state3, icmp_ln118_fu_127_p2)
    begin
        if ((not((((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in3_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in2_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_in1_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (p_out_V_V_full_n = ap_const_logic_0)))) and (icmp_ln118_fu_127_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            p_out_V_V_write <= ap_const_logic_1;
        else 
            p_out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_src1_cols_load7_loc_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_src1_cols_load7_loc_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src1_cols_load7_loc_blk_n <= p_src1_cols_load7_loc_empty_n;
        else 
            p_src1_cols_load7_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src1_cols_load7_loc_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, p_src1_cols_load7_loc_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (p_src1_cols_load7_loc_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            p_src1_cols_load7_loc_read <= ap_const_logic_1;
        else 
            p_src1_cols_load7_loc_read <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

        sext_ln330_fu_111_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_src1_cols_load7_loc_dout),16));

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
