{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 20:34:59 2017 " "Info: Processing started: Tue Nov 28 20:34:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPUandROM -c CPUandROM " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPUandROM -c CPUandROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPUandROM EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CPUandROM" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "Warning: No exact pin location assignment(s) for 44 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BitSelect\[2\] " "Info: Pin BitSelect\[2\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { BitSelect[2] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 112 904 1080 128 "BitSelect\[2..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { BitSelect[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BitSelect\[1\] " "Info: Pin BitSelect\[1\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { BitSelect[1] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 112 904 1080 128 "BitSelect\[2..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { BitSelect[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BitSelect\[0\] " "Info: Pin BitSelect\[0\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { BitSelect[0] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 112 904 1080 128 "BitSelect\[2..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { BitSelect[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[7\] " "Info: Pin LED7S\[7\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[7] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 144 904 1080 160 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[6\] " "Info: Pin LED7S\[6\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[6] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 144 904 1080 160 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[5\] " "Info: Pin LED7S\[5\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[5] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 144 904 1080 160 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[4\] " "Info: Pin LED7S\[4\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[4] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 144 904 1080 160 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[3\] " "Info: Pin LED7S\[3\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[3] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 144 904 1080 160 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[2\] " "Info: Pin LED7S\[2\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[2] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 144 904 1080 160 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[1\] " "Info: Pin LED7S\[1\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[1] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 144 904 1080 160 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7S\[0\] " "Info: Pin LED7S\[0\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[0] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 144 904 1080 160 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputAddr\[7\] " "Info: Pin OutputAddr\[7\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { OutputAddr[7] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 424 600 224 "OutputAddr\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputAddr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputAddr\[6\] " "Info: Pin OutputAddr\[6\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { OutputAddr[6] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 424 600 224 "OutputAddr\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputAddr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputAddr\[5\] " "Info: Pin OutputAddr\[5\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { OutputAddr[5] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 424 600 224 "OutputAddr\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputAddr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputAddr\[4\] " "Info: Pin OutputAddr\[4\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { OutputAddr[4] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 424 600 224 "OutputAddr\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputAddr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputAddr\[3\] " "Info: Pin OutputAddr\[3\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { OutputAddr[3] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 424 600 224 "OutputAddr\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputAddr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputAddr\[2\] " "Info: Pin OutputAddr\[2\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { OutputAddr[2] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 424 600 224 "OutputAddr\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputAddr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputAddr\[1\] " "Info: Pin OutputAddr\[1\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { OutputAddr[1] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 424 600 224 "OutputAddr\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputAddr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputAddr\[0\] " "Info: Pin OutputAddr\[0\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { OutputAddr[0] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 424 600 224 "OutputAddr\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputAddr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[15\] " "Info: Pin q\[15\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { q[15] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[14\] " "Info: Pin q\[14\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { q[14] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[13\] " "Info: Pin q\[13\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { q[13] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[12\] " "Info: Pin q\[12\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { q[12] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[11\] " "Info: Pin q\[11\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { q[11] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[10\] " "Info: Pin q\[10\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { q[10] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[9\] " "Info: Pin q\[9\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { q[9] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[8\] " "Info: Pin q\[8\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { q[8] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Info: Pin q\[7\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { q[7] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Info: Pin q\[6\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { q[6] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Info: Pin q\[5\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { q[5] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Info: Pin q\[4\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { q[4] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Info: Pin q\[3\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { q[3] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Info: Pin q\[2\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { q[2] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Info: Pin q\[1\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { q[1] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Info: Pin q\[0\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { q[0] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 208 640 816 224 "q\[15..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { CLK } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[1\] " "Info: Pin M\[1\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { M[1] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 168 0 168 184 "M\[1..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[0\] " "Info: Pin M\[0\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { M[0] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 168 0 168 184 "M\[1..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[3\] " "Info: Pin addr\[3\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { addr[3] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 184 0 168 200 "addr\[3..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Info: Pin RST not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { RST } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 136 0 168 152 "RST" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HLinput " "Info: Pin HLinput not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { HLinput } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 152 0 168 168 "HLinput" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { HLinput } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[2\] " "Info: Pin addr\[2\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { addr[2] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 184 0 168 200 "addr\[3..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[1\] " "Info: Pin addr\[1\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { addr[1] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 184 0 168 200 "addr\[3..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[0\] " "Info: Pin addr\[0\] not assigned to an exact location on the device" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { addr[0] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 184 0 168 200 "addr\[3..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { CLK } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node RST (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { RST } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 136 0 168 152 "RST" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 3.3V 7 35 0 " "Info: Number of I/O pins in group: 42 (unused VREF, 3.3V VCCIO, 7 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register MyLED:inst3\|\\P1:Divider\[30\] register MyLED:inst3\|LED7S\[0\] -2.117 ns " "Info: Slack time is -2.117 ns between source register \"MyLED:inst3\|\\P1:Divider\[30\]\" and destination register \"MyLED:inst3\|LED7S\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.816 ns + Largest register register " "Info: + Largest register to register requirement is 0.816 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns CLK~clkctrl 2 COMB Unassigned 195 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 195; COMB Node = 'CLK~clkctrl'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns MyLED:inst3\|LED7S\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'MyLED:inst3\|LED7S\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { CLK~clkctrl MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.443 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns CLK~clkctrl 2 COMB Unassigned 195 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 195; COMB Node = 'CLK~clkctrl'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns MyLED:inst3\|LED7S\[0\] 3 REG Unassigned 1 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'MyLED:inst3\|LED7S\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { CLK~clkctrl MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns CLK~clkctrl 2 COMB Unassigned 195 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 195; COMB Node = 'CLK~clkctrl'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns MyLED:inst3\|\\P1:Divider\[30\] 3 REG Unassigned 3 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'MyLED:inst3\|\\P1:Divider\[30\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { CLK~clkctrl MyLED:inst3|\P1:Divider[30] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.443 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns CLK~clkctrl 2 COMB Unassigned 195 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 195; COMB Node = 'CLK~clkctrl'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns MyLED:inst3\|\\P1:Divider\[30\] 3 REG Unassigned 3 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'MyLED:inst3\|\\P1:Divider\[30\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { CLK~clkctrl MyLED:inst3|\P1:Divider[30] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 120 0 168 136 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns   " "Info:   Micro clock to output delay of source is 0.094 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.933 ns - Longest register register " "Info: - Longest register to register delay is 2.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MyLED:inst3\|\\P1:Divider\[30\] 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'MyLED:inst3\|\\P1:Divider\[30\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyLED:inst3|\P1:Divider[30] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.272 ns) 0.777 ns MyLED:inst3\|Equal0~7 2 COMB Unassigned 1 " "Info: 2: + IC(0.505 ns) + CELL(0.272 ns) = 0.777 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'MyLED:inst3\|Equal0~7'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { MyLED:inst3|\P1:Divider[30] MyLED:inst3|Equal0~7 } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 1.178 ns MyLED:inst3\|Equal0~4 3 COMB Unassigned 1 " "Info: 3: + IC(0.348 ns) + CELL(0.053 ns) = 1.178 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'MyLED:inst3\|Equal0~4'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { MyLED:inst3|Equal0~7 MyLED:inst3|Equal0~4 } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.579 ns MyLED:inst3\|Equal0~5 4 COMB Unassigned 43 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 1.579 ns; Loc. = Unassigned; Fanout = 43; COMB Node = 'MyLED:inst3\|Equal0~5'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { MyLED:inst3|Equal0~4 MyLED:inst3|Equal0~5 } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.746 ns) 2.933 ns MyLED:inst3\|LED7S\[0\] 5 REG Unassigned 1 " "Info: 5: + IC(0.608 ns) + CELL(0.746 ns) = 2.933 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'MyLED:inst3\|LED7S\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { MyLED:inst3|Equal0~5 MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.225 ns ( 41.77 % ) " "Info: Total cell delay = 1.225 ns ( 41.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.708 ns ( 58.23 % ) " "Info: Total interconnect delay = 1.708 ns ( 58.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.933 ns" { MyLED:inst3|\P1:Divider[30] MyLED:inst3|Equal0~7 MyLED:inst3|Equal0~4 MyLED:inst3|Equal0~5 MyLED:inst3|LED7S[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.933 ns" { MyLED:inst3|\P1:Divider[30] MyLED:inst3|Equal0~7 MyLED:inst3|Equal0~4 MyLED:inst3|Equal0~5 MyLED:inst3|LED7S[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.933 ns register register " "Info: Estimated most critical path is register to register delay of 2.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MyLED:inst3\|\\P1:Divider\[30\] 1 REG LAB_X26_Y19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y19; Fanout = 3; REG Node = 'MyLED:inst3\|\\P1:Divider\[30\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { MyLED:inst3|\P1:Divider[30] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.272 ns) 0.777 ns MyLED:inst3\|Equal0~7 2 COMB LAB_X25_Y20 1 " "Info: 2: + IC(0.505 ns) + CELL(0.272 ns) = 0.777 ns; Loc. = LAB_X25_Y20; Fanout = 1; COMB Node = 'MyLED:inst3\|Equal0~7'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { MyLED:inst3|\P1:Divider[30] MyLED:inst3|Equal0~7 } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 1.178 ns MyLED:inst3\|Equal0~4 3 COMB LAB_X25_Y20 1 " "Info: 3: + IC(0.348 ns) + CELL(0.053 ns) = 1.178 ns; Loc. = LAB_X25_Y20; Fanout = 1; COMB Node = 'MyLED:inst3\|Equal0~4'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { MyLED:inst3|Equal0~7 MyLED:inst3|Equal0~4 } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.579 ns MyLED:inst3\|Equal0~5 4 COMB LAB_X25_Y20 43 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 1.579 ns; Loc. = LAB_X25_Y20; Fanout = 43; COMB Node = 'MyLED:inst3\|Equal0~5'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { MyLED:inst3|Equal0~4 MyLED:inst3|Equal0~5 } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.746 ns) 2.933 ns MyLED:inst3\|LED7S\[0\] 5 REG LAB_X26_Y23 1 " "Info: 5: + IC(0.608 ns) + CELL(0.746 ns) = 2.933 ns; Loc. = LAB_X26_Y23; Fanout = 1; REG Node = 'MyLED:inst3\|LED7S\[0\]'" {  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "1.354 ns" { MyLED:inst3|Equal0~5 MyLED:inst3|LED7S[0] } "NODE_NAME" } } { "MyLED.vhd" "" { Text "E:/Computer Organization Experiment/Experiment7/MyLED.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.225 ns ( 41.77 % ) " "Info: Total cell delay = 1.225 ns ( 41.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.708 ns ( 58.23 % ) " "Info: Total interconnect delay = 1.708 ns ( 58.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "2.933 ns" { MyLED:inst3|\P1:Divider[30] MyLED:inst3|Equal0~7 MyLED:inst3|Equal0~4 MyLED:inst3|Equal0~5 MyLED:inst3|LED7S[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y14 X40_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y14 to location X40_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Warning: Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BitSelect\[2\] 0 " "Info: Pin \"BitSelect\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BitSelect\[1\] 0 " "Info: Pin \"BitSelect\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BitSelect\[0\] 0 " "Info: Pin \"BitSelect\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7S\[7\] 0 " "Info: Pin \"LED7S\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7S\[6\] 0 " "Info: Pin \"LED7S\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7S\[5\] 0 " "Info: Pin \"LED7S\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7S\[4\] 0 " "Info: Pin \"LED7S\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7S\[3\] 0 " "Info: Pin \"LED7S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7S\[2\] 0 " "Info: Pin \"LED7S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7S\[1\] 0 " "Info: Pin \"LED7S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED7S\[0\] 0 " "Info: Pin \"LED7S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputAddr\[7\] 0 " "Info: Pin \"OutputAddr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputAddr\[6\] 0 " "Info: Pin \"OutputAddr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputAddr\[5\] 0 " "Info: Pin \"OutputAddr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputAddr\[4\] 0 " "Info: Pin \"OutputAddr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputAddr\[3\] 0 " "Info: Pin \"OutputAddr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputAddr\[2\] 0 " "Info: Pin \"OutputAddr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputAddr\[1\] 0 " "Info: Pin \"OutputAddr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputAddr\[0\] 0 " "Info: Pin \"OutputAddr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[15\] 0 " "Info: Pin \"q\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[14\] 0 " "Info: Pin \"q\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[13\] 0 " "Info: Pin \"q\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[12\] 0 " "Info: Pin \"q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[11\] 0 " "Info: Pin \"q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[10\] 0 " "Info: Pin \"q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[9\] 0 " "Info: Pin \"q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[8\] 0 " "Info: Pin \"q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[7\] 0 " "Info: Pin \"q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[6\] 0 " "Info: Pin \"q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[5\] 0 " "Info: Pin \"q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[4\] 0 " "Info: Pin \"q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Info: Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Info: Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Info: Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Info: Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BitSelect\[2\] GND " "Info: Pin BitSelect\[2\] has GND driving its datain port" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { BitSelect[2] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 112 904 1080 128 "BitSelect\[2..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { BitSelect[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED7S\[7\] GND " "Info: Pin LED7S\[7\] has GND driving its datain port" {  } { { "e:/q/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/q/quartus/bin/pin_planner.ppl" { LED7S[7] } } } { "CPUandROM.bdf" "" { Schematic "E:/Computer Organization Experiment/Experiment7/CPUandROM.bdf" { { 144 904 1080 160 "LED7S\[7..0\]" "" } } } } { "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/q/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED7S[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Computer Organization Experiment/Experiment7/CPUandROM.fit.smsg " "Info: Generated suppressed messages file E:/Computer Organization Experiment/Experiment7/CPUandROM.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Info: Peak virtual memory: 317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 20:35:03 2017 " "Info: Processing ended: Tue Nov 28 20:35:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
