-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    outD_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    outD_0_full_n : IN STD_LOGIC;
    outD_0_write : OUT STD_LOGIC;
    outD_0_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    outD_0_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    outD_1_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    outD_1_full_n : IN STD_LOGIC;
    outD_1_write : OUT STD_LOGIC;
    outD_1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    outD_1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    p_digitReseversedOutputBuff_M_real_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_digitReseversedOutputBuff_M_real_0_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_real_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_digitReseversedOutputBuff_M_real_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_digitReseversedOutputBuff_M_real_1_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_real_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_digitReseversedOutputBuff_M_imag_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_digitReseversedOutputBuff_M_imag_0_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_imag_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_digitReseversedOutputBuff_M_imag_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    p_digitReseversedOutputBuff_M_imag_1_ce0 : OUT STD_LOGIC;
    p_digitReseversedOutputBuff_M_imag_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of fft_top_writeBackCacheDataDR_1024_2_ap_fixed_ap_fixed_16_12_5_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln319_fu_200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp2_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp2 : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal outD_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal outD_1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp2 : BOOLEAN;
    signal r_222_reg_124 : STD_LOGIC_VECTOR (8 downto 0);
    signal offset_fu_142_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal offset_reg_250 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_fu_194_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_reg_278 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln319_reg_283 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln319_reg_283_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_M_real_3_fu_206_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_M_real_3_reg_287 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_M_real_2_fu_213_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_M_real_2_reg_292 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_M_imag_3_fu_220_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_M_imag_3_reg_297 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_M_imag_2_fu_227_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal temp_M_imag_2_reg_302 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_phi_mux_r_222_phi_fu_128_p6 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln344_fu_168_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln344_1_fu_188_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp2 : BOOLEAN;
    signal p_digitReseversedOutputBuff_M_real_0_ce0_local : STD_LOGIC;
    signal p_digitReseversedOutputBuff_M_imag_0_ce0_local : STD_LOGIC;
    signal p_digitReseversedOutputBuff_M_real_1_ce0_local : STD_LOGIC;
    signal p_digitReseversedOutputBuff_M_imag_1_ce0_local : STD_LOGIC;
    signal zext_ln312_fu_138_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_150_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_r_fu_160_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal xor_ln342_fu_174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_r_1_fu_180_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_151 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp2_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp2_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp2_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2)) then 
                    ap_block_pp0_stage0_subdone_grp2_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    r_222_reg_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln319_reg_283 = ap_const_lv1_0))) then 
                r_222_reg_124 <= r_reg_278;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln319_reg_283 = ap_const_lv1_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                r_222_reg_124 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln319_reg_283 <= icmp_ln319_fu_200_p2;
                icmp_ln319_reg_283_pp0_iter1_reg <= icmp_ln319_reg_283;
                offset_reg_250 <= zext_ln312_fu_138_p1(8 downto 8);
                temp_M_imag_2_reg_302 <= temp_M_imag_2_fu_227_p3;
                temp_M_imag_3_reg_297 <= temp_M_imag_3_fu_220_p3;
                temp_M_real_2_reg_292 <= temp_M_real_2_fu_213_p3;
                temp_M_real_3_reg_287 <= temp_M_real_3_fu_206_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                r_reg_278 <= r_fu_194_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(outD_0_full_n, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (outD_0_full_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_01001_grp2_assign_proc : process(outD_1_full_n, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_01001_grp2 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (outD_1_full_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(outD_0_full_n, outD_1_full_n, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (outD_1_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (outD_0_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_grp1_assign_proc : process(outD_0_full_n, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (outD_0_full_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_11001_grp2_assign_proc : process(outD_1_full_n, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_11001_grp2 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (outD_1_full_n = ap_const_logic_0));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(outD_0_full_n, outD_1_full_n, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (outD_1_full_n = ap_const_logic_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (outD_0_full_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_grp1_assign_proc : process(outD_0_full_n, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_subdone_grp1 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (outD_0_full_n = ap_const_logic_0));
    end process;


    ap_block_pp0_stage0_subdone_grp2_assign_proc : process(outD_1_full_n, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_enable_reg_pp0_iter2)
    begin
                ap_block_pp0_stage0_subdone_grp2 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (outD_1_full_n = ap_const_logic_0));
    end process;


    ap_condition_151_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_151 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, icmp_ln319_reg_283_pp0_iter1_reg)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln319_reg_283_pp0_iter1_reg = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_r_222_phi_fu_128_p6_assign_proc : process(r_222_reg_124, r_reg_278, icmp_ln319_reg_283, ap_condition_151)
    begin
        if ((ap_const_boolean_1 = ap_condition_151)) then
            if ((icmp_ln319_reg_283 = ap_const_lv1_1)) then 
                ap_phi_mux_r_222_phi_fu_128_p6 <= ap_const_lv9_0;
            elsif ((icmp_ln319_reg_283 = ap_const_lv1_0)) then 
                ap_phi_mux_r_222_phi_fu_128_p6 <= r_reg_278;
            else 
                ap_phi_mux_r_222_phi_fu_128_p6 <= r_222_reg_124;
            end if;
        else 
            ap_phi_mux_r_222_phi_fu_128_p6 <= r_222_reg_124;
        end if; 
    end process;


    ap_ready_assign_proc : process(icmp_ln319_fu_200_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln319_fu_200_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln319_fu_200_p2 <= "1" when (ap_phi_mux_r_222_phi_fu_128_p6 = ap_const_lv9_1FF) else "0";
    offset_fu_142_p3 <= zext_ln312_fu_138_p1(8 downto 8);

    outD_0_blk_n_assign_proc : process(outD_0_full_n, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg))) then 
            outD_0_blk_n <= outD_0_full_n;
        else 
            outD_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outD_0_din <= (temp_M_imag_2_reg_302 & temp_M_real_2_reg_292);

    outD_0_write_assign_proc : process(ap_block_pp0_stage0_subdone_grp1_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            outD_0_write <= ap_const_logic_1;
        else 
            outD_0_write <= ap_const_logic_0;
        end if; 
    end process;


    outD_1_blk_n_assign_proc : process(outD_1_full_n, ap_block_pp0_stage0_subdone_grp2_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_grp2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp2))) then 
            outD_1_blk_n <= outD_1_full_n;
        else 
            outD_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outD_1_din <= (temp_M_imag_3_reg_297 & temp_M_real_3_reg_287);

    outD_1_write_assign_proc : process(ap_block_pp0_stage0_subdone_grp2_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp2_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp2))) then 
            outD_1_write <= ap_const_logic_1;
        else 
            outD_1_write <= ap_const_logic_0;
        end if; 
    end process;

    out_r_1_fu_180_p3 <= (xor_ln342_fu_174_p2 & tmp_fu_150_p4);
    out_r_fu_160_p3 <= (offset_fu_142_p3 & tmp_fu_150_p4);
    p_digitReseversedOutputBuff_M_imag_0_address0 <= zext_ln344_fu_168_p1(9 - 1 downto 0);
    p_digitReseversedOutputBuff_M_imag_0_ce0 <= p_digitReseversedOutputBuff_M_imag_0_ce0_local;

    p_digitReseversedOutputBuff_M_imag_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_digitReseversedOutputBuff_M_imag_0_ce0_local <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_imag_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_imag_1_address0 <= zext_ln344_1_fu_188_p1(9 - 1 downto 0);
    p_digitReseversedOutputBuff_M_imag_1_ce0 <= p_digitReseversedOutputBuff_M_imag_1_ce0_local;

    p_digitReseversedOutputBuff_M_imag_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_digitReseversedOutputBuff_M_imag_1_ce0_local <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_imag_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_real_0_address0 <= zext_ln344_fu_168_p1(9 - 1 downto 0);
    p_digitReseversedOutputBuff_M_real_0_ce0 <= p_digitReseversedOutputBuff_M_real_0_ce0_local;

    p_digitReseversedOutputBuff_M_real_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_digitReseversedOutputBuff_M_real_0_ce0_local <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_real_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_digitReseversedOutputBuff_M_real_1_address0 <= zext_ln344_1_fu_188_p1(9 - 1 downto 0);
    p_digitReseversedOutputBuff_M_real_1_ce0 <= p_digitReseversedOutputBuff_M_real_1_ce0_local;

    p_digitReseversedOutputBuff_M_real_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_digitReseversedOutputBuff_M_real_1_ce0_local <= ap_const_logic_1;
        else 
            p_digitReseversedOutputBuff_M_real_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    r_fu_194_p2 <= std_logic_vector(unsigned(ap_phi_mux_r_222_phi_fu_128_p6) + unsigned(ap_const_lv9_1));
    temp_M_imag_2_fu_227_p3 <= 
        p_digitReseversedOutputBuff_M_imag_1_q0 when (offset_reg_250(0) = '1') else 
        p_digitReseversedOutputBuff_M_imag_0_q0;
    temp_M_imag_3_fu_220_p3 <= 
        p_digitReseversedOutputBuff_M_imag_0_q0 when (offset_reg_250(0) = '1') else 
        p_digitReseversedOutputBuff_M_imag_1_q0;
    temp_M_real_2_fu_213_p3 <= 
        p_digitReseversedOutputBuff_M_real_1_q0 when (offset_reg_250(0) = '1') else 
        p_digitReseversedOutputBuff_M_real_0_q0;
    temp_M_real_3_fu_206_p3 <= 
        p_digitReseversedOutputBuff_M_real_0_q0 when (offset_reg_250(0) = '1') else 
        p_digitReseversedOutputBuff_M_real_1_q0;
    
    tmp_fu_150_p4_proc : process(ap_phi_mux_r_222_phi_fu_128_p6)
    variable vlo_cpy : STD_LOGIC_VECTOR(9+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(9+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(9 - 1 downto 0);
    variable tmp_fu_150_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(9 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(9 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(9 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(4 - 1 downto 0) := ap_const_lv32_7(4 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(4 - 1 downto 0) := ap_const_lv32_0(4 - 1 downto 0);
        v0_cpy := ap_phi_mux_r_222_phi_fu_128_p6;
        if (vlo_cpy(4 - 1 downto 0) > vhi_cpy(4 - 1 downto 0)) then
            vhi_cpy(4-1 downto 0) := std_logic_vector(9-1-unsigned(ap_const_lv32_0(4-1 downto 0)));
            vlo_cpy(4-1 downto 0) := std_logic_vector(9-1-unsigned(ap_const_lv32_7(4-1 downto 0)));
            for tmp_fu_150_p4_i in 0 to 9-1 loop
                v0_cpy(tmp_fu_150_p4_i) := ap_phi_mux_r_222_phi_fu_128_p6(9-1-tmp_fu_150_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(4-1 downto 0)))));

        section := (others=>'0');
        section(4-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(4-1 downto 0)) - unsigned(vlo_cpy(4-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(9-1 downto 0)))));
        res_mask := res_mask(9-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_fu_150_p4 <= resvalue(8-1 downto 0);
    end process;

    xor_ln342_fu_174_p2 <= (offset_fu_142_p3 xor ap_const_lv1_1);
    zext_ln312_fu_138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_r_222_phi_fu_128_p6),10));
    zext_ln344_1_fu_188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_r_1_fu_180_p3),64));
    zext_ln344_fu_168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_r_fu_160_p3),64));
end behav;
