INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32bit
INFO: [VRFC 10-311] analyzing module reg_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_blk_mem_gen_0_0/sim/bram_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_xlconstant_0_0/sim/bram_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_xlconstant_0_1/sim/bram_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_xlconstant_1_0/sim/bram_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_blk_mem_gen_1_0/sim/bram_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/bram/sim/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_reg_32bit_0_0/sim/bram_reg_32bit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_reg_32bit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_reg_32bit_0_1/sim/bram_reg_32bit_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_reg_32bit_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.gen/sources_1/bd/bram/hdl/bram_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/intelight/intelight/intelight.srcs/sim_1/new/bram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_tb
