0.6
2016.3
Oct 10 2016
19:46:48
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_3_prefetcher/prefetch/solution1/sim/verilog/AESL_axi_master_SOURCE_BUS.v,1585210025,systemVerilog,,,,AESL_axi_master_SOURCE_BUS,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_3_prefetcher/prefetch/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v,1585210025,systemVerilog,,,,AESL_axi_slave_AXILiteS,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_3_prefetcher/prefetch/solution1/sim/verilog/prefetch.autotb.v,1585210025,systemVerilog,,,,apatb_prefetch_top,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_3_prefetcher/prefetch/solution1/sim/verilog/prefetch.v,1585209991,systemVerilog,,,,prefetch,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_3_prefetcher/prefetch/solution1/sim/verilog/prefetch_AXILiteS_s_axi.v,1585209992,systemVerilog,,,,prefetch_AXILiteS_s_axi,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
A:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_3_prefetcher/prefetch/solution1/sim/verilog/prefetch_SOURCE_BUS_m_axi.v,1585209992,systemVerilog,,,,prefetch_SOURCE_BUS_m_axi;prefetch_SOURCE_BUS_m_axi_buffer;prefetch_SOURCE_BUS_m_axi_decoder;prefetch_SOURCE_BUS_m_axi_fifo;prefetch_SOURCE_BUS_m_axi_read;prefetch_SOURCE_BUS_m_axi_reg_slice;prefetch_SOURCE_BUS_m_axi_throttl;prefetch_SOURCE_BUS_m_axi_write,C:/Xilinx/Vivado/2016.3/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
