##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CSYNC_IN(0)_PAD
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for Clock_2
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.5::Critical Path Report for (CSYNC_IN(0)_PAD:R vs. CSYNC_IN(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CSYNC_IN(0)_PAD  | Frequency: 87.87 MHz  | Target: 100.00 MHz  | 
Clock: Clock_1          | Frequency: 58.35 MHz  | Target: 1.00 MHz    | 
Clock: Clock_2          | Frequency: 43.88 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK        | Frequency: 62.67 MHz  | Target: 24.00 MHz   | 
Clock: CyILO            | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO            | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK     | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT        | N/A                   | Target: 24.00 MHz   | 
Clock: UART_IntClock    | Frequency: 52.65 MHz  | Target: 0.92 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CSYNC_IN(0)_PAD  CSYNC_IN(0)_PAD  10000            -1380       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1          Clock_1          1e+006           982863      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          41666.7          18877       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_IntClock    41666.7          25710       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock    UART_IntClock    1.08333e+006     1064341     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase   
---------------  ------------  -----------------  
HE(0)_PAD        23097         Clock_1:R          
VSYNC_IN(0)_PAD  4330          CSYNC_IN(0)_PAD:R  


                       3.2::Clock to Out
                       -----------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
DEBUG_2(0)_PAD  34269         Clock_2:R          
DEBUG_3(0)_PAD  28382         Clock_2:R          
DEBUG_4(0)_PAD  32848         CyBUS_CLK:R        
DEBUG_4(0)_PAD  26624         Clock_2:R          
DEBUG_6(0)_PAD  34195         CSYNC_IN(0)_PAD:R  
DEBUG_6(0)_PAD  34195         CSYNC_IN(0)_PAD:F  
SERVO(0)_PAD    23822         Clock_1:R          
Tx_1(0)_PAD     29458         UART_IntClock:R    
motor(0)_PAD    23605         Clock_1:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
VSYNC_IN(0)_PAD     DEBUG_1(0)_PAD           33494  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CSYNC_IN(0)_PAD
*********************************************
Clock: CSYNC_IN(0)_PAD
Frequency: 87.87 MHz | Target: 100.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : Net_5962_6/q
Path End       : Net_5962_7/main_2
Capture Clock  : Net_5962_7/clock_0
Path slack     : -1380p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        7026
-------------------------------------   ----- 
End-of-path arrival time (ps)           21298
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_6/q       macrocell46   1250  15522  -1380  RISE       1
Net_5962_7/main_2  macrocell45   5776  21298  -1380  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   6040  13428  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 58.35 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 982863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3130
--------------------------------------------   ------- 
End-of-path required time (ps)                  996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14007
-------------------------------------   ----- 
End-of-path arrival time (ps)           14007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  982863  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_0               macrocell1      3472   4682  982863  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   8032  982863  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/f0_load             datapathcell1   5975  14007  982863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 43.88 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[1]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 18877p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18559
-------------------------------------   ----- 
End-of-path arrival time (ps)           18559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[1]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[1]:INST\/out                    synccell         1020   1020  18877  RISE       1
Net_3791/main_1                                 macrocell15      4344   5364  18877  RISE       1
Net_3791/q                                      macrocell15      3350   8714  18877  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   4716  13429  18877  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  18559  18877  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  18559  18877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 62.67 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25710p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12487
-------------------------------------   ----- 
End-of-path arrival time (ps)           12487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2133   2133  25710  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell9      4684   6817  25710  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell9      3350  10167  25710  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2320  12487  25710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 52.65 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064341p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13632
-------------------------------------   ----- 
End-of-path arrival time (ps)           13632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell29   1250   1250  1064341  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell8    6717   7967  1064341  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell8    3350  11317  1064341  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2315  13632  1064341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25710p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12487
-------------------------------------   ----- 
End-of-path arrival time (ps)           12487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2133   2133  25710  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell9      4684   6817  25710  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell9      3350  10167  25710  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2320  12487  25710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[1]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 18877p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18559
-------------------------------------   ----- 
End-of-path arrival time (ps)           18559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[1]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[1]:INST\/out                    synccell         1020   1020  18877  RISE       1
Net_3791/main_1                                 macrocell15      4344   5364  18877  RISE       1
Net_3791/q                                      macrocell15      3350   8714  18877  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   4716  13429  18877  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  18559  18877  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  18559  18877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 982863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3130
--------------------------------------------   ------- 
End-of-path required time (ps)                  996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14007
-------------------------------------   ----- 
End-of-path arrival time (ps)           14007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  982863  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_0               macrocell1      3472   4682  982863  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   8032  982863  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/f0_load             datapathcell1   5975  14007  982863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1


5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064341p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13632
-------------------------------------   ----- 
End-of-path arrival time (ps)           13632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell29   1250   1250  1064341  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell8    6717   7967  1064341  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell8    3350  11317  1064341  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2315  13632  1064341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.5::Critical Path Report for (CSYNC_IN(0)_PAD:R vs. CSYNC_IN(0)_PAD:R)
***********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_6/q
Path End       : Net_5962_7/main_2
Capture Clock  : Net_5962_7/clock_0
Path slack     : -1380p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        7026
-------------------------------------   ----- 
End-of-path arrival time (ps)           21298
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_6/q       macrocell46   1250  15522  -1380  RISE       1
Net_5962_7/main_2  macrocell45   5776  21298  -1380  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   6040  13428  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_6/q
Path End       : Net_5962_7/main_2
Capture Clock  : Net_5962_7/clock_0
Path slack     : -1380p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        7026
-------------------------------------   ----- 
End-of-path arrival time (ps)           21298
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_6/q       macrocell46   1250  15522  -1380  RISE       1
Net_5962_7/main_2  macrocell45   5776  21298  -1380  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   6040  13428  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_7/main_5
Capture Clock  : Net_5962_7/clock_0
Path slack     : -8p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        5654
-------------------------------------   ----- 
End-of-path arrival time (ps)           19926
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15522     -8  RISE       1
Net_5962_7/main_5  macrocell45   4404  19926     -8  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   6040  13428  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_5/main_3
Capture Clock  : Net_5962_5/clock_0
Path slack     : -8p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        5654
-------------------------------------   ----- 
End-of-path arrival time (ps)           19926
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15522     -8  RISE       1
Net_5962_5/main_3  macrocell47   4404  19926     -8  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   6040  13428  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_7/main_6
Capture Clock  : Net_5962_7/clock_0
Path slack     : 542p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        5103
-------------------------------------   ----- 
End-of-path arrival time (ps)           19375
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15522    542  RISE       1
Net_5962_7/main_6  macrocell45   3853  19375    542  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   6040  13428  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_5/main_4
Capture Clock  : Net_5962_5/clock_0
Path slack     : 542p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        5103
-------------------------------------   ----- 
End-of-path arrival time (ps)           19375
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15522    542  RISE       1
Net_5962_5/main_4  macrocell47   3853  19375    542  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   6040  13428  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_7/main_4
Capture Clock  : Net_5962_7/clock_0
Path slack     : 829p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        4817
-------------------------------------   ----- 
End-of-path arrival time (ps)           19089
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  15522    829  RISE       1
Net_5962_7/main_4  macrocell45   3567  19089    829  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   6040  13428  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_5/main_2
Capture Clock  : Net_5962_5/clock_0
Path slack     : 829p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        4817
-------------------------------------   ----- 
End-of-path arrival time (ps)           19089
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  15522    829  RISE       1
Net_5962_5/main_2  macrocell47   3567  19089    829  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   6040  13428  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_7/q
Path End       : Net_5962_7/main_1
Capture Clock  : Net_5962_7/clock_0
Path slack     : 870p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        5620
-------------------------------------   ----- 
End-of-path arrival time (ps)           19048
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_7/q       macrocell45   1250  14678    870  RISE       1
Net_5962_7/main_1  macrocell45   4370  19048    870  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   6040  13428  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_6/q
Path End       : Net_5962_6/main_1
Capture Clock  : Net_5962_6/clock_0
Path slack     : 1320p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        5170
-------------------------------------   ----- 
End-of-path arrival time (ps)           19442
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_6/q       macrocell46   1250  15522  -1380  RISE       1
Net_5962_6/main_1  macrocell46   3920  19442   1320  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   6884  14272  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_6/main_4
Capture Clock  : Net_5962_6/clock_0
Path slack     : 1322p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        5168
-------------------------------------   ----- 
End-of-path arrival time (ps)           19440
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15522     -8  RISE       1
Net_5962_6/main_4  macrocell46   3918  19440   1322  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   6884  14272  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_4/main_2
Capture Clock  : Net_5962_4/clock_0
Path slack     : 1322p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        5168
-------------------------------------   ----- 
End-of-path arrival time (ps)           19440
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15522     -8  RISE       1
Net_5962_4/main_2  macrocell48   3918  19440   1322  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6884  14272  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_6/main_7
Capture Clock  : Net_5962_6/clock_0
Path slack     : 1728p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        5607
-------------------------------------   ----- 
End-of-path arrival time (ps)           19035
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  14678   1728  RISE       1
Net_5962_6/main_7  macrocell46   4357  19035   1728  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   6884  14272  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_4/main_5
Capture Clock  : Net_5962_4/clock_0
Path slack     : 1728p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        5607
-------------------------------------   ----- 
End-of-path arrival time (ps)           19035
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  14678   1728  RISE       1
Net_5962_4/main_5  macrocell48   4357  19035   1728  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6884  14272  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_6/main_6
Capture Clock  : Net_5962_6/clock_0
Path slack     : 1729p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        5605
-------------------------------------   ----- 
End-of-path arrival time (ps)           19033
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  14678   1729  RISE       1
Net_5962_6/main_6  macrocell46   4355  19033   1729  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   6884  14272  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_4/main_4
Capture Clock  : Net_5962_4/clock_0
Path slack     : 1729p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        5605
-------------------------------------   ----- 
End-of-path arrival time (ps)           19033
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  14678   1729  RISE       1
Net_5962_4/main_4  macrocell48   4355  19033   1729  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6884  14272  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_3/q
Path End       : Net_5962_3/main_1
Capture Clock  : Net_5962_3/clock_0
Path slack     : 1752p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        4738
-------------------------------------   ----- 
End-of-path arrival time (ps)           19010
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_3/q       macrocell49   1250  15522     -8  RISE       1
Net_5962_3/main_1  macrocell49   3488  19010   1752  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6884  14272  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_5/q
Path End       : Net_5962_6/main_2
Capture Clock  : Net_5962_6/clock_0
Path slack     : 2017p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        5317
-------------------------------------   ----- 
End-of-path arrival time (ps)           18745
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_5/q       macrocell47   1250  14678   2017  RISE       1
Net_5962_6/main_2  macrocell46   4067  18745   2017  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   6884  14272  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_3/main_2
Capture Clock  : Net_5962_3/clock_0
Path slack     : 2133p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        4357
-------------------------------------   ----- 
End-of-path arrival time (ps)           18630
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15522    542  RISE       1
Net_5962_3/main_2  macrocell49   3107  18630   2133  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6884  14272  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_2/main_1
Capture Clock  : Net_5962_2/clock_0
Path slack     : 2133p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        4357
-------------------------------------   ----- 
End-of-path arrival time (ps)           18630
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15522    542  RISE       1
Net_5962_2/main_1  macrocell50   3107  18630   2133  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6884  14272  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_7/main_7
Capture Clock  : Net_5962_7/clock_0
Path slack     : 2289p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        4201
-------------------------------------   ----- 
End-of-path arrival time (ps)           17629
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  14678   1729  RISE       1
Net_5962_7/main_7  macrocell45   2951  17629   2289  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   6040  13428  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_5/main_5
Capture Clock  : Net_5962_5/clock_0
Path slack     : 2289p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        4201
-------------------------------------   ----- 
End-of-path arrival time (ps)           17629
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  14678   1729  RISE       1
Net_5962_5/main_5  macrocell47   2951  17629   2289  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   6040  13428  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_1/main_1
Capture Clock  : Net_5962_1/clock_0
Path slack     : 2289p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        4201
-------------------------------------   ----- 
End-of-path arrival time (ps)           17629
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  14678   1729  RISE       1
Net_5962_1/main_1  macrocell51   2951  17629   2289  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6040  13428  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_6/main_5
Capture Clock  : Net_5962_6/clock_0
Path slack     : 2299p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        4191
-------------------------------------   ----- 
End-of-path arrival time (ps)           18464
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15522    542  RISE       1
Net_5962_6/main_5  macrocell46   2941  18464   2299  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   6884  14272  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_2/q
Path End       : Net_5962_4/main_3
Capture Clock  : Net_5962_4/clock_0
Path slack     : 2299p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        4191
-------------------------------------   ----- 
End-of-path arrival time (ps)           18464
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_2/q       macrocell50   1250  15522    542  RISE       1
Net_5962_4/main_3  macrocell48   2941  18464   2299  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6884  14272  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_6/main_3
Capture Clock  : Net_5962_6/clock_0
Path slack     : 2315p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        4175
-------------------------------------   ----- 
End-of-path arrival time (ps)           18447
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  15522    829  RISE       1
Net_5962_6/main_3  macrocell46   2925  18447   2315  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_6/clock_0                                   macrocell46   6884  14272  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_4/q
Path End       : Net_5962_4/main_1
Capture Clock  : Net_5962_4/clock_0
Path slack     : 2315p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      14272
+ Data path delay                        4175
-------------------------------------   ----- 
End-of-path arrival time (ps)           18447
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6884  14272  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_4/q       macrocell48   1250  15522    829  RISE       1
Net_5962_4/main_1  macrocell48   2925  18447   2315  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_4/clock_0                                   macrocell48   6884  14272  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_3/main_3
Capture Clock  : Net_5962_3/clock_0
Path slack     : 2356p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        4979
-------------------------------------   ----- 
End-of-path arrival time (ps)           18406
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  14678   1729  RISE       1
Net_5962_3/main_3  macrocell49   3729  18406   2356  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6884  14272  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_1/q
Path End       : Net_5962_2/main_2
Capture Clock  : Net_5962_2/clock_0
Path slack     : 2356p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        4979
-------------------------------------   ----- 
End-of-path arrival time (ps)           18406
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_1/q       macrocell51   1250  14678   1729  RISE       1
Net_5962_2/main_2  macrocell50   3729  18406   2356  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6884  14272  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_3/main_4
Capture Clock  : Net_5962_3/clock_0
Path slack     : 2557p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        4777
-------------------------------------   ----- 
End-of-path arrival time (ps)           18205
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  14678   1728  RISE       1
Net_5962_3/main_4  macrocell49   3527  18205   2557  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_3/clock_0                                   macrocell49   6884  14272  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_2/main_3
Capture Clock  : Net_5962_2/clock_0
Path slack     : 2557p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             14272
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 20762

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        4777
-------------------------------------   ----- 
End-of-path arrival time (ps)           18205
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  14678   1728  RISE       1
Net_5962_2/main_3  macrocell50   3527  18205   2557  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_2/clock_0                                   macrocell50   6884  14272  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_5/q
Path End       : Net_5962_7/main_3
Capture Clock  : Net_5962_7/clock_0
Path slack     : 2601p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        3889
-------------------------------------   ----- 
End-of-path arrival time (ps)           17317
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_5/q       macrocell47   1250  14678   2017  RISE       1
Net_5962_7/main_3  macrocell45   2639  17317   2601  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   6040  13428  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_5/q
Path End       : Net_5962_5/main_1
Capture Clock  : Net_5962_5/clock_0
Path slack     : 2601p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        3889
-------------------------------------   ----- 
End-of-path arrival time (ps)           17317
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_5/q       macrocell47   1250  14678   2017  RISE       1
Net_5962_5/main_1  macrocell47   2639  17317   2601  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   6040  13428  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_7/main_8
Capture Clock  : Net_5962_7/clock_0
Path slack     : 2619p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        3871
-------------------------------------   ----- 
End-of-path arrival time (ps)           17299
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  14678   1728  RISE       1
Net_5962_7/main_8  macrocell45   2621  17299   2619  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_7/clock_0                                   macrocell45   6040  13428  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_5/main_6
Capture Clock  : Net_5962_5/clock_0
Path slack     : 2619p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        3871
-------------------------------------   ----- 
End-of-path arrival time (ps)           17299
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  14678   1728  RISE       1
Net_5962_5/main_6  macrocell47   2621  17299   2619  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_5/clock_0                                   macrocell47   6040  13428  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_1/main_2
Capture Clock  : Net_5962_1/clock_0
Path slack     : 2619p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        3871
-------------------------------------   ----- 
End-of-path arrival time (ps)           17299
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  14678   1728  RISE       1
Net_5962_1/main_2  macrocell51   2621  17299   2619  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_1/clock_0                                   macrocell51   6040  13428  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5962_0/q
Path End       : Net_5962_0/main_1
Capture Clock  : Net_5962_0/clock_0
Path slack     : 2619p

Capture Clock Arrival Time                                         0
+ Clock path delay                                             13428
+ Cycle adjust (CSYNC_IN(0)_PAD:R#1 vs. CSYNC_IN(0)_PAD:R#2)   10000
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 19918

Launch Clock Arrival Time                       0
+ Clock path delay                      13428
+ Data path delay                        3871
-------------------------------------   ----- 
End-of-path arrival time (ps)           17299
 
Launch Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   6040  13428  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5962_0/q       macrocell52   1250  14678   1728  RISE       1
Net_5962_0/main_1  macrocell52   2621  17299   2619  RISE       1

Capture Clock Path
pin name                                             model name   delay     AT  edge  Fanout
---------------------------------------------------  -----------  -----  -----  ----  ------
CSYNC_IN(0)_PAD                                      Design01         0      0  RISE       1
CSYNC_IN(0)/pad_in                                   iocell7          0      0  RISE       1
CSYNC_IN(0)/fb                                       iocell7       7388   7388  RISE       1
Net_5962_0/clock_0                                   macrocell52   6040  13428  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[1]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 18877p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18559
-------------------------------------   ----- 
End-of-path arrival time (ps)           18559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[1]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[1]:INST\/out                    synccell         1020   1020  18877  RISE       1
Net_3791/main_1                                 macrocell15      4344   5364  18877  RISE       1
Net_3791/q                                      macrocell15      3350   8714  18877  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   4716  13429  18877  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  18559  18877  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  18559  18877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 19874p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18283
-------------------------------------   ----- 
End-of-path arrival time (ps)           18283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44   1250   1250  19874  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell13  10456  11706  19874  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell13   3350  15056  19874  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_2  macrocell54   3227  18283  19874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 19875p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18282
-------------------------------------   ----- 
End-of-path arrival time (ps)           18282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44   1250   1250  19874  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell13  10456  11706  19874  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell13   3350  15056  19874  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_2  macrocell55   3226  18282  19875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 19875p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18282
-------------------------------------   ----- 
End-of-path arrival time (ps)           18282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3980/q                                  macrocell44   1250   1250  19874  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0  macrocell13  10456  11706  19874  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q       macrocell13   3350  15056  19874  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_2   macrocell56   3226  18282  19875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20224p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18313
-------------------------------------   ----- 
End-of-path arrival time (ps)           18313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44      1250   1250  19874  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell13     10456  11706  19874  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell13      3350  15056  19874  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell12   3257  18313  20224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 20225p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3130
--------------------------------------------   ----- 
End-of-path required time (ps)                 38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18312
-------------------------------------   ----- 
End-of-path arrival time (ps)           18312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3980/q                                    macrocell44      1250   1250  19874  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/main_0    macrocell13     10456  11706  19874  RISE       1
\VID_TIMER:TimerUDB:capt_fifo_load\/q         macrocell13      3350  15056  19874  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell11   3256  18312  20225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[1]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 21747p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13860
-------------------------------------   ----- 
End-of-path arrival time (ps)           13860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[1]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[1]:INST\/out                    synccell         1020   1020  18877  RISE       1
Net_3791/main_1                                 macrocell15      4344   5364  18877  RISE       1
Net_3791/q                                      macrocell15      3350   8714  18877  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell12   5146  13860  21747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[1]:INST\/out
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 22177p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13429
-------------------------------------   ----- 
End-of-path arrival time (ps)           13429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[1]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[1]:INST\/out                    synccell         1020   1020  18877  RISE       1
Net_3791/main_1                                 macrocell15      4344   5364  18877  RISE       1
Net_3791/q                                      macrocell15      3350   8714  18877  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell11   4716  13429  22177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[1]:INST\/out
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 24709p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13448
-------------------------------------   ----- 
End-of-path arrival time (ps)           13448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[1]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[1]:INST\/out                  synccell      1020   1020  18877  RISE       1
Net_3791/main_1                               macrocell15   4344   5364  18877  RISE       1
Net_3791/q                                    macrocell15   3350   8714  18877  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_4  macrocell55   4734  13448  24709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[1]:INST\/out
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 24709p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13448
-------------------------------------   ----- 
End-of-path arrival time (ps)           13448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[1]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[1]:INST\/out               synccell      1020   1020  18877  RISE       1
Net_3791/main_1                            macrocell15   4344   5364  18877  RISE       1
Net_3791/q                                 macrocell15   3350   8714  18877  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_4  macrocell56   4734  13448  24709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[1]:INST\/out
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 24719p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13438
-------------------------------------   ----- 
End-of-path arrival time (ps)           13438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[1]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[1]:INST\/out                  synccell      1020   1020  18877  RISE       1
Net_3791/main_1                               macrocell15   4344   5364  18877  RISE       1
Net_3791/q                                    macrocell15   3350   8714  18877  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_4  macrocell54   4724  13438  24719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25710p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12487
-------------------------------------   ----- 
End-of-path arrival time (ps)           12487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell4         2133   2133  25710  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell9      4684   6817  25710  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell9      3350  10167  25710  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2320  12487  25710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \VID_TIMER:TimerUDB:capture_last\/main_0
Capture Clock  : \VID_TIMER:TimerUDB:capture_last\/clock_0
Path slack     : 25899p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12258
-------------------------------------   ----- 
End-of-path arrival time (ps)           12258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3980/q                                macrocell44   1250   1250  19874  RISE       1
\VID_TIMER:TimerUDB:capture_last\/main_0  macrocell53  11008  12258  25899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capture_last\/clock_0                  macrocell53         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[1]:INST\/out
Path End       : \VID_TIMER:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \VID_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27248p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14418
-------------------------------------   ----- 
End-of-path arrival time (ps)           14418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[1]:INST\/clock                             synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\Sync_1:genblk1[1]:INST\/out              synccell       1020   1020  18877  RISE       1
Net_3791/main_1                           macrocell15    4344   5364  18877  RISE       1
Net_3791/q                                macrocell15    3350   8714  18877  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/reset  statusicell6   5705  14418  27248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : \GLITCHFILTER:genblk2:Counter0:DP:u0\/cs_addr_0
Capture Clock  : \GLITCHFILTER:genblk2:Counter0:DP:u0\/clock
Path slack     : 27669p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7938
-------------------------------------   ---- 
End-of-path arrival time (ps)           7938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3980/q                                       macrocell44      1250   1250  19874  RISE       1
\GLITCHFILTER:genblk2:Counter0:DP:u0\/cs_addr_0  datapathcell10   6688   7938  27669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GLITCHFILTER:genblk2:Counter0:DP:u0\/clock                datapathcell10      0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \VID_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \VID_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 29090p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12077
-------------------------------------   ----- 
End-of-path arrival time (ps)           12077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  25910  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  25910  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  25910  RISE       1
\VID_TIMER:TimerUDB:status_tc\/main_1         macrocell14      2912   6412  29090  RISE       1
\VID_TIMER:TimerUDB:status_tc\/q              macrocell14      3350   9762  29090  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2314  12077  29090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 29210p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  25910  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  25910  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  25910  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   2897   6397  29210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29210p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  25910  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  25910  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  25910  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell12   2897   6397  29210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 29310p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8846
-------------------------------------   ---- 
End-of-path arrival time (ps)           8846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell4       2133   2133  25710  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell33   6713   8846  29310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 29310p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8846
-------------------------------------   ---- 
End-of-path arrival time (ps)           8846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell4       2133   2133  25710  RISE       1
\UART:BUART:rx_last\/main_0  macrocell39   6713   8846  29310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell39         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3980/q
Path End       : Net_3980/main_2
Capture Clock  : Net_3980/clock_0
Path slack     : 30203p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7954
-------------------------------------   ---- 
End-of-path arrival time (ps)           7954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3980/q       macrocell44   1250   1250  19874  RISE       1
Net_3980/main_2  macrocell44   6704   7954  30203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 30239p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell4       2133   2133  25710  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell30   5785   7918  30239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 30248p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7908
-------------------------------------   ---- 
End-of-path arrival time (ps)           7908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2133   2133  25710  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell38   5775   7908  30248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 30299p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  26286  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell11   4098   5308  30299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u0\/clock                 datapathcell11      0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 30303p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5304
-------------------------------------   ---- 
End-of-path arrival time (ps)           5304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  26286  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell12   4094   5304  30303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sT16:timerdp:u1\/clock                 datapathcell12      0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 31340p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2133   2133  25710  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell36   4684   6817  31340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 31340p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2133   2133  25710  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell37   4684   6817  31340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33186p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33186  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_1             macrocell54    3761   4971  33186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33201p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4956
-------------------------------------   ---- 
End-of-path arrival time (ps)           4956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33201  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_0             macrocell54    3746   4956  33201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33206p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33186  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_1             macrocell55    3741   4951  33206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33206p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4951
-------------------------------------   ---- 
End-of-path arrival time (ps)           4951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  33186  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_1                macrocell56    3741   4951  33206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33214p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33201  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_0             macrocell55    3732   4942  33214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33214p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  33201  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_0                macrocell56    3732   4942  33214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \GLITCHFILTER:genblk2:Counter0:DP:u0\/z0_comb
Path End       : Net_3980/main_1
Capture Clock  : Net_3980/clock_0
Path slack     : 33565p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\GLITCHFILTER:genblk2:Counter0:DP:u0\/clock                datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\GLITCHFILTER:genblk2:Counter0:DP:u0\/z0_comb  datapathcell10   2290   2290  33565  RISE       1
Net_3980/main_1                                macrocell44      2302   4592  33565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3980/clock_0                                           macrocell44         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_0\/q       macrocell55   1250   1250  34131  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_5  macrocell55   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_0\/q    macrocell55   1250   1250  34131  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_5  macrocell56   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_0\/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34140p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_0\/q       macrocell55   1250   1250  34131  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_5  macrocell54   2767   4017  34140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34327p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_1\/q       macrocell54   1250   1250  34327  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/main_3  macrocell54   2579   3829  34327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \VID_TIMER:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \VID_TIMER:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_1\/q       macrocell54   1250   1250  34327  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/main_3  macrocell55   2578   3828  34328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_0\/clock_0              macrocell55         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:int_capt_count_1\/q
Path End       : \VID_TIMER:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \VID_TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34328p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:int_capt_count_1\/clock_0              macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:int_capt_count_1\/q    macrocell54   1250   1250  34327  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/main_3  macrocell56   2578   3828  34328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VID_TIMER:TimerUDB:capt_int_temp\/q
Path End       : \VID_TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \VID_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37602p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:capt_int_temp\/clock_0                 macrocell56         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\VID_TIMER:TimerUDB:capt_int_temp\/q         macrocell56    1250   1250  37602  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell6   2315   3565  37602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\VID_TIMER:TimerUDB:rstSts:stsreg\/clock                   statusicell6        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 982863p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3130
--------------------------------------------   ------- 
End-of-path required time (ps)                  996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14007
-------------------------------------   ----- 
End-of-path arrival time (ps)           14007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  982863  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_0               macrocell1      3472   4682  982863  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   8032  982863  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/f0_load             datapathcell1   5975  14007  982863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 982873p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3130
--------------------------------------------   ------- 
End-of-path required time (ps)                  996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13997
-------------------------------------   ----- 
End-of-path arrival time (ps)           13997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  982863  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_0               macrocell1      3472   4682  982863  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q                    macrocell1      3350   8032  982863  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/f0_load             datapathcell2   5965  13997  982873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 983023p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13467
-------------------------------------   ----- 
End-of-path arrival time (ps)           13467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  982863  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_0               macrocell1     3472   4682  982863  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   8032  982863  RISE       1
MODIN1_1/main_0                                      macrocell17    5435  13467  983023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 983792p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12698
-------------------------------------   ----- 
End-of-path arrival time (ps)           12698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  982863  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_0               macrocell1     3472   4682  982863  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   8032  982863  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_0                macrocell19    4666  12698  983792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 983945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15555
-------------------------------------   ----- 
End-of-path arrival time (ps)           15555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0       datapathcell1    760    760  983945  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell2      0    760  983945  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell2   2740   3500  983945  RISE       1
\TIMER:TimerUDB:status_tc\/main_1         macrocell2      2843   6343  983945  RISE       1
\TIMER:TimerUDB:status_tc\/q              macrocell2      3350   9693  983945  RISE       1
\TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell1    5862  15555  983945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:rstSts:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984047p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11723
-------------------------------------   ----- 
End-of-path arrival time (ps)           11723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3093   6593  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell8   5130  11723  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell9      0  11723  984047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984215p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11555
-------------------------------------   ----- 
End-of-path arrival time (ps)           11555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984215  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984215  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984215  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2925   6425  984215  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11555  984215  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11555  984215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 984297p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11473
-------------------------------------   ----- 
End-of-path arrival time (ps)           11473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  983945  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  983945  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  983945  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2843   6343  984297  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell1   5130  11473  984297  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/ci         datapathcell2      0  11473  984297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 984737p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11753
-------------------------------------   ----- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   1210   1210  982863  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/main_0               macrocell1     3472   4682  982863  RISE       1
\TIMER:TimerUDB:capt_fifo_load\/q                    macrocell1     3350   8032  982863  RISE       1
MODIN1_0/main_0                                      macrocell18    3720  11753  984737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \SERVO_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 984745p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11745
-------------------------------------   ----- 
End-of-path arrival time (ps)           11745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  984745  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  984745  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  984745  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/main_0     macrocell41     7995  11745  984745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 986815p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12685
-------------------------------------   ----- 
End-of-path arrival time (ps)           12685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984215  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984215  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984215  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell3      3532   7032  986815  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell3      3350  10382  986815  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2303  12685  986815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell2        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \SERVO_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \SERVO_PWM:PWMUDB:status_0\/clock_0
Path slack     : 987010p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9480
-------------------------------------   ---- 
End-of-path arrival time (ps)           9480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  984745  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  984745  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  984745  RISE       1
\SERVO_PWM:PWMUDB:status_0\/main_1         macrocell42     5730   9480  987010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \SERVO_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987220p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12280
-------------------------------------   ----- 
End-of-path arrival time (ps)           12280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984047  RISE       1
\SERVO_PWM:PWMUDB:status_2\/main_1          macrocell12     3109   6609  987220  RISE       1
\SERVO_PWM:PWMUDB:status_2\/q               macrocell12     3350   9959  987220  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2320  12280  987220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1457/main_1
Capture Clock  : Net_1457/clock_0
Path slack     : 987221p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9269
-------------------------------------   ---- 
End-of-path arrival time (ps)           9269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell8   1520   1520  984745  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell9      0   1520  984745  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell9   2230   3750  984745  RISE       1
Net_1457/main_1                            macrocell43     5519   9269  987221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1457/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987347p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell8   3093   6593  987347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987491p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6449
-------------------------------------   ---- 
End-of-path arrival time (ps)           6449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell8    760    760  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell9      0    760  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell9   2740   3500  984047  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell9   2949   6449  987491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987515p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984215  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984215  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984215  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2925   6425  987515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987515p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6425
-------------------------------------   ---- 
End-of-path arrival time (ps)           6425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984215  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984215  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984215  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2925   6425  987515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 987597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  983945  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  983945  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  983945  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell1   2843   6343  987597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987598p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sT16:timerdp:u0\/z0         datapathcell1    760    760  983945  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell2      0    760  983945  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell2   2740   3500  983945  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell2   2842   6342  987598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987657p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell20     1250   1250  984901  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   5033   6283  987657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell4       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 987911p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8579
-------------------------------------   ---- 
End-of-path arrival time (ps)           8579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  987911  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  987911  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  987911  RISE       1
\PWM:PWMUDB:status_0\/main_1         macrocell22     4829   8579  987911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell22         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 988201p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell20     1250   1250  984901  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   4489   5739  988201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 988470p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8020
-------------------------------------   ---- 
End-of-path arrival time (ps)           8020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  987911  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  987911  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  987911  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0     macrocell21     4270   8020  988470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:prevCompare1\/q
Path End       : \SERVO_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:status_0\/clock_0
Path slack     : 988510p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:prevCompare1\/clock_0                    macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:prevCompare1\/q   macrocell41   1250   1250  988510  RISE       1
\SERVO_PWM:PWMUDB:status_0\/main_0  macrocell42   6730   7980  988510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell42         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  982863  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell1   4133   5343  988597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \TIMER:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 989275p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  982863  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell2   3455   4665  989275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell2       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:runmode_enable\/q
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989291p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4649
-------------------------------------   ---- 
End-of-path arrival time (ps)           4649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:runmode_enable\/q         macrocell40     1250   1250  986263  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell9   3399   4649  989291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell9       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:runmode_enable\/q
Path End       : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989563p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:runmode_enable\/q         macrocell40     1250   1250  986263  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell8   3127   4377  989563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell8       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2768/main_1
Capture Clock  : Net_2768/clock_0
Path slack     : 990122p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6368
-------------------------------------   ---- 
End-of-path arrival time (ps)           6368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell3       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  987911  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  987911  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  987911  RISE       1
Net_2768/main_1                      macrocell23     2618   6368  990122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2768/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_2768/main_0
Capture Clock  : Net_2768/clock_0
Path slack     : 991158p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell20   1250   1250  984901  RISE       1
Net_2768/main_0                macrocell23   4082   5332  991158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_2768/clock_0                                           macrocell23         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1457/main_0
Capture Clock  : Net_1457/clock_0
Path slack     : 991842p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:runmode_enable\/q  macrocell40   1250   1250  986263  RISE       1
Net_1457/main_0                      macrocell43   3398   4648  991842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1457/clock_0                                           macrocell43         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992084p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4406
-------------------------------------   ---- 
End-of-path arrival time (ps)           4406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell18   1250   1250  992084  RISE       1
MODIN1_0/main_2  macrocell18   3156   4406  992084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992089p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4401
-------------------------------------   ---- 
End-of-path arrival time (ps)           4401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell18   1250   1250  992084  RISE       1
MODIN1_1/main_2  macrocell17   3151   4401  992089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992092p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell17   1250   1250  992092  RISE       1
MODIN1_0/main_1  macrocell18   3148   4398  992092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992097p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell17   1250   1250  992092  RISE       1
MODIN1_1/main_1  macrocell17   3143   4393  992097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992113p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q                             macrocell18   1250   1250  992084  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_2  macrocell19   3127   4377  992113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992116p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4374
-------------------------------------   ---- 
End-of-path arrival time (ps)           4374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                             macrocell17   1250   1250  992092  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_1  macrocell19   3124   4374  992116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992273p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  992273  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_4                macrocell19    3007   4217  992273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \TIMER:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \TIMER:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992276p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4214
-------------------------------------   ---- 
End-of-path arrival time (ps)           4214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  992276  RISE       1
\TIMER:TimerUDB:capt_int_temp\/main_3                macrocell19    3004   4214  992276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_0/main_4
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992282p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4208
-------------------------------------   ---- 
End-of-path arrival time (ps)           4208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  992273  RISE       1
MODIN1_0/main_4                                      macrocell18    2998   4208  992282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 992285p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  992276  RISE       1
MODIN1_0/main_3                                      macrocell18    2995   4205  992285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992407p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell1   1210   1210  992273  RISE       1
MODIN1_1/main_4                                      macrocell17    2873   4083  992407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 992409p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4081
-------------------------------------   ---- 
End-of-path arrival time (ps)           4081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell1   1210   1210  992276  RISE       1
MODIN1_1/main_3                                      macrocell17    2871   4081  992409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 992921p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell21   1250   1250  992921  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell22   2319   3569  992921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell22         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \SERVO_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \SERVO_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk1:ctrlreg\/clock                   controlcell3        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  992940  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/main_0      macrocell40    2340   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:runmode_enable\/clock_0                  macrocell40         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 992957p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell2        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  992957  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell20    2323   3533  992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SERVO_PWM:PWMUDB:status_0\/q
Path End       : \SERVO_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \SERVO_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994567p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4933
-------------------------------------   ---- 
End-of-path arrival time (ps)           4933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:status_0\/clock_0                        macrocell42         0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\SERVO_PWM:PWMUDB:status_0\/q               macrocell42    1250   1250  994567  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell5   3683   4933  994567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SERVO_PWM:PWMUDB:genblk8:stsreg\/clock                    statusicell5        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell22         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell22    1250   1250  995942  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2308   3558  995942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell2        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TIMER:TimerUDB:capt_int_temp\/q
Path End       : \TIMER:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995997p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:capt_int_temp\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\TIMER:TimerUDB:capt_int_temp\/q         macrocell19    1250   1250  995997  RISE       1
\TIMER:TimerUDB:rstSts:stsreg\/status_1  statusicell1   2253   3503  995997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TIMER:TimerUDB:rstSts:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1064341p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13632
-------------------------------------   ----- 
End-of-path arrival time (ps)           13632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q     macrocell29   1250   1250  1064341  RISE       1
\UART:BUART:rx_counter_load\/main_0  macrocell8    6717   7967  1064341  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell8    3350  11317  1064341  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2315  13632  1064341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065156p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11987
-------------------------------------   ----- 
End-of-path arrival time (ps)           11987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell26     1250   1250  1065156  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell5      5089   6339  1065156  RISE       1
\UART:BUART:counter_load_not\/q                macrocell5      3350   9689  1065156  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2298  11987  1065156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1068132p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11692
-------------------------------------   ----- 
End-of-path arrival time (ps)           11692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1064341  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell32  10442  11692  1068132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1068132p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11692
-------------------------------------   ----- 
End-of-path arrival time (ps)           11692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1064341  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell33  10442  11692  1068132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1068240p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14593
-------------------------------------   ----- 
End-of-path arrival time (ps)           14593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1068240  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell6      3495   7075  1068240  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell6      3350  10425  1068240  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell3    4168  14593  1068240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1069031p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10792
-------------------------------------   ----- 
End-of-path arrival time (ps)           10792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1064341  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell31   9542  10792  1069031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1069031p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10792
-------------------------------------   ----- 
End-of-path arrival time (ps)           10792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1064341  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell38   9542  10792  1069031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1069950p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12883
-------------------------------------   ----- 
End-of-path arrival time (ps)           12883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  1069950  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell10     2306   5886  1069950  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell10     3350   9236  1069950  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell4    3648  12883  1069950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070473p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9350
-------------------------------------   ---- 
End-of-path arrival time (ps)           9350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell29   1250   1250  1064341  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell35   8100   9350  1070473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070677p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6647
-------------------------------------   ---- 
End-of-path arrival time (ps)           6647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell25     1250   1250  1066843  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   5397   6647  1070677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070936p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6387
-------------------------------------   ---- 
End-of-path arrival time (ps)           6387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell30     1250   1250  1067263  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   5137   6387  1070936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071090p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1068704  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   6043   6233  1071090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1071341p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8482
-------------------------------------   ---- 
End-of-path arrival time (ps)           8482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1071341  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell30   7232   8482  1071341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1071778p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8045
-------------------------------------   ---- 
End-of-path arrival time (ps)           8045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  1071778  RISE       1
\UART:BUART:txn\/main_3                macrocell24     3675   8045  1071778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1071794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8030
-------------------------------------   ---- 
End-of-path arrival time (ps)           8030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1071341  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell32   6780   8030  1071794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1071794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8030
-------------------------------------   ---- 
End-of-path arrival time (ps)           8030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1071341  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell33   6780   8030  1071794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1071856p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7967
-------------------------------------   ---- 
End-of-path arrival time (ps)           7967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell29   1250   1250  1064341  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell30   6717   7967  1071856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072314p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7510
-------------------------------------   ---- 
End-of-path arrival time (ps)           7510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  1068240  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell26     3930   7510  1072314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072800p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell34   1250   1250  1071341  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell31   5773   7023  1072800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1072800p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell34   1250   1250  1071341  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell38   5773   7023  1072800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072837p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell34     1250   1250  1071341  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   3236   4486  1072837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073146p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell30   1250   1250  1067263  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell35   5428   6678  1073146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073169p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell26     1250   1250  1065156  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   2905   4155  1073169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073179p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6645
-------------------------------------   ---- 
End-of-path arrival time (ps)           6645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell25   1250   1250  1066843  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell28   5395   6645  1073179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1073212p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell25   1250   1250  1066843  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell26   5361   6611  1073212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073493p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell26   1250   1250  1065156  RISE       1
\UART:BUART:txn\/main_2    macrocell24   5080   6330  1073493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073494p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell26   1250   1250  1065156  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell25   5080   6330  1073494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell25   1250   1250  1066843  RISE       1
\UART:BUART:txn\/main_1    macrocell24   4995   6245  1073578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1073602p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell33   1250   1250  1066653  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell31   4971   6221  1073602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1073602p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6221
-------------------------------------   ---- 
End-of-path arrival time (ps)           6221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell33   1250   1250  1066653  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell38   4971   6221  1073602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073632p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6191
-------------------------------------   ---- 
End-of-path arrival time (ps)           6191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell25   1250   1250  1066843  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell27   4941   6191  1073632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1073667p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell36   1250   1250  1070326  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell30   4907   6157  1073667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1073704p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6119
-------------------------------------   ---- 
End-of-path arrival time (ps)           6119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell30   1250   1250  1067263  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell32   4869   6119  1073704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1073704p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6119
-------------------------------------   ---- 
End-of-path arrival time (ps)           6119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell30   1250   1250  1067263  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell33   4869   6119  1073704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073780p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell29         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell29     1250   1250  1064341  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   2293   3543  1073780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1073794  RISE       1
\UART:BUART:txn\/main_5                      macrocell24     5839   6029  1073794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074148p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5675
-------------------------------------   ---- 
End-of-path arrival time (ps)           5675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1068704  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell28     5485   5675  1074148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074168p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell33   1250   1250  1066653  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell30   4405   5655  1074168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074247p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5577
-------------------------------------   ---- 
End-of-path arrival time (ps)           5577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell36   1250   1250  1070326  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell38   4327   5577  1074247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074258p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5565
-------------------------------------   ---- 
End-of-path arrival time (ps)           5565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell28   1250   1250  1074258  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell25   4315   5565  1074258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074261p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell28   1250   1250  1074258  RISE       1
\UART:BUART:txn\/main_6   macrocell24   4312   5562  1074261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074295p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1073794  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell27     5339   5529  1074295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074332p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074332  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell32   3551   5491  1074332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074332p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074332  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell33   3551   5491  1074332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074338p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074338  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell32   3546   5486  1074338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074338p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074338  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell33   3546   5486  1074338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1074340p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074340  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell32   3544   5484  1074340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1074340p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5484
-------------------------------------   ---- 
End-of-path arrival time (ps)           5484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074340  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell33   3544   5484  1074340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1074575p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5249
-------------------------------------   ---- 
End-of-path arrival time (ps)           5249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell25   1250   1250  1066843  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell25   3999   5249  1074575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074586p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5237
-------------------------------------   ---- 
End-of-path arrival time (ps)           5237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1068704  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell26     5047   5237  1074586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074666  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell36   3217   5157  1074666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1074666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074666  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell37   3217   5157  1074666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074670p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5153
-------------------------------------   ---- 
End-of-path arrival time (ps)           5153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1074666  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell34   3213   5153  1074670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1074764p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell26   1250   1250  1065156  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell27   3809   5059  1074764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074778p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell30   1250   1250  1067263  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell30   3796   5046  1074778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074807p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074807  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell34   3077   5017  1074807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1074822p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074807  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell36   3062   5002  1074822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1074822p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1074807  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell37   3062   5002  1074822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074854p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell27   1250   1250  1066670  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell28   3719   4969  1074854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074874p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell27   1250   1250  1066670  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell26   3700   4950  1074874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell32   1250   1250  1067395  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell31   3677   4927  1074897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1074897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell32   1250   1250  1067395  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell38   3677   4927  1074897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1074910p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell32   1250   1250  1067395  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell30   3664   4914  1074910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074989p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074989  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell34   2895   4835  1074989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075009p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell27   1250   1250  1066670  RISE       1
\UART:BUART:txn\/main_4    macrocell24   3564   4814  1075009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075022p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4801
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell27   1250   1250  1066670  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell25   3551   4801  1075022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075053p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell30   1250   1250  1067263  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell31   3520   4770  1075053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075053p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4770
-------------------------------------   ---- 
End-of-path arrival time (ps)           4770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell30   1250   1250  1067263  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell38   3520   4770  1075053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075175p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1070645  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell30   3398   4648  1075175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075184p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1070645  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell38   3390   4640  1075184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075257p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4566
-------------------------------------   ---- 
End-of-path arrival time (ps)           4566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074332  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell30   2626   4566  1075257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075263p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074338  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell30   2621   4561  1075263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074340  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell30   2619   4559  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075266p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  1073794  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell25     4368   4558  1075266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075270p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4553
-------------------------------------   ---- 
End-of-path arrival time (ps)           4553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074332  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell31   2613   4553  1075270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074338  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell31   2611   4551  1075272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075273p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074340  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell31   2610   4550  1075273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075348p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell28   1250   1250  1074258  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell27   3226   4476  1075348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075680p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell26   1250   1250  1065156  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell28   2893   4143  1075680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075682p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell26   1250   1250  1065156  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell26   2891   4141  1075682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4329
-------------------------------------   ---- 
End-of-path arrival time (ps)           4329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell31         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell31     1250   1250  1071526  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   3079   4329  1075875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075932p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3892
-------------------------------------   ---- 
End-of-path arrival time (ps)           3892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell27   1250   1250  1066670  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell27   2642   3892  1075932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell24   1250   1250  1075957  RISE       1
\UART:BUART:txn\/main_0  macrocell24   2617   3867  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell24         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell36   1250   1250  1070326  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell36   2617   3867  1075957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075967p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell33   1250   1250  1066653  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell35   2607   3857  1075967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075969p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell33   1250   1250  1066653  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell32   2604   3854  1075969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075969p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell33   1250   1250  1066653  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell33   2604   3854  1075969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell32   1250   1250  1067395  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell35   2599   3849  1075974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell35         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell32   1250   1250  1067395  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell32   2597   3847  1075976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell32   1250   1250  1067395  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell33   2597   3847  1075976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076148p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3676
-------------------------------------   ---- 
End-of-path arrival time (ps)           3676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1068704  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell27     3486   3676  1076148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1076261p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell28   1250   1250  1074258  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell26   2313   3563  1076261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1076266p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell39   1250   1250  1076266  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell33   2307   3557  1076266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1070645  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell36   2298   3548  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1076276p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell37   1250   1250  1070645  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell37   2298   3548  1076276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1077041p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2782
-------------------------------------   ---- 
End-of-path arrival time (ps)           2782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  1068704  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell25     2592   2782  1077041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell25         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1078683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell38    1250   1250  1078683  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell4   2901   4151  1078683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

