\hypertarget{struct_r_t_c___type_def}{\section{R\-T\-C\-\_\-\-Type\-Def Struct Reference}
\label{struct_r_t_c___type_def}\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}}
}


Real-\/\-Time Clock.  




{\ttfamily \#include $<$stm32l100xb.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a2e8783857f8644a4eb80ebc51e1cba42}{T\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a8750eae683cb3d382476dc7cdcd92b96}{D\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a731d9209ce40dce6ea61fcc6f818c892}{C\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a5a7b104d80b48b5708b50cdc487d6a78}{I\-S\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a5f43a11e0873212f598e41db5f2dcf6a}{P\-R\-E\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ad93017bb0a778a2aad9cd71211fc770a}{W\-U\-T\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a2403d29b2bfffb734ebef6642c0d2724}{C\-A\-L\-I\-B\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ad7e54d5c5a4b9fd1e26aca85b1e36c7f}{A\-L\-R\-M\-A\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a9816616e1f00955c8982469d0dd9c953}{A\-L\-R\-M\-B\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ad54765af56784498a3ae08686b79a1ff}{W\-P\-R}
\item 
uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a761d5a0c208032613dad3fcc674907b7}{R\-E\-S\-E\-R\-V\-E\-D1}
\item 
uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_afddb6b2f393c94ea6c68780fe04f298f}{R\-E\-S\-E\-R\-V\-E\-D2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a1ddbb2a5eaa54ff43835026dec99ae1c}{T\-S\-T\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_aa4633dbcdb5dd41a714020903fd67c82}{T\-S\-D\-R}
\item 
uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ab8970cf003966d22733fd660df6e74d7}{R\-E\-S\-E\-R\-V\-E\-D3}
\item 
uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a541e93bdbd07770ebc448412f3456877}{R\-E\-S\-E\-R\-V\-E\-D4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a498ecce9715c916dd09134fddd0072c0}{T\-A\-F\-C\-R}
\item 
uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a12ca87774a5947ec10cbc9feb13e6de6}{R\-E\-S\-E\-R\-V\-E\-D5}
\item 
uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ae3991ef129a612831298cffd6b750307}{R\-E\-S\-E\-R\-V\-E\-D6}
\item 
uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a09936292ef8d82974b55a03a1080534e}{R\-E\-S\-E\-R\-V\-E\-D7}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ab32c76ca1f3bd0f0f46d42c2dfa74524}{B\-K\-P0\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a5439bfca3708c6b8be6a74626f06111f}{B\-K\-P1\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_aa845c401b24d2ef1049f489f26d35626}{B\-K\-P2\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ac3802c3b17482a0667fb34ddd1863434}{B\-K\-P3\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a6131b2f2896c122cf223206e4cfd2bd0}{B\-K\-P4\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_aefbd38be87117d1fced289bf9c534414}{S\-S\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a6082856c9191f5003b6163c0d3afcaff}{S\-H\-I\-F\-T\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a1e8b4b987496ee1c0c6f16b0a94ea1a1}{T\-S\-S\-S\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_aea66ea813830c2f3ff207464794397a4}{C\-A\-L\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_ac5b2e3c0dcdcb569f3fe15dfe3794bc1}{A\-L\-R\-M\-A\-S\-S\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a249009cd672e7bcd52df1a41de4619e1}{A\-L\-R\-M\-B\-S\-S\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a0f3a33de81247ec5729e400a1261f917}{B\-K\-P5\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a766e2071c5826e3a299ae1cd5bbf06f7}{B\-K\-P6\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a9934af6ae6b3f5660204d48ceb2f3192}{B\-K\-P7\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a0e7fca11f1c953270ee0ee6028860add}{B\-K\-P8\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_abadf1ac26350bf00575428be6a05708b}{B\-K\-P9\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a5feba3d5adae3f234b3d172459163c5a}{B\-K\-P10\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a8fef38e1e122778601e18f5b757c037a}{B\-K\-P11\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a6606b5d249f923aa15ab74b382cbaf7e}{B\-K\-P12\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a138903d4681455a660dccbaf3409263d}{B\-K\-P13\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_adaae50f5c3213014fb9818eaee389676}{B\-K\-P14\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a797f43f9cc1858baebd1799be288dff6}{B\-K\-P15\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a181ad73082bde7d74010aac16bd373fc}{B\-K\-P16\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a90a305a8e00b357f28daef5041e5a8b1}{B\-K\-P17\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a171288f82cab2623832de779fb435d74}{B\-K\-P18\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a993f54e8feff9254f795dfd3e000fc55}{B\-K\-P19\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a3e391ffa70a17dc5f95a841b5ec7554c}{B\-K\-P20\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a170847c24f166be0939a6eaeed7eeeee}{B\-K\-P21\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a679ec46535cae5149dc4d84e7c5d985c}{B\-K\-P22\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a7836b793c4ecc58a27733329f26550a7}{B\-K\-P23\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_abfe68a89c3a7c2620bb0f286d3f58eea}{B\-K\-P24\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a052e275100e4b202808fa4bbe9d5515d}{B\-K\-P25\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_aaa12210df2df47a6276270a2b7b2d038}{B\-K\-P26\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a5879b0d3796b1c291f64dbaa57653624}{B\-K\-P27\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_abd26829bfe028b5882d523e7035eb497}{B\-K\-P28\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_aa240211cf23c5822f4ac9c690a7a248c}{B\-K\-P29\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a32b51e2f18c68ea5af816d1f231b7ec6}{B\-K\-P30\-R}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_r_t_c___type_def_a4bccd0b2feecc2e2159898857bab6d89}{B\-K\-P31\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Real-\/\-Time Clock. 

\subsection{Member Data Documentation}
\hypertarget{struct_r_t_c___type_def_ad7e54d5c5a4b9fd1e26aca85b1e36c7f}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!A\-L\-R\-M\-A\-R@{A\-L\-R\-M\-A\-R}}
\index{A\-L\-R\-M\-A\-R@{A\-L\-R\-M\-A\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-L\-R\-M\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-A\-L\-R\-M\-A\-R}}\label{struct_r_t_c___type_def_ad7e54d5c5a4b9fd1e26aca85b1e36c7f}
R\-T\-C alarm A register, Address offset\-: 0x1\-C \hypertarget{struct_r_t_c___type_def_ac5b2e3c0dcdcb569f3fe15dfe3794bc1}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!A\-L\-R\-M\-A\-S\-S\-R@{A\-L\-R\-M\-A\-S\-S\-R}}
\index{A\-L\-R\-M\-A\-S\-S\-R@{A\-L\-R\-M\-A\-S\-S\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-L\-R\-M\-A\-S\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-A\-L\-R\-M\-A\-S\-S\-R}}\label{struct_r_t_c___type_def_ac5b2e3c0dcdcb569f3fe15dfe3794bc1}
R\-T\-C alarm A sub second register, Address offset\-: 0x44 \hypertarget{struct_r_t_c___type_def_a9816616e1f00955c8982469d0dd9c953}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!A\-L\-R\-M\-B\-R@{A\-L\-R\-M\-B\-R}}
\index{A\-L\-R\-M\-B\-R@{A\-L\-R\-M\-B\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-L\-R\-M\-B\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-A\-L\-R\-M\-B\-R}}\label{struct_r_t_c___type_def_a9816616e1f00955c8982469d0dd9c953}
R\-T\-C alarm B register, Address offset\-: 0x20 \hypertarget{struct_r_t_c___type_def_a249009cd672e7bcd52df1a41de4619e1}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!A\-L\-R\-M\-B\-S\-S\-R@{A\-L\-R\-M\-B\-S\-S\-R}}
\index{A\-L\-R\-M\-B\-S\-S\-R@{A\-L\-R\-M\-B\-S\-S\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{A\-L\-R\-M\-B\-S\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-A\-L\-R\-M\-B\-S\-S\-R}}\label{struct_r_t_c___type_def_a249009cd672e7bcd52df1a41de4619e1}
R\-T\-C alarm B sub second register, Address offset\-: 0x48 \hypertarget{struct_r_t_c___type_def_ab32c76ca1f3bd0f0f46d42c2dfa74524}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P0\-R@{B\-K\-P0\-R}}
\index{B\-K\-P0\-R@{B\-K\-P0\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P0\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P0\-R}}\label{struct_r_t_c___type_def_ab32c76ca1f3bd0f0f46d42c2dfa74524}
R\-T\-C backup register 0, Address offset\-: 0x50 \hypertarget{struct_r_t_c___type_def_a5feba3d5adae3f234b3d172459163c5a}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P10\-R@{B\-K\-P10\-R}}
\index{B\-K\-P10\-R@{B\-K\-P10\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P10\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P10\-R}}\label{struct_r_t_c___type_def_a5feba3d5adae3f234b3d172459163c5a}
R\-T\-C backup register 10, Address offset\-: 0x78 \hypertarget{struct_r_t_c___type_def_a8fef38e1e122778601e18f5b757c037a}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P11\-R@{B\-K\-P11\-R}}
\index{B\-K\-P11\-R@{B\-K\-P11\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P11\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P11\-R}}\label{struct_r_t_c___type_def_a8fef38e1e122778601e18f5b757c037a}
R\-T\-C backup register 11, Address offset\-: 0x7\-C \hypertarget{struct_r_t_c___type_def_a6606b5d249f923aa15ab74b382cbaf7e}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P12\-R@{B\-K\-P12\-R}}
\index{B\-K\-P12\-R@{B\-K\-P12\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P12\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P12\-R}}\label{struct_r_t_c___type_def_a6606b5d249f923aa15ab74b382cbaf7e}
R\-T\-C backup register 12, Address offset\-: 0x80 \hypertarget{struct_r_t_c___type_def_a138903d4681455a660dccbaf3409263d}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P13\-R@{B\-K\-P13\-R}}
\index{B\-K\-P13\-R@{B\-K\-P13\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P13\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P13\-R}}\label{struct_r_t_c___type_def_a138903d4681455a660dccbaf3409263d}
R\-T\-C backup register 13, Address offset\-: 0x84 \hypertarget{struct_r_t_c___type_def_adaae50f5c3213014fb9818eaee389676}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P14\-R@{B\-K\-P14\-R}}
\index{B\-K\-P14\-R@{B\-K\-P14\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P14\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P14\-R}}\label{struct_r_t_c___type_def_adaae50f5c3213014fb9818eaee389676}
R\-T\-C backup register 14, Address offset\-: 0x88 \hypertarget{struct_r_t_c___type_def_a797f43f9cc1858baebd1799be288dff6}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P15\-R@{B\-K\-P15\-R}}
\index{B\-K\-P15\-R@{B\-K\-P15\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P15\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P15\-R}}\label{struct_r_t_c___type_def_a797f43f9cc1858baebd1799be288dff6}
R\-T\-C backup register 15, Address offset\-: 0x8\-C \hypertarget{struct_r_t_c___type_def_a181ad73082bde7d74010aac16bd373fc}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P16\-R@{B\-K\-P16\-R}}
\index{B\-K\-P16\-R@{B\-K\-P16\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P16\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P16\-R}}\label{struct_r_t_c___type_def_a181ad73082bde7d74010aac16bd373fc}
R\-T\-C backup register 16, Address offset\-: 0x90 \hypertarget{struct_r_t_c___type_def_a90a305a8e00b357f28daef5041e5a8b1}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P17\-R@{B\-K\-P17\-R}}
\index{B\-K\-P17\-R@{B\-K\-P17\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P17\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P17\-R}}\label{struct_r_t_c___type_def_a90a305a8e00b357f28daef5041e5a8b1}
R\-T\-C backup register 17, Address offset\-: 0x94 \hypertarget{struct_r_t_c___type_def_a171288f82cab2623832de779fb435d74}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P18\-R@{B\-K\-P18\-R}}
\index{B\-K\-P18\-R@{B\-K\-P18\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P18\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P18\-R}}\label{struct_r_t_c___type_def_a171288f82cab2623832de779fb435d74}
R\-T\-C backup register 18, Address offset\-: 0x98 \hypertarget{struct_r_t_c___type_def_a993f54e8feff9254f795dfd3e000fc55}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P19\-R@{B\-K\-P19\-R}}
\index{B\-K\-P19\-R@{B\-K\-P19\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P19\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P19\-R}}\label{struct_r_t_c___type_def_a993f54e8feff9254f795dfd3e000fc55}
R\-T\-C backup register 19, Address offset\-: 0x9\-C \hypertarget{struct_r_t_c___type_def_a5439bfca3708c6b8be6a74626f06111f}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P1\-R@{B\-K\-P1\-R}}
\index{B\-K\-P1\-R@{B\-K\-P1\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P1\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P1\-R}}\label{struct_r_t_c___type_def_a5439bfca3708c6b8be6a74626f06111f}
R\-T\-C backup register 1, Address offset\-: 0x54 \hypertarget{struct_r_t_c___type_def_a3e391ffa70a17dc5f95a841b5ec7554c}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P20\-R@{B\-K\-P20\-R}}
\index{B\-K\-P20\-R@{B\-K\-P20\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P20\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P20\-R}}\label{struct_r_t_c___type_def_a3e391ffa70a17dc5f95a841b5ec7554c}
R\-T\-C backup register 20, Address offset\-: 0x\-A0 \hypertarget{struct_r_t_c___type_def_a170847c24f166be0939a6eaeed7eeeee}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P21\-R@{B\-K\-P21\-R}}
\index{B\-K\-P21\-R@{B\-K\-P21\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P21\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P21\-R}}\label{struct_r_t_c___type_def_a170847c24f166be0939a6eaeed7eeeee}
R\-T\-C backup register 21, Address offset\-: 0x\-A4 \hypertarget{struct_r_t_c___type_def_a679ec46535cae5149dc4d84e7c5d985c}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P22\-R@{B\-K\-P22\-R}}
\index{B\-K\-P22\-R@{B\-K\-P22\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P22\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P22\-R}}\label{struct_r_t_c___type_def_a679ec46535cae5149dc4d84e7c5d985c}
R\-T\-C backup register 22, Address offset\-: 0x\-A8 \hypertarget{struct_r_t_c___type_def_a7836b793c4ecc58a27733329f26550a7}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P23\-R@{B\-K\-P23\-R}}
\index{B\-K\-P23\-R@{B\-K\-P23\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P23\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P23\-R}}\label{struct_r_t_c___type_def_a7836b793c4ecc58a27733329f26550a7}
R\-T\-C backup register 23, Address offset\-: 0x\-A\-C \hypertarget{struct_r_t_c___type_def_abfe68a89c3a7c2620bb0f286d3f58eea}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P24\-R@{B\-K\-P24\-R}}
\index{B\-K\-P24\-R@{B\-K\-P24\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P24\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P24\-R}}\label{struct_r_t_c___type_def_abfe68a89c3a7c2620bb0f286d3f58eea}
R\-T\-C backup register 24, Address offset\-: 0x\-B0 \hypertarget{struct_r_t_c___type_def_a052e275100e4b202808fa4bbe9d5515d}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P25\-R@{B\-K\-P25\-R}}
\index{B\-K\-P25\-R@{B\-K\-P25\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P25\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P25\-R}}\label{struct_r_t_c___type_def_a052e275100e4b202808fa4bbe9d5515d}
R\-T\-C backup register 25, Address offset\-: 0x\-B4 \hypertarget{struct_r_t_c___type_def_aaa12210df2df47a6276270a2b7b2d038}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P26\-R@{B\-K\-P26\-R}}
\index{B\-K\-P26\-R@{B\-K\-P26\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P26\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P26\-R}}\label{struct_r_t_c___type_def_aaa12210df2df47a6276270a2b7b2d038}
R\-T\-C backup register 26, Address offset\-: 0x\-B8 \hypertarget{struct_r_t_c___type_def_a5879b0d3796b1c291f64dbaa57653624}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P27\-R@{B\-K\-P27\-R}}
\index{B\-K\-P27\-R@{B\-K\-P27\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P27\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P27\-R}}\label{struct_r_t_c___type_def_a5879b0d3796b1c291f64dbaa57653624}
R\-T\-C backup register 27, Address offset\-: 0x\-B\-C \hypertarget{struct_r_t_c___type_def_abd26829bfe028b5882d523e7035eb497}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P28\-R@{B\-K\-P28\-R}}
\index{B\-K\-P28\-R@{B\-K\-P28\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P28\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P28\-R}}\label{struct_r_t_c___type_def_abd26829bfe028b5882d523e7035eb497}
R\-T\-C backup register 28, Address offset\-: 0x\-C0 \hypertarget{struct_r_t_c___type_def_aa240211cf23c5822f4ac9c690a7a248c}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P29\-R@{B\-K\-P29\-R}}
\index{B\-K\-P29\-R@{B\-K\-P29\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P29\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P29\-R}}\label{struct_r_t_c___type_def_aa240211cf23c5822f4ac9c690a7a248c}
R\-T\-C backup register 29, Address offset\-: 0x\-C4 \hypertarget{struct_r_t_c___type_def_aa845c401b24d2ef1049f489f26d35626}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P2\-R@{B\-K\-P2\-R}}
\index{B\-K\-P2\-R@{B\-K\-P2\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P2\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P2\-R}}\label{struct_r_t_c___type_def_aa845c401b24d2ef1049f489f26d35626}
R\-T\-C backup register 2, Address offset\-: 0x58 \hypertarget{struct_r_t_c___type_def_a32b51e2f18c68ea5af816d1f231b7ec6}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P30\-R@{B\-K\-P30\-R}}
\index{B\-K\-P30\-R@{B\-K\-P30\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P30\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P30\-R}}\label{struct_r_t_c___type_def_a32b51e2f18c68ea5af816d1f231b7ec6}
R\-T\-C backup register 30, Address offset\-: 0x\-C8 \hypertarget{struct_r_t_c___type_def_a4bccd0b2feecc2e2159898857bab6d89}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P31\-R@{B\-K\-P31\-R}}
\index{B\-K\-P31\-R@{B\-K\-P31\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P31\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P31\-R}}\label{struct_r_t_c___type_def_a4bccd0b2feecc2e2159898857bab6d89}
R\-T\-C backup register 31, Address offset\-: 0x\-C\-C \hypertarget{struct_r_t_c___type_def_ac3802c3b17482a0667fb34ddd1863434}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P3\-R@{B\-K\-P3\-R}}
\index{B\-K\-P3\-R@{B\-K\-P3\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P3\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P3\-R}}\label{struct_r_t_c___type_def_ac3802c3b17482a0667fb34ddd1863434}
R\-T\-C backup register 3, Address offset\-: 0x5\-C \hypertarget{struct_r_t_c___type_def_a6131b2f2896c122cf223206e4cfd2bd0}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P4\-R@{B\-K\-P4\-R}}
\index{B\-K\-P4\-R@{B\-K\-P4\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P4\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P4\-R}}\label{struct_r_t_c___type_def_a6131b2f2896c122cf223206e4cfd2bd0}
R\-T\-C backup register 4, Address offset\-: 0x60 \hypertarget{struct_r_t_c___type_def_a0f3a33de81247ec5729e400a1261f917}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P5\-R@{B\-K\-P5\-R}}
\index{B\-K\-P5\-R@{B\-K\-P5\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P5\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P5\-R}}\label{struct_r_t_c___type_def_a0f3a33de81247ec5729e400a1261f917}
R\-T\-C backup register 5, Address offset\-: 0x64 \hypertarget{struct_r_t_c___type_def_a766e2071c5826e3a299ae1cd5bbf06f7}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P6\-R@{B\-K\-P6\-R}}
\index{B\-K\-P6\-R@{B\-K\-P6\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P6\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P6\-R}}\label{struct_r_t_c___type_def_a766e2071c5826e3a299ae1cd5bbf06f7}
R\-T\-C backup register 6, Address offset\-: 0x68 \hypertarget{struct_r_t_c___type_def_a9934af6ae6b3f5660204d48ceb2f3192}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P7\-R@{B\-K\-P7\-R}}
\index{B\-K\-P7\-R@{B\-K\-P7\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P7\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P7\-R}}\label{struct_r_t_c___type_def_a9934af6ae6b3f5660204d48ceb2f3192}
R\-T\-C backup register 7, Address offset\-: 0x6\-C \hypertarget{struct_r_t_c___type_def_a0e7fca11f1c953270ee0ee6028860add}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P8\-R@{B\-K\-P8\-R}}
\index{B\-K\-P8\-R@{B\-K\-P8\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P8\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P8\-R}}\label{struct_r_t_c___type_def_a0e7fca11f1c953270ee0ee6028860add}
R\-T\-C backup register 8, Address offset\-: 0x70 \hypertarget{struct_r_t_c___type_def_abadf1ac26350bf00575428be6a05708b}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!B\-K\-P9\-R@{B\-K\-P9\-R}}
\index{B\-K\-P9\-R@{B\-K\-P9\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{B\-K\-P9\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-B\-K\-P9\-R}}\label{struct_r_t_c___type_def_abadf1ac26350bf00575428be6a05708b}
R\-T\-C backup register 9, Address offset\-: 0x74 \hypertarget{struct_r_t_c___type_def_a2403d29b2bfffb734ebef6642c0d2724}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!C\-A\-L\-I\-B\-R@{C\-A\-L\-I\-B\-R}}
\index{C\-A\-L\-I\-B\-R@{C\-A\-L\-I\-B\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-A\-L\-I\-B\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-C\-A\-L\-I\-B\-R}}\label{struct_r_t_c___type_def_a2403d29b2bfffb734ebef6642c0d2724}
R\-T\-C calibration register, Address offset\-: 0x18 \hypertarget{struct_r_t_c___type_def_aea66ea813830c2f3ff207464794397a4}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!C\-A\-L\-R@{C\-A\-L\-R}}
\index{C\-A\-L\-R@{C\-A\-L\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-A\-L\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-C\-A\-L\-R}}\label{struct_r_t_c___type_def_aea66ea813830c2f3ff207464794397a4}
R\-R\-T\-C calibration register, Address offset\-: 0x3\-C \hypertarget{struct_r_t_c___type_def_a731d9209ce40dce6ea61fcc6f818c892}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_r_t_c___type_def_a731d9209ce40dce6ea61fcc6f818c892}
R\-T\-C control register, Address offset\-: 0x08 \hypertarget{struct_r_t_c___type_def_a8750eae683cb3d382476dc7cdcd92b96}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!D\-R@{D\-R}}
\index{D\-R@{D\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-D\-R}}\label{struct_r_t_c___type_def_a8750eae683cb3d382476dc7cdcd92b96}
R\-T\-C date register, Address offset\-: 0x04 \hypertarget{struct_r_t_c___type_def_a5a7b104d80b48b5708b50cdc487d6a78}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!I\-S\-R@{I\-S\-R}}
\index{I\-S\-R@{I\-S\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-I\-S\-R}}\label{struct_r_t_c___type_def_a5a7b104d80b48b5708b50cdc487d6a78}
R\-T\-C initialization and status register, Address offset\-: 0x0\-C \hypertarget{struct_r_t_c___type_def_a5f43a11e0873212f598e41db5f2dcf6a}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!P\-R\-E\-R@{P\-R\-E\-R}}
\index{P\-R\-E\-R@{P\-R\-E\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{P\-R\-E\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-P\-R\-E\-R}}\label{struct_r_t_c___type_def_a5f43a11e0873212f598e41db5f2dcf6a}
R\-T\-C prescaler register, Address offset\-: 0x10 \hypertarget{struct_r_t_c___type_def_a761d5a0c208032613dad3fcc674907b7}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}}
\index{R\-E\-S\-E\-R\-V\-E\-D1@{R\-E\-S\-E\-R\-V\-E\-D1}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D1}}\label{struct_r_t_c___type_def_a761d5a0c208032613dad3fcc674907b7}
Reserved, 0x28 \hypertarget{struct_r_t_c___type_def_afddb6b2f393c94ea6c68780fe04f298f}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}}
\index{R\-E\-S\-E\-R\-V\-E\-D2@{R\-E\-S\-E\-R\-V\-E\-D2}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D2}}\label{struct_r_t_c___type_def_afddb6b2f393c94ea6c68780fe04f298f}
Reserved, 0x2\-C \hypertarget{struct_r_t_c___type_def_ab8970cf003966d22733fd660df6e74d7}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}}
\index{R\-E\-S\-E\-R\-V\-E\-D3@{R\-E\-S\-E\-R\-V\-E\-D3}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D3}}\label{struct_r_t_c___type_def_ab8970cf003966d22733fd660df6e74d7}
Reserved, 0x38 \hypertarget{struct_r_t_c___type_def_a541e93bdbd07770ebc448412f3456877}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}}
\index{R\-E\-S\-E\-R\-V\-E\-D4@{R\-E\-S\-E\-R\-V\-E\-D4}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D4}}\label{struct_r_t_c___type_def_a541e93bdbd07770ebc448412f3456877}
Reserved, 0x3\-C \hypertarget{struct_r_t_c___type_def_a12ca87774a5947ec10cbc9feb13e6de6}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}}
\index{R\-E\-S\-E\-R\-V\-E\-D5@{R\-E\-S\-E\-R\-V\-E\-D5}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D5}}\label{struct_r_t_c___type_def_a12ca87774a5947ec10cbc9feb13e6de6}
Reserved, 0x44 \hypertarget{struct_r_t_c___type_def_ae3991ef129a612831298cffd6b750307}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D6@{R\-E\-S\-E\-R\-V\-E\-D6}}
\index{R\-E\-S\-E\-R\-V\-E\-D6@{R\-E\-S\-E\-R\-V\-E\-D6}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D6}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D6}}\label{struct_r_t_c___type_def_ae3991ef129a612831298cffd6b750307}
Reserved, 0x48 \hypertarget{struct_r_t_c___type_def_a09936292ef8d82974b55a03a1080534e}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D7@{R\-E\-S\-E\-R\-V\-E\-D7}}
\index{R\-E\-S\-E\-R\-V\-E\-D7@{R\-E\-S\-E\-R\-V\-E\-D7}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D7}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D7}}\label{struct_r_t_c___type_def_a09936292ef8d82974b55a03a1080534e}
Reserved, 0x4\-C \hypertarget{struct_r_t_c___type_def_a6082856c9191f5003b6163c0d3afcaff}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!S\-H\-I\-F\-T\-R@{S\-H\-I\-F\-T\-R}}
\index{S\-H\-I\-F\-T\-R@{S\-H\-I\-F\-T\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-H\-I\-F\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-S\-H\-I\-F\-T\-R}}\label{struct_r_t_c___type_def_a6082856c9191f5003b6163c0d3afcaff}
R\-T\-C shift control register, Address offset\-: 0x2\-C \hypertarget{struct_r_t_c___type_def_aefbd38be87117d1fced289bf9c534414}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!S\-S\-R@{S\-S\-R}}
\index{S\-S\-R@{S\-S\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{S\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-S\-S\-R}}\label{struct_r_t_c___type_def_aefbd38be87117d1fced289bf9c534414}
R\-T\-C sub second register, Address offset\-: 0x28 \hypertarget{struct_r_t_c___type_def_a498ecce9715c916dd09134fddd0072c0}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!T\-A\-F\-C\-R@{T\-A\-F\-C\-R}}
\index{T\-A\-F\-C\-R@{T\-A\-F\-C\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{T\-A\-F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-T\-A\-F\-C\-R}}\label{struct_r_t_c___type_def_a498ecce9715c916dd09134fddd0072c0}
R\-T\-C tamper and alternate function configuration register, Address offset\-: 0x40 \hypertarget{struct_r_t_c___type_def_a2e8783857f8644a4eb80ebc51e1cba42}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!T\-R@{T\-R}}
\index{T\-R@{T\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-T\-R}}\label{struct_r_t_c___type_def_a2e8783857f8644a4eb80ebc51e1cba42}
R\-T\-C time register, Address offset\-: 0x00 \hypertarget{struct_r_t_c___type_def_aa4633dbcdb5dd41a714020903fd67c82}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!T\-S\-D\-R@{T\-S\-D\-R}}
\index{T\-S\-D\-R@{T\-S\-D\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{T\-S\-D\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-T\-S\-D\-R}}\label{struct_r_t_c___type_def_aa4633dbcdb5dd41a714020903fd67c82}
R\-T\-C time stamp date register, Address offset\-: 0x34 \hypertarget{struct_r_t_c___type_def_a1e8b4b987496ee1c0c6f16b0a94ea1a1}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!T\-S\-S\-S\-R@{T\-S\-S\-S\-R}}
\index{T\-S\-S\-S\-R@{T\-S\-S\-S\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{T\-S\-S\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-T\-S\-S\-S\-R}}\label{struct_r_t_c___type_def_a1e8b4b987496ee1c0c6f16b0a94ea1a1}
R\-T\-C time-\/stamp sub second register, Address offset\-: 0x38 \hypertarget{struct_r_t_c___type_def_a1ddbb2a5eaa54ff43835026dec99ae1c}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!T\-S\-T\-R@{T\-S\-T\-R}}
\index{T\-S\-T\-R@{T\-S\-T\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{T\-S\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-T\-S\-T\-R}}\label{struct_r_t_c___type_def_a1ddbb2a5eaa54ff43835026dec99ae1c}
R\-T\-C time stamp time register, Address offset\-: 0x30 \hypertarget{struct_r_t_c___type_def_ad54765af56784498a3ae08686b79a1ff}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!W\-P\-R@{W\-P\-R}}
\index{W\-P\-R@{W\-P\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{W\-P\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-W\-P\-R}}\label{struct_r_t_c___type_def_ad54765af56784498a3ae08686b79a1ff}
R\-T\-C write protection register, Address offset\-: 0x24 \hypertarget{struct_r_t_c___type_def_ad93017bb0a778a2aad9cd71211fc770a}{\index{R\-T\-C\-\_\-\-Type\-Def@{R\-T\-C\-\_\-\-Type\-Def}!W\-U\-T\-R@{W\-U\-T\-R}}
\index{W\-U\-T\-R@{W\-U\-T\-R}!RTC_TypeDef@{R\-T\-C\-\_\-\-Type\-Def}}
\subsubsection[{W\-U\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t R\-T\-C\-\_\-\-Type\-Def\-::\-W\-U\-T\-R}}\label{struct_r_t_c___type_def_ad93017bb0a778a2aad9cd71211fc770a}
R\-T\-C wakeup timer register, Address offset\-: 0x14 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xb_8h}{stm32l100xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xba_8h}{stm32l100xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l100xc_8h}{stm32l100xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xb_8h}{stm32l151xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xba_8h}{stm32l151xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xc_8h}{stm32l151xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xca_8h}{stm32l151xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xd_8h}{stm32l151xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xdx_8h}{stm32l151xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l151xe_8h}{stm32l151xe.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xb_8h}{stm32l152xb.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xba_8h}{stm32l152xba.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xc_8h}{stm32l152xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xca_8h}{stm32l152xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xd_8h}{stm32l152xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xdx_8h}{stm32l152xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l152xe_8h}{stm32l152xe.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xc_8h}{stm32l162xc.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xca_8h}{stm32l162xca.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xd_8h}{stm32l162xd.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xdx_8h}{stm32l162xdx.\-h}\item 
eps\-Subsystem/\-Drivers/\-C\-M\-S\-I\-S/\-Device/\-S\-T/\-S\-T\-M32\-L1xx/\-Include/\hyperlink{stm32l162xe_8h}{stm32l162xe.\-h}\end{DoxyCompactItemize}
