

================================================================
== Vivado HLS Report for 'block_mmul_helper'
================================================================
* Date:           Sun Nov 26 01:56:44 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        mm.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.380 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50| 0.500 us | 0.500 us |   50|   50|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       48|       48|        12|         12|          1|     4|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     12|       -|      -|    -|
|Expression       |        -|      -|       0|    639|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    268|    -|
|Register         |        -|      -|     546|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     12|     546|    907|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |block_mmul_mac_mubkb_U1   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U2   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U3   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U4   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U5   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U6   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U7   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U8   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U9   |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U10  |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U11  |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    |block_mmul_mac_mubkb_U12  |block_mmul_mac_mubkb  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln15_1_fu_478_p2      |     +    |      0|  0|  15|           5|           2|
    |add_ln15_2_fu_555_p2      |     +    |      0|  0|  15|           5|           2|
    |add_ln15_3_fu_654_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln15_4_fu_664_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln15_5_fu_674_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln15_6_fu_679_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln15_fu_401_p2        |     +    |      0|  0|  15|           5|           1|
    |add_ln16_1_fu_370_p2      |     +    |      0|  0|  13|           4|           2|
    |add_ln16_2_fu_710_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln16_3_fu_720_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln16_4_fu_730_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln16_fu_339_p2        |     +    |      0|  0|  13|           4|           1|
    |add_ln18_10_fu_610_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln18_11_fu_621_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln18_1_fu_359_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_2_fu_390_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_3_fu_445_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_4_fu_456_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_5_fu_467_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_6_fu_522_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_7_fu_533_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_8_fu_544_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_9_fu_599_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln18_fu_328_p2        |     +    |      0|  0|  15|           9|           9|
    |k_fu_638_p2               |     +    |      0|  0|  12|           3|           1|
    |sub_ln16_fu_704_p2        |     -    |      0|  0|  15|           7|           7|
    |sub_ln18_1_fu_439_p2      |     -    |      0|  0|  15|           9|           9|
    |sub_ln18_2_fu_516_p2      |     -    |      0|  0|  15|           9|           9|
    |sub_ln18_3_fu_593_p2      |     -    |      0|  0|  15|           9|           9|
    |sub_ln18_fu_314_p2        |     -    |      0|  0|  15|           9|           9|
    |icmp_ln10_fu_632_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln14_fu_644_p2       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln16_1_fu_376_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln16_fu_345_p2       |   icmp   |      0|  0|   9|           4|           4|
    |grp_fu_268_p3             |  select  |      0|  0|  16|           1|           1|
    |grp_fu_275_p3             |  select  |      0|  0|  16|           1|           1|
    |select_ln14_10_fu_789_p3  |  select  |      0|  0|  16|           1|           1|
    |select_ln14_11_fu_796_p3  |  select  |      0|  0|  16|           1|           1|
    |select_ln15_1_fu_761_p3   |  select  |      0|  0|  16|           1|           1|
    |select_ln15_2_fu_775_p3   |  select  |      0|  0|  16|           1|           1|
    |select_ln15_3_fu_782_p3   |  select  |      0|  0|  16|           1|           1|
    |select_ln15_fu_747_p3     |  select  |      0|  0|  16|           1|           1|
    |select_ln16_1_fu_768_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln16_fu_754_p3     |  select  |      0|  0|  16|           1|          16|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 639|         254|         266|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |A_address0      |  15|          3|    6|         18|
    |A_address1      |  15|          3|    6|         18|
    |B_address0      |  15|          3|    6|         18|
    |ap_NS_fsm       |  62|         15|    1|         15|
    |k_0_reg_249     |   9|          2|    3|          6|
    |out_r_address0  |  38|          7|    8|         56|
    |out_r_address1  |  38|          7|    8|         56|
    |out_r_d0        |  38|          7|   16|        112|
    |out_r_d1        |  38|          7|   16|        112|
    +----------------+----+-----------+-----+-----------+
    |Total           | 268|         54|   70|        411|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |B_load_reg_1071          |  16|   0|   16|          0|
    |add_ln15_5_reg_1024      |   8|   0|    8|          0|
    |add_ln15_6_reg_1029      |   8|   0|    8|          0|
    |add_ln16_4_reg_1044      |   7|   0|    7|          0|
    |add_ln17_10_reg_1176     |  16|   0|   16|          0|
    |add_ln17_11_reg_1181     |  16|   0|   16|          0|
    |add_ln17_1_reg_1099      |  16|   0|   16|          0|
    |add_ln17_2_reg_1126      |  16|   0|   16|          0|
    |add_ln17_3_reg_1131      |  16|   0|   16|          0|
    |add_ln17_4_reg_1136      |  16|   0|   16|          0|
    |add_ln17_5_reg_1141      |  16|   0|   16|          0|
    |add_ln17_6_reg_1146      |  16|   0|   16|          0|
    |add_ln17_7_reg_1151      |  16|   0|   16|          0|
    |add_ln17_8_reg_1156      |  16|   0|   16|          0|
    |add_ln17_9_reg_1161      |  16|   0|   16|          0|
    |add_ln17_reg_1094        |  16|   0|   16|          0|
    |ap_CS_fsm                |  14|   0|   14|          0|
    |icmp_ln14_reg_1006       |   1|   0|    1|          0|
    |icmp_ln16_1_reg_908      |   1|   0|    1|          0|
    |icmp_ln16_reg_893        |   1|   0|    1|          0|
    |k_0_reg_249              |   3|   0|    3|          0|
    |k_reg_1001               |   3|   0|    3|          0|
    |out_addr_10_reg_988      |   8|   0|    8|          0|
    |out_addr_11_reg_993      |   8|   0|    8|          0|
    |out_addr_1_reg_903       |   8|   0|    8|          0|
    |out_addr_2_reg_918       |   8|   0|    8|          0|
    |out_addr_3_reg_933       |   8|   0|    8|          0|
    |out_addr_4_reg_938       |   8|   0|    8|          0|
    |out_addr_5_reg_943       |   8|   0|    8|          0|
    |out_addr_6_reg_958       |   8|   0|    8|          0|
    |out_addr_7_reg_963       |   8|   0|    8|          0|
    |out_addr_8_reg_968       |   8|   0|    8|          0|
    |out_addr_9_reg_983       |   8|   0|    8|          0|
    |out_addr_reg_888         |   8|   0|    8|          0|
    |reg_260                  |  16|   0|   16|          0|
    |reg_264                  |  16|   0|   16|          0|
    |select_ln14_10_reg_1166  |  16|   0|   16|          0|
    |select_ln14_11_reg_1171  |  16|   0|   16|          0|
    |select_ln15_1_reg_1087   |  16|   0|   16|          0|
    |select_ln15_2_reg_1112   |  16|   0|   16|          0|
    |select_ln15_3_reg_1119   |  16|   0|   16|          0|
    |select_ln15_reg_1064     |  16|   0|   16|          0|
    |select_ln16_1_reg_1104   |  16|   0|   16|          0|
    |select_ln16_reg_1079     |  16|   0|   16|          0|
    |tmp_12_reg_973           |   1|   0|    1|          0|
    |tmp_3_reg_873            |   1|   0|    1|          0|
    |tmp_6_reg_923            |   1|   0|    1|          0|
    |tmp_9_reg_948            |   1|   0|    1|          0|
    |zext_ln18_10_reg_953     |   5|   0|    8|          3|
    |zext_ln18_12_reg_978     |   5|   0|    8|          3|
    |zext_ln18_2_reg_883      |   4|   0|    7|          3|
    |zext_ln18_4_reg_898      |   4|   0|    7|          3|
    |zext_ln18_6_reg_913      |   4|   0|    7|          3|
    |zext_ln18_8_reg_928      |   5|   0|    8|          3|
    |zext_ln18_reg_878        |   5|   0|    8|          3|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 546|   0|  567|         21|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------+-----+-----+------------+-------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | block_mmul_helper | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | block_mmul_helper | return value |
|ap_start        |  in |    1| ap_ctrl_hs | block_mmul_helper | return value |
|ap_done         | out |    1| ap_ctrl_hs | block_mmul_helper | return value |
|ap_idle         | out |    1| ap_ctrl_hs | block_mmul_helper | return value |
|ap_ready        | out |    1| ap_ctrl_hs | block_mmul_helper | return value |
|A_address0      | out |    6|  ap_memory |         A         |     array    |
|A_ce0           | out |    1|  ap_memory |         A         |     array    |
|A_q0            |  in |   16|  ap_memory |         A         |     array    |
|A_address1      | out |    6|  ap_memory |         A         |     array    |
|A_ce1           | out |    1|  ap_memory |         A         |     array    |
|A_q1            |  in |   16|  ap_memory |         A         |     array    |
|B_address0      | out |    6|  ap_memory |         B         |     array    |
|B_ce0           | out |    1|  ap_memory |         B         |     array    |
|B_q0            |  in |   16|  ap_memory |         B         |     array    |
|B_address1      | out |    6|  ap_memory |         B         |     array    |
|B_ce1           | out |    1|  ap_memory |         B         |     array    |
|B_q1            |  in |   16|  ap_memory |         B         |     array    |
|out_r_address0  | out |    8|  ap_memory |       out_r       |     array    |
|out_r_ce0       | out |    1|  ap_memory |       out_r       |     array    |
|out_r_we0       | out |    1|  ap_memory |       out_r       |     array    |
|out_r_d0        | out |   16|  ap_memory |       out_r       |     array    |
|out_r_q0        |  in |   16|  ap_memory |       out_r       |     array    |
|out_r_address1  | out |    8|  ap_memory |       out_r       |     array    |
|out_r_ce1       | out |    1|  ap_memory |       out_r       |     array    |
|out_r_we1       | out |    1|  ap_memory |       out_r       |     array    |
|out_r_d1        | out |   16|  ap_memory |       out_r       |     array    |
|out_r_q1        |  in |   16|  ap_memory |       out_r       |     array    |
|ii              |  in |    5|   ap_none  |         ii        |    scalar    |
|jj              |  in |    4|   ap_none  |         jj        |    scalar    |
+----------------+-----+-----+------------+-------------------+--------------+

