==41159== Cachegrind, a cache and branch-prediction profiler
==41159== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==41159== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==41159== Command: ./stitch .
==41159== 
--41159-- warning: L3 cache found, using its data for the LL simulation.
--41159-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--41159-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
FIFO cache replacement will be used
==41159== Cannot map memory to grow brk segment in thread #1 to 0x42b1000
==41159== (see section Limitations in user manual)
==41159== 
==41159== Process terminating with default action of signal 15 (SIGTERM)
==41159==    at 0x10B678: ffVertcat (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41159==    by 0x10CE2F: getANMS (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41159==    by 0x108B1E: main (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41159== 
==41159== I   refs:      175,306,860
==41159== I1  misses:          1,377
==41159== LLi misses:          1,373
==41159== I1  miss rate:        0.00%
==41159== LLi miss rate:        0.00%
==41159== 
==41159== D   refs:       48,023,509  (34,204,117 rd   + 13,819,392 wr)
==41159== D1  misses:         23,914  (     2,238 rd   +     21,676 wr)
==41159== LLd misses:         23,914  (     2,238 rd   +     21,676 wr)
==41159== D1  miss rate:         0.0% (       0.0%     +        0.2%  )
==41159== LLd miss rate:         0.0% (       0.0%     +        0.2%  )
==41159== 
==41159== LL refs:            25,291  (     3,615 rd   +     21,676 wr)
==41159== LL misses:          25,287  (     3,611 rd   +     21,676 wr)
==41159== LL miss rate:          0.0% (       0.0%     +        0.2%  )
