{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 16 08:40:21 2009 " "Info: Processing started: Sat May 16 08:40:21 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "C144_clk " "Warning: Clock Setting \"C144_clk\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_lrclk_gen:clrgen\|BCLK " "Info: Detected ripple clock \"clk_lrclk_gen:clrgen\|BCLK\" as buffer" {  } { { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lrclk_gen:clrgen\|BCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 register NWire_xmit:P_IQPWM\|bcnt\[5\] register NWire_xmit:P_IQPWM\|NW_state~11 713 ps " "Info: Slack time is 713 ps for clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" between source register \"NWire_xmit:P_IQPWM\|bcnt\[5\]\" and destination register \"NWire_xmit:P_IQPWM\|NW_state~11\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "160.49 MHz 6.231 ns " "Info: Fmax is 160.49 MHz (period= 6.231 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.686 ns + Largest register register " "Info: + Largest register to register requirement is 6.686 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.944 ns + " "Info: + Setup relationship between source and destination is 6.944 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.546 ns " "Info: + Latch edge is 4.546 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Destination clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.398 ns " "Info: - Launch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns + Largest " "Info: + Largest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.504 ns + Shortest register " "Info: + Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 778 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 778; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.666 ns) 2.504 ns NWire_xmit:P_IQPWM\|NW_state~11 3 REG LCFF_X26_Y3_N29 10 " "Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.504 ns; Loc. = LCFF_X26_Y3_N29; Fanout = 10; REG Node = 'NWire_xmit:P_IQPWM\|NW_state~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|NW_state~11 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.60 % ) " "Info: Total cell delay = 0.666 ns ( 26.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.838 ns ( 73.40 % ) " "Info: Total interconnect delay = 1.838 ns ( 73.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|NW_state~11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.504 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|NW_state~11 {} } { 0.000ns 0.916ns 0.922ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.498 ns - Longest register " "Info: - Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 778 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 778; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.666 ns) 2.498 ns NWire_xmit:P_IQPWM\|bcnt\[5\] 3 REG LCFF_X23_Y4_N11 3 " "Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.498 ns; Loc. = LCFF_X23_Y4_N11; Fanout = 3; REG Node = 'NWire_xmit:P_IQPWM\|bcnt\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[5] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.66 % ) " "Info: Total cell delay = 0.666 ns ( 26.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.832 ns ( 73.34 % ) " "Info: Total interconnect delay = 1.832 ns ( 73.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[5] {} } { 0.000ns 0.916ns 0.916ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|NW_state~11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.504 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|NW_state~11 {} } { 0.000ns 0.916ns 0.922ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[5] {} } { 0.000ns 0.916ns 0.916ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 89 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|NW_state~11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.504 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|NW_state~11 {} } { 0.000ns 0.916ns 0.922ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[5] {} } { 0.000ns 0.916ns 0.916ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.973 ns - Longest register register " "Info: - Longest register to register delay is 5.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_xmit:P_IQPWM\|bcnt\[5\] 1 REG LCFF_X23_Y4_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y4_N11; Fanout = 3; REG Node = 'NWire_xmit:P_IQPWM\|bcnt\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_xmit:P_IQPWM|bcnt[5] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.370 ns) 1.884 ns NWire_xmit:P_IQPWM\|Equal0~0 2 COMB LCCOMB_X24_Y3_N26 1 " "Info: 2: + IC(1.514 ns) + CELL(0.370 ns) = 1.884 ns; Loc. = LCCOMB_X24_Y3_N26; Fanout = 1; COMB Node = 'NWire_xmit:P_IQPWM\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.884 ns" { NWire_xmit:P_IQPWM|bcnt[5] NWire_xmit:P_IQPWM|Equal0~0 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.589 ns) 2.849 ns NWire_xmit:P_IQPWM\|Equal0~4 3 COMB LCCOMB_X24_Y3_N30 5 " "Info: 3: + IC(0.376 ns) + CELL(0.589 ns) = 2.849 ns; Loc. = LCCOMB_X24_Y3_N30; Fanout = 5; COMB Node = 'NWire_xmit:P_IQPWM\|Equal0~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { NWire_xmit:P_IQPWM|Equal0~0 NWire_xmit:P_IQPWM|Equal0~4 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.370 ns) 3.846 ns NWire_xmit:P_IQPWM\|Equal4~1 4 COMB LCCOMB_X25_Y3_N20 3 " "Info: 4: + IC(0.627 ns) + CELL(0.370 ns) = 3.846 ns; Loc. = LCCOMB_X25_Y3_N20; Fanout = 3; COMB Node = 'NWire_xmit:P_IQPWM\|Equal4~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { NWire_xmit:P_IQPWM|Equal0~4 NWire_xmit:P_IQPWM|Equal4~1 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.370 ns) 4.605 ns NWire_xmit:P_IQPWM\|NW_state~20_RESYN54_BDD55 5 COMB LCCOMB_X25_Y3_N14 1 " "Info: 5: + IC(0.389 ns) + CELL(0.370 ns) = 4.605 ns; Loc. = LCCOMB_X25_Y3_N14; Fanout = 1; COMB Node = 'NWire_xmit:P_IQPWM\|NW_state~20_RESYN54_BDD55'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.759 ns" { NWire_xmit:P_IQPWM|Equal4~1 NWire_xmit:P_IQPWM|NW_state~20_RESYN54_BDD55 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.651 ns) 5.865 ns NWire_xmit:P_IQPWM\|NW_state~20 6 COMB LCCOMB_X26_Y3_N28 1 " "Info: 6: + IC(0.609 ns) + CELL(0.651 ns) = 5.865 ns; Loc. = LCCOMB_X26_Y3_N28; Fanout = 1; COMB Node = 'NWire_xmit:P_IQPWM\|NW_state~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { NWire_xmit:P_IQPWM|NW_state~20_RESYN54_BDD55 NWire_xmit:P_IQPWM|NW_state~20 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.973 ns NWire_xmit:P_IQPWM\|NW_state~11 7 REG LCFF_X26_Y3_N29 10 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 5.973 ns; Loc. = LCFF_X26_Y3_N29; Fanout = 10; REG Node = 'NWire_xmit:P_IQPWM\|NW_state~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_xmit:P_IQPWM|NW_state~20 NWire_xmit:P_IQPWM|NW_state~11 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.458 ns ( 41.15 % ) " "Info: Total cell delay = 2.458 ns ( 41.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.515 ns ( 58.85 % ) " "Info: Total interconnect delay = 3.515 ns ( 58.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.973 ns" { NWire_xmit:P_IQPWM|bcnt[5] NWire_xmit:P_IQPWM|Equal0~0 NWire_xmit:P_IQPWM|Equal0~4 NWire_xmit:P_IQPWM|Equal4~1 NWire_xmit:P_IQPWM|NW_state~20_RESYN54_BDD55 NWire_xmit:P_IQPWM|NW_state~20 NWire_xmit:P_IQPWM|NW_state~11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.973 ns" { NWire_xmit:P_IQPWM|bcnt[5] {} NWire_xmit:P_IQPWM|Equal0~0 {} NWire_xmit:P_IQPWM|Equal0~4 {} NWire_xmit:P_IQPWM|Equal4~1 {} NWire_xmit:P_IQPWM|NW_state~20_RESYN54_BDD55 {} NWire_xmit:P_IQPWM|NW_state~20 {} NWire_xmit:P_IQPWM|NW_state~11 {} } { 0.000ns 1.514ns 0.376ns 0.627ns 0.389ns 0.609ns 0.000ns } { 0.000ns 0.370ns 0.589ns 0.370ns 0.370ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|NW_state~11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.504 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|NW_state~11 {} } { 0.000ns 0.916ns 0.922ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:P_IQPWM|bcnt[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:P_IQPWM|bcnt[5] {} } { 0.000ns 0.916ns 0.916ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.973 ns" { NWire_xmit:P_IQPWM|bcnt[5] NWire_xmit:P_IQPWM|Equal0~0 NWire_xmit:P_IQPWM|Equal0~4 NWire_xmit:P_IQPWM|Equal4~1 NWire_xmit:P_IQPWM|NW_state~20_RESYN54_BDD55 NWire_xmit:P_IQPWM|NW_state~20 NWire_xmit:P_IQPWM|NW_state~11 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.973 ns" { NWire_xmit:P_IQPWM|bcnt[5] {} NWire_xmit:P_IQPWM|Equal0~0 {} NWire_xmit:P_IQPWM|Equal0~4 {} NWire_xmit:P_IQPWM|Equal4~1 {} NWire_xmit:P_IQPWM|NW_state~20_RESYN54_BDD55 {} NWire_xmit:P_IQPWM|NW_state~20 {} NWire_xmit:P_IQPWM|NW_state~11 {} } { 0.000ns 1.514ns 0.376ns 0.627ns 0.389ns 0.609ns 0.000ns } { 0.000ns 0.370ns 0.589ns 0.370ns 0.370ns 0.651ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IF_clk register NWire_rcv:P_MIC\|idata\[6\] register NWire_rcv:P_MIC\|DIFF_CLK.xd0\[6\] 308 ps " "Info: Slack time is 308 ps for clock \"IF_clk\" between source register \"NWire_rcv:P_MIC\|idata\[6\]\" and destination register \"NWire_rcv:P_MIC\|DIFF_CLK.xd0\[6\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.482 ns + Largest register register " "Info: + Largest register to register requirement is 2.482 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.398 ns + " "Info: + Setup relationship between source and destination is 2.398 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.944 ns " "Info: + Latch edge is 6.944 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.546 ns " "Info: - Launch edge is 4.546 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.348 ns + Largest " "Info: + Largest clock skew is 0.348 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.848 ns + Shortest register " "Info: + Shortest clock path from clock \"IF_clk\" to destination register is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2291 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2291; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.666 ns) 2.848 ns NWire_rcv:P_MIC\|DIFF_CLK.xd0\[6\] 3 REG LCFF_X16_Y7_N31 1 " "Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X16_Y7_N31; Fanout = 1; REG Node = 'NWire_rcv:P_MIC\|DIFF_CLK.xd0\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { IF_clk~clkctrl NWire_rcv:P_MIC|DIFF_CLK.xd0[6] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.06 % ) " "Info: Total cell delay = 1.796 ns ( 63.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.052 ns ( 36.94 % ) " "Info: Total interconnect delay = 1.052 ns ( 36.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { IF_clk IF_clk~clkctrl NWire_rcv:P_MIC|DIFF_CLK.xd0[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:P_MIC|DIFF_CLK.xd0[6] {} } { 0.000ns 0.000ns 0.136ns 0.916ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.500 ns - Longest register " "Info: - Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 778 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 778; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.666 ns) 2.500 ns NWire_rcv:P_MIC\|idata\[6\] 3 REG LCFF_X9_Y5_N19 1 " "Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.500 ns; Loc. = LCFF_X9_Y5_N19; Fanout = 1; REG Node = 'NWire_rcv:P_MIC\|idata\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|idata[6] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.64 % ) " "Info: Total cell delay = 0.666 ns ( 26.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.834 ns ( 73.36 % ) " "Info: Total interconnect delay = 1.834 ns ( 73.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|idata[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:P_MIC|idata[6] {} } { 0.000ns 0.916ns 0.918ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { IF_clk IF_clk~clkctrl NWire_rcv:P_MIC|DIFF_CLK.xd0[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:P_MIC|DIFF_CLK.xd0[6] {} } { 0.000ns 0.000ns 0.136ns 0.916ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|idata[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:P_MIC|idata[6] {} } { 0.000ns 0.916ns 0.918ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { IF_clk IF_clk~clkctrl NWire_rcv:P_MIC|DIFF_CLK.xd0[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:P_MIC|DIFF_CLK.xd0[6] {} } { 0.000ns 0.000ns 0.136ns 0.916ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|idata[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:P_MIC|idata[6] {} } { 0.000ns 0.916ns 0.918ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.174 ns - Longest register register " "Info: - Longest register to register delay is 2.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:P_MIC\|idata\[6\] 1 REG LCFF_X9_Y5_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y5_N19; Fanout = 1; REG Node = 'NWire_rcv:P_MIC\|idata\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:P_MIC|idata[6] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.860 ns) + CELL(0.206 ns) 2.066 ns NWire_rcv:P_MIC\|DIFF_CLK.xd0\[6\]~feeder 2 COMB LCCOMB_X16_Y7_N30 1 " "Info: 2: + IC(1.860 ns) + CELL(0.206 ns) = 2.066 ns; Loc. = LCCOMB_X16_Y7_N30; Fanout = 1; COMB Node = 'NWire_rcv:P_MIC\|DIFF_CLK.xd0\[6\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.066 ns" { NWire_rcv:P_MIC|idata[6] NWire_rcv:P_MIC|DIFF_CLK.xd0[6]~feeder } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.174 ns NWire_rcv:P_MIC\|DIFF_CLK.xd0\[6\] 3 REG LCFF_X16_Y7_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.174 ns; Loc. = LCFF_X16_Y7_N31; Fanout = 1; REG Node = 'NWire_rcv:P_MIC\|DIFF_CLK.xd0\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_rcv:P_MIC|DIFF_CLK.xd0[6]~feeder NWire_rcv:P_MIC|DIFF_CLK.xd0[6] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 14.44 % ) " "Info: Total cell delay = 0.314 ns ( 14.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.860 ns ( 85.56 % ) " "Info: Total interconnect delay = 1.860 ns ( 85.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { NWire_rcv:P_MIC|idata[6] NWire_rcv:P_MIC|DIFF_CLK.xd0[6]~feeder NWire_rcv:P_MIC|DIFF_CLK.xd0[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.174 ns" { NWire_rcv:P_MIC|idata[6] {} NWire_rcv:P_MIC|DIFF_CLK.xd0[6]~feeder {} NWire_rcv:P_MIC|DIFF_CLK.xd0[6] {} } { 0.000ns 1.860ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { IF_clk IF_clk~clkctrl NWire_rcv:P_MIC|DIFF_CLK.xd0[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:P_MIC|DIFF_CLK.xd0[6] {} } { 0.000ns 0.000ns 0.136ns 0.916ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:P_MIC|idata[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:P_MIC|idata[6] {} } { 0.000ns 0.916ns 0.918ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.174 ns" { NWire_rcv:P_MIC|idata[6] NWire_rcv:P_MIC|DIFF_CLK.xd0[6]~feeder NWire_rcv:P_MIC|DIFF_CLK.xd0[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.174 ns" { NWire_rcv:P_MIC|idata[6] {} NWire_rcv:P_MIC|DIFF_CLK.xd0[6]~feeder {} NWire_rcv:P_MIC|DIFF_CLK.xd0[6] {} } { 0.000ns 1.860ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "C5 register I2S_xmit:J_IQPWM\|bit_count\[2\] register I2S_xmit:J_IQPWM\|bit_count\[2\] 69.92 ns " "Info: Slack time is 69.92 ns for clock \"C5\" between source register \"I2S_xmit:J_IQPWM\|bit_count\[2\]\" and destination register \"I2S_xmit:J_IQPWM\|bit_count\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "87.37 MHz 11.446 ns " "Info: Fmax is 87.37 MHz (period= 11.446 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "81.102 ns + Largest register register " "Info: + Largest register to register requirement is 81.102 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "81.366 ns + " "Info: + Setup relationship between source and destination is 81.366 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 81.366 ns " "Info: + Latch edge is 81.366 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C5 81.366 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C5\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C5 81.366 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C5\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 destination 7.033 ns + Shortest register " "Info: + Shortest clock path from clock \"C5\" to destination register is 7.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G5 66 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 66; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.970 ns) 4.690 ns clk_lrclk_gen:clrgen\|BCLK 3 REG LCFF_X33_Y10_N15 4 " "Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { C5~clkctrl clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.000 ns) 5.460 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 4 COMB CLKCTRL_G7 115 " "Info: 4: + IC(0.770 ns) + CELL(0.000 ns) = 5.460 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 7.033 ns I2S_xmit:J_IQPWM\|bit_count\[2\] 5 REG LCFF_X17_Y12_N27 3 " "Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 7.033 ns; Loc. = LCFF_X17_Y12_N27; Fanout = 3; REG Node = 'I2S_xmit:J_IQPWM\|bit_count\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[2] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 37.27 % ) " "Info: Total cell delay = 2.621 ns ( 37.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.412 ns ( 62.73 % ) " "Info: Total interconnect delay = 4.412 ns ( 62.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.033 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.033 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[2] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.770ns 0.907ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 source 7.033 ns - Longest register " "Info: - Longest clock path from clock \"C5\" to source register is 7.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G5 66 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 66; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.970 ns) 4.690 ns clk_lrclk_gen:clrgen\|BCLK 3 REG LCFF_X33_Y10_N15 4 " "Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { C5~clkctrl clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.000 ns) 5.460 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 4 COMB CLKCTRL_G7 115 " "Info: 4: + IC(0.770 ns) + CELL(0.000 ns) = 5.460 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 7.033 ns I2S_xmit:J_IQPWM\|bit_count\[2\] 5 REG LCFF_X17_Y12_N27 3 " "Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 7.033 ns; Loc. = LCFF_X17_Y12_N27; Fanout = 3; REG Node = 'I2S_xmit:J_IQPWM\|bit_count\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[2] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 37.27 % ) " "Info: Total cell delay = 2.621 ns ( 37.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.412 ns ( 62.73 % ) " "Info: Total interconnect delay = 4.412 ns ( 62.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.033 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.033 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[2] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.770ns 0.907ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.033 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.033 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[2] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.770ns 0.907ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.033 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.033 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[2] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.770ns 0.907ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.182 ns - Longest register register " "Info: - Longest register to register delay is 11.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2S_xmit:J_IQPWM\|bit_count\[2\] 1 REG LCFF_X17_Y12_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y12_N27; Fanout = 3; REG Node = 'I2S_xmit:J_IQPWM\|bit_count\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2S_xmit:J_IQPWM|bit_count[2] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.370 ns) 1.167 ns I2S_xmit:J_IQPWM\|always1~1 2 COMB LCCOMB_X17_Y12_N28 3 " "Info: 2: + IC(0.797 ns) + CELL(0.370 ns) = 1.167 ns; Loc. = LCCOMB_X17_Y12_N28; Fanout = 3; COMB Node = 'I2S_xmit:J_IQPWM\|always1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { I2S_xmit:J_IQPWM|bit_count[2] I2S_xmit:J_IQPWM|always1~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.589 ns) 2.139 ns I2S_xmit:J_IQPWM\|always0~2 3 COMB LCCOMB_X17_Y12_N14 3 " "Info: 3: + IC(0.383 ns) + CELL(0.589 ns) = 2.139 ns; Loc. = LCCOMB_X17_Y12_N14; Fanout = 3; COMB Node = 'I2S_xmit:J_IQPWM\|always0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { I2S_xmit:J_IQPWM|always1~1 I2S_xmit:J_IQPWM|always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.748 ns) + CELL(0.624 ns) 6.511 ns I2S_xmit:J_IQPWM\|bit_count~8 4 COMB LCCOMB_X17_Y12_N26 1 " "Info: 4: + IC(3.748 ns) + CELL(0.624 ns) = 6.511 ns; Loc. = LCCOMB_X17_Y12_N26; Fanout = 1; COMB Node = 'I2S_xmit:J_IQPWM\|bit_count~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.372 ns" { I2S_xmit:J_IQPWM|always0~2 I2S_xmit:J_IQPWM|bit_count~8 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.624 ns) 7.508 ns I2S_xmit:J_IQPWM\|bit_count~9 5 COMB LCCOMB_X17_Y12_N2 1 " "Info: 5: + IC(0.373 ns) + CELL(0.624 ns) = 7.508 ns; Loc. = LCCOMB_X17_Y12_N2; Fanout = 1; COMB Node = 'I2S_xmit:J_IQPWM\|bit_count~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { I2S_xmit:J_IQPWM|bit_count~8 I2S_xmit:J_IQPWM|bit_count~9 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.214 ns) + CELL(0.460 ns) 11.182 ns I2S_xmit:J_IQPWM\|bit_count\[2\] 6 REG LCFF_X17_Y12_N27 3 " "Info: 6: + IC(3.214 ns) + CELL(0.460 ns) = 11.182 ns; Loc. = LCFF_X17_Y12_N27; Fanout = 3; REG Node = 'I2S_xmit:J_IQPWM\|bit_count\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.674 ns" { I2S_xmit:J_IQPWM|bit_count~9 I2S_xmit:J_IQPWM|bit_count[2] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.667 ns ( 23.85 % ) " "Info: Total cell delay = 2.667 ns ( 23.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.515 ns ( 76.15 % ) " "Info: Total interconnect delay = 8.515 ns ( 76.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.182 ns" { I2S_xmit:J_IQPWM|bit_count[2] I2S_xmit:J_IQPWM|always1~1 I2S_xmit:J_IQPWM|always0~2 I2S_xmit:J_IQPWM|bit_count~8 I2S_xmit:J_IQPWM|bit_count~9 I2S_xmit:J_IQPWM|bit_count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.182 ns" { I2S_xmit:J_IQPWM|bit_count[2] {} I2S_xmit:J_IQPWM|always1~1 {} I2S_xmit:J_IQPWM|always0~2 {} I2S_xmit:J_IQPWM|bit_count~8 {} I2S_xmit:J_IQPWM|bit_count~9 {} I2S_xmit:J_IQPWM|bit_count[2] {} } { 0.000ns 0.797ns 0.383ns 3.748ns 0.373ns 3.214ns } { 0.000ns 0.370ns 0.589ns 0.624ns 0.624ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.033 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|bit_count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.033 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|bit_count[2] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.770ns 0.907ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.182 ns" { I2S_xmit:J_IQPWM|bit_count[2] I2S_xmit:J_IQPWM|always1~1 I2S_xmit:J_IQPWM|always0~2 I2S_xmit:J_IQPWM|bit_count~8 I2S_xmit:J_IQPWM|bit_count~9 I2S_xmit:J_IQPWM|bit_count[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.182 ns" { I2S_xmit:J_IQPWM|bit_count[2] {} I2S_xmit:J_IQPWM|always1~1 {} I2S_xmit:J_IQPWM|always0~2 {} I2S_xmit:J_IQPWM|bit_count~8 {} I2S_xmit:J_IQPWM|bit_count~9 {} I2S_xmit:J_IQPWM|bit_count[2] {} } { 0.000ns 0.797ns 0.383ns 3.748ns 0.373ns 3.214ns } { 0.000ns 0.370ns 0.589ns 0.624ns 0.624ns 0.460ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "SPI_SCK register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[5\] register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 76.733 ns " "Info: Slack time is 76.733 ns for clock \"SPI_SCK\" between source register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[5\]\" and destination register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "215.84 MHz 4.633 ns " "Info: Fmax is 215.84 MHz (period= 4.633 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "81.106 ns + Largest register register " "Info: + Largest register to register requirement is 81.106 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "81.366 ns + " "Info: + Setup relationship between source and destination is 81.366 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 81.366 ns " "Info: + Latch edge is 81.366 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SPI_SCK 81.366 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"SPI_SCK\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SPI_SCK 81.366 ns 0.000 ns  50 " "Info: Clock period of Source clock \"SPI_SCK\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns + Largest " "Info: + Largest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK destination 4.331 ns + Shortest register " "Info: + Shortest clock path from clock \"SPI_SCK\" to destination register is 4.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 2.742 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G0 40 " "Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.666 ns) 4.331 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 3 REG LCFF_X24_Y1_N31 4 " "Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 4.331 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 38.35 % ) " "Info: Total cell delay = 1.661 ns ( 38.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.670 ns ( 61.65 % ) " "Info: Total interconnect delay = 2.670 ns ( 61.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK source 4.327 ns - Longest register " "Info: - Longest clock path from clock \"SPI_SCK\" to source register is 4.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 2.742 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G0 40 " "Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 4.327 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[5\] 3 REG LCFF_X21_Y1_N17 3 " "Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 4.327 ns; Loc. = LCFF_X21_Y1_N17; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 38.39 % ) " "Info: Total cell delay = 1.661 ns ( 38.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.666 ns ( 61.61 % ) " "Info: Total interconnect delay = 2.666 ns ( 61.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.327 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.327 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] {} } { 0.000ns 0.000ns 1.747ns 0.919ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.327 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.327 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] {} } { 0.000ns 0.000ns 1.747ns 0.919ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 73 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.327 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.327 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] {} } { 0.000ns 0.000ns 1.747ns 0.919ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.373 ns - Longest register register " "Info: - Longest register to register delay is 4.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[5\] 1 REG LCFF_X21_Y1_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N17; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|BitCounter\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.483 ns) + CELL(0.534 ns) 1.017 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|LessThan1~0 2 COMB LCCOMB_X21_Y1_N28 2 " "Info: 2: + IC(0.483 ns) + CELL(0.534 ns) = 1.017 ns; Loc. = LCCOMB_X21_Y1_N28; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|LessThan1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.017 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 1.600 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~0 3 COMB LCCOMB_X21_Y1_N30 3 " "Info: 3: + IC(0.377 ns) + CELL(0.206 ns) = 1.600 ns; Loc. = LCCOMB_X21_Y1_N30; Fanout = 3; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.370 ns) 2.578 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~1 4 COMB LCCOMB_X22_Y1_N2 9 " "Info: 4: + IC(0.608 ns) + CELL(0.370 ns) = 2.578 ns; Loc. = LCCOMB_X22_Y1_N2; Fanout = 9; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.822 ns) 4.373 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 5 REG LCFF_X24_Y1_N31 4 " "Info: 5: + IC(0.973 ns) + CELL(0.822 ns) = 4.373 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.795 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 44.18 % ) " "Info: Total cell delay = 1.932 ns ( 44.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.441 ns ( 55.82 % ) " "Info: Total interconnect delay = 2.441 ns ( 55.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.373 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.373 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.483ns 0.377ns 0.608ns 0.973ns } { 0.000ns 0.534ns 0.206ns 0.370ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.327 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.327 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] {} } { 0.000ns 0.000ns 1.747ns 0.919ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.373 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.373 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|LessThan1~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~0 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~1 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.483ns 0.377ns 0.608ns 0.973ns } { 0.000ns 0.534ns 0.206ns 0.370ns 0.822ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 register NWire_rcv:SPD\|tb_width\[0\] register NWire_rcv:SPD\|tb_width\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" between source register \"NWire_rcv:SPD\|tb_width\[0\]\" and destination register \"NWire_rcv:SPD\|tb_width\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:SPD\|tb_width\[0\] 1 REG LCFF_X14_Y4_N31 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y4_N31; Fanout = 11; REG Node = 'NWire_rcv:SPD\|tb_width\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns NWire_rcv:SPD\|Add6~53 2 COMB LCCOMB_X14_Y4_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X14_Y4_N30; Fanout = 1; COMB Node = 'NWire_rcv:SPD\|Add6~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { NWire_rcv:SPD|tb_width[0] NWire_rcv:SPD|Add6~53 } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns NWire_rcv:SPD\|tb_width\[0\] 3 REG LCFF_X14_Y4_N31 11 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X14_Y4_N31; Fanout = 11; REG Node = 'NWire_rcv:SPD\|tb_width\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_rcv:SPD|Add6~53 NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_rcv:SPD|tb_width[0] NWire_rcv:SPD|Add6~53 NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_rcv:SPD|tb_width[0] {} NWire_rcv:SPD|Add6~53 {} NWire_rcv:SPD|tb_width[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.398 ns " "Info: + Latch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Destination clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 4 " "Info: Multicycle Setup factor for Destination register is 4" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 4 " "Info: Multicycle Hold factor for Destination register is 4" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.398 ns " "Info: - Launch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.515 ns + Longest register " "Info: + Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 778 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 778; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.666 ns) 2.515 ns NWire_rcv:SPD\|tb_width\[0\] 3 REG LCFF_X14_Y4_N31 11 " "Info: 3: + IC(0.933 ns) + CELL(0.666 ns) = 2.515 ns; Loc. = LCFF_X14_Y4_N31; Fanout = 11; REG Node = 'NWire_rcv:SPD\|tb_width\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.48 % ) " "Info: Total cell delay = 0.666 ns ( 26.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.849 ns ( 73.52 % ) " "Info: Total interconnect delay = 1.849 ns ( 73.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[0] {} } { 0.000ns 0.916ns 0.933ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.515 ns - Shortest register " "Info: - Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.515 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 778 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 778; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.666 ns) 2.515 ns NWire_rcv:SPD\|tb_width\[0\] 3 REG LCFF_X14_Y4_N31 11 " "Info: 3: + IC(0.933 ns) + CELL(0.666 ns) = 2.515 ns; Loc. = LCFF_X14_Y4_N31; Fanout = 11; REG Node = 'NWire_rcv:SPD\|tb_width\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.48 % ) " "Info: Total cell delay = 0.666 ns ( 26.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.849 ns ( 73.52 % ) " "Info: Total interconnect delay = 1.849 ns ( 73.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[0] {} } { 0.000ns 0.916ns 0.933ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[0] {} } { 0.000ns 0.916ns 0.933ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[0] {} } { 0.000ns 0.916ns 0.933ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_rcv:SPD|tb_width[0] NWire_rcv:SPD|Add6~53 NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_rcv:SPD|tb_width[0] {} NWire_rcv:SPD|Add6~53 {} NWire_rcv:SPD|tb_width[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.515 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:SPD|tb_width[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.515 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:SPD|tb_width[0] {} } { 0.000ns 0.916ns 0.933ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IF_clk register NWire_xmit:CCxmit\|dly_cnt\[0\] register NWire_xmit:CCxmit\|dly_cnt\[0\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"IF_clk\" between source register \"NWire_xmit:CCxmit\|dly_cnt\[0\]\" and destination register \"NWire_xmit:CCxmit\|dly_cnt\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_xmit:CCxmit\|dly_cnt\[0\] 1 REG LCFF_X8_Y10_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y10_N11; Fanout = 2; REG Node = 'NWire_xmit:CCxmit\|dly_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns NWire_xmit:CCxmit\|dly_cnt~75 2 COMB LCCOMB_X8_Y10_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X8_Y10_N10; Fanout = 1; COMB Node = 'NWire_xmit:CCxmit\|dly_cnt~75'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { NWire_xmit:CCxmit|dly_cnt[0] NWire_xmit:CCxmit|dly_cnt~75 } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns NWire_xmit:CCxmit\|dly_cnt\[0\] 3 REG LCFF_X8_Y10_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X8_Y10_N11; Fanout = 2; REG Node = 'NWire_xmit:CCxmit\|dly_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_xmit:CCxmit|dly_cnt~75 NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:CCxmit|dly_cnt[0] NWire_xmit:CCxmit|dly_cnt~75 NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:CCxmit|dly_cnt[0] {} NWire_xmit:CCxmit|dly_cnt~75 {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.800 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to destination register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2291 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2291; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 2.800 ns NWire_xmit:CCxmit\|dly_cnt\[0\] 3 REG LCFF_X8_Y10_N11 2 " "Info: 3: + IC(0.868 ns) + CELL(0.666 ns) = 2.800 ns; Loc. = LCFF_X8_Y10_N11; Fanout = 2; REG Node = 'NWire_xmit:CCxmit\|dly_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 64.14 % ) " "Info: Total cell delay = 1.796 ns ( 64.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 35.86 % ) " "Info: Total interconnect delay = 1.004 ns ( 35.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.868ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.800 ns - Shortest register " "Info: - Shortest clock path from clock \"IF_clk\" to source register is 2.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2291 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2291; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 2.800 ns NWire_xmit:CCxmit\|dly_cnt\[0\] 3 REG LCFF_X8_Y10_N11 2 " "Info: 3: + IC(0.868 ns) + CELL(0.666 ns) = 2.800 ns; Loc. = LCFF_X8_Y10_N11; Fanout = 2; REG Node = 'NWire_xmit:CCxmit\|dly_cnt\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 64.14 % ) " "Info: Total cell delay = 1.796 ns ( 64.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 35.86 % ) " "Info: Total interconnect delay = 1.004 ns ( 35.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.868ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.868ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/NWire_xmit.v" 146 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.868ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:CCxmit|dly_cnt[0] NWire_xmit:CCxmit|dly_cnt~75 NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:CCxmit|dly_cnt[0] {} NWire_xmit:CCxmit|dly_cnt~75 {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { IF_clk IF_clk~clkctrl NWire_xmit:CCxmit|dly_cnt[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.800 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_xmit:CCxmit|dly_cnt[0] {} } { 0.000ns 0.000ns 0.136ns 0.868ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "C5 register I2S_xmit:J_IQPWM\|last_data\[16\] register I2S_xmit:J_IQPWM\|last_data\[16\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"C5\" between source register \"I2S_xmit:J_IQPWM\|last_data\[16\]\" and destination register \"I2S_xmit:J_IQPWM\|last_data\[16\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I2S_xmit:J_IQPWM\|last_data\[16\] 1 REG LCFF_X23_Y13_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 2; REG Node = 'I2S_xmit:J_IQPWM\|last_data\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2S_xmit:J_IQPWM|last_data[16] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns I2S_xmit:J_IQPWM\|last_data~95 2 COMB LCCOMB_X23_Y13_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X23_Y13_N10; Fanout = 1; COMB Node = 'I2S_xmit:J_IQPWM\|last_data~95'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { I2S_xmit:J_IQPWM|last_data[16] I2S_xmit:J_IQPWM|last_data~95 } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns I2S_xmit:J_IQPWM\|last_data\[16\] 3 REG LCFF_X23_Y13_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 2; REG Node = 'I2S_xmit:J_IQPWM\|last_data\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { I2S_xmit:J_IQPWM|last_data~95 I2S_xmit:J_IQPWM|last_data[16] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { I2S_xmit:J_IQPWM|last_data[16] I2S_xmit:J_IQPWM|last_data~95 I2S_xmit:J_IQPWM|last_data[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { I2S_xmit:J_IQPWM|last_data[16] {} I2S_xmit:J_IQPWM|last_data~95 {} I2S_xmit:J_IQPWM|last_data[16] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination C5 81.366 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"C5\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source C5 81.366 ns 0.000 ns  50 " "Info: Clock period of Source clock \"C5\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 destination 7.030 ns + Longest register " "Info: + Longest clock path from clock \"C5\" to destination register is 7.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G5 66 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 66; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.970 ns) 4.690 ns clk_lrclk_gen:clrgen\|BCLK 3 REG LCFF_X33_Y10_N15 4 " "Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { C5~clkctrl clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.000 ns) 5.460 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 4 COMB CLKCTRL_G7 115 " "Info: 4: + IC(0.770 ns) + CELL(0.000 ns) = 5.460 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 7.030 ns I2S_xmit:J_IQPWM\|last_data\[16\] 5 REG LCFF_X23_Y13_N11 2 " "Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 7.030 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 2; REG Node = 'I2S_xmit:J_IQPWM\|last_data\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|last_data[16] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 37.28 % ) " "Info: Total cell delay = 2.621 ns ( 37.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.409 ns ( 62.72 % ) " "Info: Total interconnect delay = 4.409 ns ( 62.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.030 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|last_data[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.030 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|last_data[16] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.770ns 0.904ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 source 7.030 ns - Shortest register " "Info: - Shortest clock path from clock \"C5\" to source register is 7.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G5 66 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 66; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.970 ns) 4.690 ns clk_lrclk_gen:clrgen\|BCLK 3 REG LCFF_X33_Y10_N15 4 " "Info: 3: + IC(0.880 ns) + CELL(0.970 ns) = 4.690 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { C5~clkctrl clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.000 ns) 5.460 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 4 COMB CLKCTRL_G7 115 " "Info: 4: + IC(0.770 ns) + CELL(0.000 ns) = 5.460 ns; Loc. = CLKCTRL_G7; Fanout = 115; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "../common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.666 ns) 7.030 ns I2S_xmit:J_IQPWM\|last_data\[16\] 5 REG LCFF_X23_Y13_N11 2 " "Info: 5: + IC(0.904 ns) + CELL(0.666 ns) = 7.030 ns; Loc. = LCFF_X23_Y13_N11; Fanout = 2; REG Node = 'I2S_xmit:J_IQPWM\|last_data\[16\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|last_data[16] } "NODE_NAME" } } { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 37.28 % ) " "Info: Total cell delay = 2.621 ns ( 37.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.409 ns ( 62.72 % ) " "Info: Total interconnect delay = 4.409 ns ( 62.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.030 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|last_data[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.030 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|last_data[16] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.770ns 0.904ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.030 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|last_data[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.030 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|last_data[16] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.770ns 0.904ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_xmit.v" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.030 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|last_data[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.030 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|last_data[16] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.770ns 0.904ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { I2S_xmit:J_IQPWM|last_data[16] I2S_xmit:J_IQPWM|last_data~95 I2S_xmit:J_IQPWM|last_data[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { I2S_xmit:J_IQPWM|last_data[16] {} I2S_xmit:J_IQPWM|last_data~95 {} I2S_xmit:J_IQPWM|last_data[16] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.030 ns" { C5 C5~clkctrl clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_IQPWM|last_data[16] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.030 ns" { C5 {} C5~combout {} C5~clkctrl {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_IQPWM|last_data[16] {} } { 0.000ns 0.000ns 1.855ns 0.880ns 0.770ns 0.904ns } { 0.000ns 0.985ns 0.000ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "SPI_SCK register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"SPI_SCK\" between source register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]\" and destination register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 1 REG LCFF_X24_Y1_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]~23 2 COMB LCCOMB_X24_Y1_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X24_Y1_N30; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 3 REG LCFF_X24_Y1_N31 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination SPI_SCK 81.366 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"SPI_SCK\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source SPI_SCK 81.366 ns 0.000 ns  50 " "Info: Clock period of Source clock \"SPI_SCK\" is 81.366 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK destination 4.331 ns + Longest register " "Info: + Longest clock path from clock \"SPI_SCK\" to destination register is 4.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 2.742 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G0 40 " "Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.666 ns) 4.331 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 3 REG LCFF_X24_Y1_N31 4 " "Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 4.331 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 38.35 % ) " "Info: Total cell delay = 1.661 ns ( 38.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.670 ns ( 61.65 % ) " "Info: Total interconnect delay = 2.670 ns ( 61.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK source 4.331 ns - Shortest register " "Info: - Shortest clock path from clock \"SPI_SCK\" to source register is 4.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 1; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.000 ns) 2.742 ns SPI_SCK~clkctrl 2 COMB CLKCTRL_G0 40 " "Info: 2: + IC(1.747 ns) + CELL(0.000 ns) = 2.742 ns; Loc. = CLKCTRL_G0; Fanout = 40; COMB Node = 'SPI_SCK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.747 ns" { SPI_SCK SPI_SCK~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 268 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.666 ns) 4.331 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\] 3 REG LCFF_X24_Y1_N31 4 " "Info: 3: + IC(0.923 ns) + CELL(0.666 ns) = 4.331 ns; Loc. = LCFF_X24_Y1_N31; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[7\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 38.35 % ) " "Info: Total cell delay = 1.661 ns ( 38.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.670 ns ( 61.65 % ) " "Info: Total interconnect delay = 2.670 ns ( 61.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]~23 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.331 ns" { SPI_SCK SPI_SCK~clkctrl gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.331 ns" { SPI_SCK {} SPI_SCK~combout {} SPI_SCK~clkctrl {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] {} } { 0.000ns 0.000ns 1.747ns 0.923ns } { 0.000ns 0.995ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "async_usb:usb1\|FX_state~28 FLAGB IF_clk 9.878 ns register " "Info: tsu for register \"async_usb:usb1\|FX_state~28\" (data pin = \"FLAGB\", clock pin = \"IF_clk\") is 9.878 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.746 ns + Longest pin register " "Info: + Longest pin to register delay is 12.746 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns FLAGB 1 PIN PIN_197 2 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_197; Fanout = 2; PIN Node = 'FLAGB'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.046 ns) + CELL(0.370 ns) 8.390 ns async_usb:usb1\|to_pc_rdy~0 2 COMB LCCOMB_X13_Y9_N30 2 " "Info: 2: + IC(7.046 ns) + CELL(0.370 ns) = 8.390 ns; Loc. = LCCOMB_X13_Y9_N30; Fanout = 2; COMB Node = 'async_usb:usb1\|to_pc_rdy~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.416 ns" { FLAGB async_usb:usb1|to_pc_rdy~0 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/async_usb.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.206 ns) 10.165 ns async_usb:usb1\|Selector2~0 3 COMB LCCOMB_X9_Y11_N4 1 " "Info: 3: + IC(1.569 ns) + CELL(0.206 ns) = 10.165 ns; Loc. = LCCOMB_X9_Y11_N4; Fanout = 1; COMB Node = 'async_usb:usb1\|Selector2~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { async_usb:usb1|to_pc_rdy~0 async_usb:usb1|Selector2~0 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/async_usb.v" 226 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.370 ns) 10.936 ns async_usb:usb1\|FX_state~52 4 COMB LCCOMB_X9_Y11_N6 2 " "Info: 4: + IC(0.401 ns) + CELL(0.370 ns) = 10.936 ns; Loc. = LCCOMB_X9_Y11_N6; Fanout = 2; COMB Node = 'async_usb:usb1\|FX_state~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { async_usb:usb1|Selector2~0 async_usb:usb1|FX_state~52 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.624 ns) 12.638 ns async_usb:usb1\|FX_state~53 5 COMB LCCOMB_X9_Y12_N12 1 " "Info: 5: + IC(1.078 ns) + CELL(0.624 ns) = 12.638 ns; Loc. = LCCOMB_X9_Y12_N12; Fanout = 1; COMB Node = 'async_usb:usb1\|FX_state~53'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { async_usb:usb1|FX_state~52 async_usb:usb1|FX_state~53 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.746 ns async_usb:usb1\|FX_state~28 6 REG LCFF_X9_Y12_N13 16 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 12.746 ns; Loc. = LCFF_X9_Y12_N13; Fanout = 16; REG Node = 'async_usb:usb1\|FX_state~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { async_usb:usb1|FX_state~53 async_usb:usb1|FX_state~28 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 20.81 % ) " "Info: Total cell delay = 2.652 ns ( 20.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.094 ns ( 79.19 % ) " "Info: Total interconnect delay = 10.094 ns ( 79.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.746 ns" { FLAGB async_usb:usb1|to_pc_rdy~0 async_usb:usb1|Selector2~0 async_usb:usb1|FX_state~52 async_usb:usb1|FX_state~53 async_usb:usb1|FX_state~28 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.746 ns" { FLAGB {} FLAGB~combout {} async_usb:usb1|to_pc_rdy~0 {} async_usb:usb1|Selector2~0 {} async_usb:usb1|FX_state~52 {} async_usb:usb1|FX_state~53 {} async_usb:usb1|FX_state~28 {} } { 0.000ns 0.000ns 7.046ns 1.569ns 0.401ns 1.078ns 0.000ns } { 0.000ns 0.974ns 0.370ns 0.206ns 0.370ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "async_usb.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.828 ns - Shortest register " "Info: - Shortest clock path from clock \"IF_clk\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2291 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2291; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.666 ns) 2.828 ns async_usb:usb1\|FX_state~28 3 REG LCFF_X9_Y12_N13 16 " "Info: 3: + IC(0.896 ns) + CELL(0.666 ns) = 2.828 ns; Loc. = LCFF_X9_Y12_N13; Fanout = 16; REG Node = 'async_usb:usb1\|FX_state~28'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { IF_clk~clkctrl async_usb:usb1|FX_state~28 } "NODE_NAME" } } { "async_usb.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/async_usb.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.51 % ) " "Info: Total cell delay = 1.796 ns ( 63.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.032 ns ( 36.49 % ) " "Info: Total interconnect delay = 1.032 ns ( 36.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IF_clk IF_clk~clkctrl async_usb:usb1|FX_state~28 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} async_usb:usb1|FX_state~28 {} } { 0.000ns 0.000ns 0.136ns 0.896ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.746 ns" { FLAGB async_usb:usb1|to_pc_rdy~0 async_usb:usb1|Selector2~0 async_usb:usb1|FX_state~52 async_usb:usb1|FX_state~53 async_usb:usb1|FX_state~28 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.746 ns" { FLAGB {} FLAGB~combout {} async_usb:usb1|to_pc_rdy~0 {} async_usb:usb1|Selector2~0 {} async_usb:usb1|FX_state~52 {} async_usb:usb1|FX_state~53 {} async_usb:usb1|FX_state~28 {} } { 0.000ns 0.000ns 7.046ns 1.569ns 0.401ns 1.078ns 0.000ns } { 0.000ns 0.974ns 0.370ns 0.206ns 0.370ns 0.624ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { IF_clk IF_clk~clkctrl async_usb:usb1|FX_state~28 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} async_usb:usb1|FX_state~28 {} } { 0.000ns 0.000ns 0.136ns 0.896ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IF_clk DEBUG_LED0 led_blinker:BLINK_D1\|led_timer\[9\] 17.994 ns register " "Info: tco from clock \"IF_clk\" to destination pin \"DEBUG_LED0\" through register \"led_blinker:BLINK_D1\|led_timer\[9\]\" is 17.994 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.842 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to source register is 2.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2291 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2291; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.666 ns) 2.842 ns led_blinker:BLINK_D1\|led_timer\[9\] 3 REG LCFF_X22_Y5_N25 4 " "Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.842 ns; Loc. = LCFF_X22_Y5_N25; Fanout = 4; REG Node = 'led_blinker:BLINK_D1\|led_timer\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[9] } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.19 % ) " "Info: Total cell delay = 1.796 ns ( 63.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 36.81 % ) " "Info: Total interconnect delay = 1.046 ns ( 36.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { IF_clk IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} led_blinker:BLINK_D1|led_timer[9] {} } { 0.000ns 0.000ns 0.136ns 0.910ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.848 ns + Longest register pin " "Info: + Longest register to pin delay is 14.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_blinker:BLINK_D1\|led_timer\[9\] 1 REG LCFF_X22_Y5_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y5_N25; Fanout = 4; REG Node = 'led_blinker:BLINK_D1\|led_timer\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_blinker:BLINK_D1|led_timer[9] } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.366 ns) 1.495 ns led_blinker:BLINK_D1\|LessThan1~0 2 COMB LCCOMB_X21_Y3_N16 2 " "Info: 2: + IC(1.129 ns) + CELL(0.366 ns) = 1.495 ns; Loc. = LCCOMB_X21_Y3_N16; Fanout = 2; COMB Node = 'led_blinker:BLINK_D1\|LessThan1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { led_blinker:BLINK_D1|led_timer[9] led_blinker:BLINK_D1|LessThan1~0 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.615 ns) 3.113 ns led_blinker:BLINK_D1\|LessThan1~3 3 COMB LCCOMB_X21_Y2_N20 1 " "Info: 3: + IC(1.003 ns) + CELL(0.615 ns) = 3.113 ns; Loc. = LCCOMB_X21_Y2_N20; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|LessThan1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { led_blinker:BLINK_D1|LessThan1~0 led_blinker:BLINK_D1|LessThan1~3 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.206 ns) 4.419 ns led_blinker:BLINK_D1\|LessThan1~4 4 COMB LCCOMB_X21_Y4_N30 1 " "Info: 4: + IC(1.100 ns) + CELL(0.206 ns) = 4.419 ns; Loc. = LCCOMB_X21_Y4_N30; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|LessThan1~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { led_blinker:BLINK_D1|LessThan1~3 led_blinker:BLINK_D1|LessThan1~4 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.624 ns) 5.403 ns led_blinker:BLINK_D1\|LessThan1~5 5 COMB LCCOMB_X21_Y4_N20 1 " "Info: 5: + IC(0.360 ns) + CELL(0.624 ns) = 5.403 ns; Loc. = LCCOMB_X21_Y4_N20; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|LessThan1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { led_blinker:BLINK_D1|LessThan1~4 led_blinker:BLINK_D1|LessThan1~5 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.370 ns) 6.146 ns led_blinker:BLINK_D1\|led_off~8 6 COMB LCCOMB_X21_Y4_N2 1 " "Info: 6: + IC(0.373 ns) + CELL(0.370 ns) = 6.146 ns; Loc. = LCCOMB_X21_Y4_N2; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { led_blinker:BLINK_D1|LessThan1~5 led_blinker:BLINK_D1|led_off~8 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.206 ns) 7.420 ns led_blinker:BLINK_D1\|led_off~9 7 COMB LCCOMB_X21_Y2_N10 1 " "Info: 7: + IC(1.068 ns) + CELL(0.206 ns) = 7.420 ns; Loc. = LCCOMB_X21_Y2_N10; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { led_blinker:BLINK_D1|led_off~8 led_blinker:BLINK_D1|led_off~9 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.651 ns) 8.464 ns led_blinker:BLINK_D1\|led_off~19 8 COMB LCCOMB_X21_Y2_N24 1 " "Info: 8: + IC(0.393 ns) + CELL(0.651 ns) = 8.464 ns; Loc. = LCCOMB_X21_Y2_N24; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { led_blinker:BLINK_D1|led_off~9 led_blinker:BLINK_D1|led_off~19 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.258 ns) + CELL(3.126 ns) 14.848 ns DEBUG_LED0 9 PIN PIN_4 0 " "Info: 9: + IC(3.258 ns) + CELL(3.126 ns) = 14.848 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DEBUG_LED0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.384 ns" { led_blinker:BLINK_D1|led_off~19 DEBUG_LED0 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 234 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.164 ns ( 41.51 % ) " "Info: Total cell delay = 6.164 ns ( 41.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.684 ns ( 58.49 % ) " "Info: Total interconnect delay = 8.684 ns ( 58.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.848 ns" { led_blinker:BLINK_D1|led_timer[9] led_blinker:BLINK_D1|LessThan1~0 led_blinker:BLINK_D1|LessThan1~3 led_blinker:BLINK_D1|LessThan1~4 led_blinker:BLINK_D1|LessThan1~5 led_blinker:BLINK_D1|led_off~8 led_blinker:BLINK_D1|led_off~9 led_blinker:BLINK_D1|led_off~19 DEBUG_LED0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.848 ns" { led_blinker:BLINK_D1|led_timer[9] {} led_blinker:BLINK_D1|LessThan1~0 {} led_blinker:BLINK_D1|LessThan1~3 {} led_blinker:BLINK_D1|LessThan1~4 {} led_blinker:BLINK_D1|LessThan1~5 {} led_blinker:BLINK_D1|led_off~8 {} led_blinker:BLINK_D1|led_off~9 {} led_blinker:BLINK_D1|led_off~19 {} DEBUG_LED0 {} } { 0.000ns 1.129ns 1.003ns 1.100ns 0.360ns 0.373ns 1.068ns 0.393ns 3.258ns } { 0.000ns 0.366ns 0.615ns 0.206ns 0.624ns 0.370ns 0.206ns 0.651ns 3.126ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { IF_clk IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[9] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.842 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} led_blinker:BLINK_D1|led_timer[9] {} } { 0.000ns 0.000ns 0.136ns 0.910ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "14.848 ns" { led_blinker:BLINK_D1|led_timer[9] led_blinker:BLINK_D1|LessThan1~0 led_blinker:BLINK_D1|LessThan1~3 led_blinker:BLINK_D1|LessThan1~4 led_blinker:BLINK_D1|LessThan1~5 led_blinker:BLINK_D1|led_off~8 led_blinker:BLINK_D1|led_off~9 led_blinker:BLINK_D1|led_off~19 DEBUG_LED0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "14.848 ns" { led_blinker:BLINK_D1|led_timer[9] {} led_blinker:BLINK_D1|LessThan1~0 {} led_blinker:BLINK_D1|LessThan1~3 {} led_blinker:BLINK_D1|LessThan1~4 {} led_blinker:BLINK_D1|LessThan1~5 {} led_blinker:BLINK_D1|led_off~8 {} led_blinker:BLINK_D1|led_off~9 {} led_blinker:BLINK_D1|led_off~19 {} DEBUG_LED0 {} } { 0.000ns 1.129ns 1.003ns 1.100ns 0.360ns 0.373ns 1.068ns 0.393ns 3.258ns } { 0.000ns 0.366ns 0.615ns 0.206ns 0.624ns 0.370ns 0.206ns 0.651ns 3.126ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SDOBACK FX2_PE1 11.317 ns Longest " "Info: Longest tpd from source pin \"SDOBACK\" to destination pin \"FX2_PE1\" is 11.317 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns SDOBACK 1 PIN PIN_106 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDOBACK } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 281 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.226 ns) + CELL(3.076 ns) 11.317 ns FX2_PE1 2 PIN PIN_37 0 " "Info: 2: + IC(7.226 ns) + CELL(3.076 ns) = 11.317 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.302 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.091 ns ( 36.15 % ) " "Info: Total cell delay = 4.091 ns ( 36.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.226 ns ( 63.85 % ) " "Info: Total interconnect delay = 7.226 ns ( 63.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.317 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.317 ns" { SDOBACK {} SDOBACK~combout {} FX2_PE1 {} } { 0.000ns 0.000ns 7.226ns } { 0.000ns 1.015ns 3.076ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "I2S_rcv:J_IQ\|bc0 C5 IF_clk -1.398 ns register " "Info: th for register \"I2S_rcv:J_IQ\|bc0\" (data pin = \"C5\", clock pin = \"IF_clk\") is -1.398 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.838 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to destination register is 2.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2291 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2291; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.666 ns) 2.838 ns I2S_rcv:J_IQ\|bc0 3 REG LCFF_X25_Y13_N25 1 " "Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.838 ns; Loc. = LCFF_X25_Y13_N25; Fanout = 1; REG Node = 'I2S_rcv:J_IQ\|bc0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { IF_clk~clkctrl I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "../common/I2S_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.28 % ) " "Info: Total cell delay = 1.796 ns ( 63.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.042 ns ( 36.72 % ) " "Info: Total interconnect delay = 1.042 ns ( 36.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { IF_clk IF_clk~clkctrl I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 0.136ns 0.906ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../common/I2S_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.542 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 1; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(0.000 ns) 2.840 ns C5~clkctrl 2 COMB CLKCTRL_G5 66 " "Info: 2: + IC(1.855 ns) + CELL(0.000 ns) = 2.840 ns; Loc. = CLKCTRL_G5; Fanout = 66; COMB Node = 'C5~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { C5 C5~clkctrl } "NODE_NAME" } } { "Ozy_Janus.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/OzyJanus/Ozy_Janus.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.206 ns) 4.434 ns I2S_rcv:J_IQ\|bc0~feeder 3 COMB LCCOMB_X25_Y13_N24 1 " "Info: 3: + IC(1.388 ns) + CELL(0.206 ns) = 4.434 ns; Loc. = LCCOMB_X25_Y13_N24; Fanout = 1; COMB Node = 'I2S_rcv:J_IQ\|bc0~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { C5~clkctrl I2S_rcv:J_IQ|bc0~feeder } "NODE_NAME" } } { "../common/I2S_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.542 ns I2S_rcv:J_IQ\|bc0 4 REG LCFF_X25_Y13_N25 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.542 ns; Loc. = LCFF_X25_Y13_N25; Fanout = 1; REG Node = 'I2S_rcv:J_IQ\|bc0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { I2S_rcv:J_IQ|bc0~feeder I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "../common/I2S_rcv.v" "" { Text "C:/HPSDR/trunk/Kirks Code/HPSDR Apr 13 2009/common/I2S_rcv.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.299 ns ( 28.60 % ) " "Info: Total cell delay = 1.299 ns ( 28.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.243 ns ( 71.40 % ) " "Info: Total interconnect delay = 3.243 ns ( 71.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.542 ns" { C5 C5~clkctrl I2S_rcv:J_IQ|bc0~feeder I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.542 ns" { C5 {} C5~combout {} C5~clkctrl {} I2S_rcv:J_IQ|bc0~feeder {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 1.855ns 1.388ns 0.000ns } { 0.000ns 0.985ns 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { IF_clk IF_clk~clkctrl I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.838 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 0.136ns 0.906ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.542 ns" { C5 C5~clkctrl I2S_rcv:J_IQ|bc0~feeder I2S_rcv:J_IQ|bc0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.542 ns" { C5 {} C5~combout {} C5~clkctrl {} I2S_rcv:J_IQ|bc0~feeder {} I2S_rcv:J_IQ|bc0 {} } { 0.000ns 0.000ns 1.855ns 1.388ns 0.000ns } { 0.000ns 0.985ns 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Peak virtual memory: 158 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 16 08:40:24 2009 " "Info: Processing ended: Sat May 16 08:40:24 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
