
AuroraV_Payload_F439.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093c8  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08009574  08009574  0000a574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800962c  0800962c  0000b028  2**0
                  CONTENTS
  4 .ARM          00000008  0800962c  0800962c  0000a62c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009634  08009634  0000b028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009634  08009634  0000a634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009638  08009638  0000a638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  0800963c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b028  2**0
                  CONTENTS
 10 .bss          00000610  20000028  20000028  0000b028  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000638  20000638  0000b028  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b028  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d6c6  00000000  00000000  0000b058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000040df  00000000  00000000  0002871e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017a0  00000000  00000000  0002c800  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001257  00000000  00000000  0002dfa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002803a  00000000  00000000  0002f1f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e51b  00000000  00000000  00057231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ea1f5  00000000  00000000  0007574c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015f941  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000625c  00000000  00000000  0015f984  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000060  00000000  00000000  00165be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000028 	.word	0x20000028
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800955c 	.word	0x0800955c

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	2000002c 	.word	0x2000002c
 80001e8:	0800955c 	.word	0x0800955c

080001ec <strlen>:
 80001ec:	4603      	mov	r3, r0
 80001ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f2:	2a00      	cmp	r2, #0
 80001f4:	d1fb      	bne.n	80001ee <strlen+0x2>
 80001f6:	1a18      	subs	r0, r3, r0
 80001f8:	3801      	subs	r0, #1
 80001fa:	4770      	bx	lr

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b96a 	b.w	80004e8 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	460c      	mov	r4, r1
 8000234:	2b00      	cmp	r3, #0
 8000236:	d14e      	bne.n	80002d6 <__udivmoddi4+0xaa>
 8000238:	4694      	mov	ip, r2
 800023a:	458c      	cmp	ip, r1
 800023c:	4686      	mov	lr, r0
 800023e:	fab2 f282 	clz	r2, r2
 8000242:	d962      	bls.n	800030a <__udivmoddi4+0xde>
 8000244:	b14a      	cbz	r2, 800025a <__udivmoddi4+0x2e>
 8000246:	f1c2 0320 	rsb	r3, r2, #32
 800024a:	4091      	lsls	r1, r2
 800024c:	fa20 f303 	lsr.w	r3, r0, r3
 8000250:	fa0c fc02 	lsl.w	ip, ip, r2
 8000254:	4319      	orrs	r1, r3
 8000256:	fa00 fe02 	lsl.w	lr, r0, r2
 800025a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800025e:	fa1f f68c 	uxth.w	r6, ip
 8000262:	fbb1 f4f7 	udiv	r4, r1, r7
 8000266:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800026a:	fb07 1114 	mls	r1, r7, r4, r1
 800026e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000272:	fb04 f106 	mul.w	r1, r4, r6
 8000276:	4299      	cmp	r1, r3
 8000278:	d90a      	bls.n	8000290 <__udivmoddi4+0x64>
 800027a:	eb1c 0303 	adds.w	r3, ip, r3
 800027e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000282:	f080 8112 	bcs.w	80004aa <__udivmoddi4+0x27e>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 810f 	bls.w	80004aa <__udivmoddi4+0x27e>
 800028c:	3c02      	subs	r4, #2
 800028e:	4463      	add	r3, ip
 8000290:	1a59      	subs	r1, r3, r1
 8000292:	fa1f f38e 	uxth.w	r3, lr
 8000296:	fbb1 f0f7 	udiv	r0, r1, r7
 800029a:	fb07 1110 	mls	r1, r7, r0, r1
 800029e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002a2:	fb00 f606 	mul.w	r6, r0, r6
 80002a6:	429e      	cmp	r6, r3
 80002a8:	d90a      	bls.n	80002c0 <__udivmoddi4+0x94>
 80002aa:	eb1c 0303 	adds.w	r3, ip, r3
 80002ae:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002b2:	f080 80fc 	bcs.w	80004ae <__udivmoddi4+0x282>
 80002b6:	429e      	cmp	r6, r3
 80002b8:	f240 80f9 	bls.w	80004ae <__udivmoddi4+0x282>
 80002bc:	4463      	add	r3, ip
 80002be:	3802      	subs	r0, #2
 80002c0:	1b9b      	subs	r3, r3, r6
 80002c2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002c6:	2100      	movs	r1, #0
 80002c8:	b11d      	cbz	r5, 80002d2 <__udivmoddi4+0xa6>
 80002ca:	40d3      	lsrs	r3, r2
 80002cc:	2200      	movs	r2, #0
 80002ce:	e9c5 3200 	strd	r3, r2, [r5]
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d905      	bls.n	80002e6 <__udivmoddi4+0xba>
 80002da:	b10d      	cbz	r5, 80002e0 <__udivmoddi4+0xb4>
 80002dc:	e9c5 0100 	strd	r0, r1, [r5]
 80002e0:	2100      	movs	r1, #0
 80002e2:	4608      	mov	r0, r1
 80002e4:	e7f5      	b.n	80002d2 <__udivmoddi4+0xa6>
 80002e6:	fab3 f183 	clz	r1, r3
 80002ea:	2900      	cmp	r1, #0
 80002ec:	d146      	bne.n	800037c <__udivmoddi4+0x150>
 80002ee:	42a3      	cmp	r3, r4
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xcc>
 80002f2:	4290      	cmp	r0, r2
 80002f4:	f0c0 80f0 	bcc.w	80004d8 <__udivmoddi4+0x2ac>
 80002f8:	1a86      	subs	r6, r0, r2
 80002fa:	eb64 0303 	sbc.w	r3, r4, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	2d00      	cmp	r5, #0
 8000302:	d0e6      	beq.n	80002d2 <__udivmoddi4+0xa6>
 8000304:	e9c5 6300 	strd	r6, r3, [r5]
 8000308:	e7e3      	b.n	80002d2 <__udivmoddi4+0xa6>
 800030a:	2a00      	cmp	r2, #0
 800030c:	f040 8090 	bne.w	8000430 <__udivmoddi4+0x204>
 8000310:	eba1 040c 	sub.w	r4, r1, ip
 8000314:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000318:	fa1f f78c 	uxth.w	r7, ip
 800031c:	2101      	movs	r1, #1
 800031e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000322:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000326:	fb08 4416 	mls	r4, r8, r6, r4
 800032a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800032e:	fb07 f006 	mul.w	r0, r7, r6
 8000332:	4298      	cmp	r0, r3
 8000334:	d908      	bls.n	8000348 <__udivmoddi4+0x11c>
 8000336:	eb1c 0303 	adds.w	r3, ip, r3
 800033a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x11a>
 8000340:	4298      	cmp	r0, r3
 8000342:	f200 80cd 	bhi.w	80004e0 <__udivmoddi4+0x2b4>
 8000346:	4626      	mov	r6, r4
 8000348:	1a1c      	subs	r4, r3, r0
 800034a:	fa1f f38e 	uxth.w	r3, lr
 800034e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000352:	fb08 4410 	mls	r4, r8, r0, r4
 8000356:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800035a:	fb00 f707 	mul.w	r7, r0, r7
 800035e:	429f      	cmp	r7, r3
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x148>
 8000362:	eb1c 0303 	adds.w	r3, ip, r3
 8000366:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x146>
 800036c:	429f      	cmp	r7, r3
 800036e:	f200 80b0 	bhi.w	80004d2 <__udivmoddi4+0x2a6>
 8000372:	4620      	mov	r0, r4
 8000374:	1bdb      	subs	r3, r3, r7
 8000376:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800037a:	e7a5      	b.n	80002c8 <__udivmoddi4+0x9c>
 800037c:	f1c1 0620 	rsb	r6, r1, #32
 8000380:	408b      	lsls	r3, r1
 8000382:	fa22 f706 	lsr.w	r7, r2, r6
 8000386:	431f      	orrs	r7, r3
 8000388:	fa20 fc06 	lsr.w	ip, r0, r6
 800038c:	fa04 f301 	lsl.w	r3, r4, r1
 8000390:	ea43 030c 	orr.w	r3, r3, ip
 8000394:	40f4      	lsrs	r4, r6
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	0c38      	lsrs	r0, r7, #16
 800039c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a0:	fbb4 fef0 	udiv	lr, r4, r0
 80003a4:	fa1f fc87 	uxth.w	ip, r7
 80003a8:	fb00 441e 	mls	r4, r0, lr, r4
 80003ac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b0:	fb0e f90c 	mul.w	r9, lr, ip
 80003b4:	45a1      	cmp	r9, r4
 80003b6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ba:	d90a      	bls.n	80003d2 <__udivmoddi4+0x1a6>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003c2:	f080 8084 	bcs.w	80004ce <__udivmoddi4+0x2a2>
 80003c6:	45a1      	cmp	r9, r4
 80003c8:	f240 8081 	bls.w	80004ce <__udivmoddi4+0x2a2>
 80003cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	eba4 0409 	sub.w	r4, r4, r9
 80003d6:	fa1f f983 	uxth.w	r9, r3
 80003da:	fbb4 f3f0 	udiv	r3, r4, r0
 80003de:	fb00 4413 	mls	r4, r0, r3, r4
 80003e2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003e6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x1d2>
 80003ee:	193c      	adds	r4, r7, r4
 80003f0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80003f4:	d267      	bcs.n	80004c6 <__udivmoddi4+0x29a>
 80003f6:	45a4      	cmp	ip, r4
 80003f8:	d965      	bls.n	80004c6 <__udivmoddi4+0x29a>
 80003fa:	3b02      	subs	r3, #2
 80003fc:	443c      	add	r4, r7
 80003fe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000402:	fba0 9302 	umull	r9, r3, r0, r2
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	429c      	cmp	r4, r3
 800040c:	46ce      	mov	lr, r9
 800040e:	469c      	mov	ip, r3
 8000410:	d351      	bcc.n	80004b6 <__udivmoddi4+0x28a>
 8000412:	d04e      	beq.n	80004b2 <__udivmoddi4+0x286>
 8000414:	b155      	cbz	r5, 800042c <__udivmoddi4+0x200>
 8000416:	ebb8 030e 	subs.w	r3, r8, lr
 800041a:	eb64 040c 	sbc.w	r4, r4, ip
 800041e:	fa04 f606 	lsl.w	r6, r4, r6
 8000422:	40cb      	lsrs	r3, r1
 8000424:	431e      	orrs	r6, r3
 8000426:	40cc      	lsrs	r4, r1
 8000428:	e9c5 6400 	strd	r6, r4, [r5]
 800042c:	2100      	movs	r1, #0
 800042e:	e750      	b.n	80002d2 <__udivmoddi4+0xa6>
 8000430:	f1c2 0320 	rsb	r3, r2, #32
 8000434:	fa20 f103 	lsr.w	r1, r0, r3
 8000438:	fa0c fc02 	lsl.w	ip, ip, r2
 800043c:	fa24 f303 	lsr.w	r3, r4, r3
 8000440:	4094      	lsls	r4, r2
 8000442:	430c      	orrs	r4, r1
 8000444:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000448:	fa00 fe02 	lsl.w	lr, r0, r2
 800044c:	fa1f f78c 	uxth.w	r7, ip
 8000450:	fbb3 f0f8 	udiv	r0, r3, r8
 8000454:	fb08 3110 	mls	r1, r8, r0, r3
 8000458:	0c23      	lsrs	r3, r4, #16
 800045a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045e:	fb00 f107 	mul.w	r1, r0, r7
 8000462:	4299      	cmp	r1, r3
 8000464:	d908      	bls.n	8000478 <__udivmoddi4+0x24c>
 8000466:	eb1c 0303 	adds.w	r3, ip, r3
 800046a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800046e:	d22c      	bcs.n	80004ca <__udivmoddi4+0x29e>
 8000470:	4299      	cmp	r1, r3
 8000472:	d92a      	bls.n	80004ca <__udivmoddi4+0x29e>
 8000474:	3802      	subs	r0, #2
 8000476:	4463      	add	r3, ip
 8000478:	1a5b      	subs	r3, r3, r1
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000480:	fb08 3311 	mls	r3, r8, r1, r3
 8000484:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000488:	fb01 f307 	mul.w	r3, r1, r7
 800048c:	42a3      	cmp	r3, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x276>
 8000490:	eb1c 0404 	adds.w	r4, ip, r4
 8000494:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000498:	d213      	bcs.n	80004c2 <__udivmoddi4+0x296>
 800049a:	42a3      	cmp	r3, r4
 800049c:	d911      	bls.n	80004c2 <__udivmoddi4+0x296>
 800049e:	3902      	subs	r1, #2
 80004a0:	4464      	add	r4, ip
 80004a2:	1ae4      	subs	r4, r4, r3
 80004a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004a8:	e739      	b.n	800031e <__udivmoddi4+0xf2>
 80004aa:	4604      	mov	r4, r0
 80004ac:	e6f0      	b.n	8000290 <__udivmoddi4+0x64>
 80004ae:	4608      	mov	r0, r1
 80004b0:	e706      	b.n	80002c0 <__udivmoddi4+0x94>
 80004b2:	45c8      	cmp	r8, r9
 80004b4:	d2ae      	bcs.n	8000414 <__udivmoddi4+0x1e8>
 80004b6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ba:	eb63 0c07 	sbc.w	ip, r3, r7
 80004be:	3801      	subs	r0, #1
 80004c0:	e7a8      	b.n	8000414 <__udivmoddi4+0x1e8>
 80004c2:	4631      	mov	r1, r6
 80004c4:	e7ed      	b.n	80004a2 <__udivmoddi4+0x276>
 80004c6:	4603      	mov	r3, r0
 80004c8:	e799      	b.n	80003fe <__udivmoddi4+0x1d2>
 80004ca:	4630      	mov	r0, r6
 80004cc:	e7d4      	b.n	8000478 <__udivmoddi4+0x24c>
 80004ce:	46d6      	mov	lr, sl
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1a6>
 80004d2:	4463      	add	r3, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e74d      	b.n	8000374 <__udivmoddi4+0x148>
 80004d8:	4606      	mov	r6, r0
 80004da:	4623      	mov	r3, r4
 80004dc:	4608      	mov	r0, r1
 80004de:	e70f      	b.n	8000300 <__udivmoddi4+0xd4>
 80004e0:	3e02      	subs	r6, #2
 80004e2:	4463      	add	r3, ip
 80004e4:	e730      	b.n	8000348 <__udivmoddi4+0x11c>
 80004e6:	bf00      	nop

080004e8 <__aeabi_idiv0>:
 80004e8:	4770      	bx	lr
 80004ea:	bf00      	nop

080004ec <init_accel>:
uint8_t OUT_Y_L 				= 0x34;
uint8_t OUT_Y_H 				= 0x35;
uint8_t OUT_Z_L 				= 0x36;
uint8_t OUT_Z_H 				= 0x37;

HAL_StatusTypeDef init_accel(I2C_HandleTypeDef* hi2c) {
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b084      	sub	sp, #16
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret;

	// Set standby mode
	ret = i2c_write_reg(hi2c, ADXL314_ADDR, &POWER_CTL_REG, 0x00);
 80004f4:	4b16      	ldr	r3, [pc, #88]	@ (8000550 <init_accel+0x64>)
 80004f6:	7819      	ldrb	r1, [r3, #0]
 80004f8:	2300      	movs	r3, #0
 80004fa:	4a16      	ldr	r2, [pc, #88]	@ (8000554 <init_accel+0x68>)
 80004fc:	6878      	ldr	r0, [r7, #4]
 80004fe:	f000 fc18 	bl	8000d32 <i2c_write_reg>
 8000502:	4603      	mov	r3, r0
 8000504:	73fb      	strb	r3, [r7, #15]

	// Set to 200G right justified
	ret = i2c_write_reg(hi2c, ADXL314_ADDR, &DATA_FORMAT_REG, RIGHT_JUST);
 8000506:	4b12      	ldr	r3, [pc, #72]	@ (8000550 <init_accel+0x64>)
 8000508:	7819      	ldrb	r1, [r3, #0]
 800050a:	230b      	movs	r3, #11
 800050c:	4a12      	ldr	r2, [pc, #72]	@ (8000558 <init_accel+0x6c>)
 800050e:	6878      	ldr	r0, [r7, #4]
 8000510:	f000 fc0f 	bl	8000d32 <i2c_write_reg>
 8000514:	4603      	mov	r3, r0
 8000516:	73fb      	strb	r3, [r7, #15]

	// Set to 1kHz ODR
	ret = i2c_write_reg(hi2c, ADXL314_ADDR, &BW_RATE_REG, MASK_1kHz);
 8000518:	4b0d      	ldr	r3, [pc, #52]	@ (8000550 <init_accel+0x64>)
 800051a:	7819      	ldrb	r1, [r3, #0]
 800051c:	230a      	movs	r3, #10
 800051e:	4a0f      	ldr	r2, [pc, #60]	@ (800055c <init_accel+0x70>)
 8000520:	6878      	ldr	r0, [r7, #4]
 8000522:	f000 fc06 	bl	8000d32 <i2c_write_reg>
 8000526:	4603      	mov	r3, r0
 8000528:	73fb      	strb	r3, [r7, #15]

	// Write the offset registers
	ret = writeOffset(hi2c);
 800052a:	6878      	ldr	r0, [r7, #4]
 800052c:	f000 f856 	bl	80005dc <writeOffset>
 8000530:	4603      	mov	r3, r0
 8000532:	73fb      	strb	r3, [r7, #15]

	// Start measuring
	ret = i2c_write_reg(hi2c, ADXL314_ADDR, &POWER_CTL_REG, START_MEAS);
 8000534:	4b06      	ldr	r3, [pc, #24]	@ (8000550 <init_accel+0x64>)
 8000536:	7819      	ldrb	r1, [r3, #0]
 8000538:	2308      	movs	r3, #8
 800053a:	4a06      	ldr	r2, [pc, #24]	@ (8000554 <init_accel+0x68>)
 800053c:	6878      	ldr	r0, [r7, #4]
 800053e:	f000 fbf8 	bl	8000d32 <i2c_write_reg>
 8000542:	4603      	mov	r3, r0
 8000544:	73fb      	strb	r3, [r7, #15]

	return ret;
 8000546:	7bfb      	ldrb	r3, [r7, #15]
}
 8000548:	4618      	mov	r0, r3
 800054a:	3710      	adds	r7, #16
 800054c:	46bd      	mov	sp, r7
 800054e:	bd80      	pop	{r7, pc}
 8000550:	20000000 	.word	0x20000000
 8000554:	20000002 	.word	0x20000002
 8000558:	20000003 	.word	0x20000003
 800055c:	20000001 	.word	0x20000001

08000560 <readAccelerometer>:
void readAccelerometer(uint8_t values[6], I2C_HandleTypeDef* hi2c) {
 8000560:	b580      	push	{r7, lr}
 8000562:	b086      	sub	sp, #24
 8000564:	af02      	add	r7, sp, #8
 8000566:	6078      	str	r0, [r7, #4]
 8000568:	6039      	str	r1, [r7, #0]
	for (uint8_t i = 0; i < 6; i++) {
 800056a:	2300      	movs	r3, #0
 800056c:	73fb      	strb	r3, [r7, #15]
 800056e:	e007      	b.n	8000580 <readAccelerometer+0x20>
		values[i] = 0x00;
 8000570:	7bfb      	ldrb	r3, [r7, #15]
 8000572:	687a      	ldr	r2, [r7, #4]
 8000574:	4413      	add	r3, r2
 8000576:	2200      	movs	r2, #0
 8000578:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 6; i++) {
 800057a:	7bfb      	ldrb	r3, [r7, #15]
 800057c:	3301      	adds	r3, #1
 800057e:	73fb      	strb	r3, [r7, #15]
 8000580:	7bfb      	ldrb	r3, [r7, #15]
 8000582:	2b05      	cmp	r3, #5
 8000584:	d9f4      	bls.n	8000570 <readAccelerometer+0x10>
	}

	i2c_burst_read(hi2c, ADXL314_ADDR, OUT_X_L, 6, values);
 8000586:	4b07      	ldr	r3, [pc, #28]	@ (80005a4 <readAccelerometer+0x44>)
 8000588:	7819      	ldrb	r1, [r3, #0]
 800058a:	4b07      	ldr	r3, [pc, #28]	@ (80005a8 <readAccelerometer+0x48>)
 800058c:	781a      	ldrb	r2, [r3, #0]
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	9300      	str	r3, [sp, #0]
 8000592:	2306      	movs	r3, #6
 8000594:	6838      	ldr	r0, [r7, #0]
 8000596:	f000 fb97 	bl	8000cc8 <i2c_burst_read>
}
 800059a:	bf00      	nop
 800059c:	3710      	adds	r7, #16
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	20000000 	.word	0x20000000
 80005a8:	20000007 	.word	0x20000007

080005ac <readAccel_whoami>:

uint8_t readAccel_whoami(I2C_HandleTypeDef* hi2c) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
	uint8_t data = 0x00;
 80005b4:	2300      	movs	r3, #0
 80005b6:	73fb      	strb	r3, [r7, #15]
	i2c_read_reg(hi2c, &data, ADXL314_ADDR, &WHOAMI);
 80005b8:	4b06      	ldr	r3, [pc, #24]	@ (80005d4 <readAccel_whoami+0x28>)
 80005ba:	781a      	ldrb	r2, [r3, #0]
 80005bc:	f107 010f 	add.w	r1, r7, #15
 80005c0:	4b05      	ldr	r3, [pc, #20]	@ (80005d8 <readAccel_whoami+0x2c>)
 80005c2:	6878      	ldr	r0, [r7, #4]
 80005c4:	f000 fb57 	bl	8000c76 <i2c_read_reg>

	return data;
 80005c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80005ca:	4618      	mov	r0, r3
 80005cc:	3710      	adds	r7, #16
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	20000000 	.word	0x20000000
 80005d8:	20000044 	.word	0x20000044

080005dc <writeOffset>:

HAL_StatusTypeDef writeOffset(I2C_HandleTypeDef* hi2c) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret;

	ret = i2c_write_reg(hi2c, ADXL314_ADDR, &OFFSET_REG_X, OFFSETX);
 80005e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000624 <writeOffset+0x48>)
 80005e6:	7819      	ldrb	r1, [r3, #0]
 80005e8:	2302      	movs	r3, #2
 80005ea:	4a0f      	ldr	r2, [pc, #60]	@ (8000628 <writeOffset+0x4c>)
 80005ec:	6878      	ldr	r0, [r7, #4]
 80005ee:	f000 fba0 	bl	8000d32 <i2c_write_reg>
 80005f2:	4603      	mov	r3, r0
 80005f4:	73fb      	strb	r3, [r7, #15]
	ret = i2c_write_reg(hi2c, ADXL314_ADDR, &OFFSET_REG_Y, OFFSETY);
 80005f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000624 <writeOffset+0x48>)
 80005f8:	7819      	ldrb	r1, [r3, #0]
 80005fa:	2301      	movs	r3, #1
 80005fc:	4a0b      	ldr	r2, [pc, #44]	@ (800062c <writeOffset+0x50>)
 80005fe:	6878      	ldr	r0, [r7, #4]
 8000600:	f000 fb97 	bl	8000d32 <i2c_write_reg>
 8000604:	4603      	mov	r3, r0
 8000606:	73fb      	strb	r3, [r7, #15]
	ret = i2c_write_reg(hi2c, ADXL314_ADDR, &OFFSET_REG_Z, OFFSETZ);
 8000608:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <writeOffset+0x48>)
 800060a:	7819      	ldrb	r1, [r3, #0]
 800060c:	2301      	movs	r3, #1
 800060e:	4a08      	ldr	r2, [pc, #32]	@ (8000630 <writeOffset+0x54>)
 8000610:	6878      	ldr	r0, [r7, #4]
 8000612:	f000 fb8e 	bl	8000d32 <i2c_write_reg>
 8000616:	4603      	mov	r3, r0
 8000618:	73fb      	strb	r3, [r7, #15]

	return ret;
 800061a:	7bfb      	ldrb	r3, [r7, #15]
}
 800061c:	4618      	mov	r0, r3
 800061e:	3710      	adds	r7, #16
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	20000000 	.word	0x20000000
 8000628:	20000004 	.word	0x20000004
 800062c:	20000005 	.word	0x20000005
 8000630:	20000006 	.word	0x20000006

08000634 <init_bme280>:
uint8_t OUT_HUM_H 			= 0xFD;
uint8_t CALIB_ST_1			= 0x88;
uint8_t CALIB_ST_2			= 0xE1;


HAL_StatusTypeDef init_bme280(I2C_HandleTypeDef* hi2c, uint8_t bme) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b084      	sub	sp, #16
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
 800063c:	460b      	mov	r3, r1
 800063e:	70fb      	strb	r3, [r7, #3]
	uint8_t bme_addr = getBME280Config(bme).bme_addr;
 8000640:	78fb      	ldrb	r3, [r7, #3]
 8000642:	4618      	mov	r0, r3
 8000644:	f000 f8e0 	bl	8000808 <getBME280Config>
 8000648:	4603      	mov	r3, r0
 800064a:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef ret;
	uint8_t control_reg = 0x00;
 800064c:	2300      	movs	r3, #0
 800064e:	737b      	strb	r3, [r7, #13]

	// Reset the sensor
	ret =  i2c_write_reg(hi2c, bme_addr, &RST_REG, RST);
 8000650:	7bf9      	ldrb	r1, [r7, #15]
 8000652:	23b6      	movs	r3, #182	@ 0xb6
 8000654:	4a19      	ldr	r2, [pc, #100]	@ (80006bc <init_bme280+0x88>)
 8000656:	6878      	ldr	r0, [r7, #4]
 8000658:	f000 fb6b 	bl	8000d32 <i2c_write_reg>
 800065c:	4603      	mov	r3, r0
 800065e:	73bb      	strb	r3, [r7, #14]

	// Set humidity control register
	i2c_read_reg(hi2c, &control_reg, bme_addr, &CTRL_HUM_REG);
 8000660:	7bfa      	ldrb	r2, [r7, #15]
 8000662:	f107 010d 	add.w	r1, r7, #13
 8000666:	4b16      	ldr	r3, [pc, #88]	@ (80006c0 <init_bme280+0x8c>)
 8000668:	6878      	ldr	r0, [r7, #4]
 800066a:	f000 fb04 	bl	8000c76 <i2c_read_reg>
	control_reg = control_reg & 0xF8;
 800066e:	7b7b      	ldrb	r3, [r7, #13]
 8000670:	f023 0307 	bic.w	r3, r3, #7
 8000674:	b2db      	uxtb	r3, r3
 8000676:	737b      	strb	r3, [r7, #13]
	control_reg = control_reg | CTRL_HUM_MSK;
 8000678:	7b7b      	ldrb	r3, [r7, #13]
 800067a:	f043 0301 	orr.w	r3, r3, #1
 800067e:	b2db      	uxtb	r3, r3
 8000680:	737b      	strb	r3, [r7, #13]
	ret = i2c_write_reg(hi2c, bme_addr, &CTRL_HUM_REG, control_reg);
 8000682:	7b7b      	ldrb	r3, [r7, #13]
 8000684:	7bf9      	ldrb	r1, [r7, #15]
 8000686:	4a0e      	ldr	r2, [pc, #56]	@ (80006c0 <init_bme280+0x8c>)
 8000688:	6878      	ldr	r0, [r7, #4]
 800068a:	f000 fb52 	bl	8000d32 <i2c_write_reg>
 800068e:	4603      	mov	r3, r0
 8000690:	73bb      	strb	r3, [r7, #14]

	// Set measure control register
	ret = i2c_write_reg(hi2c, bme_addr, &CTRL_MEAS_REG, CTRL_MEAS_MSK);
 8000692:	7bf9      	ldrb	r1, [r7, #15]
 8000694:	2327      	movs	r3, #39	@ 0x27
 8000696:	4a0b      	ldr	r2, [pc, #44]	@ (80006c4 <init_bme280+0x90>)
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f000 fb4a 	bl	8000d32 <i2c_write_reg>
 800069e:	4603      	mov	r3, r0
 80006a0:	73bb      	strb	r3, [r7, #14]

	// Set the config register
	ret = i2c_write_reg(hi2c, bme_addr, &CONF_REG, CONF_MSK);
 80006a2:	7bf9      	ldrb	r1, [r7, #15]
 80006a4:	2300      	movs	r3, #0
 80006a6:	4a08      	ldr	r2, [pc, #32]	@ (80006c8 <init_bme280+0x94>)
 80006a8:	6878      	ldr	r0, [r7, #4]
 80006aa:	f000 fb42 	bl	8000d32 <i2c_write_reg>
 80006ae:	4603      	mov	r3, r0
 80006b0:	73bb      	strb	r3, [r7, #14]

	return ret;
 80006b2:	7bbb      	ldrb	r3, [r7, #14]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3710      	adds	r7, #16
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	20000009 	.word	0x20000009
 80006c0:	2000000a 	.word	0x2000000a
 80006c4:	2000000b 	.word	0x2000000b
 80006c8:	2000000c 	.word	0x2000000c

080006cc <readTempHumPres>:

void readTempHumPres(uint8_t values[6], I2C_HandleTypeDef* hi2c, uint8_t bme) {
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b08a      	sub	sp, #40	@ 0x28
 80006d0:	af02      	add	r7, sp, #8
 80006d2:	60f8      	str	r0, [r7, #12]
 80006d4:	60b9      	str	r1, [r7, #8]
 80006d6:	4613      	mov	r3, r2
 80006d8:	71fb      	strb	r3, [r7, #7]
	uint8_t readings[8] = {0, 0, 0, 0, 0, 0, 0, 0};
 80006da:	4a27      	ldr	r2, [pc, #156]	@ (8000778 <readTempHumPres+0xac>)
 80006dc:	f107 0314 	add.w	r3, r7, #20
 80006e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006e4:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t bme_addr = getBME280Config(bme).bme_addr;
 80006e8:	79fb      	ldrb	r3, [r7, #7]
 80006ea:	4618      	mov	r0, r3
 80006ec:	f000 f88c 	bl	8000808 <getBME280Config>
 80006f0:	4603      	mov	r3, r0
 80006f2:	777b      	strb	r3, [r7, #29]
	i2c_burst_read(hi2c, bme_addr, OUT_PRESS_H, 8, readings);
 80006f4:	4b21      	ldr	r3, [pc, #132]	@ (800077c <readTempHumPres+0xb0>)
 80006f6:	781a      	ldrb	r2, [r3, #0]
 80006f8:	7f79      	ldrb	r1, [r7, #29]
 80006fa:	f107 0314 	add.w	r3, r7, #20
 80006fe:	9300      	str	r3, [sp, #0]
 8000700:	2308      	movs	r3, #8
 8000702:	68b8      	ldr	r0, [r7, #8]
 8000704:	f000 fae0 	bl	8000cc8 <i2c_burst_read>

	// Clear the 0 values on the xlsb registers
	uint8_t j = 0;
 8000708:	2300      	movs	r3, #0
 800070a:	77fb      	strb	r3, [r7, #31]
    for(uint8_t i = 0; i < 8; i++) {
 800070c:	2300      	movs	r3, #0
 800070e:	77bb      	strb	r3, [r7, #30]
 8000710:	e014      	b.n	800073c <readTempHumPres+0x70>
        if(i != 2 && i != 5) {  // if the index is not 2 or 5
 8000712:	7fbb      	ldrb	r3, [r7, #30]
 8000714:	2b02      	cmp	r3, #2
 8000716:	d00e      	beq.n	8000736 <readTempHumPres+0x6a>
 8000718:	7fbb      	ldrb	r3, [r7, #30]
 800071a:	2b05      	cmp	r3, #5
 800071c:	d00b      	beq.n	8000736 <readTempHumPres+0x6a>
        	values[j] = readings[i];
 800071e:	7fba      	ldrb	r2, [r7, #30]
 8000720:	7ffb      	ldrb	r3, [r7, #31]
 8000722:	68f9      	ldr	r1, [r7, #12]
 8000724:	440b      	add	r3, r1
 8000726:	3220      	adds	r2, #32
 8000728:	443a      	add	r2, r7
 800072a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800072e:	701a      	strb	r2, [r3, #0]
            j++;
 8000730:	7ffb      	ldrb	r3, [r7, #31]
 8000732:	3301      	adds	r3, #1
 8000734:	77fb      	strb	r3, [r7, #31]
    for(uint8_t i = 0; i < 8; i++) {
 8000736:	7fbb      	ldrb	r3, [r7, #30]
 8000738:	3301      	adds	r3, #1
 800073a:	77bb      	strb	r3, [r7, #30]
 800073c:	7fbb      	ldrb	r3, [r7, #30]
 800073e:	2b07      	cmp	r3, #7
 8000740:	d9e7      	bls.n	8000712 <readTempHumPres+0x46>
        }
    }

    // Swap elements to make the array little endian
    swap(&values[0], &values[1]);
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	3301      	adds	r3, #1
 8000746:	4619      	mov	r1, r3
 8000748:	68f8      	ldr	r0, [r7, #12]
 800074a:	f000 f874 	bl	8000836 <swap>
    swap(&values[2], &values[3]);
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	1c9a      	adds	r2, r3, #2
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	3303      	adds	r3, #3
 8000756:	4619      	mov	r1, r3
 8000758:	4610      	mov	r0, r2
 800075a:	f000 f86c 	bl	8000836 <swap>
    swap(&values[4], &values[5]);
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	1d1a      	adds	r2, r3, #4
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	3305      	adds	r3, #5
 8000766:	4619      	mov	r1, r3
 8000768:	4610      	mov	r0, r2
 800076a:	f000 f864 	bl	8000836 <swap>
}
 800076e:	bf00      	nop
 8000770:	3720      	adds	r7, #32
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	08009574 	.word	0x08009574
 800077c:	2000000d 	.word	0x2000000d

08000780 <readBME280_id_reg>:

uint8_t readBME280_id_reg(I2C_HandleTypeDef* hi2c, uint8_t bme) {
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
 8000788:	460b      	mov	r3, r1
 800078a:	70fb      	strb	r3, [r7, #3]
	uint8_t bme_addr = getBME280Config(bme).bme_addr;
 800078c:	78fb      	ldrb	r3, [r7, #3]
 800078e:	4618      	mov	r0, r3
 8000790:	f000 f83a 	bl	8000808 <getBME280Config>
 8000794:	4603      	mov	r3, r0
 8000796:	73fb      	strb	r3, [r7, #15]
	uint8_t data = 0x00;
 8000798:	2300      	movs	r3, #0
 800079a:	73bb      	strb	r3, [r7, #14]
	i2c_read_reg(hi2c, &data, bme_addr, &ID_REG);
 800079c:	7bfa      	ldrb	r2, [r7, #15]
 800079e:	f107 010e 	add.w	r1, r7, #14
 80007a2:	4b04      	ldr	r3, [pc, #16]	@ (80007b4 <readBME280_id_reg+0x34>)
 80007a4:	6878      	ldr	r0, [r7, #4]
 80007a6:	f000 fa66 	bl	8000c76 <i2c_read_reg>

	return data;
 80007aa:	7bbb      	ldrb	r3, [r7, #14]
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	3710      	adds	r7, #16
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	20000008 	.word	0x20000008

080007b8 <readBME280_calib>:

void readBME280_calib(I2C_HandleTypeDef* hi2c, uint8_t bme, uint8_t calibration1[CALIB_CNT_1], uint8_t calibration2[CALIB_CNT_2]) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b088      	sub	sp, #32
 80007bc:	af02      	add	r7, sp, #8
 80007be:	60f8      	str	r0, [r7, #12]
 80007c0:	607a      	str	r2, [r7, #4]
 80007c2:	603b      	str	r3, [r7, #0]
 80007c4:	460b      	mov	r3, r1
 80007c6:	72fb      	strb	r3, [r7, #11]
	uint8_t bme_addr = getBME280Config(bme).bme_addr;
 80007c8:	7afb      	ldrb	r3, [r7, #11]
 80007ca:	4618      	mov	r0, r3
 80007cc:	f000 f81c 	bl	8000808 <getBME280Config>
 80007d0:	4603      	mov	r3, r0
 80007d2:	75fb      	strb	r3, [r7, #23]
	i2c_burst_read(hi2c, bme_addr, CALIB_ST_1, CALIB_CNT_1, calibration1);
 80007d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000800 <readBME280_calib+0x48>)
 80007d6:	781a      	ldrb	r2, [r3, #0]
 80007d8:	7df9      	ldrb	r1, [r7, #23]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	9300      	str	r3, [sp, #0]
 80007de:	2319      	movs	r3, #25
 80007e0:	68f8      	ldr	r0, [r7, #12]
 80007e2:	f000 fa71 	bl	8000cc8 <i2c_burst_read>
	i2c_burst_read(hi2c, bme_addr, CALIB_ST_2, CALIB_CNT_2, calibration2);
 80007e6:	4b07      	ldr	r3, [pc, #28]	@ (8000804 <readBME280_calib+0x4c>)
 80007e8:	781a      	ldrb	r2, [r3, #0]
 80007ea:	7df9      	ldrb	r1, [r7, #23]
 80007ec:	683b      	ldr	r3, [r7, #0]
 80007ee:	9300      	str	r3, [sp, #0]
 80007f0:	2307      	movs	r3, #7
 80007f2:	68f8      	ldr	r0, [r7, #12]
 80007f4:	f000 fa68 	bl	8000cc8 <i2c_burst_read>
}
 80007f8:	bf00      	nop
 80007fa:	3718      	adds	r7, #24
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	2000000e 	.word	0x2000000e
 8000804:	2000000f 	.word	0x2000000f

08000808 <getBME280Config>:

BME280_Config getBME280Config(uint8_t bme) {
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
 800080e:	4603      	mov	r3, r0
 8000810:	71fb      	strb	r3, [r7, #7]
	BME280_Config config;
	if (bme == 0) {
 8000812:	79fb      	ldrb	r3, [r7, #7]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d102      	bne.n	800081e <getBME280Config+0x16>
		config.bme_addr = BME280_ADDR_0;
 8000818:	2376      	movs	r3, #118	@ 0x76
 800081a:	733b      	strb	r3, [r7, #12]
 800081c:	e004      	b.n	8000828 <getBME280Config+0x20>
	} else if (bme == 1) {
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	2b01      	cmp	r3, #1
 8000822:	d101      	bne.n	8000828 <getBME280Config+0x20>
		config.bme_addr = BME280_ADDR_1;
 8000824:	2377      	movs	r3, #119	@ 0x77
 8000826:	733b      	strb	r3, [r7, #12]
	}
    return config;
 8000828:	7b3b      	ldrb	r3, [r7, #12]
}
 800082a:	4618      	mov	r0, r3
 800082c:	3714      	adds	r7, #20
 800082e:	46bd      	mov	sp, r7
 8000830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000834:	4770      	bx	lr

08000836 <swap>:

void swap(uint8_t* a, uint8_t* b) {
 8000836:	b480      	push	{r7}
 8000838:	b085      	sub	sp, #20
 800083a:	af00      	add	r7, sp, #0
 800083c:	6078      	str	r0, [r7, #4]
 800083e:	6039      	str	r1, [r7, #0]
    uint8_t temp = *a;
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	73fb      	strb	r3, [r7, #15]
    *a = *b;
 8000846:	683b      	ldr	r3, [r7, #0]
 8000848:	781a      	ldrb	r2, [r3, #0]
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	701a      	strb	r2, [r3, #0]
    *b = temp;
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	7bfa      	ldrb	r2, [r7, #15]
 8000852:	701a      	strb	r2, [r3, #0]
}
 8000854:	bf00      	nop
 8000856:	3714      	adds	r7, #20
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr

08000860 <sendCAN_TxMessage>:
 */

#include "can_driver.h"


void sendCAN_TxMessage(CAN_HandleTypeDef *hcan, uint8_t dataSize, uint8_t TxData[dataSize], uint32_t *CAN_TxMailbox, uint16_t payload_id) {
 8000860:	b580      	push	{r7, lr}
 8000862:	b08a      	sub	sp, #40	@ 0x28
 8000864:	af00      	add	r7, sp, #0
 8000866:	60f8      	str	r0, [r7, #12]
 8000868:	607a      	str	r2, [r7, #4]
 800086a:	603b      	str	r3, [r7, #0]
 800086c:	460b      	mov	r3, r1
 800086e:	72fb      	strb	r3, [r7, #11]
	CAN_TxHeaderTypeDef TxHeader = configureTxHeader(payload_id, dataSize);
 8000870:	f107 0310 	add.w	r3, r7, #16
 8000874:	7afa      	ldrb	r2, [r7, #11]
 8000876:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 8000878:	4618      	mov	r0, r3
 800087a:	f000 f80b 	bl	8000894 <configureTxHeader>
	HAL_CAN_AddTxMessage(hcan, &TxHeader, TxData, CAN_TxMailbox);
 800087e:	f107 0110 	add.w	r1, r7, #16
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	687a      	ldr	r2, [r7, #4]
 8000886:	68f8      	ldr	r0, [r7, #12]
 8000888:	f002 fe7c 	bl	8003584 <HAL_CAN_AddTxMessage>
}
 800088c:	bf00      	nop
 800088e:	3728      	adds	r7, #40	@ 0x28
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}

08000894 <configureTxHeader>:

CAN_TxHeaderTypeDef configureTxHeader(uint16_t payload_id, uint8_t dataSize) {
 8000894:	b4b0      	push	{r4, r5, r7}
 8000896:	b089      	sub	sp, #36	@ 0x24
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
 800089c:	460b      	mov	r3, r1
 800089e:	807b      	strh	r3, [r7, #2]
 80008a0:	4613      	mov	r3, r2
 80008a2:	707b      	strb	r3, [r7, #1]
	CAN_TxHeaderTypeDef TxHeader;
	TxHeader.DLC = dataSize;
 80008a4:	787b      	ldrb	r3, [r7, #1]
 80008a6:	61bb      	str	r3, [r7, #24]
	TxHeader.IDE = CAN_ID_STD;
 80008a8:	2300      	movs	r3, #0
 80008aa:	613b      	str	r3, [r7, #16]
	TxHeader.RTR = CAN_RTR_DATA;
 80008ac:	2300      	movs	r3, #0
 80008ae:	617b      	str	r3, [r7, #20]
	TxHeader.StdId = payload_id;
 80008b0:	887b      	ldrh	r3, [r7, #2]
 80008b2:	60bb      	str	r3, [r7, #8]
	TxHeader.TransmitGlobalTime = DISABLE;
 80008b4:	2300      	movs	r3, #0
 80008b6:	773b      	strb	r3, [r7, #28]
	return TxHeader;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	461d      	mov	r5, r3
 80008bc:	f107 0408 	add.w	r4, r7, #8
 80008c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80008c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80008c4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80008c8:	e885 0003 	stmia.w	r5, {r0, r1}
}
 80008cc:	6878      	ldr	r0, [r7, #4]
 80008ce:	3724      	adds	r7, #36	@ 0x24
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bcb0      	pop	{r4, r5, r7}
 80008d4:	4770      	bx	lr

080008d6 <check_busy>:
uint8_t FLASH_32K_ERS	= 0x52;			// Erase all memory within a 32K-byte block
uint8_t FLASH_ERASE		= 0xC7;			// Erase the entire chip
uint8_t RST_EN			= 0x66;			// Reset enable
uint8_t DEV_RST			= 0x99;			// Reset device

uint8_t check_busy(SPI_HandleTypeDef *hspi, GPIO_Config config, int timeout) {
 80008d6:	b580      	push	{r7, lr}
 80008d8:	b088      	sub	sp, #32
 80008da:	af00      	add	r7, sp, #0
 80008dc:	60f8      	str	r0, [r7, #12]
 80008de:	1d38      	adds	r0, r7, #4
 80008e0:	e880 0006 	stmia.w	r0, {r1, r2}
 80008e4:	603b      	str	r3, [r7, #0]
	uint8_t ret_val = 0x00;
 80008e6:	2300      	movs	r3, #0
 80008e8:	77fb      	strb	r3, [r7, #31]

    // Get the current time
	uint32_t startTick = HAL_GetTick();
 80008ea:	f002 fbfb 	bl	80030e4 <HAL_GetTick>
 80008ee:	61b8      	str	r0, [r7, #24]

	// Read the status register to ensure no write is currently in progress
	uint8_t busy = 0x01;
 80008f0:	2301      	movs	r3, #1
 80008f2:	77bb      	strb	r3, [r7, #30]
	while(busy) {
 80008f4:	e015      	b.n	8000922 <check_busy+0x4c>
		// Check if there is a write in progress
		busy = (check_status_register(hspi, config) & 0x01);
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	e893 0006 	ldmia.w	r3, {r1, r2}
 80008fc:	68f8      	ldr	r0, [r7, #12]
 80008fe:	f000 f819 	bl	8000934 <check_status_register>
 8000902:	4603      	mov	r3, r0
 8000904:	f003 0301 	and.w	r3, r3, #1
 8000908:	77bb      	strb	r3, [r7, #30]

		uint32_t currTick = HAL_GetTick();
 800090a:	f002 fbeb 	bl	80030e4 <HAL_GetTick>
 800090e:	6178      	str	r0, [r7, #20]

        // Check if the timeout has been reached
		if ((currTick - startTick) >= timeout) {
 8000910:	697a      	ldr	r2, [r7, #20]
 8000912:	69bb      	ldr	r3, [r7, #24]
 8000914:	1ad2      	subs	r2, r2, r3
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	429a      	cmp	r2, r3
 800091a:	d302      	bcc.n	8000922 <check_busy+0x4c>
        	ret_val = 0x01;
 800091c:	2301      	movs	r3, #1
 800091e:	77fb      	strb	r3, [r7, #31]
            break;
 8000920:	e002      	b.n	8000928 <check_busy+0x52>
	while(busy) {
 8000922:	7fbb      	ldrb	r3, [r7, #30]
 8000924:	2b00      	cmp	r3, #0
 8000926:	d1e6      	bne.n	80008f6 <check_busy+0x20>
        }
	}

	return ret_val;
 8000928:	7ffb      	ldrb	r3, [r7, #31]
}
 800092a:	4618      	mov	r0, r3
 800092c:	3720      	adds	r7, #32
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
	...

08000934 <check_status_register>:

uint8_t check_status_register(SPI_HandleTypeDef *hspi, GPIO_Config config) {
 8000934:	b580      	push	{r7, lr}
 8000936:	b088      	sub	sp, #32
 8000938:	af02      	add	r7, sp, #8
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	1d3b      	adds	r3, r7, #4
 800093e:	e883 0006 	stmia.w	r3, {r1, r2}
	uint8_t status_reg = 0x00;
 8000942:	2300      	movs	r3, #0
 8000944:	75fb      	strb	r3, [r7, #23]
	spi_sendOp_readByte(&FLASH_READSR1, hspi, &status_reg, config.GPIOx, config.GPIO_Pin);
 8000946:	6879      	ldr	r1, [r7, #4]
 8000948:	893b      	ldrh	r3, [r7, #8]
 800094a:	f107 0217 	add.w	r2, r7, #23
 800094e:	9300      	str	r3, [sp, #0]
 8000950:	460b      	mov	r3, r1
 8000952:	68f9      	ldr	r1, [r7, #12]
 8000954:	4803      	ldr	r0, [pc, #12]	@ (8000964 <check_status_register+0x30>)
 8000956:	f001 fe27 	bl	80025a8 <spi_sendOp_readByte>
	return status_reg;
 800095a:	7dfb      	ldrb	r3, [r7, #23]
}
 800095c:	4618      	mov	r0, r3
 800095e:	3718      	adds	r7, #24
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	20000012 	.word	0x20000012

08000968 <erase_chip_spi>:
 *      Author: aidencontini
 */

#include "data_output_spi.h"

HAL_StatusTypeDef erase_chip_spi(SPI_HandleTypeDef *hspi, GPIO_Config config) {
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	60f8      	str	r0, [r7, #12]
 8000970:	1d3b      	adds	r3, r7, #4
 8000972:	e883 0006 	stmia.w	r3, {r1, r2}
	check_busy(hspi, config, BSY_TIMEOUT_MS);
 8000976:	2305      	movs	r3, #5
 8000978:	1d3a      	adds	r2, r7, #4
 800097a:	ca06      	ldmia	r2, {r1, r2}
 800097c:	68f8      	ldr	r0, [r7, #12]
 800097e:	f7ff ffaa 	bl	80008d6 <check_busy>

	write_enable_spi(hspi, config);
 8000982:	1d3b      	adds	r3, r7, #4
 8000984:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000988:	68f8      	ldr	r0, [r7, #12]
 800098a:	f000 f815 	bl	80009b8 <write_enable_spi>
	perform_operation(&FLASH_ERASE, hspi, config.GPIOx, config.GPIO_Pin);
 800098e:	687a      	ldr	r2, [r7, #4]
 8000990:	893b      	ldrh	r3, [r7, #8]
 8000992:	68f9      	ldr	r1, [r7, #12]
 8000994:	4806      	ldr	r0, [pc, #24]	@ (80009b0 <erase_chip_spi+0x48>)
 8000996:	f001 fe2d 	bl	80025f4 <perform_operation>

	check_busy(hspi, config, CHIP_ERASE_TO);
 800099a:	4b06      	ldr	r3, [pc, #24]	@ (80009b4 <erase_chip_spi+0x4c>)
 800099c:	1d3a      	adds	r2, r7, #4
 800099e:	ca06      	ldmia	r2, {r1, r2}
 80009a0:	68f8      	ldr	r0, [r7, #12]
 80009a2:	f7ff ff98 	bl	80008d6 <check_busy>

	return HAL_OK;
 80009a6:	2300      	movs	r3, #0
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	3710      	adds	r7, #16
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}
 80009b0:	20000015 	.word	0x20000015
 80009b4:	00030d40 	.word	0x00030d40

080009b8 <write_enable_spi>:
	check_busy(hspi, config, BLK_ERS_32K_TO);

	return HAL_OK;
}

void write_enable_spi(SPI_HandleTypeDef *hspi, GPIO_Config config) {
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0
 80009be:	60f8      	str	r0, [r7, #12]
 80009c0:	1d3b      	adds	r3, r7, #4
 80009c2:	e883 0006 	stmia.w	r3, {r1, r2}
	perform_operation(&FLASH_WREN, hspi, config.GPIOx, config.GPIO_Pin);
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	893b      	ldrh	r3, [r7, #8]
 80009ca:	68f9      	ldr	r1, [r7, #12]
 80009cc:	4803      	ldr	r0, [pc, #12]	@ (80009dc <write_enable_spi+0x24>)
 80009ce:	f001 fe11 	bl	80025f4 <perform_operation>
}
 80009d2:	bf00      	nop
 80009d4:	3710      	adds	r7, #16
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	20000010 	.word	0x20000010

080009e0 <software_reset>:

void write_disable_spi(SPI_HandleTypeDef *hspi, GPIO_Config config) {
	perform_operation(&FLASH_WRDIS, hspi, config.GPIOx, config.GPIO_Pin);
}

void software_reset(SPI_HandleTypeDef *hspi, GPIO_Config config) {
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	60f8      	str	r0, [r7, #12]
 80009e8:	1d3b      	adds	r3, r7, #4
 80009ea:	e883 0006 	stmia.w	r3, {r1, r2}

	check_busy(hspi, config, BSY_TIMEOUT_MS);
 80009ee:	2305      	movs	r3, #5
 80009f0:	1d3a      	adds	r2, r7, #4
 80009f2:	ca06      	ldmia	r2, {r1, r2}
 80009f4:	68f8      	ldr	r0, [r7, #12]
 80009f6:	f7ff ff6e 	bl	80008d6 <check_busy>

	perform_operation(&RST_EN, hspi, config.GPIOx, config.GPIO_Pin);
 80009fa:	687a      	ldr	r2, [r7, #4]
 80009fc:	893b      	ldrh	r3, [r7, #8]
 80009fe:	68f9      	ldr	r1, [r7, #12]
 8000a00:	4807      	ldr	r0, [pc, #28]	@ (8000a20 <software_reset+0x40>)
 8000a02:	f001 fdf7 	bl	80025f4 <perform_operation>
	perform_operation(&DEV_RST, hspi, config.GPIOx, config.GPIO_Pin);
 8000a06:	687a      	ldr	r2, [r7, #4]
 8000a08:	893b      	ldrh	r3, [r7, #8]
 8000a0a:	68f9      	ldr	r1, [r7, #12]
 8000a0c:	4805      	ldr	r0, [pc, #20]	@ (8000a24 <software_reset+0x44>)
 8000a0e:	f001 fdf1 	bl	80025f4 <perform_operation>

	HAL_Delay(5);
 8000a12:	2005      	movs	r0, #5
 8000a14:	f002 fb72 	bl	80030fc <HAL_Delay>
}
 8000a18:	bf00      	nop
 8000a1a:	3710      	adds	r7, #16
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000016 	.word	0x20000016
 8000a24:	20000017 	.word	0x20000017

08000a28 <write_data_spi_dma>:
	spi_write_data(&FLASH_PGWR, PAGE_SIZE, page, hspi, addr, config.GPIOx, config.GPIO_Pin);

	return 0;
}

uint8_t write_data_spi_dma(uint8_t page[PAGE_SIZE], SPI_HandleTypeDef *hspi, uint32_t addr, GPIO_Config config) {
 8000a28:	b082      	sub	sp, #8
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b088      	sub	sp, #32
 8000a2e:	af04      	add	r7, sp, #16
 8000a30:	60f8      	str	r0, [r7, #12]
 8000a32:	60b9      	str	r1, [r7, #8]
 8000a34:	607a      	str	r2, [r7, #4]
 8000a36:	61fb      	str	r3, [r7, #28]
	check_busy(hspi, config, BSY_TIMEOUT_MS);
 8000a38:	2305      	movs	r3, #5
 8000a3a:	f107 021c 	add.w	r2, r7, #28
 8000a3e:	ca06      	ldmia	r2, {r1, r2}
 8000a40:	68b8      	ldr	r0, [r7, #8]
 8000a42:	f7ff ff48 	bl	80008d6 <check_busy>

	// Send the write enable signal
	write_enable_spi(hspi, config);
 8000a46:	f107 031c 	add.w	r3, r7, #28
 8000a4a:	e893 0006 	ldmia.w	r3, {r1, r2}
 8000a4e:	68b8      	ldr	r0, [r7, #8]
 8000a50:	f7ff ffb2 	bl	80009b8 <write_enable_spi>
	spi_write_data_dma(&FLASH_PGWR, PAGE_SIZE, page, hspi, addr, config.GPIOx, config.GPIO_Pin);
 8000a54:	69fb      	ldr	r3, [r7, #28]
 8000a56:	8c3a      	ldrh	r2, [r7, #32]
 8000a58:	9202      	str	r2, [sp, #8]
 8000a5a:	9301      	str	r3, [sp, #4]
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	9300      	str	r3, [sp, #0]
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	68fa      	ldr	r2, [r7, #12]
 8000a64:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a68:	4805      	ldr	r0, [pc, #20]	@ (8000a80 <write_data_spi_dma+0x58>)
 8000a6a:	f001 fe2a 	bl	80026c2 <spi_write_data_dma>

	return 0;
 8000a6e:	2300      	movs	r3, #0
}
 8000a70:	4618      	mov	r0, r3
 8000a72:	3710      	adds	r7, #16
 8000a74:	46bd      	mov	sp, r7
 8000a76:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000a7a:	b002      	add	sp, #8
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	20000011 	.word	0x20000011

08000a84 <find_next_blank_page>:
 *      Author: aidencontini
 */

#include "data_read_spi.h"

uint32_t find_next_blank_page(SPI_HandleTypeDef *hspi, GPIO_PinState *end_of_flash_ptr, GPIO_Config config) {
 8000a84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000a88:	b091      	sub	sp, #68	@ 0x44
 8000a8a:	af04      	add	r7, sp, #16
 8000a8c:	60f8      	str	r0, [r7, #12]
 8000a8e:	60b9      	str	r1, [r7, #8]
 8000a90:	4639      	mov	r1, r7
 8000a92:	e881 000c 	stmia.w	r1, {r2, r3}
 8000a96:	466b      	mov	r3, sp
 8000a98:	461e      	mov	r6, r3
	uint8_t firstBytes = 4;
 8000a9a:	2304      	movs	r3, #4
 8000a9c:	77fb      	strb	r3, [r7, #31]

	uint8_t page_start[firstBytes];
 8000a9e:	7ff9      	ldrb	r1, [r7, #31]
 8000aa0:	460b      	mov	r3, r1
 8000aa2:	3b01      	subs	r3, #1
 8000aa4:	61bb      	str	r3, [r7, #24]
 8000aa6:	b2cb      	uxtb	r3, r1
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	4698      	mov	r8, r3
 8000aac:	4691      	mov	r9, r2
 8000aae:	f04f 0200 	mov.w	r2, #0
 8000ab2:	f04f 0300 	mov.w	r3, #0
 8000ab6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000aba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000abe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000ac2:	b2cb      	uxtb	r3, r1
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	461c      	mov	r4, r3
 8000ac8:	4615      	mov	r5, r2
 8000aca:	f04f 0200 	mov.w	r2, #0
 8000ace:	f04f 0300 	mov.w	r3, #0
 8000ad2:	00eb      	lsls	r3, r5, #3
 8000ad4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000ad8:	00e2      	lsls	r2, r4, #3
 8000ada:	460b      	mov	r3, r1
 8000adc:	3307      	adds	r3, #7
 8000ade:	08db      	lsrs	r3, r3, #3
 8000ae0:	00db      	lsls	r3, r3, #3
 8000ae2:	ebad 0d03 	sub.w	sp, sp, r3
 8000ae6:	ab04      	add	r3, sp, #16
 8000ae8:	3300      	adds	r3, #0
 8000aea:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < firstBytes; i++) {
 8000aec:	2300      	movs	r3, #0
 8000aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000af0:	e007      	b.n	8000b02 <find_next_blank_page+0x7e>
		page_start[i] = 0;
 8000af2:	697a      	ldr	r2, [r7, #20]
 8000af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000af6:	4413      	add	r3, r2
 8000af8:	2200      	movs	r2, #0
 8000afa:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < firstBytes; i++) {
 8000afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000afe:	3301      	adds	r3, #1
 8000b00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b02:	7ffb      	ldrb	r3, [r7, #31]
 8000b04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000b06:	429a      	cmp	r2, r3
 8000b08:	dbf3      	blt.n	8000af2 <find_next_blank_page+0x6e>
	}

	uint32_t page_start_concat = (page_start[0] << 24) | (page_start[1] << 16) | (page_start[2] << 8) | page_start[3];
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	061a      	lsls	r2, r3, #24
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	785b      	ldrb	r3, [r3, #1]
 8000b14:	041b      	lsls	r3, r3, #16
 8000b16:	431a      	orrs	r2, r3
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	789b      	ldrb	r3, [r3, #2]
 8000b1c:	021b      	lsls	r3, r3, #8
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	697a      	ldr	r2, [r7, #20]
 8000b22:	78d2      	ldrb	r2, [r2, #3]
 8000b24:	4313      	orrs	r3, r2
 8000b26:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t temp = 0;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t page_address = temp;
 8000b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b2e:	623b      	str	r3, [r7, #32]

	while ((page_start_concat != 0xFFFFFFFF) || (temp == NUM_OF_PAGES)) {
 8000b30:	e027      	b.n	8000b82 <find_next_blank_page+0xfe>
		page_address = temp;
 8000b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b34:	623b      	str	r3, [r7, #32]

		check_busy(hspi, config, BSY_TIMEOUT_MS);
 8000b36:	2305      	movs	r3, #5
 8000b38:	463a      	mov	r2, r7
 8000b3a:	ca06      	ldmia	r2, {r1, r2}
 8000b3c:	68f8      	ldr	r0, [r7, #12]
 8000b3e:	f7ff feca 	bl	80008d6 <check_busy>

		spi_read_data(&FLASH_READEN, firstBytes, page_start, hspi, page_address, config.GPIOx, config.GPIO_Pin);
 8000b42:	7ffb      	ldrb	r3, [r7, #31]
 8000b44:	b299      	uxth	r1, r3
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	88ba      	ldrh	r2, [r7, #4]
 8000b4a:	9202      	str	r2, [sp, #8]
 8000b4c:	9301      	str	r3, [sp, #4]
 8000b4e:	6a3b      	ldr	r3, [r7, #32]
 8000b50:	9300      	str	r3, [sp, #0]
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	697a      	ldr	r2, [r7, #20]
 8000b56:	4816      	ldr	r0, [pc, #88]	@ (8000bb0 <find_next_blank_page+0x12c>)
 8000b58:	f001 fd6c 	bl	8002634 <spi_read_data>

		page_start_concat = (page_start[0] << 24) | (page_start[1] << 16) | (page_start[2] << 8) | page_start[3];
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	061a      	lsls	r2, r3, #24
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	785b      	ldrb	r3, [r3, #1]
 8000b66:	041b      	lsls	r3, r3, #16
 8000b68:	431a      	orrs	r2, r3
 8000b6a:	697b      	ldr	r3, [r7, #20]
 8000b6c:	789b      	ldrb	r3, [r3, #2]
 8000b6e:	021b      	lsls	r3, r3, #8
 8000b70:	4313      	orrs	r3, r2
 8000b72:	697a      	ldr	r2, [r7, #20]
 8000b74:	78d2      	ldrb	r2, [r2, #3]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	62bb      	str	r3, [r7, #40]	@ 0x28
		temp += PAGE_SIZE;
 8000b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b7c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000b80:	627b      	str	r3, [r7, #36]	@ 0x24
	while ((page_start_concat != 0xFFFFFFFF) || (temp == NUM_OF_PAGES)) {
 8000b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b84:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b88:	d1d3      	bne.n	8000b32 <find_next_blank_page+0xae>
 8000b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b90:	d0cf      	beq.n	8000b32 <find_next_blank_page+0xae>
	}

	if (page_address == (NUM_OF_PAGES * PAGE_SIZE)) {
 8000b92:	6a3b      	ldr	r3, [r7, #32]
 8000b94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b98:	d102      	bne.n	8000ba0 <find_next_blank_page+0x11c>
		*end_of_flash_ptr = GPIO_PIN_RESET;
 8000b9a:	68bb      	ldr	r3, [r7, #8]
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	701a      	strb	r2, [r3, #0]
	}
	return page_address;
 8000ba0:	6a3b      	ldr	r3, [r7, #32]
 8000ba2:	46b5      	mov	sp, r6
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3734      	adds	r7, #52	@ 0x34
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000bae:	bf00      	nop
 8000bb0:	20000013 	.word	0x20000013

08000bb4 <read_page_spi>:

void read_page_spi(uint8_t data_read[PAGE_SIZE], SPI_HandleTypeDef *hspi, uint32_t addr, GPIO_Config config) {
 8000bb4:	b082      	sub	sp, #8
 8000bb6:	b580      	push	{r7, lr}
 8000bb8:	b088      	sub	sp, #32
 8000bba:	af04      	add	r7, sp, #16
 8000bbc:	60f8      	str	r0, [r7, #12]
 8000bbe:	60b9      	str	r1, [r7, #8]
 8000bc0:	607a      	str	r2, [r7, #4]
 8000bc2:	61fb      	str	r3, [r7, #28]

	// Read the status register to ensure no write is currently in progress
	check_busy(hspi, config, BSY_TIMEOUT_MS);
 8000bc4:	2305      	movs	r3, #5
 8000bc6:	f107 021c 	add.w	r2, r7, #28
 8000bca:	ca06      	ldmia	r2, {r1, r2}
 8000bcc:	68b8      	ldr	r0, [r7, #8]
 8000bce:	f7ff fe82 	bl	80008d6 <check_busy>
	spi_read_data(&FLASH_READEN, PAGE_SIZE, data_read, hspi, addr, config.GPIOx, config.GPIO_Pin);
 8000bd2:	69fb      	ldr	r3, [r7, #28]
 8000bd4:	8c3a      	ldrh	r2, [r7, #32]
 8000bd6:	9202      	str	r2, [sp, #8]
 8000bd8:	9301      	str	r3, [sp, #4]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	9300      	str	r3, [sp, #0]
 8000bde:	68bb      	ldr	r3, [r7, #8]
 8000be0:	68fa      	ldr	r2, [r7, #12]
 8000be2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000be6:	4805      	ldr	r0, [pc, #20]	@ (8000bfc <read_page_spi+0x48>)
 8000be8:	f001 fd24 	bl	8002634 <spi_read_data>
}
 8000bec:	bf00      	nop
 8000bee:	3710      	adds	r7, #16
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000bf6:	b002      	add	sp, #8
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	20000013 	.word	0x20000013

08000c00 <read_manufacturer_id>:

void read_manufacturer_id(uint8_t manu[2], SPI_HandleTypeDef *hspi, GPIO_Config config) {
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b08a      	sub	sp, #40	@ 0x28
 8000c04:	af04      	add	r7, sp, #16
 8000c06:	60f8      	str	r0, [r7, #12]
 8000c08:	60b9      	str	r1, [r7, #8]
 8000c0a:	4639      	mov	r1, r7
 8000c0c:	e881 000c 	stmia.w	r1, {r2, r3}

	// Read the status register to ensure no write is currently in progress
	check_busy(hspi, config, BSY_TIMEOUT_MS);
 8000c10:	2305      	movs	r3, #5
 8000c12:	463a      	mov	r2, r7
 8000c14:	ca06      	ldmia	r2, {r1, r2}
 8000c16:	68b8      	ldr	r0, [r7, #8]
 8000c18:	f7ff fe5d 	bl	80008d6 <check_busy>

	// Read the entire contents of a page starting from the given address
	uint8_t addr = 0x00;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	75fb      	strb	r3, [r7, #23]
	spi_read_data(&FLASH_READ_MANU, 2, manu, hspi, addr, config.GPIOx, config.GPIO_Pin);
 8000c20:	7dfb      	ldrb	r3, [r7, #23]
 8000c22:	683a      	ldr	r2, [r7, #0]
 8000c24:	88b9      	ldrh	r1, [r7, #4]
 8000c26:	9102      	str	r1, [sp, #8]
 8000c28:	9201      	str	r2, [sp, #4]
 8000c2a:	9300      	str	r3, [sp, #0]
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	68fa      	ldr	r2, [r7, #12]
 8000c30:	2102      	movs	r1, #2
 8000c32:	4803      	ldr	r0, [pc, #12]	@ (8000c40 <read_manufacturer_id+0x40>)
 8000c34:	f001 fcfe 	bl	8002634 <spi_read_data>
}
 8000c38:	bf00      	nop
 8000c3a:	3718      	adds	r7, #24
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	20000014 	.word	0x20000014

08000c44 <create_GPIO_Config>:
 */

#include "gpio_struct.h"

// Function to initialize the GPIO_Config struct
GPIO_Config create_GPIO_Config(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) {
 8000c44:	b480      	push	{r7}
 8000c46:	b087      	sub	sp, #28
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	60f8      	str	r0, [r7, #12]
 8000c4c:	60b9      	str	r1, [r7, #8]
 8000c4e:	4613      	mov	r3, r2
 8000c50:	80fb      	strh	r3, [r7, #6]
    GPIO_Config new_config;
    new_config.GPIOx = GPIOx;
 8000c52:	68bb      	ldr	r3, [r7, #8]
 8000c54:	613b      	str	r3, [r7, #16]
    new_config.GPIO_Pin = GPIO_Pin;
 8000c56:	88fb      	ldrh	r3, [r7, #6]
 8000c58:	82bb      	strh	r3, [r7, #20]
    return new_config;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	461a      	mov	r2, r3
 8000c5e:	f107 0310 	add.w	r3, r7, #16
 8000c62:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000c66:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8000c6a:	68f8      	ldr	r0, [r7, #12]
 8000c6c:	371c      	adds	r7, #28
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr

08000c76 <i2c_read_reg>:
 *      Author: aidencontini
 */

#include "i2c_driver.h"

HAL_StatusTypeDef i2c_read_reg(I2C_HandleTypeDef* hi2c, uint8_t* data_ptr, uint8_t dev_addr, uint8_t* register_addr) {
 8000c76:	b580      	push	{r7, lr}
 8000c78:	b088      	sub	sp, #32
 8000c7a:	af02      	add	r7, sp, #8
 8000c7c:	60f8      	str	r0, [r7, #12]
 8000c7e:	60b9      	str	r1, [r7, #8]
 8000c80:	603b      	str	r3, [r7, #0]
 8000c82:	4613      	mov	r3, r2
 8000c84:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(hi2c, (dev_addr << 1) & 0xFE, register_addr, 1, I2C_TIMEOUT_SML);
 8000c86:	79fb      	ldrb	r3, [r7, #7]
 8000c88:	005b      	lsls	r3, r3, #1
 8000c8a:	b29b      	uxth	r3, r3
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	b299      	uxth	r1, r3
 8000c90:	2301      	movs	r3, #1
 8000c92:	9300      	str	r3, [sp, #0]
 8000c94:	2301      	movs	r3, #1
 8000c96:	683a      	ldr	r2, [r7, #0]
 8000c98:	68f8      	ldr	r0, [r7, #12]
 8000c9a:	f004 f923 	bl	8004ee4 <HAL_I2C_Master_Transmit>
	HAL_StatusTypeDef hal_status = HAL_I2C_Master_Receive(hi2c, (dev_addr << 1) | 0x01, data_ptr, 1, I2C_TIMEOUT_SML);
 8000c9e:	79fb      	ldrb	r3, [r7, #7]
 8000ca0:	005b      	lsls	r3, r3, #1
 8000ca2:	b21b      	sxth	r3, r3
 8000ca4:	f043 0301 	orr.w	r3, r3, #1
 8000ca8:	b21b      	sxth	r3, r3
 8000caa:	b299      	uxth	r1, r3
 8000cac:	2301      	movs	r3, #1
 8000cae:	9300      	str	r3, [sp, #0]
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	68ba      	ldr	r2, [r7, #8]
 8000cb4:	68f8      	ldr	r0, [r7, #12]
 8000cb6:	f004 fa13 	bl	80050e0 <HAL_I2C_Master_Receive>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	75fb      	strb	r3, [r7, #23]
	return hal_status;
 8000cbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3718      	adds	r7, #24
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <i2c_burst_read>:

HAL_StatusTypeDef i2c_burst_read(I2C_HandleTypeDef* hi2c, uint8_t dev_addr, uint8_t register_addr, uint8_t size, uint8_t data_buffer[size]) {
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b086      	sub	sp, #24
 8000ccc:	af02      	add	r7, sp, #8
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	4608      	mov	r0, r1
 8000cd2:	4611      	mov	r1, r2
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	70fb      	strb	r3, [r7, #3]
 8000cda:	460b      	mov	r3, r1
 8000cdc:	70bb      	strb	r3, [r7, #2]
 8000cde:	4613      	mov	r3, r2
 8000ce0:	707b      	strb	r3, [r7, #1]
	// In order to read multiple bytes, it is necessary to assert the most significant bit of the sub-address field.
	uint8_t addr = register_addr | 0x80;
 8000ce2:	78bb      	ldrb	r3, [r7, #2]
 8000ce4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(hi2c, (dev_addr << 1) & 0xFE, &addr, 1, I2C_TIMEOUT_SML);
 8000cec:	78fb      	ldrb	r3, [r7, #3]
 8000cee:	005b      	lsls	r3, r3, #1
 8000cf0:	b29b      	uxth	r3, r3
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	b299      	uxth	r1, r3
 8000cf6:	f107 020e 	add.w	r2, r7, #14
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	9300      	str	r3, [sp, #0]
 8000cfe:	2301      	movs	r3, #1
 8000d00:	6878      	ldr	r0, [r7, #4]
 8000d02:	f004 f8ef 	bl	8004ee4 <HAL_I2C_Master_Transmit>
	HAL_StatusTypeDef hal_status =  HAL_I2C_Master_Receive(hi2c, (dev_addr << 1) | 0x01, data_buffer, size, I2C_TIMEOUT_LRG);
 8000d06:	78fb      	ldrb	r3, [r7, #3]
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	b21b      	sxth	r3, r3
 8000d0c:	f043 0301 	orr.w	r3, r3, #1
 8000d10:	b21b      	sxth	r3, r3
 8000d12:	b299      	uxth	r1, r3
 8000d14:	787b      	ldrb	r3, [r7, #1]
 8000d16:	b29b      	uxth	r3, r3
 8000d18:	220a      	movs	r2, #10
 8000d1a:	9200      	str	r2, [sp, #0]
 8000d1c:	69ba      	ldr	r2, [r7, #24]
 8000d1e:	6878      	ldr	r0, [r7, #4]
 8000d20:	f004 f9de 	bl	80050e0 <HAL_I2C_Master_Receive>
 8000d24:	4603      	mov	r3, r0
 8000d26:	73fb      	strb	r3, [r7, #15]
	return hal_status;
 8000d28:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3710      	adds	r7, #16
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}

08000d32 <i2c_write_reg>:
	HAL_I2C_Master_Transmit(hi2c, (dev_addr << 1) & 0xFE, &addr, 1, I2C_TIMEOUT_SML);
	HAL_StatusTypeDef hal_status =  HAL_I2C_Master_Receive(hi2c, (dev_addr << 1) | 0x01, data_buffer, size, I2C_TIMEOUT_LRG);
	return hal_status;
}

HAL_StatusTypeDef i2c_write_reg(I2C_HandleTypeDef* hi2c, uint8_t dev_addr, uint8_t* register_addr, uint8_t data) {
 8000d32:	b580      	push	{r7, lr}
 8000d34:	b088      	sub	sp, #32
 8000d36:	af02      	add	r7, sp, #8
 8000d38:	60f8      	str	r0, [r7, #12]
 8000d3a:	607a      	str	r2, [r7, #4]
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	460b      	mov	r3, r1
 8000d40:	72fb      	strb	r3, [r7, #11]
 8000d42:	4613      	mov	r3, r2
 8000d44:	72bb      	strb	r3, [r7, #10]
	uint8_t data_tx[2] = {*register_addr, data};
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	753b      	strb	r3, [r7, #20]
 8000d4c:	7abb      	ldrb	r3, [r7, #10]
 8000d4e:	757b      	strb	r3, [r7, #21]
	HAL_StatusTypeDef hal_status = HAL_I2C_Master_Transmit(hi2c, (dev_addr << 1) & 0xFE, data_tx, 2, I2C_TIMEOUT_SML);
 8000d50:	7afb      	ldrb	r3, [r7, #11]
 8000d52:	005b      	lsls	r3, r3, #1
 8000d54:	b29b      	uxth	r3, r3
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	b299      	uxth	r1, r3
 8000d5a:	f107 0214 	add.w	r2, r7, #20
 8000d5e:	2301      	movs	r3, #1
 8000d60:	9300      	str	r3, [sp, #0]
 8000d62:	2302      	movs	r3, #2
 8000d64:	68f8      	ldr	r0, [r7, #12]
 8000d66:	f004 f8bd 	bl	8004ee4 <HAL_I2C_Master_Transmit>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	75fb      	strb	r3, [r7, #23]
	return hal_status;
 8000d6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3718      	adds	r7, #24
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d7e:	f002 f94b 	bl	8003018 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d82:	f000 f91f 	bl	8000fc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d86:	f000 fb9f 	bl	80014c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d8a:	f000 fb67 	bl	800145c <MX_DMA_Init>
  MX_I2C1_Init();
 8000d8e:	f000 f9bd 	bl	800110c <MX_I2C1_Init>
  MX_RTC_Init();
 8000d92:	f000 fa3b 	bl	800120c <MX_RTC_Init>
  MX_SPI1_Init();
 8000d96:	f000 fa5f 	bl	8001258 <MX_SPI1_Init>
  MX_TIM6_Init();
 8000d9a:	f000 fac9 	bl	8001330 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 8000d9e:	f000 fb33 	bl	8001408 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000da2:	f000 fa8f 	bl	80012c4 <MX_SPI2_Init>
  MX_CAN2_Init();
 8000da6:	f000 f979 	bl	800109c <MX_CAN2_Init>
  MX_TIM7_Init();
 8000daa:	f000 faf7 	bl	800139c <MX_TIM7_Init>
  MX_I2C3_Init();
 8000dae:	f000 f9ed 	bl	800118c <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
  systemInit();
 8000db2:	f000 fc71 	bl	8001698 <systemInit>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  // If the flight jumper has been removed (GPIO rising edge), reset the time to 0.
	  if(rtc_reset == FLAG_SET) {
 8000db6:	4b6b      	ldr	r3, [pc, #428]	@ (8000f64 <main+0x1ec>)
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	2b01      	cmp	r3, #1
 8000dbc:	d105      	bne.n	8000dca <main+0x52>
		  initialise_rtc_default(&hrtc);
 8000dbe:	486a      	ldr	r0, [pc, #424]	@ (8000f68 <main+0x1f0>)
 8000dc0:	f001 fb68 	bl	8002494 <initialise_rtc_default>
		  rtc_reset = FLAG_RESET;
 8000dc4:	4b67      	ldr	r3, [pc, #412]	@ (8000f64 <main+0x1ec>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	701a      	strb	r2, [r3, #0]
	  }

	  // Handle UART receive flag
	  if(uart2_rec_flag == FLAG_SET) {
 8000dca:	4b68      	ldr	r3, [pc, #416]	@ (8000f6c <main+0x1f4>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d104      	bne.n	8000ddc <main+0x64>
		  handleUART();
 8000dd2:	f000 fe65 	bl	8001aa0 <handleUART>
		  uart2_rec_flag = FLAG_RESET;
 8000dd6:	4b65      	ldr	r3, [pc, #404]	@ (8000f6c <main+0x1f4>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	701a      	strb	r2, [r3, #0]
	  }

	  // Handle CAN receive flag
	  if(CAN_RX_Flag == FLAG_SET) {
 8000ddc:	4b64      	ldr	r3, [pc, #400]	@ (8000f70 <main+0x1f8>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d117      	bne.n	8000e14 <main+0x9c>
		  if((CAN_First_Msg == FLAG_SET) && (flight_state == GROUND)) {
 8000de4:	4b63      	ldr	r3, [pc, #396]	@ (8000f74 <main+0x1fc>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d106      	bne.n	8000dfa <main+0x82>
 8000dec:	4b62      	ldr	r3, [pc, #392]	@ (8000f78 <main+0x200>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d102      	bne.n	8000dfa <main+0x82>
			  flight_state = LOADED;
 8000df4:	4b60      	ldr	r3, [pc, #384]	@ (8000f78 <main+0x200>)
 8000df6:	2201      	movs	r2, #1
 8000df8:	701a      	strb	r2, [r3, #0]
		  }

		  handleCAN();
 8000dfa:	f000 fde7 	bl	80019cc <handleCAN>
		  HAL_GPIO_TogglePin(led_green.GPIOx, led_green.GPIO_Pin);
 8000dfe:	4b5f      	ldr	r3, [pc, #380]	@ (8000f7c <main+0x204>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a5e      	ldr	r2, [pc, #376]	@ (8000f7c <main+0x204>)
 8000e04:	8892      	ldrh	r2, [r2, #4]
 8000e06:	4611      	mov	r1, r2
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f003 fef4 	bl	8004bf6 <HAL_GPIO_TogglePin>
		  CAN_RX_Flag = FLAG_RESET;
 8000e0e:	4b58      	ldr	r3, [pc, #352]	@ (8000f70 <main+0x1f8>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	701a      	strb	r2, [r3, #0]
	  }

	  if (tim7_overflow_flag == FLAG_SET) {
 8000e14:	4b5a      	ldr	r3, [pc, #360]	@ (8000f80 <main+0x208>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	2b01      	cmp	r3, #1
 8000e1a:	d12b      	bne.n	8000e74 <main+0xfc>
		  HAL_GPIO_TogglePin(led_orange.GPIOx, led_orange.GPIO_Pin);		// Toggle LED
 8000e1c:	4b59      	ldr	r3, [pc, #356]	@ (8000f84 <main+0x20c>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a58      	ldr	r2, [pc, #352]	@ (8000f84 <main+0x20c>)
 8000e22:	8892      	ldrh	r2, [r2, #4]
 8000e24:	4611      	mov	r1, r2
 8000e26:	4618      	mov	r0, r3
 8000e28:	f003 fee5 	bl	8004bf6 <HAL_GPIO_TogglePin>
		  sysStatus = systemStatus(&hspi1, &hspi2, i2c_bme280, i2c_accel);
 8000e2c:	4b56      	ldr	r3, [pc, #344]	@ (8000f88 <main+0x210>)
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	4b56      	ldr	r3, [pc, #344]	@ (8000f8c <main+0x214>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4956      	ldr	r1, [pc, #344]	@ (8000f90 <main+0x218>)
 8000e36:	4857      	ldr	r0, [pc, #348]	@ (8000f94 <main+0x21c>)
 8000e38:	f000 fffc 	bl	8001e34 <systemStatus>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	461a      	mov	r2, r3
 8000e40:	4b55      	ldr	r3, [pc, #340]	@ (8000f98 <main+0x220>)
 8000e42:	701a      	strb	r2, [r3, #0]

		  if(sysStatus == 0x00) {
 8000e44:	4b54      	ldr	r3, [pc, #336]	@ (8000f98 <main+0x220>)
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d108      	bne.n	8000e5e <main+0xe6>
			  HAL_GPIO_WritePin(status_led.GPIOx, status_led.GPIO_Pin, GPIO_PIN_SET);	// Turn LED off
 8000e4c:	4b53      	ldr	r3, [pc, #332]	@ (8000f9c <main+0x224>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a52      	ldr	r2, [pc, #328]	@ (8000f9c <main+0x224>)
 8000e52:	8891      	ldrh	r1, [r2, #4]
 8000e54:	2201      	movs	r2, #1
 8000e56:	4618      	mov	r0, r3
 8000e58:	f003 feb4 	bl	8004bc4 <HAL_GPIO_WritePin>
 8000e5c:	e007      	b.n	8000e6e <main+0xf6>
		  } else {
			  HAL_GPIO_WritePin(status_led.GPIOx, status_led.GPIO_Pin, GPIO_PIN_RESET);
 8000e5e:	4b4f      	ldr	r3, [pc, #316]	@ (8000f9c <main+0x224>)
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	4a4e      	ldr	r2, [pc, #312]	@ (8000f9c <main+0x224>)
 8000e64:	8891      	ldrh	r1, [r2, #4]
 8000e66:	2200      	movs	r2, #0
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f003 feab 	bl	8004bc4 <HAL_GPIO_WritePin>
		  }

		  tim7_overflow_flag = FLAG_RESET;
 8000e6e:	4b44      	ldr	r3, [pc, #272]	@ (8000f80 <main+0x208>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	701a      	strb	r2, [r3, #0]
	  }

	  // Handle Timer 6 overflow flag
	  if(tim6_overflow_flag == FLAG_SET) {
 8000e74:	4b4a      	ldr	r3, [pc, #296]	@ (8000fa0 <main+0x228>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	2b01      	cmp	r3, #1
 8000e7a:	d10a      	bne.n	8000e92 <main+0x11a>
		  readAllSensors(i2c_accel, i2c_bme280, &hrtc);
 8000e7c:	4b43      	ldr	r3, [pc, #268]	@ (8000f8c <main+0x214>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a41      	ldr	r2, [pc, #260]	@ (8000f88 <main+0x210>)
 8000e82:	6811      	ldr	r1, [r2, #0]
 8000e84:	4a38      	ldr	r2, [pc, #224]	@ (8000f68 <main+0x1f0>)
 8000e86:	4618      	mov	r0, r3
 8000e88:	f001 fa20 	bl	80022cc <readAllSensors>
		  tim6_overflow_flag = FLAG_RESET;
 8000e8c:	4b44      	ldr	r3, [pc, #272]	@ (8000fa0 <main+0x228>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	701a      	strb	r2, [r3, #0]
	  }

	  // Write data to flash when buffer is full
	  if(byte_tracker > (PAGE_SIZE - READ_SIZE)) {
 8000e92:	4b44      	ldr	r3, [pc, #272]	@ (8000fa4 <main+0x22c>)
 8000e94:	881b      	ldrh	r3, [r3, #0]
 8000e96:	2beb      	cmp	r3, #235	@ 0xeb
 8000e98:	d953      	bls.n	8000f42 <main+0x1ca>
		  GPIO_PinState flight_mode = HAL_GPIO_ReadPin(jmp_flight.GPIOx, jmp_flight.GPIO_Pin);
 8000e9a:	4b43      	ldr	r3, [pc, #268]	@ (8000fa8 <main+0x230>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4a42      	ldr	r2, [pc, #264]	@ (8000fa8 <main+0x230>)
 8000ea0:	8892      	ldrh	r2, [r2, #4]
 8000ea2:	b292      	uxth	r2, r2
 8000ea4:	4611      	mov	r1, r2
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f003 fe74 	bl	8004b94 <HAL_GPIO_ReadPin>
 8000eac:	4603      	mov	r3, r0
 8000eae:	71fb      	strb	r3, [r7, #7]
		  if((flight_mode & !(end_of_flash)) == FLAG_SET) {
 8000eb0:	79fb      	ldrb	r3, [r7, #7]
 8000eb2:	4a3e      	ldr	r2, [pc, #248]	@ (8000fac <main+0x234>)
 8000eb4:	7812      	ldrb	r2, [r2, #0]
 8000eb6:	2a00      	cmp	r2, #0
 8000eb8:	bf0c      	ite	eq
 8000eba:	2201      	moveq	r2, #1
 8000ebc:	2200      	movne	r2, #0
 8000ebe:	b2d2      	uxtb	r2, r2
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	2b01      	cmp	r3, #1
 8000ec4:	d133      	bne.n	8000f2e <main+0x1b6>
			  HAL_GPIO_WritePin(led_green.GPIOx, led_green.GPIO_Pin, GPIO_PIN_SET);		// Toggle LED when writing data
 8000ec6:	4b2d      	ldr	r3, [pc, #180]	@ (8000f7c <main+0x204>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a2c      	ldr	r2, [pc, #176]	@ (8000f7c <main+0x204>)
 8000ecc:	8891      	ldrh	r1, [r2, #4]
 8000ece:	2201      	movs	r2, #1
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f003 fe77 	bl	8004bc4 <HAL_GPIO_WritePin>

			  write_data_spi_dma(data_buffer_tx[buffer_tracker], &hspi1, next_blank_page, cs_spi1);
 8000ed6:	4b36      	ldr	r3, [pc, #216]	@ (8000fb0 <main+0x238>)
 8000ed8:	781b      	ldrb	r3, [r3, #0]
 8000eda:	021b      	lsls	r3, r3, #8
 8000edc:	4a35      	ldr	r2, [pc, #212]	@ (8000fb4 <main+0x23c>)
 8000ede:	1898      	adds	r0, r3, r2
 8000ee0:	4b35      	ldr	r3, [pc, #212]	@ (8000fb8 <main+0x240>)
 8000ee2:	6819      	ldr	r1, [r3, #0]
 8000ee4:	4b35      	ldr	r3, [pc, #212]	@ (8000fbc <main+0x244>)
 8000ee6:	685a      	ldr	r2, [r3, #4]
 8000ee8:	9200      	str	r2, [sp, #0]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	460a      	mov	r2, r1
 8000eee:	4929      	ldr	r1, [pc, #164]	@ (8000f94 <main+0x21c>)
 8000ef0:	f7ff fd9a 	bl	8000a28 <write_data_spi_dma>
			  write_data_spi_dma(data_buffer_tx[buffer_tracker], &hspi2, next_blank_page, cs_spi2);
 8000ef4:	4b2e      	ldr	r3, [pc, #184]	@ (8000fb0 <main+0x238>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	021b      	lsls	r3, r3, #8
 8000efa:	4a2e      	ldr	r2, [pc, #184]	@ (8000fb4 <main+0x23c>)
 8000efc:	1898      	adds	r0, r3, r2
 8000efe:	4b2e      	ldr	r3, [pc, #184]	@ (8000fb8 <main+0x240>)
 8000f00:	6819      	ldr	r1, [r3, #0]
 8000f02:	4b2f      	ldr	r3, [pc, #188]	@ (8000fc0 <main+0x248>)
 8000f04:	685a      	ldr	r2, [r3, #4]
 8000f06:	9200      	str	r2, [sp, #0]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	460a      	mov	r2, r1
 8000f0c:	4920      	ldr	r1, [pc, #128]	@ (8000f90 <main+0x218>)
 8000f0e:	f7ff fd8b 	bl	8000a28 <write_data_spi_dma>
			  next_blank_page += PAGE_SIZE;
 8000f12:	4b29      	ldr	r3, [pc, #164]	@ (8000fb8 <main+0x240>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000f1a:	4a27      	ldr	r2, [pc, #156]	@ (8000fb8 <main+0x240>)
 8000f1c:	6013      	str	r3, [r2, #0]

			  HAL_GPIO_WritePin(led_green.GPIOx, led_green.GPIO_Pin, GPIO_PIN_RESET);		// Toggle LED when writing data
 8000f1e:	4b17      	ldr	r3, [pc, #92]	@ (8000f7c <main+0x204>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	4a16      	ldr	r2, [pc, #88]	@ (8000f7c <main+0x204>)
 8000f24:	8891      	ldrh	r1, [r2, #4]
 8000f26:	2200      	movs	r2, #0
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f003 fe4b 	bl	8004bc4 <HAL_GPIO_WritePin>
		  }

		// Reset the buffer trackers
		buffer_tracker = buffer_tracker ^ 0x01;
 8000f2e:	4b20      	ldr	r3, [pc, #128]	@ (8000fb0 <main+0x238>)
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	f083 0301 	eor.w	r3, r3, #1
 8000f36:	b2da      	uxtb	r2, r3
 8000f38:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb0 <main+0x238>)
 8000f3a:	701a      	strb	r2, [r3, #0]
		byte_tracker = 0;
 8000f3c:	4b19      	ldr	r3, [pc, #100]	@ (8000fa4 <main+0x22c>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	801a      	strh	r2, [r3, #0]
	  }

	  if(next_blank_page == (NUM_OF_PAGES*PAGE_SIZE)) {
 8000f42:	4b1d      	ldr	r3, [pc, #116]	@ (8000fb8 <main+0x240>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f4a:	f47f af34 	bne.w	8000db6 <main+0x3e>
		  // TODO - Error Handle if SPI1 not found
		  next_blank_page = find_next_blank_page(&hspi1, &end_of_flash, cs_spi1);
 8000f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fbc <main+0x244>)
 8000f50:	cb0c      	ldmia	r3, {r2, r3}
 8000f52:	4916      	ldr	r1, [pc, #88]	@ (8000fac <main+0x234>)
 8000f54:	480f      	ldr	r0, [pc, #60]	@ (8000f94 <main+0x21c>)
 8000f56:	f7ff fd95 	bl	8000a84 <find_next_blank_page>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	4a16      	ldr	r2, [pc, #88]	@ (8000fb8 <main+0x240>)
 8000f5e:	6013      	str	r3, [r2, #0]
	  if(rtc_reset == FLAG_SET) {
 8000f60:	e729      	b.n	8000db6 <main+0x3e>
 8000f62:	bf00      	nop
 8000f64:	2000061c 	.word	0x2000061c
 8000f68:	20000118 	.word	0x20000118
 8000f6c:	2000038a 	.word	0x2000038a
 8000f70:	200003b4 	.word	0x200003b4
 8000f74:	200003b5 	.word	0x200003b5
 8000f78:	2000061e 	.word	0x2000061e
 8000f7c:	200005e4 	.word	0x200005e4
 8000f80:	200003b7 	.word	0x200003b7
 8000f84:	200005dc 	.word	0x200005dc
 8000f88:	20000384 	.word	0x20000384
 8000f8c:	20000380 	.word	0x20000380
 8000f90:	20000190 	.word	0x20000190
 8000f94:	20000138 	.word	0x20000138
 8000f98:	2000061d 	.word	0x2000061d
 8000f9c:	200005ec 	.word	0x200005ec
 8000fa0:	200003b6 	.word	0x200003b6
 8000fa4:	200005d8 	.word	0x200005d8
 8000fa8:	20000614 	.word	0x20000614
 8000fac:	200005da 	.word	0x200005da
 8000fb0:	200005b8 	.word	0x200005b8
 8000fb4:	200003b8 	.word	0x200003b8
 8000fb8:	200005d4 	.word	0x200005d4
 8000fbc:	200005f4 	.word	0x200005f4
 8000fc0:	20000604 	.word	0x20000604

08000fc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b094      	sub	sp, #80	@ 0x50
 8000fc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fca:	f107 0320 	add.w	r3, r7, #32
 8000fce:	2230      	movs	r2, #48	@ 0x30
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f008 fa96 	bl	8009504 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fd8:	f107 030c 	add.w	r3, r7, #12
 8000fdc:	2200      	movs	r2, #0
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	605a      	str	r2, [r3, #4]
 8000fe2:	609a      	str	r2, [r3, #8]
 8000fe4:	60da      	str	r2, [r3, #12]
 8000fe6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60bb      	str	r3, [r7, #8]
 8000fec:	4b29      	ldr	r3, [pc, #164]	@ (8001094 <SystemClock_Config+0xd0>)
 8000fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff0:	4a28      	ldr	r2, [pc, #160]	@ (8001094 <SystemClock_Config+0xd0>)
 8000ff2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ff6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff8:	4b26      	ldr	r3, [pc, #152]	@ (8001094 <SystemClock_Config+0xd0>)
 8000ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001000:	60bb      	str	r3, [r7, #8]
 8001002:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001004:	2300      	movs	r3, #0
 8001006:	607b      	str	r3, [r7, #4]
 8001008:	4b23      	ldr	r3, [pc, #140]	@ (8001098 <SystemClock_Config+0xd4>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a22      	ldr	r2, [pc, #136]	@ (8001098 <SystemClock_Config+0xd4>)
 800100e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001012:	6013      	str	r3, [r2, #0]
 8001014:	4b20      	ldr	r3, [pc, #128]	@ (8001098 <SystemClock_Config+0xd4>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800101c:	607b      	str	r3, [r7, #4]
 800101e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001020:	230a      	movs	r3, #10
 8001022:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001024:	2301      	movs	r3, #1
 8001026:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001028:	2310      	movs	r3, #16
 800102a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800102c:	2301      	movs	r3, #1
 800102e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001030:	2302      	movs	r3, #2
 8001032:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001034:	2300      	movs	r3, #0
 8001036:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001038:	2310      	movs	r3, #16
 800103a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800103c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001040:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001042:	2302      	movs	r3, #2
 8001044:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001046:	2304      	movs	r3, #4
 8001048:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800104a:	f107 0320 	add.w	r3, r7, #32
 800104e:	4618      	mov	r0, r3
 8001050:	f004 fea2 	bl	8005d98 <HAL_RCC_OscConfig>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800105a:	f000 fee5 	bl	8001e28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800105e:	230f      	movs	r3, #15
 8001060:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001062:	2302      	movs	r3, #2
 8001064:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001066:	2300      	movs	r3, #0
 8001068:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800106a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800106e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001070:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001074:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001076:	f107 030c 	add.w	r3, r7, #12
 800107a:	2105      	movs	r1, #5
 800107c:	4618      	mov	r0, r3
 800107e:	f005 f903 	bl	8006288 <HAL_RCC_ClockConfig>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001088:	f000 fece 	bl	8001e28 <Error_Handler>
  }
}
 800108c:	bf00      	nop
 800108e:	3750      	adds	r7, #80	@ 0x50
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	40023800 	.word	0x40023800
 8001098:	40007000 	.word	0x40007000

0800109c <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 80010a0:	4b18      	ldr	r3, [pc, #96]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010a2:	4a19      	ldr	r2, [pc, #100]	@ (8001108 <MX_CAN2_Init+0x6c>)
 80010a4:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 24;
 80010a6:	4b17      	ldr	r3, [pc, #92]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010a8:	2218      	movs	r2, #24
 80010aa:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80010ac:	4b15      	ldr	r3, [pc, #84]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80010b2:	4b14      	ldr	r3, [pc, #80]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80010b8:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_11TQ;
 80010ba:	4b12      	ldr	r3, [pc, #72]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010bc:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 80010c0:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 80010c2:	4b10      	ldr	r3, [pc, #64]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010c4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80010c8:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80010ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 80010d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 80010d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010d8:	2200      	movs	r2, #0
 80010da:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80010dc:	4b09      	ldr	r3, [pc, #36]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010de:	2200      	movs	r2, #0
 80010e0:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80010e2:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80010e8:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80010ee:	4805      	ldr	r0, [pc, #20]	@ (8001104 <MX_CAN2_Init+0x68>)
 80010f0:	f002 f828 	bl	8003144 <HAL_CAN_Init>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_CAN2_Init+0x62>
  {
    Error_Handler();
 80010fa:	f000 fe95 	bl	8001e28 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80010fe:	bf00      	nop
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	20000048 	.word	0x20000048
 8001108:	40006800 	.word	0x40006800

0800110c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001110:	4b1b      	ldr	r3, [pc, #108]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001112:	4a1c      	ldr	r2, [pc, #112]	@ (8001184 <MX_I2C1_Init+0x78>)
 8001114:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001116:	4b1a      	ldr	r3, [pc, #104]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001118:	4a1b      	ldr	r2, [pc, #108]	@ (8001188 <MX_I2C1_Init+0x7c>)
 800111a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800111c:	4b18      	ldr	r3, [pc, #96]	@ (8001180 <MX_I2C1_Init+0x74>)
 800111e:	2200      	movs	r2, #0
 8001120:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001122:	4b17      	ldr	r3, [pc, #92]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001124:	2200      	movs	r2, #0
 8001126:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001128:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <MX_I2C1_Init+0x74>)
 800112a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800112e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001130:	4b13      	ldr	r3, [pc, #76]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001132:	2200      	movs	r2, #0
 8001134:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001136:	4b12      	ldr	r3, [pc, #72]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001138:	2200      	movs	r2, #0
 800113a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800113c:	4b10      	ldr	r3, [pc, #64]	@ (8001180 <MX_I2C1_Init+0x74>)
 800113e:	2200      	movs	r2, #0
 8001140:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001142:	4b0f      	ldr	r3, [pc, #60]	@ (8001180 <MX_I2C1_Init+0x74>)
 8001144:	2200      	movs	r2, #0
 8001146:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001148:	480d      	ldr	r0, [pc, #52]	@ (8001180 <MX_I2C1_Init+0x74>)
 800114a:	f003 fd87 	bl	8004c5c <HAL_I2C_Init>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001154:	f000 fe68 	bl	8001e28 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001158:	2100      	movs	r1, #0
 800115a:	4809      	ldr	r0, [pc, #36]	@ (8001180 <MX_I2C1_Init+0x74>)
 800115c:	f004 fd78 	bl	8005c50 <HAL_I2CEx_ConfigAnalogFilter>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001166:	f000 fe5f 	bl	8001e28 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800116a:	2100      	movs	r1, #0
 800116c:	4804      	ldr	r0, [pc, #16]	@ (8001180 <MX_I2C1_Init+0x74>)
 800116e:	f004 fdab 	bl	8005cc8 <HAL_I2CEx_ConfigDigitalFilter>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001178:	f000 fe56 	bl	8001e28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800117c:	bf00      	nop
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000070 	.word	0x20000070
 8001184:	40005400 	.word	0x40005400
 8001188:	000186a0 	.word	0x000186a0

0800118c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001190:	4b1b      	ldr	r3, [pc, #108]	@ (8001200 <MX_I2C3_Init+0x74>)
 8001192:	4a1c      	ldr	r2, [pc, #112]	@ (8001204 <MX_I2C3_Init+0x78>)
 8001194:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001196:	4b1a      	ldr	r3, [pc, #104]	@ (8001200 <MX_I2C3_Init+0x74>)
 8001198:	4a1b      	ldr	r2, [pc, #108]	@ (8001208 <MX_I2C3_Init+0x7c>)
 800119a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800119c:	4b18      	ldr	r3, [pc, #96]	@ (8001200 <MX_I2C3_Init+0x74>)
 800119e:	2200      	movs	r2, #0
 80011a0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80011a2:	4b17      	ldr	r3, [pc, #92]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011a8:	4b15      	ldr	r3, [pc, #84]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80011ae:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011b0:	4b13      	ldr	r3, [pc, #76]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80011b6:	4b12      	ldr	r3, [pc, #72]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011bc:	4b10      	ldr	r3, [pc, #64]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011be:	2200      	movs	r2, #0
 80011c0:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80011c8:	480d      	ldr	r0, [pc, #52]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011ca:	f003 fd47 	bl	8004c5c <HAL_I2C_Init>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80011d4:	f000 fe28 	bl	8001e28 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011d8:	2100      	movs	r1, #0
 80011da:	4809      	ldr	r0, [pc, #36]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011dc:	f004 fd38 	bl	8005c50 <HAL_I2CEx_ConfigAnalogFilter>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 80011e6:	f000 fe1f 	bl	8001e28 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80011ea:	2100      	movs	r1, #0
 80011ec:	4804      	ldr	r0, [pc, #16]	@ (8001200 <MX_I2C3_Init+0x74>)
 80011ee:	f004 fd6b 	bl	8005cc8 <HAL_I2CEx_ConfigDigitalFilter>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80011f8:	f000 fe16 	bl	8001e28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	200000c4 	.word	0x200000c4
 8001204:	40005c00 	.word	0x40005c00
 8001208:	000186a0 	.word	0x000186a0

0800120c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001210:	4b0f      	ldr	r3, [pc, #60]	@ (8001250 <MX_RTC_Init+0x44>)
 8001212:	4a10      	ldr	r2, [pc, #64]	@ (8001254 <MX_RTC_Init+0x48>)
 8001214:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001216:	4b0e      	ldr	r3, [pc, #56]	@ (8001250 <MX_RTC_Init+0x44>)
 8001218:	2200      	movs	r2, #0
 800121a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800121c:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <MX_RTC_Init+0x44>)
 800121e:	227f      	movs	r2, #127	@ 0x7f
 8001220:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001222:	4b0b      	ldr	r3, [pc, #44]	@ (8001250 <MX_RTC_Init+0x44>)
 8001224:	22ff      	movs	r2, #255	@ 0xff
 8001226:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001228:	4b09      	ldr	r3, [pc, #36]	@ (8001250 <MX_RTC_Init+0x44>)
 800122a:	2200      	movs	r2, #0
 800122c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800122e:	4b08      	ldr	r3, [pc, #32]	@ (8001250 <MX_RTC_Init+0x44>)
 8001230:	2200      	movs	r2, #0
 8001232:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001234:	4b06      	ldr	r3, [pc, #24]	@ (8001250 <MX_RTC_Init+0x44>)
 8001236:	2200      	movs	r2, #0
 8001238:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800123a:	4805      	ldr	r0, [pc, #20]	@ (8001250 <MX_RTC_Init+0x44>)
 800123c:	f005 fbc4 	bl	80069c8 <HAL_RTC_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001246:	f000 fdef 	bl	8001e28 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000118 	.word	0x20000118
 8001254:	40002800 	.word	0x40002800

08001258 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800125c:	4b17      	ldr	r3, [pc, #92]	@ (80012bc <MX_SPI1_Init+0x64>)
 800125e:	4a18      	ldr	r2, [pc, #96]	@ (80012c0 <MX_SPI1_Init+0x68>)
 8001260:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001262:	4b16      	ldr	r3, [pc, #88]	@ (80012bc <MX_SPI1_Init+0x64>)
 8001264:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001268:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800126a:	4b14      	ldr	r3, [pc, #80]	@ (80012bc <MX_SPI1_Init+0x64>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001270:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <MX_SPI1_Init+0x64>)
 8001272:	2200      	movs	r2, #0
 8001274:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001276:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <MX_SPI1_Init+0x64>)
 8001278:	2200      	movs	r2, #0
 800127a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800127c:	4b0f      	ldr	r3, [pc, #60]	@ (80012bc <MX_SPI1_Init+0x64>)
 800127e:	2200      	movs	r2, #0
 8001280:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001282:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <MX_SPI1_Init+0x64>)
 8001284:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001288:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800128a:	4b0c      	ldr	r3, [pc, #48]	@ (80012bc <MX_SPI1_Init+0x64>)
 800128c:	2208      	movs	r2, #8
 800128e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001290:	4b0a      	ldr	r3, [pc, #40]	@ (80012bc <MX_SPI1_Init+0x64>)
 8001292:	2200      	movs	r2, #0
 8001294:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001296:	4b09      	ldr	r3, [pc, #36]	@ (80012bc <MX_SPI1_Init+0x64>)
 8001298:	2200      	movs	r2, #0
 800129a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800129c:	4b07      	ldr	r3, [pc, #28]	@ (80012bc <MX_SPI1_Init+0x64>)
 800129e:	2200      	movs	r2, #0
 80012a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80012a2:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <MX_SPI1_Init+0x64>)
 80012a4:	220a      	movs	r2, #10
 80012a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012a8:	4804      	ldr	r0, [pc, #16]	@ (80012bc <MX_SPI1_Init+0x64>)
 80012aa:	f005 fe99 	bl	8006fe0 <HAL_SPI_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80012b4:	f000 fdb8 	bl	8001e28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80012b8:	bf00      	nop
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20000138 	.word	0x20000138
 80012c0:	40013000 	.word	0x40013000

080012c4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80012c8:	4b17      	ldr	r3, [pc, #92]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012ca:	4a18      	ldr	r2, [pc, #96]	@ (800132c <MX_SPI2_Init+0x68>)
 80012cc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80012ce:	4b16      	ldr	r3, [pc, #88]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012d0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80012d4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80012d6:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012d8:	2200      	movs	r2, #0
 80012da:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80012dc:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012de:	2200      	movs	r2, #0
 80012e0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80012e2:	4b11      	ldr	r3, [pc, #68]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80012e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80012ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012f4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80012f6:	4b0c      	ldr	r3, [pc, #48]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80012fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001328 <MX_SPI2_Init+0x64>)
 80012fe:	2200      	movs	r2, #0
 8001300:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001302:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <MX_SPI2_Init+0x64>)
 8001304:	2200      	movs	r2, #0
 8001306:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001308:	4b07      	ldr	r3, [pc, #28]	@ (8001328 <MX_SPI2_Init+0x64>)
 800130a:	2200      	movs	r2, #0
 800130c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800130e:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <MX_SPI2_Init+0x64>)
 8001310:	220a      	movs	r2, #10
 8001312:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001314:	4804      	ldr	r0, [pc, #16]	@ (8001328 <MX_SPI2_Init+0x64>)
 8001316:	f005 fe63 	bl	8006fe0 <HAL_SPI_Init>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001320:	f000 fd82 	bl	8001e28 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000190 	.word	0x20000190
 800132c:	40003800 	.word	0x40003800

08001330 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001336:	463b      	mov	r3, r7
 8001338:	2200      	movs	r2, #0
 800133a:	601a      	str	r2, [r3, #0]
 800133c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800133e:	4b15      	ldr	r3, [pc, #84]	@ (8001394 <MX_TIM6_Init+0x64>)
 8001340:	4a15      	ldr	r2, [pc, #84]	@ (8001398 <MX_TIM6_Init+0x68>)
 8001342:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 20999;
 8001344:	4b13      	ldr	r3, [pc, #76]	@ (8001394 <MX_TIM6_Init+0x64>)
 8001346:	f245 2207 	movw	r2, #20999	@ 0x5207
 800134a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800134c:	4b11      	ldr	r3, [pc, #68]	@ (8001394 <MX_TIM6_Init+0x64>)
 800134e:	2200      	movs	r2, #0
 8001350:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 80;
 8001352:	4b10      	ldr	r3, [pc, #64]	@ (8001394 <MX_TIM6_Init+0x64>)
 8001354:	2250      	movs	r2, #80	@ 0x50
 8001356:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001358:	4b0e      	ldr	r3, [pc, #56]	@ (8001394 <MX_TIM6_Init+0x64>)
 800135a:	2200      	movs	r2, #0
 800135c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800135e:	480d      	ldr	r0, [pc, #52]	@ (8001394 <MX_TIM6_Init+0x64>)
 8001360:	f006 fd5c 	bl	8007e1c <HAL_TIM_Base_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800136a:	f000 fd5d 	bl	8001e28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800136e:	2300      	movs	r3, #0
 8001370:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001372:	2300      	movs	r3, #0
 8001374:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001376:	463b      	mov	r3, r7
 8001378:	4619      	mov	r1, r3
 800137a:	4806      	ldr	r0, [pc, #24]	@ (8001394 <MX_TIM6_Init+0x64>)
 800137c:	f006 ffdc 	bl	8008338 <HAL_TIMEx_MasterConfigSynchronization>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001386:	f000 fd4f 	bl	8001e28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800138a:	bf00      	nop
 800138c:	3708      	adds	r7, #8
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	200002a8 	.word	0x200002a8
 8001398:	40001000 	.word	0x40001000

0800139c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a2:	463b      	mov	r3, r7
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80013aa:	4b15      	ldr	r3, [pc, #84]	@ (8001400 <MX_TIM7_Init+0x64>)
 80013ac:	4a15      	ldr	r2, [pc, #84]	@ (8001404 <MX_TIM7_Init+0x68>)
 80013ae:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 20999;
 80013b0:	4b13      	ldr	r3, [pc, #76]	@ (8001400 <MX_TIM7_Init+0x64>)
 80013b2:	f245 2207 	movw	r2, #20999	@ 0x5207
 80013b6:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b8:	4b11      	ldr	r3, [pc, #68]	@ (8001400 <MX_TIM7_Init+0x64>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 4000;
 80013be:	4b10      	ldr	r3, [pc, #64]	@ (8001400 <MX_TIM7_Init+0x64>)
 80013c0:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80013c4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013c6:	4b0e      	ldr	r3, [pc, #56]	@ (8001400 <MX_TIM7_Init+0x64>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80013cc:	480c      	ldr	r0, [pc, #48]	@ (8001400 <MX_TIM7_Init+0x64>)
 80013ce:	f006 fd25 	bl	8007e1c <HAL_TIM_Base_Init>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80013d8:	f000 fd26 	bl	8001e28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013dc:	2300      	movs	r3, #0
 80013de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013e0:	2300      	movs	r3, #0
 80013e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80013e4:	463b      	mov	r3, r7
 80013e6:	4619      	mov	r1, r3
 80013e8:	4805      	ldr	r0, [pc, #20]	@ (8001400 <MX_TIM7_Init+0x64>)
 80013ea:	f006 ffa5 	bl	8008338 <HAL_TIMEx_MasterConfigSynchronization>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80013f4:	f000 fd18 	bl	8001e28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80013f8:	bf00      	nop
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	200002f0 	.word	0x200002f0
 8001404:	40001400 	.word	0x40001400

08001408 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800140c:	4b11      	ldr	r3, [pc, #68]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 800140e:	4a12      	ldr	r2, [pc, #72]	@ (8001458 <MX_USART2_UART_Init+0x50>)
 8001410:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001412:	4b10      	ldr	r3, [pc, #64]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 8001414:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001418:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800141a:	4b0e      	ldr	r3, [pc, #56]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 800141c:	2200      	movs	r2, #0
 800141e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001420:	4b0c      	ldr	r3, [pc, #48]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 8001422:	2200      	movs	r2, #0
 8001424:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001426:	4b0b      	ldr	r3, [pc, #44]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 8001428:	2200      	movs	r2, #0
 800142a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800142c:	4b09      	ldr	r3, [pc, #36]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 800142e:	220c      	movs	r2, #12
 8001430:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001432:	4b08      	ldr	r3, [pc, #32]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 8001434:	2200      	movs	r2, #0
 8001436:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001438:	4b06      	ldr	r3, [pc, #24]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 800143a:	2200      	movs	r2, #0
 800143c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800143e:	4805      	ldr	r0, [pc, #20]	@ (8001454 <MX_USART2_UART_Init+0x4c>)
 8001440:	f007 f80a 	bl	8008458 <HAL_UART_Init>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800144a:	f000 fced 	bl	8001e28 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20000338 	.word	0x20000338
 8001458:	40004400 	.word	0x40004400

0800145c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001462:	2300      	movs	r3, #0
 8001464:	607b      	str	r3, [r7, #4]
 8001466:	4b17      	ldr	r3, [pc, #92]	@ (80014c4 <MX_DMA_Init+0x68>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800146a:	4a16      	ldr	r2, [pc, #88]	@ (80014c4 <MX_DMA_Init+0x68>)
 800146c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001470:	6313      	str	r3, [r2, #48]	@ 0x30
 8001472:	4b14      	ldr	r3, [pc, #80]	@ (80014c4 <MX_DMA_Init+0x68>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001476:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	603b      	str	r3, [r7, #0]
 8001482:	4b10      	ldr	r3, [pc, #64]	@ (80014c4 <MX_DMA_Init+0x68>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001486:	4a0f      	ldr	r2, [pc, #60]	@ (80014c4 <MX_DMA_Init+0x68>)
 8001488:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800148c:	6313      	str	r3, [r2, #48]	@ 0x30
 800148e:	4b0d      	ldr	r3, [pc, #52]	@ (80014c4 <MX_DMA_Init+0x68>)
 8001490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001492:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001496:	603b      	str	r3, [r7, #0]
 8001498:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800149a:	2200      	movs	r2, #0
 800149c:	2100      	movs	r1, #0
 800149e:	200f      	movs	r0, #15
 80014a0:	f002 fd93 	bl	8003fca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80014a4:	200f      	movs	r0, #15
 80014a6:	f002 fdac 	bl	8004002 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80014aa:	2200      	movs	r2, #0
 80014ac:	2100      	movs	r1, #0
 80014ae:	203b      	movs	r0, #59	@ 0x3b
 80014b0:	f002 fd8b 	bl	8003fca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80014b4:	203b      	movs	r0, #59	@ 0x3b
 80014b6:	f002 fda4 	bl	8004002 <HAL_NVIC_EnableIRQ>

}
 80014ba:	bf00      	nop
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40023800 	.word	0x40023800

080014c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08a      	sub	sp, #40	@ 0x28
 80014cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ce:	f107 0314 	add.w	r3, r7, #20
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]
 80014d8:	609a      	str	r2, [r3, #8]
 80014da:	60da      	str	r2, [r3, #12]
 80014dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014de:	2300      	movs	r3, #0
 80014e0:	613b      	str	r3, [r7, #16]
 80014e2:	4b5b      	ldr	r3, [pc, #364]	@ (8001650 <MX_GPIO_Init+0x188>)
 80014e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e6:	4a5a      	ldr	r2, [pc, #360]	@ (8001650 <MX_GPIO_Init+0x188>)
 80014e8:	f043 0304 	orr.w	r3, r3, #4
 80014ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ee:	4b58      	ldr	r3, [pc, #352]	@ (8001650 <MX_GPIO_Init+0x188>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f2:	f003 0304 	and.w	r3, r3, #4
 80014f6:	613b      	str	r3, [r7, #16]
 80014f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014fa:	2300      	movs	r3, #0
 80014fc:	60fb      	str	r3, [r7, #12]
 80014fe:	4b54      	ldr	r3, [pc, #336]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001502:	4a53      	ldr	r2, [pc, #332]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001504:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001508:	6313      	str	r3, [r2, #48]	@ 0x30
 800150a:	4b51      	ldr	r3, [pc, #324]	@ (8001650 <MX_GPIO_Init+0x188>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001512:	60fb      	str	r3, [r7, #12]
 8001514:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	4b4d      	ldr	r3, [pc, #308]	@ (8001650 <MX_GPIO_Init+0x188>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151e:	4a4c      	ldr	r2, [pc, #304]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	6313      	str	r3, [r2, #48]	@ 0x30
 8001526:	4b4a      	ldr	r3, [pc, #296]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	60bb      	str	r3, [r7, #8]
 8001530:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	607b      	str	r3, [r7, #4]
 8001536:	4b46      	ldr	r3, [pc, #280]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800153a:	4a45      	ldr	r2, [pc, #276]	@ (8001650 <MX_GPIO_Init+0x188>)
 800153c:	f043 0302 	orr.w	r3, r3, #2
 8001540:	6313      	str	r3, [r2, #48]	@ 0x30
 8001542:	4b43      	ldr	r3, [pc, #268]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001546:	f003 0302 	and.w	r3, r3, #2
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	603b      	str	r3, [r7, #0]
 8001552:	4b3f      	ldr	r3, [pc, #252]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001556:	4a3e      	ldr	r2, [pc, #248]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001558:	f043 0308 	orr.w	r3, r3, #8
 800155c:	6313      	str	r3, [r2, #48]	@ 0x30
 800155e:	4b3c      	ldr	r3, [pc, #240]	@ (8001650 <MX_GPIO_Init+0x188>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	f003 0308 	and.w	r3, r3, #8
 8001566:	603b      	str	r3, [r7, #0]
 8001568:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI2_WP_Pin|SPI2_CS_Pin|SPI1_CS_Pin, GPIO_PIN_RESET);
 800156a:	2200      	movs	r2, #0
 800156c:	2113      	movs	r1, #19
 800156e:	4839      	ldr	r0, [pc, #228]	@ (8001654 <MX_GPIO_Init+0x18c>)
 8001570:	f003 fb28 	bl	8004bc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_WP_GPIO_Port, SPI1_WP_Pin, GPIO_PIN_RESET);
 8001574:	2200      	movs	r2, #0
 8001576:	2110      	movs	r1, #16
 8001578:	4837      	ldr	r0, [pc, #220]	@ (8001658 <MX_GPIO_Init+0x190>)
 800157a:	f003 fb23 	bl	8004bc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED3_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 800157e:	2200      	movs	r2, #0
 8001580:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8001584:	4835      	ldr	r0, [pc, #212]	@ (800165c <MX_GPIO_Init+0x194>)
 8001586:	f003 fb1d 	bl	8004bc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI2_WP_Pin */
  GPIO_InitStruct.Pin = SPI2_WP_Pin;
 800158a:	2301      	movs	r3, #1
 800158c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800158e:	2301      	movs	r3, #1
 8001590:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001592:	2301      	movs	r3, #1
 8001594:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001596:	2300      	movs	r3, #0
 8001598:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_WP_GPIO_Port, &GPIO_InitStruct);
 800159a:	f107 0314 	add.w	r3, r7, #20
 800159e:	4619      	mov	r1, r3
 80015a0:	482c      	ldr	r0, [pc, #176]	@ (8001654 <MX_GPIO_Init+0x18c>)
 80015a2:	f003 f94b 	bl	800483c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_CS_Pin SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin|SPI1_CS_Pin;
 80015a6:	2312      	movs	r3, #18
 80015a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015aa:	2301      	movs	r3, #1
 80015ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b2:	2300      	movs	r3, #0
 80015b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015b6:	f107 0314 	add.w	r3, r7, #20
 80015ba:	4619      	mov	r1, r3
 80015bc:	4825      	ldr	r0, [pc, #148]	@ (8001654 <MX_GPIO_Init+0x18c>)
 80015be:	f003 f93d 	bl	800483c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_WP_Pin */
  GPIO_InitStruct.Pin = SPI1_WP_Pin;
 80015c2:	2310      	movs	r3, #16
 80015c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c6:	2301      	movs	r3, #1
 80015c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015ca:	2301      	movs	r3, #1
 80015cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ce:	2300      	movs	r3, #0
 80015d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_WP_GPIO_Port, &GPIO_InitStruct);
 80015d2:	f107 0314 	add.w	r3, r7, #20
 80015d6:	4619      	mov	r1, r3
 80015d8:	481f      	ldr	r0, [pc, #124]	@ (8001658 <MX_GPIO_Init+0x190>)
 80015da:	f003 f92f 	bl	800483c <HAL_GPIO_Init>

  /*Configure GPIO pin : Flight_JMP_Pin */
  GPIO_InitStruct.Pin = Flight_JMP_Pin;
 80015de:	2302      	movs	r3, #2
 80015e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015e2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e8:	2300      	movs	r3, #0
 80015ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Flight_JMP_GPIO_Port, &GPIO_InitStruct);
 80015ec:	f107 0314 	add.w	r3, r7, #20
 80015f0:	4619      	mov	r1, r3
 80015f2:	481a      	ldr	r0, [pc, #104]	@ (800165c <MX_GPIO_Init+0x194>)
 80015f4:	f003 f922 	bl	800483c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED1_Pin|LED2_Pin;
 80015f8:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 80015fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015fe:	2301      	movs	r3, #1
 8001600:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001602:	2302      	movs	r3, #2
 8001604:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001606:	2300      	movs	r3, #0
 8001608:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800160a:	f107 0314 	add.w	r3, r7, #20
 800160e:	4619      	mov	r1, r3
 8001610:	4812      	ldr	r0, [pc, #72]	@ (800165c <MX_GPIO_Init+0x194>)
 8001612:	f003 f913 	bl	800483c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001616:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800161a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161c:	2302      	movs	r3, #2
 800161e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001620:	2300      	movs	r3, #0
 8001622:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001624:	2303      	movs	r3, #3
 8001626:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001628:	2309      	movs	r3, #9
 800162a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162c:	f107 0314 	add.w	r3, r7, #20
 8001630:	4619      	mov	r1, r3
 8001632:	4809      	ldr	r0, [pc, #36]	@ (8001658 <MX_GPIO_Init+0x190>)
 8001634:	f003 f902 	bl	800483c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001638:	2200      	movs	r2, #0
 800163a:	2100      	movs	r1, #0
 800163c:	2007      	movs	r0, #7
 800163e:	f002 fcc4 	bl	8003fca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001642:	2007      	movs	r0, #7
 8001644:	f002 fcdd 	bl	8004002 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001648:	bf00      	nop
 800164a:	3728      	adds	r7, #40	@ 0x28
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	40023800 	.word	0x40023800
 8001654:	40020800 	.word	0x40020800
 8001658:	40020000 	.word	0x40020000
 800165c:	40020400 	.word	0x40020400

08001660 <clean_data_buffer>:

/* USER CODE BEGIN 4 */
void clean_data_buffer(uint16_t array_size, uint8_t data_array[array_size]) {
 8001660:	b480      	push	{r7}
 8001662:	b085      	sub	sp, #20
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	6039      	str	r1, [r7, #0]
 800166a:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < array_size; ++i) {
 800166c:	2300      	movs	r3, #0
 800166e:	60fb      	str	r3, [r7, #12]
 8001670:	e007      	b.n	8001682 <clean_data_buffer+0x22>
    	data_array[i] = 0xFF;  // Initialize each element to 0xFF
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	683a      	ldr	r2, [r7, #0]
 8001676:	4413      	add	r3, r2
 8001678:	22ff      	movs	r2, #255	@ 0xff
 800167a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < array_size; ++i) {
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	3301      	adds	r3, #1
 8001680:	60fb      	str	r3, [r7, #12]
 8001682:	88fb      	ldrh	r3, [r7, #6]
 8001684:	68fa      	ldr	r2, [r7, #12]
 8001686:	429a      	cmp	r2, r3
 8001688:	dbf3      	blt.n	8001672 <clean_data_buffer+0x12>
    }
}
 800168a:	bf00      	nop
 800168c:	bf00      	nop
 800168e:	3714      	adds	r7, #20
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <systemInit>:


void systemInit() {
 8001698:	b580      	push	{r7, lr}
 800169a:	b084      	sub	sp, #16
 800169c:	af00      	add	r7, sp, #0
	i2c_accel = &hi2c3;
 800169e:	4b64      	ldr	r3, [pc, #400]	@ (8001830 <systemInit+0x198>)
 80016a0:	4a64      	ldr	r2, [pc, #400]	@ (8001834 <systemInit+0x19c>)
 80016a2:	601a      	str	r2, [r3, #0]
	i2c_bme280 = &hi2c1;
 80016a4:	4b64      	ldr	r3, [pc, #400]	@ (8001838 <systemInit+0x1a0>)
 80016a6:	4a65      	ldr	r2, [pc, #404]	@ (800183c <systemInit+0x1a4>)
 80016a8:	601a      	str	r2, [r3, #0]

	configureCAN();
 80016aa:	f000 fb99 	bl	8001de0 <configureCAN>
	CAN_TxMailbox = 0;
 80016ae:	4b64      	ldr	r3, [pc, #400]	@ (8001840 <systemInit+0x1a8>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
	CAN_First_Msg = FLAG_RESET;
 80016b4:	4b63      	ldr	r3, [pc, #396]	@ (8001844 <systemInit+0x1ac>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	701a      	strb	r2, [r3, #0]
	clean_data_buffer(8, CAN_RxData);
 80016ba:	4963      	ldr	r1, [pc, #396]	@ (8001848 <systemInit+0x1b0>)
 80016bc:	2008      	movs	r0, #8
 80016be:	f7ff ffcf 	bl	8001660 <clean_data_buffer>

	gpio_set_config();
 80016c2:	f000 f8fb 	bl	80018bc <gpio_set_config>
	HAL_GPIO_WritePin(led_orange.GPIOx, led_orange.GPIO_Pin, GPIO_PIN_RESET);	// Turn LED off
 80016c6:	4b61      	ldr	r3, [pc, #388]	@ (800184c <systemInit+0x1b4>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4a60      	ldr	r2, [pc, #384]	@ (800184c <systemInit+0x1b4>)
 80016cc:	8891      	ldrh	r1, [r2, #4]
 80016ce:	2200      	movs	r2, #0
 80016d0:	4618      	mov	r0, r3
 80016d2:	f003 fa77 	bl	8004bc4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(status_led.GPIOx, status_led.GPIO_Pin, GPIO_PIN_RESET);	// Turn LED off
 80016d6:	4b5e      	ldr	r3, [pc, #376]	@ (8001850 <systemInit+0x1b8>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a5d      	ldr	r2, [pc, #372]	@ (8001850 <systemInit+0x1b8>)
 80016dc:	8891      	ldrh	r1, [r2, #4]
 80016de:	2200      	movs	r2, #0
 80016e0:	4618      	mov	r0, r3
 80016e2:	f003 fa6f 	bl	8004bc4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(cs_spi1.GPIOx, cs_spi1.GPIO_Pin, GPIO_PIN_SET);		// SET SPI CS High to disable bus 1
 80016e6:	4b5b      	ldr	r3, [pc, #364]	@ (8001854 <systemInit+0x1bc>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a5a      	ldr	r2, [pc, #360]	@ (8001854 <systemInit+0x1bc>)
 80016ec:	8891      	ldrh	r1, [r2, #4]
 80016ee:	2201      	movs	r2, #1
 80016f0:	4618      	mov	r0, r3
 80016f2:	f003 fa67 	bl	8004bc4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(cs_spi2.GPIOx, cs_spi2.GPIO_Pin, GPIO_PIN_SET);		// SET SPI CS High to disable bus 2
 80016f6:	4b58      	ldr	r3, [pc, #352]	@ (8001858 <systemInit+0x1c0>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a57      	ldr	r2, [pc, #348]	@ (8001858 <systemInit+0x1c0>)
 80016fc:	8891      	ldrh	r1, [r2, #4]
 80016fe:	2201      	movs	r2, #1
 8001700:	4618      	mov	r0, r3
 8001702:	f003 fa5f 	bl	8004bc4 <HAL_GPIO_WritePin>

	// Clean the data buffer and set all values to 0xFF
	clean_data_buffer(PAGE_SIZE, data_buffer_tx[0]);
 8001706:	4955      	ldr	r1, [pc, #340]	@ (800185c <systemInit+0x1c4>)
 8001708:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800170c:	f7ff ffa8 	bl	8001660 <clean_data_buffer>
	clean_data_buffer(PAGE_SIZE, data_buffer_tx[1]);
 8001710:	4953      	ldr	r1, [pc, #332]	@ (8001860 <systemInit+0x1c8>)
 8001712:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001716:	f7ff ffa3 	bl	8001660 <clean_data_buffer>

	for (uint8_t i = 0; i < 6; i++) {
 800171a:	2300      	movs	r3, #0
 800171c:	73fb      	strb	r3, [r7, #15]
 800171e:	e00e      	b.n	800173e <systemInit+0xa6>
		accel_data[i] = 0x00;
 8001720:	7bfb      	ldrb	r3, [r7, #15]
 8001722:	4a50      	ldr	r2, [pc, #320]	@ (8001864 <systemInit+0x1cc>)
 8001724:	2100      	movs	r1, #0
 8001726:	54d1      	strb	r1, [r2, r3]
		bme280_data_0[i] = 0x00;
 8001728:	7bfb      	ldrb	r3, [r7, #15]
 800172a:	4a4f      	ldr	r2, [pc, #316]	@ (8001868 <systemInit+0x1d0>)
 800172c:	2100      	movs	r1, #0
 800172e:	54d1      	strb	r1, [r2, r3]
		bme280_data_1[i] = 0x00;
 8001730:	7bfb      	ldrb	r3, [r7, #15]
 8001732:	4a4e      	ldr	r2, [pc, #312]	@ (800186c <systemInit+0x1d4>)
 8001734:	2100      	movs	r1, #0
 8001736:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 6; i++) {
 8001738:	7bfb      	ldrb	r3, [r7, #15]
 800173a:	3301      	adds	r3, #1
 800173c:	73fb      	strb	r3, [r7, #15]
 800173e:	7bfb      	ldrb	r3, [r7, #15]
 8001740:	2b05      	cmp	r3, #5
 8001742:	d9ed      	bls.n	8001720 <systemInit+0x88>
	}

	// Initialise the peripherals
	init_accel(i2c_accel);
 8001744:	4b3a      	ldr	r3, [pc, #232]	@ (8001830 <systemInit+0x198>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4618      	mov	r0, r3
 800174a:	f7fe fecf 	bl	80004ec <init_accel>
	init_bme280(i2c_bme280, 0);
 800174e:	4b3a      	ldr	r3, [pc, #232]	@ (8001838 <systemInit+0x1a0>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2100      	movs	r1, #0
 8001754:	4618      	mov	r0, r3
 8001756:	f7fe ff6d 	bl	8000634 <init_bme280>
	init_bme280(i2c_bme280, 1);
 800175a:	4b37      	ldr	r3, [pc, #220]	@ (8001838 <systemInit+0x1a0>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	2101      	movs	r1, #1
 8001760:	4618      	mov	r0, r3
 8001762:	f7fe ff67 	bl	8000634 <init_bme280>
	software_reset(&hspi1, cs_spi1);
 8001766:	4b3b      	ldr	r3, [pc, #236]	@ (8001854 <systemInit+0x1bc>)
 8001768:	e893 0006 	ldmia.w	r3, {r1, r2}
 800176c:	4840      	ldr	r0, [pc, #256]	@ (8001870 <systemInit+0x1d8>)
 800176e:	f7ff f937 	bl	80009e0 <software_reset>
	software_reset(&hspi2, cs_spi2);
 8001772:	4b39      	ldr	r3, [pc, #228]	@ (8001858 <systemInit+0x1c0>)
 8001774:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001778:	483e      	ldr	r0, [pc, #248]	@ (8001874 <systemInit+0x1dc>)
 800177a:	f7ff f931 	bl	80009e0 <software_reset>

	int next_blank_page0 = find_next_blank_page(&hspi1, &end_of_flash, cs_spi1);
 800177e:	4b35      	ldr	r3, [pc, #212]	@ (8001854 <systemInit+0x1bc>)
 8001780:	cb0c      	ldmia	r3, {r2, r3}
 8001782:	493d      	ldr	r1, [pc, #244]	@ (8001878 <systemInit+0x1e0>)
 8001784:	483a      	ldr	r0, [pc, #232]	@ (8001870 <systemInit+0x1d8>)
 8001786:	f7ff f97d 	bl	8000a84 <find_next_blank_page>
 800178a:	4603      	mov	r3, r0
 800178c:	60bb      	str	r3, [r7, #8]
//	int next_blank_page1 = find_next_blank_page(&hspi2, &end_of_flash, cs_spi2);
	int next_blank_page1 = 0;
 800178e:	2300      	movs	r3, #0
 8001790:	607b      	str	r3, [r7, #4]

	// Assign the value of next_blank_page to the larger of next_blank_page0 and next_blank_page1
	next_blank_page = (next_blank_page0 > next_blank_page1) ? next_blank_page0 : next_blank_page1;
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	4293      	cmp	r3, r2
 8001798:	bfb8      	it	lt
 800179a:	4613      	movlt	r3, r2
 800179c:	461a      	mov	r2, r3
 800179e:	4b37      	ldr	r3, [pc, #220]	@ (800187c <systemInit+0x1e4>)
 80017a0:	601a      	str	r2, [r3, #0]

	buffer_ref = 0;
 80017a2:	4b37      	ldr	r3, [pc, #220]	@ (8001880 <systemInit+0x1e8>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	701a      	strb	r2, [r3, #0]
	byte_tracker = 0;
 80017a8:	4b36      	ldr	r3, [pc, #216]	@ (8001884 <systemInit+0x1ec>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	801a      	strh	r2, [r3, #0]
	end_of_flash = FLAG_RESET;
 80017ae:	4b32      	ldr	r3, [pc, #200]	@ (8001878 <systemInit+0x1e0>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	701a      	strb	r2, [r3, #0]
	uart2_rec_flag = FLAG_RESET;
 80017b4:	4b34      	ldr	r3, [pc, #208]	@ (8001888 <systemInit+0x1f0>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	701a      	strb	r2, [r3, #0]
	CAN_RX_Flag = FLAG_RESET;
 80017ba:	4b34      	ldr	r3, [pc, #208]	@ (800188c <systemInit+0x1f4>)
 80017bc:	2200      	movs	r2, #0
 80017be:	701a      	strb	r2, [r3, #0]
	tim6_overflow_flag = FLAG_RESET;
 80017c0:	4b33      	ldr	r3, [pc, #204]	@ (8001890 <systemInit+0x1f8>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	701a      	strb	r2, [r3, #0]
	tim7_overflow_flag = FLAG_RESET;
 80017c6:	4b33      	ldr	r3, [pc, #204]	@ (8001894 <systemInit+0x1fc>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	701a      	strb	r2, [r3, #0]
	flight_state = GROUND;
 80017cc:	4b32      	ldr	r3, [pc, #200]	@ (8001898 <systemInit+0x200>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	701a      	strb	r2, [r3, #0]
	rtc_reset = FLAG_RESET;
 80017d2:	4b32      	ldr	r3, [pc, #200]	@ (800189c <systemInit+0x204>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	701a      	strb	r2, [r3, #0]

	sysStatus = systemStatus(&hspi1, &hspi2, i2c_bme280, i2c_accel);
 80017d8:	4b17      	ldr	r3, [pc, #92]	@ (8001838 <systemInit+0x1a0>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	4b14      	ldr	r3, [pc, #80]	@ (8001830 <systemInit+0x198>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4924      	ldr	r1, [pc, #144]	@ (8001874 <systemInit+0x1dc>)
 80017e2:	4823      	ldr	r0, [pc, #140]	@ (8001870 <systemInit+0x1d8>)
 80017e4:	f000 fb26 	bl	8001e34 <systemStatus>
 80017e8:	4603      	mov	r3, r0
 80017ea:	461a      	mov	r2, r3
 80017ec:	4b2c      	ldr	r3, [pc, #176]	@ (80018a0 <systemInit+0x208>)
 80017ee:	701a      	strb	r2, [r3, #0]

	send_uart_hex(&huart2, sysStatus);
 80017f0:	4b2b      	ldr	r3, [pc, #172]	@ (80018a0 <systemInit+0x208>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	4619      	mov	r1, r3
 80017f6:	482b      	ldr	r0, [pc, #172]	@ (80018a4 <systemInit+0x20c>)
 80017f8:	f001 fbcf 	bl	8002f9a <send_uart_hex>

	// Initiate clocks, interrupts, CAN and DMA
	HAL_UART_Receive_IT(&huart2, UARTRxData, 2);
 80017fc:	2202      	movs	r2, #2
 80017fe:	492a      	ldr	r1, [pc, #168]	@ (80018a8 <systemInit+0x210>)
 8001800:	4828      	ldr	r0, [pc, #160]	@ (80018a4 <systemInit+0x20c>)
 8001802:	f006 ff04 	bl	800860e <HAL_UART_Receive_IT>
	HAL_CAN_Start(&hcan2);
 8001806:	4829      	ldr	r0, [pc, #164]	@ (80018ac <systemInit+0x214>)
 8001808:	f001 fe78 	bl	80034fc <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 800180c:	2102      	movs	r1, #2
 800180e:	4827      	ldr	r0, [pc, #156]	@ (80018ac <systemInit+0x214>)
 8001810:	f002 f8aa 	bl	8003968 <HAL_CAN_ActivateNotification>
	initialise_rtc_default(&hrtc);
 8001814:	4826      	ldr	r0, [pc, #152]	@ (80018b0 <systemInit+0x218>)
 8001816:	f000 fe3d 	bl	8002494 <initialise_rtc_default>
	HAL_TIM_Base_Start_IT(&htim6);
 800181a:	4826      	ldr	r0, [pc, #152]	@ (80018b4 <systemInit+0x21c>)
 800181c:	f006 fb4e 	bl	8007ebc <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8001820:	4825      	ldr	r0, [pc, #148]	@ (80018b8 <systemInit+0x220>)
 8001822:	f006 fb4b 	bl	8007ebc <HAL_TIM_Base_Start_IT>
}
 8001826:	bf00      	nop
 8001828:	3710      	adds	r7, #16
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	20000380 	.word	0x20000380
 8001834:	200000c4 	.word	0x200000c4
 8001838:	20000384 	.word	0x20000384
 800183c:	20000070 	.word	0x20000070
 8001840:	2000038c 	.word	0x2000038c
 8001844:	200003b5 	.word	0x200003b5
 8001848:	200003ac 	.word	0x200003ac
 800184c:	200005dc 	.word	0x200005dc
 8001850:	200005ec 	.word	0x200005ec
 8001854:	200005f4 	.word	0x200005f4
 8001858:	20000604 	.word	0x20000604
 800185c:	200003b8 	.word	0x200003b8
 8001860:	200004b8 	.word	0x200004b8
 8001864:	200005bc 	.word	0x200005bc
 8001868:	200005c4 	.word	0x200005c4
 800186c:	200005cc 	.word	0x200005cc
 8001870:	20000138 	.word	0x20000138
 8001874:	20000190 	.word	0x20000190
 8001878:	200005da 	.word	0x200005da
 800187c:	200005d4 	.word	0x200005d4
 8001880:	200005d2 	.word	0x200005d2
 8001884:	200005d8 	.word	0x200005d8
 8001888:	2000038a 	.word	0x2000038a
 800188c:	200003b4 	.word	0x200003b4
 8001890:	200003b6 	.word	0x200003b6
 8001894:	200003b7 	.word	0x200003b7
 8001898:	2000061e 	.word	0x2000061e
 800189c:	2000061c 	.word	0x2000061c
 80018a0:	2000061d 	.word	0x2000061d
 80018a4:	20000338 	.word	0x20000338
 80018a8:	20000388 	.word	0x20000388
 80018ac:	20000048 	.word	0x20000048
 80018b0:	20000118 	.word	0x20000118
 80018b4:	200002a8 	.word	0x200002a8
 80018b8:	200002f0 	.word	0x200002f0

080018bc <gpio_set_config>:

void gpio_set_config() {
 80018bc:	b590      	push	{r4, r7, lr}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
	// Set LED gpio
	led_orange = create_GPIO_Config(GPIOB, GPIO_PIN_14);	// Orange LED (Heartbeat LED)
 80018c2:	4c37      	ldr	r4, [pc, #220]	@ (80019a0 <gpio_set_config+0xe4>)
 80018c4:	463b      	mov	r3, r7
 80018c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80018ca:	4936      	ldr	r1, [pc, #216]	@ (80019a4 <gpio_set_config+0xe8>)
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff f9b9 	bl	8000c44 <create_GPIO_Config>
 80018d2:	4622      	mov	r2, r4
 80018d4:	463b      	mov	r3, r7
 80018d6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80018da:	e882 0003 	stmia.w	r2, {r0, r1}
	led_green = create_GPIO_Config(GPIOB, GPIO_PIN_13);		// Green LED (Hard Drive LED)
 80018de:	4c32      	ldr	r4, [pc, #200]	@ (80019a8 <gpio_set_config+0xec>)
 80018e0:	463b      	mov	r3, r7
 80018e2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018e6:	492f      	ldr	r1, [pc, #188]	@ (80019a4 <gpio_set_config+0xe8>)
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff f9ab 	bl	8000c44 <create_GPIO_Config>
 80018ee:	4622      	mov	r2, r4
 80018f0:	463b      	mov	r3, r7
 80018f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80018f6:	e882 0003 	stmia.w	r2, {r0, r1}
	status_led = create_GPIO_Config(GPIOB, GPIO_PIN_12);	// Status LED
 80018fa:	4c2c      	ldr	r4, [pc, #176]	@ (80019ac <gpio_set_config+0xf0>)
 80018fc:	463b      	mov	r3, r7
 80018fe:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001902:	4928      	ldr	r1, [pc, #160]	@ (80019a4 <gpio_set_config+0xe8>)
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff f99d 	bl	8000c44 <create_GPIO_Config>
 800190a:	4622      	mov	r2, r4
 800190c:	463b      	mov	r3, r7
 800190e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001912:	e882 0003 	stmia.w	r2, {r0, r1}

	// SPI Flash 0 CS and WP
	cs_spi1 = create_GPIO_Config(GPIOC, GPIO_PIN_4);		// Change for SRAD
 8001916:	4c26      	ldr	r4, [pc, #152]	@ (80019b0 <gpio_set_config+0xf4>)
 8001918:	463b      	mov	r3, r7
 800191a:	2210      	movs	r2, #16
 800191c:	4925      	ldr	r1, [pc, #148]	@ (80019b4 <gpio_set_config+0xf8>)
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff f990 	bl	8000c44 <create_GPIO_Config>
 8001924:	4622      	mov	r2, r4
 8001926:	463b      	mov	r3, r7
 8001928:	e893 0003 	ldmia.w	r3, {r0, r1}
 800192c:	e882 0003 	stmia.w	r2, {r0, r1}
	wp_spi1 = create_GPIO_Config(GPIOA, GPIO_PIN_4);
 8001930:	4c21      	ldr	r4, [pc, #132]	@ (80019b8 <gpio_set_config+0xfc>)
 8001932:	463b      	mov	r3, r7
 8001934:	2210      	movs	r2, #16
 8001936:	4921      	ldr	r1, [pc, #132]	@ (80019bc <gpio_set_config+0x100>)
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff f983 	bl	8000c44 <create_GPIO_Config>
 800193e:	4622      	mov	r2, r4
 8001940:	463b      	mov	r3, r7
 8001942:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001946:	e882 0003 	stmia.w	r2, {r0, r1}

	// SPI Flash 1 CS and WP
	cs_spi2 = create_GPIO_Config(GPIOC, GPIO_PIN_1);		// Change for SRAD
 800194a:	4c1d      	ldr	r4, [pc, #116]	@ (80019c0 <gpio_set_config+0x104>)
 800194c:	463b      	mov	r3, r7
 800194e:	2202      	movs	r2, #2
 8001950:	4918      	ldr	r1, [pc, #96]	@ (80019b4 <gpio_set_config+0xf8>)
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff f976 	bl	8000c44 <create_GPIO_Config>
 8001958:	4622      	mov	r2, r4
 800195a:	463b      	mov	r3, r7
 800195c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001960:	e882 0003 	stmia.w	r2, {r0, r1}
	wp_spi2 = create_GPIO_Config(GPIOC, GPIO_PIN_0);
 8001964:	4c17      	ldr	r4, [pc, #92]	@ (80019c4 <gpio_set_config+0x108>)
 8001966:	463b      	mov	r3, r7
 8001968:	2201      	movs	r2, #1
 800196a:	4912      	ldr	r1, [pc, #72]	@ (80019b4 <gpio_set_config+0xf8>)
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff f969 	bl	8000c44 <create_GPIO_Config>
 8001972:	4622      	mov	r2, r4
 8001974:	463b      	mov	r3, r7
 8001976:	e893 0003 	ldmia.w	r3, {r0, r1}
 800197a:	e882 0003 	stmia.w	r2, {r0, r1}

	// Flight Jumper GPIO Input
	jmp_flight = create_GPIO_Config(GPIOB, GPIO_PIN_1);
 800197e:	4c12      	ldr	r4, [pc, #72]	@ (80019c8 <gpio_set_config+0x10c>)
 8001980:	463b      	mov	r3, r7
 8001982:	2202      	movs	r2, #2
 8001984:	4907      	ldr	r1, [pc, #28]	@ (80019a4 <gpio_set_config+0xe8>)
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff f95c 	bl	8000c44 <create_GPIO_Config>
 800198c:	4622      	mov	r2, r4
 800198e:	463b      	mov	r3, r7
 8001990:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001994:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8001998:	bf00      	nop
 800199a:	370c      	adds	r7, #12
 800199c:	46bd      	mov	sp, r7
 800199e:	bd90      	pop	{r4, r7, pc}
 80019a0:	200005dc 	.word	0x200005dc
 80019a4:	40020400 	.word	0x40020400
 80019a8:	200005e4 	.word	0x200005e4
 80019ac:	200005ec 	.word	0x200005ec
 80019b0:	200005f4 	.word	0x200005f4
 80019b4:	40020800 	.word	0x40020800
 80019b8:	200005fc 	.word	0x200005fc
 80019bc:	40020000 	.word	0x40020000
 80019c0:	20000604 	.word	0x20000604
 80019c4:	2000060c 	.word	0x2000060c
 80019c8:	20000614 	.word	0x20000614

080019cc <handleCAN>:

void handleCAN() {
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af02      	add	r7, sp, #8
	// Process "clock-sync". Change flight-state to "rocket_loaded"
	if(CAN_RxHeader.StdId == CLK_SYNC_ID) {
 80019d2:	4b2a      	ldr	r3, [pc, #168]	@ (8001a7c <handleCAN+0xb0>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80019da:	4293      	cmp	r3, r2
 80019dc:	d10e      	bne.n	80019fc <handleCAN+0x30>
		flight_state = LOADED;
 80019de:	4b28      	ldr	r3, [pc, #160]	@ (8001a80 <handleCAN+0xb4>)
 80019e0:	2201      	movs	r2, #1
 80019e2:	701a      	strb	r2, [r3, #0]
		uint8_t TxData[1] = {0x00};
 80019e4:	2300      	movs	r3, #0
 80019e6:	713b      	strb	r3, [r7, #4]
		sendCAN_TxMessage(&hcan2, 1, TxData, &CAN_TxMailbox, CLK_SYNC_ID);
 80019e8:	1d3a      	adds	r2, r7, #4
 80019ea:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	4b24      	ldr	r3, [pc, #144]	@ (8001a84 <handleCAN+0xb8>)
 80019f2:	2101      	movs	r1, #1
 80019f4:	4824      	ldr	r0, [pc, #144]	@ (8001a88 <handleCAN+0xbc>)
 80019f6:	f7fe ff33 	bl	8000860 <sendCAN_TxMessage>

	// Transmit values from accelerometer
	else if(CAN_RxHeader.StdId == DUMMY_ID) {
		send_uart_hex(&huart2, sysStatus);
	}
}
 80019fa:	e03a      	b.n	8001a72 <handleCAN+0xa6>
	else if(CAN_RxHeader.StdId == TX_BME280_0) {
 80019fc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a7c <handleCAN+0xb0>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f240 5201 	movw	r2, #1281	@ 0x501
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d109      	bne.n	8001a1c <handleCAN+0x50>
		sendCAN_TxMessage(&hcan2, 6, bme280_data_0, &CAN_TxMailbox, TX_BME280_0);
 8001a08:	f240 5301 	movw	r3, #1281	@ 0x501
 8001a0c:	9300      	str	r3, [sp, #0]
 8001a0e:	4b1d      	ldr	r3, [pc, #116]	@ (8001a84 <handleCAN+0xb8>)
 8001a10:	4a1e      	ldr	r2, [pc, #120]	@ (8001a8c <handleCAN+0xc0>)
 8001a12:	2106      	movs	r1, #6
 8001a14:	481c      	ldr	r0, [pc, #112]	@ (8001a88 <handleCAN+0xbc>)
 8001a16:	f7fe ff23 	bl	8000860 <sendCAN_TxMessage>
}
 8001a1a:	e02a      	b.n	8001a72 <handleCAN+0xa6>
	else if(CAN_RxHeader.StdId == TX_BME280_1) {
 8001a1c:	4b17      	ldr	r3, [pc, #92]	@ (8001a7c <handleCAN+0xb0>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f240 5202 	movw	r2, #1282	@ 0x502
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d109      	bne.n	8001a3c <handleCAN+0x70>
		sendCAN_TxMessage(&hcan2, 6, bme280_data_1, &CAN_TxMailbox, TX_BME280_1);
 8001a28:	f240 5302 	movw	r3, #1282	@ 0x502
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	4b15      	ldr	r3, [pc, #84]	@ (8001a84 <handleCAN+0xb8>)
 8001a30:	4a17      	ldr	r2, [pc, #92]	@ (8001a90 <handleCAN+0xc4>)
 8001a32:	2106      	movs	r1, #6
 8001a34:	4814      	ldr	r0, [pc, #80]	@ (8001a88 <handleCAN+0xbc>)
 8001a36:	f7fe ff13 	bl	8000860 <sendCAN_TxMessage>
}
 8001a3a:	e01a      	b.n	8001a72 <handleCAN+0xa6>
	else if(CAN_RxHeader.StdId == TX_ACCEL) {
 8001a3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001a7c <handleCAN+0xb0>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f240 5203 	movw	r2, #1283	@ 0x503
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d109      	bne.n	8001a5c <handleCAN+0x90>
		sendCAN_TxMessage(&hcan2, 6, accel_data, &CAN_TxMailbox, TX_ACCEL);
 8001a48:	f240 5303 	movw	r3, #1283	@ 0x503
 8001a4c:	9300      	str	r3, [sp, #0]
 8001a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a84 <handleCAN+0xb8>)
 8001a50:	4a10      	ldr	r2, [pc, #64]	@ (8001a94 <handleCAN+0xc8>)
 8001a52:	2106      	movs	r1, #6
 8001a54:	480c      	ldr	r0, [pc, #48]	@ (8001a88 <handleCAN+0xbc>)
 8001a56:	f7fe ff03 	bl	8000860 <sendCAN_TxMessage>
}
 8001a5a:	e00a      	b.n	8001a72 <handleCAN+0xa6>
	else if(CAN_RxHeader.StdId == DUMMY_ID) {
 8001a5c:	4b07      	ldr	r3, [pc, #28]	@ (8001a7c <handleCAN+0xb0>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001a64:	d105      	bne.n	8001a72 <handleCAN+0xa6>
		send_uart_hex(&huart2, sysStatus);
 8001a66:	4b0c      	ldr	r3, [pc, #48]	@ (8001a98 <handleCAN+0xcc>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	480b      	ldr	r0, [pc, #44]	@ (8001a9c <handleCAN+0xd0>)
 8001a6e:	f001 fa94 	bl	8002f9a <send_uart_hex>
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000390 	.word	0x20000390
 8001a80:	2000061e 	.word	0x2000061e
 8001a84:	2000038c 	.word	0x2000038c
 8001a88:	20000048 	.word	0x20000048
 8001a8c:	200005c4 	.word	0x200005c4
 8001a90:	200005cc 	.word	0x200005cc
 8001a94:	200005bc 	.word	0x200005bc
 8001a98:	2000061d 	.word	0x2000061d
 8001a9c:	20000338 	.word	0x20000338

08001aa0 <handleUART>:

void handleUART() {
 8001aa0:	b590      	push	{r4, r7, lr}
 8001aa2:	b087      	sub	sp, #28
 8001aa4:	af02      	add	r7, sp, #8
	UART_HandleTypeDef *huart = &huart2;
 8001aa6:	4b95      	ldr	r3, [pc, #596]	@ (8001cfc <handleUART+0x25c>)
 8001aa8:	60fb      	str	r3, [r7, #12]

	// Send Heartbeat to UART (data_rx[0] = "h")
	if (UARTRxData[0] == 0x68) {
 8001aaa:	4b95      	ldr	r3, [pc, #596]	@ (8001d00 <handleUART+0x260>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b68      	cmp	r3, #104	@ 0x68
 8001ab0:	d109      	bne.n	8001ac6 <handleUART+0x26>
		heartbeatUART(huart);
 8001ab2:	68f8      	ldr	r0, [r7, #12]
 8001ab4:	f000 fa10 	bl	8001ed8 <heartbeatUART>
		send_uart_hex(huart, sysStatus);
 8001ab8:	4b92      	ldr	r3, [pc, #584]	@ (8001d04 <handleUART+0x264>)
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	4619      	mov	r1, r3
 8001abe:	68f8      	ldr	r0, [r7, #12]
 8001ac0:	f001 fa6b 	bl	8002f9a <send_uart_hex>
 8001ac4:	e142      	b.n	8001d4c <handleUART+0x2ac>
	}

/***************************** SPI Flash ************************************************/
	// Erase specified flash chip (data_rx[0]  = "e")
	else if (UARTRxData[0] == 0x65) {
 8001ac6:	4b8e      	ldr	r3, [pc, #568]	@ (8001d00 <handleUART+0x260>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	2b65      	cmp	r3, #101	@ 0x65
 8001acc:	d145      	bne.n	8001b5a <handleUART+0xba>
		HAL_GPIO_WritePin(led_green.GPIOx, led_green.GPIO_Pin, GPIO_PIN_SET);		// Activate the "write out" LED
 8001ace:	4b8e      	ldr	r3, [pc, #568]	@ (8001d08 <handleUART+0x268>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a8d      	ldr	r2, [pc, #564]	@ (8001d08 <handleUART+0x268>)
 8001ad4:	8891      	ldrh	r1, [r2, #4]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f003 f873 	bl	8004bc4 <HAL_GPIO_WritePin>
		if(decodeASCII(UARTRxData[1]) == 0) {
 8001ade:	4b88      	ldr	r3, [pc, #544]	@ (8001d00 <handleUART+0x260>)
 8001ae0:	785b      	ldrb	r3, [r3, #1]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 f942 	bl	8001d6c <decodeASCII>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d106      	bne.n	8001afc <handleUART+0x5c>
			eraseFlashSPI(&hspi1, huart, cs_spi1);
 8001aee:	4b87      	ldr	r3, [pc, #540]	@ (8001d0c <handleUART+0x26c>)
 8001af0:	cb0c      	ldmia	r3, {r2, r3}
 8001af2:	68f9      	ldr	r1, [r7, #12]
 8001af4:	4886      	ldr	r0, [pc, #536]	@ (8001d10 <handleUART+0x270>)
 8001af6:	f000 f9fb 	bl	8001ef0 <eraseFlashSPI>
 8001afa:	e00d      	b.n	8001b18 <handleUART+0x78>
		} else if (decodeASCII(UARTRxData[1]) == 1) {
 8001afc:	4b80      	ldr	r3, [pc, #512]	@ (8001d00 <handleUART+0x260>)
 8001afe:	785b      	ldrb	r3, [r3, #1]
 8001b00:	4618      	mov	r0, r3
 8001b02:	f000 f933 	bl	8001d6c <decodeASCII>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b01      	cmp	r3, #1
 8001b0a:	d105      	bne.n	8001b18 <handleUART+0x78>
			eraseFlashSPI(&hspi2, huart, cs_spi2);
 8001b0c:	4b81      	ldr	r3, [pc, #516]	@ (8001d14 <handleUART+0x274>)
 8001b0e:	cb0c      	ldmia	r3, {r2, r3}
 8001b10:	68f9      	ldr	r1, [r7, #12]
 8001b12:	4881      	ldr	r0, [pc, #516]	@ (8001d18 <handleUART+0x278>)
 8001b14:	f000 f9ec 	bl	8001ef0 <eraseFlashSPI>
		}
		int next_blank_page0 = find_next_blank_page(&hspi1, &end_of_flash, cs_spi1);
 8001b18:	4b7c      	ldr	r3, [pc, #496]	@ (8001d0c <handleUART+0x26c>)
 8001b1a:	cb0c      	ldmia	r3, {r2, r3}
 8001b1c:	497f      	ldr	r1, [pc, #508]	@ (8001d1c <handleUART+0x27c>)
 8001b1e:	487c      	ldr	r0, [pc, #496]	@ (8001d10 <handleUART+0x270>)
 8001b20:	f7fe ffb0 	bl	8000a84 <find_next_blank_page>
 8001b24:	4603      	mov	r3, r0
 8001b26:	60bb      	str	r3, [r7, #8]
		int next_blank_page1 = find_next_blank_page(&hspi2, &end_of_flash, cs_spi2);
 8001b28:	4b7a      	ldr	r3, [pc, #488]	@ (8001d14 <handleUART+0x274>)
 8001b2a:	cb0c      	ldmia	r3, {r2, r3}
 8001b2c:	497b      	ldr	r1, [pc, #492]	@ (8001d1c <handleUART+0x27c>)
 8001b2e:	487a      	ldr	r0, [pc, #488]	@ (8001d18 <handleUART+0x278>)
 8001b30:	f7fe ffa8 	bl	8000a84 <find_next_blank_page>
 8001b34:	4603      	mov	r3, r0
 8001b36:	607b      	str	r3, [r7, #4]

		// Assign the value of next_blank_page to the larger of next_blank_page0 and next_blank_page1
		next_blank_page = (next_blank_page0 > next_blank_page1) ? next_blank_page0 : next_blank_page1;
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	bfb8      	it	lt
 8001b40:	4613      	movlt	r3, r2
 8001b42:	461a      	mov	r2, r3
 8001b44:	4b76      	ldr	r3, [pc, #472]	@ (8001d20 <handleUART+0x280>)
 8001b46:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(led_green.GPIOx, led_green.GPIO_Pin,GPIO_PIN_RESET);	// Deactivate the "write out" LED
 8001b48:	4b6f      	ldr	r3, [pc, #444]	@ (8001d08 <handleUART+0x268>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a6e      	ldr	r2, [pc, #440]	@ (8001d08 <handleUART+0x268>)
 8001b4e:	8891      	ldrh	r1, [r2, #4]
 8001b50:	2200      	movs	r2, #0
 8001b52:	4618      	mov	r0, r3
 8001b54:	f003 f836 	bl	8004bc4 <HAL_GPIO_WritePin>
 8001b58:	e0f8      	b.n	8001d4c <handleUART+0x2ac>
	}

	// Read data from specified flash chip (data_rx[0] = "r")
	else if (UARTRxData[0] == 0x72) {
 8001b5a:	4b69      	ldr	r3, [pc, #420]	@ (8001d00 <handleUART+0x260>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	2b72      	cmp	r3, #114	@ 0x72
 8001b60:	d11e      	bne.n	8001ba0 <handleUART+0x100>
		if(decodeASCII(UARTRxData[1]) == 0) {
 8001b62:	4b67      	ldr	r3, [pc, #412]	@ (8001d00 <handleUART+0x260>)
 8001b64:	785b      	ldrb	r3, [r3, #1]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f000 f900 	bl	8001d6c <decodeASCII>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d106      	bne.n	8001b80 <handleUART+0xe0>
			readFlashToUART(&hspi1, huart, cs_spi1);
 8001b72:	4b66      	ldr	r3, [pc, #408]	@ (8001d0c <handleUART+0x26c>)
 8001b74:	cb0c      	ldmia	r3, {r2, r3}
 8001b76:	68f9      	ldr	r1, [r7, #12]
 8001b78:	4865      	ldr	r0, [pc, #404]	@ (8001d10 <handleUART+0x270>)
 8001b7a:	f000 f9db 	bl	8001f34 <readFlashToUART>
 8001b7e:	e0e5      	b.n	8001d4c <handleUART+0x2ac>
		} else if (decodeASCII(UARTRxData[1]) == 1) {
 8001b80:	4b5f      	ldr	r3, [pc, #380]	@ (8001d00 <handleUART+0x260>)
 8001b82:	785b      	ldrb	r3, [r3, #1]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f000 f8f1 	bl	8001d6c <decodeASCII>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b01      	cmp	r3, #1
 8001b8e:	f040 80dd 	bne.w	8001d4c <handleUART+0x2ac>
			readFlashToUART(&hspi2, huart, cs_spi2);
 8001b92:	4b60      	ldr	r3, [pc, #384]	@ (8001d14 <handleUART+0x274>)
 8001b94:	cb0c      	ldmia	r3, {r2, r3}
 8001b96:	68f9      	ldr	r1, [r7, #12]
 8001b98:	485f      	ldr	r0, [pc, #380]	@ (8001d18 <handleUART+0x278>)
 8001b9a:	f000 f9cb 	bl	8001f34 <readFlashToUART>
 8001b9e:	e0d5      	b.n	8001d4c <handleUART+0x2ac>
		}
	}

	// Read Manufacturer over SPI (data_rx[0] = "m")
	else if (UARTRxData[0] == 0x6d) {
 8001ba0:	4b57      	ldr	r3, [pc, #348]	@ (8001d00 <handleUART+0x260>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	2b6d      	cmp	r3, #109	@ 0x6d
 8001ba6:	d11e      	bne.n	8001be6 <handleUART+0x146>
		if(decodeASCII(UARTRxData[1]) == 0) {
 8001ba8:	4b55      	ldr	r3, [pc, #340]	@ (8001d00 <handleUART+0x260>)
 8001baa:	785b      	ldrb	r3, [r3, #1]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f000 f8dd 	bl	8001d6c <decodeASCII>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d106      	bne.n	8001bc6 <handleUART+0x126>
			readFlashManuSPI(&hspi1, huart, cs_spi1);
 8001bb8:	4b54      	ldr	r3, [pc, #336]	@ (8001d0c <handleUART+0x26c>)
 8001bba:	cb0c      	ldmia	r3, {r2, r3}
 8001bbc:	68f9      	ldr	r1, [r7, #12]
 8001bbe:	4854      	ldr	r0, [pc, #336]	@ (8001d10 <handleUART+0x270>)
 8001bc0:	f000 fa24 	bl	800200c <readFlashManuSPI>
 8001bc4:	e0c2      	b.n	8001d4c <handleUART+0x2ac>
		} else if (decodeASCII(UARTRxData[1]) == 1) {
 8001bc6:	4b4e      	ldr	r3, [pc, #312]	@ (8001d00 <handleUART+0x260>)
 8001bc8:	785b      	ldrb	r3, [r3, #1]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f000 f8ce 	bl	8001d6c <decodeASCII>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	f040 80ba 	bne.w	8001d4c <handleUART+0x2ac>
			readFlashManuSPI(&hspi2, huart, cs_spi2);
 8001bd8:	4b4e      	ldr	r3, [pc, #312]	@ (8001d14 <handleUART+0x274>)
 8001bda:	cb0c      	ldmia	r3, {r2, r3}
 8001bdc:	68f9      	ldr	r1, [r7, #12]
 8001bde:	484e      	ldr	r0, [pc, #312]	@ (8001d18 <handleUART+0x278>)
 8001be0:	f000 fa14 	bl	800200c <readFlashManuSPI>
 8001be4:	e0b2      	b.n	8001d4c <handleUART+0x2ac>
		}
	}

	// Write a page over SPI (data_rx[0] = "w")
	else if (UARTRxData[0] == 0x77) {
 8001be6:	4b46      	ldr	r3, [pc, #280]	@ (8001d00 <handleUART+0x260>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	2b77      	cmp	r3, #119	@ 0x77
 8001bec:	d11e      	bne.n	8001c2c <handleUART+0x18c>
		if(decodeASCII(UARTRxData[1]) == 0) {
 8001bee:	4b44      	ldr	r3, [pc, #272]	@ (8001d00 <handleUART+0x260>)
 8001bf0:	785b      	ldrb	r3, [r3, #1]
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	f000 f8ba 	bl	8001d6c <decodeASCII>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d106      	bne.n	8001c0c <handleUART+0x16c>
			writePageSPI_W(&hspi1, huart, cs_spi1);
 8001bfe:	4b43      	ldr	r3, [pc, #268]	@ (8001d0c <handleUART+0x26c>)
 8001c00:	cb0c      	ldmia	r3, {r2, r3}
 8001c02:	68f9      	ldr	r1, [r7, #12]
 8001c04:	4842      	ldr	r0, [pc, #264]	@ (8001d10 <handleUART+0x270>)
 8001c06:	f000 fa21 	bl	800204c <writePageSPI_W>
 8001c0a:	e09f      	b.n	8001d4c <handleUART+0x2ac>
		} else if (decodeASCII(UARTRxData[1]) == 1) {
 8001c0c:	4b3c      	ldr	r3, [pc, #240]	@ (8001d00 <handleUART+0x260>)
 8001c0e:	785b      	ldrb	r3, [r3, #1]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f000 f8ab 	bl	8001d6c <decodeASCII>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	f040 8097 	bne.w	8001d4c <handleUART+0x2ac>
			writePageSPI_W(&hspi2, huart, cs_spi2);
 8001c1e:	4b3d      	ldr	r3, [pc, #244]	@ (8001d14 <handleUART+0x274>)
 8001c20:	cb0c      	ldmia	r3, {r2, r3}
 8001c22:	68f9      	ldr	r1, [r7, #12]
 8001c24:	483c      	ldr	r0, [pc, #240]	@ (8001d18 <handleUART+0x278>)
 8001c26:	f000 fa11 	bl	800204c <writePageSPI_W>
 8001c2a:	e08f      	b.n	8001d4c <handleUART+0x2ac>
		}
	}

	// Software reset flash chip over SPI (data_rx[0] = "x")
	else if (UARTRxData[0] == 0x78) {
 8001c2c:	4b34      	ldr	r3, [pc, #208]	@ (8001d00 <handleUART+0x260>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b78      	cmp	r3, #120	@ 0x78
 8001c32:	d11d      	bne.n	8001c70 <handleUART+0x1d0>
		if(decodeASCII(UARTRxData[1]) == 0) {
 8001c34:	4b32      	ldr	r3, [pc, #200]	@ (8001d00 <handleUART+0x260>)
 8001c36:	785b      	ldrb	r3, [r3, #1]
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f000 f897 	bl	8001d6c <decodeASCII>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d106      	bne.n	8001c52 <handleUART+0x1b2>
			resetSPIFlash(&hspi1, huart, cs_spi1);
 8001c44:	4b31      	ldr	r3, [pc, #196]	@ (8001d0c <handleUART+0x26c>)
 8001c46:	cb0c      	ldmia	r3, {r2, r3}
 8001c48:	68f9      	ldr	r1, [r7, #12]
 8001c4a:	4831      	ldr	r0, [pc, #196]	@ (8001d10 <handleUART+0x270>)
 8001c4c:	f000 fa52 	bl	80020f4 <resetSPIFlash>
 8001c50:	e07c      	b.n	8001d4c <handleUART+0x2ac>
		} else if (decodeASCII(UARTRxData[1]) == 1) {
 8001c52:	4b2b      	ldr	r3, [pc, #172]	@ (8001d00 <handleUART+0x260>)
 8001c54:	785b      	ldrb	r3, [r3, #1]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f000 f888 	bl	8001d6c <decodeASCII>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d174      	bne.n	8001d4c <handleUART+0x2ac>
			resetSPIFlash(&hspi2, huart, cs_spi2);
 8001c62:	4b2c      	ldr	r3, [pc, #176]	@ (8001d14 <handleUART+0x274>)
 8001c64:	cb0c      	ldmia	r3, {r2, r3}
 8001c66:	68f9      	ldr	r1, [r7, #12]
 8001c68:	482b      	ldr	r0, [pc, #172]	@ (8001d18 <handleUART+0x278>)
 8001c6a:	f000 fa43 	bl	80020f4 <resetSPIFlash>
 8001c6e:	e06d      	b.n	8001d4c <handleUART+0x2ac>
		}
	}

/*********************************** I2C Accelerometer ***********************************/
	// Read Accelerometer WhoAmI (data_rx[0] = "c")
	else if (UARTRxData[0] == 0x63) {
 8001c70:	4b23      	ldr	r3, [pc, #140]	@ (8001d00 <handleUART+0x260>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	2b63      	cmp	r3, #99	@ 0x63
 8001c76:	d106      	bne.n	8001c86 <handleUART+0x1e6>
		checkAccelWhoAmI(i2c_accel, huart);
 8001c78:	4b2a      	ldr	r3, [pc, #168]	@ (8001d24 <handleUART+0x284>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68f9      	ldr	r1, [r7, #12]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f000 fa50 	bl	8002124 <checkAccelWhoAmI>
 8001c84:	e062      	b.n	8001d4c <handleUART+0x2ac>
	}

	// Read the accelerometer and print to the UART[0] (data_rx [0] = "a")
	else if (UARTRxData[0] == 0x61) {
 8001c86:	4b1e      	ldr	r3, [pc, #120]	@ (8001d00 <handleUART+0x260>)
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	2b61      	cmp	r3, #97	@ 0x61
 8001c8c:	d103      	bne.n	8001c96 <handleUART+0x1f6>
		accelToUART(huart);
 8001c8e:	68f8      	ldr	r0, [r7, #12]
 8001c90:	f000 fa5c 	bl	800214c <accelToUART>
 8001c94:	e05a      	b.n	8001d4c <handleUART+0x2ac>
	}

/********************************** I2C BME280 *******************************************/
	// Read the temp sensor ID and print to the UART[0] (data_rx [0]= "b")
	else if (UARTRxData[0] == 0x62) {
 8001c96:	4b1a      	ldr	r3, [pc, #104]	@ (8001d00 <handleUART+0x260>)
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	2b62      	cmp	r3, #98	@ 0x62
 8001c9c:	d10d      	bne.n	8001cba <handleUART+0x21a>
		readTempSensorID(i2c_bme280, huart, decodeASCII(UARTRxData[1]));
 8001c9e:	4b22      	ldr	r3, [pc, #136]	@ (8001d28 <handleUART+0x288>)
 8001ca0:	681c      	ldr	r4, [r3, #0]
 8001ca2:	4b17      	ldr	r3, [pc, #92]	@ (8001d00 <handleUART+0x260>)
 8001ca4:	785b      	ldrb	r3, [r3, #1]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f000 f860 	bl	8001d6c <decodeASCII>
 8001cac:	4603      	mov	r3, r0
 8001cae:	461a      	mov	r2, r3
 8001cb0:	68f9      	ldr	r1, [r7, #12]
 8001cb2:	4620      	mov	r0, r4
 8001cb4:	f000 fa66 	bl	8002184 <readTempSensorID>
 8001cb8:	e048      	b.n	8001d4c <handleUART+0x2ac>
	}

	// Read the temp sensor calibration registers and print to the UART (data_rx[0] = "p")
	else if (UARTRxData[0] == 0x70) {
 8001cba:	4b11      	ldr	r3, [pc, #68]	@ (8001d00 <handleUART+0x260>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	2b70      	cmp	r3, #112	@ 0x70
 8001cc0:	d10d      	bne.n	8001cde <handleUART+0x23e>
		readTempCalibration(i2c_bme280, huart, decodeASCII(UARTRxData[1]));
 8001cc2:	4b19      	ldr	r3, [pc, #100]	@ (8001d28 <handleUART+0x288>)
 8001cc4:	681c      	ldr	r4, [r3, #0]
 8001cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d00 <handleUART+0x260>)
 8001cc8:	785b      	ldrb	r3, [r3, #1]
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f000 f84e 	bl	8001d6c <decodeASCII>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	461a      	mov	r2, r3
 8001cd4:	68f9      	ldr	r1, [r7, #12]
 8001cd6:	4620      	mov	r0, r4
 8001cd8:	f000 fa69 	bl	80021ae <readTempCalibration>
 8001cdc:	e036      	b.n	8001d4c <handleUART+0x2ac>
	}

	// Read the temp sensor and print to the UART[0] (data_rx [0]= "t")
	else if (UARTRxData[0] == 0x74) {
 8001cde:	4b08      	ldr	r3, [pc, #32]	@ (8001d00 <handleUART+0x260>)
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	2b74      	cmp	r3, #116	@ 0x74
 8001ce4:	d122      	bne.n	8001d2c <handleUART+0x28c>
		readTempSensor(huart, decodeASCII(UARTRxData[1]));
 8001ce6:	4b06      	ldr	r3, [pc, #24]	@ (8001d00 <handleUART+0x260>)
 8001ce8:	785b      	ldrb	r3, [r3, #1]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f000 f83e 	bl	8001d6c <decodeASCII>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	68f8      	ldr	r0, [r7, #12]
 8001cf6:	f000 fab1 	bl	800225c <readTempSensor>
 8001cfa:	e027      	b.n	8001d4c <handleUART+0x2ac>
 8001cfc:	20000338 	.word	0x20000338
 8001d00:	20000388 	.word	0x20000388
 8001d04:	2000061d 	.word	0x2000061d
 8001d08:	200005e4 	.word	0x200005e4
 8001d0c:	200005f4 	.word	0x200005f4
 8001d10:	20000138 	.word	0x20000138
 8001d14:	20000604 	.word	0x20000604
 8001d18:	20000190 	.word	0x20000190
 8001d1c:	200005da 	.word	0x200005da
 8001d20:	200005d4 	.word	0x200005d4
 8001d24:	20000380 	.word	0x20000380
 8001d28:	20000384 	.word	0x20000384
	}

	/********************************** CAN Bus *******************************************/
	// Send the second byte received over the CAN bus as a payload with id 0x700 (data_rx [0]= "n")
	else if (UARTRxData[0] == 0x6E) {
 8001d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d60 <handleUART+0x2c0>)
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	2b6e      	cmp	r3, #110	@ 0x6e
 8001d32:	d10b      	bne.n	8001d4c <handleUART+0x2ac>
		uint8_t TxData[1] = {UARTRxData[1]};
 8001d34:	4b0a      	ldr	r3, [pc, #40]	@ (8001d60 <handleUART+0x2c0>)
 8001d36:	785b      	ldrb	r3, [r3, #1]
 8001d38:	703b      	strb	r3, [r7, #0]
		sendCAN_TxMessage(&hcan2, 1, TxData, &CAN_TxMailbox, DUMMY_ID);
 8001d3a:	463a      	mov	r2, r7
 8001d3c:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001d40:	9300      	str	r3, [sp, #0]
 8001d42:	4b08      	ldr	r3, [pc, #32]	@ (8001d64 <handleUART+0x2c4>)
 8001d44:	2101      	movs	r1, #1
 8001d46:	4808      	ldr	r0, [pc, #32]	@ (8001d68 <handleUART+0x2c8>)
 8001d48:	f7fe fd8a 	bl	8000860 <sendCAN_TxMessage>
	}

	UARTRxData[0] = 0x00;
 8001d4c:	4b04      	ldr	r3, [pc, #16]	@ (8001d60 <handleUART+0x2c0>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	701a      	strb	r2, [r3, #0]
	UARTRxData[1] = 0x00;
 8001d52:	4b03      	ldr	r3, [pc, #12]	@ (8001d60 <handleUART+0x2c0>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	705a      	strb	r2, [r3, #1]
}
 8001d58:	bf00      	nop
 8001d5a:	3714      	adds	r7, #20
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd90      	pop	{r4, r7, pc}
 8001d60:	20000388 	.word	0x20000388
 8001d64:	2000038c 	.word	0x2000038c
 8001d68:	20000048 	.word	0x20000048

08001d6c <decodeASCII>:

uint8_t decodeASCII(uint8_t asciiVal) {
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	71fb      	strb	r3, [r7, #7]
	int returnVal = -1;
 8001d76:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d7a:	60fb      	str	r3, [r7, #12]
	if ((asciiVal >= 48) && (asciiVal <= 57)) {
 8001d7c:	79fb      	ldrb	r3, [r7, #7]
 8001d7e:	2b2f      	cmp	r3, #47	@ 0x2f
 8001d80:	d905      	bls.n	8001d8e <decodeASCII+0x22>
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	2b39      	cmp	r3, #57	@ 0x39
 8001d86:	d802      	bhi.n	8001d8e <decodeASCII+0x22>
		returnVal = asciiVal - 48;
 8001d88:	79fb      	ldrb	r3, [r7, #7]
 8001d8a:	3b30      	subs	r3, #48	@ 0x30
 8001d8c:	60fb      	str	r3, [r7, #12]
	}
	return returnVal;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	b2db      	uxtb	r3, r3
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3714      	adds	r7, #20
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr
	...

08001da0 <combine_system_status>:

uint8_t combine_system_status() {
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
    // Mask status to use only bits 4:0
    uint8_t masked_status = sysStatus & 0x1F; 			// 0001 1111b
 8001da6:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd8 <combine_system_status+0x38>)
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	f003 031f 	and.w	r3, r3, #31
 8001dae:	71fb      	strb	r3, [r7, #7]

    // Mask flight_state to use only bits 2:0
    uint8_t masked_flight_state = flight_state & 0x07; 	// 0000 0111b
 8001db0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ddc <combine_system_status+0x3c>)
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	f003 0307 	and.w	r3, r3, #7
 8001db8:	71bb      	strb	r3, [r7, #6]
    // Shift flight_state to the correct position (bits 7:5)
    uint8_t shifted_flight_state = masked_flight_state << 5;
 8001dba:	79bb      	ldrb	r3, [r7, #6]
 8001dbc:	015b      	lsls	r3, r3, #5
 8001dbe:	717b      	strb	r3, [r7, #5]

    // Combine the masked_status and shifted_flight_state
    uint8_t combined_value = masked_status | shifted_flight_state;
 8001dc0:	79fa      	ldrb	r2, [r7, #7]
 8001dc2:	797b      	ldrb	r3, [r7, #5]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	713b      	strb	r3, [r7, #4]

    return combined_value;
 8001dc8:	793b      	ldrb	r3, [r7, #4]
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	2000061d 	.word	0x2000061d
 8001ddc:	2000061e 	.word	0x2000061e

08001de0 <configureCAN>:

void configureCAN() {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b08a      	sub	sp, #40	@ 0x28
 8001de4:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef canFilterConfig;

	canFilterConfig.FilterActivation = CAN_FILTER_ENABLE;
 8001de6:	2301      	movs	r3, #1
 8001de8:	623b      	str	r3, [r7, #32]
	canFilterConfig.FilterBank = 10;
 8001dea:	230a      	movs	r3, #10
 8001dec:	617b      	str	r3, [r7, #20]
	canFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001dee:	2300      	movs	r3, #0
 8001df0:	613b      	str	r3, [r7, #16]
	canFilterConfig.FilterIdHigh = 0x500 << 5;				// Filter only messages with ID 1X1XXXXXXXXb
 8001df2:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001df6:	603b      	str	r3, [r7, #0]
	canFilterConfig.FilterIdLow = 0x0000;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	607b      	str	r3, [r7, #4]
	canFilterConfig.FilterMaskIdHigh = 0x500 << 5;
 8001dfc:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001e00:	60bb      	str	r3, [r7, #8]
	canFilterConfig.FilterMaskIdLow = 0x0000;
 8001e02:	2300      	movs	r3, #0
 8001e04:	60fb      	str	r3, [r7, #12]
	canFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001e06:	2300      	movs	r3, #0
 8001e08:	61bb      	str	r3, [r7, #24]
	canFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	61fb      	str	r3, [r7, #28]
	canFilterConfig.SlaveStartFilterBank = 0;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	627b      	str	r3, [r7, #36]	@ 0x24

	HAL_CAN_ConfigFilter(&hcan2, &canFilterConfig);
 8001e12:	463b      	mov	r3, r7
 8001e14:	4619      	mov	r1, r3
 8001e16:	4803      	ldr	r0, [pc, #12]	@ (8001e24 <configureCAN+0x44>)
 8001e18:	f001 fa90 	bl	800333c <HAL_CAN_ConfigFilter>
}
 8001e1c:	bf00      	nop
 8001e1e:	3728      	adds	r7, #40	@ 0x28
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	20000048 	.word	0x20000048

08001e28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e2c:	b672      	cpsid	i
}
 8001e2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e30:	bf00      	nop
 8001e32:	e7fd      	b.n	8001e30 <Error_Handler+0x8>

08001e34 <systemStatus>:

#include "peripheral_driver.h"
/***************************************************************************************************************
 * Generic Functions
 */
uint8_t systemStatus(SPI_HandleTypeDef *hspi1, SPI_HandleTypeDef *hspi2, I2C_HandleTypeDef* hi2c1, I2C_HandleTypeDef* hi2c2) {
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b086      	sub	sp, #24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	607a      	str	r2, [r7, #4]
 8001e40:	603b      	str	r3, [r7, #0]
	uint8_t retVal = 0x00;
 8001e42:	2300      	movs	r3, #0
 8001e44:	75fb      	strb	r3, [r7, #23]

	// Check BME280_1
	if(readBME280_id_reg(hi2c1, 1) != 0x60) {			// Expected 0x60
 8001e46:	2101      	movs	r1, #1
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f7fe fc99 	bl	8000780 <readBME280_id_reg>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b60      	cmp	r3, #96	@ 0x60
 8001e52:	d003      	beq.n	8001e5c <systemStatus+0x28>
		retVal  = retVal | 0x10;
 8001e54:	7dfb      	ldrb	r3, [r7, #23]
 8001e56:	f043 0310 	orr.w	r3, r3, #16
 8001e5a:	75fb      	strb	r3, [r7, #23]
	}

	// Check BME280_0
	if(readBME280_id_reg(hi2c1, 0) != 0x60) {			// Expected 0x60
 8001e5c:	2100      	movs	r1, #0
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f7fe fc8e 	bl	8000780 <readBME280_id_reg>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b60      	cmp	r3, #96	@ 0x60
 8001e68:	d003      	beq.n	8001e72 <systemStatus+0x3e>
		retVal  = retVal | 0x08;
 8001e6a:	7dfb      	ldrb	r3, [r7, #23]
 8001e6c:	f043 0308 	orr.w	r3, r3, #8
 8001e70:	75fb      	strb	r3, [r7, #23]
	}

	// Check Accelerometer
	if(readAccel_whoami(hi2c2) != 0xE5) {				// Expected 0xE5
 8001e72:	6838      	ldr	r0, [r7, #0]
 8001e74:	f7fe fb9a 	bl	80005ac <readAccel_whoami>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2be5      	cmp	r3, #229	@ 0xe5
 8001e7c:	d003      	beq.n	8001e86 <systemStatus+0x52>
		retVal  = retVal | 0x04;
 8001e7e:	7dfb      	ldrb	r3, [r7, #23]
 8001e80:	f043 0304 	orr.w	r3, r3, #4
 8001e84:	75fb      	strb	r3, [r7, #23]
	}

	// Check SPIFlash_1
	uint8_t manu[2] = {0, 0};
 8001e86:	2300      	movs	r3, #0
 8001e88:	82bb      	strh	r3, [r7, #20]
	read_manufacturer_id(manu, hspi2, cs_spi2);
 8001e8a:	4b11      	ldr	r3, [pc, #68]	@ (8001ed0 <systemStatus+0x9c>)
 8001e8c:	f107 0014 	add.w	r0, r7, #20
 8001e90:	cb0c      	ldmia	r3, {r2, r3}
 8001e92:	68b9      	ldr	r1, [r7, #8]
 8001e94:	f7fe feb4 	bl	8000c00 <read_manufacturer_id>
	if(manu[0] != 0xEF) {								// Expected 0xEF
 8001e98:	7d3b      	ldrb	r3, [r7, #20]
 8001e9a:	2bef      	cmp	r3, #239	@ 0xef
 8001e9c:	d003      	beq.n	8001ea6 <systemStatus+0x72>
		retVal  = retVal | 0x02;
 8001e9e:	7dfb      	ldrb	r3, [r7, #23]
 8001ea0:	f043 0302 	orr.w	r3, r3, #2
 8001ea4:	75fb      	strb	r3, [r7, #23]
	}

	// Check SPIFlash_0
	uint8_t manu0[2] = {0, 0};
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	823b      	strh	r3, [r7, #16]
	read_manufacturer_id(manu0, hspi1, cs_spi1);
 8001eaa:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed4 <systemStatus+0xa0>)
 8001eac:	f107 0010 	add.w	r0, r7, #16
 8001eb0:	cb0c      	ldmia	r3, {r2, r3}
 8001eb2:	68f9      	ldr	r1, [r7, #12]
 8001eb4:	f7fe fea4 	bl	8000c00 <read_manufacturer_id>
	if(manu0[0] != 0xEF) {								// Expected 0xEF
 8001eb8:	7c3b      	ldrb	r3, [r7, #16]
 8001eba:	2bef      	cmp	r3, #239	@ 0xef
 8001ebc:	d003      	beq.n	8001ec6 <systemStatus+0x92>
		retVal  = retVal | 0x01;
 8001ebe:	7dfb      	ldrb	r3, [r7, #23]
 8001ec0:	f043 0301 	orr.w	r3, r3, #1
 8001ec4:	75fb      	strb	r3, [r7, #23]
	}
	return retVal;
 8001ec6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ec8:	4618      	mov	r0, r3
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	20000604 	.word	0x20000604
 8001ed4:	200005f4 	.word	0x200005f4

08001ed8 <heartbeatUART>:

void heartbeatUART(UART_HandleTypeDef *huart) {
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
	send_uart_hex(huart, 0x51);			// Transmit the heartbeat as device ID (0x51 = Q)
 8001ee0:	2151      	movs	r1, #81	@ 0x51
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f001 f859 	bl	8002f9a <send_uart_hex>
}
 8001ee8:	bf00      	nop
 8001eea:	3708      	adds	r7, #8
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <eraseFlashSPI>:

/***************************************************************************************************************
 * SPI Flash Functions
 */
void eraseFlashSPI(SPI_HandleTypeDef *hspi, UART_HandleTypeDef *huart, GPIO_Config chip_select) {
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	60f8      	str	r0, [r7, #12]
 8001ef8:	60b9      	str	r1, [r7, #8]
 8001efa:	4639      	mov	r1, r7
 8001efc:	e881 000c 	stmia.w	r1, {r2, r3}
	if (erase_chip_spi(hspi, chip_select) == HAL_OK) {
 8001f00:	463b      	mov	r3, r7
 8001f02:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001f06:	68f8      	ldr	r0, [r7, #12]
 8001f08:	f7fe fd2e 	bl	8000968 <erase_chip_spi>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d104      	bne.n	8001f1c <eraseFlashSPI+0x2c>
		send_uart_string(huart, "Successful Chip Erase\r\n");
 8001f12:	4906      	ldr	r1, [pc, #24]	@ (8001f2c <eraseFlashSPI+0x3c>)
 8001f14:	68b8      	ldr	r0, [r7, #8]
 8001f16:	f001 f82c 	bl	8002f72 <send_uart_string>
	} else {
		send_uart_string(huart, "Error during chip erase. Please check the connection and try again.\r\n");
	}
}
 8001f1a:	e003      	b.n	8001f24 <eraseFlashSPI+0x34>
		send_uart_string(huart, "Error during chip erase. Please check the connection and try again.\r\n");
 8001f1c:	4904      	ldr	r1, [pc, #16]	@ (8001f30 <eraseFlashSPI+0x40>)
 8001f1e:	68b8      	ldr	r0, [r7, #8]
 8001f20:	f001 f827 	bl	8002f72 <send_uart_string>
}
 8001f24:	bf00      	nop
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}
 8001f2c:	0800957c 	.word	0x0800957c
 8001f30:	08009594 	.word	0x08009594

08001f34 <readFlashToUART>:

void readFlashToUART(SPI_HandleTypeDef *hspi, UART_HandleTypeDef *huart, GPIO_Config config) {
 8001f34:	b590      	push	{r4, r7, lr}
 8001f36:	b0cb      	sub	sp, #300	@ 0x12c
 8001f38:	af02      	add	r7, sp, #8
 8001f3a:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 8001f3e:	f5a4 748a 	sub.w	r4, r4, #276	@ 0x114
 8001f42:	6020      	str	r0, [r4, #0]
 8001f44:	f507 7090 	add.w	r0, r7, #288	@ 0x120
 8001f48:	f5a0 708c 	sub.w	r0, r0, #280	@ 0x118
 8001f4c:	6001      	str	r1, [r0, #0]
 8001f4e:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8001f52:	f5a1 7190 	sub.w	r1, r1, #288	@ 0x120
 8001f56:	e881 000c 	stmia.w	r1, {r2, r3}
	uint32_t num_of_pages = next_blank_page;
 8001f5a:	4b2a      	ldr	r3, [pc, #168]	@ (8002004 <readFlashToUART+0xd0>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	if(num_of_pages == 0) {
 8001f62:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d103      	bne.n	8001f72 <readFlashToUART+0x3e>
		num_of_pages = PAGE_SIZE;
 8001f6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f6e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	}
	num_of_pages = num_of_pages/PAGE_SIZE;
 8001f72:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001f76:	0a1b      	lsrs	r3, r3, #8
 8001f78:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	uint32_t address = 0;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,GPIO_PIN_SET);		// Activate the "write out" LED
 8001f82:	2201      	movs	r2, #1
 8001f84:	2180      	movs	r1, #128	@ 0x80
 8001f86:	4820      	ldr	r0, [pc, #128]	@ (8002008 <readFlashToUART+0xd4>)
 8001f88:	f002 fe1c 	bl	8004bc4 <HAL_GPIO_WritePin>

	for (int i = 0; i < (num_of_pages); i++) {
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001f92:	e026      	b.n	8001fe2 <readFlashToUART+0xae>
		uint8_t page[PAGE_SIZE];
		read_page_spi(page, hspi, address, config);
 8001f94:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001f98:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001f9c:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8001fa0:	f5a2 718a 	sub.w	r1, r2, #276	@ 0x114
 8001fa4:	f107 0014 	add.w	r0, r7, #20
 8001fa8:	685a      	ldr	r2, [r3, #4]
 8001faa:	9200      	str	r2, [sp, #0]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001fb2:	6809      	ldr	r1, [r1, #0]
 8001fb4:	f7fe fdfe 	bl	8000bb4 <read_page_spi>
		uart_transmit_page(huart, page);						// Transmit the data//
 8001fb8:	f107 0214 	add.w	r2, r7, #20
 8001fbc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001fc0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001fc4:	4611      	mov	r1, r2
 8001fc6:	6818      	ldr	r0, [r3, #0]
 8001fc8:	f000 ffc2 	bl	8002f50 <uart_transmit_page>
		address += PAGE_SIZE;
 8001fcc:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8001fd0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001fd4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
	for (int i = 0; i < (num_of_pages); i++) {
 8001fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001fdc:	3301      	adds	r3, #1
 8001fde:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8001fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001fe6:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d8d2      	bhi.n	8001f94 <readFlashToUART+0x60>
	}

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7,GPIO_PIN_RESET);	// Deactivate the "write out" LED
 8001fee:	2200      	movs	r2, #0
 8001ff0:	2180      	movs	r1, #128	@ 0x80
 8001ff2:	4805      	ldr	r0, [pc, #20]	@ (8002008 <readFlashToUART+0xd4>)
 8001ff4:	f002 fde6 	bl	8004bc4 <HAL_GPIO_WritePin>
}
 8001ff8:	bf00      	nop
 8001ffa:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd90      	pop	{r4, r7, pc}
 8002002:	bf00      	nop
 8002004:	200005d4 	.word	0x200005d4
 8002008:	40020400 	.word	0x40020400

0800200c <readFlashManuSPI>:

void readFlashManuSPI(SPI_HandleTypeDef *hspi, UART_HandleTypeDef *huart, GPIO_Config config) {
 800200c:	b580      	push	{r7, lr}
 800200e:	b086      	sub	sp, #24
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	4639      	mov	r1, r7
 8002018:	e881 000c 	stmia.w	r1, {r2, r3}
	uint8_t manu[2] = {0, 0};
 800201c:	2300      	movs	r3, #0
 800201e:	82bb      	strh	r3, [r7, #20]
	read_manufacturer_id(manu, hspi, config);
 8002020:	f107 0014 	add.w	r0, r7, #20
 8002024:	463b      	mov	r3, r7
 8002026:	cb0c      	ldmia	r3, {r2, r3}
 8002028:	68f9      	ldr	r1, [r7, #12]
 800202a:	f7fe fde9 	bl	8000c00 <read_manufacturer_id>
	send_uart_hex(huart, manu[0]);
 800202e:	7d3b      	ldrb	r3, [r7, #20]
 8002030:	4619      	mov	r1, r3
 8002032:	68b8      	ldr	r0, [r7, #8]
 8002034:	f000 ffb1 	bl	8002f9a <send_uart_hex>
	send_uart_hex(huart, manu[1]);
 8002038:	7d7b      	ldrb	r3, [r7, #21]
 800203a:	4619      	mov	r1, r3
 800203c:	68b8      	ldr	r0, [r7, #8]
 800203e:	f000 ffac 	bl	8002f9a <send_uart_hex>
}
 8002042:	bf00      	nop
 8002044:	3718      	adds	r7, #24
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
	...

0800204c <writePageSPI_W>:

void writePageSPI_W(SPI_HandleTypeDef *hspi, UART_HandleTypeDef *huart, GPIO_Config config) {
 800204c:	b590      	push	{r4, r7, lr}
 800204e:	b0c9      	sub	sp, #292	@ 0x124
 8002050:	af02      	add	r7, sp, #8
 8002052:	f507 748c 	add.w	r4, r7, #280	@ 0x118
 8002056:	f5a4 7486 	sub.w	r4, r4, #268	@ 0x10c
 800205a:	6020      	str	r0, [r4, #0]
 800205c:	f507 708c 	add.w	r0, r7, #280	@ 0x118
 8002060:	f5a0 7088 	sub.w	r0, r0, #272	@ 0x110
 8002064:	6001      	str	r1, [r0, #0]
 8002066:	f507 718c 	add.w	r1, r7, #280	@ 0x118
 800206a:	f5a1 718c 	sub.w	r1, r1, #280	@ 0x118
 800206e:	e881 000c 	stmia.w	r1, {r2, r3}
	uint8_t data_out[PAGE_SIZE];
	for (int i = 0; i < PAGE_SIZE; i++) {
 8002072:	2300      	movs	r3, #0
 8002074:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002078:	e00d      	b.n	8002096 <writePageSPI_W+0x4a>
		data_out[i] = 0x77;		// Make all data in the page 'w'
 800207a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800207e:	f5a3 7282 	sub.w	r2, r3, #260	@ 0x104
 8002082:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002086:	4413      	add	r3, r2
 8002088:	2277      	movs	r2, #119	@ 0x77
 800208a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < PAGE_SIZE; i++) {
 800208c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002090:	3301      	adds	r3, #1
 8002092:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8002096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800209a:	2bff      	cmp	r3, #255	@ 0xff
 800209c:	dded      	ble.n	800207a <writePageSPI_W+0x2e>
	}
	write_data_spi_dma(data_out, hspi, next_blank_page, config);
 800209e:	4b13      	ldr	r3, [pc, #76]	@ (80020ec <writePageSPI_W+0xa0>)
 80020a0:	681c      	ldr	r4, [r3, #0]
 80020a2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80020a6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80020aa:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80020ae:	f5a2 7186 	sub.w	r1, r2, #268	@ 0x10c
 80020b2:	f107 0014 	add.w	r0, r7, #20
 80020b6:	685a      	ldr	r2, [r3, #4]
 80020b8:	9200      	str	r2, [sp, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4622      	mov	r2, r4
 80020be:	6809      	ldr	r1, [r1, #0]
 80020c0:	f7fe fcb2 	bl	8000a28 <write_data_spi_dma>
	next_blank_page += PAGE_SIZE;
 80020c4:	4b09      	ldr	r3, [pc, #36]	@ (80020ec <writePageSPI_W+0xa0>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80020cc:	4a07      	ldr	r2, [pc, #28]	@ (80020ec <writePageSPI_W+0xa0>)
 80020ce:	6013      	str	r3, [r2, #0]

	send_uart_string(huart, "Successful Page Written\r\n");
 80020d0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80020d4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80020d8:	4905      	ldr	r1, [pc, #20]	@ (80020f0 <writePageSPI_W+0xa4>)
 80020da:	6818      	ldr	r0, [r3, #0]
 80020dc:	f000 ff49 	bl	8002f72 <send_uart_string>
}
 80020e0:	bf00      	nop
 80020e2:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd90      	pop	{r4, r7, pc}
 80020ea:	bf00      	nop
 80020ec:	200005d4 	.word	0x200005d4
 80020f0:	080095dc 	.word	0x080095dc

080020f4 <resetSPIFlash>:

void resetSPIFlash(SPI_HandleTypeDef *hspi, UART_HandleTypeDef *huart, GPIO_Config config) {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	4639      	mov	r1, r7
 8002100:	e881 000c 	stmia.w	r1, {r2, r3}
	software_reset(hspi, config);
 8002104:	463b      	mov	r3, r7
 8002106:	e893 0006 	ldmia.w	r3, {r1, r2}
 800210a:	68f8      	ldr	r0, [r7, #12]
 800210c:	f7fe fc68 	bl	80009e0 <software_reset>
	send_uart_string(huart, "Flash Chip Reset\r\n");
 8002110:	4903      	ldr	r1, [pc, #12]	@ (8002120 <resetSPIFlash+0x2c>)
 8002112:	68b8      	ldr	r0, [r7, #8]
 8002114:	f000 ff2d 	bl	8002f72 <send_uart_string>
}
 8002118:	bf00      	nop
 800211a:	3710      	adds	r7, #16
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	080095f8 	.word	0x080095f8

08002124 <checkAccelWhoAmI>:
/***************************************************************************************************************
 * I2C Accelerometer Functions
 */
void checkAccelWhoAmI(I2C_HandleTypeDef* hi2c, UART_HandleTypeDef *huart) {
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]
	uint8_t whoami = readAccel_whoami(hi2c);
 800212e:	6878      	ldr	r0, [r7, #4]
 8002130:	f7fe fa3c 	bl	80005ac <readAccel_whoami>
 8002134:	4603      	mov	r3, r0
 8002136:	73fb      	strb	r3, [r7, #15]
	send_uart_hex(huart, whoami);
 8002138:	7bfb      	ldrb	r3, [r7, #15]
 800213a:	4619      	mov	r1, r3
 800213c:	6838      	ldr	r0, [r7, #0]
 800213e:	f000 ff2c 	bl	8002f9a <send_uart_hex>
}
 8002142:	bf00      	nop
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
	...

0800214c <accelToUART>:

void accelToUART(UART_HandleTypeDef *huart) {
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 6; i++) {
 8002154:	2300      	movs	r3, #0
 8002156:	60fb      	str	r3, [r7, #12]
 8002158:	e00a      	b.n	8002170 <accelToUART+0x24>
		send_uart_hex(huart, accel_data[i]);
 800215a:	4a09      	ldr	r2, [pc, #36]	@ (8002180 <accelToUART+0x34>)
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	4413      	add	r3, r2
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	4619      	mov	r1, r3
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f000 ff18 	bl	8002f9a <send_uart_hex>
	for (int i = 0; i < 6; i++) {
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	3301      	adds	r3, #1
 800216e:	60fb      	str	r3, [r7, #12]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2b05      	cmp	r3, #5
 8002174:	ddf1      	ble.n	800215a <accelToUART+0xe>
	}
}
 8002176:	bf00      	nop
 8002178:	bf00      	nop
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	200005bc 	.word	0x200005bc

08002184 <readTempSensorID>:

/***************************************************************************************************************
 * I2C BME280 Sensor Functions
 */
void readTempSensorID(I2C_HandleTypeDef* hi2c, UART_HandleTypeDef *huart, uint8_t tempNo) {
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	60f8      	str	r0, [r7, #12]
 800218c:	60b9      	str	r1, [r7, #8]
 800218e:	4613      	mov	r3, r2
 8002190:	71fb      	strb	r3, [r7, #7]
	send_uart_hex(huart, readBME280_id_reg(hi2c, tempNo));
 8002192:	79fb      	ldrb	r3, [r7, #7]
 8002194:	4619      	mov	r1, r3
 8002196:	68f8      	ldr	r0, [r7, #12]
 8002198:	f7fe faf2 	bl	8000780 <readBME280_id_reg>
 800219c:	4603      	mov	r3, r0
 800219e:	4619      	mov	r1, r3
 80021a0:	68b8      	ldr	r0, [r7, #8]
 80021a2:	f000 fefa 	bl	8002f9a <send_uart_hex>
}
 80021a6:	bf00      	nop
 80021a8:	3710      	adds	r7, #16
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <readTempCalibration>:

void readTempCalibration(I2C_HandleTypeDef* hi2c, UART_HandleTypeDef *huart, uint8_t tempNo) {
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b090      	sub	sp, #64	@ 0x40
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	60f8      	str	r0, [r7, #12]
 80021b6:	60b9      	str	r1, [r7, #8]
 80021b8:	4613      	mov	r3, r2
 80021ba:	71fb      	strb	r3, [r7, #7]
	uint8_t calibration1[25];
	uint8_t calibration2[7];

	for (uint8_t i = 0; i < CALIB_CNT_1; i++) {
 80021bc:	2300      	movs	r3, #0
 80021be:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80021c2:	e016      	b.n	80021f2 <readTempCalibration+0x44>
		calibration1[i] = 0x00;
 80021c4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80021c8:	3340      	adds	r3, #64	@ 0x40
 80021ca:	443b      	add	r3, r7
 80021cc:	2200      	movs	r2, #0
 80021ce:	f803 2c28 	strb.w	r2, [r3, #-40]
		if (i < CALIB_CNT_2) {
 80021d2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80021d6:	2b06      	cmp	r3, #6
 80021d8:	d806      	bhi.n	80021e8 <readTempCalibration+0x3a>
			calibration2[i] = 0x00;
 80021da:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80021de:	3340      	adds	r3, #64	@ 0x40
 80021e0:	443b      	add	r3, r7
 80021e2:	2200      	movs	r2, #0
 80021e4:	f803 2c30 	strb.w	r2, [r3, #-48]
	for (uint8_t i = 0; i < CALIB_CNT_1; i++) {
 80021e8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80021ec:	3301      	adds	r3, #1
 80021ee:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80021f2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80021f6:	2b18      	cmp	r3, #24
 80021f8:	d9e4      	bls.n	80021c4 <readTempCalibration+0x16>
		}
	}

	readBME280_calib(hi2c, tempNo, calibration1, calibration2);
 80021fa:	f107 0310 	add.w	r3, r7, #16
 80021fe:	f107 0218 	add.w	r2, r7, #24
 8002202:	79f9      	ldrb	r1, [r7, #7]
 8002204:	68f8      	ldr	r0, [r7, #12]
 8002206:	f7fe fad7 	bl	80007b8 <readBME280_calib>

	for (int i = 0; i < 25; i++) {
 800220a:	2300      	movs	r3, #0
 800220c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800220e:	e00b      	b.n	8002228 <readTempCalibration+0x7a>
	  send_uart_hex(huart, calibration1[i]);
 8002210:	f107 0218 	add.w	r2, r7, #24
 8002214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002216:	4413      	add	r3, r2
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	4619      	mov	r1, r3
 800221c:	68b8      	ldr	r0, [r7, #8]
 800221e:	f000 febc 	bl	8002f9a <send_uart_hex>
	for (int i = 0; i < 25; i++) {
 8002222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002224:	3301      	adds	r3, #1
 8002226:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800222a:	2b18      	cmp	r3, #24
 800222c:	ddf0      	ble.n	8002210 <readTempCalibration+0x62>
	}

	for (int i = 0; i < 7; i++) {
 800222e:	2300      	movs	r3, #0
 8002230:	637b      	str	r3, [r7, #52]	@ 0x34
 8002232:	e00b      	b.n	800224c <readTempCalibration+0x9e>
	  send_uart_hex(huart, calibration2[i]);
 8002234:	f107 0210 	add.w	r2, r7, #16
 8002238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800223a:	4413      	add	r3, r2
 800223c:	781b      	ldrb	r3, [r3, #0]
 800223e:	4619      	mov	r1, r3
 8002240:	68b8      	ldr	r0, [r7, #8]
 8002242:	f000 feaa 	bl	8002f9a <send_uart_hex>
	for (int i = 0; i < 7; i++) {
 8002246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002248:	3301      	adds	r3, #1
 800224a:	637b      	str	r3, [r7, #52]	@ 0x34
 800224c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800224e:	2b06      	cmp	r3, #6
 8002250:	ddf0      	ble.n	8002234 <readTempCalibration+0x86>
	}
}
 8002252:	bf00      	nop
 8002254:	bf00      	nop
 8002256:	3740      	adds	r7, #64	@ 0x40
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <readTempSensor>:

void readTempSensor(UART_HandleTypeDef *huart, uint8_t tempNo) {
 800225c:	b580      	push	{r7, lr}
 800225e:	b084      	sub	sp, #16
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	460b      	mov	r3, r1
 8002266:	70fb      	strb	r3, [r7, #3]
	if (tempNo == 0) {
 8002268:	78fb      	ldrb	r3, [r7, #3]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d111      	bne.n	8002292 <readTempSensor+0x36>
		for (int i = 0; i < 6; i++) {
 800226e:	2300      	movs	r3, #0
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	e00a      	b.n	800228a <readTempSensor+0x2e>
			send_uart_hex(huart, bme280_data_0[i]);
 8002274:	4a13      	ldr	r2, [pc, #76]	@ (80022c4 <readTempSensor+0x68>)
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	4413      	add	r3, r2
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	4619      	mov	r1, r3
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 fe8b 	bl	8002f9a <send_uart_hex>
		for (int i = 0; i < 6; i++) {
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	3301      	adds	r3, #1
 8002288:	60fb      	str	r3, [r7, #12]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2b05      	cmp	r3, #5
 800228e:	ddf1      	ble.n	8002274 <readTempSensor+0x18>
	} else if (tempNo == 1) {
		for (int i = 0; i < 6; i++) {
			send_uart_hex(huart, bme280_data_1[i]);
		}
	}
}
 8002290:	e013      	b.n	80022ba <readTempSensor+0x5e>
	} else if (tempNo == 1) {
 8002292:	78fb      	ldrb	r3, [r7, #3]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d110      	bne.n	80022ba <readTempSensor+0x5e>
		for (int i = 0; i < 6; i++) {
 8002298:	2300      	movs	r3, #0
 800229a:	60bb      	str	r3, [r7, #8]
 800229c:	e00a      	b.n	80022b4 <readTempSensor+0x58>
			send_uart_hex(huart, bme280_data_1[i]);
 800229e:	4a0a      	ldr	r2, [pc, #40]	@ (80022c8 <readTempSensor+0x6c>)
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	4413      	add	r3, r2
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	4619      	mov	r1, r3
 80022a8:	6878      	ldr	r0, [r7, #4]
 80022aa:	f000 fe76 	bl	8002f9a <send_uart_hex>
		for (int i = 0; i < 6; i++) {
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	3301      	adds	r3, #1
 80022b2:	60bb      	str	r3, [r7, #8]
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	2b05      	cmp	r3, #5
 80022b8:	ddf1      	ble.n	800229e <readTempSensor+0x42>
}
 80022ba:	bf00      	nop
 80022bc:	3710      	adds	r7, #16
 80022be:	46bd      	mov	sp, r7
 80022c0:	bd80      	pop	{r7, pc}
 80022c2:	bf00      	nop
 80022c4:	200005c4 	.word	0x200005c4
 80022c8:	200005cc 	.word	0x200005cc

080022cc <readAllSensors>:

/***************************************************************************************************************
 * Process All Sensors
 */
void readAllSensors(I2C_HandleTypeDef* hi2c_accel, I2C_HandleTypeDef* hi2c_temp, RTC_HandleTypeDef* hrtc) {
 80022cc:	b5b0      	push	{r4, r5, r7, lr}
 80022ce:	b08a      	sub	sp, #40	@ 0x28
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
	// Read Accelerometer Data
	readAccelerometer(accel_data, hi2c_accel);
 80022d8:	68f9      	ldr	r1, [r7, #12]
 80022da:	4868      	ldr	r0, [pc, #416]	@ (800247c <readAllSensors+0x1b0>)
 80022dc:	f7fe f940 	bl	8000560 <readAccelerometer>

	// Read BME280 Data
	readTempHumPres(bme280_data_0, hi2c_temp, 0);
 80022e0:	2200      	movs	r2, #0
 80022e2:	68b9      	ldr	r1, [r7, #8]
 80022e4:	4866      	ldr	r0, [pc, #408]	@ (8002480 <readAllSensors+0x1b4>)
 80022e6:	f7fe f9f1 	bl	80006cc <readTempHumPres>
	readTempHumPres(bme280_data_1, hi2c_temp, 1);
 80022ea:	2201      	movs	r2, #1
 80022ec:	68b9      	ldr	r1, [r7, #8]
 80022ee:	4865      	ldr	r0, [pc, #404]	@ (8002484 <readAllSensors+0x1b8>)
 80022f0:	f7fe f9ec 	bl	80006cc <readTempHumPres>

	uint16_t time = getTimestampMilliseconds(hrtc);
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f000 f903 	bl	8002500 <getTimestampMilliseconds>
 80022fa:	4603      	mov	r3, r0
 80022fc:	82fb      	strh	r3, [r7, #22]
	uint8_t array_ptr = 0;
 80022fe:	2300      	movs	r3, #0
 8002300:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	// Store the new read in the buffer if there is space
	if (byte_tracker < (PAGE_SIZE - READ_SIZE)) {
 8002304:	4b60      	ldr	r3, [pc, #384]	@ (8002488 <readAllSensors+0x1bc>)
 8002306:	881b      	ldrh	r3, [r3, #0]
 8002308:	2bea      	cmp	r3, #234	@ 0xea
 800230a:	f200 80b2 	bhi.w	8002472 <readAllSensors+0x1a6>
		// Store the timestamp in the buffer (Little Endian)
		data_buffer_tx[buffer_tracker][byte_tracker + array_ptr] = (uint8_t) (time & 0xFF); 		// Least significant byte (LSB)
 800230e:	4b5f      	ldr	r3, [pc, #380]	@ (800248c <readAllSensors+0x1c0>)
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	461a      	mov	r2, r3
 8002314:	4b5c      	ldr	r3, [pc, #368]	@ (8002488 <readAllSensors+0x1bc>)
 8002316:	881b      	ldrh	r3, [r3, #0]
 8002318:	4619      	mov	r1, r3
 800231a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800231e:	440b      	add	r3, r1
 8002320:	8af9      	ldrh	r1, [r7, #22]
 8002322:	b2c8      	uxtb	r0, r1
 8002324:	495a      	ldr	r1, [pc, #360]	@ (8002490 <readAllSensors+0x1c4>)
 8002326:	0212      	lsls	r2, r2, #8
 8002328:	440a      	add	r2, r1
 800232a:	4413      	add	r3, r2
 800232c:	4602      	mov	r2, r0
 800232e:	701a      	strb	r2, [r3, #0]
		array_ptr += 1;
 8002330:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002334:	3301      	adds	r3, #1
 8002336:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		data_buffer_tx[buffer_tracker][byte_tracker + array_ptr] = (uint8_t) ((time >> 8) & 0xFF); // Most significant byte (MSB)
 800233a:	8afb      	ldrh	r3, [r7, #22]
 800233c:	0a1b      	lsrs	r3, r3, #8
 800233e:	b299      	uxth	r1, r3
 8002340:	4b52      	ldr	r3, [pc, #328]	@ (800248c <readAllSensors+0x1c0>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	461a      	mov	r2, r3
 8002346:	4b50      	ldr	r3, [pc, #320]	@ (8002488 <readAllSensors+0x1bc>)
 8002348:	881b      	ldrh	r3, [r3, #0]
 800234a:	4618      	mov	r0, r3
 800234c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002350:	4403      	add	r3, r0
 8002352:	b2c8      	uxtb	r0, r1
 8002354:	494e      	ldr	r1, [pc, #312]	@ (8002490 <readAllSensors+0x1c4>)
 8002356:	0212      	lsls	r2, r2, #8
 8002358:	440a      	add	r2, r1
 800235a:	4413      	add	r3, r2
 800235c:	4602      	mov	r2, r0
 800235e:	701a      	strb	r2, [r3, #0]
		array_ptr += 1;
 8002360:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002364:	3301      	adds	r3, #1
 8002366:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		// Store the accelerometer data
		for (int i = 0; i < 6; i++) {
 800236a:	2300      	movs	r3, #0
 800236c:	623b      	str	r3, [r7, #32]
 800236e:	e01a      	b.n	80023a6 <readAllSensors+0xda>
		  data_buffer_tx[buffer_tracker][byte_tracker + array_ptr] = accel_data[i];
 8002370:	4b46      	ldr	r3, [pc, #280]	@ (800248c <readAllSensors+0x1c0>)
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	461c      	mov	r4, r3
 8002376:	4b44      	ldr	r3, [pc, #272]	@ (8002488 <readAllSensors+0x1bc>)
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	461a      	mov	r2, r3
 800237c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002380:	4413      	add	r3, r2
 8002382:	493e      	ldr	r1, [pc, #248]	@ (800247c <readAllSensors+0x1b0>)
 8002384:	6a3a      	ldr	r2, [r7, #32]
 8002386:	440a      	add	r2, r1
 8002388:	7810      	ldrb	r0, [r2, #0]
 800238a:	4941      	ldr	r1, [pc, #260]	@ (8002490 <readAllSensors+0x1c4>)
 800238c:	0222      	lsls	r2, r4, #8
 800238e:	440a      	add	r2, r1
 8002390:	4413      	add	r3, r2
 8002392:	4602      	mov	r2, r0
 8002394:	701a      	strb	r2, [r3, #0]
		  array_ptr += 1;
 8002396:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800239a:	3301      	adds	r3, #1
 800239c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		for (int i = 0; i < 6; i++) {
 80023a0:	6a3b      	ldr	r3, [r7, #32]
 80023a2:	3301      	adds	r3, #1
 80023a4:	623b      	str	r3, [r7, #32]
 80023a6:	6a3b      	ldr	r3, [r7, #32]
 80023a8:	2b05      	cmp	r3, #5
 80023aa:	dde1      	ble.n	8002370 <readAllSensors+0xa4>
		}

		// Store the BME280_0 Data
		for (int i = 0; i < 6; i++) {
 80023ac:	2300      	movs	r3, #0
 80023ae:	61fb      	str	r3, [r7, #28]
 80023b0:	e01a      	b.n	80023e8 <readAllSensors+0x11c>
		  data_buffer_tx[buffer_tracker][byte_tracker + array_ptr] = bme280_data_0[i];
 80023b2:	4b36      	ldr	r3, [pc, #216]	@ (800248c <readAllSensors+0x1c0>)
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	461c      	mov	r4, r3
 80023b8:	4b33      	ldr	r3, [pc, #204]	@ (8002488 <readAllSensors+0x1bc>)
 80023ba:	881b      	ldrh	r3, [r3, #0]
 80023bc:	461a      	mov	r2, r3
 80023be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023c2:	4413      	add	r3, r2
 80023c4:	492e      	ldr	r1, [pc, #184]	@ (8002480 <readAllSensors+0x1b4>)
 80023c6:	69fa      	ldr	r2, [r7, #28]
 80023c8:	440a      	add	r2, r1
 80023ca:	7810      	ldrb	r0, [r2, #0]
 80023cc:	4930      	ldr	r1, [pc, #192]	@ (8002490 <readAllSensors+0x1c4>)
 80023ce:	0222      	lsls	r2, r4, #8
 80023d0:	440a      	add	r2, r1
 80023d2:	4413      	add	r3, r2
 80023d4:	4602      	mov	r2, r0
 80023d6:	701a      	strb	r2, [r3, #0]
		  array_ptr += 1;
 80023d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80023dc:	3301      	adds	r3, #1
 80023de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		for (int i = 0; i < 6; i++) {
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	3301      	adds	r3, #1
 80023e6:	61fb      	str	r3, [r7, #28]
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	2b05      	cmp	r3, #5
 80023ec:	dde1      	ble.n	80023b2 <readAllSensors+0xe6>
		}

		// Store the BME280_1 Data
		for (int i = 0; i < 6; i++) {
 80023ee:	2300      	movs	r3, #0
 80023f0:	61bb      	str	r3, [r7, #24]
 80023f2:	e01a      	b.n	800242a <readAllSensors+0x15e>
		  data_buffer_tx[buffer_tracker][byte_tracker + array_ptr] = bme280_data_1[i];
 80023f4:	4b25      	ldr	r3, [pc, #148]	@ (800248c <readAllSensors+0x1c0>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	461c      	mov	r4, r3
 80023fa:	4b23      	ldr	r3, [pc, #140]	@ (8002488 <readAllSensors+0x1bc>)
 80023fc:	881b      	ldrh	r3, [r3, #0]
 80023fe:	461a      	mov	r2, r3
 8002400:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002404:	4413      	add	r3, r2
 8002406:	491f      	ldr	r1, [pc, #124]	@ (8002484 <readAllSensors+0x1b8>)
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	440a      	add	r2, r1
 800240c:	7810      	ldrb	r0, [r2, #0]
 800240e:	4920      	ldr	r1, [pc, #128]	@ (8002490 <readAllSensors+0x1c4>)
 8002410:	0222      	lsls	r2, r4, #8
 8002412:	440a      	add	r2, r1
 8002414:	4413      	add	r3, r2
 8002416:	4602      	mov	r2, r0
 8002418:	701a      	strb	r2, [r3, #0]
		  array_ptr += 1;
 800241a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800241e:	3301      	adds	r3, #1
 8002420:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		for (int i = 0; i < 6; i++) {
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	3301      	adds	r3, #1
 8002428:	61bb      	str	r3, [r7, #24]
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	2b05      	cmp	r3, #5
 800242e:	dde1      	ble.n	80023f4 <readAllSensors+0x128>
		}

		// Store the flight state and peripheral status in the final byte
		data_buffer_tx[buffer_tracker][byte_tracker + array_ptr] = combine_system_status();
 8002430:	4b16      	ldr	r3, [pc, #88]	@ (800248c <readAllSensors+0x1c0>)
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	461d      	mov	r5, r3
 8002436:	4b14      	ldr	r3, [pc, #80]	@ (8002488 <readAllSensors+0x1bc>)
 8002438:	881b      	ldrh	r3, [r3, #0]
 800243a:	461a      	mov	r2, r3
 800243c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002440:	18d4      	adds	r4, r2, r3
 8002442:	f7ff fcad 	bl	8001da0 <combine_system_status>
 8002446:	4603      	mov	r3, r0
 8002448:	4619      	mov	r1, r3
 800244a:	4a11      	ldr	r2, [pc, #68]	@ (8002490 <readAllSensors+0x1c4>)
 800244c:	022b      	lsls	r3, r5, #8
 800244e:	4413      	add	r3, r2
 8002450:	4423      	add	r3, r4
 8002452:	460a      	mov	r2, r1
 8002454:	701a      	strb	r2, [r3, #0]
		array_ptr += 1;
 8002456:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800245a:	3301      	adds	r3, #1
 800245c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		byte_tracker = byte_tracker + (array_ptr);
 8002460:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002464:	b29a      	uxth	r2, r3
 8002466:	4b08      	ldr	r3, [pc, #32]	@ (8002488 <readAllSensors+0x1bc>)
 8002468:	881b      	ldrh	r3, [r3, #0]
 800246a:	4413      	add	r3, r2
 800246c:	b29a      	uxth	r2, r3
 800246e:	4b06      	ldr	r3, [pc, #24]	@ (8002488 <readAllSensors+0x1bc>)
 8002470:	801a      	strh	r2, [r3, #0]
	}
}
 8002472:	bf00      	nop
 8002474:	3728      	adds	r7, #40	@ 0x28
 8002476:	46bd      	mov	sp, r7
 8002478:	bdb0      	pop	{r4, r5, r7, pc}
 800247a:	bf00      	nop
 800247c:	200005bc 	.word	0x200005bc
 8002480:	200005c4 	.word	0x200005c4
 8002484:	200005cc 	.word	0x200005cc
 8002488:	200005d8 	.word	0x200005d8
 800248c:	200005b8 	.word	0x200005b8
 8002490:	200003b8 	.word	0x200003b8

08002494 <initialise_rtc_default>:
    .Month = RTC_MONTH_JANUARY, // Set default month (e.g., January)
    .Date = 1, // Set default day of the month
    .Year = 24 // Set default year (e.g., 2021)
};

void initialise_rtc_default(RTC_HandleTypeDef* hrtc) {
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
    // Enable access to the backup domain
    __HAL_RCC_PWR_CLK_ENABLE();
 800249c:	2300      	movs	r3, #0
 800249e:	60fb      	str	r3, [r7, #12]
 80024a0:	4b13      	ldr	r3, [pc, #76]	@ (80024f0 <initialise_rtc_default+0x5c>)
 80024a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a4:	4a12      	ldr	r2, [pc, #72]	@ (80024f0 <initialise_rtc_default+0x5c>)
 80024a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80024ac:	4b10      	ldr	r3, [pc, #64]	@ (80024f0 <initialise_rtc_default+0x5c>)
 80024ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024b4:	60fb      	str	r3, [r7, #12]
 80024b6:	68fb      	ldr	r3, [r7, #12]
    HAL_PWR_EnableBkUpAccess();
 80024b8:	f003 fc46 	bl	8005d48 <HAL_PWR_EnableBkUpAccess>

    // Reset the RTC
    __HAL_RCC_BACKUPRESET_FORCE();
 80024bc:	4b0d      	ldr	r3, [pc, #52]	@ (80024f4 <initialise_rtc_default+0x60>)
 80024be:	2201      	movs	r2, #1
 80024c0:	601a      	str	r2, [r3, #0]
    __HAL_RCC_BACKUPRESET_RELEASE();
 80024c2:	4b0c      	ldr	r3, [pc, #48]	@ (80024f4 <initialise_rtc_default+0x60>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]

    // Initialize RTC hardware
    HAL_RTC_MspInit(hrtc);
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f000 fa61 	bl	8002990 <HAL_RTC_MspInit>

    // Set default time and date
    HAL_RTC_SetTime(hrtc, &defaultTime, RTC_FORMAT_BIN);
 80024ce:	2200      	movs	r2, #0
 80024d0:	4909      	ldr	r1, [pc, #36]	@ (80024f8 <initialise_rtc_default+0x64>)
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f004 fafb 	bl	8006ace <HAL_RTC_SetTime>
    HAL_RTC_SetDate(hrtc, &defaultDate, RTC_FORMAT_BIN);
 80024d8:	2200      	movs	r2, #0
 80024da:	4908      	ldr	r1, [pc, #32]	@ (80024fc <initialise_rtc_default+0x68>)
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	f004 fbee 	bl	8006cbe <HAL_RTC_SetDate>

    // Disable access to the backup domain
    HAL_PWR_DisableBkUpAccess();
 80024e2:	f003 fc45 	bl	8005d70 <HAL_PWR_DisableBkUpAccess>
}
 80024e6:	bf00      	nop
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	40023800 	.word	0x40023800
 80024f4:	42470e40 	.word	0x42470e40
 80024f8:	20000620 	.word	0x20000620
 80024fc:	20000018 	.word	0x20000018

08002500 <getTimestampMilliseconds>:

uint32_t getTimestampMilliseconds(RTC_HandleTypeDef* hrtc) {
 8002500:	b580      	push	{r7, lr}
 8002502:	b08c      	sub	sp, #48	@ 0x30
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
    RTC_TimeTypeDef rtcTime;
    RTC_DateTypeDef rtcDate;

    // Read RTC time and date
    HAL_RTC_GetTime(hrtc, &rtcTime, RTC_FORMAT_BIN);
 8002508:	f107 0310 	add.w	r3, r7, #16
 800250c:	2200      	movs	r2, #0
 800250e:	4619      	mov	r1, r3
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f004 fb76 	bl	8006c02 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(hrtc, &rtcDate, RTC_FORMAT_BIN);
 8002516:	f107 030c 	add.w	r3, r7, #12
 800251a:	2200      	movs	r2, #0
 800251c:	4619      	mov	r1, r3
 800251e:	6878      	ldr	r0, [r7, #4]
 8002520:	f004 fc51 	bl	8006dc6 <HAL_RTC_GetDate>

    // Calculate timestamp in milliseconds
    uint32_t timestampSeconds = rtcTime.Seconds + rtcTime.Minutes * 60 + rtcTime.Hours * 3600;
 8002524:	7cbb      	ldrb	r3, [r7, #18]
 8002526:	4619      	mov	r1, r3
 8002528:	7c7b      	ldrb	r3, [r7, #17]
 800252a:	461a      	mov	r2, r3
 800252c:	4613      	mov	r3, r2
 800252e:	011b      	lsls	r3, r3, #4
 8002530:	1a9b      	subs	r3, r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	18ca      	adds	r2, r1, r3
 8002536:	7c3b      	ldrb	r3, [r7, #16]
 8002538:	4619      	mov	r1, r3
 800253a:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 800253e:	fb01 f303 	mul.w	r3, r1, r3
 8002542:	4413      	add	r3, r2
 8002544:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t timestampMilliseconds = timestampSeconds * 1000;
 8002546:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002548:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800254c:	fb02 f303 	mul.w	r3, r2, r3
 8002550:	62bb      	str	r3, [r7, #40]	@ 0x28
    float subsecondsFraction = (float)(rtcTime.SecondFraction - rtcTime.SubSeconds) / (rtcTime.SecondFraction + 1);
 8002552:	69ba      	ldr	r2, [r7, #24]
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	ee07 3a90 	vmov	s15, r3
 800255c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	3301      	adds	r3, #1
 8002564:	ee07 3a90 	vmov	s15, r3
 8002568:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800256c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002570:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    timestampMilliseconds += subsecondsFraction * 1000;
 8002574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002576:	ee07 3a90 	vmov	s15, r3
 800257a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800257e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002582:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80025a4 <getTimestampMilliseconds+0xa4>
 8002586:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800258a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800258e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002592:	ee17 3a90 	vmov	r3, s15
 8002596:	62bb      	str	r3, [r7, #40]	@ 0x28

    return timestampMilliseconds;
 8002598:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800259a:	4618      	mov	r0, r3
 800259c:	3730      	adds	r7, #48	@ 0x30
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	447a0000 	.word	0x447a0000

080025a8 <spi_sendOp_readByte>:
#ifndef SRC_SPI_DRIVER_C_
#define SRC_SPI_DRIVER_C_

#include "spi_driver.h"

HAL_StatusTypeDef spi_sendOp_readByte(uint8_t* opcode, SPI_HandleTypeDef *hspi, uint8_t* data_ptr, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin_CS) {
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	60f8      	str	r0, [r7, #12]
 80025b0:	60b9      	str	r1, [r7, #8]
 80025b2:	607a      	str	r2, [r7, #4]
 80025b4:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status;
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin_CS, GPIO_PIN_RESET);	// Set the chip select pin to low to initiate SPI comms
 80025b6:	8c3b      	ldrh	r3, [r7, #32]
 80025b8:	2200      	movs	r2, #0
 80025ba:	4619      	mov	r1, r3
 80025bc:	6838      	ldr	r0, [r7, #0]
 80025be:	f002 fb01 	bl	8004bc4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, opcode, 1, TIMEOUT_SML);			// Write the write enable value to the Flash to initial reading
 80025c2:	2302      	movs	r3, #2
 80025c4:	2201      	movs	r2, #1
 80025c6:	68f9      	ldr	r1, [r7, #12]
 80025c8:	68b8      	ldr	r0, [r7, #8]
 80025ca:	f004 fd92 	bl	80070f2 <HAL_SPI_Transmit>
	status = HAL_SPI_Receive(hspi, data_ptr, 1, TIMEOUT_SML);
 80025ce:	2302      	movs	r3, #2
 80025d0:	2201      	movs	r2, #1
 80025d2:	6879      	ldr	r1, [r7, #4]
 80025d4:	68b8      	ldr	r0, [r7, #8]
 80025d6:	f004 fecf 	bl	8007378 <HAL_SPI_Receive>
 80025da:	4603      	mov	r3, r0
 80025dc:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin_CS, GPIO_PIN_SET);
 80025de:	8c3b      	ldrh	r3, [r7, #32]
 80025e0:	2201      	movs	r2, #1
 80025e2:	4619      	mov	r1, r3
 80025e4:	6838      	ldr	r0, [r7, #0]
 80025e6:	f002 faed 	bl	8004bc4 <HAL_GPIO_WritePin>
	return status;
 80025ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3718      	adds	r7, #24
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <perform_operation>:

HAL_StatusTypeDef perform_operation(uint8_t* opcode, SPI_HandleTypeDef *hspi, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin_CS) {
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b086      	sub	sp, #24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	607a      	str	r2, [r7, #4]
 8002600:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef status;
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin_CS, GPIO_PIN_RESET);				// Set the chip select pin to low to initiate SPI comms
 8002602:	887b      	ldrh	r3, [r7, #2]
 8002604:	2200      	movs	r2, #0
 8002606:	4619      	mov	r1, r3
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f002 fadb 	bl	8004bc4 <HAL_GPIO_WritePin>
	status = HAL_SPI_Transmit(hspi, opcode, 1, TIMEOUT_SML);				// Write the opcode value
 800260e:	2302      	movs	r3, #2
 8002610:	2201      	movs	r2, #1
 8002612:	68f9      	ldr	r1, [r7, #12]
 8002614:	68b8      	ldr	r0, [r7, #8]
 8002616:	f004 fd6c 	bl	80070f2 <HAL_SPI_Transmit>
 800261a:	4603      	mov	r3, r0
 800261c:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin_CS, GPIO_PIN_SET);
 800261e:	887b      	ldrh	r3, [r7, #2]
 8002620:	2201      	movs	r2, #1
 8002622:	4619      	mov	r1, r3
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f002 facd 	bl	8004bc4 <HAL_GPIO_WritePin>

	return status;
 800262a:	7dfb      	ldrb	r3, [r7, #23]
}
 800262c:	4618      	mov	r0, r3
 800262e:	3718      	adds	r7, #24
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}

08002634 <spi_read_data>:

HAL_StatusTypeDef spi_read_data(uint8_t* opcode, uint16_t data_size, uint8_t data_read[data_size], SPI_HandleTypeDef *hspi, uint32_t addr, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin_CS) {
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	607a      	str	r2, [r7, #4]
 800263e:	603b      	str	r3, [r7, #0]
 8002640:	460b      	mov	r3, r1
 8002642:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef status;

	// Split the 24 bit address into three 8 bit ints
	uint8_t addrL = addr & 0xFF;  // Get the low byte
 8002644:	6a3b      	ldr	r3, [r7, #32]
 8002646:	b2db      	uxtb	r3, r3
 8002648:	75bb      	strb	r3, [r7, #22]
	uint8_t addrM = (addr >> 8) & 0xFF;  // Get the middle byte
 800264a:	6a3b      	ldr	r3, [r7, #32]
 800264c:	0a1b      	lsrs	r3, r3, #8
 800264e:	b2db      	uxtb	r3, r3
 8002650:	757b      	strb	r3, [r7, #21]
	uint8_t addrH = (addr >> 16) & 0xFF;  // Get the high byte
 8002652:	6a3b      	ldr	r3, [r7, #32]
 8002654:	0c1b      	lsrs	r3, r3, #16
 8002656:	b2db      	uxtb	r3, r3
 8002658:	753b      	strb	r3, [r7, #20]

	// Read the data denoted by the given address
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin_CS, GPIO_PIN_RESET);
 800265a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800265c:	2200      	movs	r2, #0
 800265e:	4619      	mov	r1, r3
 8002660:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002662:	f002 faaf 	bl	8004bc4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, opcode, 1, TIMEOUT_SML);	// Write the read enable value
 8002666:	2302      	movs	r3, #2
 8002668:	2201      	movs	r2, #1
 800266a:	68f9      	ldr	r1, [r7, #12]
 800266c:	6838      	ldr	r0, [r7, #0]
 800266e:	f004 fd40 	bl	80070f2 <HAL_SPI_Transmit>

	// Transmit the 24 bit address of the page to initialise read from
	HAL_SPI_Transmit(hspi, &addrH, 1, TIMEOUT_SML);
 8002672:	f107 0114 	add.w	r1, r7, #20
 8002676:	2302      	movs	r3, #2
 8002678:	2201      	movs	r2, #1
 800267a:	6838      	ldr	r0, [r7, #0]
 800267c:	f004 fd39 	bl	80070f2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(hspi, &addrM, 1, TIMEOUT_SML);
 8002680:	f107 0115 	add.w	r1, r7, #21
 8002684:	2302      	movs	r3, #2
 8002686:	2201      	movs	r2, #1
 8002688:	6838      	ldr	r0, [r7, #0]
 800268a:	f004 fd32 	bl	80070f2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(hspi, &addrL, 1, TIMEOUT_SML);
 800268e:	f107 0116 	add.w	r1, r7, #22
 8002692:	2302      	movs	r3, #2
 8002694:	2201      	movs	r2, #1
 8002696:	6838      	ldr	r0, [r7, #0]
 8002698:	f004 fd2b 	bl	80070f2 <HAL_SPI_Transmit>

	status = HAL_SPI_Receive(hspi, data_read, data_size, TIMEOUT_LRG);
 800269c:	897a      	ldrh	r2, [r7, #10]
 800269e:	2364      	movs	r3, #100	@ 0x64
 80026a0:	6879      	ldr	r1, [r7, #4]
 80026a2:	6838      	ldr	r0, [r7, #0]
 80026a4:	f004 fe68 	bl	8007378 <HAL_SPI_Receive>
 80026a8:	4603      	mov	r3, r0
 80026aa:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin_CS, GPIO_PIN_SET);
 80026ac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80026ae:	2201      	movs	r2, #1
 80026b0:	4619      	mov	r1, r3
 80026b2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80026b4:	f002 fa86 	bl	8004bc4 <HAL_GPIO_WritePin>

	return status;
 80026b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3718      	adds	r7, #24
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <spi_write_data_dma>:
	HAL_GPIO_WritePin(GPIOx, GPIO_Pin_CS, GPIO_PIN_SET);	// Set the chip select pin to high to remove the Flash from the SPI bus

	return status;
}

HAL_StatusTypeDef spi_write_data_dma(uint8_t* opcode, uint16_t data_size, uint8_t data_write[data_size], SPI_HandleTypeDef *hspi, uint32_t addr, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin_CS) {
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b086      	sub	sp, #24
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	60f8      	str	r0, [r7, #12]
 80026ca:	607a      	str	r2, [r7, #4]
 80026cc:	603b      	str	r3, [r7, #0]
 80026ce:	460b      	mov	r3, r1
 80026d0:	817b      	strh	r3, [r7, #10]
    HAL_StatusTypeDef status;

    // Split the 24 bit address into three 8 bit ints
    uint8_t addrL = addr & 0xFF;  			// Get the low byte
 80026d2:	6a3b      	ldr	r3, [r7, #32]
 80026d4:	b2db      	uxtb	r3, r3
 80026d6:	75bb      	strb	r3, [r7, #22]
    uint8_t addrM = (addr >> 8) & 0xFF;  	// Get the middle byte
 80026d8:	6a3b      	ldr	r3, [r7, #32]
 80026da:	0a1b      	lsrs	r3, r3, #8
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	757b      	strb	r3, [r7, #21]
    uint8_t addrH = (addr >> 16) & 0xFF;  	// Get the high byte
 80026e0:	6a3b      	ldr	r3, [r7, #32]
 80026e2:	0c1b      	lsrs	r3, r3, #16
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	753b      	strb	r3, [r7, #20]

    // Send the PageWrite command
    HAL_GPIO_WritePin(GPIOx, GPIO_Pin_CS, GPIO_PIN_RESET);	// Set the chip select pin to low to initiate SPI comms
 80026e8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80026ea:	2200      	movs	r2, #0
 80026ec:	4619      	mov	r1, r3
 80026ee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80026f0:	f002 fa68 	bl	8004bc4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(hspi, opcode, 1, TIMEOUT_SML);					// Write the write enable value to the Flash to initial writing
 80026f4:	2302      	movs	r3, #2
 80026f6:	2201      	movs	r2, #1
 80026f8:	68f9      	ldr	r1, [r7, #12]
 80026fa:	6838      	ldr	r0, [r7, #0]
 80026fc:	f004 fcf9 	bl	80070f2 <HAL_SPI_Transmit>

    // Transmit the 24 bit address of the page to write to
    HAL_SPI_Transmit(hspi, &addrH, 1, TIMEOUT_SML);
 8002700:	f107 0114 	add.w	r1, r7, #20
 8002704:	2302      	movs	r3, #2
 8002706:	2201      	movs	r2, #1
 8002708:	6838      	ldr	r0, [r7, #0]
 800270a:	f004 fcf2 	bl	80070f2 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(hspi, &addrM, 1, TIMEOUT_SML);
 800270e:	f107 0115 	add.w	r1, r7, #21
 8002712:	2302      	movs	r3, #2
 8002714:	2201      	movs	r2, #1
 8002716:	6838      	ldr	r0, [r7, #0]
 8002718:	f004 fceb 	bl	80070f2 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(hspi, &addrL, 1, TIMEOUT_SML);
 800271c:	f107 0116 	add.w	r1, r7, #22
 8002720:	2302      	movs	r3, #2
 8002722:	2201      	movs	r2, #1
 8002724:	6838      	ldr	r0, [r7, #0]
 8002726:	f004 fce4 	bl	80070f2 <HAL_SPI_Transmit>

    // Start the DMA transfer
    status = HAL_SPI_Transmit_DMA(hspi, data_write, data_size);
 800272a:	897b      	ldrh	r3, [r7, #10]
 800272c:	461a      	mov	r2, r3
 800272e:	6879      	ldr	r1, [r7, #4]
 8002730:	6838      	ldr	r0, [r7, #0]
 8002732:	f005 f8e9 	bl	8007908 <HAL_SPI_Transmit_DMA>
 8002736:	4603      	mov	r3, r0
 8002738:	75fb      	strb	r3, [r7, #23]

    return status;
 800273a:	7dfb      	ldrb	r3, [r7, #23]
}
 800273c:	4618      	mov	r0, r3
 800273e:	3718      	adds	r7, #24
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800274a:	2300      	movs	r3, #0
 800274c:	607b      	str	r3, [r7, #4]
 800274e:	4b10      	ldr	r3, [pc, #64]	@ (8002790 <HAL_MspInit+0x4c>)
 8002750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002752:	4a0f      	ldr	r2, [pc, #60]	@ (8002790 <HAL_MspInit+0x4c>)
 8002754:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002758:	6453      	str	r3, [r2, #68]	@ 0x44
 800275a:	4b0d      	ldr	r3, [pc, #52]	@ (8002790 <HAL_MspInit+0x4c>)
 800275c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800275e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002762:	607b      	str	r3, [r7, #4]
 8002764:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002766:	2300      	movs	r3, #0
 8002768:	603b      	str	r3, [r7, #0]
 800276a:	4b09      	ldr	r3, [pc, #36]	@ (8002790 <HAL_MspInit+0x4c>)
 800276c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800276e:	4a08      	ldr	r2, [pc, #32]	@ (8002790 <HAL_MspInit+0x4c>)
 8002770:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002774:	6413      	str	r3, [r2, #64]	@ 0x40
 8002776:	4b06      	ldr	r3, [pc, #24]	@ (8002790 <HAL_MspInit+0x4c>)
 8002778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800277e:	603b      	str	r3, [r7, #0]
 8002780:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002782:	bf00      	nop
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	40023800 	.word	0x40023800

08002794 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b08a      	sub	sp, #40	@ 0x28
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800279c:	f107 0314 	add.w	r3, r7, #20
 80027a0:	2200      	movs	r2, #0
 80027a2:	601a      	str	r2, [r3, #0]
 80027a4:	605a      	str	r2, [r3, #4]
 80027a6:	609a      	str	r2, [r3, #8]
 80027a8:	60da      	str	r2, [r3, #12]
 80027aa:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a24      	ldr	r2, [pc, #144]	@ (8002844 <HAL_CAN_MspInit+0xb0>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d141      	bne.n	800283a <HAL_CAN_MspInit+0xa6>
  {
  /* USER CODE BEGIN CAN2_MspInit 0 */

  /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 80027b6:	2300      	movs	r3, #0
 80027b8:	613b      	str	r3, [r7, #16]
 80027ba:	4b23      	ldr	r3, [pc, #140]	@ (8002848 <HAL_CAN_MspInit+0xb4>)
 80027bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027be:	4a22      	ldr	r2, [pc, #136]	@ (8002848 <HAL_CAN_MspInit+0xb4>)
 80027c0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80027c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80027c6:	4b20      	ldr	r3, [pc, #128]	@ (8002848 <HAL_CAN_MspInit+0xb4>)
 80027c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ca:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80027ce:	613b      	str	r3, [r7, #16]
 80027d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN1_CLK_ENABLE();
 80027d2:	2300      	movs	r3, #0
 80027d4:	60fb      	str	r3, [r7, #12]
 80027d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002848 <HAL_CAN_MspInit+0xb4>)
 80027d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027da:	4a1b      	ldr	r2, [pc, #108]	@ (8002848 <HAL_CAN_MspInit+0xb4>)
 80027dc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80027e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027e2:	4b19      	ldr	r3, [pc, #100]	@ (8002848 <HAL_CAN_MspInit+0xb4>)
 80027e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027ea:	60fb      	str	r3, [r7, #12]
 80027ec:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ee:	2300      	movs	r3, #0
 80027f0:	60bb      	str	r3, [r7, #8]
 80027f2:	4b15      	ldr	r3, [pc, #84]	@ (8002848 <HAL_CAN_MspInit+0xb4>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f6:	4a14      	ldr	r2, [pc, #80]	@ (8002848 <HAL_CAN_MspInit+0xb4>)
 80027f8:	f043 0302 	orr.w	r3, r3, #2
 80027fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80027fe:	4b12      	ldr	r3, [pc, #72]	@ (8002848 <HAL_CAN_MspInit+0xb4>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002802:	f003 0302 	and.w	r3, r3, #2
 8002806:	60bb      	str	r3, [r7, #8]
 8002808:	68bb      	ldr	r3, [r7, #8]
    /**CAN2 GPIO Configuration
    PB5     ------> CAN2_RX
    PB6     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800280a:	2360      	movs	r3, #96	@ 0x60
 800280c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800280e:	2302      	movs	r3, #2
 8002810:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002812:	2300      	movs	r3, #0
 8002814:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002816:	2303      	movs	r3, #3
 8002818:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800281a:	2309      	movs	r3, #9
 800281c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800281e:	f107 0314 	add.w	r3, r7, #20
 8002822:	4619      	mov	r1, r3
 8002824:	4809      	ldr	r0, [pc, #36]	@ (800284c <HAL_CAN_MspInit+0xb8>)
 8002826:	f002 f809 	bl	800483c <HAL_GPIO_Init>

    /* CAN2 interrupt Init */
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 800282a:	2200      	movs	r2, #0
 800282c:	2100      	movs	r1, #0
 800282e:	2040      	movs	r0, #64	@ 0x40
 8002830:	f001 fbcb 	bl	8003fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8002834:	2040      	movs	r0, #64	@ 0x40
 8002836:	f001 fbe4 	bl	8004002 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN2_MspInit 1 */

  }

}
 800283a:	bf00      	nop
 800283c:	3728      	adds	r7, #40	@ 0x28
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	40006800 	.word	0x40006800
 8002848:	40023800 	.word	0x40023800
 800284c:	40020400 	.word	0x40020400

08002850 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b08c      	sub	sp, #48	@ 0x30
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002858:	f107 031c 	add.w	r3, r7, #28
 800285c:	2200      	movs	r2, #0
 800285e:	601a      	str	r2, [r3, #0]
 8002860:	605a      	str	r2, [r3, #4]
 8002862:	609a      	str	r2, [r3, #8]
 8002864:	60da      	str	r2, [r3, #12]
 8002866:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a42      	ldr	r2, [pc, #264]	@ (8002978 <HAL_I2C_MspInit+0x128>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d12d      	bne.n	80028ce <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002872:	2300      	movs	r3, #0
 8002874:	61bb      	str	r3, [r7, #24]
 8002876:	4b41      	ldr	r3, [pc, #260]	@ (800297c <HAL_I2C_MspInit+0x12c>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287a:	4a40      	ldr	r2, [pc, #256]	@ (800297c <HAL_I2C_MspInit+0x12c>)
 800287c:	f043 0302 	orr.w	r3, r3, #2
 8002880:	6313      	str	r3, [r2, #48]	@ 0x30
 8002882:	4b3e      	ldr	r3, [pc, #248]	@ (800297c <HAL_I2C_MspInit+0x12c>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002886:	f003 0302 	and.w	r3, r3, #2
 800288a:	61bb      	str	r3, [r7, #24]
 800288c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800288e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002892:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002894:	2312      	movs	r3, #18
 8002896:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002898:	2300      	movs	r3, #0
 800289a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800289c:	2303      	movs	r3, #3
 800289e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80028a0:	2304      	movs	r3, #4
 80028a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028a4:	f107 031c 	add.w	r3, r7, #28
 80028a8:	4619      	mov	r1, r3
 80028aa:	4835      	ldr	r0, [pc, #212]	@ (8002980 <HAL_I2C_MspInit+0x130>)
 80028ac:	f001 ffc6 	bl	800483c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80028b0:	2300      	movs	r3, #0
 80028b2:	617b      	str	r3, [r7, #20]
 80028b4:	4b31      	ldr	r3, [pc, #196]	@ (800297c <HAL_I2C_MspInit+0x12c>)
 80028b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b8:	4a30      	ldr	r2, [pc, #192]	@ (800297c <HAL_I2C_MspInit+0x12c>)
 80028ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80028be:	6413      	str	r3, [r2, #64]	@ 0x40
 80028c0:	4b2e      	ldr	r3, [pc, #184]	@ (800297c <HAL_I2C_MspInit+0x12c>)
 80028c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028c8:	617b      	str	r3, [r7, #20]
 80028ca:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80028cc:	e050      	b.n	8002970 <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a2c      	ldr	r2, [pc, #176]	@ (8002984 <HAL_I2C_MspInit+0x134>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d14b      	bne.n	8002970 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028d8:	2300      	movs	r3, #0
 80028da:	613b      	str	r3, [r7, #16]
 80028dc:	4b27      	ldr	r3, [pc, #156]	@ (800297c <HAL_I2C_MspInit+0x12c>)
 80028de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e0:	4a26      	ldr	r2, [pc, #152]	@ (800297c <HAL_I2C_MspInit+0x12c>)
 80028e2:	f043 0304 	orr.w	r3, r3, #4
 80028e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80028e8:	4b24      	ldr	r3, [pc, #144]	@ (800297c <HAL_I2C_MspInit+0x12c>)
 80028ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ec:	f003 0304 	and.w	r3, r3, #4
 80028f0:	613b      	str	r3, [r7, #16]
 80028f2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028f4:	2300      	movs	r3, #0
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	4b20      	ldr	r3, [pc, #128]	@ (800297c <HAL_I2C_MspInit+0x12c>)
 80028fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fc:	4a1f      	ldr	r2, [pc, #124]	@ (800297c <HAL_I2C_MspInit+0x12c>)
 80028fe:	f043 0301 	orr.w	r3, r3, #1
 8002902:	6313      	str	r3, [r2, #48]	@ 0x30
 8002904:	4b1d      	ldr	r3, [pc, #116]	@ (800297c <HAL_I2C_MspInit+0x12c>)
 8002906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002908:	f003 0301 	and.w	r3, r3, #1
 800290c:	60fb      	str	r3, [r7, #12]
 800290e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002910:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002914:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002916:	2312      	movs	r3, #18
 8002918:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291a:	2300      	movs	r3, #0
 800291c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800291e:	2303      	movs	r3, #3
 8002920:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002922:	2304      	movs	r3, #4
 8002924:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002926:	f107 031c 	add.w	r3, r7, #28
 800292a:	4619      	mov	r1, r3
 800292c:	4816      	ldr	r0, [pc, #88]	@ (8002988 <HAL_I2C_MspInit+0x138>)
 800292e:	f001 ff85 	bl	800483c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002932:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002936:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002938:	2312      	movs	r3, #18
 800293a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293c:	2300      	movs	r3, #0
 800293e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002940:	2303      	movs	r3, #3
 8002942:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002944:	2304      	movs	r3, #4
 8002946:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002948:	f107 031c 	add.w	r3, r7, #28
 800294c:	4619      	mov	r1, r3
 800294e:	480f      	ldr	r0, [pc, #60]	@ (800298c <HAL_I2C_MspInit+0x13c>)
 8002950:	f001 ff74 	bl	800483c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002954:	2300      	movs	r3, #0
 8002956:	60bb      	str	r3, [r7, #8]
 8002958:	4b08      	ldr	r3, [pc, #32]	@ (800297c <HAL_I2C_MspInit+0x12c>)
 800295a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295c:	4a07      	ldr	r2, [pc, #28]	@ (800297c <HAL_I2C_MspInit+0x12c>)
 800295e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002962:	6413      	str	r3, [r2, #64]	@ 0x40
 8002964:	4b05      	ldr	r3, [pc, #20]	@ (800297c <HAL_I2C_MspInit+0x12c>)
 8002966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002968:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800296c:	60bb      	str	r3, [r7, #8]
 800296e:	68bb      	ldr	r3, [r7, #8]
}
 8002970:	bf00      	nop
 8002972:	3730      	adds	r7, #48	@ 0x30
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	40005400 	.word	0x40005400
 800297c:	40023800 	.word	0x40023800
 8002980:	40020400 	.word	0x40020400
 8002984:	40005c00 	.word	0x40005c00
 8002988:	40020800 	.word	0x40020800
 800298c:	40020000 	.word	0x40020000

08002990 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b08e      	sub	sp, #56	@ 0x38
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002998:	f107 0308 	add.w	r3, r7, #8
 800299c:	2230      	movs	r2, #48	@ 0x30
 800299e:	2100      	movs	r1, #0
 80029a0:	4618      	mov	r0, r3
 80029a2:	f006 fdaf 	bl	8009504 <memset>
  if(hrtc->Instance==RTC)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a0c      	ldr	r2, [pc, #48]	@ (80029dc <HAL_RTC_MspInit+0x4c>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d111      	bne.n	80029d4 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80029b0:	2320      	movs	r3, #32
 80029b2:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80029b4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80029b8:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029ba:	f107 0308 	add.w	r3, r7, #8
 80029be:	4618      	mov	r0, r3
 80029c0:	f003 fe42 	bl	8006648 <HAL_RCCEx_PeriphCLKConfig>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80029ca:	f7ff fa2d 	bl	8001e28 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80029ce:	4b04      	ldr	r3, [pc, #16]	@ (80029e0 <HAL_RTC_MspInit+0x50>)
 80029d0:	2201      	movs	r2, #1
 80029d2:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 80029d4:	bf00      	nop
 80029d6:	3738      	adds	r7, #56	@ 0x38
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40002800 	.word	0x40002800
 80029e0:	42470e3c 	.word	0x42470e3c

080029e4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b08c      	sub	sp, #48	@ 0x30
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029ec:	f107 031c 	add.w	r3, r7, #28
 80029f0:	2200      	movs	r2, #0
 80029f2:	601a      	str	r2, [r3, #0]
 80029f4:	605a      	str	r2, [r3, #4]
 80029f6:	609a      	str	r2, [r3, #8]
 80029f8:	60da      	str	r2, [r3, #12]
 80029fa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a6f      	ldr	r2, [pc, #444]	@ (8002bc0 <HAL_SPI_MspInit+0x1dc>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d15b      	bne.n	8002abe <HAL_SPI_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a06:	2300      	movs	r3, #0
 8002a08:	61bb      	str	r3, [r7, #24]
 8002a0a:	4b6e      	ldr	r3, [pc, #440]	@ (8002bc4 <HAL_SPI_MspInit+0x1e0>)
 8002a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a0e:	4a6d      	ldr	r2, [pc, #436]	@ (8002bc4 <HAL_SPI_MspInit+0x1e0>)
 8002a10:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a14:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a16:	4b6b      	ldr	r3, [pc, #428]	@ (8002bc4 <HAL_SPI_MspInit+0x1e0>)
 8002a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a1e:	61bb      	str	r3, [r7, #24]
 8002a20:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a22:	2300      	movs	r3, #0
 8002a24:	617b      	str	r3, [r7, #20]
 8002a26:	4b67      	ldr	r3, [pc, #412]	@ (8002bc4 <HAL_SPI_MspInit+0x1e0>)
 8002a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a2a:	4a66      	ldr	r2, [pc, #408]	@ (8002bc4 <HAL_SPI_MspInit+0x1e0>)
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a32:	4b64      	ldr	r3, [pc, #400]	@ (8002bc4 <HAL_SPI_MspInit+0x1e0>)
 8002a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	617b      	str	r3, [r7, #20]
 8002a3c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002a3e:	23e0      	movs	r3, #224	@ 0xe0
 8002a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a42:	2302      	movs	r3, #2
 8002a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a46:	2300      	movs	r3, #0
 8002a48:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002a4e:	2305      	movs	r3, #5
 8002a50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a52:	f107 031c 	add.w	r3, r7, #28
 8002a56:	4619      	mov	r1, r3
 8002a58:	485b      	ldr	r0, [pc, #364]	@ (8002bc8 <HAL_SPI_MspInit+0x1e4>)
 8002a5a:	f001 feef 	bl	800483c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8002a5e:	4b5b      	ldr	r3, [pc, #364]	@ (8002bcc <HAL_SPI_MspInit+0x1e8>)
 8002a60:	4a5b      	ldr	r2, [pc, #364]	@ (8002bd0 <HAL_SPI_MspInit+0x1ec>)
 8002a62:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8002a64:	4b59      	ldr	r3, [pc, #356]	@ (8002bcc <HAL_SPI_MspInit+0x1e8>)
 8002a66:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002a6a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a6c:	4b57      	ldr	r3, [pc, #348]	@ (8002bcc <HAL_SPI_MspInit+0x1e8>)
 8002a6e:	2240      	movs	r2, #64	@ 0x40
 8002a70:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a72:	4b56      	ldr	r3, [pc, #344]	@ (8002bcc <HAL_SPI_MspInit+0x1e8>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a78:	4b54      	ldr	r3, [pc, #336]	@ (8002bcc <HAL_SPI_MspInit+0x1e8>)
 8002a7a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a7e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a80:	4b52      	ldr	r3, [pc, #328]	@ (8002bcc <HAL_SPI_MspInit+0x1e8>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a86:	4b51      	ldr	r3, [pc, #324]	@ (8002bcc <HAL_SPI_MspInit+0x1e8>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002a8c:	4b4f      	ldr	r3, [pc, #316]	@ (8002bcc <HAL_SPI_MspInit+0x1e8>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002a92:	4b4e      	ldr	r3, [pc, #312]	@ (8002bcc <HAL_SPI_MspInit+0x1e8>)
 8002a94:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002a98:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a9a:	4b4c      	ldr	r3, [pc, #304]	@ (8002bcc <HAL_SPI_MspInit+0x1e8>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002aa0:	484a      	ldr	r0, [pc, #296]	@ (8002bcc <HAL_SPI_MspInit+0x1e8>)
 8002aa2:	f001 fac9 	bl	8004038 <HAL_DMA_Init>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d001      	beq.n	8002ab0 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8002aac:	f7ff f9bc 	bl	8001e28 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	4a46      	ldr	r2, [pc, #280]	@ (8002bcc <HAL_SPI_MspInit+0x1e8>)
 8002ab4:	649a      	str	r2, [r3, #72]	@ 0x48
 8002ab6:	4a45      	ldr	r2, [pc, #276]	@ (8002bcc <HAL_SPI_MspInit+0x1e8>)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002abc:	e07c      	b.n	8002bb8 <HAL_SPI_MspInit+0x1d4>
  else if(hspi->Instance==SPI2)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a44      	ldr	r2, [pc, #272]	@ (8002bd4 <HAL_SPI_MspInit+0x1f0>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d177      	bne.n	8002bb8 <HAL_SPI_MspInit+0x1d4>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002ac8:	2300      	movs	r3, #0
 8002aca:	613b      	str	r3, [r7, #16]
 8002acc:	4b3d      	ldr	r3, [pc, #244]	@ (8002bc4 <HAL_SPI_MspInit+0x1e0>)
 8002ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ad0:	4a3c      	ldr	r2, [pc, #240]	@ (8002bc4 <HAL_SPI_MspInit+0x1e0>)
 8002ad2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ad6:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ad8:	4b3a      	ldr	r3, [pc, #232]	@ (8002bc4 <HAL_SPI_MspInit+0x1e0>)
 8002ada:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002adc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ae0:	613b      	str	r3, [r7, #16]
 8002ae2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	4b36      	ldr	r3, [pc, #216]	@ (8002bc4 <HAL_SPI_MspInit+0x1e0>)
 8002aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aec:	4a35      	ldr	r2, [pc, #212]	@ (8002bc4 <HAL_SPI_MspInit+0x1e0>)
 8002aee:	f043 0304 	orr.w	r3, r3, #4
 8002af2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002af4:	4b33      	ldr	r3, [pc, #204]	@ (8002bc4 <HAL_SPI_MspInit+0x1e0>)
 8002af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af8:	f003 0304 	and.w	r3, r3, #4
 8002afc:	60fb      	str	r3, [r7, #12]
 8002afe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b00:	2300      	movs	r3, #0
 8002b02:	60bb      	str	r3, [r7, #8]
 8002b04:	4b2f      	ldr	r3, [pc, #188]	@ (8002bc4 <HAL_SPI_MspInit+0x1e0>)
 8002b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b08:	4a2e      	ldr	r2, [pc, #184]	@ (8002bc4 <HAL_SPI_MspInit+0x1e0>)
 8002b0a:	f043 0308 	orr.w	r3, r3, #8
 8002b0e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b10:	4b2c      	ldr	r3, [pc, #176]	@ (8002bc4 <HAL_SPI_MspInit+0x1e0>)
 8002b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b14:	f003 0308 	and.w	r3, r3, #8
 8002b18:	60bb      	str	r3, [r7, #8]
 8002b1a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002b1c:	230c      	movs	r3, #12
 8002b1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b20:	2302      	movs	r3, #2
 8002b22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b24:	2300      	movs	r3, #0
 8002b26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002b2c:	2305      	movs	r3, #5
 8002b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b30:	f107 031c 	add.w	r3, r7, #28
 8002b34:	4619      	mov	r1, r3
 8002b36:	4828      	ldr	r0, [pc, #160]	@ (8002bd8 <HAL_SPI_MspInit+0x1f4>)
 8002b38:	f001 fe80 	bl	800483c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002b3c:	2308      	movs	r3, #8
 8002b3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b40:	2302      	movs	r3, #2
 8002b42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b44:	2300      	movs	r3, #0
 8002b46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002b4c:	2305      	movs	r3, #5
 8002b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b50:	f107 031c 	add.w	r3, r7, #28
 8002b54:	4619      	mov	r1, r3
 8002b56:	4821      	ldr	r0, [pc, #132]	@ (8002bdc <HAL_SPI_MspInit+0x1f8>)
 8002b58:	f001 fe70 	bl	800483c <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002b5c:	4b20      	ldr	r3, [pc, #128]	@ (8002be0 <HAL_SPI_MspInit+0x1fc>)
 8002b5e:	4a21      	ldr	r2, [pc, #132]	@ (8002be4 <HAL_SPI_MspInit+0x200>)
 8002b60:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8002b62:	4b1f      	ldr	r3, [pc, #124]	@ (8002be0 <HAL_SPI_MspInit+0x1fc>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b68:	4b1d      	ldr	r3, [pc, #116]	@ (8002be0 <HAL_SPI_MspInit+0x1fc>)
 8002b6a:	2240      	movs	r2, #64	@ 0x40
 8002b6c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b6e:	4b1c      	ldr	r3, [pc, #112]	@ (8002be0 <HAL_SPI_MspInit+0x1fc>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b74:	4b1a      	ldr	r3, [pc, #104]	@ (8002be0 <HAL_SPI_MspInit+0x1fc>)
 8002b76:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b7a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b7c:	4b18      	ldr	r3, [pc, #96]	@ (8002be0 <HAL_SPI_MspInit+0x1fc>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b82:	4b17      	ldr	r3, [pc, #92]	@ (8002be0 <HAL_SPI_MspInit+0x1fc>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002b88:	4b15      	ldr	r3, [pc, #84]	@ (8002be0 <HAL_SPI_MspInit+0x1fc>)
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002b8e:	4b14      	ldr	r3, [pc, #80]	@ (8002be0 <HAL_SPI_MspInit+0x1fc>)
 8002b90:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002b94:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b96:	4b12      	ldr	r3, [pc, #72]	@ (8002be0 <HAL_SPI_MspInit+0x1fc>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8002b9c:	4810      	ldr	r0, [pc, #64]	@ (8002be0 <HAL_SPI_MspInit+0x1fc>)
 8002b9e:	f001 fa4b 	bl	8004038 <HAL_DMA_Init>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <HAL_SPI_MspInit+0x1c8>
      Error_Handler();
 8002ba8:	f7ff f93e 	bl	8001e28 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	4a0c      	ldr	r2, [pc, #48]	@ (8002be0 <HAL_SPI_MspInit+0x1fc>)
 8002bb0:	649a      	str	r2, [r3, #72]	@ 0x48
 8002bb2:	4a0b      	ldr	r2, [pc, #44]	@ (8002be0 <HAL_SPI_MspInit+0x1fc>)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002bb8:	bf00      	nop
 8002bba:	3730      	adds	r7, #48	@ 0x30
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40013000 	.word	0x40013000
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	40020000 	.word	0x40020000
 8002bcc:	200001e8 	.word	0x200001e8
 8002bd0:	40026458 	.word	0x40026458
 8002bd4:	40003800 	.word	0x40003800
 8002bd8:	40020800 	.word	0x40020800
 8002bdc:	40020c00 	.word	0x40020c00
 8002be0:	20000248 	.word	0x20000248
 8002be4:	40026070 	.word	0x40026070

08002be8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a1c      	ldr	r2, [pc, #112]	@ (8002c68 <HAL_TIM_Base_MspInit+0x80>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d116      	bne.n	8002c28 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	60fb      	str	r3, [r7, #12]
 8002bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8002c6c <HAL_TIM_Base_MspInit+0x84>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c02:	4a1a      	ldr	r2, [pc, #104]	@ (8002c6c <HAL_TIM_Base_MspInit+0x84>)
 8002c04:	f043 0310 	orr.w	r3, r3, #16
 8002c08:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c0a:	4b18      	ldr	r3, [pc, #96]	@ (8002c6c <HAL_TIM_Base_MspInit+0x84>)
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c0e:	f003 0310 	and.w	r3, r3, #16
 8002c12:	60fb      	str	r3, [r7, #12]
 8002c14:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002c16:	2200      	movs	r2, #0
 8002c18:	2100      	movs	r1, #0
 8002c1a:	2036      	movs	r0, #54	@ 0x36
 8002c1c:	f001 f9d5 	bl	8003fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002c20:	2036      	movs	r0, #54	@ 0x36
 8002c22:	f001 f9ee 	bl	8004002 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002c26:	e01a      	b.n	8002c5e <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM7)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a10      	ldr	r2, [pc, #64]	@ (8002c70 <HAL_TIM_Base_MspInit+0x88>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d115      	bne.n	8002c5e <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002c32:	2300      	movs	r3, #0
 8002c34:	60bb      	str	r3, [r7, #8]
 8002c36:	4b0d      	ldr	r3, [pc, #52]	@ (8002c6c <HAL_TIM_Base_MspInit+0x84>)
 8002c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c3a:	4a0c      	ldr	r2, [pc, #48]	@ (8002c6c <HAL_TIM_Base_MspInit+0x84>)
 8002c3c:	f043 0320 	orr.w	r3, r3, #32
 8002c40:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c42:	4b0a      	ldr	r3, [pc, #40]	@ (8002c6c <HAL_TIM_Base_MspInit+0x84>)
 8002c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c46:	f003 0320 	and.w	r3, r3, #32
 8002c4a:	60bb      	str	r3, [r7, #8]
 8002c4c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002c4e:	2200      	movs	r2, #0
 8002c50:	2100      	movs	r1, #0
 8002c52:	2037      	movs	r0, #55	@ 0x37
 8002c54:	f001 f9b9 	bl	8003fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002c58:	2037      	movs	r0, #55	@ 0x37
 8002c5a:	f001 f9d2 	bl	8004002 <HAL_NVIC_EnableIRQ>
}
 8002c5e:	bf00      	nop
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	40001000 	.word	0x40001000
 8002c6c:	40023800 	.word	0x40023800
 8002c70:	40001400 	.word	0x40001400

08002c74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b08a      	sub	sp, #40	@ 0x28
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c7c:	f107 0314 	add.w	r3, r7, #20
 8002c80:	2200      	movs	r2, #0
 8002c82:	601a      	str	r2, [r3, #0]
 8002c84:	605a      	str	r2, [r3, #4]
 8002c86:	609a      	str	r2, [r3, #8]
 8002c88:	60da      	str	r2, [r3, #12]
 8002c8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a1d      	ldr	r2, [pc, #116]	@ (8002d08 <HAL_UART_MspInit+0x94>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d133      	bne.n	8002cfe <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c96:	2300      	movs	r3, #0
 8002c98:	613b      	str	r3, [r7, #16]
 8002c9a:	4b1c      	ldr	r3, [pc, #112]	@ (8002d0c <HAL_UART_MspInit+0x98>)
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9e:	4a1b      	ldr	r2, [pc, #108]	@ (8002d0c <HAL_UART_MspInit+0x98>)
 8002ca0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ca4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ca6:	4b19      	ldr	r3, [pc, #100]	@ (8002d0c <HAL_UART_MspInit+0x98>)
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cae:	613b      	str	r3, [r7, #16]
 8002cb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	60fb      	str	r3, [r7, #12]
 8002cb6:	4b15      	ldr	r3, [pc, #84]	@ (8002d0c <HAL_UART_MspInit+0x98>)
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cba:	4a14      	ldr	r2, [pc, #80]	@ (8002d0c <HAL_UART_MspInit+0x98>)
 8002cbc:	f043 0308 	orr.w	r3, r3, #8
 8002cc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cc2:	4b12      	ldr	r3, [pc, #72]	@ (8002d0c <HAL_UART_MspInit+0x98>)
 8002cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cc6:	f003 0308 	and.w	r3, r3, #8
 8002cca:	60fb      	str	r3, [r7, #12]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002cce:	2360      	movs	r3, #96	@ 0x60
 8002cd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cde:	2307      	movs	r3, #7
 8002ce0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ce2:	f107 0314 	add.w	r3, r7, #20
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	4809      	ldr	r0, [pc, #36]	@ (8002d10 <HAL_UART_MspInit+0x9c>)
 8002cea:	f001 fda7 	bl	800483c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002cee:	2200      	movs	r2, #0
 8002cf0:	2100      	movs	r1, #0
 8002cf2:	2026      	movs	r0, #38	@ 0x26
 8002cf4:	f001 f969 	bl	8003fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002cf8:	2026      	movs	r0, #38	@ 0x26
 8002cfa:	f001 f982 	bl	8004002 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002cfe:	bf00      	nop
 8002d00:	3728      	adds	r7, #40	@ 0x28
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	40004400 	.word	0x40004400
 8002d0c:	40023800 	.word	0x40023800
 8002d10:	40020c00 	.word	0x40020c00

08002d14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d18:	bf00      	nop
 8002d1a:	e7fd      	b.n	8002d18 <NMI_Handler+0x4>

08002d1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d20:	bf00      	nop
 8002d22:	e7fd      	b.n	8002d20 <HardFault_Handler+0x4>

08002d24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d24:	b480      	push	{r7}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d28:	bf00      	nop
 8002d2a:	e7fd      	b.n	8002d28 <MemManage_Handler+0x4>

08002d2c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d30:	bf00      	nop
 8002d32:	e7fd      	b.n	8002d30 <BusFault_Handler+0x4>

08002d34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d38:	bf00      	nop
 8002d3a:	e7fd      	b.n	8002d38 <UsageFault_Handler+0x4>

08002d3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d40:	bf00      	nop
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d4e:	bf00      	nop
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d5c:	bf00      	nop
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr

08002d66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d66:	b580      	push	{r7, lr}
 8002d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d6a:	f000 f9a7 	bl	80030bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d6e:	bf00      	nop
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Flight_JMP_Pin);
 8002d76:	2002      	movs	r0, #2
 8002d78:	f001 ff58 	bl	8004c2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002d7c:	bf00      	nop
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002d84:	4802      	ldr	r0, [pc, #8]	@ (8002d90 <DMA1_Stream4_IRQHandler+0x10>)
 8002d86:	f001 faef 	bl	8004368 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002d8a:	bf00      	nop
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	20000248 	.word	0x20000248

08002d94 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002d98:	4802      	ldr	r0, [pc, #8]	@ (8002da4 <USART2_IRQHandler+0x10>)
 8002d9a:	f005 fc5d 	bl	8008658 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002d9e:	bf00      	nop
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	20000338 	.word	0x20000338

08002da8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002dac:	4803      	ldr	r0, [pc, #12]	@ (8002dbc <TIM6_DAC_IRQHandler+0x14>)
 8002dae:	f005 f8f5 	bl	8007f9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  tim6_overflow_flag = FLAG_SET;
 8002db2:	4b03      	ldr	r3, [pc, #12]	@ (8002dc0 <TIM6_DAC_IRQHandler+0x18>)
 8002db4:	2201      	movs	r2, #1
 8002db6:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002db8:	bf00      	nop
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	200002a8 	.word	0x200002a8
 8002dc0:	200003b6 	.word	0x200003b6

08002dc4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002dc8:	4803      	ldr	r0, [pc, #12]	@ (8002dd8 <TIM7_IRQHandler+0x14>)
 8002dca:	f005 f8e7 	bl	8007f9c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
  tim7_overflow_flag = FLAG_SET;
 8002dce:	4b03      	ldr	r3, [pc, #12]	@ (8002ddc <TIM7_IRQHandler+0x18>)
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM7_IRQn 1 */
}
 8002dd4:	bf00      	nop
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	200002f0 	.word	0x200002f0
 8002ddc:	200003b7 	.word	0x200003b7

08002de0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002de4:	4802      	ldr	r0, [pc, #8]	@ (8002df0 <DMA2_Stream3_IRQHandler+0x10>)
 8002de6:	f001 fabf 	bl	8004368 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002dea:	bf00      	nop
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	200001e8 	.word	0x200001e8

08002df4 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002df8:	4802      	ldr	r0, [pc, #8]	@ (8002e04 <CAN2_RX0_IRQHandler+0x10>)
 8002dfa:	f000 fddb 	bl	80039b4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8002dfe:	bf00      	nop
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	20000048 	.word	0x20000048

08002e08 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 1 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CAN_RxHeader, CAN_RxData);
 8002e10:	4b09      	ldr	r3, [pc, #36]	@ (8002e38 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8002e12:	4a0a      	ldr	r2, [pc, #40]	@ (8002e3c <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8002e14:	2100      	movs	r1, #0
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 fc84 	bl	8003724 <HAL_CAN_GetRxMessage>
	CAN_RX_Flag = FLAG_SET;
 8002e1c:	4b08      	ldr	r3, [pc, #32]	@ (8002e40 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8002e1e:	2201      	movs	r2, #1
 8002e20:	701a      	strb	r2, [r3, #0]

	if(CAN_First_Msg == FLAG_RESET) {
 8002e22:	4b08      	ldr	r3, [pc, #32]	@ (8002e44 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d102      	bne.n	8002e30 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>
		CAN_First_Msg = FLAG_SET;
 8002e2a:	4b06      	ldr	r3, [pc, #24]	@ (8002e44 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	701a      	strb	r2, [r3, #0]
	}
}
 8002e30:	bf00      	nop
 8002e32:	3708      	adds	r7, #8
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	200003ac 	.word	0x200003ac
 8002e3c:	20000390 	.word	0x20000390
 8002e40:	200003b4 	.word	0x200003b4
 8002e44:	200003b5 	.word	0x200003b5

08002e48 <HAL_GPIO_EXTI_Callback>:

// Set the reset RTC flag on the rising edge of the jumper flight input pin
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	4603      	mov	r3, r0
 8002e50:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == jmp_flight.GPIO_Pin) {
 8002e52:	4b07      	ldr	r3, [pc, #28]	@ (8002e70 <HAL_GPIO_EXTI_Callback+0x28>)
 8002e54:	889b      	ldrh	r3, [r3, #4]
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	88fa      	ldrh	r2, [r7, #6]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d102      	bne.n	8002e64 <HAL_GPIO_EXTI_Callback+0x1c>
		rtc_reset = FLAG_SET;
 8002e5e:	4b05      	ldr	r3, [pc, #20]	@ (8002e74 <HAL_GPIO_EXTI_Callback+0x2c>)
 8002e60:	2201      	movs	r2, #1
 8002e62:	701a      	strb	r2, [r3, #0]
	}
}
 8002e64:	bf00      	nop
 8002e66:	370c      	adds	r7, #12
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr
 8002e70:	20000614 	.word	0x20000614
 8002e74:	2000061c 	.word	0x2000061c

08002e78 <HAL_SPI_TxCpltCallback>:


void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b082      	sub	sp, #8
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
	// Pull CS pin high to deselect the device
    if (hspi->Instance == SPI1) {
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a18      	ldr	r2, [pc, #96]	@ (8002ee8 <HAL_SPI_TxCpltCallback+0x70>)
 8002e86:	4293      	cmp	r3, r2
 8002e88:	d108      	bne.n	8002e9c <HAL_SPI_TxCpltCallback+0x24>
        // Pull CS pin high for SPI1 to deselect the device
    	HAL_GPIO_WritePin(cs_spi1.GPIOx, cs_spi1.GPIO_Pin, GPIO_PIN_SET);
 8002e8a:	4b18      	ldr	r3, [pc, #96]	@ (8002eec <HAL_SPI_TxCpltCallback+0x74>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a17      	ldr	r2, [pc, #92]	@ (8002eec <HAL_SPI_TxCpltCallback+0x74>)
 8002e90:	8891      	ldrh	r1, [r2, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	4618      	mov	r0, r3
 8002e96:	f001 fe95 	bl	8004bc4 <HAL_GPIO_WritePin>
 8002e9a:	e00c      	b.n	8002eb6 <HAL_SPI_TxCpltCallback+0x3e>
    } else if (hspi->Instance == SPI2) {
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a13      	ldr	r2, [pc, #76]	@ (8002ef0 <HAL_SPI_TxCpltCallback+0x78>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d107      	bne.n	8002eb6 <HAL_SPI_TxCpltCallback+0x3e>
        // Pull CS pin high for SPI2 to deselect the device
    	HAL_GPIO_WritePin(cs_spi2.GPIOx, cs_spi2.GPIO_Pin, GPIO_PIN_SET);
 8002ea6:	4b13      	ldr	r3, [pc, #76]	@ (8002ef4 <HAL_SPI_TxCpltCallback+0x7c>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a12      	ldr	r2, [pc, #72]	@ (8002ef4 <HAL_SPI_TxCpltCallback+0x7c>)
 8002eac:	8891      	ldrh	r1, [r2, #4]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f001 fe87 	bl	8004bc4 <HAL_GPIO_WritePin>
    }

    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	685a      	ldr	r2, [r3, #4]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 0202 	bic.w	r2, r2, #2
 8002ec4:	605a      	str	r2, [r3, #4]
    clean_data_buffer(PAGE_SIZE, data_buffer_tx[buffer_tracker ^ 0x01]);
 8002ec6:	4b0c      	ldr	r3, [pc, #48]	@ (8002ef8 <HAL_SPI_TxCpltCallback+0x80>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	f083 0301 	eor.w	r3, r3, #1
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	021b      	lsls	r3, r3, #8
 8002ed2:	4a0a      	ldr	r2, [pc, #40]	@ (8002efc <HAL_SPI_TxCpltCallback+0x84>)
 8002ed4:	4413      	add	r3, r2
 8002ed6:	4619      	mov	r1, r3
 8002ed8:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002edc:	f7fe fbc0 	bl	8001660 <clean_data_buffer>
}
 8002ee0:	bf00      	nop
 8002ee2:	3708      	adds	r7, #8
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bd80      	pop	{r7, pc}
 8002ee8:	40013000 	.word	0x40013000
 8002eec:	200005f4 	.word	0x200005f4
 8002ef0:	40003800 	.word	0x40003800
 8002ef4:	20000604 	.word	0x20000604
 8002ef8:	200005b8 	.word	0x200005b8
 8002efc:	200003b8 	.word	0x200003b8

08002f00 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
	uart2_rec_flag = FLAG_SET;
 8002f08:	4b05      	ldr	r3, [pc, #20]	@ (8002f20 <HAL_UART_RxCpltCallback+0x20>)
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_IT(&huart2, UARTRxData, 2);
 8002f0e:	2202      	movs	r2, #2
 8002f10:	4904      	ldr	r1, [pc, #16]	@ (8002f24 <HAL_UART_RxCpltCallback+0x24>)
 8002f12:	4805      	ldr	r0, [pc, #20]	@ (8002f28 <HAL_UART_RxCpltCallback+0x28>)
 8002f14:	f005 fb7b 	bl	800860e <HAL_UART_Receive_IT>
}
 8002f18:	bf00      	nop
 8002f1a:	3708      	adds	r7, #8
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	2000038a 	.word	0x2000038a
 8002f24:	20000388 	.word	0x20000388
 8002f28:	20000338 	.word	0x20000338

08002f2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f30:	4b06      	ldr	r3, [pc, #24]	@ (8002f4c <SystemInit+0x20>)
 8002f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f36:	4a05      	ldr	r2, [pc, #20]	@ (8002f4c <SystemInit+0x20>)
 8002f38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f40:	bf00      	nop
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	e000ed00 	.word	0xe000ed00

08002f50 <uart_transmit_page>:

#include "uart_transmit.h"
/**
 * Transmit one single page over the UART interface
 */
void uart_transmit_page(UART_HandleTypeDef *huart, uint8_t page[PAGE_SIZE]) {
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(huart, page, PAGE_SIZE, HAL_MAX_DELAY);
 8002f5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002f5e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f62:	6839      	ldr	r1, [r7, #0]
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f005 fac7 	bl	80084f8 <HAL_UART_Transmit>
}
 8002f6a:	bf00      	nop
 8002f6c:	3708      	adds	r7, #8
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}

08002f72 <send_uart_string>:

void send_uart_string(UART_HandleTypeDef *huart, const char *str) {
 8002f72:	b580      	push	{r7, lr}
 8002f74:	b082      	sub	sp, #8
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	6078      	str	r0, [r7, #4]
 8002f7a:	6039      	str	r1, [r7, #0]
    HAL_UART_Transmit(huart, (uint8_t *)str, strlen(str), HAL_MAX_DELAY);
 8002f7c:	6838      	ldr	r0, [r7, #0]
 8002f7e:	f7fd f935 	bl	80001ec <strlen>
 8002f82:	4603      	mov	r3, r0
 8002f84:	b29a      	uxth	r2, r3
 8002f86:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002f8a:	6839      	ldr	r1, [r7, #0]
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f005 fab3 	bl	80084f8 <HAL_UART_Transmit>
}
 8002f92:	bf00      	nop
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}

08002f9a <send_uart_hex>:
	// Call the send_uart_string function to send the value to UART
	send_uart_string(huart, value_str);
	send_uart_string(huart, "\r\n");
}

void send_uart_hex(UART_HandleTypeDef *huart, uint8_t value) {
 8002f9a:	b580      	push	{r7, lr}
 8002f9c:	b084      	sub	sp, #16
 8002f9e:	af00      	add	r7, sp, #0
 8002fa0:	6078      	str	r0, [r7, #4]
 8002fa2:	460b      	mov	r3, r1
 8002fa4:	70fb      	strb	r3, [r7, #3]
	uint8_t buffer[1];
	buffer[0] = value;
 8002fa6:	78fb      	ldrb	r3, [r7, #3]
 8002fa8:	733b      	strb	r3, [r7, #12]
	HAL_UART_Transmit(huart, buffer, 1, HAL_MAX_DELAY);
 8002faa:	f107 010c 	add.w	r1, r7, #12
 8002fae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f005 fa9f 	bl	80084f8 <HAL_UART_Transmit>
}
 8002fba:	bf00      	nop
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
	...

08002fc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002fc4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ffc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002fc8:	f7ff ffb0 	bl	8002f2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002fcc:	480c      	ldr	r0, [pc, #48]	@ (8003000 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002fce:	490d      	ldr	r1, [pc, #52]	@ (8003004 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002fd0:	4a0d      	ldr	r2, [pc, #52]	@ (8003008 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002fd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002fd4:	e002      	b.n	8002fdc <LoopCopyDataInit>

08002fd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002fd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002fda:	3304      	adds	r3, #4

08002fdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002fdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002fde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002fe0:	d3f9      	bcc.n	8002fd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002fe2:	4a0a      	ldr	r2, [pc, #40]	@ (800300c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002fe4:	4c0a      	ldr	r4, [pc, #40]	@ (8003010 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002fe6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002fe8:	e001      	b.n	8002fee <LoopFillZerobss>

08002fea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002fea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fec:	3204      	adds	r2, #4

08002fee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ff0:	d3fb      	bcc.n	8002fea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ff2:	f006 fa8f 	bl	8009514 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ff6:	f7fd febf 	bl	8000d78 <main>
  bx  lr    
 8002ffa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002ffc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003000:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003004:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 8003008:	0800963c 	.word	0x0800963c
  ldr r2, =_sbss
 800300c:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 8003010:	20000638 	.word	0x20000638

08003014 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003014:	e7fe      	b.n	8003014 <ADC_IRQHandler>
	...

08003018 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800301c:	4b0e      	ldr	r3, [pc, #56]	@ (8003058 <HAL_Init+0x40>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a0d      	ldr	r2, [pc, #52]	@ (8003058 <HAL_Init+0x40>)
 8003022:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003026:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003028:	4b0b      	ldr	r3, [pc, #44]	@ (8003058 <HAL_Init+0x40>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a0a      	ldr	r2, [pc, #40]	@ (8003058 <HAL_Init+0x40>)
 800302e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003032:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003034:	4b08      	ldr	r3, [pc, #32]	@ (8003058 <HAL_Init+0x40>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a07      	ldr	r2, [pc, #28]	@ (8003058 <HAL_Init+0x40>)
 800303a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800303e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003040:	2003      	movs	r0, #3
 8003042:	f000 ffb7 	bl	8003fb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003046:	200f      	movs	r0, #15
 8003048:	f000 f808 	bl	800305c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800304c:	f7ff fb7a 	bl	8002744 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003050:	2300      	movs	r3, #0
}
 8003052:	4618      	mov	r0, r3
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	40023c00 	.word	0x40023c00

0800305c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b082      	sub	sp, #8
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003064:	4b12      	ldr	r3, [pc, #72]	@ (80030b0 <HAL_InitTick+0x54>)
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	4b12      	ldr	r3, [pc, #72]	@ (80030b4 <HAL_InitTick+0x58>)
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	4619      	mov	r1, r3
 800306e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003072:	fbb3 f3f1 	udiv	r3, r3, r1
 8003076:	fbb2 f3f3 	udiv	r3, r2, r3
 800307a:	4618      	mov	r0, r3
 800307c:	f000 ffcf 	bl	800401e <HAL_SYSTICK_Config>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d001      	beq.n	800308a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e00e      	b.n	80030a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2b0f      	cmp	r3, #15
 800308e:	d80a      	bhi.n	80030a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003090:	2200      	movs	r2, #0
 8003092:	6879      	ldr	r1, [r7, #4]
 8003094:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003098:	f000 ff97 	bl	8003fca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800309c:	4a06      	ldr	r2, [pc, #24]	@ (80030b8 <HAL_InitTick+0x5c>)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030a2:	2300      	movs	r3, #0
 80030a4:	e000      	b.n	80030a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3708      	adds	r7, #8
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	2000001c 	.word	0x2000001c
 80030b4:	20000024 	.word	0x20000024
 80030b8:	20000020 	.word	0x20000020

080030bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030c0:	4b06      	ldr	r3, [pc, #24]	@ (80030dc <HAL_IncTick+0x20>)
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	461a      	mov	r2, r3
 80030c6:	4b06      	ldr	r3, [pc, #24]	@ (80030e0 <HAL_IncTick+0x24>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4413      	add	r3, r2
 80030cc:	4a04      	ldr	r2, [pc, #16]	@ (80030e0 <HAL_IncTick+0x24>)
 80030ce:	6013      	str	r3, [r2, #0]
}
 80030d0:	bf00      	nop
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
 80030da:	bf00      	nop
 80030dc:	20000024 	.word	0x20000024
 80030e0:	20000634 	.word	0x20000634

080030e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  return uwTick;
 80030e8:	4b03      	ldr	r3, [pc, #12]	@ (80030f8 <HAL_GetTick+0x14>)
 80030ea:	681b      	ldr	r3, [r3, #0]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
 80030f6:	bf00      	nop
 80030f8:	20000634 	.word	0x20000634

080030fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003104:	f7ff ffee 	bl	80030e4 <HAL_GetTick>
 8003108:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003114:	d005      	beq.n	8003122 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003116:	4b0a      	ldr	r3, [pc, #40]	@ (8003140 <HAL_Delay+0x44>)
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	461a      	mov	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	4413      	add	r3, r2
 8003120:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003122:	bf00      	nop
 8003124:	f7ff ffde 	bl	80030e4 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	429a      	cmp	r2, r3
 8003132:	d8f7      	bhi.n	8003124 <HAL_Delay+0x28>
  {
  }
}
 8003134:	bf00      	nop
 8003136:	bf00      	nop
 8003138:	3710      	adds	r7, #16
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	20000024 	.word	0x20000024

08003144 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d101      	bne.n	8003156 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e0ed      	b.n	8003332 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f893 3020 	ldrb.w	r3, [r3, #32]
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b00      	cmp	r3, #0
 8003160:	d102      	bne.n	8003168 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f7ff fb16 	bl	8002794 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f042 0201 	orr.w	r2, r2, #1
 8003176:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003178:	f7ff ffb4 	bl	80030e4 <HAL_GetTick>
 800317c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800317e:	e012      	b.n	80031a6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003180:	f7ff ffb0 	bl	80030e4 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	2b0a      	cmp	r3, #10
 800318c:	d90b      	bls.n	80031a6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003192:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2205      	movs	r2, #5
 800319e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e0c5      	b.n	8003332 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f003 0301 	and.w	r3, r3, #1
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d0e5      	beq.n	8003180 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f022 0202 	bic.w	r2, r2, #2
 80031c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031c4:	f7ff ff8e 	bl	80030e4 <HAL_GetTick>
 80031c8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80031ca:	e012      	b.n	80031f2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80031cc:	f7ff ff8a 	bl	80030e4 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b0a      	cmp	r3, #10
 80031d8:	d90b      	bls.n	80031f2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031de:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2205      	movs	r2, #5
 80031ea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e09f      	b.n	8003332 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d1e5      	bne.n	80031cc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	7e1b      	ldrb	r3, [r3, #24]
 8003204:	2b01      	cmp	r3, #1
 8003206:	d108      	bne.n	800321a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003216:	601a      	str	r2, [r3, #0]
 8003218:	e007      	b.n	800322a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003228:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	7e5b      	ldrb	r3, [r3, #25]
 800322e:	2b01      	cmp	r3, #1
 8003230:	d108      	bne.n	8003244 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	e007      	b.n	8003254 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003252:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	7e9b      	ldrb	r3, [r3, #26]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d108      	bne.n	800326e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f042 0220 	orr.w	r2, r2, #32
 800326a:	601a      	str	r2, [r3, #0]
 800326c:	e007      	b.n	800327e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f022 0220 	bic.w	r2, r2, #32
 800327c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	7edb      	ldrb	r3, [r3, #27]
 8003282:	2b01      	cmp	r3, #1
 8003284:	d108      	bne.n	8003298 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f022 0210 	bic.w	r2, r2, #16
 8003294:	601a      	str	r2, [r3, #0]
 8003296:	e007      	b.n	80032a8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f042 0210 	orr.w	r2, r2, #16
 80032a6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	7f1b      	ldrb	r3, [r3, #28]
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d108      	bne.n	80032c2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f042 0208 	orr.w	r2, r2, #8
 80032be:	601a      	str	r2, [r3, #0]
 80032c0:	e007      	b.n	80032d2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f022 0208 	bic.w	r2, r2, #8
 80032d0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	7f5b      	ldrb	r3, [r3, #29]
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d108      	bne.n	80032ec <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f042 0204 	orr.w	r2, r2, #4
 80032e8:	601a      	str	r2, [r3, #0]
 80032ea:	e007      	b.n	80032fc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f022 0204 	bic.w	r2, r2, #4
 80032fa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	689a      	ldr	r2, [r3, #8]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	431a      	orrs	r2, r3
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	431a      	orrs	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	695b      	ldr	r3, [r3, #20]
 8003310:	ea42 0103 	orr.w	r1, r2, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	1e5a      	subs	r2, r3, #1
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	430a      	orrs	r2, r1
 8003320:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2201      	movs	r2, #1
 800332c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003330:	2300      	movs	r3, #0
}
 8003332:	4618      	mov	r0, r3
 8003334:	3710      	adds	r7, #16
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
	...

0800333c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800333c:	b480      	push	{r7}
 800333e:	b087      	sub	sp, #28
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
 8003344:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003352:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003354:	7cfb      	ldrb	r3, [r7, #19]
 8003356:	2b01      	cmp	r3, #1
 8003358:	d003      	beq.n	8003362 <HAL_CAN_ConfigFilter+0x26>
 800335a:	7cfb      	ldrb	r3, [r7, #19]
 800335c:	2b02      	cmp	r3, #2
 800335e:	f040 80be 	bne.w	80034de <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003362:	4b65      	ldr	r3, [pc, #404]	@ (80034f8 <HAL_CAN_ConfigFilter+0x1bc>)
 8003364:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800336c:	f043 0201 	orr.w	r2, r3, #1
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800337c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003390:	021b      	lsls	r3, r3, #8
 8003392:	431a      	orrs	r2, r3
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	695b      	ldr	r3, [r3, #20]
 800339e:	f003 031f 	and.w	r3, r3, #31
 80033a2:	2201      	movs	r2, #1
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	43db      	mvns	r3, r3
 80033b4:	401a      	ands	r2, r3
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	69db      	ldr	r3, [r3, #28]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d123      	bne.n	800340c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	43db      	mvns	r3, r3
 80033ce:	401a      	ands	r2, r3
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033e2:	683a      	ldr	r2, [r7, #0]
 80033e4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80033e6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	3248      	adds	r2, #72	@ 0x48
 80033ec:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003400:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003402:	6979      	ldr	r1, [r7, #20]
 8003404:	3348      	adds	r3, #72	@ 0x48
 8003406:	00db      	lsls	r3, r3, #3
 8003408:	440b      	add	r3, r1
 800340a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	69db      	ldr	r3, [r3, #28]
 8003410:	2b01      	cmp	r3, #1
 8003412:	d122      	bne.n	800345a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	431a      	orrs	r2, r3
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003430:	683a      	ldr	r2, [r7, #0]
 8003432:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003434:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	3248      	adds	r2, #72	@ 0x48
 800343a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800344e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003450:	6979      	ldr	r1, [r7, #20]
 8003452:	3348      	adds	r3, #72	@ 0x48
 8003454:	00db      	lsls	r3, r3, #3
 8003456:	440b      	add	r3, r1
 8003458:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	699b      	ldr	r3, [r3, #24]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d109      	bne.n	8003476 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	43db      	mvns	r3, r3
 800346c:	401a      	ands	r2, r3
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8003474:	e007      	b.n	8003486 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	431a      	orrs	r2, r3
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d109      	bne.n	80034a2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	43db      	mvns	r3, r3
 8003498:	401a      	ands	r2, r3
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80034a0:	e007      	b.n	80034b2 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	431a      	orrs	r2, r3
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	6a1b      	ldr	r3, [r3, #32]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d107      	bne.n	80034ca <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	431a      	orrs	r2, r3
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80034d0:	f023 0201 	bic.w	r2, r3, #1
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80034da:	2300      	movs	r3, #0
 80034dc:	e006      	b.n	80034ec <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
  }
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	371c      	adds	r7, #28
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr
 80034f8:	40006400 	.word	0x40006400

080034fc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b084      	sub	sp, #16
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f893 3020 	ldrb.w	r3, [r3, #32]
 800350a:	b2db      	uxtb	r3, r3
 800350c:	2b01      	cmp	r3, #1
 800350e:	d12e      	bne.n	800356e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	2202      	movs	r2, #2
 8003514:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f022 0201 	bic.w	r2, r2, #1
 8003526:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003528:	f7ff fddc 	bl	80030e4 <HAL_GetTick>
 800352c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800352e:	e012      	b.n	8003556 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003530:	f7ff fdd8 	bl	80030e4 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	2b0a      	cmp	r3, #10
 800353c:	d90b      	bls.n	8003556 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003542:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2205      	movs	r2, #5
 800354e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e012      	b.n	800357c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f003 0301 	and.w	r3, r3, #1
 8003560:	2b00      	cmp	r3, #0
 8003562:	d1e5      	bne.n	8003530 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2200      	movs	r2, #0
 8003568:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 800356a:	2300      	movs	r3, #0
 800356c:	e006      	b.n	800357c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003572:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
  }
}
 800357c:	4618      	mov	r0, r3
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}

08003584 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003584:	b480      	push	{r7}
 8003586:	b089      	sub	sp, #36	@ 0x24
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	60b9      	str	r1, [r7, #8]
 800358e:	607a      	str	r2, [r7, #4]
 8003590:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003598:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80035a2:	7ffb      	ldrb	r3, [r7, #31]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d003      	beq.n	80035b0 <HAL_CAN_AddTxMessage+0x2c>
 80035a8:	7ffb      	ldrb	r3, [r7, #31]
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	f040 80ad 	bne.w	800370a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d10a      	bne.n	80035d0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d105      	bne.n	80035d0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	f000 8095 	beq.w	80036fa <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80035d0:	69bb      	ldr	r3, [r7, #24]
 80035d2:	0e1b      	lsrs	r3, r3, #24
 80035d4:	f003 0303 	and.w	r3, r3, #3
 80035d8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80035da:	2201      	movs	r2, #1
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	409a      	lsls	r2, r3
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d10d      	bne.n	8003608 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80035f2:	68bb      	ldr	r3, [r7, #8]
 80035f4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80035f6:	68f9      	ldr	r1, [r7, #12]
 80035f8:	6809      	ldr	r1, [r1, #0]
 80035fa:	431a      	orrs	r2, r3
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	3318      	adds	r3, #24
 8003600:	011b      	lsls	r3, r3, #4
 8003602:	440b      	add	r3, r1
 8003604:	601a      	str	r2, [r3, #0]
 8003606:	e00f      	b.n	8003628 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003612:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003618:	68f9      	ldr	r1, [r7, #12]
 800361a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800361c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	3318      	adds	r3, #24
 8003622:	011b      	lsls	r3, r3, #4
 8003624:	440b      	add	r3, r1
 8003626:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6819      	ldr	r1, [r3, #0]
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	691a      	ldr	r2, [r3, #16]
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	3318      	adds	r3, #24
 8003634:	011b      	lsls	r3, r3, #4
 8003636:	440b      	add	r3, r1
 8003638:	3304      	adds	r3, #4
 800363a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	7d1b      	ldrb	r3, [r3, #20]
 8003640:	2b01      	cmp	r3, #1
 8003642:	d111      	bne.n	8003668 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	3318      	adds	r3, #24
 800364c:	011b      	lsls	r3, r3, #4
 800364e:	4413      	add	r3, r2
 8003650:	3304      	adds	r3, #4
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68fa      	ldr	r2, [r7, #12]
 8003656:	6811      	ldr	r1, [r2, #0]
 8003658:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	3318      	adds	r3, #24
 8003660:	011b      	lsls	r3, r3, #4
 8003662:	440b      	add	r3, r1
 8003664:	3304      	adds	r3, #4
 8003666:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	3307      	adds	r3, #7
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	061a      	lsls	r2, r3, #24
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	3306      	adds	r3, #6
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	041b      	lsls	r3, r3, #16
 8003678:	431a      	orrs	r2, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	3305      	adds	r3, #5
 800367e:	781b      	ldrb	r3, [r3, #0]
 8003680:	021b      	lsls	r3, r3, #8
 8003682:	4313      	orrs	r3, r2
 8003684:	687a      	ldr	r2, [r7, #4]
 8003686:	3204      	adds	r2, #4
 8003688:	7812      	ldrb	r2, [r2, #0]
 800368a:	4610      	mov	r0, r2
 800368c:	68fa      	ldr	r2, [r7, #12]
 800368e:	6811      	ldr	r1, [r2, #0]
 8003690:	ea43 0200 	orr.w	r2, r3, r0
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	011b      	lsls	r3, r3, #4
 8003698:	440b      	add	r3, r1
 800369a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800369e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	3303      	adds	r3, #3
 80036a4:	781b      	ldrb	r3, [r3, #0]
 80036a6:	061a      	lsls	r2, r3, #24
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	3302      	adds	r3, #2
 80036ac:	781b      	ldrb	r3, [r3, #0]
 80036ae:	041b      	lsls	r3, r3, #16
 80036b0:	431a      	orrs	r2, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	3301      	adds	r3, #1
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	021b      	lsls	r3, r3, #8
 80036ba:	4313      	orrs	r3, r2
 80036bc:	687a      	ldr	r2, [r7, #4]
 80036be:	7812      	ldrb	r2, [r2, #0]
 80036c0:	4610      	mov	r0, r2
 80036c2:	68fa      	ldr	r2, [r7, #12]
 80036c4:	6811      	ldr	r1, [r2, #0]
 80036c6:	ea43 0200 	orr.w	r2, r3, r0
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	011b      	lsls	r3, r3, #4
 80036ce:	440b      	add	r3, r1
 80036d0:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80036d4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	3318      	adds	r3, #24
 80036de:	011b      	lsls	r3, r3, #4
 80036e0:	4413      	add	r3, r2
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	6811      	ldr	r1, [r2, #0]
 80036e8:	f043 0201 	orr.w	r2, r3, #1
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	3318      	adds	r3, #24
 80036f0:	011b      	lsls	r3, r3, #4
 80036f2:	440b      	add	r3, r1
 80036f4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80036f6:	2300      	movs	r3, #0
 80036f8:	e00e      	b.n	8003718 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fe:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e006      	b.n	8003718 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
  }
}
 8003718:	4618      	mov	r0, r3
 800371a:	3724      	adds	r7, #36	@ 0x24
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003724:	b480      	push	{r7}
 8003726:	b087      	sub	sp, #28
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
 8003730:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003738:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800373a:	7dfb      	ldrb	r3, [r7, #23]
 800373c:	2b01      	cmp	r3, #1
 800373e:	d003      	beq.n	8003748 <HAL_CAN_GetRxMessage+0x24>
 8003740:	7dfb      	ldrb	r3, [r7, #23]
 8003742:	2b02      	cmp	r3, #2
 8003744:	f040 8103 	bne.w	800394e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d10e      	bne.n	800376c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	f003 0303 	and.w	r3, r3, #3
 8003758:	2b00      	cmp	r3, #0
 800375a:	d116      	bne.n	800378a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003760:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e0f7      	b.n	800395c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	691b      	ldr	r3, [r3, #16]
 8003772:	f003 0303 	and.w	r3, r3, #3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d107      	bne.n	800378a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e0e8      	b.n	800395c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	331b      	adds	r3, #27
 8003792:	011b      	lsls	r3, r3, #4
 8003794:	4413      	add	r3, r2
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0204 	and.w	r2, r3, #4
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d10c      	bne.n	80037c2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	331b      	adds	r3, #27
 80037b0:	011b      	lsls	r3, r3, #4
 80037b2:	4413      	add	r3, r2
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	0d5b      	lsrs	r3, r3, #21
 80037b8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	601a      	str	r2, [r3, #0]
 80037c0:	e00b      	b.n	80037da <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	331b      	adds	r3, #27
 80037ca:	011b      	lsls	r3, r3, #4
 80037cc:	4413      	add	r3, r2
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	08db      	lsrs	r3, r3, #3
 80037d2:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	331b      	adds	r3, #27
 80037e2:	011b      	lsls	r3, r3, #4
 80037e4:	4413      	add	r3, r2
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 0202 	and.w	r2, r3, #2
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	331b      	adds	r3, #27
 80037f8:	011b      	lsls	r3, r3, #4
 80037fa:	4413      	add	r3, r2
 80037fc:	3304      	adds	r3, #4
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0308 	and.w	r3, r3, #8
 8003804:	2b00      	cmp	r3, #0
 8003806:	d003      	beq.n	8003810 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2208      	movs	r2, #8
 800380c:	611a      	str	r2, [r3, #16]
 800380e:	e00b      	b.n	8003828 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	331b      	adds	r3, #27
 8003818:	011b      	lsls	r3, r3, #4
 800381a:	4413      	add	r3, r2
 800381c:	3304      	adds	r3, #4
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 020f 	and.w	r2, r3, #15
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	331b      	adds	r3, #27
 8003830:	011b      	lsls	r3, r3, #4
 8003832:	4413      	add	r3, r2
 8003834:	3304      	adds	r3, #4
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	0a1b      	lsrs	r3, r3, #8
 800383a:	b2da      	uxtb	r2, r3
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	331b      	adds	r3, #27
 8003848:	011b      	lsls	r3, r3, #4
 800384a:	4413      	add	r3, r2
 800384c:	3304      	adds	r3, #4
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	0c1b      	lsrs	r3, r3, #16
 8003852:	b29a      	uxth	r2, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	011b      	lsls	r3, r3, #4
 8003860:	4413      	add	r3, r2
 8003862:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	b2da      	uxtb	r2, r3
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	011b      	lsls	r3, r3, #4
 8003876:	4413      	add	r3, r2
 8003878:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	0a1a      	lsrs	r2, r3, #8
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	3301      	adds	r3, #1
 8003884:	b2d2      	uxtb	r2, r2
 8003886:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	011b      	lsls	r3, r3, #4
 8003890:	4413      	add	r3, r2
 8003892:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	0c1a      	lsrs	r2, r3, #16
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	3302      	adds	r3, #2
 800389e:	b2d2      	uxtb	r2, r2
 80038a0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	68bb      	ldr	r3, [r7, #8]
 80038a8:	011b      	lsls	r3, r3, #4
 80038aa:	4413      	add	r3, r2
 80038ac:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	0e1a      	lsrs	r2, r3, #24
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	3303      	adds	r3, #3
 80038b8:	b2d2      	uxtb	r2, r2
 80038ba:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	011b      	lsls	r3, r3, #4
 80038c4:	4413      	add	r3, r2
 80038c6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	3304      	adds	r3, #4
 80038d0:	b2d2      	uxtb	r2, r2
 80038d2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	011b      	lsls	r3, r3, #4
 80038dc:	4413      	add	r3, r2
 80038de:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	0a1a      	lsrs	r2, r3, #8
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	3305      	adds	r3, #5
 80038ea:	b2d2      	uxtb	r2, r2
 80038ec:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	011b      	lsls	r3, r3, #4
 80038f6:	4413      	add	r3, r2
 80038f8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	0c1a      	lsrs	r2, r3, #16
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	3306      	adds	r3, #6
 8003904:	b2d2      	uxtb	r2, r2
 8003906:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	011b      	lsls	r3, r3, #4
 8003910:	4413      	add	r3, r2
 8003912:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	0e1a      	lsrs	r2, r3, #24
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	3307      	adds	r3, #7
 800391e:	b2d2      	uxtb	r2, r2
 8003920:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d108      	bne.n	800393a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	68da      	ldr	r2, [r3, #12]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f042 0220 	orr.w	r2, r2, #32
 8003936:	60da      	str	r2, [r3, #12]
 8003938:	e007      	b.n	800394a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	691a      	ldr	r2, [r3, #16]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f042 0220 	orr.w	r2, r2, #32
 8003948:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800394a:	2300      	movs	r3, #0
 800394c:	e006      	b.n	800395c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003952:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800395a:	2301      	movs	r3, #1
  }
}
 800395c:	4618      	mov	r0, r3
 800395e:	371c      	adds	r7, #28
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003968:	b480      	push	{r7}
 800396a:	b085      	sub	sp, #20
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003978:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800397a:	7bfb      	ldrb	r3, [r7, #15]
 800397c:	2b01      	cmp	r3, #1
 800397e:	d002      	beq.n	8003986 <HAL_CAN_ActivateNotification+0x1e>
 8003980:	7bfb      	ldrb	r3, [r7, #15]
 8003982:	2b02      	cmp	r3, #2
 8003984:	d109      	bne.n	800399a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6959      	ldr	r1, [r3, #20]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	683a      	ldr	r2, [r7, #0]
 8003992:	430a      	orrs	r2, r1
 8003994:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003996:	2300      	movs	r3, #0
 8003998:	e006      	b.n	80039a8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
  }
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3714      	adds	r7, #20
 80039ac:	46bd      	mov	sp, r7
 80039ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b2:	4770      	bx	lr

080039b4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b08a      	sub	sp, #40	@ 0x28
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80039bc:	2300      	movs	r3, #0
 80039be:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	689b      	ldr	r3, [r3, #8]
 80039d6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	691b      	ldr	r3, [r3, #16]
 80039e6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	699b      	ldr	r3, [r3, #24]
 80039ee:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80039f0:	6a3b      	ldr	r3, [r7, #32]
 80039f2:	f003 0301 	and.w	r3, r3, #1
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d07c      	beq.n	8003af4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	f003 0301 	and.w	r3, r3, #1
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d023      	beq.n	8003a4c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2201      	movs	r2, #1
 8003a0a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003a0c:	69bb      	ldr	r3, [r7, #24]
 8003a0e:	f003 0302 	and.w	r3, r3, #2
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d003      	beq.n	8003a1e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f000 f983 	bl	8003d22 <HAL_CAN_TxMailbox0CompleteCallback>
 8003a1c:	e016      	b.n	8003a4c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	f003 0304 	and.w	r3, r3, #4
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d004      	beq.n	8003a32 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003a2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a30:	e00c      	b.n	8003a4c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003a32:	69bb      	ldr	r3, [r7, #24]
 8003a34:	f003 0308 	and.w	r3, r3, #8
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d004      	beq.n	8003a46 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a3e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003a42:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a44:	e002      	b.n	8003a4c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 f989 	bl	8003d5e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d024      	beq.n	8003aa0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a5e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d003      	beq.n	8003a72 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003a6a:	6878      	ldr	r0, [r7, #4]
 8003a6c:	f000 f963 	bl	8003d36 <HAL_CAN_TxMailbox1CompleteCallback>
 8003a70:	e016      	b.n	8003aa0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d004      	beq.n	8003a86 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a7e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003a82:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a84:	e00c      	b.n	8003aa0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003a86:	69bb      	ldr	r3, [r7, #24]
 8003a88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d004      	beq.n	8003a9a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a92:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a96:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a98:	e002      	b.n	8003aa0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003a9a:	6878      	ldr	r0, [r7, #4]
 8003a9c:	f000 f969 	bl	8003d72 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d024      	beq.n	8003af4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003ab2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003ab4:	69bb      	ldr	r3, [r7, #24]
 8003ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d003      	beq.n	8003ac6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 f943 	bl	8003d4a <HAL_CAN_TxMailbox2CompleteCallback>
 8003ac4:	e016      	b.n	8003af4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003ac6:	69bb      	ldr	r3, [r7, #24]
 8003ac8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d004      	beq.n	8003ada <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ad6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ad8:	e00c      	b.n	8003af4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003ada:	69bb      	ldr	r3, [r7, #24]
 8003adc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d004      	beq.n	8003aee <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aea:	627b      	str	r3, [r7, #36]	@ 0x24
 8003aec:	e002      	b.n	8003af4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f000 f949 	bl	8003d86 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003af4:	6a3b      	ldr	r3, [r7, #32]
 8003af6:	f003 0308 	and.w	r3, r3, #8
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00c      	beq.n	8003b18 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	f003 0310 	and.w	r3, r3, #16
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d007      	beq.n	8003b18 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b0e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	2210      	movs	r2, #16
 8003b16:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003b18:	6a3b      	ldr	r3, [r7, #32]
 8003b1a:	f003 0304 	and.w	r3, r3, #4
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d00b      	beq.n	8003b3a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	f003 0308 	and.w	r3, r3, #8
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d006      	beq.n	8003b3a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2208      	movs	r2, #8
 8003b32:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 f930 	bl	8003d9a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003b3a:	6a3b      	ldr	r3, [r7, #32]
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d009      	beq.n	8003b58 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	f003 0303 	and.w	r3, r3, #3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d002      	beq.n	8003b58 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f7ff f958 	bl	8002e08 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003b58:	6a3b      	ldr	r3, [r7, #32]
 8003b5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d00c      	beq.n	8003b7c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	f003 0310 	and.w	r3, r3, #16
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d007      	beq.n	8003b7c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003b72:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	2210      	movs	r2, #16
 8003b7a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003b7c:	6a3b      	ldr	r3, [r7, #32]
 8003b7e:	f003 0320 	and.w	r3, r3, #32
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00b      	beq.n	8003b9e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003b86:	693b      	ldr	r3, [r7, #16]
 8003b88:	f003 0308 	and.w	r3, r3, #8
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d006      	beq.n	8003b9e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2208      	movs	r2, #8
 8003b96:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f000 f912 	bl	8003dc2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003b9e:	6a3b      	ldr	r3, [r7, #32]
 8003ba0:	f003 0310 	and.w	r3, r3, #16
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d009      	beq.n	8003bbc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	f003 0303 	and.w	r3, r3, #3
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d002      	beq.n	8003bbc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f000 f8f9 	bl	8003dae <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003bbc:	6a3b      	ldr	r3, [r7, #32]
 8003bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d00b      	beq.n	8003bde <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003bc6:	69fb      	ldr	r3, [r7, #28]
 8003bc8:	f003 0310 	and.w	r3, r3, #16
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d006      	beq.n	8003bde <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	2210      	movs	r2, #16
 8003bd6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f000 f8fc 	bl	8003dd6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003bde:	6a3b      	ldr	r3, [r7, #32]
 8003be0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d00b      	beq.n	8003c00 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003be8:	69fb      	ldr	r3, [r7, #28]
 8003bea:	f003 0308 	and.w	r3, r3, #8
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d006      	beq.n	8003c00 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2208      	movs	r2, #8
 8003bf8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f000 f8f5 	bl	8003dea <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003c00:	6a3b      	ldr	r3, [r7, #32]
 8003c02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d07b      	beq.n	8003d02 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	f003 0304 	and.w	r3, r3, #4
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d072      	beq.n	8003cfa <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003c14:	6a3b      	ldr	r3, [r7, #32]
 8003c16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d008      	beq.n	8003c30 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d003      	beq.n	8003c30 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2a:	f043 0301 	orr.w	r3, r3, #1
 8003c2e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003c30:	6a3b      	ldr	r3, [r7, #32]
 8003c32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d008      	beq.n	8003c4c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d003      	beq.n	8003c4c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c46:	f043 0302 	orr.w	r3, r3, #2
 8003c4a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003c4c:	6a3b      	ldr	r3, [r7, #32]
 8003c4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d008      	beq.n	8003c68 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d003      	beq.n	8003c68 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c62:	f043 0304 	orr.w	r3, r3, #4
 8003c66:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003c68:	6a3b      	ldr	r3, [r7, #32]
 8003c6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d043      	beq.n	8003cfa <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d03e      	beq.n	8003cfa <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c82:	2b60      	cmp	r3, #96	@ 0x60
 8003c84:	d02b      	beq.n	8003cde <HAL_CAN_IRQHandler+0x32a>
 8003c86:	2b60      	cmp	r3, #96	@ 0x60
 8003c88:	d82e      	bhi.n	8003ce8 <HAL_CAN_IRQHandler+0x334>
 8003c8a:	2b50      	cmp	r3, #80	@ 0x50
 8003c8c:	d022      	beq.n	8003cd4 <HAL_CAN_IRQHandler+0x320>
 8003c8e:	2b50      	cmp	r3, #80	@ 0x50
 8003c90:	d82a      	bhi.n	8003ce8 <HAL_CAN_IRQHandler+0x334>
 8003c92:	2b40      	cmp	r3, #64	@ 0x40
 8003c94:	d019      	beq.n	8003cca <HAL_CAN_IRQHandler+0x316>
 8003c96:	2b40      	cmp	r3, #64	@ 0x40
 8003c98:	d826      	bhi.n	8003ce8 <HAL_CAN_IRQHandler+0x334>
 8003c9a:	2b30      	cmp	r3, #48	@ 0x30
 8003c9c:	d010      	beq.n	8003cc0 <HAL_CAN_IRQHandler+0x30c>
 8003c9e:	2b30      	cmp	r3, #48	@ 0x30
 8003ca0:	d822      	bhi.n	8003ce8 <HAL_CAN_IRQHandler+0x334>
 8003ca2:	2b10      	cmp	r3, #16
 8003ca4:	d002      	beq.n	8003cac <HAL_CAN_IRQHandler+0x2f8>
 8003ca6:	2b20      	cmp	r3, #32
 8003ca8:	d005      	beq.n	8003cb6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003caa:	e01d      	b.n	8003ce8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cae:	f043 0308 	orr.w	r3, r3, #8
 8003cb2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003cb4:	e019      	b.n	8003cea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb8:	f043 0310 	orr.w	r3, r3, #16
 8003cbc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003cbe:	e014      	b.n	8003cea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc2:	f043 0320 	orr.w	r3, r3, #32
 8003cc6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003cc8:	e00f      	b.n	8003cea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ccc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003cd0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003cd2:	e00a      	b.n	8003cea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cda:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003cdc:	e005      	b.n	8003cea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ce4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003ce6:	e000      	b.n	8003cea <HAL_CAN_IRQHandler+0x336>
            break;
 8003ce8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	699a      	ldr	r2, [r3, #24]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003cf8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	2204      	movs	r2, #4
 8003d00:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d008      	beq.n	8003d1a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0e:	431a      	orrs	r2, r3
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003d14:	6878      	ldr	r0, [r7, #4]
 8003d16:	f000 f872 	bl	8003dfe <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003d1a:	bf00      	nop
 8003d1c:	3728      	adds	r7, #40	@ 0x28
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}

08003d22 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d22:	b480      	push	{r7}
 8003d24:	b083      	sub	sp, #12
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003d2a:	bf00      	nop
 8003d2c:	370c      	adds	r7, #12
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr

08003d36 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d36:	b480      	push	{r7}
 8003d38:	b083      	sub	sp, #12
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003d3e:	bf00      	nop
 8003d40:	370c      	adds	r7, #12
 8003d42:	46bd      	mov	sp, r7
 8003d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d48:	4770      	bx	lr

08003d4a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003d4a:	b480      	push	{r7}
 8003d4c:	b083      	sub	sp, #12
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003d52:	bf00      	nop
 8003d54:	370c      	adds	r7, #12
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr

08003d5e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d5e:	b480      	push	{r7}
 8003d60:	b083      	sub	sp, #12
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003d66:	bf00      	nop
 8003d68:	370c      	adds	r7, #12
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d70:	4770      	bx	lr

08003d72 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d72:	b480      	push	{r7}
 8003d74:	b083      	sub	sp, #12
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003d7a:	bf00      	nop
 8003d7c:	370c      	adds	r7, #12
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d84:	4770      	bx	lr

08003d86 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003d86:	b480      	push	{r7}
 8003d88:	b083      	sub	sp, #12
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003d8e:	bf00      	nop
 8003d90:	370c      	adds	r7, #12
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr

08003d9a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003d9a:	b480      	push	{r7}
 8003d9c:	b083      	sub	sp, #12
 8003d9e:	af00      	add	r7, sp, #0
 8003da0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003da2:	bf00      	nop
 8003da4:	370c      	adds	r7, #12
 8003da6:	46bd      	mov	sp, r7
 8003da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dac:	4770      	bx	lr

08003dae <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003dae:	b480      	push	{r7}
 8003db0:	b083      	sub	sp, #12
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003db6:	bf00      	nop
 8003db8:	370c      	adds	r7, #12
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr

08003dc2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003dc2:	b480      	push	{r7}
 8003dc4:	b083      	sub	sp, #12
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003dca:	bf00      	nop
 8003dcc:	370c      	adds	r7, #12
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr

08003dd6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003dd6:	b480      	push	{r7}
 8003dd8:	b083      	sub	sp, #12
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003dde:	bf00      	nop
 8003de0:	370c      	adds	r7, #12
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr

08003dea <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003dea:	b480      	push	{r7}
 8003dec:	b083      	sub	sp, #12
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003df2:	bf00      	nop
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr

08003dfe <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003dfe:	b480      	push	{r7}
 8003e00:	b083      	sub	sp, #12
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003e06:	bf00      	nop
 8003e08:	370c      	adds	r7, #12
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
	...

08003e14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b085      	sub	sp, #20
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f003 0307 	and.w	r3, r3, #7
 8003e22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e24:	4b0c      	ldr	r3, [pc, #48]	@ (8003e58 <__NVIC_SetPriorityGrouping+0x44>)
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e2a:	68ba      	ldr	r2, [r7, #8]
 8003e2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e30:	4013      	ands	r3, r2
 8003e32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e46:	4a04      	ldr	r2, [pc, #16]	@ (8003e58 <__NVIC_SetPriorityGrouping+0x44>)
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	60d3      	str	r3, [r2, #12]
}
 8003e4c:	bf00      	nop
 8003e4e:	3714      	adds	r7, #20
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr
 8003e58:	e000ed00 	.word	0xe000ed00

08003e5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e60:	4b04      	ldr	r3, [pc, #16]	@ (8003e74 <__NVIC_GetPriorityGrouping+0x18>)
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	0a1b      	lsrs	r3, r3, #8
 8003e66:	f003 0307 	and.w	r3, r3, #7
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr
 8003e74:	e000ed00 	.word	0xe000ed00

08003e78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	4603      	mov	r3, r0
 8003e80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	db0b      	blt.n	8003ea2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e8a:	79fb      	ldrb	r3, [r7, #7]
 8003e8c:	f003 021f 	and.w	r2, r3, #31
 8003e90:	4907      	ldr	r1, [pc, #28]	@ (8003eb0 <__NVIC_EnableIRQ+0x38>)
 8003e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e96:	095b      	lsrs	r3, r3, #5
 8003e98:	2001      	movs	r0, #1
 8003e9a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ea2:	bf00      	nop
 8003ea4:	370c      	adds	r7, #12
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr
 8003eae:	bf00      	nop
 8003eb0:	e000e100 	.word	0xe000e100

08003eb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	4603      	mov	r3, r0
 8003ebc:	6039      	str	r1, [r7, #0]
 8003ebe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	db0a      	blt.n	8003ede <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	b2da      	uxtb	r2, r3
 8003ecc:	490c      	ldr	r1, [pc, #48]	@ (8003f00 <__NVIC_SetPriority+0x4c>)
 8003ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed2:	0112      	lsls	r2, r2, #4
 8003ed4:	b2d2      	uxtb	r2, r2
 8003ed6:	440b      	add	r3, r1
 8003ed8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003edc:	e00a      	b.n	8003ef4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	b2da      	uxtb	r2, r3
 8003ee2:	4908      	ldr	r1, [pc, #32]	@ (8003f04 <__NVIC_SetPriority+0x50>)
 8003ee4:	79fb      	ldrb	r3, [r7, #7]
 8003ee6:	f003 030f 	and.w	r3, r3, #15
 8003eea:	3b04      	subs	r3, #4
 8003eec:	0112      	lsls	r2, r2, #4
 8003eee:	b2d2      	uxtb	r2, r2
 8003ef0:	440b      	add	r3, r1
 8003ef2:	761a      	strb	r2, [r3, #24]
}
 8003ef4:	bf00      	nop
 8003ef6:	370c      	adds	r7, #12
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr
 8003f00:	e000e100 	.word	0xe000e100
 8003f04:	e000ed00 	.word	0xe000ed00

08003f08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b089      	sub	sp, #36	@ 0x24
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	60f8      	str	r0, [r7, #12]
 8003f10:	60b9      	str	r1, [r7, #8]
 8003f12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f003 0307 	and.w	r3, r3, #7
 8003f1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	f1c3 0307 	rsb	r3, r3, #7
 8003f22:	2b04      	cmp	r3, #4
 8003f24:	bf28      	it	cs
 8003f26:	2304      	movcs	r3, #4
 8003f28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	3304      	adds	r3, #4
 8003f2e:	2b06      	cmp	r3, #6
 8003f30:	d902      	bls.n	8003f38 <NVIC_EncodePriority+0x30>
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	3b03      	subs	r3, #3
 8003f36:	e000      	b.n	8003f3a <NVIC_EncodePriority+0x32>
 8003f38:	2300      	movs	r3, #0
 8003f3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	fa02 f303 	lsl.w	r3, r2, r3
 8003f46:	43da      	mvns	r2, r3
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	401a      	ands	r2, r3
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f50:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	fa01 f303 	lsl.w	r3, r1, r3
 8003f5a:	43d9      	mvns	r1, r3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f60:	4313      	orrs	r3, r2
         );
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3724      	adds	r7, #36	@ 0x24
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr
	...

08003f70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3b01      	subs	r3, #1
 8003f7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f80:	d301      	bcc.n	8003f86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f82:	2301      	movs	r3, #1
 8003f84:	e00f      	b.n	8003fa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f86:	4a0a      	ldr	r2, [pc, #40]	@ (8003fb0 <SysTick_Config+0x40>)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f8e:	210f      	movs	r1, #15
 8003f90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003f94:	f7ff ff8e 	bl	8003eb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f98:	4b05      	ldr	r3, [pc, #20]	@ (8003fb0 <SysTick_Config+0x40>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f9e:	4b04      	ldr	r3, [pc, #16]	@ (8003fb0 <SysTick_Config+0x40>)
 8003fa0:	2207      	movs	r2, #7
 8003fa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3708      	adds	r7, #8
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	e000e010 	.word	0xe000e010

08003fb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f7ff ff29 	bl	8003e14 <__NVIC_SetPriorityGrouping>
}
 8003fc2:	bf00      	nop
 8003fc4:	3708      	adds	r7, #8
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b086      	sub	sp, #24
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	60b9      	str	r1, [r7, #8]
 8003fd4:	607a      	str	r2, [r7, #4]
 8003fd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fdc:	f7ff ff3e 	bl	8003e5c <__NVIC_GetPriorityGrouping>
 8003fe0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fe2:	687a      	ldr	r2, [r7, #4]
 8003fe4:	68b9      	ldr	r1, [r7, #8]
 8003fe6:	6978      	ldr	r0, [r7, #20]
 8003fe8:	f7ff ff8e 	bl	8003f08 <NVIC_EncodePriority>
 8003fec:	4602      	mov	r2, r0
 8003fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ff2:	4611      	mov	r1, r2
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f7ff ff5d 	bl	8003eb4 <__NVIC_SetPriority>
}
 8003ffa:	bf00      	nop
 8003ffc:	3718      	adds	r7, #24
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}

08004002 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b082      	sub	sp, #8
 8004006:	af00      	add	r7, sp, #0
 8004008:	4603      	mov	r3, r0
 800400a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800400c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004010:	4618      	mov	r0, r3
 8004012:	f7ff ff31 	bl	8003e78 <__NVIC_EnableIRQ>
}
 8004016:	bf00      	nop
 8004018:	3708      	adds	r7, #8
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}

0800401e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800401e:	b580      	push	{r7, lr}
 8004020:	b082      	sub	sp, #8
 8004022:	af00      	add	r7, sp, #0
 8004024:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f7ff ffa2 	bl	8003f70 <SysTick_Config>
 800402c:	4603      	mov	r3, r0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3708      	adds	r7, #8
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
	...

08004038 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b086      	sub	sp, #24
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004040:	2300      	movs	r3, #0
 8004042:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004044:	f7ff f84e 	bl	80030e4 <HAL_GetTick>
 8004048:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d101      	bne.n	8004054 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e099      	b.n	8004188 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2202      	movs	r2, #2
 8004058:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f022 0201 	bic.w	r2, r2, #1
 8004072:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004074:	e00f      	b.n	8004096 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004076:	f7ff f835 	bl	80030e4 <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	693b      	ldr	r3, [r7, #16]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	2b05      	cmp	r3, #5
 8004082:	d908      	bls.n	8004096 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2220      	movs	r2, #32
 8004088:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2203      	movs	r2, #3
 800408e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e078      	b.n	8004188 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0301 	and.w	r3, r3, #1
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d1e8      	bne.n	8004076 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80040ac:	697a      	ldr	r2, [r7, #20]
 80040ae:	4b38      	ldr	r3, [pc, #224]	@ (8004190 <HAL_DMA_Init+0x158>)
 80040b0:	4013      	ands	r3, r2
 80040b2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	685a      	ldr	r2, [r3, #4]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	691b      	ldr	r3, [r3, #16]
 80040c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80040ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	699b      	ldr	r3, [r3, #24]
 80040d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80040da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a1b      	ldr	r3, [r3, #32]
 80040e0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80040e2:	697a      	ldr	r2, [r7, #20]
 80040e4:	4313      	orrs	r3, r2
 80040e6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ec:	2b04      	cmp	r3, #4
 80040ee:	d107      	bne.n	8004100 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f8:	4313      	orrs	r3, r2
 80040fa:	697a      	ldr	r2, [r7, #20]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	697a      	ldr	r2, [r7, #20]
 8004106:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	695b      	ldr	r3, [r3, #20]
 800410e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	f023 0307 	bic.w	r3, r3, #7
 8004116:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411c:	697a      	ldr	r2, [r7, #20]
 800411e:	4313      	orrs	r3, r2
 8004120:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004126:	2b04      	cmp	r3, #4
 8004128:	d117      	bne.n	800415a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800412e:	697a      	ldr	r2, [r7, #20]
 8004130:	4313      	orrs	r3, r2
 8004132:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004138:	2b00      	cmp	r3, #0
 800413a:	d00e      	beq.n	800415a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f000 fb01 	bl	8004744 <DMA_CheckFifoParam>
 8004142:	4603      	mov	r3, r0
 8004144:	2b00      	cmp	r3, #0
 8004146:	d008      	beq.n	800415a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2240      	movs	r2, #64	@ 0x40
 800414c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2201      	movs	r2, #1
 8004152:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004156:	2301      	movs	r3, #1
 8004158:	e016      	b.n	8004188 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	697a      	ldr	r2, [r7, #20]
 8004160:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 fab8 	bl	80046d8 <DMA_CalcBaseAndBitshift>
 8004168:	4603      	mov	r3, r0
 800416a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004170:	223f      	movs	r2, #63	@ 0x3f
 8004172:	409a      	lsls	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2201      	movs	r2, #1
 8004182:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3718      	adds	r7, #24
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	f010803f 	.word	0xf010803f

08004194 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b086      	sub	sp, #24
 8004198:	af00      	add	r7, sp, #0
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	60b9      	str	r1, [r7, #8]
 800419e:	607a      	str	r2, [r7, #4]
 80041a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041a2:	2300      	movs	r3, #0
 80041a4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041aa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d101      	bne.n	80041ba <HAL_DMA_Start_IT+0x26>
 80041b6:	2302      	movs	r3, #2
 80041b8:	e040      	b.n	800423c <HAL_DMA_Start_IT+0xa8>
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2201      	movs	r2, #1
 80041be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d12f      	bne.n	800422e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2202      	movs	r2, #2
 80041d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2200      	movs	r2, #0
 80041da:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	68b9      	ldr	r1, [r7, #8]
 80041e2:	68f8      	ldr	r0, [r7, #12]
 80041e4:	f000 fa4a 	bl	800467c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041ec:	223f      	movs	r2, #63	@ 0x3f
 80041ee:	409a      	lsls	r2, r3
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f042 0216 	orr.w	r2, r2, #22
 8004202:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004208:	2b00      	cmp	r3, #0
 800420a:	d007      	beq.n	800421c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 0208 	orr.w	r2, r2, #8
 800421a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f042 0201 	orr.w	r2, r2, #1
 800422a:	601a      	str	r2, [r3, #0]
 800422c:	e005      	b.n	800423a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004236:	2302      	movs	r3, #2
 8004238:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800423a:	7dfb      	ldrb	r3, [r7, #23]
}
 800423c:	4618      	mov	r0, r3
 800423e:	3718      	adds	r7, #24
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004250:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004252:	f7fe ff47 	bl	80030e4 <HAL_GetTick>
 8004256:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800425e:	b2db      	uxtb	r3, r3
 8004260:	2b02      	cmp	r3, #2
 8004262:	d008      	beq.n	8004276 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2280      	movs	r2, #128	@ 0x80
 8004268:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e052      	b.n	800431c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f022 0216 	bic.w	r2, r2, #22
 8004284:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	695a      	ldr	r2, [r3, #20]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004294:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429a:	2b00      	cmp	r3, #0
 800429c:	d103      	bne.n	80042a6 <HAL_DMA_Abort+0x62>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d007      	beq.n	80042b6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f022 0208 	bic.w	r2, r2, #8
 80042b4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681a      	ldr	r2, [r3, #0]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f022 0201 	bic.w	r2, r2, #1
 80042c4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042c6:	e013      	b.n	80042f0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042c8:	f7fe ff0c 	bl	80030e4 <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	2b05      	cmp	r3, #5
 80042d4:	d90c      	bls.n	80042f0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2220      	movs	r2, #32
 80042da:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2203      	movs	r2, #3
 80042e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80042ec:	2303      	movs	r3, #3
 80042ee:	e015      	b.n	800431c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1e4      	bne.n	80042c8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004302:	223f      	movs	r2, #63	@ 0x3f
 8004304:	409a      	lsls	r2, r3
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2201      	movs	r2, #1
 800430e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800431a:	2300      	movs	r3, #0
}
 800431c:	4618      	mov	r0, r3
 800431e:	3710      	adds	r7, #16
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004332:	b2db      	uxtb	r3, r3
 8004334:	2b02      	cmp	r3, #2
 8004336:	d004      	beq.n	8004342 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2280      	movs	r2, #128	@ 0x80
 800433c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e00c      	b.n	800435c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2205      	movs	r2, #5
 8004346:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f022 0201 	bic.w	r2, r2, #1
 8004358:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800435a:	2300      	movs	r3, #0
}
 800435c:	4618      	mov	r0, r3
 800435e:	370c      	adds	r7, #12
 8004360:	46bd      	mov	sp, r7
 8004362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004366:	4770      	bx	lr

08004368 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004370:	2300      	movs	r3, #0
 8004372:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004374:	4b8e      	ldr	r3, [pc, #568]	@ (80045b0 <HAL_DMA_IRQHandler+0x248>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a8e      	ldr	r2, [pc, #568]	@ (80045b4 <HAL_DMA_IRQHandler+0x24c>)
 800437a:	fba2 2303 	umull	r2, r3, r2, r3
 800437e:	0a9b      	lsrs	r3, r3, #10
 8004380:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004386:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004392:	2208      	movs	r2, #8
 8004394:	409a      	lsls	r2, r3
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	4013      	ands	r3, r2
 800439a:	2b00      	cmp	r3, #0
 800439c:	d01a      	beq.n	80043d4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 0304 	and.w	r3, r3, #4
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d013      	beq.n	80043d4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f022 0204 	bic.w	r2, r2, #4
 80043ba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c0:	2208      	movs	r2, #8
 80043c2:	409a      	lsls	r2, r3
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043cc:	f043 0201 	orr.w	r2, r3, #1
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043d8:	2201      	movs	r2, #1
 80043da:	409a      	lsls	r2, r3
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	4013      	ands	r3, r2
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d012      	beq.n	800440a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	695b      	ldr	r3, [r3, #20]
 80043ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d00b      	beq.n	800440a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043f6:	2201      	movs	r2, #1
 80043f8:	409a      	lsls	r2, r3
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004402:	f043 0202 	orr.w	r2, r3, #2
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800440e:	2204      	movs	r2, #4
 8004410:	409a      	lsls	r2, r3
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	4013      	ands	r3, r2
 8004416:	2b00      	cmp	r3, #0
 8004418:	d012      	beq.n	8004440 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f003 0302 	and.w	r3, r3, #2
 8004424:	2b00      	cmp	r3, #0
 8004426:	d00b      	beq.n	8004440 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800442c:	2204      	movs	r2, #4
 800442e:	409a      	lsls	r2, r3
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004438:	f043 0204 	orr.w	r2, r3, #4
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004444:	2210      	movs	r2, #16
 8004446:	409a      	lsls	r2, r3
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	4013      	ands	r3, r2
 800444c:	2b00      	cmp	r3, #0
 800444e:	d043      	beq.n	80044d8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 0308 	and.w	r3, r3, #8
 800445a:	2b00      	cmp	r3, #0
 800445c:	d03c      	beq.n	80044d8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004462:	2210      	movs	r2, #16
 8004464:	409a      	lsls	r2, r3
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004474:	2b00      	cmp	r3, #0
 8004476:	d018      	beq.n	80044aa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d108      	bne.n	8004498 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800448a:	2b00      	cmp	r3, #0
 800448c:	d024      	beq.n	80044d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	4798      	blx	r3
 8004496:	e01f      	b.n	80044d8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800449c:	2b00      	cmp	r3, #0
 800449e:	d01b      	beq.n	80044d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	4798      	blx	r3
 80044a8:	e016      	b.n	80044d8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d107      	bne.n	80044c8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f022 0208 	bic.w	r2, r2, #8
 80044c6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d003      	beq.n	80044d8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044dc:	2220      	movs	r2, #32
 80044de:	409a      	lsls	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	4013      	ands	r3, r2
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	f000 808f 	beq.w	8004608 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0310 	and.w	r3, r3, #16
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	f000 8087 	beq.w	8004608 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044fe:	2220      	movs	r2, #32
 8004500:	409a      	lsls	r2, r3
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800450c:	b2db      	uxtb	r3, r3
 800450e:	2b05      	cmp	r3, #5
 8004510:	d136      	bne.n	8004580 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f022 0216 	bic.w	r2, r2, #22
 8004520:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	695a      	ldr	r2, [r3, #20]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004530:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004536:	2b00      	cmp	r3, #0
 8004538:	d103      	bne.n	8004542 <HAL_DMA_IRQHandler+0x1da>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800453e:	2b00      	cmp	r3, #0
 8004540:	d007      	beq.n	8004552 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f022 0208 	bic.w	r2, r2, #8
 8004550:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004556:	223f      	movs	r2, #63	@ 0x3f
 8004558:	409a      	lsls	r2, r3
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2201      	movs	r2, #1
 8004562:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004572:	2b00      	cmp	r3, #0
 8004574:	d07e      	beq.n	8004674 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	4798      	blx	r3
        }
        return;
 800457e:	e079      	b.n	8004674 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d01d      	beq.n	80045ca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d10d      	bne.n	80045b8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d031      	beq.n	8004608 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	4798      	blx	r3
 80045ac:	e02c      	b.n	8004608 <HAL_DMA_IRQHandler+0x2a0>
 80045ae:	bf00      	nop
 80045b0:	2000001c 	.word	0x2000001c
 80045b4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d023      	beq.n	8004608 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	4798      	blx	r3
 80045c8:	e01e      	b.n	8004608 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d10f      	bne.n	80045f8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f022 0210 	bic.w	r2, r2, #16
 80045e6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d003      	beq.n	8004608 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800460c:	2b00      	cmp	r3, #0
 800460e:	d032      	beq.n	8004676 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004614:	f003 0301 	and.w	r3, r3, #1
 8004618:	2b00      	cmp	r3, #0
 800461a:	d022      	beq.n	8004662 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2205      	movs	r2, #5
 8004620:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f022 0201 	bic.w	r2, r2, #1
 8004632:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	3301      	adds	r3, #1
 8004638:	60bb      	str	r3, [r7, #8]
 800463a:	697a      	ldr	r2, [r7, #20]
 800463c:	429a      	cmp	r2, r3
 800463e:	d307      	bcc.n	8004650 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0301 	and.w	r3, r3, #1
 800464a:	2b00      	cmp	r3, #0
 800464c:	d1f2      	bne.n	8004634 <HAL_DMA_IRQHandler+0x2cc>
 800464e:	e000      	b.n	8004652 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004650:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2201      	movs	r2, #1
 8004656:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004666:	2b00      	cmp	r3, #0
 8004668:	d005      	beq.n	8004676 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	4798      	blx	r3
 8004672:	e000      	b.n	8004676 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004674:	bf00      	nop
    }
  }
}
 8004676:	3718      	adds	r7, #24
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800467c:	b480      	push	{r7}
 800467e:	b085      	sub	sp, #20
 8004680:	af00      	add	r7, sp, #0
 8004682:	60f8      	str	r0, [r7, #12]
 8004684:	60b9      	str	r1, [r7, #8]
 8004686:	607a      	str	r2, [r7, #4]
 8004688:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004698:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	683a      	ldr	r2, [r7, #0]
 80046a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	2b40      	cmp	r3, #64	@ 0x40
 80046a8:	d108      	bne.n	80046bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	68ba      	ldr	r2, [r7, #8]
 80046b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80046ba:	e007      	b.n	80046cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	68ba      	ldr	r2, [r7, #8]
 80046c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	687a      	ldr	r2, [r7, #4]
 80046ca:	60da      	str	r2, [r3, #12]
}
 80046cc:	bf00      	nop
 80046ce:	3714      	adds	r7, #20
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80046d8:	b480      	push	{r7}
 80046da:	b085      	sub	sp, #20
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	3b10      	subs	r3, #16
 80046e8:	4a14      	ldr	r2, [pc, #80]	@ (800473c <DMA_CalcBaseAndBitshift+0x64>)
 80046ea:	fba2 2303 	umull	r2, r3, r2, r3
 80046ee:	091b      	lsrs	r3, r3, #4
 80046f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80046f2:	4a13      	ldr	r2, [pc, #76]	@ (8004740 <DMA_CalcBaseAndBitshift+0x68>)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	4413      	add	r3, r2
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	461a      	mov	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2b03      	cmp	r3, #3
 8004704:	d909      	bls.n	800471a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800470e:	f023 0303 	bic.w	r3, r3, #3
 8004712:	1d1a      	adds	r2, r3, #4
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	659a      	str	r2, [r3, #88]	@ 0x58
 8004718:	e007      	b.n	800472a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004722:	f023 0303 	bic.w	r3, r3, #3
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800472e:	4618      	mov	r0, r3
 8004730:	3714      	adds	r7, #20
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	aaaaaaab 	.word	0xaaaaaaab
 8004740:	08009624 	.word	0x08009624

08004744 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004744:	b480      	push	{r7}
 8004746:	b085      	sub	sp, #20
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800474c:	2300      	movs	r3, #0
 800474e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004754:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	699b      	ldr	r3, [r3, #24]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d11f      	bne.n	800479e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	2b03      	cmp	r3, #3
 8004762:	d856      	bhi.n	8004812 <DMA_CheckFifoParam+0xce>
 8004764:	a201      	add	r2, pc, #4	@ (adr r2, 800476c <DMA_CheckFifoParam+0x28>)
 8004766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800476a:	bf00      	nop
 800476c:	0800477d 	.word	0x0800477d
 8004770:	0800478f 	.word	0x0800478f
 8004774:	0800477d 	.word	0x0800477d
 8004778:	08004813 	.word	0x08004813
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004780:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d046      	beq.n	8004816 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800478c:	e043      	b.n	8004816 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004792:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004796:	d140      	bne.n	800481a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004798:	2301      	movs	r3, #1
 800479a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800479c:	e03d      	b.n	800481a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	699b      	ldr	r3, [r3, #24]
 80047a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80047a6:	d121      	bne.n	80047ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	2b03      	cmp	r3, #3
 80047ac:	d837      	bhi.n	800481e <DMA_CheckFifoParam+0xda>
 80047ae:	a201      	add	r2, pc, #4	@ (adr r2, 80047b4 <DMA_CheckFifoParam+0x70>)
 80047b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047b4:	080047c5 	.word	0x080047c5
 80047b8:	080047cb 	.word	0x080047cb
 80047bc:	080047c5 	.word	0x080047c5
 80047c0:	080047dd 	.word	0x080047dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	73fb      	strb	r3, [r7, #15]
      break;
 80047c8:	e030      	b.n	800482c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d025      	beq.n	8004822 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80047da:	e022      	b.n	8004822 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047e0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80047e4:	d11f      	bne.n	8004826 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80047ea:	e01c      	b.n	8004826 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d903      	bls.n	80047fa <DMA_CheckFifoParam+0xb6>
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	2b03      	cmp	r3, #3
 80047f6:	d003      	beq.n	8004800 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80047f8:	e018      	b.n	800482c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	73fb      	strb	r3, [r7, #15]
      break;
 80047fe:	e015      	b.n	800482c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004804:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d00e      	beq.n	800482a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	73fb      	strb	r3, [r7, #15]
      break;
 8004810:	e00b      	b.n	800482a <DMA_CheckFifoParam+0xe6>
      break;
 8004812:	bf00      	nop
 8004814:	e00a      	b.n	800482c <DMA_CheckFifoParam+0xe8>
      break;
 8004816:	bf00      	nop
 8004818:	e008      	b.n	800482c <DMA_CheckFifoParam+0xe8>
      break;
 800481a:	bf00      	nop
 800481c:	e006      	b.n	800482c <DMA_CheckFifoParam+0xe8>
      break;
 800481e:	bf00      	nop
 8004820:	e004      	b.n	800482c <DMA_CheckFifoParam+0xe8>
      break;
 8004822:	bf00      	nop
 8004824:	e002      	b.n	800482c <DMA_CheckFifoParam+0xe8>
      break;   
 8004826:	bf00      	nop
 8004828:	e000      	b.n	800482c <DMA_CheckFifoParam+0xe8>
      break;
 800482a:	bf00      	nop
    }
  } 
  
  return status; 
 800482c:	7bfb      	ldrb	r3, [r7, #15]
}
 800482e:	4618      	mov	r0, r3
 8004830:	3714      	adds	r7, #20
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop

0800483c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800483c:	b480      	push	{r7}
 800483e:	b089      	sub	sp, #36	@ 0x24
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
 8004844:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004846:	2300      	movs	r3, #0
 8004848:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800484a:	2300      	movs	r3, #0
 800484c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800484e:	2300      	movs	r3, #0
 8004850:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004852:	2300      	movs	r3, #0
 8004854:	61fb      	str	r3, [r7, #28]
 8004856:	e177      	b.n	8004b48 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004858:	2201      	movs	r2, #1
 800485a:	69fb      	ldr	r3, [r7, #28]
 800485c:	fa02 f303 	lsl.w	r3, r2, r3
 8004860:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	697a      	ldr	r2, [r7, #20]
 8004868:	4013      	ands	r3, r2
 800486a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	429a      	cmp	r2, r3
 8004872:	f040 8166 	bne.w	8004b42 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f003 0303 	and.w	r3, r3, #3
 800487e:	2b01      	cmp	r3, #1
 8004880:	d005      	beq.n	800488e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800488a:	2b02      	cmp	r3, #2
 800488c:	d130      	bne.n	80048f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004894:	69fb      	ldr	r3, [r7, #28]
 8004896:	005b      	lsls	r3, r3, #1
 8004898:	2203      	movs	r2, #3
 800489a:	fa02 f303 	lsl.w	r3, r2, r3
 800489e:	43db      	mvns	r3, r3
 80048a0:	69ba      	ldr	r2, [r7, #24]
 80048a2:	4013      	ands	r3, r2
 80048a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	68da      	ldr	r2, [r3, #12]
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	005b      	lsls	r3, r3, #1
 80048ae:	fa02 f303 	lsl.w	r3, r2, r3
 80048b2:	69ba      	ldr	r2, [r7, #24]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	69ba      	ldr	r2, [r7, #24]
 80048bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80048c4:	2201      	movs	r2, #1
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	fa02 f303 	lsl.w	r3, r2, r3
 80048cc:	43db      	mvns	r3, r3
 80048ce:	69ba      	ldr	r2, [r7, #24]
 80048d0:	4013      	ands	r3, r2
 80048d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	091b      	lsrs	r3, r3, #4
 80048da:	f003 0201 	and.w	r2, r3, #1
 80048de:	69fb      	ldr	r3, [r7, #28]
 80048e0:	fa02 f303 	lsl.w	r3, r2, r3
 80048e4:	69ba      	ldr	r2, [r7, #24]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	69ba      	ldr	r2, [r7, #24]
 80048ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f003 0303 	and.w	r3, r3, #3
 80048f8:	2b03      	cmp	r3, #3
 80048fa:	d017      	beq.n	800492c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004902:	69fb      	ldr	r3, [r7, #28]
 8004904:	005b      	lsls	r3, r3, #1
 8004906:	2203      	movs	r2, #3
 8004908:	fa02 f303 	lsl.w	r3, r2, r3
 800490c:	43db      	mvns	r3, r3
 800490e:	69ba      	ldr	r2, [r7, #24]
 8004910:	4013      	ands	r3, r2
 8004912:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	689a      	ldr	r2, [r3, #8]
 8004918:	69fb      	ldr	r3, [r7, #28]
 800491a:	005b      	lsls	r3, r3, #1
 800491c:	fa02 f303 	lsl.w	r3, r2, r3
 8004920:	69ba      	ldr	r2, [r7, #24]
 8004922:	4313      	orrs	r3, r2
 8004924:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	69ba      	ldr	r2, [r7, #24]
 800492a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	f003 0303 	and.w	r3, r3, #3
 8004934:	2b02      	cmp	r3, #2
 8004936:	d123      	bne.n	8004980 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	08da      	lsrs	r2, r3, #3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	3208      	adds	r2, #8
 8004940:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004944:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004946:	69fb      	ldr	r3, [r7, #28]
 8004948:	f003 0307 	and.w	r3, r3, #7
 800494c:	009b      	lsls	r3, r3, #2
 800494e:	220f      	movs	r2, #15
 8004950:	fa02 f303 	lsl.w	r3, r2, r3
 8004954:	43db      	mvns	r3, r3
 8004956:	69ba      	ldr	r2, [r7, #24]
 8004958:	4013      	ands	r3, r2
 800495a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	691a      	ldr	r2, [r3, #16]
 8004960:	69fb      	ldr	r3, [r7, #28]
 8004962:	f003 0307 	and.w	r3, r3, #7
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	fa02 f303 	lsl.w	r3, r2, r3
 800496c:	69ba      	ldr	r2, [r7, #24]
 800496e:	4313      	orrs	r3, r2
 8004970:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	08da      	lsrs	r2, r3, #3
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	3208      	adds	r2, #8
 800497a:	69b9      	ldr	r1, [r7, #24]
 800497c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004986:	69fb      	ldr	r3, [r7, #28]
 8004988:	005b      	lsls	r3, r3, #1
 800498a:	2203      	movs	r2, #3
 800498c:	fa02 f303 	lsl.w	r3, r2, r3
 8004990:	43db      	mvns	r3, r3
 8004992:	69ba      	ldr	r2, [r7, #24]
 8004994:	4013      	ands	r3, r2
 8004996:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	f003 0203 	and.w	r2, r3, #3
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	005b      	lsls	r3, r3, #1
 80049a4:	fa02 f303 	lsl.w	r3, r2, r3
 80049a8:	69ba      	ldr	r2, [r7, #24]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	69ba      	ldr	r2, [r7, #24]
 80049b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	f000 80c0 	beq.w	8004b42 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049c2:	2300      	movs	r3, #0
 80049c4:	60fb      	str	r3, [r7, #12]
 80049c6:	4b66      	ldr	r3, [pc, #408]	@ (8004b60 <HAL_GPIO_Init+0x324>)
 80049c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049ca:	4a65      	ldr	r2, [pc, #404]	@ (8004b60 <HAL_GPIO_Init+0x324>)
 80049cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80049d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80049d2:	4b63      	ldr	r3, [pc, #396]	@ (8004b60 <HAL_GPIO_Init+0x324>)
 80049d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049da:	60fb      	str	r3, [r7, #12]
 80049dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80049de:	4a61      	ldr	r2, [pc, #388]	@ (8004b64 <HAL_GPIO_Init+0x328>)
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	089b      	lsrs	r3, r3, #2
 80049e4:	3302      	adds	r3, #2
 80049e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	f003 0303 	and.w	r3, r3, #3
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	220f      	movs	r2, #15
 80049f6:	fa02 f303 	lsl.w	r3, r2, r3
 80049fa:	43db      	mvns	r3, r3
 80049fc:	69ba      	ldr	r2, [r7, #24]
 80049fe:	4013      	ands	r3, r2
 8004a00:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a58      	ldr	r2, [pc, #352]	@ (8004b68 <HAL_GPIO_Init+0x32c>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d037      	beq.n	8004a7a <HAL_GPIO_Init+0x23e>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a57      	ldr	r2, [pc, #348]	@ (8004b6c <HAL_GPIO_Init+0x330>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d031      	beq.n	8004a76 <HAL_GPIO_Init+0x23a>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a56      	ldr	r2, [pc, #344]	@ (8004b70 <HAL_GPIO_Init+0x334>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d02b      	beq.n	8004a72 <HAL_GPIO_Init+0x236>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a55      	ldr	r2, [pc, #340]	@ (8004b74 <HAL_GPIO_Init+0x338>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d025      	beq.n	8004a6e <HAL_GPIO_Init+0x232>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a54      	ldr	r2, [pc, #336]	@ (8004b78 <HAL_GPIO_Init+0x33c>)
 8004a26:	4293      	cmp	r3, r2
 8004a28:	d01f      	beq.n	8004a6a <HAL_GPIO_Init+0x22e>
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	4a53      	ldr	r2, [pc, #332]	@ (8004b7c <HAL_GPIO_Init+0x340>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d019      	beq.n	8004a66 <HAL_GPIO_Init+0x22a>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	4a52      	ldr	r2, [pc, #328]	@ (8004b80 <HAL_GPIO_Init+0x344>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d013      	beq.n	8004a62 <HAL_GPIO_Init+0x226>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	4a51      	ldr	r2, [pc, #324]	@ (8004b84 <HAL_GPIO_Init+0x348>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d00d      	beq.n	8004a5e <HAL_GPIO_Init+0x222>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	4a50      	ldr	r2, [pc, #320]	@ (8004b88 <HAL_GPIO_Init+0x34c>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d007      	beq.n	8004a5a <HAL_GPIO_Init+0x21e>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	4a4f      	ldr	r2, [pc, #316]	@ (8004b8c <HAL_GPIO_Init+0x350>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d101      	bne.n	8004a56 <HAL_GPIO_Init+0x21a>
 8004a52:	2309      	movs	r3, #9
 8004a54:	e012      	b.n	8004a7c <HAL_GPIO_Init+0x240>
 8004a56:	230a      	movs	r3, #10
 8004a58:	e010      	b.n	8004a7c <HAL_GPIO_Init+0x240>
 8004a5a:	2308      	movs	r3, #8
 8004a5c:	e00e      	b.n	8004a7c <HAL_GPIO_Init+0x240>
 8004a5e:	2307      	movs	r3, #7
 8004a60:	e00c      	b.n	8004a7c <HAL_GPIO_Init+0x240>
 8004a62:	2306      	movs	r3, #6
 8004a64:	e00a      	b.n	8004a7c <HAL_GPIO_Init+0x240>
 8004a66:	2305      	movs	r3, #5
 8004a68:	e008      	b.n	8004a7c <HAL_GPIO_Init+0x240>
 8004a6a:	2304      	movs	r3, #4
 8004a6c:	e006      	b.n	8004a7c <HAL_GPIO_Init+0x240>
 8004a6e:	2303      	movs	r3, #3
 8004a70:	e004      	b.n	8004a7c <HAL_GPIO_Init+0x240>
 8004a72:	2302      	movs	r3, #2
 8004a74:	e002      	b.n	8004a7c <HAL_GPIO_Init+0x240>
 8004a76:	2301      	movs	r3, #1
 8004a78:	e000      	b.n	8004a7c <HAL_GPIO_Init+0x240>
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	69fa      	ldr	r2, [r7, #28]
 8004a7e:	f002 0203 	and.w	r2, r2, #3
 8004a82:	0092      	lsls	r2, r2, #2
 8004a84:	4093      	lsls	r3, r2
 8004a86:	69ba      	ldr	r2, [r7, #24]
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004a8c:	4935      	ldr	r1, [pc, #212]	@ (8004b64 <HAL_GPIO_Init+0x328>)
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	089b      	lsrs	r3, r3, #2
 8004a92:	3302      	adds	r3, #2
 8004a94:	69ba      	ldr	r2, [r7, #24]
 8004a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004a9a:	4b3d      	ldr	r3, [pc, #244]	@ (8004b90 <HAL_GPIO_Init+0x354>)
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	43db      	mvns	r3, r3
 8004aa4:	69ba      	ldr	r2, [r7, #24]
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d003      	beq.n	8004abe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004ab6:	69ba      	ldr	r2, [r7, #24]
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004abe:	4a34      	ldr	r2, [pc, #208]	@ (8004b90 <HAL_GPIO_Init+0x354>)
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ac4:	4b32      	ldr	r3, [pc, #200]	@ (8004b90 <HAL_GPIO_Init+0x354>)
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	43db      	mvns	r3, r3
 8004ace:	69ba      	ldr	r2, [r7, #24]
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	685b      	ldr	r3, [r3, #4]
 8004ad8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d003      	beq.n	8004ae8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004ae0:	69ba      	ldr	r2, [r7, #24]
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	4313      	orrs	r3, r2
 8004ae6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ae8:	4a29      	ldr	r2, [pc, #164]	@ (8004b90 <HAL_GPIO_Init+0x354>)
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004aee:	4b28      	ldr	r3, [pc, #160]	@ (8004b90 <HAL_GPIO_Init+0x354>)
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	43db      	mvns	r3, r3
 8004af8:	69ba      	ldr	r2, [r7, #24]
 8004afa:	4013      	ands	r3, r2
 8004afc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004afe:	683b      	ldr	r3, [r7, #0]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d003      	beq.n	8004b12 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004b0a:	69ba      	ldr	r2, [r7, #24]
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004b12:	4a1f      	ldr	r2, [pc, #124]	@ (8004b90 <HAL_GPIO_Init+0x354>)
 8004b14:	69bb      	ldr	r3, [r7, #24]
 8004b16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004b18:	4b1d      	ldr	r3, [pc, #116]	@ (8004b90 <HAL_GPIO_Init+0x354>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	43db      	mvns	r3, r3
 8004b22:	69ba      	ldr	r2, [r7, #24]
 8004b24:	4013      	ands	r3, r2
 8004b26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d003      	beq.n	8004b3c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004b34:	69ba      	ldr	r2, [r7, #24]
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004b3c:	4a14      	ldr	r2, [pc, #80]	@ (8004b90 <HAL_GPIO_Init+0x354>)
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b42:	69fb      	ldr	r3, [r7, #28]
 8004b44:	3301      	adds	r3, #1
 8004b46:	61fb      	str	r3, [r7, #28]
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	2b0f      	cmp	r3, #15
 8004b4c:	f67f ae84 	bls.w	8004858 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004b50:	bf00      	nop
 8004b52:	bf00      	nop
 8004b54:	3724      	adds	r7, #36	@ 0x24
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr
 8004b5e:	bf00      	nop
 8004b60:	40023800 	.word	0x40023800
 8004b64:	40013800 	.word	0x40013800
 8004b68:	40020000 	.word	0x40020000
 8004b6c:	40020400 	.word	0x40020400
 8004b70:	40020800 	.word	0x40020800
 8004b74:	40020c00 	.word	0x40020c00
 8004b78:	40021000 	.word	0x40021000
 8004b7c:	40021400 	.word	0x40021400
 8004b80:	40021800 	.word	0x40021800
 8004b84:	40021c00 	.word	0x40021c00
 8004b88:	40022000 	.word	0x40022000
 8004b8c:	40022400 	.word	0x40022400
 8004b90:	40013c00 	.word	0x40013c00

08004b94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004b94:	b480      	push	{r7}
 8004b96:	b085      	sub	sp, #20
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
 8004b9c:	460b      	mov	r3, r1
 8004b9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	691a      	ldr	r2, [r3, #16]
 8004ba4:	887b      	ldrh	r3, [r7, #2]
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d002      	beq.n	8004bb2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004bac:	2301      	movs	r3, #1
 8004bae:	73fb      	strb	r3, [r7, #15]
 8004bb0:	e001      	b.n	8004bb6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004bb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3714      	adds	r7, #20
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	460b      	mov	r3, r1
 8004bce:	807b      	strh	r3, [r7, #2]
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004bd4:	787b      	ldrb	r3, [r7, #1]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d003      	beq.n	8004be2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004bda:	887a      	ldrh	r2, [r7, #2]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004be0:	e003      	b.n	8004bea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004be2:	887b      	ldrh	r3, [r7, #2]
 8004be4:	041a      	lsls	r2, r3, #16
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	619a      	str	r2, [r3, #24]
}
 8004bea:	bf00      	nop
 8004bec:	370c      	adds	r7, #12
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr

08004bf6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004bf6:	b480      	push	{r7}
 8004bf8:	b085      	sub	sp, #20
 8004bfa:	af00      	add	r7, sp, #0
 8004bfc:	6078      	str	r0, [r7, #4]
 8004bfe:	460b      	mov	r3, r1
 8004c00:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004c08:	887a      	ldrh	r2, [r7, #2]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	4013      	ands	r3, r2
 8004c0e:	041a      	lsls	r2, r3, #16
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	43d9      	mvns	r1, r3
 8004c14:	887b      	ldrh	r3, [r7, #2]
 8004c16:	400b      	ands	r3, r1
 8004c18:	431a      	orrs	r2, r3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	619a      	str	r2, [r3, #24]
}
 8004c1e:	bf00      	nop
 8004c20:	3714      	adds	r7, #20
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr
	...

08004c2c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b082      	sub	sp, #8
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	4603      	mov	r3, r0
 8004c34:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004c36:	4b08      	ldr	r3, [pc, #32]	@ (8004c58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004c38:	695a      	ldr	r2, [r3, #20]
 8004c3a:	88fb      	ldrh	r3, [r7, #6]
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d006      	beq.n	8004c50 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004c42:	4a05      	ldr	r2, [pc, #20]	@ (8004c58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004c44:	88fb      	ldrh	r3, [r7, #6]
 8004c46:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004c48:	88fb      	ldrh	r3, [r7, #6]
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7fe f8fc 	bl	8002e48 <HAL_GPIO_EXTI_Callback>
  }
}
 8004c50:	bf00      	nop
 8004c52:	3708      	adds	r7, #8
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	40013c00 	.word	0x40013c00

08004c5c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004c5c:	b580      	push	{r7, lr}
 8004c5e:	b084      	sub	sp, #16
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d101      	bne.n	8004c6e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e12b      	b.n	8004ec6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d106      	bne.n	8004c88 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f7fd fde4 	bl	8002850 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2224      	movs	r2, #36	@ 0x24
 8004c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f022 0201 	bic.w	r2, r2, #1
 8004c9e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004cae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004cbe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004cc0:	f001 fc9a 	bl	80065f8 <HAL_RCC_GetPCLK1Freq>
 8004cc4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	4a81      	ldr	r2, [pc, #516]	@ (8004ed0 <HAL_I2C_Init+0x274>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d807      	bhi.n	8004ce0 <HAL_I2C_Init+0x84>
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	4a80      	ldr	r2, [pc, #512]	@ (8004ed4 <HAL_I2C_Init+0x278>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	bf94      	ite	ls
 8004cd8:	2301      	movls	r3, #1
 8004cda:	2300      	movhi	r3, #0
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	e006      	b.n	8004cee <HAL_I2C_Init+0x92>
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	4a7d      	ldr	r2, [pc, #500]	@ (8004ed8 <HAL_I2C_Init+0x27c>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	bf94      	ite	ls
 8004ce8:	2301      	movls	r3, #1
 8004cea:	2300      	movhi	r3, #0
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d001      	beq.n	8004cf6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e0e7      	b.n	8004ec6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	4a78      	ldr	r2, [pc, #480]	@ (8004edc <HAL_I2C_Init+0x280>)
 8004cfa:	fba2 2303 	umull	r2, r3, r2, r3
 8004cfe:	0c9b      	lsrs	r3, r3, #18
 8004d00:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	68ba      	ldr	r2, [r7, #8]
 8004d12:	430a      	orrs	r2, r1
 8004d14:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	6a1b      	ldr	r3, [r3, #32]
 8004d1c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	4a6a      	ldr	r2, [pc, #424]	@ (8004ed0 <HAL_I2C_Init+0x274>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d802      	bhi.n	8004d30 <HAL_I2C_Init+0xd4>
 8004d2a:	68bb      	ldr	r3, [r7, #8]
 8004d2c:	3301      	adds	r3, #1
 8004d2e:	e009      	b.n	8004d44 <HAL_I2C_Init+0xe8>
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004d36:	fb02 f303 	mul.w	r3, r2, r3
 8004d3a:	4a69      	ldr	r2, [pc, #420]	@ (8004ee0 <HAL_I2C_Init+0x284>)
 8004d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d40:	099b      	lsrs	r3, r3, #6
 8004d42:	3301      	adds	r3, #1
 8004d44:	687a      	ldr	r2, [r7, #4]
 8004d46:	6812      	ldr	r2, [r2, #0]
 8004d48:	430b      	orrs	r3, r1
 8004d4a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	69db      	ldr	r3, [r3, #28]
 8004d52:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004d56:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	495c      	ldr	r1, [pc, #368]	@ (8004ed0 <HAL_I2C_Init+0x274>)
 8004d60:	428b      	cmp	r3, r1
 8004d62:	d819      	bhi.n	8004d98 <HAL_I2C_Init+0x13c>
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	1e59      	subs	r1, r3, #1
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	005b      	lsls	r3, r3, #1
 8004d6e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d72:	1c59      	adds	r1, r3, #1
 8004d74:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004d78:	400b      	ands	r3, r1
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d00a      	beq.n	8004d94 <HAL_I2C_Init+0x138>
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	1e59      	subs	r1, r3, #1
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	005b      	lsls	r3, r3, #1
 8004d88:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d8c:	3301      	adds	r3, #1
 8004d8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d92:	e051      	b.n	8004e38 <HAL_I2C_Init+0x1dc>
 8004d94:	2304      	movs	r3, #4
 8004d96:	e04f      	b.n	8004e38 <HAL_I2C_Init+0x1dc>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d111      	bne.n	8004dc4 <HAL_I2C_Init+0x168>
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	1e58      	subs	r0, r3, #1
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6859      	ldr	r1, [r3, #4]
 8004da8:	460b      	mov	r3, r1
 8004daa:	005b      	lsls	r3, r3, #1
 8004dac:	440b      	add	r3, r1
 8004dae:	fbb0 f3f3 	udiv	r3, r0, r3
 8004db2:	3301      	adds	r3, #1
 8004db4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	bf0c      	ite	eq
 8004dbc:	2301      	moveq	r3, #1
 8004dbe:	2300      	movne	r3, #0
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	e012      	b.n	8004dea <HAL_I2C_Init+0x18e>
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	1e58      	subs	r0, r3, #1
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6859      	ldr	r1, [r3, #4]
 8004dcc:	460b      	mov	r3, r1
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	440b      	add	r3, r1
 8004dd2:	0099      	lsls	r1, r3, #2
 8004dd4:	440b      	add	r3, r1
 8004dd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8004dda:	3301      	adds	r3, #1
 8004ddc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	bf0c      	ite	eq
 8004de4:	2301      	moveq	r3, #1
 8004de6:	2300      	movne	r3, #0
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d001      	beq.n	8004df2 <HAL_I2C_Init+0x196>
 8004dee:	2301      	movs	r3, #1
 8004df0:	e022      	b.n	8004e38 <HAL_I2C_Init+0x1dc>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d10e      	bne.n	8004e18 <HAL_I2C_Init+0x1bc>
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	1e58      	subs	r0, r3, #1
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6859      	ldr	r1, [r3, #4]
 8004e02:	460b      	mov	r3, r1
 8004e04:	005b      	lsls	r3, r3, #1
 8004e06:	440b      	add	r3, r1
 8004e08:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004e16:	e00f      	b.n	8004e38 <HAL_I2C_Init+0x1dc>
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	1e58      	subs	r0, r3, #1
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6859      	ldr	r1, [r3, #4]
 8004e20:	460b      	mov	r3, r1
 8004e22:	009b      	lsls	r3, r3, #2
 8004e24:	440b      	add	r3, r1
 8004e26:	0099      	lsls	r1, r3, #2
 8004e28:	440b      	add	r3, r1
 8004e2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004e2e:	3301      	adds	r3, #1
 8004e30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e34:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004e38:	6879      	ldr	r1, [r7, #4]
 8004e3a:	6809      	ldr	r1, [r1, #0]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	69da      	ldr	r2, [r3, #28]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a1b      	ldr	r3, [r3, #32]
 8004e52:	431a      	orrs	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	430a      	orrs	r2, r1
 8004e5a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004e66:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004e6a:	687a      	ldr	r2, [r7, #4]
 8004e6c:	6911      	ldr	r1, [r2, #16]
 8004e6e:	687a      	ldr	r2, [r7, #4]
 8004e70:	68d2      	ldr	r2, [r2, #12]
 8004e72:	4311      	orrs	r1, r2
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	6812      	ldr	r2, [r2, #0]
 8004e78:	430b      	orrs	r3, r1
 8004e7a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	68db      	ldr	r3, [r3, #12]
 8004e82:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	695a      	ldr	r2, [r3, #20]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	699b      	ldr	r3, [r3, #24]
 8004e8e:	431a      	orrs	r2, r3
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	430a      	orrs	r2, r1
 8004e96:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f042 0201 	orr.w	r2, r2, #1
 8004ea6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2220      	movs	r2, #32
 8004eb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	2200      	movs	r2, #0
 8004ec0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004ec4:	2300      	movs	r3, #0
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3710      	adds	r7, #16
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	000186a0 	.word	0x000186a0
 8004ed4:	001e847f 	.word	0x001e847f
 8004ed8:	003d08ff 	.word	0x003d08ff
 8004edc:	431bde83 	.word	0x431bde83
 8004ee0:	10624dd3 	.word	0x10624dd3

08004ee4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b088      	sub	sp, #32
 8004ee8:	af02      	add	r7, sp, #8
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	607a      	str	r2, [r7, #4]
 8004eee:	461a      	mov	r2, r3
 8004ef0:	460b      	mov	r3, r1
 8004ef2:	817b      	strh	r3, [r7, #10]
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004ef8:	f7fe f8f4 	bl	80030e4 <HAL_GetTick>
 8004efc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	2b20      	cmp	r3, #32
 8004f08:	f040 80e0 	bne.w	80050cc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	9300      	str	r3, [sp, #0]
 8004f10:	2319      	movs	r3, #25
 8004f12:	2201      	movs	r2, #1
 8004f14:	4970      	ldr	r1, [pc, #448]	@ (80050d8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f000 fc64 	bl	80057e4 <I2C_WaitOnFlagUntilTimeout>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d001      	beq.n	8004f26 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004f22:	2302      	movs	r3, #2
 8004f24:	e0d3      	b.n	80050ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f2c:	2b01      	cmp	r3, #1
 8004f2e:	d101      	bne.n	8004f34 <HAL_I2C_Master_Transmit+0x50>
 8004f30:	2302      	movs	r3, #2
 8004f32:	e0cc      	b.n	80050ce <HAL_I2C_Master_Transmit+0x1ea>
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0301 	and.w	r3, r3, #1
 8004f46:	2b01      	cmp	r3, #1
 8004f48:	d007      	beq.n	8004f5a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f042 0201 	orr.w	r2, r2, #1
 8004f58:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f68:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2221      	movs	r2, #33	@ 0x21
 8004f6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2210      	movs	r2, #16
 8004f76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	687a      	ldr	r2, [r7, #4]
 8004f84:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	893a      	ldrh	r2, [r7, #8]
 8004f8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f90:	b29a      	uxth	r2, r3
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	4a50      	ldr	r2, [pc, #320]	@ (80050dc <HAL_I2C_Master_Transmit+0x1f8>)
 8004f9a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004f9c:	8979      	ldrh	r1, [r7, #10]
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	6a3a      	ldr	r2, [r7, #32]
 8004fa2:	68f8      	ldr	r0, [r7, #12]
 8004fa4:	f000 face 	bl	8005544 <I2C_MasterRequestWrite>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e08d      	b.n	80050ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	613b      	str	r3, [r7, #16]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	695b      	ldr	r3, [r3, #20]
 8004fbc:	613b      	str	r3, [r7, #16]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	699b      	ldr	r3, [r3, #24]
 8004fc4:	613b      	str	r3, [r7, #16]
 8004fc6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004fc8:	e066      	b.n	8005098 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fca:	697a      	ldr	r2, [r7, #20]
 8004fcc:	6a39      	ldr	r1, [r7, #32]
 8004fce:	68f8      	ldr	r0, [r7, #12]
 8004fd0:	f000 fd22 	bl	8005a18 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00d      	beq.n	8004ff6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fde:	2b04      	cmp	r3, #4
 8004fe0:	d107      	bne.n	8004ff2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ff0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e06b      	b.n	80050ce <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ffa:	781a      	ldrb	r2, [r3, #0]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005006:	1c5a      	adds	r2, r3, #1
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005010:	b29b      	uxth	r3, r3
 8005012:	3b01      	subs	r3, #1
 8005014:	b29a      	uxth	r2, r3
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800501e:	3b01      	subs	r3, #1
 8005020:	b29a      	uxth	r2, r3
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	695b      	ldr	r3, [r3, #20]
 800502c:	f003 0304 	and.w	r3, r3, #4
 8005030:	2b04      	cmp	r3, #4
 8005032:	d11b      	bne.n	800506c <HAL_I2C_Master_Transmit+0x188>
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005038:	2b00      	cmp	r3, #0
 800503a:	d017      	beq.n	800506c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005040:	781a      	ldrb	r2, [r3, #0]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504c:	1c5a      	adds	r2, r3, #1
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005056:	b29b      	uxth	r3, r3
 8005058:	3b01      	subs	r3, #1
 800505a:	b29a      	uxth	r2, r3
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005064:	3b01      	subs	r3, #1
 8005066:	b29a      	uxth	r2, r3
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800506c:	697a      	ldr	r2, [r7, #20]
 800506e:	6a39      	ldr	r1, [r7, #32]
 8005070:	68f8      	ldr	r0, [r7, #12]
 8005072:	f000 fd19 	bl	8005aa8 <I2C_WaitOnBTFFlagUntilTimeout>
 8005076:	4603      	mov	r3, r0
 8005078:	2b00      	cmp	r3, #0
 800507a:	d00d      	beq.n	8005098 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005080:	2b04      	cmp	r3, #4
 8005082:	d107      	bne.n	8005094 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005092:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005094:	2301      	movs	r3, #1
 8005096:	e01a      	b.n	80050ce <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800509c:	2b00      	cmp	r3, #0
 800509e:	d194      	bne.n	8004fca <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	2220      	movs	r2, #32
 80050b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2200      	movs	r2, #0
 80050c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80050c8:	2300      	movs	r3, #0
 80050ca:	e000      	b.n	80050ce <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80050cc:	2302      	movs	r3, #2
  }
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3718      	adds	r7, #24
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}
 80050d6:	bf00      	nop
 80050d8:	00100002 	.word	0x00100002
 80050dc:	ffff0000 	.word	0xffff0000

080050e0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b08c      	sub	sp, #48	@ 0x30
 80050e4:	af02      	add	r7, sp, #8
 80050e6:	60f8      	str	r0, [r7, #12]
 80050e8:	607a      	str	r2, [r7, #4]
 80050ea:	461a      	mov	r2, r3
 80050ec:	460b      	mov	r3, r1
 80050ee:	817b      	strh	r3, [r7, #10]
 80050f0:	4613      	mov	r3, r2
 80050f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80050f4:	f7fd fff6 	bl	80030e4 <HAL_GetTick>
 80050f8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005100:	b2db      	uxtb	r3, r3
 8005102:	2b20      	cmp	r3, #32
 8005104:	f040 8217 	bne.w	8005536 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800510a:	9300      	str	r3, [sp, #0]
 800510c:	2319      	movs	r3, #25
 800510e:	2201      	movs	r2, #1
 8005110:	497c      	ldr	r1, [pc, #496]	@ (8005304 <HAL_I2C_Master_Receive+0x224>)
 8005112:	68f8      	ldr	r0, [r7, #12]
 8005114:	f000 fb66 	bl	80057e4 <I2C_WaitOnFlagUntilTimeout>
 8005118:	4603      	mov	r3, r0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d001      	beq.n	8005122 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800511e:	2302      	movs	r3, #2
 8005120:	e20a      	b.n	8005538 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005128:	2b01      	cmp	r3, #1
 800512a:	d101      	bne.n	8005130 <HAL_I2C_Master_Receive+0x50>
 800512c:	2302      	movs	r3, #2
 800512e:	e203      	b.n	8005538 <HAL_I2C_Master_Receive+0x458>
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f003 0301 	and.w	r3, r3, #1
 8005142:	2b01      	cmp	r3, #1
 8005144:	d007      	beq.n	8005156 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f042 0201 	orr.w	r2, r2, #1
 8005154:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005164:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2222      	movs	r2, #34	@ 0x22
 800516a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2210      	movs	r2, #16
 8005172:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	893a      	ldrh	r2, [r7, #8]
 8005186:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800518c:	b29a      	uxth	r2, r3
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	4a5c      	ldr	r2, [pc, #368]	@ (8005308 <HAL_I2C_Master_Receive+0x228>)
 8005196:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005198:	8979      	ldrh	r1, [r7, #10]
 800519a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800519c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800519e:	68f8      	ldr	r0, [r7, #12]
 80051a0:	f000 fa52 	bl	8005648 <I2C_MasterRequestRead>
 80051a4:	4603      	mov	r3, r0
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d001      	beq.n	80051ae <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80051aa:	2301      	movs	r3, #1
 80051ac:	e1c4      	b.n	8005538 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d113      	bne.n	80051de <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051b6:	2300      	movs	r3, #0
 80051b8:	623b      	str	r3, [r7, #32]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	695b      	ldr	r3, [r3, #20]
 80051c0:	623b      	str	r3, [r7, #32]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	699b      	ldr	r3, [r3, #24]
 80051c8:	623b      	str	r3, [r7, #32]
 80051ca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051da:	601a      	str	r2, [r3, #0]
 80051dc:	e198      	b.n	8005510 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d11b      	bne.n	800521e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80051f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051f6:	2300      	movs	r3, #0
 80051f8:	61fb      	str	r3, [r7, #28]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	695b      	ldr	r3, [r3, #20]
 8005200:	61fb      	str	r3, [r7, #28]
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	61fb      	str	r3, [r7, #28]
 800520a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	681a      	ldr	r2, [r3, #0]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800521a:	601a      	str	r2, [r3, #0]
 800521c:	e178      	b.n	8005510 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005222:	2b02      	cmp	r3, #2
 8005224:	d11b      	bne.n	800525e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005234:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005244:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005246:	2300      	movs	r3, #0
 8005248:	61bb      	str	r3, [r7, #24]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	695b      	ldr	r3, [r3, #20]
 8005250:	61bb      	str	r3, [r7, #24]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	699b      	ldr	r3, [r3, #24]
 8005258:	61bb      	str	r3, [r7, #24]
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	e158      	b.n	8005510 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800526c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800526e:	2300      	movs	r3, #0
 8005270:	617b      	str	r3, [r7, #20]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	695b      	ldr	r3, [r3, #20]
 8005278:	617b      	str	r3, [r7, #20]
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	699b      	ldr	r3, [r3, #24]
 8005280:	617b      	str	r3, [r7, #20]
 8005282:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005284:	e144      	b.n	8005510 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800528a:	2b03      	cmp	r3, #3
 800528c:	f200 80f1 	bhi.w	8005472 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005294:	2b01      	cmp	r3, #1
 8005296:	d123      	bne.n	80052e0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005298:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800529a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800529c:	68f8      	ldr	r0, [r7, #12]
 800529e:	f000 fc4b 	bl	8005b38 <I2C_WaitOnRXNEFlagUntilTimeout>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d001      	beq.n	80052ac <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e145      	b.n	8005538 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	691a      	ldr	r2, [r3, #16]
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052b6:	b2d2      	uxtb	r2, r2
 80052b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052be:	1c5a      	adds	r2, r3, #1
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052c8:	3b01      	subs	r3, #1
 80052ca:	b29a      	uxth	r2, r3
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052d4:	b29b      	uxth	r3, r3
 80052d6:	3b01      	subs	r3, #1
 80052d8:	b29a      	uxth	r2, r3
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80052de:	e117      	b.n	8005510 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d14e      	bne.n	8005386 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80052e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ea:	9300      	str	r3, [sp, #0]
 80052ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ee:	2200      	movs	r2, #0
 80052f0:	4906      	ldr	r1, [pc, #24]	@ (800530c <HAL_I2C_Master_Receive+0x22c>)
 80052f2:	68f8      	ldr	r0, [r7, #12]
 80052f4:	f000 fa76 	bl	80057e4 <I2C_WaitOnFlagUntilTimeout>
 80052f8:	4603      	mov	r3, r0
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d008      	beq.n	8005310 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e11a      	b.n	8005538 <HAL_I2C_Master_Receive+0x458>
 8005302:	bf00      	nop
 8005304:	00100002 	.word	0x00100002
 8005308:	ffff0000 	.word	0xffff0000
 800530c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800531e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	691a      	ldr	r2, [r3, #16]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532a:	b2d2      	uxtb	r2, r2
 800532c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005332:	1c5a      	adds	r2, r3, #1
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800533c:	3b01      	subs	r3, #1
 800533e:	b29a      	uxth	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005348:	b29b      	uxth	r3, r3
 800534a:	3b01      	subs	r3, #1
 800534c:	b29a      	uxth	r2, r3
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	691a      	ldr	r2, [r3, #16]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800535c:	b2d2      	uxtb	r2, r2
 800535e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005364:	1c5a      	adds	r2, r3, #1
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800536e:	3b01      	subs	r3, #1
 8005370:	b29a      	uxth	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800537a:	b29b      	uxth	r3, r3
 800537c:	3b01      	subs	r3, #1
 800537e:	b29a      	uxth	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005384:	e0c4      	b.n	8005510 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005388:	9300      	str	r3, [sp, #0]
 800538a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800538c:	2200      	movs	r2, #0
 800538e:	496c      	ldr	r1, [pc, #432]	@ (8005540 <HAL_I2C_Master_Receive+0x460>)
 8005390:	68f8      	ldr	r0, [r7, #12]
 8005392:	f000 fa27 	bl	80057e4 <I2C_WaitOnFlagUntilTimeout>
 8005396:	4603      	mov	r3, r0
 8005398:	2b00      	cmp	r3, #0
 800539a:	d001      	beq.n	80053a0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	e0cb      	b.n	8005538 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	691a      	ldr	r2, [r3, #16]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ba:	b2d2      	uxtb	r2, r2
 80053bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053c2:	1c5a      	adds	r2, r3, #1
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053cc:	3b01      	subs	r3, #1
 80053ce:	b29a      	uxth	r2, r3
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053d8:	b29b      	uxth	r3, r3
 80053da:	3b01      	subs	r3, #1
 80053dc:	b29a      	uxth	r2, r3
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80053e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053e4:	9300      	str	r3, [sp, #0]
 80053e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e8:	2200      	movs	r2, #0
 80053ea:	4955      	ldr	r1, [pc, #340]	@ (8005540 <HAL_I2C_Master_Receive+0x460>)
 80053ec:	68f8      	ldr	r0, [r7, #12]
 80053ee:	f000 f9f9 	bl	80057e4 <I2C_WaitOnFlagUntilTimeout>
 80053f2:	4603      	mov	r3, r0
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d001      	beq.n	80053fc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	e09d      	b.n	8005538 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800540a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	691a      	ldr	r2, [r3, #16]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005416:	b2d2      	uxtb	r2, r2
 8005418:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800541e:	1c5a      	adds	r2, r3, #1
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005428:	3b01      	subs	r3, #1
 800542a:	b29a      	uxth	r2, r3
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005434:	b29b      	uxth	r3, r3
 8005436:	3b01      	subs	r3, #1
 8005438:	b29a      	uxth	r2, r3
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	691a      	ldr	r2, [r3, #16]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005448:	b2d2      	uxtb	r2, r2
 800544a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005450:	1c5a      	adds	r2, r3, #1
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800545a:	3b01      	subs	r3, #1
 800545c:	b29a      	uxth	r2, r3
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005466:	b29b      	uxth	r3, r3
 8005468:	3b01      	subs	r3, #1
 800546a:	b29a      	uxth	r2, r3
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005470:	e04e      	b.n	8005510 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005474:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005476:	68f8      	ldr	r0, [r7, #12]
 8005478:	f000 fb5e 	bl	8005b38 <I2C_WaitOnRXNEFlagUntilTimeout>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d001      	beq.n	8005486 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e058      	b.n	8005538 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	691a      	ldr	r2, [r3, #16]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005490:	b2d2      	uxtb	r2, r2
 8005492:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005498:	1c5a      	adds	r2, r3, #1
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054a2:	3b01      	subs	r3, #1
 80054a4:	b29a      	uxth	r2, r3
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	3b01      	subs	r3, #1
 80054b2:	b29a      	uxth	r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	695b      	ldr	r3, [r3, #20]
 80054be:	f003 0304 	and.w	r3, r3, #4
 80054c2:	2b04      	cmp	r3, #4
 80054c4:	d124      	bne.n	8005510 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054ca:	2b03      	cmp	r3, #3
 80054cc:	d107      	bne.n	80054de <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054dc:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	691a      	ldr	r2, [r3, #16]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054e8:	b2d2      	uxtb	r2, r2
 80054ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f0:	1c5a      	adds	r2, r3, #1
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80054fa:	3b01      	subs	r3, #1
 80054fc:	b29a      	uxth	r2, r3
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005506:	b29b      	uxth	r3, r3
 8005508:	3b01      	subs	r3, #1
 800550a:	b29a      	uxth	r2, r3
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005514:	2b00      	cmp	r3, #0
 8005516:	f47f aeb6 	bne.w	8005286 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2220      	movs	r2, #32
 800551e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2200      	movs	r2, #0
 800552e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005532:	2300      	movs	r3, #0
 8005534:	e000      	b.n	8005538 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005536:	2302      	movs	r3, #2
  }
}
 8005538:	4618      	mov	r0, r3
 800553a:	3728      	adds	r7, #40	@ 0x28
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}
 8005540:	00010004 	.word	0x00010004

08005544 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005544:	b580      	push	{r7, lr}
 8005546:	b088      	sub	sp, #32
 8005548:	af02      	add	r7, sp, #8
 800554a:	60f8      	str	r0, [r7, #12]
 800554c:	607a      	str	r2, [r7, #4]
 800554e:	603b      	str	r3, [r7, #0]
 8005550:	460b      	mov	r3, r1
 8005552:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005558:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	2b08      	cmp	r3, #8
 800555e:	d006      	beq.n	800556e <I2C_MasterRequestWrite+0x2a>
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	2b01      	cmp	r3, #1
 8005564:	d003      	beq.n	800556e <I2C_MasterRequestWrite+0x2a>
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800556c:	d108      	bne.n	8005580 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800557c:	601a      	str	r2, [r3, #0]
 800557e:	e00b      	b.n	8005598 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005584:	2b12      	cmp	r3, #18
 8005586:	d107      	bne.n	8005598 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005596:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	9300      	str	r3, [sp, #0]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f000 f91d 	bl	80057e4 <I2C_WaitOnFlagUntilTimeout>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d00d      	beq.n	80055cc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055be:	d103      	bne.n	80055c8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80055c6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80055c8:	2303      	movs	r3, #3
 80055ca:	e035      	b.n	8005638 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	691b      	ldr	r3, [r3, #16]
 80055d0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055d4:	d108      	bne.n	80055e8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80055d6:	897b      	ldrh	r3, [r7, #10]
 80055d8:	b2db      	uxtb	r3, r3
 80055da:	461a      	mov	r2, r3
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80055e4:	611a      	str	r2, [r3, #16]
 80055e6:	e01b      	b.n	8005620 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80055e8:	897b      	ldrh	r3, [r7, #10]
 80055ea:	11db      	asrs	r3, r3, #7
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	f003 0306 	and.w	r3, r3, #6
 80055f2:	b2db      	uxtb	r3, r3
 80055f4:	f063 030f 	orn	r3, r3, #15
 80055f8:	b2da      	uxtb	r2, r3
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	490e      	ldr	r1, [pc, #56]	@ (8005640 <I2C_MasterRequestWrite+0xfc>)
 8005606:	68f8      	ldr	r0, [r7, #12]
 8005608:	f000 f966 	bl	80058d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800560c:	4603      	mov	r3, r0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d001      	beq.n	8005616 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e010      	b.n	8005638 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005616:	897b      	ldrh	r3, [r7, #10]
 8005618:	b2da      	uxtb	r2, r3
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	687a      	ldr	r2, [r7, #4]
 8005624:	4907      	ldr	r1, [pc, #28]	@ (8005644 <I2C_MasterRequestWrite+0x100>)
 8005626:	68f8      	ldr	r0, [r7, #12]
 8005628:	f000 f956 	bl	80058d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d001      	beq.n	8005636 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e000      	b.n	8005638 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005636:	2300      	movs	r3, #0
}
 8005638:	4618      	mov	r0, r3
 800563a:	3718      	adds	r7, #24
 800563c:	46bd      	mov	sp, r7
 800563e:	bd80      	pop	{r7, pc}
 8005640:	00010008 	.word	0x00010008
 8005644:	00010002 	.word	0x00010002

08005648 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b088      	sub	sp, #32
 800564c:	af02      	add	r7, sp, #8
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	607a      	str	r2, [r7, #4]
 8005652:	603b      	str	r3, [r7, #0]
 8005654:	460b      	mov	r3, r1
 8005656:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800565c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800566c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	2b08      	cmp	r3, #8
 8005672:	d006      	beq.n	8005682 <I2C_MasterRequestRead+0x3a>
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	2b01      	cmp	r3, #1
 8005678:	d003      	beq.n	8005682 <I2C_MasterRequestRead+0x3a>
 800567a:	697b      	ldr	r3, [r7, #20]
 800567c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005680:	d108      	bne.n	8005694 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005690:	601a      	str	r2, [r3, #0]
 8005692:	e00b      	b.n	80056ac <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005698:	2b11      	cmp	r3, #17
 800569a:	d107      	bne.n	80056ac <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056aa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	9300      	str	r3, [sp, #0]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80056b8:	68f8      	ldr	r0, [r7, #12]
 80056ba:	f000 f893 	bl	80057e4 <I2C_WaitOnFlagUntilTimeout>
 80056be:	4603      	mov	r3, r0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d00d      	beq.n	80056e0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056d2:	d103      	bne.n	80056dc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056da:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	e079      	b.n	80057d4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	691b      	ldr	r3, [r3, #16]
 80056e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056e8:	d108      	bne.n	80056fc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80056ea:	897b      	ldrh	r3, [r7, #10]
 80056ec:	b2db      	uxtb	r3, r3
 80056ee:	f043 0301 	orr.w	r3, r3, #1
 80056f2:	b2da      	uxtb	r2, r3
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	611a      	str	r2, [r3, #16]
 80056fa:	e05f      	b.n	80057bc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80056fc:	897b      	ldrh	r3, [r7, #10]
 80056fe:	11db      	asrs	r3, r3, #7
 8005700:	b2db      	uxtb	r3, r3
 8005702:	f003 0306 	and.w	r3, r3, #6
 8005706:	b2db      	uxtb	r3, r3
 8005708:	f063 030f 	orn	r3, r3, #15
 800570c:	b2da      	uxtb	r2, r3
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	4930      	ldr	r1, [pc, #192]	@ (80057dc <I2C_MasterRequestRead+0x194>)
 800571a:	68f8      	ldr	r0, [r7, #12]
 800571c:	f000 f8dc 	bl	80058d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005720:	4603      	mov	r3, r0
 8005722:	2b00      	cmp	r3, #0
 8005724:	d001      	beq.n	800572a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e054      	b.n	80057d4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800572a:	897b      	ldrh	r3, [r7, #10]
 800572c:	b2da      	uxtb	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	687a      	ldr	r2, [r7, #4]
 8005738:	4929      	ldr	r1, [pc, #164]	@ (80057e0 <I2C_MasterRequestRead+0x198>)
 800573a:	68f8      	ldr	r0, [r7, #12]
 800573c:	f000 f8cc 	bl	80058d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005740:	4603      	mov	r3, r0
 8005742:	2b00      	cmp	r3, #0
 8005744:	d001      	beq.n	800574a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e044      	b.n	80057d4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800574a:	2300      	movs	r3, #0
 800574c:	613b      	str	r3, [r7, #16]
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	695b      	ldr	r3, [r3, #20]
 8005754:	613b      	str	r3, [r7, #16]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	699b      	ldr	r3, [r3, #24]
 800575c:	613b      	str	r3, [r7, #16]
 800575e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681a      	ldr	r2, [r3, #0]
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800576e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	9300      	str	r3, [sp, #0]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	f000 f831 	bl	80057e4 <I2C_WaitOnFlagUntilTimeout>
 8005782:	4603      	mov	r3, r0
 8005784:	2b00      	cmp	r3, #0
 8005786:	d00d      	beq.n	80057a4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005792:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005796:	d103      	bne.n	80057a0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800579e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	e017      	b.n	80057d4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80057a4:	897b      	ldrh	r3, [r7, #10]
 80057a6:	11db      	asrs	r3, r3, #7
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	f003 0306 	and.w	r3, r3, #6
 80057ae:	b2db      	uxtb	r3, r3
 80057b0:	f063 030e 	orn	r3, r3, #14
 80057b4:	b2da      	uxtb	r2, r3
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	4907      	ldr	r1, [pc, #28]	@ (80057e0 <I2C_MasterRequestRead+0x198>)
 80057c2:	68f8      	ldr	r0, [r7, #12]
 80057c4:	f000 f888 	bl	80058d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d001      	beq.n	80057d2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80057ce:	2301      	movs	r3, #1
 80057d0:	e000      	b.n	80057d4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80057d2:	2300      	movs	r3, #0
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3718      	adds	r7, #24
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}
 80057dc:	00010008 	.word	0x00010008
 80057e0:	00010002 	.word	0x00010002

080057e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b084      	sub	sp, #16
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	603b      	str	r3, [r7, #0]
 80057f0:	4613      	mov	r3, r2
 80057f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057f4:	e048      	b.n	8005888 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057fc:	d044      	beq.n	8005888 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057fe:	f7fd fc71 	bl	80030e4 <HAL_GetTick>
 8005802:	4602      	mov	r2, r0
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	1ad3      	subs	r3, r2, r3
 8005808:	683a      	ldr	r2, [r7, #0]
 800580a:	429a      	cmp	r2, r3
 800580c:	d302      	bcc.n	8005814 <I2C_WaitOnFlagUntilTimeout+0x30>
 800580e:	683b      	ldr	r3, [r7, #0]
 8005810:	2b00      	cmp	r3, #0
 8005812:	d139      	bne.n	8005888 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	0c1b      	lsrs	r3, r3, #16
 8005818:	b2db      	uxtb	r3, r3
 800581a:	2b01      	cmp	r3, #1
 800581c:	d10d      	bne.n	800583a <I2C_WaitOnFlagUntilTimeout+0x56>
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	695b      	ldr	r3, [r3, #20]
 8005824:	43da      	mvns	r2, r3
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	4013      	ands	r3, r2
 800582a:	b29b      	uxth	r3, r3
 800582c:	2b00      	cmp	r3, #0
 800582e:	bf0c      	ite	eq
 8005830:	2301      	moveq	r3, #1
 8005832:	2300      	movne	r3, #0
 8005834:	b2db      	uxtb	r3, r3
 8005836:	461a      	mov	r2, r3
 8005838:	e00c      	b.n	8005854 <I2C_WaitOnFlagUntilTimeout+0x70>
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	699b      	ldr	r3, [r3, #24]
 8005840:	43da      	mvns	r2, r3
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	4013      	ands	r3, r2
 8005846:	b29b      	uxth	r3, r3
 8005848:	2b00      	cmp	r3, #0
 800584a:	bf0c      	ite	eq
 800584c:	2301      	moveq	r3, #1
 800584e:	2300      	movne	r3, #0
 8005850:	b2db      	uxtb	r3, r3
 8005852:	461a      	mov	r2, r3
 8005854:	79fb      	ldrb	r3, [r7, #7]
 8005856:	429a      	cmp	r2, r3
 8005858:	d116      	bne.n	8005888 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2200      	movs	r2, #0
 800585e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2220      	movs	r2, #32
 8005864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2200      	movs	r2, #0
 800586c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005874:	f043 0220 	orr.w	r2, r3, #32
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2200      	movs	r2, #0
 8005880:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	e023      	b.n	80058d0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	0c1b      	lsrs	r3, r3, #16
 800588c:	b2db      	uxtb	r3, r3
 800588e:	2b01      	cmp	r3, #1
 8005890:	d10d      	bne.n	80058ae <I2C_WaitOnFlagUntilTimeout+0xca>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	695b      	ldr	r3, [r3, #20]
 8005898:	43da      	mvns	r2, r3
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	4013      	ands	r3, r2
 800589e:	b29b      	uxth	r3, r3
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	bf0c      	ite	eq
 80058a4:	2301      	moveq	r3, #1
 80058a6:	2300      	movne	r3, #0
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	461a      	mov	r2, r3
 80058ac:	e00c      	b.n	80058c8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	699b      	ldr	r3, [r3, #24]
 80058b4:	43da      	mvns	r2, r3
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	4013      	ands	r3, r2
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	2b00      	cmp	r3, #0
 80058be:	bf0c      	ite	eq
 80058c0:	2301      	moveq	r3, #1
 80058c2:	2300      	movne	r3, #0
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	461a      	mov	r2, r3
 80058c8:	79fb      	ldrb	r3, [r7, #7]
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d093      	beq.n	80057f6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058ce:	2300      	movs	r3, #0
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3710      	adds	r7, #16
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}

080058d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80058d8:	b580      	push	{r7, lr}
 80058da:	b084      	sub	sp, #16
 80058dc:	af00      	add	r7, sp, #0
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	607a      	str	r2, [r7, #4]
 80058e4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80058e6:	e071      	b.n	80059cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	695b      	ldr	r3, [r3, #20]
 80058ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058f6:	d123      	bne.n	8005940 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681a      	ldr	r2, [r3, #0]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005906:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005910:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2200      	movs	r2, #0
 8005916:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2220      	movs	r2, #32
 800591c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800592c:	f043 0204 	orr.w	r2, r3, #4
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2200      	movs	r2, #0
 8005938:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e067      	b.n	8005a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005946:	d041      	beq.n	80059cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005948:	f7fd fbcc 	bl	80030e4 <HAL_GetTick>
 800594c:	4602      	mov	r2, r0
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	687a      	ldr	r2, [r7, #4]
 8005954:	429a      	cmp	r2, r3
 8005956:	d302      	bcc.n	800595e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d136      	bne.n	80059cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	0c1b      	lsrs	r3, r3, #16
 8005962:	b2db      	uxtb	r3, r3
 8005964:	2b01      	cmp	r3, #1
 8005966:	d10c      	bne.n	8005982 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	695b      	ldr	r3, [r3, #20]
 800596e:	43da      	mvns	r2, r3
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	4013      	ands	r3, r2
 8005974:	b29b      	uxth	r3, r3
 8005976:	2b00      	cmp	r3, #0
 8005978:	bf14      	ite	ne
 800597a:	2301      	movne	r3, #1
 800597c:	2300      	moveq	r3, #0
 800597e:	b2db      	uxtb	r3, r3
 8005980:	e00b      	b.n	800599a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	699b      	ldr	r3, [r3, #24]
 8005988:	43da      	mvns	r2, r3
 800598a:	68bb      	ldr	r3, [r7, #8]
 800598c:	4013      	ands	r3, r2
 800598e:	b29b      	uxth	r3, r3
 8005990:	2b00      	cmp	r3, #0
 8005992:	bf14      	ite	ne
 8005994:	2301      	movne	r3, #1
 8005996:	2300      	moveq	r3, #0
 8005998:	b2db      	uxtb	r3, r3
 800599a:	2b00      	cmp	r3, #0
 800599c:	d016      	beq.n	80059cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2200      	movs	r2, #0
 80059a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2220      	movs	r2, #32
 80059a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2200      	movs	r2, #0
 80059b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059b8:	f043 0220 	orr.w	r2, r3, #32
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2200      	movs	r2, #0
 80059c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	e021      	b.n	8005a10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	0c1b      	lsrs	r3, r3, #16
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d10c      	bne.n	80059f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	695b      	ldr	r3, [r3, #20]
 80059dc:	43da      	mvns	r2, r3
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	4013      	ands	r3, r2
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	bf14      	ite	ne
 80059e8:	2301      	movne	r3, #1
 80059ea:	2300      	moveq	r3, #0
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	e00b      	b.n	8005a08 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	699b      	ldr	r3, [r3, #24]
 80059f6:	43da      	mvns	r2, r3
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	4013      	ands	r3, r2
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	bf14      	ite	ne
 8005a02:	2301      	movne	r3, #1
 8005a04:	2300      	moveq	r3, #0
 8005a06:	b2db      	uxtb	r3, r3
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	f47f af6d 	bne.w	80058e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005a0e:	2300      	movs	r3, #0
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3710      	adds	r7, #16
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b084      	sub	sp, #16
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	60f8      	str	r0, [r7, #12]
 8005a20:	60b9      	str	r1, [r7, #8]
 8005a22:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a24:	e034      	b.n	8005a90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a26:	68f8      	ldr	r0, [r7, #12]
 8005a28:	f000 f8e3 	bl	8005bf2 <I2C_IsAcknowledgeFailed>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d001      	beq.n	8005a36 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e034      	b.n	8005aa0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005a3c:	d028      	beq.n	8005a90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a3e:	f7fd fb51 	bl	80030e4 <HAL_GetTick>
 8005a42:	4602      	mov	r2, r0
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	1ad3      	subs	r3, r2, r3
 8005a48:	68ba      	ldr	r2, [r7, #8]
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	d302      	bcc.n	8005a54 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d11d      	bne.n	8005a90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	695b      	ldr	r3, [r3, #20]
 8005a5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a5e:	2b80      	cmp	r3, #128	@ 0x80
 8005a60:	d016      	beq.n	8005a90 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2200      	movs	r2, #0
 8005a66:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2220      	movs	r2, #32
 8005a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2200      	movs	r2, #0
 8005a74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a7c:	f043 0220 	orr.w	r2, r3, #32
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	e007      	b.n	8005aa0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	695b      	ldr	r3, [r3, #20]
 8005a96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a9a:	2b80      	cmp	r3, #128	@ 0x80
 8005a9c:	d1c3      	bne.n	8005a26 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005a9e:	2300      	movs	r3, #0
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3710      	adds	r7, #16
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005ab4:	e034      	b.n	8005b20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ab6:	68f8      	ldr	r0, [r7, #12]
 8005ab8:	f000 f89b 	bl	8005bf2 <I2C_IsAcknowledgeFailed>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d001      	beq.n	8005ac6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e034      	b.n	8005b30 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ac6:	68bb      	ldr	r3, [r7, #8]
 8005ac8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005acc:	d028      	beq.n	8005b20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ace:	f7fd fb09 	bl	80030e4 <HAL_GetTick>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	68ba      	ldr	r2, [r7, #8]
 8005ada:	429a      	cmp	r2, r3
 8005adc:	d302      	bcc.n	8005ae4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d11d      	bne.n	8005b20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	695b      	ldr	r3, [r3, #20]
 8005aea:	f003 0304 	and.w	r3, r3, #4
 8005aee:	2b04      	cmp	r3, #4
 8005af0:	d016      	beq.n	8005b20 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	2200      	movs	r2, #0
 8005af6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2220      	movs	r2, #32
 8005afc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2200      	movs	r2, #0
 8005b04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b0c:	f043 0220 	orr.w	r2, r3, #32
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e007      	b.n	8005b30 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	695b      	ldr	r3, [r3, #20]
 8005b26:	f003 0304 	and.w	r3, r3, #4
 8005b2a:	2b04      	cmp	r3, #4
 8005b2c:	d1c3      	bne.n	8005ab6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005b2e:	2300      	movs	r3, #0
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3710      	adds	r7, #16
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}

08005b38 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b084      	sub	sp, #16
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	60f8      	str	r0, [r7, #12]
 8005b40:	60b9      	str	r1, [r7, #8]
 8005b42:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005b44:	e049      	b.n	8005bda <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	695b      	ldr	r3, [r3, #20]
 8005b4c:	f003 0310 	and.w	r3, r3, #16
 8005b50:	2b10      	cmp	r3, #16
 8005b52:	d119      	bne.n	8005b88 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f06f 0210 	mvn.w	r2, #16
 8005b5c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2200      	movs	r2, #0
 8005b62:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2220      	movs	r2, #32
 8005b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	e030      	b.n	8005bea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b88:	f7fd faac 	bl	80030e4 <HAL_GetTick>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	1ad3      	subs	r3, r2, r3
 8005b92:	68ba      	ldr	r2, [r7, #8]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d302      	bcc.n	8005b9e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d11d      	bne.n	8005bda <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	695b      	ldr	r3, [r3, #20]
 8005ba4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ba8:	2b40      	cmp	r3, #64	@ 0x40
 8005baa:	d016      	beq.n	8005bda <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2220      	movs	r2, #32
 8005bb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bc6:	f043 0220 	orr.w	r2, r3, #32
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e007      	b.n	8005bea <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	695b      	ldr	r3, [r3, #20]
 8005be0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005be4:	2b40      	cmp	r3, #64	@ 0x40
 8005be6:	d1ae      	bne.n	8005b46 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005be8:	2300      	movs	r3, #0
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3710      	adds	r7, #16
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}

08005bf2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005bf2:	b480      	push	{r7}
 8005bf4:	b083      	sub	sp, #12
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	695b      	ldr	r3, [r3, #20]
 8005c00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c08:	d11b      	bne.n	8005c42 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005c12:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2220      	movs	r2, #32
 8005c1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c2e:	f043 0204 	orr.w	r2, r3, #4
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2200      	movs	r2, #0
 8005c3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e000      	b.n	8005c44 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005c42:	2300      	movs	r3, #0
}
 8005c44:	4618      	mov	r0, r3
 8005c46:	370c      	adds	r7, #12
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4e:	4770      	bx	lr

08005c50 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b083      	sub	sp, #12
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	2b20      	cmp	r3, #32
 8005c64:	d129      	bne.n	8005cba <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2224      	movs	r2, #36	@ 0x24
 8005c6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f022 0201 	bic.w	r2, r2, #1
 8005c7c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f022 0210 	bic.w	r2, r2, #16
 8005c8c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	683a      	ldr	r2, [r7, #0]
 8005c9a:	430a      	orrs	r2, r1
 8005c9c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f042 0201 	orr.w	r2, r2, #1
 8005cac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2220      	movs	r2, #32
 8005cb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	e000      	b.n	8005cbc <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005cba:	2302      	movs	r3, #2
  }
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr

08005cc8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b085      	sub	sp, #20
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	2b20      	cmp	r3, #32
 8005ce0:	d12a      	bne.n	8005d38 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2224      	movs	r2, #36	@ 0x24
 8005ce6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f022 0201 	bic.w	r2, r2, #1
 8005cf8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d00:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005d02:	89fb      	ldrh	r3, [r7, #14]
 8005d04:	f023 030f 	bic.w	r3, r3, #15
 8005d08:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	b29a      	uxth	r2, r3
 8005d0e:	89fb      	ldrh	r3, [r7, #14]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	89fa      	ldrh	r2, [r7, #14]
 8005d1a:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f042 0201 	orr.w	r2, r2, #1
 8005d2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2220      	movs	r2, #32
 8005d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8005d34:	2300      	movs	r3, #0
 8005d36:	e000      	b.n	8005d3a <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8005d38:	2302      	movs	r3, #2
  }
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3714      	adds	r7, #20
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr
	...

08005d48 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8005d4e:	4b06      	ldr	r3, [pc, #24]	@ (8005d68 <HAL_PWR_EnableBkUpAccess+0x20>)
 8005d50:	2201      	movs	r2, #1
 8005d52:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005d54:	4b05      	ldr	r3, [pc, #20]	@ (8005d6c <HAL_PWR_EnableBkUpAccess+0x24>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8005d5a:	687b      	ldr	r3, [r7, #4]
}
 8005d5c:	bf00      	nop
 8005d5e:	370c      	adds	r7, #12
 8005d60:	46bd      	mov	sp, r7
 8005d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d66:	4770      	bx	lr
 8005d68:	420e0020 	.word	0x420e0020
 8005d6c:	40007000 	.word	0x40007000

08005d70 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8005d76:	4b06      	ldr	r3, [pc, #24]	@ (8005d90 <HAL_PWR_DisableBkUpAccess+0x20>)
 8005d78:	2200      	movs	r2, #0
 8005d7a:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005d7c:	4b05      	ldr	r3, [pc, #20]	@ (8005d94 <HAL_PWR_DisableBkUpAccess+0x24>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8005d82:	687b      	ldr	r3, [r7, #4]
}
 8005d84:	bf00      	nop
 8005d86:	370c      	adds	r7, #12
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8e:	4770      	bx	lr
 8005d90:	420e0020 	.word	0x420e0020
 8005d94:	40007000 	.word	0x40007000

08005d98 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d98:	b580      	push	{r7, lr}
 8005d9a:	b086      	sub	sp, #24
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d101      	bne.n	8005daa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	e267      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 0301 	and.w	r3, r3, #1
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d075      	beq.n	8005ea2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005db6:	4b88      	ldr	r3, [pc, #544]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	f003 030c 	and.w	r3, r3, #12
 8005dbe:	2b04      	cmp	r3, #4
 8005dc0:	d00c      	beq.n	8005ddc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005dc2:	4b85      	ldr	r3, [pc, #532]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005dca:	2b08      	cmp	r3, #8
 8005dcc:	d112      	bne.n	8005df4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005dce:	4b82      	ldr	r3, [pc, #520]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005dd6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005dda:	d10b      	bne.n	8005df4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ddc:	4b7e      	ldr	r3, [pc, #504]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d05b      	beq.n	8005ea0 <HAL_RCC_OscConfig+0x108>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d157      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
 8005df2:	e242      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005dfc:	d106      	bne.n	8005e0c <HAL_RCC_OscConfig+0x74>
 8005dfe:	4b76      	ldr	r3, [pc, #472]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	4a75      	ldr	r2, [pc, #468]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005e04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e08:	6013      	str	r3, [r2, #0]
 8005e0a:	e01d      	b.n	8005e48 <HAL_RCC_OscConfig+0xb0>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e14:	d10c      	bne.n	8005e30 <HAL_RCC_OscConfig+0x98>
 8005e16:	4b70      	ldr	r3, [pc, #448]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a6f      	ldr	r2, [pc, #444]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005e1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e20:	6013      	str	r3, [r2, #0]
 8005e22:	4b6d      	ldr	r3, [pc, #436]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a6c      	ldr	r2, [pc, #432]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005e28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e2c:	6013      	str	r3, [r2, #0]
 8005e2e:	e00b      	b.n	8005e48 <HAL_RCC_OscConfig+0xb0>
 8005e30:	4b69      	ldr	r3, [pc, #420]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a68      	ldr	r2, [pc, #416]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005e36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e3a:	6013      	str	r3, [r2, #0]
 8005e3c:	4b66      	ldr	r3, [pc, #408]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4a65      	ldr	r2, [pc, #404]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005e42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d013      	beq.n	8005e78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e50:	f7fd f948 	bl	80030e4 <HAL_GetTick>
 8005e54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e56:	e008      	b.n	8005e6a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e58:	f7fd f944 	bl	80030e4 <HAL_GetTick>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	1ad3      	subs	r3, r2, r3
 8005e62:	2b64      	cmp	r3, #100	@ 0x64
 8005e64:	d901      	bls.n	8005e6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005e66:	2303      	movs	r3, #3
 8005e68:	e207      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e6a:	4b5b      	ldr	r3, [pc, #364]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d0f0      	beq.n	8005e58 <HAL_RCC_OscConfig+0xc0>
 8005e76:	e014      	b.n	8005ea2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e78:	f7fd f934 	bl	80030e4 <HAL_GetTick>
 8005e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e7e:	e008      	b.n	8005e92 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005e80:	f7fd f930 	bl	80030e4 <HAL_GetTick>
 8005e84:	4602      	mov	r2, r0
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	2b64      	cmp	r3, #100	@ 0x64
 8005e8c:	d901      	bls.n	8005e92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e8e:	2303      	movs	r3, #3
 8005e90:	e1f3      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e92:	4b51      	ldr	r3, [pc, #324]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1f0      	bne.n	8005e80 <HAL_RCC_OscConfig+0xe8>
 8005e9e:	e000      	b.n	8005ea2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ea0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 0302 	and.w	r3, r3, #2
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d063      	beq.n	8005f76 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005eae:	4b4a      	ldr	r3, [pc, #296]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	f003 030c 	and.w	r3, r3, #12
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d00b      	beq.n	8005ed2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005eba:	4b47      	ldr	r3, [pc, #284]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005ec2:	2b08      	cmp	r3, #8
 8005ec4:	d11c      	bne.n	8005f00 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ec6:	4b44      	ldr	r3, [pc, #272]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d116      	bne.n	8005f00 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ed2:	4b41      	ldr	r3, [pc, #260]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0302 	and.w	r3, r3, #2
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d005      	beq.n	8005eea <HAL_RCC_OscConfig+0x152>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	d001      	beq.n	8005eea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e1c7      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005eea:	4b3b      	ldr	r3, [pc, #236]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	691b      	ldr	r3, [r3, #16]
 8005ef6:	00db      	lsls	r3, r3, #3
 8005ef8:	4937      	ldr	r1, [pc, #220]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005efa:	4313      	orrs	r3, r2
 8005efc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005efe:	e03a      	b.n	8005f76 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d020      	beq.n	8005f4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f08:	4b34      	ldr	r3, [pc, #208]	@ (8005fdc <HAL_RCC_OscConfig+0x244>)
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f0e:	f7fd f8e9 	bl	80030e4 <HAL_GetTick>
 8005f12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f14:	e008      	b.n	8005f28 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f16:	f7fd f8e5 	bl	80030e4 <HAL_GetTick>
 8005f1a:	4602      	mov	r2, r0
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	1ad3      	subs	r3, r2, r3
 8005f20:	2b02      	cmp	r3, #2
 8005f22:	d901      	bls.n	8005f28 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005f24:	2303      	movs	r3, #3
 8005f26:	e1a8      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f28:	4b2b      	ldr	r3, [pc, #172]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f003 0302 	and.w	r3, r3, #2
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d0f0      	beq.n	8005f16 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f34:	4b28      	ldr	r3, [pc, #160]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	691b      	ldr	r3, [r3, #16]
 8005f40:	00db      	lsls	r3, r3, #3
 8005f42:	4925      	ldr	r1, [pc, #148]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005f44:	4313      	orrs	r3, r2
 8005f46:	600b      	str	r3, [r1, #0]
 8005f48:	e015      	b.n	8005f76 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f4a:	4b24      	ldr	r3, [pc, #144]	@ (8005fdc <HAL_RCC_OscConfig+0x244>)
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f50:	f7fd f8c8 	bl	80030e4 <HAL_GetTick>
 8005f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f56:	e008      	b.n	8005f6a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005f58:	f7fd f8c4 	bl	80030e4 <HAL_GetTick>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	693b      	ldr	r3, [r7, #16]
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	2b02      	cmp	r3, #2
 8005f64:	d901      	bls.n	8005f6a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005f66:	2303      	movs	r3, #3
 8005f68:	e187      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f6a:	4b1b      	ldr	r3, [pc, #108]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f003 0302 	and.w	r3, r3, #2
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d1f0      	bne.n	8005f58 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f003 0308 	and.w	r3, r3, #8
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d036      	beq.n	8005ff0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	695b      	ldr	r3, [r3, #20]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d016      	beq.n	8005fb8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f8a:	4b15      	ldr	r3, [pc, #84]	@ (8005fe0 <HAL_RCC_OscConfig+0x248>)
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f90:	f7fd f8a8 	bl	80030e4 <HAL_GetTick>
 8005f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f96:	e008      	b.n	8005faa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f98:	f7fd f8a4 	bl	80030e4 <HAL_GetTick>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	d901      	bls.n	8005faa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	e167      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005faa:	4b0b      	ldr	r3, [pc, #44]	@ (8005fd8 <HAL_RCC_OscConfig+0x240>)
 8005fac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fae:	f003 0302 	and.w	r3, r3, #2
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d0f0      	beq.n	8005f98 <HAL_RCC_OscConfig+0x200>
 8005fb6:	e01b      	b.n	8005ff0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005fb8:	4b09      	ldr	r3, [pc, #36]	@ (8005fe0 <HAL_RCC_OscConfig+0x248>)
 8005fba:	2200      	movs	r2, #0
 8005fbc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005fbe:	f7fd f891 	bl	80030e4 <HAL_GetTick>
 8005fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fc4:	e00e      	b.n	8005fe4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005fc6:	f7fd f88d 	bl	80030e4 <HAL_GetTick>
 8005fca:	4602      	mov	r2, r0
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	1ad3      	subs	r3, r2, r3
 8005fd0:	2b02      	cmp	r3, #2
 8005fd2:	d907      	bls.n	8005fe4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005fd4:	2303      	movs	r3, #3
 8005fd6:	e150      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
 8005fd8:	40023800 	.word	0x40023800
 8005fdc:	42470000 	.word	0x42470000
 8005fe0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005fe4:	4b88      	ldr	r3, [pc, #544]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 8005fe6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fe8:	f003 0302 	and.w	r3, r3, #2
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d1ea      	bne.n	8005fc6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 0304 	and.w	r3, r3, #4
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	f000 8097 	beq.w	800612c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ffe:	2300      	movs	r3, #0
 8006000:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006002:	4b81      	ldr	r3, [pc, #516]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 8006004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006006:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800600a:	2b00      	cmp	r3, #0
 800600c:	d10f      	bne.n	800602e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800600e:	2300      	movs	r3, #0
 8006010:	60bb      	str	r3, [r7, #8]
 8006012:	4b7d      	ldr	r3, [pc, #500]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 8006014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006016:	4a7c      	ldr	r2, [pc, #496]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 8006018:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800601c:	6413      	str	r3, [r2, #64]	@ 0x40
 800601e:	4b7a      	ldr	r3, [pc, #488]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 8006020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006022:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006026:	60bb      	str	r3, [r7, #8]
 8006028:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800602a:	2301      	movs	r3, #1
 800602c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800602e:	4b77      	ldr	r3, [pc, #476]	@ (800620c <HAL_RCC_OscConfig+0x474>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006036:	2b00      	cmp	r3, #0
 8006038:	d118      	bne.n	800606c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800603a:	4b74      	ldr	r3, [pc, #464]	@ (800620c <HAL_RCC_OscConfig+0x474>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a73      	ldr	r2, [pc, #460]	@ (800620c <HAL_RCC_OscConfig+0x474>)
 8006040:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006044:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006046:	f7fd f84d 	bl	80030e4 <HAL_GetTick>
 800604a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800604c:	e008      	b.n	8006060 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800604e:	f7fd f849 	bl	80030e4 <HAL_GetTick>
 8006052:	4602      	mov	r2, r0
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	1ad3      	subs	r3, r2, r3
 8006058:	2b02      	cmp	r3, #2
 800605a:	d901      	bls.n	8006060 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800605c:	2303      	movs	r3, #3
 800605e:	e10c      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006060:	4b6a      	ldr	r3, [pc, #424]	@ (800620c <HAL_RCC_OscConfig+0x474>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006068:	2b00      	cmp	r3, #0
 800606a:	d0f0      	beq.n	800604e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	2b01      	cmp	r3, #1
 8006072:	d106      	bne.n	8006082 <HAL_RCC_OscConfig+0x2ea>
 8006074:	4b64      	ldr	r3, [pc, #400]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 8006076:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006078:	4a63      	ldr	r2, [pc, #396]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 800607a:	f043 0301 	orr.w	r3, r3, #1
 800607e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006080:	e01c      	b.n	80060bc <HAL_RCC_OscConfig+0x324>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	2b05      	cmp	r3, #5
 8006088:	d10c      	bne.n	80060a4 <HAL_RCC_OscConfig+0x30c>
 800608a:	4b5f      	ldr	r3, [pc, #380]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 800608c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800608e:	4a5e      	ldr	r2, [pc, #376]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 8006090:	f043 0304 	orr.w	r3, r3, #4
 8006094:	6713      	str	r3, [r2, #112]	@ 0x70
 8006096:	4b5c      	ldr	r3, [pc, #368]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 8006098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800609a:	4a5b      	ldr	r2, [pc, #364]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 800609c:	f043 0301 	orr.w	r3, r3, #1
 80060a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80060a2:	e00b      	b.n	80060bc <HAL_RCC_OscConfig+0x324>
 80060a4:	4b58      	ldr	r3, [pc, #352]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 80060a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060a8:	4a57      	ldr	r2, [pc, #348]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 80060aa:	f023 0301 	bic.w	r3, r3, #1
 80060ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80060b0:	4b55      	ldr	r3, [pc, #340]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 80060b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060b4:	4a54      	ldr	r2, [pc, #336]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 80060b6:	f023 0304 	bic.w	r3, r3, #4
 80060ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d015      	beq.n	80060f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060c4:	f7fd f80e 	bl	80030e4 <HAL_GetTick>
 80060c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060ca:	e00a      	b.n	80060e2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060cc:	f7fd f80a 	bl	80030e4 <HAL_GetTick>
 80060d0:	4602      	mov	r2, r0
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	1ad3      	subs	r3, r2, r3
 80060d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060da:	4293      	cmp	r3, r2
 80060dc:	d901      	bls.n	80060e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e0cb      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060e2:	4b49      	ldr	r3, [pc, #292]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 80060e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060e6:	f003 0302 	and.w	r3, r3, #2
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d0ee      	beq.n	80060cc <HAL_RCC_OscConfig+0x334>
 80060ee:	e014      	b.n	800611a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80060f0:	f7fc fff8 	bl	80030e4 <HAL_GetTick>
 80060f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060f6:	e00a      	b.n	800610e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80060f8:	f7fc fff4 	bl	80030e4 <HAL_GetTick>
 80060fc:	4602      	mov	r2, r0
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	1ad3      	subs	r3, r2, r3
 8006102:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006106:	4293      	cmp	r3, r2
 8006108:	d901      	bls.n	800610e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800610a:	2303      	movs	r3, #3
 800610c:	e0b5      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800610e:	4b3e      	ldr	r3, [pc, #248]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 8006110:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006112:	f003 0302 	and.w	r3, r3, #2
 8006116:	2b00      	cmp	r3, #0
 8006118:	d1ee      	bne.n	80060f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800611a:	7dfb      	ldrb	r3, [r7, #23]
 800611c:	2b01      	cmp	r3, #1
 800611e:	d105      	bne.n	800612c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006120:	4b39      	ldr	r3, [pc, #228]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 8006122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006124:	4a38      	ldr	r2, [pc, #224]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 8006126:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800612a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	699b      	ldr	r3, [r3, #24]
 8006130:	2b00      	cmp	r3, #0
 8006132:	f000 80a1 	beq.w	8006278 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006136:	4b34      	ldr	r3, [pc, #208]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f003 030c 	and.w	r3, r3, #12
 800613e:	2b08      	cmp	r3, #8
 8006140:	d05c      	beq.n	80061fc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	699b      	ldr	r3, [r3, #24]
 8006146:	2b02      	cmp	r3, #2
 8006148:	d141      	bne.n	80061ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800614a:	4b31      	ldr	r3, [pc, #196]	@ (8006210 <HAL_RCC_OscConfig+0x478>)
 800614c:	2200      	movs	r2, #0
 800614e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006150:	f7fc ffc8 	bl	80030e4 <HAL_GetTick>
 8006154:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006156:	e008      	b.n	800616a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006158:	f7fc ffc4 	bl	80030e4 <HAL_GetTick>
 800615c:	4602      	mov	r2, r0
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	1ad3      	subs	r3, r2, r3
 8006162:	2b02      	cmp	r3, #2
 8006164:	d901      	bls.n	800616a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006166:	2303      	movs	r3, #3
 8006168:	e087      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800616a:	4b27      	ldr	r3, [pc, #156]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006172:	2b00      	cmp	r3, #0
 8006174:	d1f0      	bne.n	8006158 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	69da      	ldr	r2, [r3, #28]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6a1b      	ldr	r3, [r3, #32]
 800617e:	431a      	orrs	r2, r3
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006184:	019b      	lsls	r3, r3, #6
 8006186:	431a      	orrs	r2, r3
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800618c:	085b      	lsrs	r3, r3, #1
 800618e:	3b01      	subs	r3, #1
 8006190:	041b      	lsls	r3, r3, #16
 8006192:	431a      	orrs	r2, r3
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006198:	061b      	lsls	r3, r3, #24
 800619a:	491b      	ldr	r1, [pc, #108]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 800619c:	4313      	orrs	r3, r2
 800619e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061a0:	4b1b      	ldr	r3, [pc, #108]	@ (8006210 <HAL_RCC_OscConfig+0x478>)
 80061a2:	2201      	movs	r2, #1
 80061a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061a6:	f7fc ff9d 	bl	80030e4 <HAL_GetTick>
 80061aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061ac:	e008      	b.n	80061c0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061ae:	f7fc ff99 	bl	80030e4 <HAL_GetTick>
 80061b2:	4602      	mov	r2, r0
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	1ad3      	subs	r3, r2, r3
 80061b8:	2b02      	cmp	r3, #2
 80061ba:	d901      	bls.n	80061c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80061bc:	2303      	movs	r3, #3
 80061be:	e05c      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061c0:	4b11      	ldr	r3, [pc, #68]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d0f0      	beq.n	80061ae <HAL_RCC_OscConfig+0x416>
 80061cc:	e054      	b.n	8006278 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80061ce:	4b10      	ldr	r3, [pc, #64]	@ (8006210 <HAL_RCC_OscConfig+0x478>)
 80061d0:	2200      	movs	r2, #0
 80061d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061d4:	f7fc ff86 	bl	80030e4 <HAL_GetTick>
 80061d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061da:	e008      	b.n	80061ee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80061dc:	f7fc ff82 	bl	80030e4 <HAL_GetTick>
 80061e0:	4602      	mov	r2, r0
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	1ad3      	subs	r3, r2, r3
 80061e6:	2b02      	cmp	r3, #2
 80061e8:	d901      	bls.n	80061ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80061ea:	2303      	movs	r3, #3
 80061ec:	e045      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061ee:	4b06      	ldr	r3, [pc, #24]	@ (8006208 <HAL_RCC_OscConfig+0x470>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d1f0      	bne.n	80061dc <HAL_RCC_OscConfig+0x444>
 80061fa:	e03d      	b.n	8006278 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	699b      	ldr	r3, [r3, #24]
 8006200:	2b01      	cmp	r3, #1
 8006202:	d107      	bne.n	8006214 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006204:	2301      	movs	r3, #1
 8006206:	e038      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
 8006208:	40023800 	.word	0x40023800
 800620c:	40007000 	.word	0x40007000
 8006210:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006214:	4b1b      	ldr	r3, [pc, #108]	@ (8006284 <HAL_RCC_OscConfig+0x4ec>)
 8006216:	685b      	ldr	r3, [r3, #4]
 8006218:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	699b      	ldr	r3, [r3, #24]
 800621e:	2b01      	cmp	r3, #1
 8006220:	d028      	beq.n	8006274 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800622c:	429a      	cmp	r2, r3
 800622e:	d121      	bne.n	8006274 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800623a:	429a      	cmp	r2, r3
 800623c:	d11a      	bne.n	8006274 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800623e:	68fa      	ldr	r2, [r7, #12]
 8006240:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006244:	4013      	ands	r3, r2
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800624a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800624c:	4293      	cmp	r3, r2
 800624e:	d111      	bne.n	8006274 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800625a:	085b      	lsrs	r3, r3, #1
 800625c:	3b01      	subs	r3, #1
 800625e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006260:	429a      	cmp	r2, r3
 8006262:	d107      	bne.n	8006274 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800626e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006270:	429a      	cmp	r2, r3
 8006272:	d001      	beq.n	8006278 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006274:	2301      	movs	r3, #1
 8006276:	e000      	b.n	800627a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006278:	2300      	movs	r3, #0
}
 800627a:	4618      	mov	r0, r3
 800627c:	3718      	adds	r7, #24
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}
 8006282:	bf00      	nop
 8006284:	40023800 	.word	0x40023800

08006288 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d101      	bne.n	800629c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	e0cc      	b.n	8006436 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800629c:	4b68      	ldr	r3, [pc, #416]	@ (8006440 <HAL_RCC_ClockConfig+0x1b8>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 030f 	and.w	r3, r3, #15
 80062a4:	683a      	ldr	r2, [r7, #0]
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d90c      	bls.n	80062c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062aa:	4b65      	ldr	r3, [pc, #404]	@ (8006440 <HAL_RCC_ClockConfig+0x1b8>)
 80062ac:	683a      	ldr	r2, [r7, #0]
 80062ae:	b2d2      	uxtb	r2, r2
 80062b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062b2:	4b63      	ldr	r3, [pc, #396]	@ (8006440 <HAL_RCC_ClockConfig+0x1b8>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f003 030f 	and.w	r3, r3, #15
 80062ba:	683a      	ldr	r2, [r7, #0]
 80062bc:	429a      	cmp	r2, r3
 80062be:	d001      	beq.n	80062c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80062c0:	2301      	movs	r3, #1
 80062c2:	e0b8      	b.n	8006436 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f003 0302 	and.w	r3, r3, #2
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d020      	beq.n	8006312 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f003 0304 	and.w	r3, r3, #4
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d005      	beq.n	80062e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80062dc:	4b59      	ldr	r3, [pc, #356]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	4a58      	ldr	r2, [pc, #352]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 80062e2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80062e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f003 0308 	and.w	r3, r3, #8
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d005      	beq.n	8006300 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80062f4:	4b53      	ldr	r3, [pc, #332]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	4a52      	ldr	r2, [pc, #328]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 80062fa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80062fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006300:	4b50      	ldr	r3, [pc, #320]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	494d      	ldr	r1, [pc, #308]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 800630e:	4313      	orrs	r3, r2
 8006310:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f003 0301 	and.w	r3, r3, #1
 800631a:	2b00      	cmp	r3, #0
 800631c:	d044      	beq.n	80063a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	2b01      	cmp	r3, #1
 8006324:	d107      	bne.n	8006336 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006326:	4b47      	ldr	r3, [pc, #284]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800632e:	2b00      	cmp	r3, #0
 8006330:	d119      	bne.n	8006366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e07f      	b.n	8006436 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	685b      	ldr	r3, [r3, #4]
 800633a:	2b02      	cmp	r3, #2
 800633c:	d003      	beq.n	8006346 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006342:	2b03      	cmp	r3, #3
 8006344:	d107      	bne.n	8006356 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006346:	4b3f      	ldr	r3, [pc, #252]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d109      	bne.n	8006366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e06f      	b.n	8006436 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006356:	4b3b      	ldr	r3, [pc, #236]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f003 0302 	and.w	r3, r3, #2
 800635e:	2b00      	cmp	r3, #0
 8006360:	d101      	bne.n	8006366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	e067      	b.n	8006436 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006366:	4b37      	ldr	r3, [pc, #220]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	f023 0203 	bic.w	r2, r3, #3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	4934      	ldr	r1, [pc, #208]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 8006374:	4313      	orrs	r3, r2
 8006376:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006378:	f7fc feb4 	bl	80030e4 <HAL_GetTick>
 800637c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800637e:	e00a      	b.n	8006396 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006380:	f7fc feb0 	bl	80030e4 <HAL_GetTick>
 8006384:	4602      	mov	r2, r0
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	1ad3      	subs	r3, r2, r3
 800638a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800638e:	4293      	cmp	r3, r2
 8006390:	d901      	bls.n	8006396 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006392:	2303      	movs	r3, #3
 8006394:	e04f      	b.n	8006436 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006396:	4b2b      	ldr	r3, [pc, #172]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	f003 020c 	and.w	r2, r3, #12
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	009b      	lsls	r3, r3, #2
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d1eb      	bne.n	8006380 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80063a8:	4b25      	ldr	r3, [pc, #148]	@ (8006440 <HAL_RCC_ClockConfig+0x1b8>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 030f 	and.w	r3, r3, #15
 80063b0:	683a      	ldr	r2, [r7, #0]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d20c      	bcs.n	80063d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80063b6:	4b22      	ldr	r3, [pc, #136]	@ (8006440 <HAL_RCC_ClockConfig+0x1b8>)
 80063b8:	683a      	ldr	r2, [r7, #0]
 80063ba:	b2d2      	uxtb	r2, r2
 80063bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80063be:	4b20      	ldr	r3, [pc, #128]	@ (8006440 <HAL_RCC_ClockConfig+0x1b8>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f003 030f 	and.w	r3, r3, #15
 80063c6:	683a      	ldr	r2, [r7, #0]
 80063c8:	429a      	cmp	r2, r3
 80063ca:	d001      	beq.n	80063d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80063cc:	2301      	movs	r3, #1
 80063ce:	e032      	b.n	8006436 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f003 0304 	and.w	r3, r3, #4
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d008      	beq.n	80063ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063dc:	4b19      	ldr	r3, [pc, #100]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 80063de:	689b      	ldr	r3, [r3, #8]
 80063e0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	4916      	ldr	r1, [pc, #88]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 80063ea:	4313      	orrs	r3, r2
 80063ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 0308 	and.w	r3, r3, #8
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d009      	beq.n	800640e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80063fa:	4b12      	ldr	r3, [pc, #72]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 80063fc:	689b      	ldr	r3, [r3, #8]
 80063fe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	691b      	ldr	r3, [r3, #16]
 8006406:	00db      	lsls	r3, r3, #3
 8006408:	490e      	ldr	r1, [pc, #56]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 800640a:	4313      	orrs	r3, r2
 800640c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800640e:	f000 f821 	bl	8006454 <HAL_RCC_GetSysClockFreq>
 8006412:	4602      	mov	r2, r0
 8006414:	4b0b      	ldr	r3, [pc, #44]	@ (8006444 <HAL_RCC_ClockConfig+0x1bc>)
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	091b      	lsrs	r3, r3, #4
 800641a:	f003 030f 	and.w	r3, r3, #15
 800641e:	490a      	ldr	r1, [pc, #40]	@ (8006448 <HAL_RCC_ClockConfig+0x1c0>)
 8006420:	5ccb      	ldrb	r3, [r1, r3]
 8006422:	fa22 f303 	lsr.w	r3, r2, r3
 8006426:	4a09      	ldr	r2, [pc, #36]	@ (800644c <HAL_RCC_ClockConfig+0x1c4>)
 8006428:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800642a:	4b09      	ldr	r3, [pc, #36]	@ (8006450 <HAL_RCC_ClockConfig+0x1c8>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4618      	mov	r0, r3
 8006430:	f7fc fe14 	bl	800305c <HAL_InitTick>

  return HAL_OK;
 8006434:	2300      	movs	r3, #0
}
 8006436:	4618      	mov	r0, r3
 8006438:	3710      	adds	r7, #16
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}
 800643e:	bf00      	nop
 8006440:	40023c00 	.word	0x40023c00
 8006444:	40023800 	.word	0x40023800
 8006448:	0800960c 	.word	0x0800960c
 800644c:	2000001c 	.word	0x2000001c
 8006450:	20000020 	.word	0x20000020

08006454 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006454:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006458:	b090      	sub	sp, #64	@ 0x40
 800645a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800645c:	2300      	movs	r3, #0
 800645e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006460:	2300      	movs	r3, #0
 8006462:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006464:	2300      	movs	r3, #0
 8006466:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006468:	2300      	movs	r3, #0
 800646a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800646c:	4b59      	ldr	r3, [pc, #356]	@ (80065d4 <HAL_RCC_GetSysClockFreq+0x180>)
 800646e:	689b      	ldr	r3, [r3, #8]
 8006470:	f003 030c 	and.w	r3, r3, #12
 8006474:	2b08      	cmp	r3, #8
 8006476:	d00d      	beq.n	8006494 <HAL_RCC_GetSysClockFreq+0x40>
 8006478:	2b08      	cmp	r3, #8
 800647a:	f200 80a1 	bhi.w	80065c0 <HAL_RCC_GetSysClockFreq+0x16c>
 800647e:	2b00      	cmp	r3, #0
 8006480:	d002      	beq.n	8006488 <HAL_RCC_GetSysClockFreq+0x34>
 8006482:	2b04      	cmp	r3, #4
 8006484:	d003      	beq.n	800648e <HAL_RCC_GetSysClockFreq+0x3a>
 8006486:	e09b      	b.n	80065c0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006488:	4b53      	ldr	r3, [pc, #332]	@ (80065d8 <HAL_RCC_GetSysClockFreq+0x184>)
 800648a:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 800648c:	e09b      	b.n	80065c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800648e:	4b53      	ldr	r3, [pc, #332]	@ (80065dc <HAL_RCC_GetSysClockFreq+0x188>)
 8006490:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006492:	e098      	b.n	80065c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006494:	4b4f      	ldr	r3, [pc, #316]	@ (80065d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800649c:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800649e:	4b4d      	ldr	r3, [pc, #308]	@ (80065d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d028      	beq.n	80064fc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064aa:	4b4a      	ldr	r3, [pc, #296]	@ (80065d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	099b      	lsrs	r3, r3, #6
 80064b0:	2200      	movs	r2, #0
 80064b2:	623b      	str	r3, [r7, #32]
 80064b4:	627a      	str	r2, [r7, #36]	@ 0x24
 80064b6:	6a3b      	ldr	r3, [r7, #32]
 80064b8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80064bc:	2100      	movs	r1, #0
 80064be:	4b47      	ldr	r3, [pc, #284]	@ (80065dc <HAL_RCC_GetSysClockFreq+0x188>)
 80064c0:	fb03 f201 	mul.w	r2, r3, r1
 80064c4:	2300      	movs	r3, #0
 80064c6:	fb00 f303 	mul.w	r3, r0, r3
 80064ca:	4413      	add	r3, r2
 80064cc:	4a43      	ldr	r2, [pc, #268]	@ (80065dc <HAL_RCC_GetSysClockFreq+0x188>)
 80064ce:	fba0 1202 	umull	r1, r2, r0, r2
 80064d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80064d4:	460a      	mov	r2, r1
 80064d6:	62ba      	str	r2, [r7, #40]	@ 0x28
 80064d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064da:	4413      	add	r3, r2
 80064dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064e0:	2200      	movs	r2, #0
 80064e2:	61bb      	str	r3, [r7, #24]
 80064e4:	61fa      	str	r2, [r7, #28]
 80064e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064ea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80064ee:	f7f9 fe85 	bl	80001fc <__aeabi_uldivmod>
 80064f2:	4602      	mov	r2, r0
 80064f4:	460b      	mov	r3, r1
 80064f6:	4613      	mov	r3, r2
 80064f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064fa:	e053      	b.n	80065a4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80064fc:	4b35      	ldr	r3, [pc, #212]	@ (80065d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	099b      	lsrs	r3, r3, #6
 8006502:	2200      	movs	r2, #0
 8006504:	613b      	str	r3, [r7, #16]
 8006506:	617a      	str	r2, [r7, #20]
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800650e:	f04f 0b00 	mov.w	fp, #0
 8006512:	4652      	mov	r2, sl
 8006514:	465b      	mov	r3, fp
 8006516:	f04f 0000 	mov.w	r0, #0
 800651a:	f04f 0100 	mov.w	r1, #0
 800651e:	0159      	lsls	r1, r3, #5
 8006520:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006524:	0150      	lsls	r0, r2, #5
 8006526:	4602      	mov	r2, r0
 8006528:	460b      	mov	r3, r1
 800652a:	ebb2 080a 	subs.w	r8, r2, sl
 800652e:	eb63 090b 	sbc.w	r9, r3, fp
 8006532:	f04f 0200 	mov.w	r2, #0
 8006536:	f04f 0300 	mov.w	r3, #0
 800653a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800653e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006542:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006546:	ebb2 0408 	subs.w	r4, r2, r8
 800654a:	eb63 0509 	sbc.w	r5, r3, r9
 800654e:	f04f 0200 	mov.w	r2, #0
 8006552:	f04f 0300 	mov.w	r3, #0
 8006556:	00eb      	lsls	r3, r5, #3
 8006558:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800655c:	00e2      	lsls	r2, r4, #3
 800655e:	4614      	mov	r4, r2
 8006560:	461d      	mov	r5, r3
 8006562:	eb14 030a 	adds.w	r3, r4, sl
 8006566:	603b      	str	r3, [r7, #0]
 8006568:	eb45 030b 	adc.w	r3, r5, fp
 800656c:	607b      	str	r3, [r7, #4]
 800656e:	f04f 0200 	mov.w	r2, #0
 8006572:	f04f 0300 	mov.w	r3, #0
 8006576:	e9d7 4500 	ldrd	r4, r5, [r7]
 800657a:	4629      	mov	r1, r5
 800657c:	028b      	lsls	r3, r1, #10
 800657e:	4621      	mov	r1, r4
 8006580:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006584:	4621      	mov	r1, r4
 8006586:	028a      	lsls	r2, r1, #10
 8006588:	4610      	mov	r0, r2
 800658a:	4619      	mov	r1, r3
 800658c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800658e:	2200      	movs	r2, #0
 8006590:	60bb      	str	r3, [r7, #8]
 8006592:	60fa      	str	r2, [r7, #12]
 8006594:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006598:	f7f9 fe30 	bl	80001fc <__aeabi_uldivmod>
 800659c:	4602      	mov	r2, r0
 800659e:	460b      	mov	r3, r1
 80065a0:	4613      	mov	r3, r2
 80065a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80065a4:	4b0b      	ldr	r3, [pc, #44]	@ (80065d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	0c1b      	lsrs	r3, r3, #16
 80065aa:	f003 0303 	and.w	r3, r3, #3
 80065ae:	3301      	adds	r3, #1
 80065b0:	005b      	lsls	r3, r3, #1
 80065b2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80065b4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80065b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80065bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80065be:	e002      	b.n	80065c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80065c0:	4b05      	ldr	r3, [pc, #20]	@ (80065d8 <HAL_RCC_GetSysClockFreq+0x184>)
 80065c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80065c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80065c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3740      	adds	r7, #64	@ 0x40
 80065cc:	46bd      	mov	sp, r7
 80065ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80065d2:	bf00      	nop
 80065d4:	40023800 	.word	0x40023800
 80065d8:	00f42400 	.word	0x00f42400
 80065dc:	017d7840 	.word	0x017d7840

080065e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065e0:	b480      	push	{r7}
 80065e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80065e4:	4b03      	ldr	r3, [pc, #12]	@ (80065f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80065e6:	681b      	ldr	r3, [r3, #0]
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	46bd      	mov	sp, r7
 80065ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f0:	4770      	bx	lr
 80065f2:	bf00      	nop
 80065f4:	2000001c 	.word	0x2000001c

080065f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80065fc:	f7ff fff0 	bl	80065e0 <HAL_RCC_GetHCLKFreq>
 8006600:	4602      	mov	r2, r0
 8006602:	4b05      	ldr	r3, [pc, #20]	@ (8006618 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	0a9b      	lsrs	r3, r3, #10
 8006608:	f003 0307 	and.w	r3, r3, #7
 800660c:	4903      	ldr	r1, [pc, #12]	@ (800661c <HAL_RCC_GetPCLK1Freq+0x24>)
 800660e:	5ccb      	ldrb	r3, [r1, r3]
 8006610:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006614:	4618      	mov	r0, r3
 8006616:	bd80      	pop	{r7, pc}
 8006618:	40023800 	.word	0x40023800
 800661c:	0800961c 	.word	0x0800961c

08006620 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006624:	f7ff ffdc 	bl	80065e0 <HAL_RCC_GetHCLKFreq>
 8006628:	4602      	mov	r2, r0
 800662a:	4b05      	ldr	r3, [pc, #20]	@ (8006640 <HAL_RCC_GetPCLK2Freq+0x20>)
 800662c:	689b      	ldr	r3, [r3, #8]
 800662e:	0b5b      	lsrs	r3, r3, #13
 8006630:	f003 0307 	and.w	r3, r3, #7
 8006634:	4903      	ldr	r1, [pc, #12]	@ (8006644 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006636:	5ccb      	ldrb	r3, [r1, r3]
 8006638:	fa22 f303 	lsr.w	r3, r2, r3
}
 800663c:	4618      	mov	r0, r3
 800663e:	bd80      	pop	{r7, pc}
 8006640:	40023800 	.word	0x40023800
 8006644:	0800961c 	.word	0x0800961c

08006648 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b086      	sub	sp, #24
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006650:	2300      	movs	r3, #0
 8006652:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006654:	2300      	movs	r3, #0
 8006656:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f003 0301 	and.w	r3, r3, #1
 8006660:	2b00      	cmp	r3, #0
 8006662:	d10b      	bne.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800666c:	2b00      	cmp	r3, #0
 800666e:	d105      	bne.n	800667c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f003 0340 	and.w	r3, r3, #64	@ 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006678:	2b00      	cmp	r3, #0
 800667a:	d075      	beq.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800667c:	4b91      	ldr	r3, [pc, #580]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800667e:	2200      	movs	r2, #0
 8006680:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006682:	f7fc fd2f 	bl	80030e4 <HAL_GetTick>
 8006686:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006688:	e008      	b.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800668a:	f7fc fd2b 	bl	80030e4 <HAL_GetTick>
 800668e:	4602      	mov	r2, r0
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	1ad3      	subs	r3, r2, r3
 8006694:	2b02      	cmp	r3, #2
 8006696:	d901      	bls.n	800669c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006698:	2303      	movs	r3, #3
 800669a:	e189      	b.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800669c:	4b8a      	ldr	r3, [pc, #552]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d1f0      	bne.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f003 0301 	and.w	r3, r3, #1
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d009      	beq.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	019a      	lsls	r2, r3, #6
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	071b      	lsls	r3, r3, #28
 80066c0:	4981      	ldr	r1, [pc, #516]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066c2:	4313      	orrs	r3, r2
 80066c4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f003 0302 	and.w	r3, r3, #2
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d01f      	beq.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80066d4:	4b7c      	ldr	r3, [pc, #496]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066da:	0f1b      	lsrs	r3, r3, #28
 80066dc:	f003 0307 	and.w	r3, r3, #7
 80066e0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	685b      	ldr	r3, [r3, #4]
 80066e6:	019a      	lsls	r2, r3, #6
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	68db      	ldr	r3, [r3, #12]
 80066ec:	061b      	lsls	r3, r3, #24
 80066ee:	431a      	orrs	r2, r3
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	071b      	lsls	r3, r3, #28
 80066f4:	4974      	ldr	r1, [pc, #464]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066f6:	4313      	orrs	r3, r2
 80066f8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80066fc:	4b72      	ldr	r3, [pc, #456]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80066fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006702:	f023 021f 	bic.w	r2, r3, #31
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	69db      	ldr	r3, [r3, #28]
 800670a:	3b01      	subs	r3, #1
 800670c:	496e      	ldr	r1, [pc, #440]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800670e:	4313      	orrs	r3, r2
 8006710:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800671c:	2b00      	cmp	r3, #0
 800671e:	d00d      	beq.n	800673c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	019a      	lsls	r2, r3, #6
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	68db      	ldr	r3, [r3, #12]
 800672a:	061b      	lsls	r3, r3, #24
 800672c:	431a      	orrs	r2, r3
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	071b      	lsls	r3, r3, #28
 8006734:	4964      	ldr	r1, [pc, #400]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006736:	4313      	orrs	r3, r2
 8006738:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800673c:	4b61      	ldr	r3, [pc, #388]	@ (80068c4 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800673e:	2201      	movs	r2, #1
 8006740:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006742:	f7fc fccf 	bl	80030e4 <HAL_GetTick>
 8006746:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006748:	e008      	b.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800674a:	f7fc fccb 	bl	80030e4 <HAL_GetTick>
 800674e:	4602      	mov	r2, r0
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	1ad3      	subs	r3, r2, r3
 8006754:	2b02      	cmp	r3, #2
 8006756:	d901      	bls.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006758:	2303      	movs	r3, #3
 800675a:	e129      	b.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800675c:	4b5a      	ldr	r3, [pc, #360]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006764:	2b00      	cmp	r3, #0
 8006766:	d0f0      	beq.n	800674a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0304 	and.w	r3, r3, #4
 8006770:	2b00      	cmp	r3, #0
 8006772:	d105      	bne.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800677c:	2b00      	cmp	r3, #0
 800677e:	d079      	beq.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006780:	4b52      	ldr	r3, [pc, #328]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006782:	2200      	movs	r2, #0
 8006784:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006786:	f7fc fcad 	bl	80030e4 <HAL_GetTick>
 800678a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800678c:	e008      	b.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800678e:	f7fc fca9 	bl	80030e4 <HAL_GetTick>
 8006792:	4602      	mov	r2, r0
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	1ad3      	subs	r3, r2, r3
 8006798:	2b02      	cmp	r3, #2
 800679a:	d901      	bls.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800679c:	2303      	movs	r3, #3
 800679e:	e107      	b.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80067a0:	4b49      	ldr	r3, [pc, #292]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80067ac:	d0ef      	beq.n	800678e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f003 0304 	and.w	r3, r3, #4
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d020      	beq.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80067ba:	4b43      	ldr	r3, [pc, #268]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067c0:	0f1b      	lsrs	r3, r3, #28
 80067c2:	f003 0307 	and.w	r3, r3, #7
 80067c6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	691b      	ldr	r3, [r3, #16]
 80067cc:	019a      	lsls	r2, r3, #6
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	695b      	ldr	r3, [r3, #20]
 80067d2:	061b      	lsls	r3, r3, #24
 80067d4:	431a      	orrs	r2, r3
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	071b      	lsls	r3, r3, #28
 80067da:	493b      	ldr	r1, [pc, #236]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067dc:	4313      	orrs	r3, r2
 80067de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80067e2:	4b39      	ldr	r3, [pc, #228]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80067e8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6a1b      	ldr	r3, [r3, #32]
 80067f0:	3b01      	subs	r3, #1
 80067f2:	021b      	lsls	r3, r3, #8
 80067f4:	4934      	ldr	r1, [pc, #208]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80067f6:	4313      	orrs	r3, r2
 80067f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f003 0308 	and.w	r3, r3, #8
 8006804:	2b00      	cmp	r3, #0
 8006806:	d01e      	beq.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006808:	4b2f      	ldr	r3, [pc, #188]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800680a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800680e:	0e1b      	lsrs	r3, r3, #24
 8006810:	f003 030f 	and.w	r3, r3, #15
 8006814:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	691b      	ldr	r3, [r3, #16]
 800681a:	019a      	lsls	r2, r3, #6
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	061b      	lsls	r3, r3, #24
 8006820:	431a      	orrs	r2, r3
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	699b      	ldr	r3, [r3, #24]
 8006826:	071b      	lsls	r3, r3, #28
 8006828:	4927      	ldr	r1, [pc, #156]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800682a:	4313      	orrs	r3, r2
 800682c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006830:	4b25      	ldr	r3, [pc, #148]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006832:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006836:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800683e:	4922      	ldr	r1, [pc, #136]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006840:	4313      	orrs	r3, r2
 8006842:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006846:	4b21      	ldr	r3, [pc, #132]	@ (80068cc <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006848:	2201      	movs	r2, #1
 800684a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800684c:	f7fc fc4a 	bl	80030e4 <HAL_GetTick>
 8006850:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006852:	e008      	b.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006854:	f7fc fc46 	bl	80030e4 <HAL_GetTick>
 8006858:	4602      	mov	r2, r0
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	1ad3      	subs	r3, r2, r3
 800685e:	2b02      	cmp	r3, #2
 8006860:	d901      	bls.n	8006866 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006862:	2303      	movs	r3, #3
 8006864:	e0a4      	b.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006866:	4b18      	ldr	r3, [pc, #96]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800686e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006872:	d1ef      	bne.n	8006854 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f003 0320 	and.w	r3, r3, #32
 800687c:	2b00      	cmp	r3, #0
 800687e:	f000 808b 	beq.w	8006998 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006882:	2300      	movs	r3, #0
 8006884:	60fb      	str	r3, [r7, #12]
 8006886:	4b10      	ldr	r3, [pc, #64]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800688a:	4a0f      	ldr	r2, [pc, #60]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800688c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006890:	6413      	str	r3, [r2, #64]	@ 0x40
 8006892:	4b0d      	ldr	r3, [pc, #52]	@ (80068c8 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006896:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800689a:	60fb      	str	r3, [r7, #12]
 800689c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800689e:	4b0c      	ldr	r3, [pc, #48]	@ (80068d0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4a0b      	ldr	r2, [pc, #44]	@ (80068d0 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80068a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80068a8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80068aa:	f7fc fc1b 	bl	80030e4 <HAL_GetTick>
 80068ae:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80068b0:	e010      	b.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80068b2:	f7fc fc17 	bl	80030e4 <HAL_GetTick>
 80068b6:	4602      	mov	r2, r0
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	1ad3      	subs	r3, r2, r3
 80068bc:	2b02      	cmp	r3, #2
 80068be:	d909      	bls.n	80068d4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80068c0:	2303      	movs	r3, #3
 80068c2:	e075      	b.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80068c4:	42470068 	.word	0x42470068
 80068c8:	40023800 	.word	0x40023800
 80068cc:	42470070 	.word	0x42470070
 80068d0:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80068d4:	4b38      	ldr	r3, [pc, #224]	@ (80069b8 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d0e8      	beq.n	80068b2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80068e0:	4b36      	ldr	r3, [pc, #216]	@ (80069bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068e8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d02f      	beq.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068f4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068f8:	693a      	ldr	r2, [r7, #16]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d028      	beq.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80068fe:	4b2f      	ldr	r3, [pc, #188]	@ (80069bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006902:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006906:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006908:	4b2d      	ldr	r3, [pc, #180]	@ (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800690a:	2201      	movs	r2, #1
 800690c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800690e:	4b2c      	ldr	r3, [pc, #176]	@ (80069c0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006910:	2200      	movs	r2, #0
 8006912:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006914:	4a29      	ldr	r2, [pc, #164]	@ (80069bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800691a:	4b28      	ldr	r3, [pc, #160]	@ (80069bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800691c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800691e:	f003 0301 	and.w	r3, r3, #1
 8006922:	2b01      	cmp	r3, #1
 8006924:	d114      	bne.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006926:	f7fc fbdd 	bl	80030e4 <HAL_GetTick>
 800692a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800692c:	e00a      	b.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800692e:	f7fc fbd9 	bl	80030e4 <HAL_GetTick>
 8006932:	4602      	mov	r2, r0
 8006934:	697b      	ldr	r3, [r7, #20]
 8006936:	1ad3      	subs	r3, r2, r3
 8006938:	f241 3288 	movw	r2, #5000	@ 0x1388
 800693c:	4293      	cmp	r3, r2
 800693e:	d901      	bls.n	8006944 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006940:	2303      	movs	r3, #3
 8006942:	e035      	b.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006944:	4b1d      	ldr	r3, [pc, #116]	@ (80069bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006948:	f003 0302 	and.w	r3, r3, #2
 800694c:	2b00      	cmp	r3, #0
 800694e:	d0ee      	beq.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006954:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006958:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800695c:	d10d      	bne.n	800697a <HAL_RCCEx_PeriphCLKConfig+0x332>
 800695e:	4b17      	ldr	r3, [pc, #92]	@ (80069bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800696a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800696e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006972:	4912      	ldr	r1, [pc, #72]	@ (80069bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006974:	4313      	orrs	r3, r2
 8006976:	608b      	str	r3, [r1, #8]
 8006978:	e005      	b.n	8006986 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800697a:	4b10      	ldr	r3, [pc, #64]	@ (80069bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	4a0f      	ldr	r2, [pc, #60]	@ (80069bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006980:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006984:	6093      	str	r3, [r2, #8]
 8006986:	4b0d      	ldr	r3, [pc, #52]	@ (80069bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006988:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800698e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006992:	490a      	ldr	r1, [pc, #40]	@ (80069bc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006994:	4313      	orrs	r3, r2
 8006996:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f003 0310 	and.w	r3, r3, #16
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d004      	beq.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 80069aa:	4b06      	ldr	r3, [pc, #24]	@ (80069c4 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80069ac:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80069ae:	2300      	movs	r3, #0
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	3718      	adds	r7, #24
 80069b4:	46bd      	mov	sp, r7
 80069b6:	bd80      	pop	{r7, pc}
 80069b8:	40007000 	.word	0x40007000
 80069bc:	40023800 	.word	0x40023800
 80069c0:	42470e40 	.word	0x42470e40
 80069c4:	424711e0 	.word	0x424711e0

080069c8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d101      	bne.n	80069de <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	e073      	b.n	8006ac6 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	7f5b      	ldrb	r3, [r3, #29]
 80069e2:	b2db      	uxtb	r3, r3
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d105      	bne.n	80069f4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2200      	movs	r2, #0
 80069ec:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f7fb ffce 	bl	8002990 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2202      	movs	r2, #2
 80069f8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	68db      	ldr	r3, [r3, #12]
 8006a00:	f003 0310 	and.w	r3, r3, #16
 8006a04:	2b10      	cmp	r3, #16
 8006a06:	d055      	beq.n	8006ab4 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	22ca      	movs	r2, #202	@ 0xca
 8006a0e:	625a      	str	r2, [r3, #36]	@ 0x24
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	2253      	movs	r2, #83	@ 0x53
 8006a16:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f000 fa49 	bl	8006eb0 <RTC_EnterInitMode>
 8006a1e:	4603      	mov	r3, r0
 8006a20:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8006a22:	7bfb      	ldrb	r3, [r7, #15]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d12c      	bne.n	8006a82 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	6812      	ldr	r2, [r2, #0]
 8006a32:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8006a36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a3a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	6899      	ldr	r1, [r3, #8]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	685a      	ldr	r2, [r3, #4]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	691b      	ldr	r3, [r3, #16]
 8006a4a:	431a      	orrs	r2, r3
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	695b      	ldr	r3, [r3, #20]
 8006a50:	431a      	orrs	r2, r3
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	430a      	orrs	r2, r1
 8006a58:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	687a      	ldr	r2, [r7, #4]
 8006a60:	68d2      	ldr	r2, [r2, #12]
 8006a62:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	6919      	ldr	r1, [r3, #16]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	689b      	ldr	r3, [r3, #8]
 8006a6e:	041a      	lsls	r2, r3, #16
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	430a      	orrs	r2, r1
 8006a76:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006a78:	6878      	ldr	r0, [r7, #4]
 8006a7a:	f000 fa50 	bl	8006f1e <RTC_ExitInitMode>
 8006a7e:	4603      	mov	r3, r0
 8006a80:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006a82:	7bfb      	ldrb	r3, [r7, #15]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d110      	bne.n	8006aaa <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006a96:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	699a      	ldr	r2, [r3, #24]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	430a      	orrs	r2, r1
 8006aa8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	22ff      	movs	r2, #255	@ 0xff
 8006ab0:	625a      	str	r2, [r3, #36]	@ 0x24
 8006ab2:	e001      	b.n	8006ab8 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006ab8:	7bfb      	ldrb	r3, [r7, #15]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d102      	bne.n	8006ac4 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8006ac4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3710      	adds	r7, #16
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}

08006ace <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006ace:	b590      	push	{r4, r7, lr}
 8006ad0:	b087      	sub	sp, #28
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	60f8      	str	r0, [r7, #12]
 8006ad6:	60b9      	str	r1, [r7, #8]
 8006ad8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006ada:	2300      	movs	r3, #0
 8006adc:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	7f1b      	ldrb	r3, [r3, #28]
 8006ae2:	2b01      	cmp	r3, #1
 8006ae4:	d101      	bne.n	8006aea <HAL_RTC_SetTime+0x1c>
 8006ae6:	2302      	movs	r3, #2
 8006ae8:	e087      	b.n	8006bfa <HAL_RTC_SetTime+0x12c>
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2201      	movs	r2, #1
 8006aee:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2202      	movs	r2, #2
 8006af4:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d126      	bne.n	8006b4a <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d102      	bne.n	8006b10 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	781b      	ldrb	r3, [r3, #0]
 8006b14:	4618      	mov	r0, r3
 8006b16:	f000 fa27 	bl	8006f68 <RTC_ByteToBcd2>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	785b      	ldrb	r3, [r3, #1]
 8006b22:	4618      	mov	r0, r3
 8006b24:	f000 fa20 	bl	8006f68 <RTC_ByteToBcd2>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006b2c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	789b      	ldrb	r3, [r3, #2]
 8006b32:	4618      	mov	r0, r3
 8006b34:	f000 fa18 	bl	8006f68 <RTC_ByteToBcd2>
 8006b38:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006b3a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	78db      	ldrb	r3, [r3, #3]
 8006b42:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006b44:	4313      	orrs	r3, r2
 8006b46:	617b      	str	r3, [r7, #20]
 8006b48:	e018      	b.n	8006b7c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d102      	bne.n	8006b5e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	781b      	ldrb	r3, [r3, #0]
 8006b62:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006b64:	68bb      	ldr	r3, [r7, #8]
 8006b66:	785b      	ldrb	r3, [r3, #1]
 8006b68:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006b6a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006b6c:	68ba      	ldr	r2, [r7, #8]
 8006b6e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006b70:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	78db      	ldrb	r3, [r3, #3]
 8006b76:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	22ca      	movs	r2, #202	@ 0xca
 8006b82:	625a      	str	r2, [r3, #36]	@ 0x24
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	2253      	movs	r2, #83	@ 0x53
 8006b8a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006b8c:	68f8      	ldr	r0, [r7, #12]
 8006b8e:	f000 f98f 	bl	8006eb0 <RTC_EnterInitMode>
 8006b92:	4603      	mov	r3, r0
 8006b94:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006b96:	7cfb      	ldrb	r3, [r7, #19]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d120      	bne.n	8006bde <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8006ba6:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006baa:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	689a      	ldr	r2, [r3, #8]
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8006bba:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	6899      	ldr	r1, [r3, #8]
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	68da      	ldr	r2, [r3, #12]
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	691b      	ldr	r3, [r3, #16]
 8006bca:	431a      	orrs	r2, r3
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	430a      	orrs	r2, r1
 8006bd2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006bd4:	68f8      	ldr	r0, [r7, #12]
 8006bd6:	f000 f9a2 	bl	8006f1e <RTC_ExitInitMode>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006bde:	7cfb      	ldrb	r3, [r7, #19]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d102      	bne.n	8006bea <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2201      	movs	r2, #1
 8006be8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	22ff      	movs	r2, #255	@ 0xff
 8006bf0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	771a      	strb	r2, [r3, #28]

  return status;
 8006bf8:	7cfb      	ldrb	r3, [r7, #19]
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	371c      	adds	r7, #28
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd90      	pop	{r4, r7, pc}

08006c02 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006c02:	b580      	push	{r7, lr}
 8006c04:	b086      	sub	sp, #24
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	60f8      	str	r0, [r7, #12]
 8006c0a:	60b9      	str	r1, [r7, #8]
 8006c0c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	691b      	ldr	r3, [r3, #16]
 8006c22:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8006c34:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006c38:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	0c1b      	lsrs	r3, r3, #16
 8006c3e:	b2db      	uxtb	r3, r3
 8006c40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c44:	b2da      	uxtb	r2, r3
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006c4a:	697b      	ldr	r3, [r7, #20]
 8006c4c:	0a1b      	lsrs	r3, r3, #8
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c54:	b2da      	uxtb	r2, r3
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	b2db      	uxtb	r3, r3
 8006c5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c62:	b2da      	uxtb	r2, r3
 8006c64:	68bb      	ldr	r3, [r7, #8]
 8006c66:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	0d9b      	lsrs	r3, r3, #22
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	f003 0301 	and.w	r3, r3, #1
 8006c72:	b2da      	uxtb	r2, r3
 8006c74:	68bb      	ldr	r3, [r7, #8]
 8006c76:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d11a      	bne.n	8006cb4 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	781b      	ldrb	r3, [r3, #0]
 8006c82:	4618      	mov	r0, r3
 8006c84:	f000 f98e 	bl	8006fa4 <RTC_Bcd2ToByte>
 8006c88:	4603      	mov	r3, r0
 8006c8a:	461a      	mov	r2, r3
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	785b      	ldrb	r3, [r3, #1]
 8006c94:	4618      	mov	r0, r3
 8006c96:	f000 f985 	bl	8006fa4 <RTC_Bcd2ToByte>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006ca2:	68bb      	ldr	r3, [r7, #8]
 8006ca4:	789b      	ldrb	r3, [r3, #2]
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	f000 f97c 	bl	8006fa4 <RTC_Bcd2ToByte>
 8006cac:	4603      	mov	r3, r0
 8006cae:	461a      	mov	r2, r3
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006cb4:	2300      	movs	r3, #0
}
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	3718      	adds	r7, #24
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}

08006cbe <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006cbe:	b590      	push	{r4, r7, lr}
 8006cc0:	b087      	sub	sp, #28
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	60f8      	str	r0, [r7, #12]
 8006cc6:	60b9      	str	r1, [r7, #8]
 8006cc8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	7f1b      	ldrb	r3, [r3, #28]
 8006cd2:	2b01      	cmp	r3, #1
 8006cd4:	d101      	bne.n	8006cda <HAL_RTC_SetDate+0x1c>
 8006cd6:	2302      	movs	r3, #2
 8006cd8:	e071      	b.n	8006dbe <HAL_RTC_SetDate+0x100>
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2201      	movs	r2, #1
 8006cde:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2202      	movs	r2, #2
 8006ce4:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d10e      	bne.n	8006d0a <HAL_RTC_SetDate+0x4c>
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	785b      	ldrb	r3, [r3, #1]
 8006cf0:	f003 0310 	and.w	r3, r3, #16
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d008      	beq.n	8006d0a <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	785b      	ldrb	r3, [r3, #1]
 8006cfc:	f023 0310 	bic.w	r3, r3, #16
 8006d00:	b2db      	uxtb	r3, r3
 8006d02:	330a      	adds	r3, #10
 8006d04:	b2da      	uxtb	r2, r3
 8006d06:	68bb      	ldr	r3, [r7, #8]
 8006d08:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d11c      	bne.n	8006d4a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	78db      	ldrb	r3, [r3, #3]
 8006d14:	4618      	mov	r0, r3
 8006d16:	f000 f927 	bl	8006f68 <RTC_ByteToBcd2>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	785b      	ldrb	r3, [r3, #1]
 8006d22:	4618      	mov	r0, r3
 8006d24:	f000 f920 	bl	8006f68 <RTC_ByteToBcd2>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006d2c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	789b      	ldrb	r3, [r3, #2]
 8006d32:	4618      	mov	r0, r3
 8006d34:	f000 f918 	bl	8006f68 <RTC_ByteToBcd2>
 8006d38:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006d3a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	781b      	ldrb	r3, [r3, #0]
 8006d42:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006d44:	4313      	orrs	r3, r2
 8006d46:	617b      	str	r3, [r7, #20]
 8006d48:	e00e      	b.n	8006d68 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	78db      	ldrb	r3, [r3, #3]
 8006d4e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	785b      	ldrb	r3, [r3, #1]
 8006d54:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006d56:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006d58:	68ba      	ldr	r2, [r7, #8]
 8006d5a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006d5c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	781b      	ldrb	r3, [r3, #0]
 8006d62:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006d64:	4313      	orrs	r3, r2
 8006d66:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	22ca      	movs	r2, #202	@ 0xca
 8006d6e:	625a      	str	r2, [r3, #36]	@ 0x24
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	2253      	movs	r2, #83	@ 0x53
 8006d76:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006d78:	68f8      	ldr	r0, [r7, #12]
 8006d7a:	f000 f899 	bl	8006eb0 <RTC_EnterInitMode>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006d82:	7cfb      	ldrb	r3, [r7, #19]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d10c      	bne.n	8006da2 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006d92:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006d96:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006d98:	68f8      	ldr	r0, [r7, #12]
 8006d9a:	f000 f8c0 	bl	8006f1e <RTC_ExitInitMode>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006da2:	7cfb      	ldrb	r3, [r7, #19]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d102      	bne.n	8006dae <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2201      	movs	r2, #1
 8006dac:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	22ff      	movs	r2, #255	@ 0xff
 8006db4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	2200      	movs	r2, #0
 8006dba:	771a      	strb	r2, [r3, #28]

  return status;
 8006dbc:	7cfb      	ldrb	r3, [r7, #19]
}
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	371c      	adds	r7, #28
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd90      	pop	{r4, r7, pc}

08006dc6 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006dc6:	b580      	push	{r7, lr}
 8006dc8:	b086      	sub	sp, #24
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	60f8      	str	r0, [r7, #12]
 8006dce:	60b9      	str	r1, [r7, #8]
 8006dd0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	685b      	ldr	r3, [r3, #4]
 8006ddc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8006de0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006de4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	0c1b      	lsrs	r3, r3, #16
 8006dea:	b2da      	uxtb	r2, r3
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	0a1b      	lsrs	r3, r3, #8
 8006df4:	b2db      	uxtb	r3, r3
 8006df6:	f003 031f 	and.w	r3, r3, #31
 8006dfa:	b2da      	uxtb	r2, r3
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e08:	b2da      	uxtb	r2, r3
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	0b5b      	lsrs	r3, r3, #13
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	f003 0307 	and.w	r3, r3, #7
 8006e18:	b2da      	uxtb	r2, r3
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d11a      	bne.n	8006e5a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	78db      	ldrb	r3, [r3, #3]
 8006e28:	4618      	mov	r0, r3
 8006e2a:	f000 f8bb 	bl	8006fa4 <RTC_Bcd2ToByte>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	461a      	mov	r2, r3
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	785b      	ldrb	r3, [r3, #1]
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	f000 f8b2 	bl	8006fa4 <RTC_Bcd2ToByte>
 8006e40:	4603      	mov	r3, r0
 8006e42:	461a      	mov	r2, r3
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	789b      	ldrb	r3, [r3, #2]
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	f000 f8a9 	bl	8006fa4 <RTC_Bcd2ToByte>
 8006e52:	4603      	mov	r3, r0
 8006e54:	461a      	mov	r2, r3
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006e5a:	2300      	movs	r3, #0
}
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	3718      	adds	r7, #24
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}

08006e64 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b084      	sub	sp, #16
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006e6c:	2300      	movs	r3, #0
 8006e6e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a0d      	ldr	r2, [pc, #52]	@ (8006eac <HAL_RTC_WaitForSynchro+0x48>)
 8006e76:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006e78:	f7fc f934 	bl	80030e4 <HAL_GetTick>
 8006e7c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006e7e:	e009      	b.n	8006e94 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006e80:	f7fc f930 	bl	80030e4 <HAL_GetTick>
 8006e84:	4602      	mov	r2, r0
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	1ad3      	subs	r3, r2, r3
 8006e8a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006e8e:	d901      	bls.n	8006e94 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8006e90:	2303      	movs	r3, #3
 8006e92:	e007      	b.n	8006ea4 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	68db      	ldr	r3, [r3, #12]
 8006e9a:	f003 0320 	and.w	r3, r3, #32
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d0ee      	beq.n	8006e80 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8006ea2:	2300      	movs	r3, #0
}
 8006ea4:	4618      	mov	r0, r3
 8006ea6:	3710      	adds	r7, #16
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	bd80      	pop	{r7, pc}
 8006eac:	00017f5f 	.word	0x00017f5f

08006eb0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006eb8:	2300      	movs	r3, #0
 8006eba:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	68db      	ldr	r3, [r3, #12]
 8006ec6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d122      	bne.n	8006f14 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	68da      	ldr	r2, [r3, #12]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006edc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006ede:	f7fc f901 	bl	80030e4 <HAL_GetTick>
 8006ee2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006ee4:	e00c      	b.n	8006f00 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006ee6:	f7fc f8fd 	bl	80030e4 <HAL_GetTick>
 8006eea:	4602      	mov	r2, r0
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	1ad3      	subs	r3, r2, r3
 8006ef0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006ef4:	d904      	bls.n	8006f00 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2204      	movs	r2, #4
 8006efa:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006efc:	2301      	movs	r3, #1
 8006efe:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	68db      	ldr	r3, [r3, #12]
 8006f06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d102      	bne.n	8006f14 <RTC_EnterInitMode+0x64>
 8006f0e:	7bfb      	ldrb	r3, [r7, #15]
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d1e8      	bne.n	8006ee6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3710      	adds	r7, #16
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}

08006f1e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006f1e:	b580      	push	{r7, lr}
 8006f20:	b084      	sub	sp, #16
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f26:	2300      	movs	r3, #0
 8006f28:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	68da      	ldr	r2, [r3, #12]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006f38:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	689b      	ldr	r3, [r3, #8]
 8006f40:	f003 0320 	and.w	r3, r3, #32
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d10a      	bne.n	8006f5e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f7ff ff8b 	bl	8006e64 <HAL_RTC_WaitForSynchro>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d004      	beq.n	8006f5e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2204      	movs	r2, #4
 8006f58:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8006f5a:	2301      	movs	r3, #1
 8006f5c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006f5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3710      	adds	r7, #16
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}

08006f68 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b085      	sub	sp, #20
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	4603      	mov	r3, r0
 8006f70:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006f72:	2300      	movs	r3, #0
 8006f74:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8006f76:	e005      	b.n	8006f84 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8006f7e:	79fb      	ldrb	r3, [r7, #7]
 8006f80:	3b0a      	subs	r3, #10
 8006f82:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006f84:	79fb      	ldrb	r3, [r7, #7]
 8006f86:	2b09      	cmp	r3, #9
 8006f88:	d8f6      	bhi.n	8006f78 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	011b      	lsls	r3, r3, #4
 8006f90:	b2da      	uxtb	r2, r3
 8006f92:	79fb      	ldrb	r3, [r7, #7]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	b2db      	uxtb	r3, r3
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	3714      	adds	r7, #20
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa2:	4770      	bx	lr

08006fa4 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8006fa4:	b480      	push	{r7}
 8006fa6:	b085      	sub	sp, #20
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	4603      	mov	r3, r0
 8006fac:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8006fb2:	79fb      	ldrb	r3, [r7, #7]
 8006fb4:	091b      	lsrs	r3, r3, #4
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	461a      	mov	r2, r3
 8006fba:	4613      	mov	r3, r2
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	4413      	add	r3, r2
 8006fc0:	005b      	lsls	r3, r3, #1
 8006fc2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	b2da      	uxtb	r2, r3
 8006fc8:	79fb      	ldrb	r3, [r7, #7]
 8006fca:	f003 030f 	and.w	r3, r3, #15
 8006fce:	b2db      	uxtb	r3, r3
 8006fd0:	4413      	add	r3, r2
 8006fd2:	b2db      	uxtb	r3, r3
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	3714      	adds	r7, #20
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr

08006fe0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b082      	sub	sp, #8
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d101      	bne.n	8006ff2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e07b      	b.n	80070ea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d108      	bne.n	800700c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007002:	d009      	beq.n	8007018 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2200      	movs	r2, #0
 8007008:	61da      	str	r2, [r3, #28]
 800700a:	e005      	b.n	8007018 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2200      	movs	r2, #0
 8007010:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007024:	b2db      	uxtb	r3, r3
 8007026:	2b00      	cmp	r3, #0
 8007028:	d106      	bne.n	8007038 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2200      	movs	r2, #0
 800702e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f7fb fcd6 	bl	80029e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2202      	movs	r2, #2
 800703c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800704e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007060:	431a      	orrs	r2, r3
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	68db      	ldr	r3, [r3, #12]
 8007066:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800706a:	431a      	orrs	r2, r3
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	691b      	ldr	r3, [r3, #16]
 8007070:	f003 0302 	and.w	r3, r3, #2
 8007074:	431a      	orrs	r2, r3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	695b      	ldr	r3, [r3, #20]
 800707a:	f003 0301 	and.w	r3, r3, #1
 800707e:	431a      	orrs	r2, r3
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	699b      	ldr	r3, [r3, #24]
 8007084:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007088:	431a      	orrs	r2, r3
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	69db      	ldr	r3, [r3, #28]
 800708e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007092:	431a      	orrs	r2, r3
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6a1b      	ldr	r3, [r3, #32]
 8007098:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800709c:	ea42 0103 	orr.w	r1, r2, r3
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070a4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	430a      	orrs	r2, r1
 80070ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	699b      	ldr	r3, [r3, #24]
 80070b4:	0c1b      	lsrs	r3, r3, #16
 80070b6:	f003 0104 	and.w	r1, r3, #4
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070be:	f003 0210 	and.w	r2, r3, #16
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	430a      	orrs	r2, r1
 80070c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	69da      	ldr	r2, [r3, #28]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80070d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2201      	movs	r2, #1
 80070e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80070e8:	2300      	movs	r3, #0
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3708      	adds	r7, #8
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}

080070f2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80070f2:	b580      	push	{r7, lr}
 80070f4:	b088      	sub	sp, #32
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	60f8      	str	r0, [r7, #12]
 80070fa:	60b9      	str	r1, [r7, #8]
 80070fc:	603b      	str	r3, [r7, #0]
 80070fe:	4613      	mov	r3, r2
 8007100:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007102:	2300      	movs	r3, #0
 8007104:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800710c:	2b01      	cmp	r3, #1
 800710e:	d101      	bne.n	8007114 <HAL_SPI_Transmit+0x22>
 8007110:	2302      	movs	r3, #2
 8007112:	e12d      	b.n	8007370 <HAL_SPI_Transmit+0x27e>
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2201      	movs	r2, #1
 8007118:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800711c:	f7fb ffe2 	bl	80030e4 <HAL_GetTick>
 8007120:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007122:	88fb      	ldrh	r3, [r7, #6]
 8007124:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800712c:	b2db      	uxtb	r3, r3
 800712e:	2b01      	cmp	r3, #1
 8007130:	d002      	beq.n	8007138 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007132:	2302      	movs	r3, #2
 8007134:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007136:	e116      	b.n	8007366 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8007138:	68bb      	ldr	r3, [r7, #8]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d002      	beq.n	8007144 <HAL_SPI_Transmit+0x52>
 800713e:	88fb      	ldrh	r3, [r7, #6]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d102      	bne.n	800714a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007144:	2301      	movs	r3, #1
 8007146:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007148:	e10d      	b.n	8007366 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	2203      	movs	r2, #3
 800714e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2200      	movs	r2, #0
 8007156:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	68ba      	ldr	r2, [r7, #8]
 800715c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	88fa      	ldrh	r2, [r7, #6]
 8007162:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	88fa      	ldrh	r2, [r7, #6]
 8007168:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2200      	movs	r2, #0
 800716e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2200      	movs	r2, #0
 8007174:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2200      	movs	r2, #0
 800717a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2200      	movs	r2, #0
 8007180:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	2200      	movs	r2, #0
 8007186:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	689b      	ldr	r3, [r3, #8]
 800718c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007190:	d10f      	bne.n	80071b2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80071a0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	681a      	ldr	r2, [r3, #0]
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80071b0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071bc:	2b40      	cmp	r3, #64	@ 0x40
 80071be:	d007      	beq.n	80071d0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	681a      	ldr	r2, [r3, #0]
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80071ce:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	68db      	ldr	r3, [r3, #12]
 80071d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80071d8:	d14f      	bne.n	800727a <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	685b      	ldr	r3, [r3, #4]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d002      	beq.n	80071e8 <HAL_SPI_Transmit+0xf6>
 80071e2:	8afb      	ldrh	r3, [r7, #22]
 80071e4:	2b01      	cmp	r3, #1
 80071e6:	d142      	bne.n	800726e <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071ec:	881a      	ldrh	r2, [r3, #0]
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071f8:	1c9a      	adds	r2, r3, #2
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007202:	b29b      	uxth	r3, r3
 8007204:	3b01      	subs	r3, #1
 8007206:	b29a      	uxth	r2, r3
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800720c:	e02f      	b.n	800726e <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	f003 0302 	and.w	r3, r3, #2
 8007218:	2b02      	cmp	r3, #2
 800721a:	d112      	bne.n	8007242 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007220:	881a      	ldrh	r2, [r3, #0]
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800722c:	1c9a      	adds	r2, r3, #2
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007236:	b29b      	uxth	r3, r3
 8007238:	3b01      	subs	r3, #1
 800723a:	b29a      	uxth	r2, r3
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007240:	e015      	b.n	800726e <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007242:	f7fb ff4f 	bl	80030e4 <HAL_GetTick>
 8007246:	4602      	mov	r2, r0
 8007248:	69bb      	ldr	r3, [r7, #24]
 800724a:	1ad3      	subs	r3, r2, r3
 800724c:	683a      	ldr	r2, [r7, #0]
 800724e:	429a      	cmp	r2, r3
 8007250:	d803      	bhi.n	800725a <HAL_SPI_Transmit+0x168>
 8007252:	683b      	ldr	r3, [r7, #0]
 8007254:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007258:	d102      	bne.n	8007260 <HAL_SPI_Transmit+0x16e>
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d106      	bne.n	800726e <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8007260:	2303      	movs	r3, #3
 8007262:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2201      	movs	r2, #1
 8007268:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800726c:	e07b      	b.n	8007366 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007272:	b29b      	uxth	r3, r3
 8007274:	2b00      	cmp	r3, #0
 8007276:	d1ca      	bne.n	800720e <HAL_SPI_Transmit+0x11c>
 8007278:	e050      	b.n	800731c <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d002      	beq.n	8007288 <HAL_SPI_Transmit+0x196>
 8007282:	8afb      	ldrh	r3, [r7, #22]
 8007284:	2b01      	cmp	r3, #1
 8007286:	d144      	bne.n	8007312 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	330c      	adds	r3, #12
 8007292:	7812      	ldrb	r2, [r2, #0]
 8007294:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800729a:	1c5a      	adds	r2, r3, #1
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	3b01      	subs	r3, #1
 80072a8:	b29a      	uxth	r2, r3
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80072ae:	e030      	b.n	8007312 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	689b      	ldr	r3, [r3, #8]
 80072b6:	f003 0302 	and.w	r3, r3, #2
 80072ba:	2b02      	cmp	r3, #2
 80072bc:	d113      	bne.n	80072e6 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	330c      	adds	r3, #12
 80072c8:	7812      	ldrb	r2, [r2, #0]
 80072ca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072d0:	1c5a      	adds	r2, r3, #1
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80072da:	b29b      	uxth	r3, r3
 80072dc:	3b01      	subs	r3, #1
 80072de:	b29a      	uxth	r2, r3
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80072e4:	e015      	b.n	8007312 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80072e6:	f7fb fefd 	bl	80030e4 <HAL_GetTick>
 80072ea:	4602      	mov	r2, r0
 80072ec:	69bb      	ldr	r3, [r7, #24]
 80072ee:	1ad3      	subs	r3, r2, r3
 80072f0:	683a      	ldr	r2, [r7, #0]
 80072f2:	429a      	cmp	r2, r3
 80072f4:	d803      	bhi.n	80072fe <HAL_SPI_Transmit+0x20c>
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80072fc:	d102      	bne.n	8007304 <HAL_SPI_Transmit+0x212>
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	2b00      	cmp	r3, #0
 8007302:	d106      	bne.n	8007312 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8007304:	2303      	movs	r3, #3
 8007306:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2201      	movs	r2, #1
 800730c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8007310:	e029      	b.n	8007366 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007316:	b29b      	uxth	r3, r3
 8007318:	2b00      	cmp	r3, #0
 800731a:	d1c9      	bne.n	80072b0 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800731c:	69ba      	ldr	r2, [r7, #24]
 800731e:	6839      	ldr	r1, [r7, #0]
 8007320:	68f8      	ldr	r0, [r7, #12]
 8007322:	f000 fd27 	bl	8007d74 <SPI_EndRxTxTransaction>
 8007326:	4603      	mov	r3, r0
 8007328:	2b00      	cmp	r3, #0
 800732a:	d002      	beq.n	8007332 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2220      	movs	r2, #32
 8007330:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	689b      	ldr	r3, [r3, #8]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d10a      	bne.n	8007350 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800733a:	2300      	movs	r3, #0
 800733c:	613b      	str	r3, [r7, #16]
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	613b      	str	r3, [r7, #16]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	613b      	str	r3, [r7, #16]
 800734e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007354:	2b00      	cmp	r3, #0
 8007356:	d002      	beq.n	800735e <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	77fb      	strb	r3, [r7, #31]
 800735c:	e003      	b.n	8007366 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2201      	movs	r2, #1
 8007362:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2200      	movs	r2, #0
 800736a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800736e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007370:	4618      	mov	r0, r3
 8007372:	3720      	adds	r7, #32
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b088      	sub	sp, #32
 800737c:	af02      	add	r7, sp, #8
 800737e:	60f8      	str	r0, [r7, #12]
 8007380:	60b9      	str	r1, [r7, #8]
 8007382:	603b      	str	r3, [r7, #0]
 8007384:	4613      	mov	r3, r2
 8007386:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007388:	2300      	movs	r3, #0
 800738a:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007392:	b2db      	uxtb	r3, r3
 8007394:	2b01      	cmp	r3, #1
 8007396:	d002      	beq.n	800739e <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8007398:	2302      	movs	r3, #2
 800739a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800739c:	e0fb      	b.n	8007596 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	685b      	ldr	r3, [r3, #4]
 80073a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80073a6:	d112      	bne.n	80073ce <HAL_SPI_Receive+0x56>
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d10e      	bne.n	80073ce <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	2204      	movs	r2, #4
 80073b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80073b8:	88fa      	ldrh	r2, [r7, #6]
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	9300      	str	r3, [sp, #0]
 80073be:	4613      	mov	r3, r2
 80073c0:	68ba      	ldr	r2, [r7, #8]
 80073c2:	68b9      	ldr	r1, [r7, #8]
 80073c4:	68f8      	ldr	r0, [r7, #12]
 80073c6:	f000 f8ef 	bl	80075a8 <HAL_SPI_TransmitReceive>
 80073ca:	4603      	mov	r3, r0
 80073cc:	e0e8      	b.n	80075a0 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80073d4:	2b01      	cmp	r3, #1
 80073d6:	d101      	bne.n	80073dc <HAL_SPI_Receive+0x64>
 80073d8:	2302      	movs	r3, #2
 80073da:	e0e1      	b.n	80075a0 <HAL_SPI_Receive+0x228>
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2201      	movs	r2, #1
 80073e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80073e4:	f7fb fe7e 	bl	80030e4 <HAL_GetTick>
 80073e8:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d002      	beq.n	80073f6 <HAL_SPI_Receive+0x7e>
 80073f0:	88fb      	ldrh	r3, [r7, #6]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d102      	bne.n	80073fc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80073f6:	2301      	movs	r3, #1
 80073f8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80073fa:	e0cc      	b.n	8007596 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2204      	movs	r2, #4
 8007400:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2200      	movs	r2, #0
 8007408:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	68ba      	ldr	r2, [r7, #8]
 800740e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	88fa      	ldrh	r2, [r7, #6]
 8007414:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	88fa      	ldrh	r2, [r7, #6]
 800741a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2200      	movs	r2, #0
 8007420:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	2200      	movs	r2, #0
 800742c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	2200      	movs	r2, #0
 8007432:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2200      	movs	r2, #0
 8007438:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007442:	d10f      	bne.n	8007464 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	681a      	ldr	r2, [r3, #0]
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007452:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	681a      	ldr	r2, [r3, #0]
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007462:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800746e:	2b40      	cmp	r3, #64	@ 0x40
 8007470:	d007      	beq.n	8007482 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	681a      	ldr	r2, [r3, #0]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007480:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	68db      	ldr	r3, [r3, #12]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d16a      	bne.n	8007560 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800748a:	e032      	b.n	80074f2 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	f003 0301 	and.w	r3, r3, #1
 8007496:	2b01      	cmp	r3, #1
 8007498:	d115      	bne.n	80074c6 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f103 020c 	add.w	r2, r3, #12
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074a6:	7812      	ldrb	r2, [r2, #0]
 80074a8:	b2d2      	uxtb	r2, r2
 80074aa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b0:	1c5a      	adds	r2, r3, #1
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074ba:	b29b      	uxth	r3, r3
 80074bc:	3b01      	subs	r3, #1
 80074be:	b29a      	uxth	r2, r3
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80074c4:	e015      	b.n	80074f2 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80074c6:	f7fb fe0d 	bl	80030e4 <HAL_GetTick>
 80074ca:	4602      	mov	r2, r0
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	1ad3      	subs	r3, r2, r3
 80074d0:	683a      	ldr	r2, [r7, #0]
 80074d2:	429a      	cmp	r2, r3
 80074d4:	d803      	bhi.n	80074de <HAL_SPI_Receive+0x166>
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80074dc:	d102      	bne.n	80074e4 <HAL_SPI_Receive+0x16c>
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d106      	bne.n	80074f2 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 80074e4:	2303      	movs	r3, #3
 80074e6:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80074f0:	e051      	b.n	8007596 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074f6:	b29b      	uxth	r3, r3
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d1c7      	bne.n	800748c <HAL_SPI_Receive+0x114>
 80074fc:	e035      	b.n	800756a <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	689b      	ldr	r3, [r3, #8]
 8007504:	f003 0301 	and.w	r3, r3, #1
 8007508:	2b01      	cmp	r3, #1
 800750a:	d113      	bne.n	8007534 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	68da      	ldr	r2, [r3, #12]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007516:	b292      	uxth	r2, r2
 8007518:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800751e:	1c9a      	adds	r2, r3, #2
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007528:	b29b      	uxth	r3, r3
 800752a:	3b01      	subs	r3, #1
 800752c:	b29a      	uxth	r2, r3
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007532:	e015      	b.n	8007560 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007534:	f7fb fdd6 	bl	80030e4 <HAL_GetTick>
 8007538:	4602      	mov	r2, r0
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	1ad3      	subs	r3, r2, r3
 800753e:	683a      	ldr	r2, [r7, #0]
 8007540:	429a      	cmp	r2, r3
 8007542:	d803      	bhi.n	800754c <HAL_SPI_Receive+0x1d4>
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800754a:	d102      	bne.n	8007552 <HAL_SPI_Receive+0x1da>
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d106      	bne.n	8007560 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8007552:	2303      	movs	r3, #3
 8007554:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2201      	movs	r2, #1
 800755a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800755e:	e01a      	b.n	8007596 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007564:	b29b      	uxth	r3, r3
 8007566:	2b00      	cmp	r3, #0
 8007568:	d1c9      	bne.n	80074fe <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800756a:	693a      	ldr	r2, [r7, #16]
 800756c:	6839      	ldr	r1, [r7, #0]
 800756e:	68f8      	ldr	r0, [r7, #12]
 8007570:	f000 fb9a 	bl	8007ca8 <SPI_EndRxTransaction>
 8007574:	4603      	mov	r3, r0
 8007576:	2b00      	cmp	r3, #0
 8007578:	d002      	beq.n	8007580 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2220      	movs	r2, #32
 800757e:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007584:	2b00      	cmp	r3, #0
 8007586:	d002      	beq.n	800758e <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8007588:	2301      	movs	r3, #1
 800758a:	75fb      	strb	r3, [r7, #23]
 800758c:	e003      	b.n	8007596 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2201      	movs	r2, #1
 8007592:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2200      	movs	r2, #0
 800759a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800759e:	7dfb      	ldrb	r3, [r7, #23]
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3718      	adds	r7, #24
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}

080075a8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b08c      	sub	sp, #48	@ 0x30
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	60f8      	str	r0, [r7, #12]
 80075b0:	60b9      	str	r1, [r7, #8]
 80075b2:	607a      	str	r2, [r7, #4]
 80075b4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80075b6:	2301      	movs	r3, #1
 80075b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80075ba:	2300      	movs	r3, #0
 80075bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	d101      	bne.n	80075ce <HAL_SPI_TransmitReceive+0x26>
 80075ca:	2302      	movs	r3, #2
 80075cc:	e198      	b.n	8007900 <HAL_SPI_TransmitReceive+0x358>
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2201      	movs	r2, #1
 80075d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80075d6:	f7fb fd85 	bl	80030e4 <HAL_GetTick>
 80075da:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80075e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80075ec:	887b      	ldrh	r3, [r7, #2]
 80075ee:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80075f0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	d00f      	beq.n	8007618 <HAL_SPI_TransmitReceive+0x70>
 80075f8:	69fb      	ldr	r3, [r7, #28]
 80075fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80075fe:	d107      	bne.n	8007610 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d103      	bne.n	8007610 <HAL_SPI_TransmitReceive+0x68>
 8007608:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800760c:	2b04      	cmp	r3, #4
 800760e:	d003      	beq.n	8007618 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007610:	2302      	movs	r3, #2
 8007612:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8007616:	e16d      	b.n	80078f4 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d005      	beq.n	800762a <HAL_SPI_TransmitReceive+0x82>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d002      	beq.n	800762a <HAL_SPI_TransmitReceive+0x82>
 8007624:	887b      	ldrh	r3, [r7, #2]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d103      	bne.n	8007632 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800762a:	2301      	movs	r3, #1
 800762c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8007630:	e160      	b.n	80078f4 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007638:	b2db      	uxtb	r3, r3
 800763a:	2b04      	cmp	r3, #4
 800763c:	d003      	beq.n	8007646 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2205      	movs	r2, #5
 8007642:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	2200      	movs	r2, #0
 800764a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	687a      	ldr	r2, [r7, #4]
 8007650:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	887a      	ldrh	r2, [r7, #2]
 8007656:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	887a      	ldrh	r2, [r7, #2]
 800765c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	68ba      	ldr	r2, [r7, #8]
 8007662:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	887a      	ldrh	r2, [r7, #2]
 8007668:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	887a      	ldrh	r2, [r7, #2]
 800766e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2200      	movs	r2, #0
 8007674:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2200      	movs	r2, #0
 800767a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007686:	2b40      	cmp	r3, #64	@ 0x40
 8007688:	d007      	beq.n	800769a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	681a      	ldr	r2, [r3, #0]
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007698:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	68db      	ldr	r3, [r3, #12]
 800769e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80076a2:	d17c      	bne.n	800779e <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d002      	beq.n	80076b2 <HAL_SPI_TransmitReceive+0x10a>
 80076ac:	8b7b      	ldrh	r3, [r7, #26]
 80076ae:	2b01      	cmp	r3, #1
 80076b0:	d16a      	bne.n	8007788 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076b6:	881a      	ldrh	r2, [r3, #0]
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076c2:	1c9a      	adds	r2, r3, #2
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076cc:	b29b      	uxth	r3, r3
 80076ce:	3b01      	subs	r3, #1
 80076d0:	b29a      	uxth	r2, r3
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80076d6:	e057      	b.n	8007788 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	f003 0302 	and.w	r3, r3, #2
 80076e2:	2b02      	cmp	r3, #2
 80076e4:	d11b      	bne.n	800771e <HAL_SPI_TransmitReceive+0x176>
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d016      	beq.n	800771e <HAL_SPI_TransmitReceive+0x176>
 80076f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076f2:	2b01      	cmp	r3, #1
 80076f4:	d113      	bne.n	800771e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076fa:	881a      	ldrh	r2, [r3, #0]
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007706:	1c9a      	adds	r2, r3, #2
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007710:	b29b      	uxth	r3, r3
 8007712:	3b01      	subs	r3, #1
 8007714:	b29a      	uxth	r2, r3
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800771a:	2300      	movs	r3, #0
 800771c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	689b      	ldr	r3, [r3, #8]
 8007724:	f003 0301 	and.w	r3, r3, #1
 8007728:	2b01      	cmp	r3, #1
 800772a:	d119      	bne.n	8007760 <HAL_SPI_TransmitReceive+0x1b8>
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007730:	b29b      	uxth	r3, r3
 8007732:	2b00      	cmp	r3, #0
 8007734:	d014      	beq.n	8007760 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	68da      	ldr	r2, [r3, #12]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007740:	b292      	uxth	r2, r2
 8007742:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007748:	1c9a      	adds	r2, r3, #2
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007752:	b29b      	uxth	r3, r3
 8007754:	3b01      	subs	r3, #1
 8007756:	b29a      	uxth	r2, r3
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800775c:	2301      	movs	r3, #1
 800775e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007760:	f7fb fcc0 	bl	80030e4 <HAL_GetTick>
 8007764:	4602      	mov	r2, r0
 8007766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007768:	1ad3      	subs	r3, r2, r3
 800776a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800776c:	429a      	cmp	r2, r3
 800776e:	d80b      	bhi.n	8007788 <HAL_SPI_TransmitReceive+0x1e0>
 8007770:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007772:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007776:	d007      	beq.n	8007788 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8007778:	2303      	movs	r3, #3
 800777a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2201      	movs	r2, #1
 8007782:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8007786:	e0b5      	b.n	80078f4 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800778c:	b29b      	uxth	r3, r3
 800778e:	2b00      	cmp	r3, #0
 8007790:	d1a2      	bne.n	80076d8 <HAL_SPI_TransmitReceive+0x130>
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007796:	b29b      	uxth	r3, r3
 8007798:	2b00      	cmp	r3, #0
 800779a:	d19d      	bne.n	80076d8 <HAL_SPI_TransmitReceive+0x130>
 800779c:	e080      	b.n	80078a0 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d002      	beq.n	80077ac <HAL_SPI_TransmitReceive+0x204>
 80077a6:	8b7b      	ldrh	r3, [r7, #26]
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d16f      	bne.n	800788c <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	330c      	adds	r3, #12
 80077b6:	7812      	ldrb	r2, [r2, #0]
 80077b8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077be:	1c5a      	adds	r2, r3, #1
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	3b01      	subs	r3, #1
 80077cc:	b29a      	uxth	r2, r3
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80077d2:	e05b      	b.n	800788c <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	f003 0302 	and.w	r3, r3, #2
 80077de:	2b02      	cmp	r3, #2
 80077e0:	d11c      	bne.n	800781c <HAL_SPI_TransmitReceive+0x274>
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077e6:	b29b      	uxth	r3, r3
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d017      	beq.n	800781c <HAL_SPI_TransmitReceive+0x274>
 80077ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077ee:	2b01      	cmp	r3, #1
 80077f0:	d114      	bne.n	800781c <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	330c      	adds	r3, #12
 80077fc:	7812      	ldrb	r2, [r2, #0]
 80077fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007804:	1c5a      	adds	r2, r3, #1
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800780e:	b29b      	uxth	r3, r3
 8007810:	3b01      	subs	r3, #1
 8007812:	b29a      	uxth	r2, r3
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007818:	2300      	movs	r3, #0
 800781a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	f003 0301 	and.w	r3, r3, #1
 8007826:	2b01      	cmp	r3, #1
 8007828:	d119      	bne.n	800785e <HAL_SPI_TransmitReceive+0x2b6>
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800782e:	b29b      	uxth	r3, r3
 8007830:	2b00      	cmp	r3, #0
 8007832:	d014      	beq.n	800785e <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68da      	ldr	r2, [r3, #12]
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800783e:	b2d2      	uxtb	r2, r2
 8007840:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007846:	1c5a      	adds	r2, r3, #1
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007850:	b29b      	uxth	r3, r3
 8007852:	3b01      	subs	r3, #1
 8007854:	b29a      	uxth	r2, r3
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800785a:	2301      	movs	r3, #1
 800785c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800785e:	f7fb fc41 	bl	80030e4 <HAL_GetTick>
 8007862:	4602      	mov	r2, r0
 8007864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007866:	1ad3      	subs	r3, r2, r3
 8007868:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800786a:	429a      	cmp	r2, r3
 800786c:	d803      	bhi.n	8007876 <HAL_SPI_TransmitReceive+0x2ce>
 800786e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007870:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007874:	d102      	bne.n	800787c <HAL_SPI_TransmitReceive+0x2d4>
 8007876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007878:	2b00      	cmp	r3, #0
 800787a:	d107      	bne.n	800788c <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 800787c:	2303      	movs	r3, #3
 800787e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2201      	movs	r2, #1
 8007886:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 800788a:	e033      	b.n	80078f4 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007890:	b29b      	uxth	r3, r3
 8007892:	2b00      	cmp	r3, #0
 8007894:	d19e      	bne.n	80077d4 <HAL_SPI_TransmitReceive+0x22c>
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800789a:	b29b      	uxth	r3, r3
 800789c:	2b00      	cmp	r3, #0
 800789e:	d199      	bne.n	80077d4 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80078a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078a2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80078a4:	68f8      	ldr	r0, [r7, #12]
 80078a6:	f000 fa65 	bl	8007d74 <SPI_EndRxTxTransaction>
 80078aa:	4603      	mov	r3, r0
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d006      	beq.n	80078be <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80078b0:	2301      	movs	r3, #1
 80078b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	2220      	movs	r2, #32
 80078ba:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80078bc:	e01a      	b.n	80078f4 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	689b      	ldr	r3, [r3, #8]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d10a      	bne.n	80078dc <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078c6:	2300      	movs	r3, #0
 80078c8:	617b      	str	r3, [r7, #20]
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	68db      	ldr	r3, [r3, #12]
 80078d0:	617b      	str	r3, [r7, #20]
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	617b      	str	r3, [r7, #20]
 80078da:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d003      	beq.n	80078ec <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80078ea:	e003      	b.n	80078f4 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	2201      	movs	r2, #1
 80078f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2200      	movs	r2, #0
 80078f8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80078fc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8007900:	4618      	mov	r0, r3
 8007902:	3730      	adds	r7, #48	@ 0x30
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}

08007908 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b086      	sub	sp, #24
 800790c:	af00      	add	r7, sp, #0
 800790e:	60f8      	str	r0, [r7, #12]
 8007910:	60b9      	str	r1, [r7, #8]
 8007912:	4613      	mov	r3, r2
 8007914:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007916:	2300      	movs	r3, #0
 8007918:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007920:	2b01      	cmp	r3, #1
 8007922:	d101      	bne.n	8007928 <HAL_SPI_Transmit_DMA+0x20>
 8007924:	2302      	movs	r3, #2
 8007926:	e097      	b.n	8007a58 <HAL_SPI_Transmit_DMA+0x150>
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	2201      	movs	r2, #1
 800792c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007936:	b2db      	uxtb	r3, r3
 8007938:	2b01      	cmp	r3, #1
 800793a:	d002      	beq.n	8007942 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800793c:	2302      	movs	r3, #2
 800793e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007940:	e085      	b.n	8007a4e <HAL_SPI_Transmit_DMA+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d002      	beq.n	800794e <HAL_SPI_Transmit_DMA+0x46>
 8007948:	88fb      	ldrh	r3, [r7, #6]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d102      	bne.n	8007954 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800794e:	2301      	movs	r3, #1
 8007950:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007952:	e07c      	b.n	8007a4e <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	2203      	movs	r2, #3
 8007958:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	2200      	movs	r2, #0
 8007960:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	68ba      	ldr	r2, [r7, #8]
 8007966:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	88fa      	ldrh	r2, [r7, #6]
 800796c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	88fa      	ldrh	r2, [r7, #6]
 8007972:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2200      	movs	r2, #0
 8007978:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2200      	movs	r2, #0
 800797e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2200      	movs	r2, #0
 8007984:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2200      	movs	r2, #0
 800798a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2200      	movs	r2, #0
 8007990:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	689b      	ldr	r3, [r3, #8]
 8007996:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800799a:	d10f      	bne.n	80079bc <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	681a      	ldr	r2, [r3, #0]
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80079aa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	681a      	ldr	r2, [r3, #0]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80079ba:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079c0:	4a27      	ldr	r2, [pc, #156]	@ (8007a60 <HAL_SPI_Transmit_DMA+0x158>)
 80079c2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079c8:	4a26      	ldr	r2, [pc, #152]	@ (8007a64 <HAL_SPI_Transmit_DMA+0x15c>)
 80079ca:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079d0:	4a25      	ldr	r2, [pc, #148]	@ (8007a68 <HAL_SPI_Transmit_DMA+0x160>)
 80079d2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079d8:	2200      	movs	r2, #0
 80079da:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079e4:	4619      	mov	r1, r3
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	330c      	adds	r3, #12
 80079ec:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80079f2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80079f4:	f7fc fbce 	bl	8004194 <HAL_DMA_Start_IT>
 80079f8:	4603      	mov	r3, r0
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d008      	beq.n	8007a10 <HAL_SPI_Transmit_DMA+0x108>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a02:	f043 0210 	orr.w	r2, r3, #16
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	75fb      	strb	r3, [r7, #23]

    goto error;
 8007a0e:	e01e      	b.n	8007a4e <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a1a:	2b40      	cmp	r3, #64	@ 0x40
 8007a1c:	d007      	beq.n	8007a2e <HAL_SPI_Transmit_DMA+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	681a      	ldr	r2, [r3, #0]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a2c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	685a      	ldr	r2, [r3, #4]
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f042 0220 	orr.w	r2, r2, #32
 8007a3c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	685a      	ldr	r2, [r3, #4]
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f042 0202 	orr.w	r2, r2, #2
 8007a4c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2200      	movs	r2, #0
 8007a52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007a56:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	3718      	adds	r7, #24
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bd80      	pop	{r7, pc}
 8007a60:	08007b3d 	.word	0x08007b3d
 8007a64:	08007a95 	.word	0x08007a95
 8007a68:	08007b59 	.word	0x08007b59

08007a6c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8007a6c:	b480      	push	{r7}
 8007a6e:	b083      	sub	sp, #12
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8007a74:	bf00      	nop
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b083      	sub	sp, #12
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007a88:	bf00      	nop
 8007a8a:	370c      	adds	r7, #12
 8007a8c:	46bd      	mov	sp, r7
 8007a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a92:	4770      	bx	lr

08007a94 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b086      	sub	sp, #24
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007aa0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007aa2:	f7fb fb1f 	bl	80030e4 <HAL_GetTick>
 8007aa6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ab2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ab6:	d03b      	beq.n	8007b30 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	685a      	ldr	r2, [r3, #4]
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f022 0220 	bic.w	r2, r2, #32
 8007ac6:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007ac8:	697b      	ldr	r3, [r7, #20]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	685a      	ldr	r2, [r3, #4]
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f022 0202 	bic.w	r2, r2, #2
 8007ad6:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007ad8:	693a      	ldr	r2, [r7, #16]
 8007ada:	2164      	movs	r1, #100	@ 0x64
 8007adc:	6978      	ldr	r0, [r7, #20]
 8007ade:	f000 f949 	bl	8007d74 <SPI_EndRxTxTransaction>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d005      	beq.n	8007af4 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007aec:	f043 0220 	orr.w	r2, r3, #32
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d10a      	bne.n	8007b12 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007afc:	2300      	movs	r3, #0
 8007afe:	60fb      	str	r3, [r7, #12]
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	68db      	ldr	r3, [r3, #12]
 8007b06:	60fb      	str	r3, [r7, #12]
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	689b      	ldr	r3, [r3, #8]
 8007b0e:	60fb      	str	r3, [r7, #12]
 8007b10:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	2200      	movs	r2, #0
 8007b16:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d003      	beq.n	8007b30 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8007b28:	6978      	ldr	r0, [r7, #20]
 8007b2a:	f7ff ffa9 	bl	8007a80 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8007b2e:	e002      	b.n	8007b36 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8007b30:	6978      	ldr	r0, [r7, #20]
 8007b32:	f7fb f9a1 	bl	8002e78 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b36:	3718      	adds	r7, #24
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}

08007b3c <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007b3c:	b580      	push	{r7, lr}
 8007b3e:	b084      	sub	sp, #16
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b48:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8007b4a:	68f8      	ldr	r0, [r7, #12]
 8007b4c:	f7ff ff8e 	bl	8007a6c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b50:	bf00      	nop
 8007b52:	3710      	adds	r7, #16
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bd80      	pop	{r7, pc}

08007b58 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b084      	sub	sp, #16
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b64:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	685a      	ldr	r2, [r3, #4]
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f022 0203 	bic.w	r2, r2, #3
 8007b74:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b7a:	f043 0210 	orr.w	r2, r3, #16
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2201      	movs	r2, #1
 8007b86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007b8a:	68f8      	ldr	r0, [r7, #12]
 8007b8c:	f7ff ff78 	bl	8007a80 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007b90:	bf00      	nop
 8007b92:	3710      	adds	r7, #16
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b088      	sub	sp, #32
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	60f8      	str	r0, [r7, #12]
 8007ba0:	60b9      	str	r1, [r7, #8]
 8007ba2:	603b      	str	r3, [r7, #0]
 8007ba4:	4613      	mov	r3, r2
 8007ba6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007ba8:	f7fb fa9c 	bl	80030e4 <HAL_GetTick>
 8007bac:	4602      	mov	r2, r0
 8007bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb0:	1a9b      	subs	r3, r3, r2
 8007bb2:	683a      	ldr	r2, [r7, #0]
 8007bb4:	4413      	add	r3, r2
 8007bb6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007bb8:	f7fb fa94 	bl	80030e4 <HAL_GetTick>
 8007bbc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007bbe:	4b39      	ldr	r3, [pc, #228]	@ (8007ca4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	015b      	lsls	r3, r3, #5
 8007bc4:	0d1b      	lsrs	r3, r3, #20
 8007bc6:	69fa      	ldr	r2, [r7, #28]
 8007bc8:	fb02 f303 	mul.w	r3, r2, r3
 8007bcc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007bce:	e054      	b.n	8007c7a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007bd6:	d050      	beq.n	8007c7a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007bd8:	f7fb fa84 	bl	80030e4 <HAL_GetTick>
 8007bdc:	4602      	mov	r2, r0
 8007bde:	69bb      	ldr	r3, [r7, #24]
 8007be0:	1ad3      	subs	r3, r2, r3
 8007be2:	69fa      	ldr	r2, [r7, #28]
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d902      	bls.n	8007bee <SPI_WaitFlagStateUntilTimeout+0x56>
 8007be8:	69fb      	ldr	r3, [r7, #28]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d13d      	bne.n	8007c6a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	685a      	ldr	r2, [r3, #4]
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007bfc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007c06:	d111      	bne.n	8007c2c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	689b      	ldr	r3, [r3, #8]
 8007c0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c10:	d004      	beq.n	8007c1c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007c1a:	d107      	bne.n	8007c2c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	681a      	ldr	r2, [r3, #0]
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007c2a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c34:	d10f      	bne.n	8007c56 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007c44:	601a      	str	r2, [r3, #0]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007c54:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	2201      	movs	r2, #1
 8007c5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	2200      	movs	r2, #0
 8007c62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007c66:	2303      	movs	r3, #3
 8007c68:	e017      	b.n	8007c9a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d101      	bne.n	8007c74 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007c70:	2300      	movs	r3, #0
 8007c72:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	3b01      	subs	r3, #1
 8007c78:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	689a      	ldr	r2, [r3, #8]
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	4013      	ands	r3, r2
 8007c84:	68ba      	ldr	r2, [r7, #8]
 8007c86:	429a      	cmp	r2, r3
 8007c88:	bf0c      	ite	eq
 8007c8a:	2301      	moveq	r3, #1
 8007c8c:	2300      	movne	r3, #0
 8007c8e:	b2db      	uxtb	r3, r3
 8007c90:	461a      	mov	r2, r3
 8007c92:	79fb      	ldrb	r3, [r7, #7]
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d19b      	bne.n	8007bd0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007c98:	2300      	movs	r3, #0
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	3720      	adds	r7, #32
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
 8007ca2:	bf00      	nop
 8007ca4:	2000001c 	.word	0x2000001c

08007ca8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b086      	sub	sp, #24
 8007cac:	af02      	add	r7, sp, #8
 8007cae:	60f8      	str	r0, [r7, #12]
 8007cb0:	60b9      	str	r1, [r7, #8]
 8007cb2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007cbc:	d111      	bne.n	8007ce2 <SPI_EndRxTransaction+0x3a>
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	689b      	ldr	r3, [r3, #8]
 8007cc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cc6:	d004      	beq.n	8007cd2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	689b      	ldr	r3, [r3, #8]
 8007ccc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cd0:	d107      	bne.n	8007ce2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	681a      	ldr	r2, [r3, #0]
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ce0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007cea:	d12a      	bne.n	8007d42 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cf4:	d012      	beq.n	8007d1c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	9300      	str	r3, [sp, #0]
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	2180      	movs	r1, #128	@ 0x80
 8007d00:	68f8      	ldr	r0, [r7, #12]
 8007d02:	f7ff ff49 	bl	8007b98 <SPI_WaitFlagStateUntilTimeout>
 8007d06:	4603      	mov	r3, r0
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d02d      	beq.n	8007d68 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d10:	f043 0220 	orr.w	r2, r3, #32
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007d18:	2303      	movs	r3, #3
 8007d1a:	e026      	b.n	8007d6a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	9300      	str	r3, [sp, #0]
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	2200      	movs	r2, #0
 8007d24:	2101      	movs	r1, #1
 8007d26:	68f8      	ldr	r0, [r7, #12]
 8007d28:	f7ff ff36 	bl	8007b98 <SPI_WaitFlagStateUntilTimeout>
 8007d2c:	4603      	mov	r3, r0
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d01a      	beq.n	8007d68 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d36:	f043 0220 	orr.w	r2, r3, #32
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8007d3e:	2303      	movs	r3, #3
 8007d40:	e013      	b.n	8007d6a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	9300      	str	r3, [sp, #0]
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	2200      	movs	r2, #0
 8007d4a:	2101      	movs	r1, #1
 8007d4c:	68f8      	ldr	r0, [r7, #12]
 8007d4e:	f7ff ff23 	bl	8007b98 <SPI_WaitFlagStateUntilTimeout>
 8007d52:	4603      	mov	r3, r0
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d007      	beq.n	8007d68 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d5c:	f043 0220 	orr.w	r2, r3, #32
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007d64:	2303      	movs	r3, #3
 8007d66:	e000      	b.n	8007d6a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007d68:	2300      	movs	r3, #0
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3710      	adds	r7, #16
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}
	...

08007d74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b088      	sub	sp, #32
 8007d78:	af02      	add	r7, sp, #8
 8007d7a:	60f8      	str	r0, [r7, #12]
 8007d7c:	60b9      	str	r1, [r7, #8]
 8007d7e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	9300      	str	r3, [sp, #0]
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	2201      	movs	r2, #1
 8007d88:	2102      	movs	r1, #2
 8007d8a:	68f8      	ldr	r0, [r7, #12]
 8007d8c:	f7ff ff04 	bl	8007b98 <SPI_WaitFlagStateUntilTimeout>
 8007d90:	4603      	mov	r3, r0
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d007      	beq.n	8007da6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d9a:	f043 0220 	orr.w	r2, r3, #32
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007da2:	2303      	movs	r3, #3
 8007da4:	e032      	b.n	8007e0c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007da6:	4b1b      	ldr	r3, [pc, #108]	@ (8007e14 <SPI_EndRxTxTransaction+0xa0>)
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4a1b      	ldr	r2, [pc, #108]	@ (8007e18 <SPI_EndRxTxTransaction+0xa4>)
 8007dac:	fba2 2303 	umull	r2, r3, r2, r3
 8007db0:	0d5b      	lsrs	r3, r3, #21
 8007db2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007db6:	fb02 f303 	mul.w	r3, r2, r3
 8007dba:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	685b      	ldr	r3, [r3, #4]
 8007dc0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007dc4:	d112      	bne.n	8007dec <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	9300      	str	r3, [sp, #0]
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	2180      	movs	r1, #128	@ 0x80
 8007dd0:	68f8      	ldr	r0, [r7, #12]
 8007dd2:	f7ff fee1 	bl	8007b98 <SPI_WaitFlagStateUntilTimeout>
 8007dd6:	4603      	mov	r3, r0
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d016      	beq.n	8007e0a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007de0:	f043 0220 	orr.w	r2, r3, #32
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007de8:	2303      	movs	r3, #3
 8007dea:	e00f      	b.n	8007e0c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d00a      	beq.n	8007e08 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	3b01      	subs	r3, #1
 8007df6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e02:	2b80      	cmp	r3, #128	@ 0x80
 8007e04:	d0f2      	beq.n	8007dec <SPI_EndRxTxTransaction+0x78>
 8007e06:	e000      	b.n	8007e0a <SPI_EndRxTxTransaction+0x96>
        break;
 8007e08:	bf00      	nop
  }

  return HAL_OK;
 8007e0a:	2300      	movs	r3, #0
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	3718      	adds	r7, #24
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bd80      	pop	{r7, pc}
 8007e14:	2000001c 	.word	0x2000001c
 8007e18:	165e9f81 	.word	0x165e9f81

08007e1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e1c:	b580      	push	{r7, lr}
 8007e1e:	b082      	sub	sp, #8
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d101      	bne.n	8007e2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	e041      	b.n	8007eb2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e34:	b2db      	uxtb	r3, r3
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d106      	bne.n	8007e48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f7fa fed0 	bl	8002be8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2202      	movs	r2, #2
 8007e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681a      	ldr	r2, [r3, #0]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	3304      	adds	r3, #4
 8007e58:	4619      	mov	r1, r3
 8007e5a:	4610      	mov	r0, r2
 8007e5c:	f000 f9c0 	bl	80081e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2201      	movs	r2, #1
 8007e64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2201      	movs	r2, #1
 8007e74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2201      	movs	r2, #1
 8007e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2201      	movs	r2, #1
 8007e94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2201      	movs	r2, #1
 8007eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007eb0:	2300      	movs	r3, #0
}
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	3708      	adds	r7, #8
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}
	...

08007ebc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b085      	sub	sp, #20
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007eca:	b2db      	uxtb	r3, r3
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d001      	beq.n	8007ed4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	e04e      	b.n	8007f72 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2202      	movs	r2, #2
 8007ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	68da      	ldr	r2, [r3, #12]
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	f042 0201 	orr.w	r2, r2, #1
 8007eea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4a23      	ldr	r2, [pc, #140]	@ (8007f80 <HAL_TIM_Base_Start_IT+0xc4>)
 8007ef2:	4293      	cmp	r3, r2
 8007ef4:	d022      	beq.n	8007f3c <HAL_TIM_Base_Start_IT+0x80>
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007efe:	d01d      	beq.n	8007f3c <HAL_TIM_Base_Start_IT+0x80>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4a1f      	ldr	r2, [pc, #124]	@ (8007f84 <HAL_TIM_Base_Start_IT+0xc8>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d018      	beq.n	8007f3c <HAL_TIM_Base_Start_IT+0x80>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	4a1e      	ldr	r2, [pc, #120]	@ (8007f88 <HAL_TIM_Base_Start_IT+0xcc>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d013      	beq.n	8007f3c <HAL_TIM_Base_Start_IT+0x80>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a1c      	ldr	r2, [pc, #112]	@ (8007f8c <HAL_TIM_Base_Start_IT+0xd0>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d00e      	beq.n	8007f3c <HAL_TIM_Base_Start_IT+0x80>
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a1b      	ldr	r2, [pc, #108]	@ (8007f90 <HAL_TIM_Base_Start_IT+0xd4>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d009      	beq.n	8007f3c <HAL_TIM_Base_Start_IT+0x80>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	4a19      	ldr	r2, [pc, #100]	@ (8007f94 <HAL_TIM_Base_Start_IT+0xd8>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d004      	beq.n	8007f3c <HAL_TIM_Base_Start_IT+0x80>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	4a18      	ldr	r2, [pc, #96]	@ (8007f98 <HAL_TIM_Base_Start_IT+0xdc>)
 8007f38:	4293      	cmp	r3, r2
 8007f3a:	d111      	bne.n	8007f60 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	689b      	ldr	r3, [r3, #8]
 8007f42:	f003 0307 	and.w	r3, r3, #7
 8007f46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2b06      	cmp	r3, #6
 8007f4c:	d010      	beq.n	8007f70 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f042 0201 	orr.w	r2, r2, #1
 8007f5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f5e:	e007      	b.n	8007f70 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f042 0201 	orr.w	r2, r2, #1
 8007f6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007f70:	2300      	movs	r3, #0
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3714      	adds	r7, #20
 8007f76:	46bd      	mov	sp, r7
 8007f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7c:	4770      	bx	lr
 8007f7e:	bf00      	nop
 8007f80:	40010000 	.word	0x40010000
 8007f84:	40000400 	.word	0x40000400
 8007f88:	40000800 	.word	0x40000800
 8007f8c:	40000c00 	.word	0x40000c00
 8007f90:	40010400 	.word	0x40010400
 8007f94:	40014000 	.word	0x40014000
 8007f98:	40001800 	.word	0x40001800

08007f9c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	68db      	ldr	r3, [r3, #12]
 8007faa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	691b      	ldr	r3, [r3, #16]
 8007fb2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007fb4:	68bb      	ldr	r3, [r7, #8]
 8007fb6:	f003 0302 	and.w	r3, r3, #2
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d020      	beq.n	8008000 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	f003 0302 	and.w	r3, r3, #2
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d01b      	beq.n	8008000 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	f06f 0202 	mvn.w	r2, #2
 8007fd0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	699b      	ldr	r3, [r3, #24]
 8007fde:	f003 0303 	and.w	r3, r3, #3
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d003      	beq.n	8007fee <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	f000 f8dc 	bl	80081a4 <HAL_TIM_IC_CaptureCallback>
 8007fec:	e005      	b.n	8007ffa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f000 f8ce 	bl	8008190 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ff4:	6878      	ldr	r0, [r7, #4]
 8007ff6:	f000 f8df 	bl	80081b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	f003 0304 	and.w	r3, r3, #4
 8008006:	2b00      	cmp	r3, #0
 8008008:	d020      	beq.n	800804c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	f003 0304 	and.w	r3, r3, #4
 8008010:	2b00      	cmp	r3, #0
 8008012:	d01b      	beq.n	800804c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f06f 0204 	mvn.w	r2, #4
 800801c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2202      	movs	r2, #2
 8008022:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	699b      	ldr	r3, [r3, #24]
 800802a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800802e:	2b00      	cmp	r3, #0
 8008030:	d003      	beq.n	800803a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008032:	6878      	ldr	r0, [r7, #4]
 8008034:	f000 f8b6 	bl	80081a4 <HAL_TIM_IC_CaptureCallback>
 8008038:	e005      	b.n	8008046 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f000 f8a8 	bl	8008190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	f000 f8b9 	bl	80081b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2200      	movs	r2, #0
 800804a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	f003 0308 	and.w	r3, r3, #8
 8008052:	2b00      	cmp	r3, #0
 8008054:	d020      	beq.n	8008098 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	f003 0308 	and.w	r3, r3, #8
 800805c:	2b00      	cmp	r3, #0
 800805e:	d01b      	beq.n	8008098 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f06f 0208 	mvn.w	r2, #8
 8008068:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2204      	movs	r2, #4
 800806e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	69db      	ldr	r3, [r3, #28]
 8008076:	f003 0303 	and.w	r3, r3, #3
 800807a:	2b00      	cmp	r3, #0
 800807c:	d003      	beq.n	8008086 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f000 f890 	bl	80081a4 <HAL_TIM_IC_CaptureCallback>
 8008084:	e005      	b.n	8008092 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 f882 	bl	8008190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f000 f893 	bl	80081b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2200      	movs	r2, #0
 8008096:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	f003 0310 	and.w	r3, r3, #16
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d020      	beq.n	80080e4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	f003 0310 	and.w	r3, r3, #16
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d01b      	beq.n	80080e4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f06f 0210 	mvn.w	r2, #16
 80080b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	2208      	movs	r2, #8
 80080ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	69db      	ldr	r3, [r3, #28]
 80080c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d003      	beq.n	80080d2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080ca:	6878      	ldr	r0, [r7, #4]
 80080cc:	f000 f86a 	bl	80081a4 <HAL_TIM_IC_CaptureCallback>
 80080d0:	e005      	b.n	80080de <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f000 f85c 	bl	8008190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080d8:	6878      	ldr	r0, [r7, #4]
 80080da:	f000 f86d 	bl	80081b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2200      	movs	r2, #0
 80080e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	f003 0301 	and.w	r3, r3, #1
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d00c      	beq.n	8008108 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	f003 0301 	and.w	r3, r3, #1
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d007      	beq.n	8008108 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f06f 0201 	mvn.w	r2, #1
 8008100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f000 f83a 	bl	800817c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800810e:	2b00      	cmp	r3, #0
 8008110:	d00c      	beq.n	800812c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008118:	2b00      	cmp	r3, #0
 800811a:	d007      	beq.n	800812c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008124:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f000 f98c 	bl	8008444 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008132:	2b00      	cmp	r3, #0
 8008134:	d00c      	beq.n	8008150 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800813c:	2b00      	cmp	r3, #0
 800813e:	d007      	beq.n	8008150 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f000 f83e 	bl	80081cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	f003 0320 	and.w	r3, r3, #32
 8008156:	2b00      	cmp	r3, #0
 8008158:	d00c      	beq.n	8008174 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	f003 0320 	and.w	r3, r3, #32
 8008160:	2b00      	cmp	r3, #0
 8008162:	d007      	beq.n	8008174 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f06f 0220 	mvn.w	r2, #32
 800816c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800816e:	6878      	ldr	r0, [r7, #4]
 8008170:	f000 f95e 	bl	8008430 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008174:	bf00      	nop
 8008176:	3710      	adds	r7, #16
 8008178:	46bd      	mov	sp, r7
 800817a:	bd80      	pop	{r7, pc}

0800817c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800817c:	b480      	push	{r7}
 800817e:	b083      	sub	sp, #12
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008184:	bf00      	nop
 8008186:	370c      	adds	r7, #12
 8008188:	46bd      	mov	sp, r7
 800818a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818e:	4770      	bx	lr

08008190 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008190:	b480      	push	{r7}
 8008192:	b083      	sub	sp, #12
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008198:	bf00      	nop
 800819a:	370c      	adds	r7, #12
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr

080081a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80081a4:	b480      	push	{r7}
 80081a6:	b083      	sub	sp, #12
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80081ac:	bf00      	nop
 80081ae:	370c      	adds	r7, #12
 80081b0:	46bd      	mov	sp, r7
 80081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b6:	4770      	bx	lr

080081b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b083      	sub	sp, #12
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80081c0:	bf00      	nop
 80081c2:	370c      	adds	r7, #12
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr

080081cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b083      	sub	sp, #12
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80081d4:	bf00      	nop
 80081d6:	370c      	adds	r7, #12
 80081d8:	46bd      	mov	sp, r7
 80081da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081de:	4770      	bx	lr

080081e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80081e0:	b480      	push	{r7}
 80081e2:	b085      	sub	sp, #20
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
 80081e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	4a46      	ldr	r2, [pc, #280]	@ (800830c <TIM_Base_SetConfig+0x12c>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d013      	beq.n	8008220 <TIM_Base_SetConfig+0x40>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081fe:	d00f      	beq.n	8008220 <TIM_Base_SetConfig+0x40>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	4a43      	ldr	r2, [pc, #268]	@ (8008310 <TIM_Base_SetConfig+0x130>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d00b      	beq.n	8008220 <TIM_Base_SetConfig+0x40>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	4a42      	ldr	r2, [pc, #264]	@ (8008314 <TIM_Base_SetConfig+0x134>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d007      	beq.n	8008220 <TIM_Base_SetConfig+0x40>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	4a41      	ldr	r2, [pc, #260]	@ (8008318 <TIM_Base_SetConfig+0x138>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d003      	beq.n	8008220 <TIM_Base_SetConfig+0x40>
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	4a40      	ldr	r2, [pc, #256]	@ (800831c <TIM_Base_SetConfig+0x13c>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d108      	bne.n	8008232 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008226:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	685b      	ldr	r3, [r3, #4]
 800822c:	68fa      	ldr	r2, [r7, #12]
 800822e:	4313      	orrs	r3, r2
 8008230:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	4a35      	ldr	r2, [pc, #212]	@ (800830c <TIM_Base_SetConfig+0x12c>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d02b      	beq.n	8008292 <TIM_Base_SetConfig+0xb2>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008240:	d027      	beq.n	8008292 <TIM_Base_SetConfig+0xb2>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	4a32      	ldr	r2, [pc, #200]	@ (8008310 <TIM_Base_SetConfig+0x130>)
 8008246:	4293      	cmp	r3, r2
 8008248:	d023      	beq.n	8008292 <TIM_Base_SetConfig+0xb2>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	4a31      	ldr	r2, [pc, #196]	@ (8008314 <TIM_Base_SetConfig+0x134>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d01f      	beq.n	8008292 <TIM_Base_SetConfig+0xb2>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	4a30      	ldr	r2, [pc, #192]	@ (8008318 <TIM_Base_SetConfig+0x138>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d01b      	beq.n	8008292 <TIM_Base_SetConfig+0xb2>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	4a2f      	ldr	r2, [pc, #188]	@ (800831c <TIM_Base_SetConfig+0x13c>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d017      	beq.n	8008292 <TIM_Base_SetConfig+0xb2>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	4a2e      	ldr	r2, [pc, #184]	@ (8008320 <TIM_Base_SetConfig+0x140>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d013      	beq.n	8008292 <TIM_Base_SetConfig+0xb2>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	4a2d      	ldr	r2, [pc, #180]	@ (8008324 <TIM_Base_SetConfig+0x144>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d00f      	beq.n	8008292 <TIM_Base_SetConfig+0xb2>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	4a2c      	ldr	r2, [pc, #176]	@ (8008328 <TIM_Base_SetConfig+0x148>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d00b      	beq.n	8008292 <TIM_Base_SetConfig+0xb2>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	4a2b      	ldr	r2, [pc, #172]	@ (800832c <TIM_Base_SetConfig+0x14c>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d007      	beq.n	8008292 <TIM_Base_SetConfig+0xb2>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	4a2a      	ldr	r2, [pc, #168]	@ (8008330 <TIM_Base_SetConfig+0x150>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d003      	beq.n	8008292 <TIM_Base_SetConfig+0xb2>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	4a29      	ldr	r2, [pc, #164]	@ (8008334 <TIM_Base_SetConfig+0x154>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d108      	bne.n	80082a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008298:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	68db      	ldr	r3, [r3, #12]
 800829e:	68fa      	ldr	r2, [r7, #12]
 80082a0:	4313      	orrs	r3, r2
 80082a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	695b      	ldr	r3, [r3, #20]
 80082ae:	4313      	orrs	r3, r2
 80082b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	68fa      	ldr	r2, [r7, #12]
 80082b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	689a      	ldr	r2, [r3, #8]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	681a      	ldr	r2, [r3, #0]
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	4a10      	ldr	r2, [pc, #64]	@ (800830c <TIM_Base_SetConfig+0x12c>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d003      	beq.n	80082d8 <TIM_Base_SetConfig+0xf8>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	4a12      	ldr	r2, [pc, #72]	@ (800831c <TIM_Base_SetConfig+0x13c>)
 80082d4:	4293      	cmp	r3, r2
 80082d6:	d103      	bne.n	80082e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	691a      	ldr	r2, [r3, #16]
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2201      	movs	r2, #1
 80082e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	691b      	ldr	r3, [r3, #16]
 80082ea:	f003 0301 	and.w	r3, r3, #1
 80082ee:	2b01      	cmp	r3, #1
 80082f0:	d105      	bne.n	80082fe <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	691b      	ldr	r3, [r3, #16]
 80082f6:	f023 0201 	bic.w	r2, r3, #1
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	611a      	str	r2, [r3, #16]
  }
}
 80082fe:	bf00      	nop
 8008300:	3714      	adds	r7, #20
 8008302:	46bd      	mov	sp, r7
 8008304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008308:	4770      	bx	lr
 800830a:	bf00      	nop
 800830c:	40010000 	.word	0x40010000
 8008310:	40000400 	.word	0x40000400
 8008314:	40000800 	.word	0x40000800
 8008318:	40000c00 	.word	0x40000c00
 800831c:	40010400 	.word	0x40010400
 8008320:	40014000 	.word	0x40014000
 8008324:	40014400 	.word	0x40014400
 8008328:	40014800 	.word	0x40014800
 800832c:	40001800 	.word	0x40001800
 8008330:	40001c00 	.word	0x40001c00
 8008334:	40002000 	.word	0x40002000

08008338 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008338:	b480      	push	{r7}
 800833a:	b085      	sub	sp, #20
 800833c:	af00      	add	r7, sp, #0
 800833e:	6078      	str	r0, [r7, #4]
 8008340:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008348:	2b01      	cmp	r3, #1
 800834a:	d101      	bne.n	8008350 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800834c:	2302      	movs	r3, #2
 800834e:	e05a      	b.n	8008406 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2201      	movs	r2, #1
 8008354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2202      	movs	r2, #2
 800835c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	685b      	ldr	r3, [r3, #4]
 8008366:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	689b      	ldr	r3, [r3, #8]
 800836e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008376:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	68fa      	ldr	r2, [r7, #12]
 800837e:	4313      	orrs	r3, r2
 8008380:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	68fa      	ldr	r2, [r7, #12]
 8008388:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4a21      	ldr	r2, [pc, #132]	@ (8008414 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008390:	4293      	cmp	r3, r2
 8008392:	d022      	beq.n	80083da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800839c:	d01d      	beq.n	80083da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	4a1d      	ldr	r2, [pc, #116]	@ (8008418 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80083a4:	4293      	cmp	r3, r2
 80083a6:	d018      	beq.n	80083da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4a1b      	ldr	r2, [pc, #108]	@ (800841c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d013      	beq.n	80083da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	4a1a      	ldr	r2, [pc, #104]	@ (8008420 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d00e      	beq.n	80083da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a18      	ldr	r2, [pc, #96]	@ (8008424 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80083c2:	4293      	cmp	r3, r2
 80083c4:	d009      	beq.n	80083da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	4a17      	ldr	r2, [pc, #92]	@ (8008428 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d004      	beq.n	80083da <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	4a15      	ldr	r2, [pc, #84]	@ (800842c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80083d6:	4293      	cmp	r3, r2
 80083d8:	d10c      	bne.n	80083f4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	685b      	ldr	r3, [r3, #4]
 80083e6:	68ba      	ldr	r2, [r7, #8]
 80083e8:	4313      	orrs	r3, r2
 80083ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	68ba      	ldr	r2, [r7, #8]
 80083f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2200      	movs	r2, #0
 8008400:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008404:	2300      	movs	r3, #0
}
 8008406:	4618      	mov	r0, r3
 8008408:	3714      	adds	r7, #20
 800840a:	46bd      	mov	sp, r7
 800840c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008410:	4770      	bx	lr
 8008412:	bf00      	nop
 8008414:	40010000 	.word	0x40010000
 8008418:	40000400 	.word	0x40000400
 800841c:	40000800 	.word	0x40000800
 8008420:	40000c00 	.word	0x40000c00
 8008424:	40010400 	.word	0x40010400
 8008428:	40014000 	.word	0x40014000
 800842c:	40001800 	.word	0x40001800

08008430 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008430:	b480      	push	{r7}
 8008432:	b083      	sub	sp, #12
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008438:	bf00      	nop
 800843a:	370c      	adds	r7, #12
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr

08008444 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008444:	b480      	push	{r7}
 8008446:	b083      	sub	sp, #12
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800844c:	bf00      	nop
 800844e:	370c      	adds	r7, #12
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b082      	sub	sp, #8
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d101      	bne.n	800846a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008466:	2301      	movs	r3, #1
 8008468:	e042      	b.n	80084f0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008470:	b2db      	uxtb	r3, r3
 8008472:	2b00      	cmp	r3, #0
 8008474:	d106      	bne.n	8008484 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2200      	movs	r2, #0
 800847a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800847e:	6878      	ldr	r0, [r7, #4]
 8008480:	f7fa fbf8 	bl	8002c74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2224      	movs	r2, #36	@ 0x24
 8008488:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	68da      	ldr	r2, [r3, #12]
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800849a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f000 fdbd 	bl	800901c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	691a      	ldr	r2, [r3, #16]
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80084b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	695a      	ldr	r2, [r3, #20]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80084c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	68da      	ldr	r2, [r3, #12]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80084d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	2200      	movs	r2, #0
 80084d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2220      	movs	r2, #32
 80084dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2220      	movs	r2, #32
 80084e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2200      	movs	r2, #0
 80084ec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80084ee:	2300      	movs	r3, #0
}
 80084f0:	4618      	mov	r0, r3
 80084f2:	3708      	adds	r7, #8
 80084f4:	46bd      	mov	sp, r7
 80084f6:	bd80      	pop	{r7, pc}

080084f8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b08a      	sub	sp, #40	@ 0x28
 80084fc:	af02      	add	r7, sp, #8
 80084fe:	60f8      	str	r0, [r7, #12]
 8008500:	60b9      	str	r1, [r7, #8]
 8008502:	603b      	str	r3, [r7, #0]
 8008504:	4613      	mov	r3, r2
 8008506:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008508:	2300      	movs	r3, #0
 800850a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008512:	b2db      	uxtb	r3, r3
 8008514:	2b20      	cmp	r3, #32
 8008516:	d175      	bne.n	8008604 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008518:	68bb      	ldr	r3, [r7, #8]
 800851a:	2b00      	cmp	r3, #0
 800851c:	d002      	beq.n	8008524 <HAL_UART_Transmit+0x2c>
 800851e:	88fb      	ldrh	r3, [r7, #6]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d101      	bne.n	8008528 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008524:	2301      	movs	r3, #1
 8008526:	e06e      	b.n	8008606 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2200      	movs	r2, #0
 800852c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	2221      	movs	r2, #33	@ 0x21
 8008532:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008536:	f7fa fdd5 	bl	80030e4 <HAL_GetTick>
 800853a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	88fa      	ldrh	r2, [r7, #6]
 8008540:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	88fa      	ldrh	r2, [r7, #6]
 8008546:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	689b      	ldr	r3, [r3, #8]
 800854c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008550:	d108      	bne.n	8008564 <HAL_UART_Transmit+0x6c>
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	691b      	ldr	r3, [r3, #16]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d104      	bne.n	8008564 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800855a:	2300      	movs	r3, #0
 800855c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800855e:	68bb      	ldr	r3, [r7, #8]
 8008560:	61bb      	str	r3, [r7, #24]
 8008562:	e003      	b.n	800856c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008568:	2300      	movs	r3, #0
 800856a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800856c:	e02e      	b.n	80085cc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	9300      	str	r3, [sp, #0]
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	2200      	movs	r2, #0
 8008576:	2180      	movs	r1, #128	@ 0x80
 8008578:	68f8      	ldr	r0, [r7, #12]
 800857a:	f000 fb1f 	bl	8008bbc <UART_WaitOnFlagUntilTimeout>
 800857e:	4603      	mov	r3, r0
 8008580:	2b00      	cmp	r3, #0
 8008582:	d005      	beq.n	8008590 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2220      	movs	r2, #32
 8008588:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800858c:	2303      	movs	r3, #3
 800858e:	e03a      	b.n	8008606 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008590:	69fb      	ldr	r3, [r7, #28]
 8008592:	2b00      	cmp	r3, #0
 8008594:	d10b      	bne.n	80085ae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008596:	69bb      	ldr	r3, [r7, #24]
 8008598:	881b      	ldrh	r3, [r3, #0]
 800859a:	461a      	mov	r2, r3
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80085a4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80085a6:	69bb      	ldr	r3, [r7, #24]
 80085a8:	3302      	adds	r3, #2
 80085aa:	61bb      	str	r3, [r7, #24]
 80085ac:	e007      	b.n	80085be <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80085ae:	69fb      	ldr	r3, [r7, #28]
 80085b0:	781a      	ldrb	r2, [r3, #0]
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80085b8:	69fb      	ldr	r3, [r7, #28]
 80085ba:	3301      	adds	r3, #1
 80085bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80085c2:	b29b      	uxth	r3, r3
 80085c4:	3b01      	subs	r3, #1
 80085c6:	b29a      	uxth	r2, r3
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80085d0:	b29b      	uxth	r3, r3
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d1cb      	bne.n	800856e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	9300      	str	r3, [sp, #0]
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	2200      	movs	r2, #0
 80085de:	2140      	movs	r1, #64	@ 0x40
 80085e0:	68f8      	ldr	r0, [r7, #12]
 80085e2:	f000 faeb 	bl	8008bbc <UART_WaitOnFlagUntilTimeout>
 80085e6:	4603      	mov	r3, r0
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d005      	beq.n	80085f8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	2220      	movs	r2, #32
 80085f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80085f4:	2303      	movs	r3, #3
 80085f6:	e006      	b.n	8008606 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2220      	movs	r2, #32
 80085fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008600:	2300      	movs	r3, #0
 8008602:	e000      	b.n	8008606 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008604:	2302      	movs	r3, #2
  }
}
 8008606:	4618      	mov	r0, r3
 8008608:	3720      	adds	r7, #32
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}

0800860e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800860e:	b580      	push	{r7, lr}
 8008610:	b084      	sub	sp, #16
 8008612:	af00      	add	r7, sp, #0
 8008614:	60f8      	str	r0, [r7, #12]
 8008616:	60b9      	str	r1, [r7, #8]
 8008618:	4613      	mov	r3, r2
 800861a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008622:	b2db      	uxtb	r3, r3
 8008624:	2b20      	cmp	r3, #32
 8008626:	d112      	bne.n	800864e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d002      	beq.n	8008634 <HAL_UART_Receive_IT+0x26>
 800862e:	88fb      	ldrh	r3, [r7, #6]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d101      	bne.n	8008638 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008634:	2301      	movs	r3, #1
 8008636:	e00b      	b.n	8008650 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2200      	movs	r2, #0
 800863c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800863e:	88fb      	ldrh	r3, [r7, #6]
 8008640:	461a      	mov	r2, r3
 8008642:	68b9      	ldr	r1, [r7, #8]
 8008644:	68f8      	ldr	r0, [r7, #12]
 8008646:	f000 fb12 	bl	8008c6e <UART_Start_Receive_IT>
 800864a:	4603      	mov	r3, r0
 800864c:	e000      	b.n	8008650 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800864e:	2302      	movs	r3, #2
  }
}
 8008650:	4618      	mov	r0, r3
 8008652:	3710      	adds	r7, #16
 8008654:	46bd      	mov	sp, r7
 8008656:	bd80      	pop	{r7, pc}

08008658 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b0ba      	sub	sp, #232	@ 0xe8
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	68db      	ldr	r3, [r3, #12]
 8008670:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	695b      	ldr	r3, [r3, #20]
 800867a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800867e:	2300      	movs	r3, #0
 8008680:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008684:	2300      	movs	r3, #0
 8008686:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800868a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800868e:	f003 030f 	and.w	r3, r3, #15
 8008692:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008696:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800869a:	2b00      	cmp	r3, #0
 800869c:	d10f      	bne.n	80086be <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800869e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086a2:	f003 0320 	and.w	r3, r3, #32
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d009      	beq.n	80086be <HAL_UART_IRQHandler+0x66>
 80086aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086ae:	f003 0320 	and.w	r3, r3, #32
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d003      	beq.n	80086be <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f000 fbf2 	bl	8008ea0 <UART_Receive_IT>
      return;
 80086bc:	e25b      	b.n	8008b76 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80086be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	f000 80de 	beq.w	8008884 <HAL_UART_IRQHandler+0x22c>
 80086c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086cc:	f003 0301 	and.w	r3, r3, #1
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d106      	bne.n	80086e2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80086d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086d8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80086dc:	2b00      	cmp	r3, #0
 80086de:	f000 80d1 	beq.w	8008884 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80086e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086e6:	f003 0301 	and.w	r3, r3, #1
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d00b      	beq.n	8008706 <HAL_UART_IRQHandler+0xae>
 80086ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d005      	beq.n	8008706 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80086fe:	f043 0201 	orr.w	r2, r3, #1
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008706:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800870a:	f003 0304 	and.w	r3, r3, #4
 800870e:	2b00      	cmp	r3, #0
 8008710:	d00b      	beq.n	800872a <HAL_UART_IRQHandler+0xd2>
 8008712:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008716:	f003 0301 	and.w	r3, r3, #1
 800871a:	2b00      	cmp	r3, #0
 800871c:	d005      	beq.n	800872a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008722:	f043 0202 	orr.w	r2, r3, #2
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800872a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800872e:	f003 0302 	and.w	r3, r3, #2
 8008732:	2b00      	cmp	r3, #0
 8008734:	d00b      	beq.n	800874e <HAL_UART_IRQHandler+0xf6>
 8008736:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800873a:	f003 0301 	and.w	r3, r3, #1
 800873e:	2b00      	cmp	r3, #0
 8008740:	d005      	beq.n	800874e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008746:	f043 0204 	orr.w	r2, r3, #4
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800874e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008752:	f003 0308 	and.w	r3, r3, #8
 8008756:	2b00      	cmp	r3, #0
 8008758:	d011      	beq.n	800877e <HAL_UART_IRQHandler+0x126>
 800875a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800875e:	f003 0320 	and.w	r3, r3, #32
 8008762:	2b00      	cmp	r3, #0
 8008764:	d105      	bne.n	8008772 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008766:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800876a:	f003 0301 	and.w	r3, r3, #1
 800876e:	2b00      	cmp	r3, #0
 8008770:	d005      	beq.n	800877e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008776:	f043 0208 	orr.w	r2, r3, #8
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008782:	2b00      	cmp	r3, #0
 8008784:	f000 81f2 	beq.w	8008b6c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800878c:	f003 0320 	and.w	r3, r3, #32
 8008790:	2b00      	cmp	r3, #0
 8008792:	d008      	beq.n	80087a6 <HAL_UART_IRQHandler+0x14e>
 8008794:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008798:	f003 0320 	and.w	r3, r3, #32
 800879c:	2b00      	cmp	r3, #0
 800879e:	d002      	beq.n	80087a6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f000 fb7d 	bl	8008ea0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	695b      	ldr	r3, [r3, #20]
 80087ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087b0:	2b40      	cmp	r3, #64	@ 0x40
 80087b2:	bf0c      	ite	eq
 80087b4:	2301      	moveq	r3, #1
 80087b6:	2300      	movne	r3, #0
 80087b8:	b2db      	uxtb	r3, r3
 80087ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087c2:	f003 0308 	and.w	r3, r3, #8
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d103      	bne.n	80087d2 <HAL_UART_IRQHandler+0x17a>
 80087ca:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d04f      	beq.n	8008872 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f000 fa85 	bl	8008ce2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	695b      	ldr	r3, [r3, #20]
 80087de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087e2:	2b40      	cmp	r3, #64	@ 0x40
 80087e4:	d141      	bne.n	800886a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	3314      	adds	r3, #20
 80087ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80087f4:	e853 3f00 	ldrex	r3, [r3]
 80087f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80087fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008800:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008804:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	3314      	adds	r3, #20
 800880e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008812:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008816:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800881a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800881e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008822:	e841 2300 	strex	r3, r2, [r1]
 8008826:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800882a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800882e:	2b00      	cmp	r3, #0
 8008830:	d1d9      	bne.n	80087e6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008836:	2b00      	cmp	r3, #0
 8008838:	d013      	beq.n	8008862 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800883e:	4a7e      	ldr	r2, [pc, #504]	@ (8008a38 <HAL_UART_IRQHandler+0x3e0>)
 8008840:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008846:	4618      	mov	r0, r3
 8008848:	f7fb fd6c 	bl	8004324 <HAL_DMA_Abort_IT>
 800884c:	4603      	mov	r3, r0
 800884e:	2b00      	cmp	r3, #0
 8008850:	d016      	beq.n	8008880 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008856:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008858:	687a      	ldr	r2, [r7, #4]
 800885a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800885c:	4610      	mov	r0, r2
 800885e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008860:	e00e      	b.n	8008880 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 f994 	bl	8008b90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008868:	e00a      	b.n	8008880 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f000 f990 	bl	8008b90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008870:	e006      	b.n	8008880 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f000 f98c 	bl	8008b90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2200      	movs	r2, #0
 800887c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800887e:	e175      	b.n	8008b6c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008880:	bf00      	nop
    return;
 8008882:	e173      	b.n	8008b6c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008888:	2b01      	cmp	r3, #1
 800888a:	f040 814f 	bne.w	8008b2c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800888e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008892:	f003 0310 	and.w	r3, r3, #16
 8008896:	2b00      	cmp	r3, #0
 8008898:	f000 8148 	beq.w	8008b2c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800889c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088a0:	f003 0310 	and.w	r3, r3, #16
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	f000 8141 	beq.w	8008b2c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80088aa:	2300      	movs	r3, #0
 80088ac:	60bb      	str	r3, [r7, #8]
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	60bb      	str	r3, [r7, #8]
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	60bb      	str	r3, [r7, #8]
 80088be:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	695b      	ldr	r3, [r3, #20]
 80088c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088ca:	2b40      	cmp	r3, #64	@ 0x40
 80088cc:	f040 80b6 	bne.w	8008a3c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80088dc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	f000 8145 	beq.w	8008b70 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80088ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80088ee:	429a      	cmp	r2, r3
 80088f0:	f080 813e 	bcs.w	8008b70 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80088fa:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008900:	69db      	ldr	r3, [r3, #28]
 8008902:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008906:	f000 8088 	beq.w	8008a1a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	330c      	adds	r3, #12
 8008910:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008914:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008918:	e853 3f00 	ldrex	r3, [r3]
 800891c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008920:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008924:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008928:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	330c      	adds	r3, #12
 8008932:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008936:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800893a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800893e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008942:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008946:	e841 2300 	strex	r3, r2, [r1]
 800894a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800894e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008952:	2b00      	cmp	r3, #0
 8008954:	d1d9      	bne.n	800890a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	3314      	adds	r3, #20
 800895c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800895e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008960:	e853 3f00 	ldrex	r3, [r3]
 8008964:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008966:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008968:	f023 0301 	bic.w	r3, r3, #1
 800896c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	3314      	adds	r3, #20
 8008976:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800897a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800897e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008980:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008982:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008986:	e841 2300 	strex	r3, r2, [r1]
 800898a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800898c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800898e:	2b00      	cmp	r3, #0
 8008990:	d1e1      	bne.n	8008956 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	3314      	adds	r3, #20
 8008998:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800899a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800899c:	e853 3f00 	ldrex	r3, [r3]
 80089a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80089a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80089a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	3314      	adds	r3, #20
 80089b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80089b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80089b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80089bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80089be:	e841 2300 	strex	r3, r2, [r1]
 80089c2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80089c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d1e3      	bne.n	8008992 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2220      	movs	r2, #32
 80089ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2200      	movs	r2, #0
 80089d6:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	330c      	adds	r3, #12
 80089de:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80089e2:	e853 3f00 	ldrex	r3, [r3]
 80089e6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80089e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80089ea:	f023 0310 	bic.w	r3, r3, #16
 80089ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	330c      	adds	r3, #12
 80089f8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80089fc:	65ba      	str	r2, [r7, #88]	@ 0x58
 80089fe:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a00:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008a02:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008a04:	e841 2300 	strex	r3, r2, [r1]
 8008a08:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008a0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d1e3      	bne.n	80089d8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a14:	4618      	mov	r0, r3
 8008a16:	f7fb fc15 	bl	8004244 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	2202      	movs	r2, #2
 8008a1e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a28:	b29b      	uxth	r3, r3
 8008a2a:	1ad3      	subs	r3, r2, r3
 8008a2c:	b29b      	uxth	r3, r3
 8008a2e:	4619      	mov	r1, r3
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f000 f8b7 	bl	8008ba4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008a36:	e09b      	b.n	8008b70 <HAL_UART_IRQHandler+0x518>
 8008a38:	08008da9 	.word	0x08008da9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a44:	b29b      	uxth	r3, r3
 8008a46:	1ad3      	subs	r3, r2, r3
 8008a48:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	f000 808e 	beq.w	8008b74 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008a58:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	f000 8089 	beq.w	8008b74 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	330c      	adds	r3, #12
 8008a68:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a6c:	e853 3f00 	ldrex	r3, [r3]
 8008a70:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008a72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a74:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a78:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	330c      	adds	r3, #12
 8008a82:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008a86:	647a      	str	r2, [r7, #68]	@ 0x44
 8008a88:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a8a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a8e:	e841 2300 	strex	r3, r2, [r1]
 8008a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d1e3      	bne.n	8008a62 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	3314      	adds	r3, #20
 8008aa0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aa4:	e853 3f00 	ldrex	r3, [r3]
 8008aa8:	623b      	str	r3, [r7, #32]
   return(result);
 8008aaa:	6a3b      	ldr	r3, [r7, #32]
 8008aac:	f023 0301 	bic.w	r3, r3, #1
 8008ab0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	3314      	adds	r3, #20
 8008aba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008abe:	633a      	str	r2, [r7, #48]	@ 0x30
 8008ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ac4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ac6:	e841 2300 	strex	r3, r2, [r1]
 8008aca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d1e3      	bne.n	8008a9a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2220      	movs	r2, #32
 8008ad6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2200      	movs	r2, #0
 8008ade:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	330c      	adds	r3, #12
 8008ae6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae8:	693b      	ldr	r3, [r7, #16]
 8008aea:	e853 3f00 	ldrex	r3, [r3]
 8008aee:	60fb      	str	r3, [r7, #12]
   return(result);
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	f023 0310 	bic.w	r3, r3, #16
 8008af6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	330c      	adds	r3, #12
 8008b00:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008b04:	61fa      	str	r2, [r7, #28]
 8008b06:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b08:	69b9      	ldr	r1, [r7, #24]
 8008b0a:	69fa      	ldr	r2, [r7, #28]
 8008b0c:	e841 2300 	strex	r3, r2, [r1]
 8008b10:	617b      	str	r3, [r7, #20]
   return(result);
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d1e3      	bne.n	8008ae0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2202      	movs	r2, #2
 8008b1c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008b1e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008b22:	4619      	mov	r1, r3
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f000 f83d 	bl	8008ba4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008b2a:	e023      	b.n	8008b74 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008b2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d009      	beq.n	8008b4c <HAL_UART_IRQHandler+0x4f4>
 8008b38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d003      	beq.n	8008b4c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008b44:	6878      	ldr	r0, [r7, #4]
 8008b46:	f000 f943 	bl	8008dd0 <UART_Transmit_IT>
    return;
 8008b4a:	e014      	b.n	8008b76 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008b4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d00e      	beq.n	8008b76 <HAL_UART_IRQHandler+0x51e>
 8008b58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d008      	beq.n	8008b76 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 f983 	bl	8008e70 <UART_EndTransmit_IT>
    return;
 8008b6a:	e004      	b.n	8008b76 <HAL_UART_IRQHandler+0x51e>
    return;
 8008b6c:	bf00      	nop
 8008b6e:	e002      	b.n	8008b76 <HAL_UART_IRQHandler+0x51e>
      return;
 8008b70:	bf00      	nop
 8008b72:	e000      	b.n	8008b76 <HAL_UART_IRQHandler+0x51e>
      return;
 8008b74:	bf00      	nop
  }
}
 8008b76:	37e8      	adds	r7, #232	@ 0xe8
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}

08008b7c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008b84:	bf00      	nop
 8008b86:	370c      	adds	r7, #12
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr

08008b90 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b083      	sub	sp, #12
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008b98:	bf00      	nop
 8008b9a:	370c      	adds	r7, #12
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba2:	4770      	bx	lr

08008ba4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b083      	sub	sp, #12
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
 8008bac:	460b      	mov	r3, r1
 8008bae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008bb0:	bf00      	nop
 8008bb2:	370c      	adds	r7, #12
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bba:	4770      	bx	lr

08008bbc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b086      	sub	sp, #24
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	60f8      	str	r0, [r7, #12]
 8008bc4:	60b9      	str	r1, [r7, #8]
 8008bc6:	603b      	str	r3, [r7, #0]
 8008bc8:	4613      	mov	r3, r2
 8008bca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bcc:	e03b      	b.n	8008c46 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008bce:	6a3b      	ldr	r3, [r7, #32]
 8008bd0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008bd4:	d037      	beq.n	8008c46 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008bd6:	f7fa fa85 	bl	80030e4 <HAL_GetTick>
 8008bda:	4602      	mov	r2, r0
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	1ad3      	subs	r3, r2, r3
 8008be0:	6a3a      	ldr	r2, [r7, #32]
 8008be2:	429a      	cmp	r2, r3
 8008be4:	d302      	bcc.n	8008bec <UART_WaitOnFlagUntilTimeout+0x30>
 8008be6:	6a3b      	ldr	r3, [r7, #32]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d101      	bne.n	8008bf0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008bec:	2303      	movs	r3, #3
 8008bee:	e03a      	b.n	8008c66 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	68db      	ldr	r3, [r3, #12]
 8008bf6:	f003 0304 	and.w	r3, r3, #4
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d023      	beq.n	8008c46 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	2b80      	cmp	r3, #128	@ 0x80
 8008c02:	d020      	beq.n	8008c46 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	2b40      	cmp	r3, #64	@ 0x40
 8008c08:	d01d      	beq.n	8008c46 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f003 0308 	and.w	r3, r3, #8
 8008c14:	2b08      	cmp	r3, #8
 8008c16:	d116      	bne.n	8008c46 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008c18:	2300      	movs	r3, #0
 8008c1a:	617b      	str	r3, [r7, #20]
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	617b      	str	r3, [r7, #20]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	685b      	ldr	r3, [r3, #4]
 8008c2a:	617b      	str	r3, [r7, #20]
 8008c2c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008c2e:	68f8      	ldr	r0, [r7, #12]
 8008c30:	f000 f857 	bl	8008ce2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	2208      	movs	r2, #8
 8008c38:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008c42:	2301      	movs	r3, #1
 8008c44:	e00f      	b.n	8008c66 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	681a      	ldr	r2, [r3, #0]
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	4013      	ands	r3, r2
 8008c50:	68ba      	ldr	r2, [r7, #8]
 8008c52:	429a      	cmp	r2, r3
 8008c54:	bf0c      	ite	eq
 8008c56:	2301      	moveq	r3, #1
 8008c58:	2300      	movne	r3, #0
 8008c5a:	b2db      	uxtb	r3, r3
 8008c5c:	461a      	mov	r2, r3
 8008c5e:	79fb      	ldrb	r3, [r7, #7]
 8008c60:	429a      	cmp	r2, r3
 8008c62:	d0b4      	beq.n	8008bce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008c64:	2300      	movs	r3, #0
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3718      	adds	r7, #24
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}

08008c6e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c6e:	b480      	push	{r7}
 8008c70:	b085      	sub	sp, #20
 8008c72:	af00      	add	r7, sp, #0
 8008c74:	60f8      	str	r0, [r7, #12]
 8008c76:	60b9      	str	r1, [r7, #8]
 8008c78:	4613      	mov	r3, r2
 8008c7a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	68ba      	ldr	r2, [r7, #8]
 8008c80:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	88fa      	ldrh	r2, [r7, #6]
 8008c86:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	88fa      	ldrh	r2, [r7, #6]
 8008c8c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	2200      	movs	r2, #0
 8008c92:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	2222      	movs	r2, #34	@ 0x22
 8008c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	691b      	ldr	r3, [r3, #16]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d007      	beq.n	8008cb4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	68da      	ldr	r2, [r3, #12]
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008cb2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	695a      	ldr	r2, [r3, #20]
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f042 0201 	orr.w	r2, r2, #1
 8008cc2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	68da      	ldr	r2, [r3, #12]
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	f042 0220 	orr.w	r2, r2, #32
 8008cd2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008cd4:	2300      	movs	r3, #0
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	3714      	adds	r7, #20
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr

08008ce2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008ce2:	b480      	push	{r7}
 8008ce4:	b095      	sub	sp, #84	@ 0x54
 8008ce6:	af00      	add	r7, sp, #0
 8008ce8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	330c      	adds	r3, #12
 8008cf0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cf4:	e853 3f00 	ldrex	r3, [r3]
 8008cf8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cfc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	330c      	adds	r3, #12
 8008d08:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008d0a:	643a      	str	r2, [r7, #64]	@ 0x40
 8008d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d0e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008d10:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008d12:	e841 2300 	strex	r3, r2, [r1]
 8008d16:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d1e5      	bne.n	8008cea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	3314      	adds	r3, #20
 8008d24:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d26:	6a3b      	ldr	r3, [r7, #32]
 8008d28:	e853 3f00 	ldrex	r3, [r3]
 8008d2c:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d2e:	69fb      	ldr	r3, [r7, #28]
 8008d30:	f023 0301 	bic.w	r3, r3, #1
 8008d34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	3314      	adds	r3, #20
 8008d3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008d40:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008d46:	e841 2300 	strex	r3, r2, [r1]
 8008d4a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d1e5      	bne.n	8008d1e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d56:	2b01      	cmp	r3, #1
 8008d58:	d119      	bne.n	8008d8e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	330c      	adds	r3, #12
 8008d60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	e853 3f00 	ldrex	r3, [r3]
 8008d68:	60bb      	str	r3, [r7, #8]
   return(result);
 8008d6a:	68bb      	ldr	r3, [r7, #8]
 8008d6c:	f023 0310 	bic.w	r3, r3, #16
 8008d70:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	330c      	adds	r3, #12
 8008d78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d7a:	61ba      	str	r2, [r7, #24]
 8008d7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d7e:	6979      	ldr	r1, [r7, #20]
 8008d80:	69ba      	ldr	r2, [r7, #24]
 8008d82:	e841 2300 	strex	r3, r2, [r1]
 8008d86:	613b      	str	r3, [r7, #16]
   return(result);
 8008d88:	693b      	ldr	r3, [r7, #16]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d1e5      	bne.n	8008d5a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	2220      	movs	r2, #32
 8008d92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2200      	movs	r2, #0
 8008d9a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008d9c:	bf00      	nop
 8008d9e:	3754      	adds	r7, #84	@ 0x54
 8008da0:	46bd      	mov	sp, r7
 8008da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da6:	4770      	bx	lr

08008da8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b084      	sub	sp, #16
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008db4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	2200      	movs	r2, #0
 8008dba:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	2200      	movs	r2, #0
 8008dc0:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008dc2:	68f8      	ldr	r0, [r7, #12]
 8008dc4:	f7ff fee4 	bl	8008b90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dc8:	bf00      	nop
 8008dca:	3710      	adds	r7, #16
 8008dcc:	46bd      	mov	sp, r7
 8008dce:	bd80      	pop	{r7, pc}

08008dd0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b085      	sub	sp, #20
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008dde:	b2db      	uxtb	r3, r3
 8008de0:	2b21      	cmp	r3, #33	@ 0x21
 8008de2:	d13e      	bne.n	8008e62 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	689b      	ldr	r3, [r3, #8]
 8008de8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008dec:	d114      	bne.n	8008e18 <UART_Transmit_IT+0x48>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	691b      	ldr	r3, [r3, #16]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d110      	bne.n	8008e18 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6a1b      	ldr	r3, [r3, #32]
 8008dfa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	881b      	ldrh	r3, [r3, #0]
 8008e00:	461a      	mov	r2, r3
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e0a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6a1b      	ldr	r3, [r3, #32]
 8008e10:	1c9a      	adds	r2, r3, #2
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	621a      	str	r2, [r3, #32]
 8008e16:	e008      	b.n	8008e2a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6a1b      	ldr	r3, [r3, #32]
 8008e1c:	1c59      	adds	r1, r3, #1
 8008e1e:	687a      	ldr	r2, [r7, #4]
 8008e20:	6211      	str	r1, [r2, #32]
 8008e22:	781a      	ldrb	r2, [r3, #0]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008e2e:	b29b      	uxth	r3, r3
 8008e30:	3b01      	subs	r3, #1
 8008e32:	b29b      	uxth	r3, r3
 8008e34:	687a      	ldr	r2, [r7, #4]
 8008e36:	4619      	mov	r1, r3
 8008e38:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d10f      	bne.n	8008e5e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	68da      	ldr	r2, [r3, #12]
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008e4c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	68da      	ldr	r2, [r3, #12]
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008e5c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	e000      	b.n	8008e64 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008e62:	2302      	movs	r3, #2
  }
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	3714      	adds	r7, #20
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6e:	4770      	bx	lr

08008e70 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b082      	sub	sp, #8
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	68da      	ldr	r2, [r3, #12]
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008e86:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2220      	movs	r2, #32
 8008e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e90:	6878      	ldr	r0, [r7, #4]
 8008e92:	f7ff fe73 	bl	8008b7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008e96:	2300      	movs	r3, #0
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	3708      	adds	r7, #8
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	bd80      	pop	{r7, pc}

08008ea0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b08c      	sub	sp, #48	@ 0x30
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008eae:	b2db      	uxtb	r3, r3
 8008eb0:	2b22      	cmp	r3, #34	@ 0x22
 8008eb2:	f040 80ae 	bne.w	8009012 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	689b      	ldr	r3, [r3, #8]
 8008eba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ebe:	d117      	bne.n	8008ef0 <UART_Receive_IT+0x50>
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	691b      	ldr	r3, [r3, #16]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d113      	bne.n	8008ef0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008ec8:	2300      	movs	r3, #0
 8008eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ed0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	685b      	ldr	r3, [r3, #4]
 8008ed8:	b29b      	uxth	r3, r3
 8008eda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ede:	b29a      	uxth	r2, r3
 8008ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ee2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ee8:	1c9a      	adds	r2, r3, #2
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	629a      	str	r2, [r3, #40]	@ 0x28
 8008eee:	e026      	b.n	8008f3e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ef4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	689b      	ldr	r3, [r3, #8]
 8008efe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f02:	d007      	beq.n	8008f14 <UART_Receive_IT+0x74>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	689b      	ldr	r3, [r3, #8]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d10a      	bne.n	8008f22 <UART_Receive_IT+0x82>
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	691b      	ldr	r3, [r3, #16]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d106      	bne.n	8008f22 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	685b      	ldr	r3, [r3, #4]
 8008f1a:	b2da      	uxtb	r2, r3
 8008f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f1e:	701a      	strb	r2, [r3, #0]
 8008f20:	e008      	b.n	8008f34 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	685b      	ldr	r3, [r3, #4]
 8008f28:	b2db      	uxtb	r3, r3
 8008f2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f2e:	b2da      	uxtb	r2, r3
 8008f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f32:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f38:	1c5a      	adds	r2, r3, #1
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008f42:	b29b      	uxth	r3, r3
 8008f44:	3b01      	subs	r3, #1
 8008f46:	b29b      	uxth	r3, r3
 8008f48:	687a      	ldr	r2, [r7, #4]
 8008f4a:	4619      	mov	r1, r3
 8008f4c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d15d      	bne.n	800900e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	68da      	ldr	r2, [r3, #12]
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f022 0220 	bic.w	r2, r2, #32
 8008f60:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	68da      	ldr	r2, [r3, #12]
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008f70:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	695a      	ldr	r2, [r3, #20]
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f022 0201 	bic.w	r2, r2, #1
 8008f80:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2220      	movs	r2, #32
 8008f86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f94:	2b01      	cmp	r3, #1
 8008f96:	d135      	bne.n	8009004 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	330c      	adds	r3, #12
 8008fa4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa6:	697b      	ldr	r3, [r7, #20]
 8008fa8:	e853 3f00 	ldrex	r3, [r3]
 8008fac:	613b      	str	r3, [r7, #16]
   return(result);
 8008fae:	693b      	ldr	r3, [r7, #16]
 8008fb0:	f023 0310 	bic.w	r3, r3, #16
 8008fb4:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	330c      	adds	r3, #12
 8008fbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008fbe:	623a      	str	r2, [r7, #32]
 8008fc0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fc2:	69f9      	ldr	r1, [r7, #28]
 8008fc4:	6a3a      	ldr	r2, [r7, #32]
 8008fc6:	e841 2300 	strex	r3, r2, [r1]
 8008fca:	61bb      	str	r3, [r7, #24]
   return(result);
 8008fcc:	69bb      	ldr	r3, [r7, #24]
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d1e5      	bne.n	8008f9e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f003 0310 	and.w	r3, r3, #16
 8008fdc:	2b10      	cmp	r3, #16
 8008fde:	d10a      	bne.n	8008ff6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	60fb      	str	r3, [r7, #12]
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	60fb      	str	r3, [r7, #12]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	60fb      	str	r3, [r7, #12]
 8008ff4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008ffa:	4619      	mov	r1, r3
 8008ffc:	6878      	ldr	r0, [r7, #4]
 8008ffe:	f7ff fdd1 	bl	8008ba4 <HAL_UARTEx_RxEventCallback>
 8009002:	e002      	b.n	800900a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f7f9 ff7b 	bl	8002f00 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800900a:	2300      	movs	r3, #0
 800900c:	e002      	b.n	8009014 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800900e:	2300      	movs	r3, #0
 8009010:	e000      	b.n	8009014 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009012:	2302      	movs	r3, #2
  }
}
 8009014:	4618      	mov	r0, r3
 8009016:	3730      	adds	r7, #48	@ 0x30
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}

0800901c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800901c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009020:	b0c0      	sub	sp, #256	@ 0x100
 8009022:	af00      	add	r7, sp, #0
 8009024:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	691b      	ldr	r3, [r3, #16]
 8009030:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009038:	68d9      	ldr	r1, [r3, #12]
 800903a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800903e:	681a      	ldr	r2, [r3, #0]
 8009040:	ea40 0301 	orr.w	r3, r0, r1
 8009044:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009046:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800904a:	689a      	ldr	r2, [r3, #8]
 800904c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009050:	691b      	ldr	r3, [r3, #16]
 8009052:	431a      	orrs	r2, r3
 8009054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009058:	695b      	ldr	r3, [r3, #20]
 800905a:	431a      	orrs	r2, r3
 800905c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009060:	69db      	ldr	r3, [r3, #28]
 8009062:	4313      	orrs	r3, r2
 8009064:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	68db      	ldr	r3, [r3, #12]
 8009070:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009074:	f021 010c 	bic.w	r1, r1, #12
 8009078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800907c:	681a      	ldr	r2, [r3, #0]
 800907e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009082:	430b      	orrs	r3, r1
 8009084:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	695b      	ldr	r3, [r3, #20]
 800908e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009096:	6999      	ldr	r1, [r3, #24]
 8009098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800909c:	681a      	ldr	r2, [r3, #0]
 800909e:	ea40 0301 	orr.w	r3, r0, r1
 80090a2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80090a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090a8:	681a      	ldr	r2, [r3, #0]
 80090aa:	4b8f      	ldr	r3, [pc, #572]	@ (80092e8 <UART_SetConfig+0x2cc>)
 80090ac:	429a      	cmp	r2, r3
 80090ae:	d005      	beq.n	80090bc <UART_SetConfig+0xa0>
 80090b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090b4:	681a      	ldr	r2, [r3, #0]
 80090b6:	4b8d      	ldr	r3, [pc, #564]	@ (80092ec <UART_SetConfig+0x2d0>)
 80090b8:	429a      	cmp	r2, r3
 80090ba:	d104      	bne.n	80090c6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80090bc:	f7fd fab0 	bl	8006620 <HAL_RCC_GetPCLK2Freq>
 80090c0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80090c4:	e003      	b.n	80090ce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80090c6:	f7fd fa97 	bl	80065f8 <HAL_RCC_GetPCLK1Freq>
 80090ca:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80090ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090d2:	69db      	ldr	r3, [r3, #28]
 80090d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090d8:	f040 810c 	bne.w	80092f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80090dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80090e0:	2200      	movs	r2, #0
 80090e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80090e6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80090ea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80090ee:	4622      	mov	r2, r4
 80090f0:	462b      	mov	r3, r5
 80090f2:	1891      	adds	r1, r2, r2
 80090f4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80090f6:	415b      	adcs	r3, r3
 80090f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80090fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80090fe:	4621      	mov	r1, r4
 8009100:	eb12 0801 	adds.w	r8, r2, r1
 8009104:	4629      	mov	r1, r5
 8009106:	eb43 0901 	adc.w	r9, r3, r1
 800910a:	f04f 0200 	mov.w	r2, #0
 800910e:	f04f 0300 	mov.w	r3, #0
 8009112:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009116:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800911a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800911e:	4690      	mov	r8, r2
 8009120:	4699      	mov	r9, r3
 8009122:	4623      	mov	r3, r4
 8009124:	eb18 0303 	adds.w	r3, r8, r3
 8009128:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800912c:	462b      	mov	r3, r5
 800912e:	eb49 0303 	adc.w	r3, r9, r3
 8009132:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009136:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800913a:	685b      	ldr	r3, [r3, #4]
 800913c:	2200      	movs	r2, #0
 800913e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009142:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009146:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800914a:	460b      	mov	r3, r1
 800914c:	18db      	adds	r3, r3, r3
 800914e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009150:	4613      	mov	r3, r2
 8009152:	eb42 0303 	adc.w	r3, r2, r3
 8009156:	657b      	str	r3, [r7, #84]	@ 0x54
 8009158:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800915c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009160:	f7f7 f84c 	bl	80001fc <__aeabi_uldivmod>
 8009164:	4602      	mov	r2, r0
 8009166:	460b      	mov	r3, r1
 8009168:	4b61      	ldr	r3, [pc, #388]	@ (80092f0 <UART_SetConfig+0x2d4>)
 800916a:	fba3 2302 	umull	r2, r3, r3, r2
 800916e:	095b      	lsrs	r3, r3, #5
 8009170:	011c      	lsls	r4, r3, #4
 8009172:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009176:	2200      	movs	r2, #0
 8009178:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800917c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009180:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009184:	4642      	mov	r2, r8
 8009186:	464b      	mov	r3, r9
 8009188:	1891      	adds	r1, r2, r2
 800918a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800918c:	415b      	adcs	r3, r3
 800918e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009190:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009194:	4641      	mov	r1, r8
 8009196:	eb12 0a01 	adds.w	sl, r2, r1
 800919a:	4649      	mov	r1, r9
 800919c:	eb43 0b01 	adc.w	fp, r3, r1
 80091a0:	f04f 0200 	mov.w	r2, #0
 80091a4:	f04f 0300 	mov.w	r3, #0
 80091a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80091ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80091b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80091b4:	4692      	mov	sl, r2
 80091b6:	469b      	mov	fp, r3
 80091b8:	4643      	mov	r3, r8
 80091ba:	eb1a 0303 	adds.w	r3, sl, r3
 80091be:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80091c2:	464b      	mov	r3, r9
 80091c4:	eb4b 0303 	adc.w	r3, fp, r3
 80091c8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80091cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091d0:	685b      	ldr	r3, [r3, #4]
 80091d2:	2200      	movs	r2, #0
 80091d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80091d8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80091dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80091e0:	460b      	mov	r3, r1
 80091e2:	18db      	adds	r3, r3, r3
 80091e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80091e6:	4613      	mov	r3, r2
 80091e8:	eb42 0303 	adc.w	r3, r2, r3
 80091ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80091ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80091f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80091f6:	f7f7 f801 	bl	80001fc <__aeabi_uldivmod>
 80091fa:	4602      	mov	r2, r0
 80091fc:	460b      	mov	r3, r1
 80091fe:	4611      	mov	r1, r2
 8009200:	4b3b      	ldr	r3, [pc, #236]	@ (80092f0 <UART_SetConfig+0x2d4>)
 8009202:	fba3 2301 	umull	r2, r3, r3, r1
 8009206:	095b      	lsrs	r3, r3, #5
 8009208:	2264      	movs	r2, #100	@ 0x64
 800920a:	fb02 f303 	mul.w	r3, r2, r3
 800920e:	1acb      	subs	r3, r1, r3
 8009210:	00db      	lsls	r3, r3, #3
 8009212:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009216:	4b36      	ldr	r3, [pc, #216]	@ (80092f0 <UART_SetConfig+0x2d4>)
 8009218:	fba3 2302 	umull	r2, r3, r3, r2
 800921c:	095b      	lsrs	r3, r3, #5
 800921e:	005b      	lsls	r3, r3, #1
 8009220:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009224:	441c      	add	r4, r3
 8009226:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800922a:	2200      	movs	r2, #0
 800922c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009230:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009234:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009238:	4642      	mov	r2, r8
 800923a:	464b      	mov	r3, r9
 800923c:	1891      	adds	r1, r2, r2
 800923e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009240:	415b      	adcs	r3, r3
 8009242:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009244:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009248:	4641      	mov	r1, r8
 800924a:	1851      	adds	r1, r2, r1
 800924c:	6339      	str	r1, [r7, #48]	@ 0x30
 800924e:	4649      	mov	r1, r9
 8009250:	414b      	adcs	r3, r1
 8009252:	637b      	str	r3, [r7, #52]	@ 0x34
 8009254:	f04f 0200 	mov.w	r2, #0
 8009258:	f04f 0300 	mov.w	r3, #0
 800925c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009260:	4659      	mov	r1, fp
 8009262:	00cb      	lsls	r3, r1, #3
 8009264:	4651      	mov	r1, sl
 8009266:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800926a:	4651      	mov	r1, sl
 800926c:	00ca      	lsls	r2, r1, #3
 800926e:	4610      	mov	r0, r2
 8009270:	4619      	mov	r1, r3
 8009272:	4603      	mov	r3, r0
 8009274:	4642      	mov	r2, r8
 8009276:	189b      	adds	r3, r3, r2
 8009278:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800927c:	464b      	mov	r3, r9
 800927e:	460a      	mov	r2, r1
 8009280:	eb42 0303 	adc.w	r3, r2, r3
 8009284:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009288:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800928c:	685b      	ldr	r3, [r3, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009294:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009298:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800929c:	460b      	mov	r3, r1
 800929e:	18db      	adds	r3, r3, r3
 80092a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80092a2:	4613      	mov	r3, r2
 80092a4:	eb42 0303 	adc.w	r3, r2, r3
 80092a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80092aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80092ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80092b2:	f7f6 ffa3 	bl	80001fc <__aeabi_uldivmod>
 80092b6:	4602      	mov	r2, r0
 80092b8:	460b      	mov	r3, r1
 80092ba:	4b0d      	ldr	r3, [pc, #52]	@ (80092f0 <UART_SetConfig+0x2d4>)
 80092bc:	fba3 1302 	umull	r1, r3, r3, r2
 80092c0:	095b      	lsrs	r3, r3, #5
 80092c2:	2164      	movs	r1, #100	@ 0x64
 80092c4:	fb01 f303 	mul.w	r3, r1, r3
 80092c8:	1ad3      	subs	r3, r2, r3
 80092ca:	00db      	lsls	r3, r3, #3
 80092cc:	3332      	adds	r3, #50	@ 0x32
 80092ce:	4a08      	ldr	r2, [pc, #32]	@ (80092f0 <UART_SetConfig+0x2d4>)
 80092d0:	fba2 2303 	umull	r2, r3, r2, r3
 80092d4:	095b      	lsrs	r3, r3, #5
 80092d6:	f003 0207 	and.w	r2, r3, #7
 80092da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	4422      	add	r2, r4
 80092e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80092e4:	e106      	b.n	80094f4 <UART_SetConfig+0x4d8>
 80092e6:	bf00      	nop
 80092e8:	40011000 	.word	0x40011000
 80092ec:	40011400 	.word	0x40011400
 80092f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80092f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092f8:	2200      	movs	r2, #0
 80092fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80092fe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009302:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009306:	4642      	mov	r2, r8
 8009308:	464b      	mov	r3, r9
 800930a:	1891      	adds	r1, r2, r2
 800930c:	6239      	str	r1, [r7, #32]
 800930e:	415b      	adcs	r3, r3
 8009310:	627b      	str	r3, [r7, #36]	@ 0x24
 8009312:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009316:	4641      	mov	r1, r8
 8009318:	1854      	adds	r4, r2, r1
 800931a:	4649      	mov	r1, r9
 800931c:	eb43 0501 	adc.w	r5, r3, r1
 8009320:	f04f 0200 	mov.w	r2, #0
 8009324:	f04f 0300 	mov.w	r3, #0
 8009328:	00eb      	lsls	r3, r5, #3
 800932a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800932e:	00e2      	lsls	r2, r4, #3
 8009330:	4614      	mov	r4, r2
 8009332:	461d      	mov	r5, r3
 8009334:	4643      	mov	r3, r8
 8009336:	18e3      	adds	r3, r4, r3
 8009338:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800933c:	464b      	mov	r3, r9
 800933e:	eb45 0303 	adc.w	r3, r5, r3
 8009342:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800934a:	685b      	ldr	r3, [r3, #4]
 800934c:	2200      	movs	r2, #0
 800934e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009352:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009356:	f04f 0200 	mov.w	r2, #0
 800935a:	f04f 0300 	mov.w	r3, #0
 800935e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009362:	4629      	mov	r1, r5
 8009364:	008b      	lsls	r3, r1, #2
 8009366:	4621      	mov	r1, r4
 8009368:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800936c:	4621      	mov	r1, r4
 800936e:	008a      	lsls	r2, r1, #2
 8009370:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009374:	f7f6 ff42 	bl	80001fc <__aeabi_uldivmod>
 8009378:	4602      	mov	r2, r0
 800937a:	460b      	mov	r3, r1
 800937c:	4b60      	ldr	r3, [pc, #384]	@ (8009500 <UART_SetConfig+0x4e4>)
 800937e:	fba3 2302 	umull	r2, r3, r3, r2
 8009382:	095b      	lsrs	r3, r3, #5
 8009384:	011c      	lsls	r4, r3, #4
 8009386:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800938a:	2200      	movs	r2, #0
 800938c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009390:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009394:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009398:	4642      	mov	r2, r8
 800939a:	464b      	mov	r3, r9
 800939c:	1891      	adds	r1, r2, r2
 800939e:	61b9      	str	r1, [r7, #24]
 80093a0:	415b      	adcs	r3, r3
 80093a2:	61fb      	str	r3, [r7, #28]
 80093a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80093a8:	4641      	mov	r1, r8
 80093aa:	1851      	adds	r1, r2, r1
 80093ac:	6139      	str	r1, [r7, #16]
 80093ae:	4649      	mov	r1, r9
 80093b0:	414b      	adcs	r3, r1
 80093b2:	617b      	str	r3, [r7, #20]
 80093b4:	f04f 0200 	mov.w	r2, #0
 80093b8:	f04f 0300 	mov.w	r3, #0
 80093bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80093c0:	4659      	mov	r1, fp
 80093c2:	00cb      	lsls	r3, r1, #3
 80093c4:	4651      	mov	r1, sl
 80093c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093ca:	4651      	mov	r1, sl
 80093cc:	00ca      	lsls	r2, r1, #3
 80093ce:	4610      	mov	r0, r2
 80093d0:	4619      	mov	r1, r3
 80093d2:	4603      	mov	r3, r0
 80093d4:	4642      	mov	r2, r8
 80093d6:	189b      	adds	r3, r3, r2
 80093d8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80093dc:	464b      	mov	r3, r9
 80093de:	460a      	mov	r2, r1
 80093e0:	eb42 0303 	adc.w	r3, r2, r3
 80093e4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80093e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093ec:	685b      	ldr	r3, [r3, #4]
 80093ee:	2200      	movs	r2, #0
 80093f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80093f2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80093f4:	f04f 0200 	mov.w	r2, #0
 80093f8:	f04f 0300 	mov.w	r3, #0
 80093fc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009400:	4649      	mov	r1, r9
 8009402:	008b      	lsls	r3, r1, #2
 8009404:	4641      	mov	r1, r8
 8009406:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800940a:	4641      	mov	r1, r8
 800940c:	008a      	lsls	r2, r1, #2
 800940e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009412:	f7f6 fef3 	bl	80001fc <__aeabi_uldivmod>
 8009416:	4602      	mov	r2, r0
 8009418:	460b      	mov	r3, r1
 800941a:	4611      	mov	r1, r2
 800941c:	4b38      	ldr	r3, [pc, #224]	@ (8009500 <UART_SetConfig+0x4e4>)
 800941e:	fba3 2301 	umull	r2, r3, r3, r1
 8009422:	095b      	lsrs	r3, r3, #5
 8009424:	2264      	movs	r2, #100	@ 0x64
 8009426:	fb02 f303 	mul.w	r3, r2, r3
 800942a:	1acb      	subs	r3, r1, r3
 800942c:	011b      	lsls	r3, r3, #4
 800942e:	3332      	adds	r3, #50	@ 0x32
 8009430:	4a33      	ldr	r2, [pc, #204]	@ (8009500 <UART_SetConfig+0x4e4>)
 8009432:	fba2 2303 	umull	r2, r3, r2, r3
 8009436:	095b      	lsrs	r3, r3, #5
 8009438:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800943c:	441c      	add	r4, r3
 800943e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009442:	2200      	movs	r2, #0
 8009444:	673b      	str	r3, [r7, #112]	@ 0x70
 8009446:	677a      	str	r2, [r7, #116]	@ 0x74
 8009448:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800944c:	4642      	mov	r2, r8
 800944e:	464b      	mov	r3, r9
 8009450:	1891      	adds	r1, r2, r2
 8009452:	60b9      	str	r1, [r7, #8]
 8009454:	415b      	adcs	r3, r3
 8009456:	60fb      	str	r3, [r7, #12]
 8009458:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800945c:	4641      	mov	r1, r8
 800945e:	1851      	adds	r1, r2, r1
 8009460:	6039      	str	r1, [r7, #0]
 8009462:	4649      	mov	r1, r9
 8009464:	414b      	adcs	r3, r1
 8009466:	607b      	str	r3, [r7, #4]
 8009468:	f04f 0200 	mov.w	r2, #0
 800946c:	f04f 0300 	mov.w	r3, #0
 8009470:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009474:	4659      	mov	r1, fp
 8009476:	00cb      	lsls	r3, r1, #3
 8009478:	4651      	mov	r1, sl
 800947a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800947e:	4651      	mov	r1, sl
 8009480:	00ca      	lsls	r2, r1, #3
 8009482:	4610      	mov	r0, r2
 8009484:	4619      	mov	r1, r3
 8009486:	4603      	mov	r3, r0
 8009488:	4642      	mov	r2, r8
 800948a:	189b      	adds	r3, r3, r2
 800948c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800948e:	464b      	mov	r3, r9
 8009490:	460a      	mov	r2, r1
 8009492:	eb42 0303 	adc.w	r3, r2, r3
 8009496:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	2200      	movs	r2, #0
 80094a0:	663b      	str	r3, [r7, #96]	@ 0x60
 80094a2:	667a      	str	r2, [r7, #100]	@ 0x64
 80094a4:	f04f 0200 	mov.w	r2, #0
 80094a8:	f04f 0300 	mov.w	r3, #0
 80094ac:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80094b0:	4649      	mov	r1, r9
 80094b2:	008b      	lsls	r3, r1, #2
 80094b4:	4641      	mov	r1, r8
 80094b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80094ba:	4641      	mov	r1, r8
 80094bc:	008a      	lsls	r2, r1, #2
 80094be:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80094c2:	f7f6 fe9b 	bl	80001fc <__aeabi_uldivmod>
 80094c6:	4602      	mov	r2, r0
 80094c8:	460b      	mov	r3, r1
 80094ca:	4b0d      	ldr	r3, [pc, #52]	@ (8009500 <UART_SetConfig+0x4e4>)
 80094cc:	fba3 1302 	umull	r1, r3, r3, r2
 80094d0:	095b      	lsrs	r3, r3, #5
 80094d2:	2164      	movs	r1, #100	@ 0x64
 80094d4:	fb01 f303 	mul.w	r3, r1, r3
 80094d8:	1ad3      	subs	r3, r2, r3
 80094da:	011b      	lsls	r3, r3, #4
 80094dc:	3332      	adds	r3, #50	@ 0x32
 80094de:	4a08      	ldr	r2, [pc, #32]	@ (8009500 <UART_SetConfig+0x4e4>)
 80094e0:	fba2 2303 	umull	r2, r3, r2, r3
 80094e4:	095b      	lsrs	r3, r3, #5
 80094e6:	f003 020f 	and.w	r2, r3, #15
 80094ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4422      	add	r2, r4
 80094f2:	609a      	str	r2, [r3, #8]
}
 80094f4:	bf00      	nop
 80094f6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80094fa:	46bd      	mov	sp, r7
 80094fc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009500:	51eb851f 	.word	0x51eb851f

08009504 <memset>:
 8009504:	4402      	add	r2, r0
 8009506:	4603      	mov	r3, r0
 8009508:	4293      	cmp	r3, r2
 800950a:	d100      	bne.n	800950e <memset+0xa>
 800950c:	4770      	bx	lr
 800950e:	f803 1b01 	strb.w	r1, [r3], #1
 8009512:	e7f9      	b.n	8009508 <memset+0x4>

08009514 <__libc_init_array>:
 8009514:	b570      	push	{r4, r5, r6, lr}
 8009516:	4d0d      	ldr	r5, [pc, #52]	@ (800954c <__libc_init_array+0x38>)
 8009518:	4c0d      	ldr	r4, [pc, #52]	@ (8009550 <__libc_init_array+0x3c>)
 800951a:	1b64      	subs	r4, r4, r5
 800951c:	10a4      	asrs	r4, r4, #2
 800951e:	2600      	movs	r6, #0
 8009520:	42a6      	cmp	r6, r4
 8009522:	d109      	bne.n	8009538 <__libc_init_array+0x24>
 8009524:	4d0b      	ldr	r5, [pc, #44]	@ (8009554 <__libc_init_array+0x40>)
 8009526:	4c0c      	ldr	r4, [pc, #48]	@ (8009558 <__libc_init_array+0x44>)
 8009528:	f000 f818 	bl	800955c <_init>
 800952c:	1b64      	subs	r4, r4, r5
 800952e:	10a4      	asrs	r4, r4, #2
 8009530:	2600      	movs	r6, #0
 8009532:	42a6      	cmp	r6, r4
 8009534:	d105      	bne.n	8009542 <__libc_init_array+0x2e>
 8009536:	bd70      	pop	{r4, r5, r6, pc}
 8009538:	f855 3b04 	ldr.w	r3, [r5], #4
 800953c:	4798      	blx	r3
 800953e:	3601      	adds	r6, #1
 8009540:	e7ee      	b.n	8009520 <__libc_init_array+0xc>
 8009542:	f855 3b04 	ldr.w	r3, [r5], #4
 8009546:	4798      	blx	r3
 8009548:	3601      	adds	r6, #1
 800954a:	e7f2      	b.n	8009532 <__libc_init_array+0x1e>
 800954c:	08009634 	.word	0x08009634
 8009550:	08009634 	.word	0x08009634
 8009554:	08009634 	.word	0x08009634
 8009558:	08009638 	.word	0x08009638

0800955c <_init>:
 800955c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800955e:	bf00      	nop
 8009560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009562:	bc08      	pop	{r3}
 8009564:	469e      	mov	lr, r3
 8009566:	4770      	bx	lr

08009568 <_fini>:
 8009568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800956a:	bf00      	nop
 800956c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800956e:	bc08      	pop	{r3}
 8009570:	469e      	mov	lr, r3
 8009572:	4770      	bx	lr
