
MAB_Komputer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000031f0  08000000  0c000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  080031f0  0c0031f0  0000b1f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 Stack         00000800  10000000  10000000  00018000  2**0
                  ALLOC
  3 .data         00000050  20000000  0c0031f8  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000098  20000050  0c003248  00010050  2**2
                  ALLOC
  5 .no_init      00000014  2000ffc0  2000ffc0  00017fc0  2**2
                  ALLOC
  6 .debug_aranges 00000b78  00000000  00000000  00010050  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000efa2  00000000  00000000  00010bc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000254d  00000000  00000000  0001fb6a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000525b  00000000  00000000  000220b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00002f48  00000000  00000000  00027314  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000745c  00000000  00000000  0002a25c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00005fec  00000000  00000000  000316b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000009c8  00000000  00000000  000376a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .build_attributes 00000622  00000000  00000000  0003806c  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000000 <__Vectors>:
 8000000:	00 08 00 10 01 02 00 08 b1 02 00 08 b1 02 00 08     ................
 8000010:	b1 02 00 08 b1 02 00 08 b1 02 00 08 00 00 00 00     ................
	...
 800002c:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800003c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800004c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800005c:	b1 02 00 08 b1 02 00 08 00 00 00 00 00 00 00 00     ................
 800006c:	00 00 00 00 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 800007c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800008c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800009c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ac:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000dc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000ec:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80000fc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800010c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800011c:	b1 02 00 08 b1 02 00 08 b5 26 00 08 b1 02 00 08     .........&......
 800012c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800013c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800014c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800015c:	b1 02 00 08 00 00 00 00 00 00 00 00 00 00 00 00     ................
 800016c:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800017c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800018c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 800019c:	b1 02 00 08 b1 02 00 08 b1 02 00 08 d5 1c 00 08     ................
 80001ac:	c5 1c 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001bc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001cc:	b1 02 00 08 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001dc:	00 00 00 00 b1 02 00 08 b1 02 00 08 b1 02 00 08     ................
 80001ec:	b1 02 00 08 b1 02 00 08 00 00 00 00 b1 02 00 08     ................
 80001fc:	00 00 00 00                                         ....

08000200 <Reset_Handler>:
    .long   0                           /* Not Available                 */

    .size  __Vectors, . - __Vectors
/* ================== END OF VECTOR TABLE DEFINITION ======================= */

/* ================== START OF VECTOR ROUTINES ============================= */
 8000200:	f8df d08c 	ldr.w	sp, [pc, #140]	; 8000290 <__zero_table_end__>

	.align	1
    .thumb
 8000204:	4823      	ldr	r0, [pc, #140]	; (8000294 <__zero_table_end__+0x4>)

 8000206:	4780      	blx	r0
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000208:	4c23      	ldr	r4, [pc, #140]	; (8000298 <__zero_table_end__+0x8>)
	ldr	r5, =__copy_table_end__
 800020a:	4d24      	ldr	r5, [pc, #144]	; (800029c <__zero_table_end__+0xc>)

.L_loop0:
	cmp	r4, r5
 800020c:	42ac      	cmp	r4, r5
	bge	.L_loop0_done
 800020e:	da09      	bge.n	8000224 <Reset_Handler+0x24>
	ldr	r1, [r4]
 8000210:	6821      	ldr	r1, [r4, #0]
	ldr	r2, [r4, #4]
 8000212:	6862      	ldr	r2, [r4, #4]
	ldr	r3, [r4, #8]
 8000214:	68a3      	ldr	r3, [r4, #8]

.L_loop0_0:
	subs	r3, #4
 8000216:	3b04      	subs	r3, #4
	ittt	ge
 8000218:	bfa2      	ittt	ge
	ldrge	r0, [r1, r3]
 800021a:	58c8      	ldrge	r0, [r1, r3]
	strge	r0, [r2, r3]
 800021c:	50d0      	strge	r0, [r2, r3]
	bge	.L_loop0_0
 800021e:	e7fa      	bge.n	8000216 <Reset_Handler+0x16>

	adds	r4, #12
 8000220:	340c      	adds	r4, #12
	b	.L_loop0
 8000222:	e7f3      	b.n	800020c <Reset_Handler+0xc>
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 8000224:	4b1e      	ldr	r3, [pc, #120]	; (80002a0 <__zero_table_end__+0x10>)
	ldr	r4, =__zero_table_end__
 8000226:	4c1f      	ldr	r4, [pc, #124]	; (80002a4 <__zero_table_end__+0x14>)

.L_loop2:
	cmp	r3, r4
 8000228:	42a3      	cmp	r3, r4
	bge	.L_loop2_done
 800022a:	da08      	bge.n	800023e <Reset_Handler+0x3e>
	ldr	r1, [r3]
 800022c:	6819      	ldr	r1, [r3, #0]
	ldr	r2, [r3, #4]
 800022e:	685a      	ldr	r2, [r3, #4]
	movs	r0, 0
 8000230:	2000      	movs	r0, #0

.L_loop2_0:
	subs	r2, #4
 8000232:	3a04      	subs	r2, #4
	itt	ge
 8000234:	bfa4      	itt	ge
	strge	r0, [r1, r2]
 8000236:	5088      	strge	r0, [r1, r2]
	bge	.L_loop2_0
 8000238:	e7fb      	bge.n	8000232 <Reset_Handler+0x32>

	adds	r3, #8
 800023a:	3308      	adds	r3, #8
	b	.L_loop2
 800023c:	e7f4      	b.n	8000228 <Reset_Handler+0x28>
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 800023e:	481a      	ldr	r0, [pc, #104]	; (80002a8 <__zero_table_end__+0x18>)
    blx  r0
 8000240:	4780      	blx	r0
#endif

    ldr  r0, =main
 8000242:	481a      	ldr	r0, [pc, #104]	; (80002ac <__zero_table_end__+0x1c>)
    blx  r0
 8000244:	4780      	blx	r0
	...

08000248 <__copy_table_start__>:
 8000248:	0c0031f8 	.word	0x0c0031f8
 800024c:	20000000 	.word	0x20000000
 8000250:	00000050 	.word	0x00000050
 8000254:	0c003248 	.word	0x0c003248
 8000258:	30000000 	.word	0x30000000
 800025c:	00000000 	.word	0x00000000
 8000260:	0c0031f8 	.word	0x0c0031f8
 8000264:	10000800 	.word	0x10000800
 8000268:	00000000 	.word	0x00000000
 800026c:	0c0031f8 	.word	0x0c0031f8
 8000270:	10000800 	.word	0x10000800
 8000274:	00000000 	.word	0x00000000

08000278 <__copy_table_end__>:
 8000278:	20000050 	.word	0x20000050
 800027c:	00000094 	.word	0x00000094
 8000280:	30000000 	.word	0x30000000
 8000284:	00000000 	.word	0x00000000
 8000288:	10000800 	.word	0x10000800
 800028c:	00000000 	.word	0x00000000

08000290 <__zero_table_end__>:
    .long   0                           /* Not Available                 */

    .size  __Vectors, . - __Vectors
/* ================== END OF VECTOR TABLE DEFINITION ======================= */

/* ================== START OF VECTOR ROUTINES ============================= */
 8000290:	10000800 	.word	0x10000800

	.align	1
    .thumb
 8000294:	080002b5 	.word	0x080002b5
 *    offset 4: VMA of start of a section to copy to
 *    offset 8: size of the section to copy. Must be multiply of 4
 *
 *  All addresses must be aligned to 4 bytes boundary.
 */
	ldr	r4, =__copy_table_start__
 8000298:	08000248 	.word	0x08000248
	ldr	r5, =__copy_table_end__
 800029c:	08000278 	.word	0x08000278
 *    offset 4: Size of this BSS section. Must be multiply of 4
 *
 *  Define __SKIP_BSS_CLEAR to disable zeroing uninitialzed data in startup.
 */    
#ifndef __SKIP_BSS_CLEAR
	ldr	r3, =__zero_table_start__
 80002a0:	08000278 	.word	0x08000278
	ldr	r4, =__zero_table_end__
 80002a4:	08000290 	.word	0x08000290
	b	.L_loop2
.L_loop2_done:    
#endif /* __SKIP_BSS_CLEAR */
   
#ifndef __SKIP_LIBC_INIT_ARRAY
    ldr  r0, =__libc_init_array
 80002a8:	08003125 	.word	0x08003125
    blx  r0
#endif

    ldr  r0, =main
 80002ac:	08002afd 	.word	0x08002afd

080002b0 <BusFault_Handler>:
	.align	1
    .thumb_func
    .weak Default_Handler
    .type Default_Handler, %function
Default_Handler:
    b .
 80002b0:	e7fe      	b.n	80002b0 <BusFault_Handler>
	...

080002b4 <SystemInit>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

__WEAK void SystemInit(void)
{
 80002b4:	b598      	push	{r3, r4, r7, lr}
 80002b6:	af00      	add	r7, sp, #0
  memcpy(g_chipid, CHIPID_LOC, 16);
 80002b8:	4a05      	ldr	r2, [pc, #20]	; (80002d0 <SystemInit+0x1c>)
 80002ba:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80002be:	4614      	mov	r4, r2
 80002c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80002c2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  SystemCoreSetup();
 80002c6:	f002 f83f 	bl	8002348 <SystemCoreSetup>
  SystemCoreClockSetup(); 
 80002ca:	f002 f8a7 	bl	800241c <SystemCoreClockSetup>
}
 80002ce:	bd98      	pop	{r3, r4, r7, pc}
 80002d0:	2000ffc4 	.word	0x2000ffc4

080002d4 <SystemCoreClockUpdate>:

  SystemCoreClockUpdate();
}

__WEAK void SystemCoreClockUpdate(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b084      	sub	sp, #16
 80002d8:	af00      	add	r7, sp, #0
  uint32_t pdiv;
  uint32_t ndiv;
  uint32_t kdiv;
  uint32_t temp;

  if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 80002da:	4b2f      	ldr	r3, [pc, #188]	; (8000398 <SystemCoreClockUpdate+0xc4>)
 80002dc:	68db      	ldr	r3, [r3, #12]
 80002de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d03e      	beq.n	8000364 <SystemCoreClockUpdate+0x90>
  {
    /* fPLL is clock source for fSYS */
    if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 80002e6:	4b2d      	ldr	r3, [pc, #180]	; (800039c <SystemCoreClockUpdate+0xc8>)
 80002e8:	68db      	ldr	r3, [r3, #12]
 80002ea:	f003 0301 	and.w	r3, r3, #1
 80002ee:	2b00      	cmp	r3, #0
 80002f0:	d002      	beq.n	80002f8 <SystemCoreClockUpdate+0x24>
    {
      /* PLL input clock is the backup clock (fOFI) */
      temp = OFI_FREQUENCY;
 80002f2:	4b2b      	ldr	r3, [pc, #172]	; (80003a0 <SystemCoreClockUpdate+0xcc>)
 80002f4:	60fb      	str	r3, [r7, #12]
 80002f6:	e002      	b.n	80002fe <SystemCoreClockUpdate+0x2a>
    }
    else
    {
      /* PLL input clock is the high performance osicllator (fOSCHP) */
      temp = OSCHP_GetFrequency();
 80002f8:	f002 f886 	bl	8002408 <OSCHP_GetFrequency>
 80002fc:	60f8      	str	r0, [r7, #12]
    }

    /* check if PLL is locked */
    if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 80002fe:	4b27      	ldr	r3, [pc, #156]	; (800039c <SystemCoreClockUpdate+0xc8>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	f003 0304 	and.w	r3, r3, #4
 8000306:	2b00      	cmp	r3, #0
 8000308:	d020      	beq.n	800034c <SystemCoreClockUpdate+0x78>
    {
      /* PLL normal mode */
      /* read back divider settings */
      pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 800030a:	4b24      	ldr	r3, [pc, #144]	; (800039c <SystemCoreClockUpdate+0xc8>)
 800030c:	689b      	ldr	r3, [r3, #8]
 800030e:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8000312:	0e1b      	lsrs	r3, r3, #24
 8000314:	3301      	adds	r3, #1
 8000316:	60bb      	str	r3, [r7, #8]
      ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 8000318:	4b20      	ldr	r3, [pc, #128]	; (800039c <SystemCoreClockUpdate+0xc8>)
 800031a:	689b      	ldr	r3, [r3, #8]
 800031c:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8000320:	0a1b      	lsrs	r3, r3, #8
 8000322:	3301      	adds	r3, #1
 8000324:	607b      	str	r3, [r7, #4]
      kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 8000326:	4b1d      	ldr	r3, [pc, #116]	; (800039c <SystemCoreClockUpdate+0xc8>)
 8000328:	689b      	ldr	r3, [r3, #8]
 800032a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800032e:	0c1b      	lsrs	r3, r3, #16
 8000330:	3301      	adds	r3, #1
 8000332:	603b      	str	r3, [r7, #0]

      temp = (temp / (pdiv * kdiv)) * ndiv;
 8000334:	68bb      	ldr	r3, [r7, #8]
 8000336:	683a      	ldr	r2, [r7, #0]
 8000338:	fb02 f303 	mul.w	r3, r2, r3
 800033c:	68fa      	ldr	r2, [r7, #12]
 800033e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000342:	687a      	ldr	r2, [r7, #4]
 8000344:	fb02 f303 	mul.w	r3, r2, r3
 8000348:	60fb      	str	r3, [r7, #12]
 800034a:	e00d      	b.n	8000368 <SystemCoreClockUpdate+0x94>
    }
    else
    {
      /* PLL prescalar mode */
      /* read back divider settings */
      kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 800034c:	4b13      	ldr	r3, [pc, #76]	; (800039c <SystemCoreClockUpdate+0xc8>)
 800034e:	689b      	ldr	r3, [r3, #8]
 8000350:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000354:	3301      	adds	r3, #1
 8000356:	603b      	str	r3, [r7, #0]
      
      temp = (temp / kdiv);
 8000358:	68fa      	ldr	r2, [r7, #12]
 800035a:	683b      	ldr	r3, [r7, #0]
 800035c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000360:	60fb      	str	r3, [r7, #12]
 8000362:	e001      	b.n	8000368 <SystemCoreClockUpdate+0x94>
    }
  }
  else
  {
    /* fOFI is clock source for fSYS */    
    temp = OFI_FREQUENCY;
 8000364:	4b0e      	ldr	r3, [pc, #56]	; (80003a0 <SystemCoreClockUpdate+0xcc>)
 8000366:	60fb      	str	r3, [r7, #12]
  }

  temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 8000368:	4b0b      	ldr	r3, [pc, #44]	; (8000398 <SystemCoreClockUpdate+0xc4>)
 800036a:	68db      	ldr	r3, [r3, #12]
 800036c:	b2db      	uxtb	r3, r3
 800036e:	3301      	adds	r3, #1
 8000370:	68fa      	ldr	r2, [r7, #12]
 8000372:	fbb2 f3f3 	udiv	r3, r2, r3
 8000376:	60fb      	str	r3, [r7, #12]
  temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 8000378:	4b07      	ldr	r3, [pc, #28]	; (8000398 <SystemCoreClockUpdate+0xc4>)
 800037a:	691b      	ldr	r3, [r3, #16]
 800037c:	f003 0301 	and.w	r3, r3, #1
 8000380:	3301      	adds	r3, #1
 8000382:	68fa      	ldr	r2, [r7, #12]
 8000384:	fbb2 f3f3 	udiv	r3, r2, r3
 8000388:	60fb      	str	r3, [r7, #12]

  SystemCoreClock = temp;
 800038a:	4a06      	ldr	r2, [pc, #24]	; (80003a4 <SystemCoreClockUpdate+0xd0>)
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	6013      	str	r3, [r2, #0]
}
 8000390:	3710      	adds	r7, #16
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	50004600 	.word	0x50004600
 800039c:	50004710 	.word	0x50004710
 80003a0:	016e3600 	.word	0x016e3600
 80003a4:	2000ffc0 	.word	0x2000ffc0

080003a8 <XMC_GPIO_Init>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const config)
{
 80003a8:	b480      	push	{r7}
 80003aa:	b085      	sub	sp, #20
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	60f8      	str	r0, [r7, #12]
 80003b0:	460b      	mov	r3, r1
 80003b2:	607a      	str	r2, [r7, #4]
 80003b4:	72fb      	strb	r3, [r7, #11]
  XMC_ASSERT("XMC_GPIO_Init: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_Init: Invalid mode", XMC_GPIO_IsModeValid(config->mode));
 
  /* Switch to input */
  port->IOCR[pin >> 2U] &= (uint32_t)~(PORT_IOCR_PC_Msk << (PORT_IOCR_PC_Size * (pin & 0x3U)));
 80003b6:	7afb      	ldrb	r3, [r7, #11]
 80003b8:	089b      	lsrs	r3, r3, #2
 80003ba:	b2db      	uxtb	r3, r3
 80003bc:	4618      	mov	r0, r3
 80003be:	7afb      	ldrb	r3, [r7, #11]
 80003c0:	089b      	lsrs	r3, r3, #2
 80003c2:	b2db      	uxtb	r3, r3
 80003c4:	461a      	mov	r2, r3
 80003c6:	68fb      	ldr	r3, [r7, #12]
 80003c8:	3204      	adds	r2, #4
 80003ca:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80003ce:	7afb      	ldrb	r3, [r7, #11]
 80003d0:	f003 0303 	and.w	r3, r3, #3
 80003d4:	00db      	lsls	r3, r3, #3
 80003d6:	4619      	mov	r1, r3
 80003d8:	23f8      	movs	r3, #248	; 0xf8
 80003da:	408b      	lsls	r3, r1
 80003dc:	43db      	mvns	r3, r3
 80003de:	ea02 0103 	and.w	r1, r2, r3
 80003e2:	68fb      	ldr	r3, [r7, #12]
 80003e4:	1d02      	adds	r2, r0, #4
 80003e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* HW port control is disabled */
  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 80003ea:	68fb      	ldr	r3, [r7, #12]
 80003ec:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80003ee:	7afb      	ldrb	r3, [r7, #11]
 80003f0:	005b      	lsls	r3, r3, #1
 80003f2:	4619      	mov	r1, r3
 80003f4:	2303      	movs	r3, #3
 80003f6:	408b      	lsls	r3, r1
 80003f8:	43db      	mvns	r3, r3
 80003fa:	401a      	ands	r2, r3
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	675a      	str	r2, [r3, #116]	; 0x74


  /* Enable digital input */
  if (XMC_GPIO_CHECK_ANALOG_PORT(port))
 8000400:	68fb      	ldr	r3, [r7, #12]
 8000402:	4a37      	ldr	r2, [pc, #220]	; (80004e0 <XMC_GPIO_Init+0x138>)
 8000404:	4293      	cmp	r3, r2
 8000406:	d003      	beq.n	8000410 <XMC_GPIO_Init+0x68>
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	4a36      	ldr	r2, [pc, #216]	; (80004e4 <XMC_GPIO_Init+0x13c>)
 800040c:	4293      	cmp	r3, r2
 800040e:	d10a      	bne.n	8000426 <XMC_GPIO_Init+0x7e>
  {
    port->PDISC &= ~(uint32_t)((uint32_t)0x1U << pin);
 8000410:	68fb      	ldr	r3, [r7, #12]
 8000412:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000414:	7afb      	ldrb	r3, [r7, #11]
 8000416:	2101      	movs	r1, #1
 8000418:	fa01 f303 	lsl.w	r3, r1, r3
 800041c:	43db      	mvns	r3, r3
 800041e:	401a      	ands	r2, r3
 8000420:	68fb      	ldr	r3, [r7, #12]
 8000422:	661a      	str	r2, [r3, #96]	; 0x60
 8000424:	e03c      	b.n	80004a0 <XMC_GPIO_Init+0xf8>
  }
  else
  {
    /* Set output level */
    port->OMR = (uint32_t)config->output_level << pin;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	685a      	ldr	r2, [r3, #4]
 800042a:	7afb      	ldrb	r3, [r7, #11]
 800042c:	409a      	lsls	r2, r3
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	605a      	str	r2, [r3, #4]

    /* Set output driver strength */
    port->PDR[pin >> 3U] &= (uint32_t)~(PORT_PDR_Msk << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U)));
 8000432:	7afb      	ldrb	r3, [r7, #11]
 8000434:	08db      	lsrs	r3, r3, #3
 8000436:	b2db      	uxtb	r3, r3
 8000438:	4618      	mov	r0, r3
 800043a:	7afb      	ldrb	r3, [r7, #11]
 800043c:	08db      	lsrs	r3, r3, #3
 800043e:	b2db      	uxtb	r3, r3
 8000440:	461a      	mov	r2, r3
 8000442:	68fb      	ldr	r3, [r7, #12]
 8000444:	3210      	adds	r2, #16
 8000446:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800044a:	7afb      	ldrb	r3, [r7, #11]
 800044c:	f003 0307 	and.w	r3, r3, #7
 8000450:	009b      	lsls	r3, r3, #2
 8000452:	4619      	mov	r1, r3
 8000454:	2307      	movs	r3, #7
 8000456:	408b      	lsls	r3, r1
 8000458:	43db      	mvns	r3, r3
 800045a:	ea02 0103 	and.w	r1, r2, r3
 800045e:	68fb      	ldr	r3, [r7, #12]
 8000460:	f100 0210 	add.w	r2, r0, #16
 8000464:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    port->PDR[pin >> 3U] |= (uint32_t)config->output_strength << ((uint32_t)PORT_PDR_Size * ((uint32_t)pin & 0x7U));
 8000468:	7afb      	ldrb	r3, [r7, #11]
 800046a:	08db      	lsrs	r3, r3, #3
 800046c:	b2db      	uxtb	r3, r3
 800046e:	4618      	mov	r0, r3
 8000470:	7afb      	ldrb	r3, [r7, #11]
 8000472:	08db      	lsrs	r3, r3, #3
 8000474:	b2db      	uxtb	r3, r3
 8000476:	461a      	mov	r2, r3
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	3210      	adds	r2, #16
 800047c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	7a1b      	ldrb	r3, [r3, #8]
 8000484:	4619      	mov	r1, r3
 8000486:	7afb      	ldrb	r3, [r7, #11]
 8000488:	f003 0307 	and.w	r3, r3, #7
 800048c:	009b      	lsls	r3, r3, #2
 800048e:	fa01 f303 	lsl.w	r3, r1, r3
 8000492:	ea42 0103 	orr.w	r1, r2, r3
 8000496:	68fb      	ldr	r3, [r7, #12]
 8000498:	f100 0210 	add.w	r2, r0, #16
 800049c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  /* Set mode */
  port->IOCR[pin >> 2U] |= (uint32_t)config->mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
 80004a0:	7afb      	ldrb	r3, [r7, #11]
 80004a2:	089b      	lsrs	r3, r3, #2
 80004a4:	b2db      	uxtb	r3, r3
 80004a6:	4618      	mov	r0, r3
 80004a8:	7afb      	ldrb	r3, [r7, #11]
 80004aa:	089b      	lsrs	r3, r3, #2
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	461a      	mov	r2, r3
 80004b0:	68fb      	ldr	r3, [r7, #12]
 80004b2:	3204      	adds	r2, #4
 80004b4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	781b      	ldrb	r3, [r3, #0]
 80004bc:	4619      	mov	r1, r3
 80004be:	7afb      	ldrb	r3, [r7, #11]
 80004c0:	f003 0303 	and.w	r3, r3, #3
 80004c4:	00db      	lsls	r3, r3, #3
 80004c6:	fa01 f303 	lsl.w	r3, r1, r3
 80004ca:	ea42 0103 	orr.w	r1, r2, r3
 80004ce:	68fb      	ldr	r3, [r7, #12]
 80004d0:	1d02      	adds	r2, r0, #4
 80004d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80004d6:	3714      	adds	r7, #20
 80004d8:	46bd      	mov	sp, r7
 80004da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004de:	4770      	bx	lr
 80004e0:	48028e00 	.word	0x48028e00
 80004e4:	48028f00 	.word	0x48028f00

080004e8 <XMC_SCU_CLOCK_GetCpuClockFrequency>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_SCU_CLOCK_GetPeripheralClockFrequency(), XMC_SCU_CLOCK_GatePeripheralClock() \n\n\n
 */
__STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
{
 80004e8:	b480      	push	{r7}
 80004ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80004ec:	4b03      	ldr	r3, [pc, #12]	; (80004fc <XMC_SCU_CLOCK_GetCpuClockFrequency+0x14>)
 80004ee:	681b      	ldr	r3, [r3, #0]
}
 80004f0:	4618      	mov	r0, r3
 80004f2:	46bd      	mov	sp, r7
 80004f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	2000ffc0 	.word	0x2000ffc0

08000500 <XMC_SCU_GetMirrorStatus>:
 * that a corresponding register of the hibernate domain is ready to accept a write or that the communication interface
 * is busy with executing the previous operation.\n
 * Note: There is no hibernate domain in XMC1x devices. This register is retained for legacy purpose.
 */
__STATIC_INLINE uint32_t XMC_SCU_GetMirrorStatus(void)
{
 8000500:	b480      	push	{r7}
 8000502:	af00      	add	r7, sp, #0
  return(SCU_GENERAL->MIRRSTS);
 8000504:	4b03      	ldr	r3, [pc, #12]	; (8000514 <XMC_SCU_GetMirrorStatus+0x14>)
 8000506:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
}
 800050a:	4618      	mov	r0, r3
 800050c:	46bd      	mov	sp, r7
 800050e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000512:	4770      	bx	lr
 8000514:	50004000 	.word	0x50004000

08000518 <XMC_SCU_lDelay>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/
/* This is a local function used to generate the delay until register get updated with new configured value.  */
void XMC_SCU_lDelay(uint32_t delay)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b084      	sub	sp, #16
 800051c:	af00      	add	r7, sp, #0
 800051e:	6078      	str	r0, [r7, #4]
  uint32_t i;

  SystemCoreClockUpdate();
 8000520:	f7ff fed8 	bl	80002d4 <SystemCoreClockUpdate>
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);
 8000524:	4b0b      	ldr	r3, [pc, #44]	; (8000554 <XMC_SCU_lDelay+0x3c>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	4a0b      	ldr	r2, [pc, #44]	; (8000558 <XMC_SCU_lDelay+0x40>)
 800052a:	fba2 2303 	umull	r2, r3, r2, r3
 800052e:	0c9a      	lsrs	r2, r3, #18
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	fb02 f303 	mul.w	r3, r2, r3
 8000536:	607b      	str	r3, [r7, #4]

  for (i = 0U; i < delay; ++i)
 8000538:	2300      	movs	r3, #0
 800053a:	60fb      	str	r3, [r7, #12]
 800053c:	e003      	b.n	8000546 <XMC_SCU_lDelay+0x2e>
  {
    __NOP();
 800053e:	bf00      	nop
  uint32_t i;

  SystemCoreClockUpdate();
  delay =  delay * (uint32_t)(SystemCoreClock / FREQ_1MHZ);

  for (i = 0U; i < delay; ++i)
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	3301      	adds	r3, #1
 8000544:	60fb      	str	r3, [r7, #12]
 8000546:	68fa      	ldr	r2, [r7, #12]
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	429a      	cmp	r2, r3
 800054c:	d3f7      	bcc.n	800053e <XMC_SCU_lDelay+0x26>
  {
    __NOP();
  }
}
 800054e:	3710      	adds	r7, #16
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}
 8000554:	2000ffc0 	.word	0x2000ffc0
 8000558:	431bde83 	.word	0x431bde83

0800055c <XMC_SCU_CLOCK_Init>:
  return (SCU_GENERAL->RMDATA);
}

/* API to initialize the clock tree */
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config)
{
 800055c:	b5b0      	push	{r4, r5, r7, lr}
 800055e:	b084      	sub	sp, #16
 8000560:	af02      	add	r7, sp, #8
 8000562:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("", ((config->fstdby_clksrc == XMC_SCU_HIB_STDBYCLKSRC_OSCULP) && (config->enable_osculp == true)) ||
                 (config->fstdby_clksrc != XMC_SCU_HIB_STDBYCLKSRC_OSCULP));
  XMC_ASSERT("", ((config->syspll_config.clksrc == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) &&
                 (config->enable_oschp == true)) || (config->syspll_config.clksrc != XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP));

  XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_OFI);
 8000564:	2000      	movs	r0, #0
 8000566:	f000 f89b 	bl	80006a0 <XMC_SCU_CLOCK_SetSystemClockSource>

  XMC_SCU_HIB_EnableHibernateDomain();
 800056a:	f000 fa2d 	bl	80009c8 <XMC_SCU_HIB_EnableHibernateDomain>

  if (config->enable_osculp == true)
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	79db      	ldrb	r3, [r3, #7]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d00a      	beq.n	800058c <XMC_SCU_CLOCK_Init+0x30>
  {
    XMC_SCU_CLOCK_EnableLowPowerOscillator();
 8000576:	f000 fa65 	bl	8000a44 <XMC_SCU_CLOCK_EnableLowPowerOscillator>
    while (XMC_SCU_CLOCK_IsLowPowerOscillatorStable() == false);
 800057a:	bf00      	nop
 800057c:	f000 fa50 	bl	8000a20 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>
 8000580:	4603      	mov	r3, r0
 8000582:	f083 0301 	eor.w	r3, r3, #1
 8000586:	b2db      	uxtb	r3, r3
 8000588:	2b00      	cmp	r3, #0
 800058a:	d1f7      	bne.n	800057c <XMC_SCU_CLOCK_Init+0x20>
  }
  
  XMC_SCU_HIB_SetStandbyClockSource(config->fstdby_clksrc);  
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	7a5b      	ldrb	r3, [r3, #9]
 8000590:	4618      	mov	r0, r3
 8000592:	f000 f8ff 	bl	8000794 <XMC_SCU_HIB_SetStandbyClockSource>
  while (XMC_SCU_GetMirrorStatus() != 0)
 8000596:	bf00      	nop
 8000598:	f7ff ffb2 	bl	8000500 <XMC_SCU_GetMirrorStatus>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d1fa      	bne.n	8000598 <XMC_SCU_CLOCK_Init+0x3c>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */    
  }

  XMC_SCU_CLOCK_SetBackupClockCalibrationMode(config->calibration_mode);
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	7a1b      	ldrb	r3, [r3, #8]
 80005a6:	4618      	mov	r0, r3
 80005a8:	f000 f9e8 	bl	800097c <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>

  XMC_SCU_CLOCK_SetSystemClockDivider((uint32_t)config->fsys_clkdiv);
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	7c1b      	ldrb	r3, [r3, #16]
 80005b0:	4618      	mov	r0, r3
 80005b2:	f000 f90d 	bl	80007d0 <XMC_SCU_CLOCK_SetSystemClockDivider>
  XMC_SCU_CLOCK_SetCpuClockDivider((uint32_t)config->fcpu_clkdiv);
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	7c5b      	ldrb	r3, [r3, #17]
 80005ba:	4618      	mov	r0, r3
 80005bc:	f000 f930 	bl	8000820 <XMC_SCU_CLOCK_SetCpuClockDivider>
  XMC_SCU_CLOCK_SetCcuClockDivider((uint32_t)config->fccu_clkdiv);
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	7c9b      	ldrb	r3, [r3, #18]
 80005c4:	4618      	mov	r0, r3
 80005c6:	f000 f917 	bl	80007f8 <XMC_SCU_CLOCK_SetCcuClockDivider>
  XMC_SCU_CLOCK_SetPeripheralClockDivider((uint32_t)config->fperipheral_clkdiv);
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	7cdb      	ldrb	r3, [r3, #19]
 80005ce:	4618      	mov	r0, r3
 80005d0:	f000 f93a 	bl	8000848 <XMC_SCU_CLOCK_SetPeripheralClockDivider>

  if (config->enable_oschp == true)
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	799b      	ldrb	r3, [r3, #6]
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d00a      	beq.n	80005f2 <XMC_SCU_CLOCK_Init+0x96>
  {
    XMC_SCU_CLOCK_EnableHighPerformanceOscillator();
 80005dc:	f000 fa66 	bl	8000aac <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>
    while(XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable() == false);
 80005e0:	bf00      	nop
 80005e2:	f000 fa8b 	bl	8000afc <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>
 80005e6:	4603      	mov	r3, r0
 80005e8:	f083 0301 	eor.w	r3, r3, #1
 80005ec:	b2db      	uxtb	r3, r3
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d1f7      	bne.n	80005e2 <XMC_SCU_CLOCK_Init+0x86>
  }

  if (config->syspll_config.mode == XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED)
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	78db      	ldrb	r3, [r3, #3]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d102      	bne.n	8000600 <XMC_SCU_CLOCK_Init+0xa4>
  {
    XMC_SCU_CLOCK_DisableSystemPll();
 80005fa:	f000 faa3 	bl	8000b44 <XMC_SCU_CLOCK_DisableSystemPll>
 80005fe:	e014      	b.n	800062a <XMC_SCU_CLOCK_Init+0xce>
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
 8000600:	f000 fa90 	bl	8000b24 <XMC_SCU_CLOCK_EnableSystemPll>
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	8899      	ldrh	r1, [r3, #4]
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	78da      	ldrb	r2, [r3, #3]
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	785b      	ldrb	r3, [r3, #1]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000610:	461d      	mov	r5, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	781b      	ldrb	r3, [r3, #0]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 8000616:	461c      	mov	r4, r3
                                 config->syspll_config.mode,
                                 (uint32_t)config->syspll_config.p_div,
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	789b      	ldrb	r3, [r3, #2]
  }
  else
  {

    XMC_SCU_CLOCK_EnableSystemPll();
    XMC_SCU_CLOCK_StartSystemPll(config->syspll_config.clksrc,
 800061c:	9300      	str	r3, [sp, #0]
 800061e:	4608      	mov	r0, r1
 8000620:	4611      	mov	r1, r2
 8000622:	462a      	mov	r2, r5
 8000624:	4623      	mov	r3, r4
 8000626:	f000 fa9d 	bl	8000b64 <XMC_SCU_CLOCK_StartSystemPll>
                                 (uint32_t)config->syspll_config.n_div,
                                 (uint32_t)config->syspll_config.k_div);
  }

  /* use SYSPLL? */
  if (config->fsys_clksrc == XMC_SCU_CLOCK_SYSCLKSRC_PLL)
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	68db      	ldr	r3, [r3, #12]
 800062e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000632:	d103      	bne.n	800063c <XMC_SCU_CLOCK_Init+0xe0>
  {
    XMC_SCU_CLOCK_SetSystemClockSource(XMC_SCU_CLOCK_SYSCLKSRC_PLL);    
 8000634:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000638:	f000 f832 	bl	80006a0 <XMC_SCU_CLOCK_SetSystemClockSource>
  }
  SystemCoreClockUpdate();
 800063c:	f7ff fe4a 	bl	80002d4 <SystemCoreClockUpdate>
}
 8000640:	3708      	adds	r7, #8
 8000642:	46bd      	mov	sp, r7
 8000644:	bdb0      	pop	{r4, r5, r7, pc}
 8000646:	bf00      	nop

08000648 <XMC_SCU_RESET_DeassertPeripheralReset>:
  *(uint32_t *)(&(SCU_RESET->PRSET0) + (index * 3U)) = (uint32_t)mask;
}

/* API to manually de-assert a reset request */
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral)
{
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  uint32_t index = (uint32_t)((((uint32_t)peripheral) & 0xf0000000UL) >> 28UL);
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	0f1b      	lsrs	r3, r3, #28
 8000654:	60fb      	str	r3, [r7, #12]
  uint32_t mask = (((uint32_t)peripheral) & ((uint32_t)~0xf0000000UL));
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800065c:	60bb      	str	r3, [r7, #8]

  *(uint32_t *)(&(SCU_RESET->PRCLR0) + (index * 3U)) = (uint32_t)mask;
 800065e:	68fa      	ldr	r2, [r7, #12]
 8000660:	4613      	mov	r3, r2
 8000662:	005b      	lsls	r3, r3, #1
 8000664:	4413      	add	r3, r2
 8000666:	009b      	lsls	r3, r3, #2
 8000668:	461a      	mov	r2, r3
 800066a:	4b04      	ldr	r3, [pc, #16]	; (800067c <XMC_SCU_RESET_DeassertPeripheralReset+0x34>)
 800066c:	4413      	add	r3, r2
 800066e:	68ba      	ldr	r2, [r7, #8]
 8000670:	601a      	str	r2, [r3, #0]
}
 8000672:	3714      	adds	r7, #20
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr
 800067c:	50004414 	.word	0x50004414

08000680 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>:

/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 8000684:	f7ff ff30 	bl	80004e8 <XMC_SCU_CLOCK_GetCpuClockFrequency>
 8000688:	4602      	mov	r2, r0
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
 800068a:	4b04      	ldr	r3, [pc, #16]	; (800069c <XMC_SCU_CLOCK_GetPeripheralClockFrequency+0x1c>)
 800068c:	695b      	ldr	r3, [r3, #20]
/*
 * API to retrieve clock frequency of peripherals on the peripheral bus using a shared functional clock
 */
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void)
{
  return (uint32_t)(XMC_SCU_CLOCK_GetCpuClockFrequency() >>
 800068e:	f003 0301 	and.w	r3, r3, #1
 8000692:	fa22 f303 	lsr.w	r3, r2, r3
         ((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos));  
}
 8000696:	4618      	mov	r0, r3
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	50004600 	.word	0x50004600

080006a0 <XMC_SCU_CLOCK_SetSystemClockSource>:

/* API to select fSYS */
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSSEL_Msk)) |
 80006a8:	4906      	ldr	r1, [pc, #24]	; (80006c4 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 80006aa:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <XMC_SCU_CLOCK_SetSystemClockSource+0x24>)
 80006ac:	68db      	ldr	r3, [r3, #12]
 80006ae:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	4313      	orrs	r3, r2
 80006b6:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)source);
}
 80006b8:	370c      	adds	r7, #12
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	50004600 	.word	0x50004600

080006c8 <XMC_SCU_CLOCK_SetUsbClockSource>:

/* API to select fUSB */
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
 80006ce:	6078      	str	r0, [r7, #4]
  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBSEL_Msk)) |
 80006d0:	4906      	ldr	r1, [pc, #24]	; (80006ec <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 80006d2:	4b06      	ldr	r3, [pc, #24]	; (80006ec <XMC_SCU_CLOCK_SetUsbClockSource+0x24>)
 80006d4:	699b      	ldr	r3, [r3, #24]
 80006d6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	4313      	orrs	r3, r2
 80006de:	618b      	str	r3, [r1, #24]
                      ((uint32_t)source);
}
 80006e0:	370c      	adds	r7, #12
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	50004600 	.word	0x50004600

080006f0 <XMC_SCU_CLOCK_SetWdtClockSource>:

/* API to select fWDT */
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source)
{
 80006f0:	b480      	push	{r7}
 80006f2:	b083      	sub	sp, #12
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTSEL_Msk)) |
 80006f8:	4906      	ldr	r1, [pc, #24]	; (8000714 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 80006fa:	4b06      	ldr	r3, [pc, #24]	; (8000714 <XMC_SCU_CLOCK_SetWdtClockSource+0x24>)
 80006fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006fe:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	4313      	orrs	r3, r2
 8000706:	624b      	str	r3, [r1, #36]	; 0x24
                      ((uint32_t)source);
}
 8000708:	370c      	adds	r7, #12
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	50004600 	.word	0x50004600

08000718 <XMC_SCU_CLOCK_SetSystemPllClockSource>:
                      ((uint32_t)source);
}

/* API to select fPLL */
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source)
{
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	80fb      	strh	r3, [r7, #6]
  /* Check input clock */
  if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP) /* Select PLLClockSource */
 8000722:	88fb      	ldrh	r3, [r7, #6]
 8000724:	2b00      	cmp	r3, #0
 8000726:	d108      	bne.n	800073a <XMC_SCU_CLOCK_SetSystemPllClockSource+0x22>
  {
    SCU_PLL->PLLCON2 &= (uint32_t)~(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 8000728:	4a0a      	ldr	r2, [pc, #40]	; (8000754 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 800072a:	4b0a      	ldr	r3, [pc, #40]	; (8000754 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 800072c:	68db      	ldr	r3, [r3, #12]
 800072e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000732:	f023 0301 	bic.w	r3, r3, #1
 8000736:	60d3      	str	r3, [r2, #12]
 8000738:	e007      	b.n	800074a <XMC_SCU_CLOCK_SetSystemPllClockSource+0x32>
  }
  else
  {
    SCU_PLL->PLLCON2 |= (uint32_t)(SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk);
 800073a:	4a06      	ldr	r2, [pc, #24]	; (8000754 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 800073c:	4b05      	ldr	r3, [pc, #20]	; (8000754 <XMC_SCU_CLOCK_SetSystemPllClockSource+0x3c>)
 800073e:	68db      	ldr	r3, [r3, #12]
 8000740:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000744:	f043 0301 	orr.w	r3, r3, #1
 8000748:	60d3      	str	r3, [r2, #12]
  }
}
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr
 8000754:	50004710 	.word	0x50004710

08000758 <XMC_SCU_HIB_SetRtcClockSource>:

/* API to select fRTC */
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source)
{ 
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	4603      	mov	r3, r0
 8000760:	71fb      	strb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8000762:	bf00      	nop
 8000764:	4b09      	ldr	r3, [pc, #36]	; (800078c <XMC_SCU_HIB_SetRtcClockSource+0x34>)
 8000766:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800076a:	f003 0308 	and.w	r3, r3, #8
 800076e:	2b00      	cmp	r3, #0
 8000770:	d1f8      	bne.n	8000764 <XMC_SCU_HIB_SetRtcClockSource+0xc>
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 8000772:	4907      	ldr	r1, [pc, #28]	; (8000790 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 8000774:	4b06      	ldr	r3, [pc, #24]	; (8000790 <XMC_SCU_HIB_SetRtcClockSource+0x38>)
 8000776:	68db      	ldr	r3, [r3, #12]
 8000778:	f023 0240 	bic.w	r2, r3, #64	; 0x40
                        ((uint32_t)source);
 800077c:	79fb      	ldrb	r3, [r7, #7]
  /* Wait until the update of HDCR register in hibernate domain is completed */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
  }

  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_RCS_Msk)) |
 800077e:	4313      	orrs	r3, r2
 8000780:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 8000782:	370c      	adds	r7, #12
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr
 800078c:	50004000 	.word	0x50004000
 8000790:	50004300 	.word	0x50004300

08000794 <XMC_SCU_HIB_SetStandbyClockSource>:

/* API to select fSTDBY */
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source)
{
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	71fb      	strb	r3, [r7, #7]
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 800079e:	bf00      	nop
 80007a0:	4b09      	ldr	r3, [pc, #36]	; (80007c8 <XMC_SCU_HIB_SetStandbyClockSource+0x34>)
 80007a2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80007a6:	f003 0308 	and.w	r3, r3, #8
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d1f8      	bne.n	80007a0 <XMC_SCU_HIB_SetStandbyClockSource+0xc>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 80007ae:	4907      	ldr	r1, [pc, #28]	; (80007cc <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 80007b0:	4b06      	ldr	r3, [pc, #24]	; (80007cc <XMC_SCU_HIB_SetStandbyClockSource+0x38>)
 80007b2:	68db      	ldr	r3, [r3, #12]
 80007b4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
                        ((uint32_t)source);
 80007b8:	79fb      	ldrb	r3, [r7, #7]
{
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_HDCR_Msk)
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR = (SCU_HIBERNATE->HDCR & ((uint32_t)~SCU_HIBERNATE_HDCR_STDBYSEL_Msk)) |
 80007ba:	4313      	orrs	r3, r2
 80007bc:	60cb      	str	r3, [r1, #12]
                        ((uint32_t)source);
}
 80007be:	370c      	adds	r7, #12
 80007c0:	46bd      	mov	sp, r7
 80007c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c6:	4770      	bx	lr
 80007c8:	50004000 	.word	0x50004000
 80007cc:	50004300 	.word	0x50004300

080007d0 <XMC_SCU_CLOCK_SetSystemClockDivider>:

/* API to program the divider placed between fsys and its parent */
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 80007d8:	4906      	ldr	r1, [pc, #24]	; (80007f4 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 80007da:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <XMC_SCU_CLOCK_SetSystemClockDivider+0x24>)
 80007dc:	68db      	ldr	r3, [r3, #12]
 80007de:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSystemClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_SYSCLKCR_SYSDIV_Msk + 1UL)) );

  SCU_CLK->SYSCLKCR = (SCU_CLK->SYSCLKCR & ((uint32_t)~SCU_CLK_SYSCLKCR_SYSDIV_Msk)) |
 80007e6:	4313      	orrs	r3, r2
 80007e8:	60cb      	str	r3, [r1, #12]
                      ((uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_SYSCLKCR_SYSDIV_Pos));
}
 80007ea:	370c      	adds	r7, #12
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr
 80007f4:	50004600 	.word	0x50004600

080007f8 <XMC_SCU_CLOCK_SetCcuClockDivider>:

/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
 80007f8:	b480      	push	{r7}
 80007fa:	b083      	sub	sp, #12
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 8000800:	4906      	ldr	r1, [pc, #24]	; (800081c <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8000802:	4b06      	ldr	r3, [pc, #24]	; (800081c <XMC_SCU_CLOCK_SetCcuClockDivider+0x24>)
 8000804:	6a1b      	ldr	r3, [r3, #32]
 8000806:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	3b01      	subs	r3, #1
/* API to program the divider placed between fccu and its parent */
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCapcomClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CCUCLKCR = (SCU_CLK->CCUCLKCR & ((uint32_t)~SCU_CLK_CCUCLKCR_CCUDIV_Msk)) |
 800080e:	4313      	orrs	r3, r2
 8000810:	620b      	str	r3, [r1, #32]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CCUCLKCR_CCUDIV_Pos);
}
 8000812:	370c      	adds	r7, #12
 8000814:	46bd      	mov	sp, r7
 8000816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081a:	4770      	bx	lr
 800081c:	50004600 	.word	0x50004600

08000820 <XMC_SCU_CLOCK_SetCpuClockDivider>:

/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
 8000820:	b480      	push	{r7}
 8000822:	b083      	sub	sp, #12
 8000824:	af00      	add	r7, sp, #0
 8000826:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8000828:	4906      	ldr	r1, [pc, #24]	; (8000844 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 800082a:	4b06      	ldr	r3, [pc, #24]	; (8000844 <XMC_SCU_CLOCK_SetCpuClockDivider+0x24>)
 800082c:	691b      	ldr	r3, [r3, #16]
 800082e:	f023 0201 	bic.w	r2, r3, #1
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	3b01      	subs	r3, #1
/* API to program the divider placed between fcpu and its parent */
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetCpuClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->CPUCLKCR = (SCU_CLK->CPUCLKCR & ((uint32_t)~SCU_CLK_CPUCLKCR_CPUDIV_Msk)) |
 8000836:	4313      	orrs	r3, r2
 8000838:	610b      	str	r3, [r1, #16]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_CPUCLKCR_CPUDIV_Pos);
}
 800083a:	370c      	adds	r7, #12
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr
 8000844:	50004600 	.word	0x50004600

08000848 <XMC_SCU_CLOCK_SetPeripheralClockDivider>:

/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 8000850:	4906      	ldr	r1, [pc, #24]	; (800086c <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 8000852:	4b06      	ldr	r3, [pc, #24]	; (800086c <XMC_SCU_CLOCK_SetPeripheralClockDivider+0x24>)
 8000854:	695b      	ldr	r3, [r3, #20]
 8000856:	f023 0201 	bic.w	r2, r3, #1
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	3b01      	subs	r3, #1
/* API to program the divider placed between fperiph and its parent */
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetPeripheralClockDivider:Wrong clock divider value", (divider <= 2UL) );

  SCU_CLK->PBCLKCR = (SCU_CLK->PBCLKCR & ((uint32_t)~SCU_CLK_PBCLKCR_PBDIV_Msk)) |
 800085e:	4313      	orrs	r3, r2
 8000860:	614b      	str	r3, [r1, #20]
                     ((uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_PBCLKCR_PBDIV_Pos));
}
 8000862:	370c      	adds	r7, #12
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr
 800086c:	50004600 	.word	0x50004600

08000870 <XMC_SCU_CLOCK_SetUsbClockDivider>:

/* API to program the divider placed between fsdmmc and its parent */
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8000878:	4906      	ldr	r1, [pc, #24]	; (8000894 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 800087a:	4b06      	ldr	r3, [pc, #24]	; (8000894 <XMC_SCU_CLOCK_SetUsbClockDivider+0x24>)
 800087c:	699b      	ldr	r3, [r3, #24]
 800087e:	f023 0207 	bic.w	r2, r3, #7
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetSdmmcClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_USBCLKCR_USBDIV_Msk + 1UL)) );

  SCU_CLK->USBCLKCR = (SCU_CLK->USBCLKCR & ((uint32_t)~SCU_CLK_USBCLKCR_USBDIV_Msk)) |
 8000886:	4313      	orrs	r3, r2
 8000888:	618b      	str	r3, [r1, #24]
                      (uint32_t)((uint32_t)(divider - 1UL) << SCU_CLK_USBCLKCR_USBDIV_Pos); 
}
 800088a:	370c      	adds	r7, #12
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr
 8000894:	50004600 	.word	0x50004600

08000898 <XMC_SCU_CLOCK_SetEbuClockDivider>:

#if defined(EBU)
/* API to program the divider placed between febu and its parent */
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 80008a0:	4906      	ldr	r1, [pc, #24]	; (80008bc <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 80008a2:	4b06      	ldr	r3, [pc, #24]	; (80008bc <XMC_SCU_CLOCK_SetEbuClockDivider+0x24>)
 80008a4:	69db      	ldr	r3, [r3, #28]
 80008a6:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetEbuClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_EBUCLKCR_EBUDIV_Msk + 1UL) ) );

  SCU_CLK->EBUCLKCR = (SCU_CLK->EBUCLKCR & ((uint32_t)~SCU_CLK_EBUCLKCR_EBUDIV_Msk)) |
 80008ae:	4313      	orrs	r3, r2
 80008b0:	61cb      	str	r3, [r1, #28]
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_EBUCLKCR_EBUDIV_Pos);
}
 80008b2:	370c      	adds	r7, #12
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr
 80008bc:	50004600 	.word	0x50004600

080008c0 <XMC_SCU_CLOCK_SetWdtClockDivider>:
#endif

/* API to program the divider placed between fwdt and its parent */
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 80008c8:	4906      	ldr	r1, [pc, #24]	; (80008e4 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 80008ca:	4b06      	ldr	r3, [pc, #24]	; (80008e4 <XMC_SCU_CLOCK_SetWdtClockDivider+0x24>)
 80008cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008ce:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	3b01      	subs	r3, #1
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t divider)
{
  XMC_ASSERT("XMC_SCU_CLOCK_SetWdtClockDivider:Wrong clock divider value",
              (divider <= (SCU_CLK_WDTCLKCR_WDTDIV_Msk + 1UL) ) );

  SCU_CLK->WDTCLKCR = (SCU_CLK->WDTCLKCR & ((uint32_t)~SCU_CLK_WDTCLKCR_WDTDIV_Msk)) |
 80008d6:	4313      	orrs	r3, r2
 80008d8:	624b      	str	r3, [r1, #36]	; 0x24
                      (uint32_t)(((uint32_t)(divider - 1UL)) << SCU_CLK_WDTCLKCR_WDTDIV_Pos);
}
 80008da:	370c      	adds	r7, #12
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr
 80008e4:	50004600 	.word	0x50004600

080008e8 <XMC_SCU_CLOCK_EnableClock>:
}
#endif

/* API to enable a given module clock */
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	4603      	mov	r3, r0
 80008f0:	71fb      	strb	r3, [r7, #7]
  SCU_CLK->CLKSET = ((uint32_t)clock);
 80008f2:	4a04      	ldr	r2, [pc, #16]	; (8000904 <XMC_SCU_CLOCK_EnableClock+0x1c>)
 80008f4:	79fb      	ldrb	r3, [r7, #7]
 80008f6:	6053      	str	r3, [r2, #4]
}
 80008f8:	370c      	adds	r7, #12
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop
 8000904:	50004600 	.word	0x50004600

08000908 <XMC_SCU_CLOCK_StartUsbPll>:
  SCU_PLL->USBPLLCON |= (uint32_t)(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
}

/* API to configure USB PLL */
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv)
{
 8000908:	b480      	push	{r7}
 800090a:	b083      	sub	sp, #12
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
 8000910:	6039      	str	r1, [r7, #0]
  /* Go to bypass the USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_VCOBYP_Msk;
 8000912:	4a19      	ldr	r2, [pc, #100]	; (8000978 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000914:	4b18      	ldr	r3, [pc, #96]	; (8000978 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000916:	695b      	ldr	r3, [r3, #20]
 8000918:	f043 0301 	orr.w	r3, r3, #1
 800091c:	6153      	str	r3, [r2, #20]

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;
 800091e:	4a16      	ldr	r2, [pc, #88]	; (8000978 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000920:	4b15      	ldr	r3, [pc, #84]	; (8000978 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000922:	695b      	ldr	r3, [r3, #20]
 8000924:	f043 0310 	orr.w	r3, r3, #16
 8000928:	6153      	str	r3, [r2, #20]

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 800092a:	4913      	ldr	r1, [pc, #76]	; (8000978 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	3b01      	subs	r3, #1
 8000930:	021a      	lsls	r2, r3, #8
                       (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	3b01      	subs	r3, #1
 8000936:	061b      	lsls	r3, r3, #24

  /* disconnect Oscillator from USB PLL */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_FINDIS_Msk;

  /* Setup Divider settings for USB PLL */
  SCU_PLL->USBPLLCON = (uint32_t)((uint32_t)((ndiv -1U) << SCU_PLL_USBPLLCON_NDIV_Pos) |
 8000938:	4313      	orrs	r3, r2
 800093a:	614b      	str	r3, [r1, #20]
                       (uint32_t)((pdiv - 1U) << SCU_PLL_USBPLLCON_PDIV_Pos));

  /* Set OSCDISCDIS */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 800093c:	4a0e      	ldr	r2, [pc, #56]	; (8000978 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 800093e:	4b0e      	ldr	r3, [pc, #56]	; (8000978 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000940:	695b      	ldr	r3, [r3, #20]
 8000942:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000946:	6153      	str	r3, [r2, #20]

  /* connect Oscillator to USB PLL */
  SCU_PLL->USBPLLCON &= (uint32_t)~SCU_PLL_USBPLLCON_FINDIS_Msk;
 8000948:	4a0b      	ldr	r2, [pc, #44]	; (8000978 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 800094a:	4b0b      	ldr	r3, [pc, #44]	; (8000978 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 800094c:	695b      	ldr	r3, [r3, #20]
 800094e:	f023 0310 	bic.w	r3, r3, #16
 8000952:	6153      	str	r3, [r2, #20]

  /* restart PLL Lock detection */
  SCU_PLL->USBPLLCON |= (uint32_t)SCU_PLL_USBPLLCON_RESLD_Msk;
 8000954:	4a08      	ldr	r2, [pc, #32]	; (8000978 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000956:	4b08      	ldr	r3, [pc, #32]	; (8000978 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000958:	695b      	ldr	r3, [r3, #20]
 800095a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800095e:	6153      	str	r3, [r2, #20]

  while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 8000960:	bf00      	nop
 8000962:	4b05      	ldr	r3, [pc, #20]	; (8000978 <XMC_SCU_CLOCK_StartUsbPll+0x70>)
 8000964:	691b      	ldr	r3, [r3, #16]
 8000966:	f003 0304 	and.w	r3, r3, #4
 800096a:	2b00      	cmp	r3, #0
 800096c:	d0f9      	beq.n	8000962 <XMC_SCU_CLOCK_StartUsbPll+0x5a>
  {
    /* wait for PLL Lock */
  }

}
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr
 8000978:	50004710 	.word	0x50004710

0800097c <XMC_SCU_CLOCK_SetBackupClockCalibrationMode>:
                                  SCU_PLL_USBPLLCON_VCOBYP_Msk);
}

/* API to onfigure the calibration mode for internal oscillator */
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	71fb      	strb	r3, [r7, #7]
  /* Enable factory calibration based trimming */
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FOTR_Msk;
 8000986:	4a0f      	ldr	r2, [pc, #60]	; (80009c4 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 8000988:	4b0e      	ldr	r3, [pc, #56]	; (80009c4 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 800098a:	685b      	ldr	r3, [r3, #4]
 800098c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000990:	6053      	str	r3, [r2, #4]

  if (mode == XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC)
 8000992:	79fb      	ldrb	r3, [r7, #7]
 8000994:	2b01      	cmp	r3, #1
 8000996:	d10e      	bne.n	80009b6 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x3a>
  {
    /* Disable factory calibration based trimming */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FOTR_Msk;
 8000998:	4a0a      	ldr	r2, [pc, #40]	; (80009c4 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 800099a:	4b0a      	ldr	r3, [pc, #40]	; (80009c4 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80009a2:	6053      	str	r3, [r2, #4]
    XMC_SCU_lDelay(100UL);
 80009a4:	2064      	movs	r0, #100	; 0x64
 80009a6:	f7ff fdb7 	bl	8000518 <XMC_SCU_lDelay>

    /* Enable automatic calibration */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_AOTREN_Msk;
 80009aa:	4a06      	ldr	r2, [pc, #24]	; (80009c4 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 80009ac:	4b05      	ldr	r3, [pc, #20]	; (80009c4 <XMC_SCU_CLOCK_SetBackupClockCalibrationMode+0x48>)
 80009ae:	685b      	ldr	r3, [r3, #4]
 80009b0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80009b4:	6053      	str	r3, [r2, #4]
  }

  XMC_SCU_lDelay(100UL);
 80009b6:	2064      	movs	r0, #100	; 0x64
 80009b8:	f7ff fdae 	bl	8000518 <XMC_SCU_lDelay>
}
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	50004710 	.word	0x50004710

080009c8 <XMC_SCU_HIB_EnableHibernateDomain>:
  return (bool)((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) != 0UL);
}

/* API to power up the hibernation domain */
void XMC_SCU_HIB_EnableHibernateDomain(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  /* Power up HIB domain if and only if it is currently powered down */
  if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 80009cc:	4b12      	ldr	r3, [pc, #72]	; (8000a18 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	f003 0301 	and.w	r3, r3, #1
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d109      	bne.n	80009ec <XMC_SCU_HIB_EnableHibernateDomain+0x24>
  {
    SCU_POWER->PWRSET = (uint32_t)SCU_POWER_PWRSET_HIB_Msk;
 80009d8:	4b0f      	ldr	r3, [pc, #60]	; (8000a18 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 80009da:	2201      	movs	r2, #1
 80009dc:	605a      	str	r2, [r3, #4]
    
    while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0UL)
 80009de:	bf00      	nop
 80009e0:	4b0d      	ldr	r3, [pc, #52]	; (8000a18 <XMC_SCU_HIB_EnableHibernateDomain+0x50>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f003 0301 	and.w	r3, r3, #1
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d0f9      	beq.n	80009e0 <XMC_SCU_HIB_EnableHibernateDomain+0x18>
      /* wait until HIB domain is enabled */
    }    
  }
  
  /* Remove the reset only if HIB domain were in a state of reset */
  if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 80009ec:	4b0b      	ldr	r3, [pc, #44]	; (8000a1c <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d00a      	beq.n	8000a0e <XMC_SCU_HIB_EnableHibernateDomain+0x46>
  {
    SCU_RESET->RSTCLR = (uint32_t)SCU_RESET_RSTCLR_HIBRS_Msk;
 80009f8:	4b08      	ldr	r3, [pc, #32]	; (8000a1c <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 80009fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009fe:	609a      	str	r2, [r3, #8]
    while((SCU_RESET->RSTSTAT & SCU_RESET_RSTSTAT_HIBRS_Msk) != 0UL)
 8000a00:	bf00      	nop
 8000a02:	4b06      	ldr	r3, [pc, #24]	; (8000a1c <XMC_SCU_HIB_EnableHibernateDomain+0x54>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d1f9      	bne.n	8000a02 <XMC_SCU_HIB_EnableHibernateDomain+0x3a>
    {
      /* wait until HIB domain is enabled */
    }
  }
}
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop
 8000a18:	50004200 	.word	0x50004200
 8000a1c:	50004400 	.word	0x50004400

08000a20 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable>:
}

#endif

bool XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  return ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) == 0UL);
 8000a24:	4b06      	ldr	r3, [pc, #24]	; (8000a40 <XMC_SCU_CLOCK_IsLowPowerOscillatorStable+0x20>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	f003 0308 	and.w	r3, r3, #8
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	bf0c      	ite	eq
 8000a30:	2301      	moveq	r3, #1
 8000a32:	2300      	movne	r3, #0
 8000a34:	b2db      	uxtb	r3, r3
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr
 8000a40:	50004300 	.word	0x50004300

08000a44 <XMC_SCU_CLOCK_EnableLowPowerOscillator>:

/* API to configure the 32khz Ultra Low Power oscillator */
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  /* Enable OSC_ULP */
  while((SCU_GENERAL->MIRRSTS) & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 8000a48:	bf00      	nop
 8000a4a:	4b16      	ldr	r3, [pc, #88]	; (8000aa4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x60>)
 8000a4c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000a50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d1f8      	bne.n	8000a4a <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x6>
  {
    /* Wait until no pending update to OSCULCTRL register in hibernate domain */
  }
  SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 8000a58:	4a13      	ldr	r2, [pc, #76]	; (8000aa8 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x64>)
 8000a5a:	4b13      	ldr	r3, [pc, #76]	; (8000aa8 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x64>)
 8000a5c:	69db      	ldr	r3, [r3, #28]
 8000a5e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000a62:	61d3      	str	r3, [r2, #28]

  /* Enable OSC_ULP Oscillator Watchdog*/
  while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 8000a64:	bf00      	nop
 8000a66:	4b0f      	ldr	r3, [pc, #60]	; (8000aa4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x60>)
 8000a68:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000a6c:	f003 0308 	and.w	r3, r3, #8
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d1f8      	bne.n	8000a66 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x22>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDCR |= (uint32_t)SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 8000a74:	4a0c      	ldr	r2, [pc, #48]	; (8000aa8 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x64>)
 8000a76:	4b0c      	ldr	r3, [pc, #48]	; (8000aa8 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x64>)
 8000a78:	68db      	ldr	r3, [r3, #12]
 8000a7a:	f043 0308 	orr.w	r3, r3, #8
 8000a7e:	60d3      	str	r3, [r2, #12]

  /* Enable OSC_ULP Oscillator Watchdog*/
  while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDSET_Msk)
 8000a80:	bf00      	nop
 8000a82:	4b08      	ldr	r3, [pc, #32]	; (8000aa4 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x60>)
 8000a84:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000a88:	f003 0304 	and.w	r3, r3, #4
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d1f8      	bne.n	8000a82 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x3e>
  {
    /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
  }
  SCU_HIBERNATE->HDSET = (uint32_t)SCU_HIBERNATE_HDSET_ULPWDG_Msk;
 8000a90:	4b05      	ldr	r3, [pc, #20]	; (8000aa8 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x64>)
 8000a92:	2208      	movs	r2, #8
 8000a94:	609a      	str	r2, [r3, #8]

  while (XMC_SCU_GetMirrorStatus() != 0)
 8000a96:	bf00      	nop
 8000a98:	f7ff fd32 	bl	8000500 <XMC_SCU_GetMirrorStatus>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d1fa      	bne.n	8000a98 <XMC_SCU_CLOCK_EnableLowPowerOscillator+0x54>
  {
    /* Wait until update of the stanby clock source is done in the HIB domain */    
  }
}
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	50004000 	.word	0x50004000
 8000aa8:	50004300 	.word	0x50004300

08000aac <XMC_SCU_CLOCK_EnableHighPerformanceOscillator>:
  return (SCU_HIBERNATE->OSCULSTAT & SCU_HIBERNATE_OSCULSTAT_X1D_Msk);
}

/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
 8000aac:	b5b0      	push	{r4, r5, r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;
 8000ab0:	4a0f      	ldr	r2, [pc, #60]	; (8000af0 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000ab2:	4b0f      	ldr	r3, [pc, #60]	; (8000af0 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000ab4:	685b      	ldr	r3, [r3, #4]
 8000ab6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000aba:	6053      	str	r3, [r2, #4]

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8000abc:	4d0d      	ldr	r5, [pc, #52]	; (8000af4 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8000abe:	4b0d      	ldr	r3, [pc, #52]	; (8000af4 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x48>)
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	f423 2470 	bic.w	r4, r3, #983040	; 0xf0000
 8000ac6:	f024 0430 	bic.w	r4, r4, #48	; 0x30
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));
 8000aca:	f001 fc9d 	bl	8002408 <OSCHP_GetFrequency>
 8000ace:	4602      	mov	r2, r0
 8000ad0:	4b09      	ldr	r3, [pc, #36]	; (8000af8 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x4c>)
 8000ad2:	fba3 2302 	umull	r2, r3, r3, r2
 8000ad6:	0d1b      	lsrs	r3, r3, #20
 8000ad8:	3b01      	subs	r3, #1
 8000ada:	041b      	lsls	r3, r3, #16
/* API to enable High Precision High Speed oscillator */
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void)
{
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_PLLPWD_Msk;

  SCU_OSC->OSCHPCTRL = (uint32_t)((SCU_OSC->OSCHPCTRL & ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk)) |
 8000adc:	4323      	orrs	r3, r4
 8000ade:	606b      	str	r3, [r5, #4]
                                  (((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos));

  /* restart OSC Watchdog */
  SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_OSCRES_Msk;
 8000ae0:	4a03      	ldr	r2, [pc, #12]	; (8000af0 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000ae2:	4b03      	ldr	r3, [pc, #12]	; (8000af0 <XMC_SCU_CLOCK_EnableHighPerformanceOscillator+0x44>)
 8000ae4:	685b      	ldr	r3, [r3, #4]
 8000ae6:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000aea:	6053      	str	r3, [r2, #4]
}
 8000aec:	bdb0      	pop	{r4, r5, r7, pc}
 8000aee:	bf00      	nop
 8000af0:	50004710 	.word	0x50004710
 8000af4:	50004700 	.word	0x50004700
 8000af8:	6b5fca6b 	.word	0x6b5fca6b

08000afc <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable>:

bool XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  return ((SCU_PLL->PLLSTAT & XMC_SCU_PLL_PLLSTAT_OSC_USABLE) == XMC_SCU_PLL_PLLSTAT_OSC_USABLE);
 8000b00:	4b07      	ldr	r3, [pc, #28]	; (8000b20 <XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable+0x24>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	f403 7360 	and.w	r3, r3, #896	; 0x380
 8000b08:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000b0c:	bf0c      	ite	eq
 8000b0e:	2301      	moveq	r3, #1
 8000b10:	2300      	movne	r3, #0
 8000b12:	b2db      	uxtb	r3, r3
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	50004710 	.word	0x50004710

08000b24 <XMC_SCU_CLOCK_EnableSystemPll>:
  return (SCU_OSC->OSCHPSTAT & SCU_OSC_OSCHPSTAT_X1D_Msk);
}

/* API to enable main PLL */
void XMC_SCU_CLOCK_EnableSystemPll(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 &= (uint32_t)~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000b28:	4a05      	ldr	r2, [pc, #20]	; (8000b40 <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8000b2a:	4b05      	ldr	r3, [pc, #20]	; (8000b40 <XMC_SCU_CLOCK_EnableSystemPll+0x1c>)
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b32:	f023 0302 	bic.w	r3, r3, #2
 8000b36:	6053      	str	r3, [r2, #4]
}
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	50004710 	.word	0x50004710

08000b44 <XMC_SCU_CLOCK_DisableSystemPll>:

/* API to disable main PLL */
void XMC_SCU_CLOCK_DisableSystemPll(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  SCU_PLL->PLLCON0 |= (uint32_t)(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 8000b48:	4a05      	ldr	r2, [pc, #20]	; (8000b60 <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8000b4a:	4b05      	ldr	r3, [pc, #20]	; (8000b60 <XMC_SCU_CLOCK_DisableSystemPll+0x1c>)
 8000b4c:	685b      	ldr	r3, [r3, #4]
 8000b4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b52:	f043 0302 	orr.w	r3, r3, #2
 8000b56:	6053      	str	r3, [r2, #4]
}
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr
 8000b60:	50004710 	.word	0x50004710

08000b64 <XMC_SCU_CLOCK_StartSystemPll>:
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	60ba      	str	r2, [r7, #8]
 8000b6c:	607b      	str	r3, [r7, #4]
 8000b6e:	4603      	mov	r3, r0
 8000b70:	81fb      	strh	r3, [r7, #14]
 8000b72:	460b      	mov	r3, r1
 8000b74:	737b      	strb	r3, [r7, #13]

  uint32_t vco_frequency; /* Q10.22, max VCO frequency = 520MHz */
  uint32_t kdiv_temp;

  XMC_SCU_CLOCK_SetSystemPllClockSource(source);
 8000b76:	89fb      	ldrh	r3, [r7, #14]
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f7ff fdcd 	bl	8000718 <XMC_SCU_CLOCK_SetSystemPllClockSource>

  if (mode == XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL)
 8000b7e:	7b7b      	ldrb	r3, [r7, #13]
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	f040 8084 	bne.w	8000c8e <XMC_SCU_CLOCK_StartSystemPll+0x12a>
  {
    /* Calculate initial step to be close to fOFI */
    if (source == XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP)
 8000b86:	89fb      	ldrh	r3, [r7, #14]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d109      	bne.n	8000ba0 <XMC_SCU_CLOCK_StartSystemPll+0x3c>
    {
      vco_frequency = (OSCHP_GetFrequency() / 1000000U) << 22;
 8000b8c:	f001 fc3c 	bl	8002408 <OSCHP_GetFrequency>
 8000b90:	4602      	mov	r2, r0
 8000b92:	4b4b      	ldr	r3, [pc, #300]	; (8000cc0 <XMC_SCU_CLOCK_StartSystemPll+0x15c>)
 8000b94:	fba3 2302 	umull	r2, r3, r3, r2
 8000b98:	0c9b      	lsrs	r3, r3, #18
 8000b9a:	059b      	lsls	r3, r3, #22
 8000b9c:	617b      	str	r3, [r7, #20]
 8000b9e:	e002      	b.n	8000ba6 <XMC_SCU_CLOCK_StartSystemPll+0x42>
    }
    else
    {
      vco_frequency = (OFI_FREQUENCY / 1000000U) << 22;
 8000ba0:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 8000ba4:	617b      	str	r3, [r7, #20]
    }
    vco_frequency = ((vco_frequency * ndiv) / pdiv);
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	687a      	ldr	r2, [r7, #4]
 8000baa:	fb02 f203 	mul.w	r2, r2, r3
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bb4:	617b      	str	r3, [r7, #20]
    kdiv_temp = (vco_frequency / (OFI_FREQUENCY / 1000000U)) >> 22;
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	4a42      	ldr	r2, [pc, #264]	; (8000cc4 <XMC_SCU_CLOCK_StartSystemPll+0x160>)
 8000bba:	fba2 2303 	umull	r2, r3, r2, r3
 8000bbe:	091b      	lsrs	r3, r3, #4
 8000bc0:	0d9b      	lsrs	r3, r3, #22
 8000bc2:	613b      	str	r3, [r7, #16]

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000bc4:	4a40      	ldr	r2, [pc, #256]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000bc6:	4b40      	ldr	r3, [pc, #256]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000bc8:	685b      	ldr	r3, [r3, #4]
 8000bca:	f043 0301 	orr.w	r3, r3, #1
 8000bce:	6053      	str	r3, [r2, #4]

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;
 8000bd0:	4a3d      	ldr	r2, [pc, #244]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000bd2:	4b3d      	ldr	r3, [pc, #244]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	f043 0310 	orr.w	r3, r3, #16
 8000bda:	6053      	str	r3, [r2, #4]

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000bdc:	493a      	ldr	r1, [pc, #232]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000bde:	4b3a      	ldr	r3, [pc, #232]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000be0:	689a      	ldr	r2, [r3, #8]
 8000be2:	4b3a      	ldr	r3, [pc, #232]	; (8000ccc <XMC_SCU_CLOCK_StartSystemPll+0x168>)
 8000be4:	4013      	ands	r3, r2
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	3a01      	subs	r2, #1
 8000bea:	0212      	lsls	r2, r2, #8
 8000bec:	431a      	orrs	r2, r3
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
 8000bee:	693b      	ldr	r3, [r7, #16]
 8000bf0:	3b01      	subs	r3, #1
 8000bf2:	041b      	lsls	r3, r3, #16
    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
 8000bf4:	431a      	orrs	r2, r3
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                   ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));
 8000bf6:	68bb      	ldr	r3, [r7, #8]
 8000bf8:	3b01      	subs	r3, #1
 8000bfa:	061b      	lsls	r3, r3, #24

    /* disconnect Oscillator from PLL */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_FINDIS_Msk;

    /* Setup divider settings for main PLL */
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~(SCU_PLL_PLLCON1_NDIV_Msk | SCU_PLL_PLLCON1_K2DIV_Msk |
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	608b      	str	r3, [r1, #8]
                                   SCU_PLL_PLLCON1_PDIV_Msk)) | ((ndiv - 1UL) << SCU_PLL_PLLCON1_NDIV_Pos) |
                                   ((kdiv_temp - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos) |
                                   ((pdiv - 1UL)<< SCU_PLL_PLLCON1_PDIV_Pos));

    /* Set OSCDISCDIS, OSC clock remains connected to the VCO in case of loss of lock */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 8000c00:	4a31      	ldr	r2, [pc, #196]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000c02:	4b31      	ldr	r3, [pc, #196]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c0a:	6053      	str	r3, [r2, #4]

    /* connect Oscillator to PLL */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_FINDIS_Msk;
 8000c0c:	4a2e      	ldr	r2, [pc, #184]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000c0e:	4b2e      	ldr	r3, [pc, #184]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	f023 0310 	bic.w	r3, r3, #16
 8000c16:	6053      	str	r3, [r2, #4]

    /* restart PLL Lock detection */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_RESLD_Msk;
 8000c18:	4a2b      	ldr	r2, [pc, #172]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000c1a:	4b2b      	ldr	r3, [pc, #172]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c22:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 8000c24:	bf00      	nop
 8000c26:	4b28      	ldr	r3, [pc, #160]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	f003 0304 	and.w	r3, r3, #4
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d0f9      	beq.n	8000c26 <XMC_SCU_CLOCK_StartSystemPll+0xc2>
    {
      /* wait for PLL Lock */
    }

    /* Switch to normal mode */
    SCU_PLL->PLLCON0 &= (uint32_t)~SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000c32:	4a25      	ldr	r2, [pc, #148]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000c34:	4b24      	ldr	r3, [pc, #144]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	f023 0301 	bic.w	r3, r3, #1
 8000c3c:	6053      	str	r3, [r2, #4]
    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 8000c3e:	bf00      	nop
 8000c40:	4b21      	ldr	r3, [pc, #132]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	f003 0301 	and.w	r3, r3, #1
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d1f9      	bne.n	8000c40 <XMC_SCU_CLOCK_StartSystemPll+0xdc>
    {
      /* wait for normal mode */
    }

    /* Ramp up PLL frequency in steps */
    kdiv_temp = (vco_frequency / 60UL) >> 22;
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	4a20      	ldr	r2, [pc, #128]	; (8000cd0 <XMC_SCU_CLOCK_StartSystemPll+0x16c>)
 8000c50:	fba2 2303 	umull	r2, r3, r2, r3
 8000c54:	095b      	lsrs	r3, r3, #5
 8000c56:	0d9b      	lsrs	r3, r3, #22
 8000c58:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8000c5a:	6a3a      	ldr	r2, [r7, #32]
 8000c5c:	693b      	ldr	r3, [r7, #16]
 8000c5e:	429a      	cmp	r2, r3
 8000c60:	d202      	bcs.n	8000c68 <XMC_SCU_CLOCK_StartSystemPll+0x104>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8000c62:	6938      	ldr	r0, [r7, #16]
 8000c64:	f000 f838 	bl	8000cd8 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    kdiv_temp = (vco_frequency / 90UL) >> 22;
 8000c68:	697b      	ldr	r3, [r7, #20]
 8000c6a:	085b      	lsrs	r3, r3, #1
 8000c6c:	4a19      	ldr	r2, [pc, #100]	; (8000cd4 <XMC_SCU_CLOCK_StartSystemPll+0x170>)
 8000c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c72:	095b      	lsrs	r3, r3, #5
 8000c74:	0d9b      	lsrs	r3, r3, #22
 8000c76:	613b      	str	r3, [r7, #16]
    if (kdiv < kdiv_temp)
 8000c78:	6a3a      	ldr	r2, [r7, #32]
 8000c7a:	693b      	ldr	r3, [r7, #16]
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	d202      	bcs.n	8000c86 <XMC_SCU_CLOCK_StartSystemPll+0x122>
    {
      XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv_temp);
 8000c80:	6938      	ldr	r0, [r7, #16]
 8000c82:	f000 f829 	bl	8000cd8 <XMC_SCU_CLOCK_StepSystemPllFrequency>
    }

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
 8000c86:	6a38      	ldr	r0, [r7, #32]
 8000c88:	f000 f826 	bl	8000cd8 <XMC_SCU_CLOCK_StepSystemPllFrequency>
 8000c8c:	e015      	b.n	8000cba <XMC_SCU_CLOCK_StartSystemPll+0x156>
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8000c8e:	490e      	ldr	r1, [pc, #56]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000c90:	4b0d      	ldr	r3, [pc, #52]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000c92:	689b      	ldr	r3, [r3, #8]
 8000c94:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
                       ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));
 8000c98:	6a3b      	ldr	r3, [r7, #32]
 8000c9a:	3b01      	subs	r3, #1

    XMC_SCU_CLOCK_StepSystemPllFrequency(kdiv);
  }
  else
  {
    SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K1DIV_Msk) |
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	608b      	str	r3, [r1, #8]
                       ((kdiv -1UL) << SCU_PLL_PLLCON1_K1DIV_Pos));

    /* Switch to prescaler mode */
    SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_VCOBYP_Msk;
 8000ca0:	4a09      	ldr	r2, [pc, #36]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000ca2:	4b09      	ldr	r3, [pc, #36]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	f043 0301 	orr.w	r3, r3, #1
 8000caa:	6053      	str	r3, [r2, #4]

    while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) == 0U)
 8000cac:	bf00      	nop
 8000cae:	4b06      	ldr	r3, [pc, #24]	; (8000cc8 <XMC_SCU_CLOCK_StartSystemPll+0x164>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f003 0301 	and.w	r3, r3, #1
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d0f9      	beq.n	8000cae <XMC_SCU_CLOCK_StartSystemPll+0x14a>
    {
      /* wait for prescaler mode */
    }
  }
}
 8000cba:	3718      	adds	r7, #24
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	431bde83 	.word	0x431bde83
 8000cc4:	aaaaaaab 	.word	0xaaaaaaab
 8000cc8:	50004710 	.word	0x50004710
 8000ccc:	f08080ff 	.word	0xf08080ff
 8000cd0:	88888889 	.word	0x88888889
 8000cd4:	b60b60b7 	.word	0xb60b60b7

08000cd8 <XMC_SCU_CLOCK_StepSystemPllFrequency>:
  SCU_PLL->PLLCON0 |= (uint32_t)SCU_PLL_PLLCON0_PLLPWD_Msk;
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000ce0:	4907      	ldr	r1, [pc, #28]	; (8000d00 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x28>)
 8000ce2:	4b07      	ldr	r3, [pc, #28]	; (8000d00 <XMC_SCU_CLOCK_StepSystemPllFrequency+0x28>)
 8000ce4:	689b      	ldr	r3, [r3, #8]
 8000ce6:	f423 02fe 	bic.w	r2, r3, #8323072	; 0x7f0000
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	3b01      	subs	r3, #1
 8000cee:	041b      	lsls	r3, r3, #16
}

/* API to step up/down the main PLL frequency */
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv)
{
  SCU_PLL->PLLCON1 = (uint32_t)((SCU_PLL->PLLCON1 & ~SCU_PLL_PLLCON1_K2DIV_Msk) |
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	608b      	str	r3, [r1, #8]
                     ((kdiv - 1UL) << SCU_PLL_PLLCON1_K2DIV_Pos));

  XMC_SCU_lDelay(50U);
 8000cf4:	2032      	movs	r0, #50	; 0x32
 8000cf6:	f7ff fc0f 	bl	8000518 <XMC_SCU_lDelay>
}
 8000cfa:	3708      	adds	r7, #8
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	50004710 	.word	0x50004710

08000d04 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC |= (uint32_t) CCU4_GIDLC_SPRB_Msk;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	68db      	ldr	r3, [r3, #12]
 8000d10:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	60da      	str	r2, [r3, #12]
}
 8000d18:	370c      	adds	r7, #12
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop

08000d24 <XMC_CCU4_lDeassertReset>:
    XMC_ASSERT("XMC_CCU4_lAssertReset:Invalid Module Pointer", 0);
  }
}

__STATIC_INLINE void XMC_CCU4_lDeassertReset(const XMC_CCU4_MODULE_t *const module)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  if (module == CCU40)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	4a10      	ldr	r2, [pc, #64]	; (8000d70 <XMC_CCU4_lDeassertReset+0x4c>)
 8000d30:	4293      	cmp	r3, r2
 8000d32:	d103      	bne.n	8000d3c <XMC_CCU4_lDeassertReset+0x18>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
 8000d34:	2004      	movs	r0, #4
 8000d36:	f7ff fc87 	bl	8000648 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000d3a:	e016      	b.n	8000d6a <XMC_CCU4_lDeassertReset+0x46>
  }
#if defined(CCU41)
  else if (module == CCU41)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	4a0d      	ldr	r2, [pc, #52]	; (8000d74 <XMC_CCU4_lDeassertReset+0x50>)
 8000d40:	4293      	cmp	r3, r2
 8000d42:	d103      	bne.n	8000d4c <XMC_CCU4_lDeassertReset+0x28>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
 8000d44:	2008      	movs	r0, #8
 8000d46:	f7ff fc7f 	bl	8000648 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000d4a:	e00e      	b.n	8000d6a <XMC_CCU4_lDeassertReset+0x46>
  }
#endif
#if defined(CCU42)
  else if (module == CCU42)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	4a0a      	ldr	r2, [pc, #40]	; (8000d78 <XMC_CCU4_lDeassertReset+0x54>)
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d103      	bne.n	8000d5c <XMC_CCU4_lDeassertReset+0x38>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU42);
 8000d54:	2010      	movs	r0, #16
 8000d56:	f7ff fc77 	bl	8000648 <XMC_SCU_RESET_DeassertPeripheralReset>
 8000d5a:	e006      	b.n	8000d6a <XMC_CCU4_lDeassertReset+0x46>
  }
#endif
#if defined(CCU43)
  else if (module == CCU43)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	4a07      	ldr	r2, [pc, #28]	; (8000d7c <XMC_CCU4_lDeassertReset+0x58>)
 8000d60:	4293      	cmp	r3, r2
 8000d62:	d102      	bne.n	8000d6a <XMC_CCU4_lDeassertReset+0x46>
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU43);
 8000d64:	4806      	ldr	r0, [pc, #24]	; (8000d80 <XMC_CCU4_lDeassertReset+0x5c>)
 8000d66:	f7ff fc6f 	bl	8000648 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif
  else
  {
    XMC_ASSERT("XMC_CCU4_lDeassertReset:Invalid Module Pointer", 0);
  }
}
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	4000c000 	.word	0x4000c000
 8000d74:	40010000 	.word	0x40010000
 8000d78:	40014000 	.word	0x40014000
 8000d7c:	48004000 	.word	0x48004000
 8000d80:	10000001 	.word	0x10000001

08000d84 <XMC_CCU4_EnableModule>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 ********************************************************************************************************************/

void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_EnableModule:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));

#if UC_FAMILY == XMC4
  /* Enable CCU4 module clock */
  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);
 8000d8c:	2010      	movs	r0, #16
 8000d8e:	f7ff fdab 	bl	80008e8 <XMC_SCU_CLOCK_EnableClock>
#if defined(CLOCK_GATING_SUPPORTED)
  XMC_CCU4_lUngateClock(module);
#endif

#if defined(PERIPHERAL_RESET_SUPPORTED)
  XMC_CCU4_lDeassertReset(module);
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f7ff ffc6 	bl	8000d24 <XMC_CCU4_lDeassertReset>
#endif
}
 8000d98:	3708      	adds	r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop

08000da0 <XMC_CCU4_Init>:
#endif
}

/* API to initialize CCU4 global resources  */
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	460b      	mov	r3, r1
 8000daa:	70fb      	strb	r3, [r7, #3]
  
  XMC_ASSERT("XMC_CCU4_Init:Invalid module pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_Init:Invalid mcs action", XMC_CCU4_SLICE_CHECK_MCS_ACTION(mcs_action));

  /* Enable CCU4 module */
  XMC_CCU4_EnableModule(module);
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	f7ff ffe9 	bl	8000d84 <XMC_CCU4_EnableModule>
  /* Start the prescaler */
  XMC_CCU4_StartPrescaler(module);
 8000db2:	6878      	ldr	r0, [r7, #4]
 8000db4:	f7ff ffa6 	bl	8000d04 <XMC_CCU4_StartPrescaler>
  
  gctrl = module->GCTRL;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	60fb      	str	r3, [r7, #12]
  gctrl &= ~((uint32_t) CCU4_GCTRL_MSDE_Msk);
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000dc4:	60fb      	str	r3, [r7, #12]
  gctrl |= ((uint32_t) mcs_action) << CCU4_GCTRL_MSDE_Pos;
 8000dc6:	78fb      	ldrb	r3, [r7, #3]
 8000dc8:	039b      	lsls	r3, r3, #14
 8000dca:	68fa      	ldr	r2, [r7, #12]
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	60fb      	str	r3, [r7, #12]
  
  module->GCTRL = gctrl;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	68fa      	ldr	r2, [r7, #12]
 8000dd4:	601a      	str	r2, [r3, #0]
}
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <XMC_CCU4_SLICE_CompareInit>:
}

/* API to configure CC4 Slice as Timer */
void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b083      	sub	sp, #12
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_CompareInit:Compare Init Pointer is NULL",
             (XMC_CCU4_SLICE_COMPARE_CONFIG_t *) NULL != compare_init);

  /* Program the timer mode */
  slice->TC = compare_init->tc;
 8000de6:	683b      	ldr	r3, [r7, #0]
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	615a      	str	r2, [r3, #20]
  /* Enable the timer concatenation */
  slice->CMC = ((uint32_t) compare_init->timer_concatenation << CCU4_CC4_CMC_TCE_Pos);
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	795b      	ldrb	r3, [r3, #5]
 8000df2:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	051a      	lsls	r2, r3, #20
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	605a      	str	r2, [r3, #4]
  /* Program initial prescaler divider value */
  slice->PSC = (uint32_t) compare_init->prescaler_initval;
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	791b      	ldrb	r3, [r3, #4]
 8000e02:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	461a      	mov	r2, r3
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	625a      	str	r2, [r3, #36]	; 0x24
  /* Program the dither compare value */
  slice->DITS = (uint32_t) compare_init->dither_limit;
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	795b      	ldrb	r3, [r3, #5]
 8000e12:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	461a      	mov	r2, r3
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	621a      	str	r2, [r3, #32]
  /* Program timer output passive level */
  slice->PSL = (uint32_t) compare_init->passive_level;
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	795b      	ldrb	r3, [r3, #5]
 8000e22:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	461a      	mov	r2, r3
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	619a      	str	r2, [r3, #24]
  /* Program floating prescaler compare value */
  slice->FPCS = (uint32_t) compare_init->float_limit;
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	791b      	ldrb	r3, [r3, #4]
 8000e32:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	461a      	mov	r2, r3
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000e3e:	370c      	adds	r7, #12
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr

08000e48 <XMC_CCU4_SLICE_SetPrescaler>:
  XMC_CCU4_SLICE_SetDitherCompareValue((XMC_CCU4_SLICE_t *)slice, (uint8_t)spread);
}

/* Programs Pre-scalar divider  */
void XMC_CCU4_SLICE_SetPrescaler(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_PRESCALER_t div_val)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b085      	sub	sp, #20
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	460b      	mov	r3, r1
 8000e52:	70fb      	strb	r3, [r7, #3]
  uint32_t fpc;
  
  XMC_ASSERT("XMC_CCU4_SLICE_SetPrescaler:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));

  fpc = slice->FPC;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e58:	60fb      	str	r3, [r7, #12]
  fpc &= ~((uint32_t) CCU4_CC4_FPC_PVAL_Msk);
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000e60:	60fb      	str	r3, [r7, #12]
  fpc |= ((uint32_t) div_val) << CCU4_CC4_FPC_PVAL_Pos;
 8000e62:	78fb      	ldrb	r3, [r7, #3]
 8000e64:	021b      	lsls	r3, r3, #8
 8000e66:	68fa      	ldr	r2, [r7, #12]
 8000e68:	4313      	orrs	r3, r2
 8000e6a:	60fb      	str	r3, [r7, #12]
  slice->FPC = fpc;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	68fa      	ldr	r2, [r7, #12]
 8000e70:	629a      	str	r2, [r3, #40]	; 0x28
  /* 
   * In any case, update the initial value of the divider which is to be loaded once the prescaler increments to the 
   * compare value.
   */
  slice->PSC = (uint32_t) div_val;
 8000e72:	78fa      	ldrb	r2, [r7, #3]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000e78:	3714      	adds	r7, #20
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop

08000e84 <XMC_CCU4_SLICE_SetInterruptNode>:

/* Binds a capcom event to an NVIC node  */
void XMC_CCU4_SLICE_SetInterruptNode(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_IRQ_ID_t event,
                                     const XMC_CCU4_SLICE_SR_ID_t sr)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b087      	sub	sp, #28
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	460b      	mov	r3, r1
 8000e8e:	70fb      	strb	r3, [r7, #3]
 8000e90:	4613      	mov	r3, r2
 8000e92:	70bb      	strb	r3, [r7, #2]

  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid SR ID ", XMC_CCU4_SLICE_CHECK_SR_ID(sr));
  XMC_ASSERT("XMC_CCU4_SLICE_SetInterruptNode:Invalid event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  
  srs = slice->SRS;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8000e9a:	60fb      	str	r3, [r7, #12]
  
  switch(event)
 8000e9c:	78fb      	ldrb	r3, [r7, #3]
 8000e9e:	2b09      	cmp	r3, #9
 8000ea0:	d82c      	bhi.n	8000efc <XMC_CCU4_SLICE_SetInterruptNode+0x78>
 8000ea2:	a201      	add	r2, pc, #4	; (adr r2, 8000ea8 <XMC_CCU4_SLICE_SetInterruptNode+0x24>)
 8000ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ea8:	08000ed1 	.word	0x08000ed1
 8000eac:	08000ed1 	.word	0x08000ed1
 8000eb0:	08000edb 	.word	0x08000edb
 8000eb4:	08000edb 	.word	0x08000edb
 8000eb8:	08000efd 	.word	0x08000efd
 8000ebc:	08000efd 	.word	0x08000efd
 8000ec0:	08000efd 	.word	0x08000efd
 8000ec4:	08000efd 	.word	0x08000efd
 8000ec8:	08000ee5 	.word	0x08000ee5
 8000ecc:	08000ef1 	.word	0x08000ef1
  {
    case XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH:
    case XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH:
      mask = ((uint32_t) CCU4_CC4_SRS_POSR_Msk);
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_POSR_Pos;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	617b      	str	r3, [r7, #20]
      break;
 8000ed8:	e016      	b.n	8000f08 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP:
    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN:
      mask = ((uint32_t) CCU4_CC4_SRS_CMSR_Msk);
 8000eda:	230c      	movs	r3, #12
 8000edc:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_CMSR_Pos;
 8000ede:	2302      	movs	r3, #2
 8000ee0:	617b      	str	r3, [r7, #20]
      break;
 8000ee2:	e011      	b.n	8000f08 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT0:
      mask = ((uint32_t) CCU4_CC4_SRS_E0SR_Msk);
 8000ee4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000ee8:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E0SR_Pos;
 8000eea:	2308      	movs	r3, #8
 8000eec:	617b      	str	r3, [r7, #20]
      break;
 8000eee:	e00b      	b.n	8000f08 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    case XMC_CCU4_SLICE_IRQ_ID_EVENT1:
      mask = ((uint32_t) CCU4_CC4_SRS_E1SR_Msk);
 8000ef0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000ef4:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E1SR_Pos;
 8000ef6:	230a      	movs	r3, #10
 8000ef8:	617b      	str	r3, [r7, #20]
      break;
 8000efa:	e005      	b.n	8000f08 <XMC_CCU4_SLICE_SetInterruptNode+0x84>

    default:
      mask = ((uint32_t) CCU4_CC4_SRS_E2SR_Msk);
 8000efc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000f00:	613b      	str	r3, [r7, #16]
      pos  = CCU4_CC4_SRS_E2SR_Pos;
 8000f02:	230c      	movs	r3, #12
 8000f04:	617b      	str	r3, [r7, #20]
      break;
 8000f06:	bf00      	nop
  }
  
  srs &= ~mask; 
 8000f08:	693b      	ldr	r3, [r7, #16]
 8000f0a:	43db      	mvns	r3, r3
 8000f0c:	68fa      	ldr	r2, [r7, #12]
 8000f0e:	4013      	ands	r3, r2
 8000f10:	60fb      	str	r3, [r7, #12]
  srs |= (uint32_t)sr << pos;
 8000f12:	78ba      	ldrb	r2, [r7, #2]
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1a:	68fa      	ldr	r2, [r7, #12]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	60fb      	str	r3, [r7, #12]
  slice->SRS = srs;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	68fa      	ldr	r2, [r7, #12]
 8000f24:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 8000f28:	371c      	adds	r7, #28
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop

08000f34 <XMC_GPIO_SetHardwareControl>:
  port->IOCR[(uint32_t)pin >> 2U] &= ~(uint32_t)((uint32_t)PORT_IOCR_PC_Msk << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U)));
  port->IOCR[(uint32_t)pin >> 2U] |= (uint32_t)mode << ((uint32_t)PORT_IOCR_PC_Size * ((uint32_t)pin & 0x3U));
}

void XMC_GPIO_SetHardwareControl(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_HWCTRL_t hwctrl)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	70fb      	strb	r3, [r7, #3]
 8000f40:	4613      	mov	r3, r2
 8000f42:	70bb      	strb	r3, [r7, #2]
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid port", XMC_GPIO_CHECK_PORT(port));
  XMC_ASSERT("XMC_GPIO_SetHardwareControl: Invalid hwctrl", XMC_GPIO_CHECK_HWCTRL(hwctrl));

  port->HWSEL &= ~(uint32_t)((uint32_t)PORT_HWSEL_Msk << ((uint32_t)pin << 1U));
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8000f48:	78fb      	ldrb	r3, [r7, #3]
 8000f4a:	005b      	lsls	r3, r3, #1
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	2303      	movs	r3, #3
 8000f50:	408b      	lsls	r3, r1
 8000f52:	43db      	mvns	r3, r3
 8000f54:	401a      	ands	r2, r3
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	675a      	str	r2, [r3, #116]	; 0x74
  port->HWSEL |= (uint32_t)hwctrl << ((uint32_t)pin << 1U);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8000f5e:	78bb      	ldrb	r3, [r7, #2]
 8000f60:	78f9      	ldrb	r1, [r7, #3]
 8000f62:	0049      	lsls	r1, r1, #1
 8000f64:	408b      	lsls	r3, r1
 8000f66:	431a      	orrs	r2, r3
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	675a      	str	r2, [r3, #116]	; 0x74
}
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b083      	sub	sp, #12
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f84:	b2db      	uxtb	r3, r3
 8000f86:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000f8a:	b2db      	uxtb	r3, r3
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	370c      	adds	r7, #12
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr

08000f98 <XMC_UART_CH_ClearStatusFlag>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_DisableEvent(),  XMC_UART_CH_GetStatusFlag()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
  channel->PSCR = flag;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	683a      	ldr	r2, [r7, #0]
 8000fa6:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8000fa8:	370c      	adds	r7, #12
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <XMC_UART_CH_Init>:
/*********************************************************************************************************************
 * API IMPLEMENTATION
 *********************************************************************************************************************/

void XMC_UART_CH_Init(XMC_USIC_CH_t *channel, const XMC_UART_CH_CONFIG_t *const config)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b084      	sub	sp, #16
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	6039      	str	r1, [r7, #0]
  uint32_t oversampling = XMC_UART_CH_OVERSAMPLING;
 8000fbe:	2310      	movs	r3, #16
 8000fc0:	60fb      	str	r3, [r7, #12]

  /* USIC channel switched on*/
  XMC_USIC_CH_Enable(channel);
 8000fc2:	6878      	ldr	r0, [r7, #4]
 8000fc4:	f000 f88c 	bl	80010e0 <XMC_USIC_CH_Enable>
  
  if(config->oversampling != 0U)
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	79db      	ldrb	r3, [r3, #7]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d002      	beq.n	8000fd6 <XMC_UART_CH_Init+0x22>
  {
    oversampling = (uint32_t)config->oversampling;
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	79db      	ldrb	r3, [r3, #7]
 8000fd4:	60fb      	str	r3, [r7, #12]
  }
  
  /* Configure baud rate */
  (void)XMC_USIC_CH_SetBaudrate(channel, config->baudrate, oversampling);
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	6878      	ldr	r0, [r7, #4]
 8000fdc:	4619      	mov	r1, r3
 8000fde:	68fa      	ldr	r2, [r7, #12]
 8000fe0:	f000 f8ca 	bl	8001178 <XMC_USIC_CH_SetBaudrate>
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision 
   * Enable Transfer Status BUSY
   */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	799b      	ldrb	r3, [r3, #6]
 8000fe8:	3b01      	subs	r3, #1
 8000fea:	005a      	lsls	r2, r3, #1
                                    (((oversampling >> 1UL) + 1UL) << USIC_CH_PCR_ASCMode_SP_Pos) |
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	085b      	lsrs	r3, r3, #1
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	021b      	lsls	r3, r3, #8
   * i.e. the 0 level is signaled during the complete bit time
   * Sampling point set equal to the half of the oversampling period
   * Enable Sample Majority Decision 
   * Enable Transfer Status BUSY
   */
  channel->PCR_ASCMode = (uint32_t)(((config->stop_bits - 1UL) << USIC_CH_PCR_ASCMode_STPB_Pos) |
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8000ffa:	f043 0301 	orr.w	r3, r3, #1
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	63d3      	str	r3, [r2, #60]	; 0x3c
  /* Set passive data level, high
     Set word length. Data bits - 1
     If frame length is > 0, frame_lemgth-1; else, FLE = WLE (Data bits - 1)
     Transmission Mode: The shift control signal is considered active if it
     is at 1-level. This is the setting to be programmed to allow data transfers */
  channel->SCTR = (uint32_t)((((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_WLE_Pos) |
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	791b      	ldrb	r3, [r3, #4]
 8001006:	3b01      	subs	r3, #1
 8001008:	061b      	lsls	r3, r3, #24
 800100a:	f443 7281 	orr.w	r2, r3, #258	; 0x102
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	635a      	str	r2, [r3, #52]	; 0x34
                             ((0x1UL << USIC_CH_SCTR_TRM_Pos) | USIC_CH_SCTR_PDL_Msk));

  if (config->frame_length != 0U)
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	795b      	ldrb	r3, [r3, #5]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d009      	beq.n	800102e <XMC_UART_CH_Init+0x7a>
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->frame_length - 1UL) << USIC_CH_SCTR_FLE_Pos);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	795b      	ldrb	r3, [r3, #5]
 8001022:	3b01      	subs	r3, #1
 8001024:	041b      	lsls	r3, r3, #16
 8001026:	431a      	orrs	r2, r3
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	635a      	str	r2, [r3, #52]	; 0x34
 800102c:	e008      	b.n	8001040 <XMC_UART_CH_Init+0x8c>
  }
  else
  {
    channel->SCTR |= (uint32_t)(((uint32_t)config->data_bits - 1UL) << USIC_CH_SCTR_FLE_Pos);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	791b      	ldrb	r3, [r3, #4]
 8001036:	3b01      	subs	r3, #1
 8001038:	041b      	lsls	r3, r3, #16
 800103a:	431a      	orrs	r2, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Enable transfer buffer */
  channel->TCSR = (0x1UL << USIC_CH_TCSR_TDEN_Pos) |
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8001046:	639a      	str	r2, [r3, #56]	; 0x38
                  USIC_CH_TCSR_TDSSM_Msk;

  /* Clear protocol status */
  channel->PSCR = 0xFFFFFFFFUL;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	f04f 32ff 	mov.w	r2, #4294967295
 800104e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set parity settings */
  channel->CCR = (uint32_t)config->parity_mode;
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	891b      	ldrh	r3, [r3, #8]
 8001054:	461a      	mov	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	641a      	str	r2, [r3, #64]	; 0x40
}
 800105a:	3710      	adds	r7, #16
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <XMC_UART_CH_Transmit>:
  } 
  return status;
}

void XMC_UART_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	460b      	mov	r3, r1
 800106a:	807b      	strh	r3, [r7, #2]
  /* Check FIFO size */
  if ((channel->TBCTR & USIC_CH_TBCTR_SIZE_Msk) == 0UL)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8001072:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8001076:	2b00      	cmp	r3, #0
 8001078:	d110      	bne.n	800109c <XMC_UART_CH_Transmit+0x3c>
  {
    /* Wait till the Transmit Buffer is free for transmission */
    while(XMC_USIC_CH_GetTransmitBufferStatus(channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 800107a:	bf00      	nop
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff ff7b 	bl	8000f78 <XMC_USIC_CH_GetTransmitBufferStatus>
 8001082:	4603      	mov	r3, r0
 8001084:	2b80      	cmp	r3, #128	; 0x80
 8001086:	d0f9      	beq.n	800107c <XMC_UART_CH_Transmit+0x1c>
    {
    }
  
    /* Clear the Transmit Buffer indication flag */
    XMC_UART_CH_ClearStatusFlag(channel, (uint32_t)XMC_UART_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION);
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800108e:	f7ff ff83 	bl	8000f98 <XMC_UART_CH_ClearStatusFlag>
  
    /*Transmit data */
    channel->TBUF[0U] = data;
 8001092:	887a      	ldrh	r2, [r7, #2]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 800109a:	e003      	b.n	80010a4 <XMC_UART_CH_Transmit+0x44>
  }
  else
  {
    channel->IN[0U] = data;
 800109c:	887a      	ldrh	r2, [r7, #2]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  }
}
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop

080010ac <XMC_UART_CH_GetReceivedData>:

uint16_t XMC_UART_CH_GetReceivedData(XMC_USIC_CH_t *const channel)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  uint16_t retval;

  /* Check FIFO size */
  if ((channel->RBCTR & USIC_CH_RBCTR_SIZE_Msk) == 0U)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80010ba:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d103      	bne.n	80010ca <XMC_UART_CH_GetReceivedData+0x1e>
  {
    retval = (uint16_t)channel->RBUF;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80010c6:	81fb      	strh	r3, [r7, #14]
 80010c8:	e003      	b.n	80010d2 <XMC_UART_CH_GetReceivedData+0x26>
  }
  else
  {
    retval = (uint16_t)channel->OUTR;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 80010d0:	81fb      	strh	r3, [r7, #14]
  }

  return retval;
 80010d2:	89fb      	ldrh	r3, [r7, #14]
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	3714      	adds	r7, #20
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr

080010e0 <XMC_USIC_CH_Enable>:
/*******************************************************************************
 * API IMPLEMENTATION
 *******************************************************************************/

void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_USIC_CH_Enable: channel not valid", XMC_USIC_IsChannelValid(channel));

  if ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1))
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4a1a      	ldr	r2, [pc, #104]	; (8001154 <XMC_USIC_CH_Enable+0x74>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d003      	beq.n	80010f8 <XMC_USIC_CH_Enable+0x18>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	4a19      	ldr	r2, [pc, #100]	; (8001158 <XMC_USIC_CH_Enable+0x78>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d103      	bne.n	8001100 <XMC_USIC_CH_Enable+0x20>
  {
    XMC_USIC_Enable(XMC_USIC0);
 80010f8:	4818      	ldr	r0, [pc, #96]	; (800115c <XMC_USIC_CH_Enable+0x7c>)
 80010fa:	f000 f979 	bl	80013f0 <XMC_USIC_Enable>
 80010fe:	e016      	b.n	800112e <XMC_USIC_CH_Enable+0x4e>
  }
#if defined(USIC1)
  else if((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1))
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	4a17      	ldr	r2, [pc, #92]	; (8001160 <XMC_USIC_CH_Enable+0x80>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d003      	beq.n	8001110 <XMC_USIC_CH_Enable+0x30>
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	4a16      	ldr	r2, [pc, #88]	; (8001164 <XMC_USIC_CH_Enable+0x84>)
 800110c:	4293      	cmp	r3, r2
 800110e:	d103      	bne.n	8001118 <XMC_USIC_CH_Enable+0x38>
  {
    XMC_USIC_Enable(XMC_USIC1);
 8001110:	4815      	ldr	r0, [pc, #84]	; (8001168 <XMC_USIC_CH_Enable+0x88>)
 8001112:	f000 f96d 	bl	80013f0 <XMC_USIC_Enable>
 8001116:	e00a      	b.n	800112e <XMC_USIC_CH_Enable+0x4e>
  }
#endif
#if defined(USIC2)
  else if((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1))
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4a14      	ldr	r2, [pc, #80]	; (800116c <XMC_USIC_CH_Enable+0x8c>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d003      	beq.n	8001128 <XMC_USIC_CH_Enable+0x48>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	4a13      	ldr	r2, [pc, #76]	; (8001170 <XMC_USIC_CH_Enable+0x90>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d102      	bne.n	800112e <XMC_USIC_CH_Enable+0x4e>
  {
    XMC_USIC_Enable(XMC_USIC2);
 8001128:	4812      	ldr	r0, [pc, #72]	; (8001174 <XMC_USIC_CH_Enable+0x94>)
 800112a:	f000 f961 	bl	80013f0 <XMC_USIC_Enable>
  {
    XMC_ASSERT("USIC module not available", 0U/*Always*/);
  }

  /* USIC channel switched on*/
  channel->KSCFG = (USIC_CH_KSCFG_MODEN_Msk | USIC_CH_KSCFG_BPMODEN_Msk);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2203      	movs	r2, #3
 8001132:	60da      	str	r2, [r3, #12]
  while ((channel->KSCFG & USIC_CH_KSCFG_MODEN_Msk) == 0U)
 8001134:	bf00      	nop
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	68db      	ldr	r3, [r3, #12]
 800113a:	f003 0301 	and.w	r3, r3, #1
 800113e:	2b00      	cmp	r3, #0
 8001140:	d0f9      	beq.n	8001136 <XMC_USIC_CH_Enable+0x56>
  {
    /* Wait till the channel is enabled */
  }

  /* Set USIC channel in IDLE mode */
  channel->CCR &= (uint32_t)~USIC_CH_CCR_MODE_Msk;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001146:	f023 020f 	bic.w	r2, r3, #15
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	40030000 	.word	0x40030000
 8001158:	40030200 	.word	0x40030200
 800115c:	40030008 	.word	0x40030008
 8001160:	48020000 	.word	0x48020000
 8001164:	48020200 	.word	0x48020200
 8001168:	48020008 	.word	0x48020008
 800116c:	48024000 	.word	0x48024000
 8001170:	48024200 	.word	0x48024200
 8001174:	48024008 	.word	0x48024008

08001178 <XMC_USIC_CH_SetBaudrate>:
{
  channel->KSCFG = (uint32_t)((channel->KSCFG & (~USIC_CH_KSCFG_MODEN_Msk)) | USIC_CH_KSCFG_BPMODEN_Msk);
}

XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t oversampling)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b08e      	sub	sp, #56	; 0x38
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
  
  uint32_t pdiv_frac;
  uint32_t pdiv_frac_min;

  /* The rate and peripheral clock are divided by 100 to be able to use only 32bit arithmetic */
  if ((rate >= 100U) && (oversampling != 0U))
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	2b63      	cmp	r3, #99	; 0x63
 8001188:	d958      	bls.n	800123c <XMC_USIC_CH_SetBaudrate+0xc4>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d055      	beq.n	800123c <XMC_USIC_CH_SetBaudrate+0xc4>
  {
    peripheral_clock = XMC_SCU_CLOCK_GetPeripheralClockFrequency() / 100U;
 8001190:	f7ff fa76 	bl	8000680 <XMC_SCU_CLOCK_GetPeripheralClockFrequency>
 8001194:	4602      	mov	r2, r0
 8001196:	4b2e      	ldr	r3, [pc, #184]	; (8001250 <XMC_USIC_CH_SetBaudrate+0xd8>)
 8001198:	fba3 2302 	umull	r2, r3, r3, r2
 800119c:	095b      	lsrs	r3, r3, #5
 800119e:	623b      	str	r3, [r7, #32]
    rate = rate / 100U;
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	4a2b      	ldr	r2, [pc, #172]	; (8001250 <XMC_USIC_CH_SetBaudrate+0xd8>)
 80011a4:	fba2 2303 	umull	r2, r3, r2, r3
 80011a8:	095b      	lsrs	r3, r3, #5
 80011aa:	60bb      	str	r3, [r7, #8]

    clock_divider_min = 1U;
 80011ac:	2301      	movs	r3, #1
 80011ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    pdiv_int_min = 1U;
 80011b0:	2301      	movs	r3, #1
 80011b2:	62bb      	str	r3, [r7, #40]	; 0x28
    pdiv_frac_min = 0x3ffU;
 80011b4:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80011b8:	627b      	str	r3, [r7, #36]	; 0x24

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
 80011ba:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80011be:	633b      	str	r3, [r7, #48]	; 0x30
 80011c0:	e022      	b.n	8001208 <XMC_USIC_CH_SetBaudrate+0x90>
    {
      pdiv = ((peripheral_clock * clock_divider) / (rate * oversampling));
 80011c2:	6a3b      	ldr	r3, [r7, #32]
 80011c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80011c6:	fb02 f203 	mul.w	r2, r2, r3
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	6879      	ldr	r1, [r7, #4]
 80011ce:	fb01 f303 	mul.w	r3, r1, r3
 80011d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011d6:	61fb      	str	r3, [r7, #28]
      pdiv_int = pdiv >> 10U;
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	0a9b      	lsrs	r3, r3, #10
 80011dc:	61bb      	str	r3, [r7, #24]
      pdiv_frac = pdiv & 0x3ffU;
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80011e4:	617b      	str	r3, [r7, #20]

      if ((pdiv_int < 1024U) && (pdiv_frac < pdiv_frac_min))
 80011e6:	69bb      	ldr	r3, [r7, #24]
 80011e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011ec:	d209      	bcs.n	8001202 <XMC_USIC_CH_SetBaudrate+0x8a>
 80011ee:	697a      	ldr	r2, [r7, #20]
 80011f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d205      	bcs.n	8001202 <XMC_USIC_CH_SetBaudrate+0x8a>
      {
        pdiv_frac_min = pdiv_frac;
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	627b      	str	r3, [r7, #36]	; 0x24
        pdiv_int_min = pdiv_int;
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	62bb      	str	r3, [r7, #40]	; 0x28
        clock_divider_min = clock_divider;
 80011fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001200:	62fb      	str	r3, [r7, #44]	; 0x2c

    clock_divider_min = 1U;
    pdiv_int_min = 1U;
    pdiv_frac_min = 0x3ffU;

    for(clock_divider = 1023U; clock_divider > 0U; --clock_divider)
 8001202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001204:	3b01      	subs	r3, #1
 8001206:	633b      	str	r3, [r7, #48]	; 0x30
 8001208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800120a:	2b00      	cmp	r3, #0
 800120c:	d1d9      	bne.n	80011c2 <XMC_USIC_CH_SetBaudrate+0x4a>
        pdiv_int_min = pdiv_int;
        clock_divider_min = clock_divider;
      }
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
 800120e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001210:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	611a      	str	r2, [r3, #16]
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	695a      	ldr	r2, [r3, #20]
 800121c:	4b0d      	ldr	r3, [pc, #52]	; (8001254 <XMC_USIC_CH_SetBaudrate+0xdc>)
 800121e:	4013      	ands	r3, r2
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	3a01      	subs	r2, #1
 8001224:	0292      	lsls	r2, r2, #10
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
 8001226:	431a      	orrs	r2, r3
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
 8001228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800122a:	3b01      	subs	r3, #1
 800122c:	041b      	lsls	r3, r3, #16

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
                                     USIC_CH_BRG_PDIV_Msk |
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
 800122e:	431a      	orrs	r2, r3
    }

    channel->FDR = XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL |
                   (clock_divider_min << USIC_CH_FDR_STEP_Pos);

    channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	615a      	str	r2, [r3, #20]
                                     USIC_CH_BRG_PCTQ_Msk |
                                     USIC_CH_BRG_PPPEN_Msk)) |
                   ((oversampling - 1U) << USIC_CH_BRG_DCTQ_Pos) |
                   ((pdiv_int_min - 1U) << USIC_CH_BRG_PDIV_Pos);
                    
    status = XMC_USIC_CH_STATUS_OK;
 8001234:	2300      	movs	r3, #0
 8001236:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800123a:	e002      	b.n	8001242 <XMC_USIC_CH_SetBaudrate+0xca>
  }
  else 
  {
    status = XMC_USIC_CH_STATUS_ERROR;
 800123c:	2301      	movs	r3, #1
 800123e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  return status;
 8001242:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8001246:	4618      	mov	r0, r3
 8001248:	3738      	adds	r7, #56	; 0x38
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	51eb851f 	.word	0x51eb851f
 8001254:	fc0080ef 	.word	0xfc0080ef

08001258 <XMC_USIC_CH_TXFIFO_Configure>:

void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
 8001258:	b480      	push	{r7}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	603b      	str	r3, [r7, #0]
 8001264:	4613      	mov	r3, r2
 8001266:	71fb      	strb	r3, [r7, #7]
  /* Disable FIFO */
  channel->TBCTR &= (uint32_t)~USIC_CH_TBCTR_SIZE_Msk;
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800126e:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800127e:	4b09      	ldr	r3, [pc, #36]	; (80012a4 <XMC_USIC_CH_TXFIFO_Configure+0x4c>)
 8001280:	4013      	ands	r3, r2
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
 8001282:	683a      	ldr	r2, [r7, #0]
 8001284:	0211      	lsls	r1, r2, #8
 8001286:	68ba      	ldr	r2, [r7, #8]
 8001288:	4311      	orrs	r1, r2
                   (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
 800128a:	79fa      	ldrb	r2, [r7, #7]
 800128c:	0612      	lsls	r2, r2, #24
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
 800128e:	430a      	orrs	r2, r1
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
 8001290:	431a      	orrs	r2, r3
  /* LOF = 0, A standard transmit buffer event occurs when the filling level equals the limit value and gets
   * lower due to transmission of a data word
   * STBTEN = 0, the trigger of the standard transmit buffer event is based on the transition of the fill level
   *  from equal to below the limit, not the fact being below
   */
  channel->TBCTR = (uint32_t)(channel->TBCTR & (uint32_t)~(USIC_CH_TBCTR_LIMIT_Msk |
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                                                           USIC_CH_TBCTR_DPTR_Msk |
                                                           USIC_CH_TBCTR_SIZE_Msk)) |
                   (uint32_t)((limit << USIC_CH_TBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_TBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_TBCTR_SIZE_Pos));
}
 8001298:	3714      	adds	r7, #20
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	f8ffc0c0 	.word	0xf8ffc0c0

080012a8 <XMC_USIC_CH_RXFIFO_Configure>:

void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
                                  const uint32_t data_pointer,
                                  const XMC_USIC_CH_FIFO_SIZE_t size,
                                  const uint32_t limit)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b085      	sub	sp, #20
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	60f8      	str	r0, [r7, #12]
 80012b0:	60b9      	str	r1, [r7, #8]
 80012b2:	603b      	str	r3, [r7, #0]
 80012b4:	4613      	mov	r3, r2
 80012b6:	71fb      	strb	r3, [r7, #7]
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 80012be:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80012ce:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <XMC_USIC_CH_RXFIFO_Configure+0x50>)
 80012d0:	4013      	ands	r3, r2
                                                            USIC_CH_RBCTR_DPTR_Msk |
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
 80012d2:	683a      	ldr	r2, [r7, #0]
 80012d4:	0211      	lsls	r1, r2, #8
 80012d6:	68ba      	ldr	r2, [r7, #8]
 80012d8:	4311      	orrs	r1, r2
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
 80012da:	79fa      	ldrb	r2, [r7, #7]
 80012dc:	0612      	lsls	r2, r2, #24
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
                                                            USIC_CH_RBCTR_DPTR_Msk |
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
 80012de:	430a      	orrs	r2, r1
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  /* LOF = 1, A standard receive buffer event occurs when the filling level equals the limit value and gets bigger
   *  due to the reception of a new data word
   */
  channel->RBCTR = (uint32_t)((channel->RBCTR & (uint32_t)~(USIC_CH_RBCTR_LIMIT_Msk |
 80012e0:	4313      	orrs	r3, r2
 80012e2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                                                            USIC_CH_RBCTR_LOF_Msk)) |
                   ((limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   (data_pointer << USIC_CH_RBCTR_DPTR_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos) |
                   (uint32_t)USIC_CH_RBCTR_LOF_Msk));
}
 80012ec:	3714      	adds	r7, #20
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	efffc0c0 	.word	0xefffc0c0

080012fc <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>:
}

void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
                                            const XMC_USIC_CH_FIFO_SIZE_t size,
                                            const uint32_t limit)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	60f8      	str	r0, [r7, #12]
 8001304:	460b      	mov	r3, r1
 8001306:	607a      	str	r2, [r7, #4]
 8001308:	72fb      	strb	r3, [r7, #11]
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001310:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001320:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	021b      	lsls	r3, r3, #8
                                            const uint32_t limit)
{
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
 8001328:	431a      	orrs	r2, r3
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos));
 800132a:	7afb      	ldrb	r3, [r7, #11]
 800132c:	061b      	lsls	r3, r3, #24
                                            const uint32_t limit)
{
  /* Disable FIFO */
  channel->RBCTR &= (uint32_t)~USIC_CH_RBCTR_SIZE_Msk;

  channel->RBCTR = (uint32_t)((uint32_t)(channel->RBCTR & (uint32_t)~USIC_CH_RBCTR_LIMIT_Msk) |
 800132e:	431a      	orrs	r2, r3
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                   (limit << USIC_CH_RBCTR_LIMIT_Pos) |
                   ((uint32_t)size << USIC_CH_RBCTR_SIZE_Pos));
}
 8001336:	3714      	adds	r7, #20
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <XMC_USIC_CH_SetInterruptNodePointer>:

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	460b      	mov	r3, r1
 800134a:	607a      	str	r2, [r7, #4]
 800134c:	72fb      	strb	r3, [r7, #11]
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	699a      	ldr	r2, [r3, #24]
 8001352:	7afb      	ldrb	r3, [r7, #11]
 8001354:	2107      	movs	r1, #7
 8001356:	fa01 f303 	lsl.w	r3, r1, r3
 800135a:	43db      	mvns	r3, r3
 800135c:	401a      	ands	r2, r3
                  (service_request << (uint32_t)interrupt_node));
 800135e:	7afb      	ldrb	r3, [r7, #11]
 8001360:	6879      	ldr	r1, [r7, #4]
 8001362:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                         const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
                                         const uint32_t service_request)
{
  channel->INPR = (uint32_t)((channel->INPR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8001366:	431a      	orrs	r2, r3
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	619a      	str	r2, [r3, #24]
                  (service_request << (uint32_t)interrupt_node));
}
 800136c:	3714      	adds	r7, #20
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop

08001378 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
 8001378:	b480      	push	{r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	460b      	mov	r3, r1
 8001382:	607a      	str	r2, [r7, #4]
 8001384:	72fb      	strb	r3, [r7, #11]
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800138c:	7afb      	ldrb	r3, [r7, #11]
 800138e:	2107      	movs	r1, #7
 8001390:	fa01 f303 	lsl.w	r3, r1, r3
 8001394:	43db      	mvns	r3, r3
 8001396:	401a      	ands	r2, r3
                   (service_request << (uint32_t)interrupt_node));
 8001398:	7afb      	ldrb	r3, [r7, #11]
 800139a:	6879      	ldr	r1, [r7, #4]
 800139c:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
  channel->TBCTR = (uint32_t)((channel->TBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 80013a0:	431a      	orrs	r2, r3
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                   (service_request << (uint32_t)interrupt_node));
}
 80013a8:	3714      	adds	r7, #20
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop

080013b4 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>:

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	460b      	mov	r3, r1
 80013be:	607a      	str	r2, [r7, #4]
 80013c0:	72fb      	strb	r3, [r7, #11]
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80013c8:	7afb      	ldrb	r3, [r7, #11]
 80013ca:	2107      	movs	r1, #7
 80013cc:	fa01 f303 	lsl.w	r3, r1, r3
 80013d0:	43db      	mvns	r3, r3
 80013d2:	401a      	ands	r2, r3
                   (service_request << (uint32_t)interrupt_node));
 80013d4:	7afb      	ldrb	r3, [r7, #11]
 80013d6:	6879      	ldr	r1, [r7, #4]
 80013d8:	fa01 f303 	lsl.w	r3, r1, r3

void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
                                                const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t interrupt_node,
                                                const uint32_t service_request)
{
  channel->RBCTR = (uint32_t)((channel->RBCTR & (~(uint32_t)(USIC_CH_INPR_Msk << (uint32_t)interrupt_node))) |
 80013dc:	431a      	orrs	r2, r3
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
                   (service_request << (uint32_t)interrupt_node));
}
 80013e4:	3714      	adds	r7, #20
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop

080013f0 <XMC_USIC_Enable>:

void XMC_USIC_Enable(XMC_USIC_t *const usic)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  if (usic == USIC0)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	4a0d      	ldr	r2, [pc, #52]	; (8001430 <XMC_USIC_Enable+0x40>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d104      	bne.n	800140a <XMC_USIC_Enable+0x1a>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC0);
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC0);
 8001400:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001404:	f7ff f920 	bl	8000648 <XMC_SCU_RESET_DeassertPeripheralReset>
 8001408:	e00e      	b.n	8001428 <XMC_USIC_Enable+0x38>
#endif	
  }
#if defined(USIC1)  
  else if (usic == USIC1)
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4a09      	ldr	r2, [pc, #36]	; (8001434 <XMC_USIC_Enable+0x44>)
 800140e:	4293      	cmp	r3, r2
 8001410:	d103      	bne.n	800141a <XMC_USIC_Enable+0x2a>
  {
#if defined(CLOCK_GATING_SUPPORTED)
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC1);
#endif	
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC1);
 8001412:	4809      	ldr	r0, [pc, #36]	; (8001438 <XMC_USIC_Enable+0x48>)
 8001414:	f7ff f918 	bl	8000648 <XMC_SCU_RESET_DeassertPeripheralReset>
 8001418:	e006      	b.n	8001428 <XMC_USIC_Enable+0x38>
#endif	
  }
#endif  
#if defined(USIC2)  
  else if (usic == USIC2)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4a07      	ldr	r2, [pc, #28]	; (800143c <XMC_USIC_Enable+0x4c>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d102      	bne.n	8001428 <XMC_USIC_Enable+0x38>
  {
#if defined(CLOCK_GATING_SUPPORTED) 
    XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_USIC2);
#endif
#if defined(PERIPHERAL_RESET_SUPPORTED)
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_USIC2);
 8001422:	4807      	ldr	r0, [pc, #28]	; (8001440 <XMC_USIC_Enable+0x50>)
 8001424:	f7ff f910 	bl	8000648 <XMC_SCU_RESET_DeassertPeripheralReset>
#endif  
  else
  {
    XMC_ASSERT("USIC module not available", 0/*Always*/);
  }
}
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	40030008 	.word	0x40030008
 8001434:	48020008 	.word	0x48020008
 8001438:	10000080 	.word	0x10000080
 800143c:	48024008 	.word	0x48024008
 8001440:	10000100 	.word	0x10000100

08001444 <_init>:
  }
}

/* Init */
void _init(void)
{}
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr

08001450 <XMC_USIC_CH_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
 8001458:	6039      	str	r1, [r7, #0]
  channel->CCR |= event;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	431a      	orrs	r2, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <XMC_USIC_CH_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
*/
__STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
  channel->CCR &= (uint32_t)~event;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	43db      	mvns	r3, r3
 8001482:	401a      	ands	r2, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001488:	370c      	adds	r7, #12
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop

08001494 <XMC_USIC_CH_GetTransmitBufferStatus>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetDataOutputMode() \n\n\n
 */
__STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const channel)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80014a6:	b2db      	uxtb	r3, r3
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr

080014b4 <XMC_USIC_CH_TriggerServiceRequest>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t service_request_line)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	6039      	str	r1, [r7, #0]
  channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80014c4:	409a      	lsls	r2, r3
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	669a      	str	r2, [r3, #104]	; 0x68
}
 80014ca:	370c      	adds	r7, #12
 80014cc:	46bd      	mov	sp, r7
 80014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d2:	4770      	bx	lr

080014d4 <XMC_USIC_CH_TXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
  channel->TBCTR |= event;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	431a      	orrs	r2, r3
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <XMC_USIC_CH_TXFIFO_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	6039      	str	r1, [r7, #0]
  channel->TBCTR &= (uint32_t)~event;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	43db      	mvns	r3, r3
 800150c:	401a      	ands	r2, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop

08001520 <XMC_USIC_CH_TXFIFO_Flush>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800152e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
}
 8001532:	370c      	adds	r7, #12
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <XMC_USIC_CH_TXFIFO_IsFull>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800154a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800154e:	2b00      	cmp	r3, #0
 8001550:	bf14      	ite	ne
 8001552:	2301      	movne	r3, #1
 8001554:	2300      	moveq	r3, #0
 8001556:	b2db      	uxtb	r3, r3
}
 8001558:	4618      	mov	r0, r3
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <XMC_USIC_CH_TXFIFO_IsEmpty>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001572:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001576:	2b00      	cmp	r3, #0
 8001578:	bf14      	ite	ne
 800157a:	2301      	movne	r3, #1
 800157c:	2300      	moveq	r3, #0
 800157e:	b2db      	uxtb	r3, r3
}
 8001580:	4618      	mov	r0, r3
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <XMC_USIC_CH_RXFIFO_EnableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 800158c:	b480      	push	{r7}
 800158e:	b083      	sub	sp, #12
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
 8001594:	6039      	str	r1, [r7, #0]
  channel->RBCTR |= event;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	431a      	orrs	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
}
 80015a6:	370c      	adds	r7, #12
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <XMC_USIC_CH_RXFIFO_DisableEvent>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	6039      	str	r1, [r7, #0]
  channel->RBCTR &= (uint32_t)~event;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	43db      	mvns	r3, r3
 80015c4:	401a      	ands	r2, r3
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
}
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop

080015d8 <XMC_USIC_CH_RXFIFO_Flush>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015e6:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
}
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <XMC_USIC_CH_RXFIFO_IsEmpty>:
 * 
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
 */
__STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001602:	f003 0308 	and.w	r3, r3, #8
 8001606:	2b00      	cmp	r3, #0
 8001608:	bf14      	ite	ne
 800160a:	2301      	movne	r3, #1
 800160c:	2300      	moveq	r3, #0
 800160e:	b2db      	uxtb	r3, r3
}
 8001610:	4618      	mov	r0, r3
 8001612:	370c      	adds	r7, #12
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr

0800161c <UART_Init>:
 *          UART_SUCCESS: for successful UART initialization.<BR>
 *          UART_STATUS_FAILURE  : If UART initialization fails.<BR>
 *
 */
UART_STATUS_t UART_Init(const UART_t *const handle)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  UART_STATUS_t status = UART_STATUS_SUCCESS;
 8001624:	2300      	movs	r3, #0
 8001626:	73fb      	strb	r3, [r7, #15]
  XMC_ASSERT("UART_Init : UART APP handle invalid", (((handle != NULL)&&
      (handle->config != NULL)) &&((handle->config->fptr_uart_config != NULL)&&
      (handle->runtime != NULL))))

  /*Initialize the multiplexers required for UART configuration*/
  status = handle->config->fptr_uart_config();
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	4798      	blx	r3
 8001630:	4603      	mov	r3, r0
 8001632:	73fb      	strb	r3, [r7, #15]

  return status;
 8001634:	7bfb      	ldrb	r3, [r7, #15]
}
 8001636:	4618      	mov	r0, r3
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop

08001640 <UART_Transmit>:
 *          UART_STATUS_BUFFER_INVALID: Either if buffer is NULL or count is 0.<BR>
 *          UART_STATUS_MODE_MISMATCH: If the configured mode is invalid.<BR>
 *
 */
UART_STATUS_t UART_Transmit(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	60f8      	str	r0, [r7, #12]
 8001648:	60b9      	str	r1, [r7, #8]
 800164a:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
 800164c:	2304      	movs	r3, #4
 800164e:	75fb      	strb	r3, [r7, #23]

  switch(handle->config->transmit_mode)
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001658:	2b00      	cmp	r3, #0
 800165a:	d000      	beq.n	800165e <UART_Transmit+0x1e>
  case UART_TRANSFER_MODE_DIRECT:
    ret_stat = UART_lStartTransmitPolling(handle, data_ptr, count);
    break;
#endif
  default:
    break;
 800165c:	e007      	b.n	800166e <UART_Transmit+0x2e>

  switch(handle->config->transmit_mode)
  {
#ifdef UART_TX_INTERRUPT_USED
  case UART_TRANSFER_MODE_INTERRUPT:
    ret_stat = UART_StartTransmitIRQ(handle, data_ptr, count);
 800165e:	68f8      	ldr	r0, [r7, #12]
 8001660:	68b9      	ldr	r1, [r7, #8]
 8001662:	687a      	ldr	r2, [r7, #4]
 8001664:	f000 f824 	bl	80016b0 <UART_StartTransmitIRQ>
 8001668:	4603      	mov	r3, r0
 800166a:	75fb      	strb	r3, [r7, #23]
    break;
 800166c:	bf00      	nop
    break;
#endif
  default:
    break;
  }
  return ret_stat;
 800166e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001670:	4618      	mov	r0, r3
 8001672:	3718      	adds	r7, #24
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}

08001678 <UART_Receive>:
 *          UART_STATUS_BUFFER_INVALID: Either if buffer is NULL or count is 0.<BR>
 *          UART_STATUS_MODE_MISMATCH: If the configured mode is invalid.<BR>
 *
 */
UART_STATUS_t UART_Receive(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	60b9      	str	r1, [r7, #8]
 8001682:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
 8001684:	2304      	movs	r3, #4
 8001686:	75fb      	strb	r3, [r7, #23]

  switch(handle->config->receive_mode)
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001690:	2b00      	cmp	r3, #0
 8001692:	d000      	beq.n	8001696 <UART_Receive+0x1e>
  case UART_TRANSFER_MODE_DIRECT:
    ret_stat = UART_lStartReceivePolling(handle, data_ptr, count);
    break;
#endif
  default:
    break;
 8001694:	e007      	b.n	80016a6 <UART_Receive+0x2e>

  switch(handle->config->receive_mode)
  {
#ifdef UART_RX_INTERRUPT_USED
  case UART_TRANSFER_MODE_INTERRUPT:
    ret_stat = UART_StartReceiveIRQ(handle, data_ptr, count);
 8001696:	68f8      	ldr	r0, [r7, #12]
 8001698:	68b9      	ldr	r1, [r7, #8]
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	f000 f864 	bl	8001768 <UART_StartReceiveIRQ>
 80016a0:	4603      	mov	r3, r0
 80016a2:	75fb      	strb	r3, [r7, #23]
    break;
 80016a4:	bf00      	nop
    break;
#endif
  default:
    break;
  }
  return ret_stat;
 80016a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3718      	adds	r7, #24
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <UART_StartTransmitIRQ>:
 * request is registered.
 *
 *
 */
UART_STATUS_t UART_StartTransmitIRQ(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
 80016bc:	2304      	movs	r3, #4
 80016be:	75fb      	strb	r3, [r7, #23]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	613b      	str	r3, [r7, #16]

  XMC_ASSERT("UART_StartTransmitIRQ: UART APP handle invalid", ((handle != NULL)&&
            (handle->runtime != NULL)))

  if (handle->config->transmit_mode == UART_TRANSFER_MODE_INTERRUPT)
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d144      	bne.n	800175c <UART_StartTransmitIRQ+0xac>
  {
    ret_stat = UART_STATUS_BUSY;
 80016d2:	2302      	movs	r3, #2
 80016d4:	75fb      	strb	r3, [r7, #23]
    if (ptr_runtime->tx_busy == false)
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	7e1b      	ldrb	r3, [r3, #24]
 80016da:	b2db      	uxtb	r3, r3
 80016dc:	f083 0301 	eor.w	r3, r3, #1
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d03a      	beq.n	800175c <UART_StartTransmitIRQ+0xac>
    {
      /*If there is no transmission in progress*/
      if ((data_ptr != NULL) && (count > 0U))
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d035      	beq.n	8001758 <UART_StartTransmitIRQ+0xa8>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d032      	beq.n	8001758 <UART_StartTransmitIRQ+0xa8>
      {
        /*Obtain the address of data, size of data*/
        ptr_runtime->tx_data = data_ptr;
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	68ba      	ldr	r2, [r7, #8]
 80016f6:	601a      	str	r2, [r3, #0]
        ptr_runtime->tx_data_count = count;
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	609a      	str	r2, [r3, #8]
        /*Initialize to first index and set the busy flag*/
        ptr_runtime->tx_data_index = 0U;
 80016fe:	693b      	ldr	r3, [r7, #16]
 8001700:	2200      	movs	r2, #0
 8001702:	60da      	str	r2, [r3, #12]
        ptr_runtime->tx_busy = true;
 8001704:	693b      	ldr	r3, [r7, #16]
 8001706:	2201      	movs	r2, #1
 8001708:	761a      	strb	r2, [r3, #24]

        /*Enable the transmit buffer event*/
        if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001712:	2b00      	cmp	r3, #0
 8001714:	d00c      	beq.n	8001730 <UART_StartTransmitIRQ+0x80>
        {
          /*Clear the transmit FIFO*/
          XMC_USIC_CH_TXFIFO_Flush(handle->channel);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff ff00 	bl	8001520 <XMC_USIC_CH_TXFIFO_Flush>
          /*Enable transmit buffer interrupt*/
          XMC_USIC_CH_TXFIFO_EnableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4618      	mov	r0, r3
 8001726:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800172a:	f7ff fed3 	bl	80014d4 <XMC_USIC_CH_TXFIFO_EnableEvent>
 800172e:	e006      	b.n	800173e <UART_StartTransmitIRQ+0x8e>
        }
        else
        {
          XMC_USIC_CH_EnableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4618      	mov	r0, r3
 8001736:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800173a:	f7ff fe89 	bl	8001450 <XMC_USIC_CH_EnableEvent>
        }
        ret_stat = UART_STATUS_SUCCESS;
 800173e:	2300      	movs	r3, #0
 8001740:	75fb      	strb	r3, [r7, #23]
        /*Trigger the transmit buffer interrupt*/
        XMC_USIC_CH_TriggerServiceRequest(handle->channel, (uint32_t)handle->config->tx_sr);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800174e:	4610      	mov	r0, r2
 8001750:	4619      	mov	r1, r3
 8001752:	f7ff feaf 	bl	80014b4 <XMC_USIC_CH_TriggerServiceRequest>
 8001756:	e001      	b.n	800175c <UART_StartTransmitIRQ+0xac>
      }
      else
      {
        ret_stat = UART_STATUS_BUFFER_INVALID;
 8001758:	2303      	movs	r3, #3
 800175a:	75fb      	strb	r3, [r7, #23]
      }
    }
  }
  return ret_stat;
 800175c:	7dfb      	ldrb	r3, [r7, #23]
}
 800175e:	4618      	mov	r0, r3
 8001760:	3718      	adds	r7, #24
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop

08001768 <UART_StartReceiveIRQ>:
 * request is registered.
 *
 *
 */
UART_STATUS_t UART_StartReceiveIRQ(const UART_t *const handle, uint8_t* data_ptr, uint32_t count)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
  UART_STATUS_t ret_stat = UART_STATUS_MODE_MISMATCH;
 8001774:	2304      	movs	r3, #4
 8001776:	75fb      	strb	r3, [r7, #23]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	613b      	str	r3, [r7, #16]

  XMC_ASSERT("UART_StartReceiveIRQ: UART APP handle invalid", ((handle != NULL)&&
            (handle->runtime != NULL)))

  if (handle->config->receive_mode == UART_TRANSFER_MODE_INTERRUPT)
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8001786:	2b00      	cmp	r3, #0
 8001788:	d13e      	bne.n	8001808 <UART_StartReceiveIRQ+0xa0>
  {
    ret_stat = UART_STATUS_BUSY;
 800178a:	2302      	movs	r3, #2
 800178c:	75fb      	strb	r3, [r7, #23]
    if (ptr_runtime->rx_busy == false)
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	7e5b      	ldrb	r3, [r3, #25]
 8001792:	b2db      	uxtb	r3, r3
 8001794:	f083 0301 	eor.w	r3, r3, #1
 8001798:	b2db      	uxtb	r3, r3
 800179a:	2b00      	cmp	r3, #0
 800179c:	d034      	beq.n	8001808 <UART_StartReceiveIRQ+0xa0>
    {
      /*If no active reception in progress*/
      if ((data_ptr != NULL) && (count > 0U))
 800179e:	68bb      	ldr	r3, [r7, #8]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d02f      	beq.n	8001804 <UART_StartReceiveIRQ+0x9c>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d02c      	beq.n	8001804 <UART_StartReceiveIRQ+0x9c>
      {
        /*Obtain the address of data buffer and
         * number of data bytes to be received*/
        ptr_runtime->rx_data = data_ptr;
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	68ba      	ldr	r2, [r7, #8]
 80017ae:	605a      	str	r2, [r3, #4]
        ptr_runtime->rx_data_count = count;
 80017b0:	693b      	ldr	r3, [r7, #16]
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	611a      	str	r2, [r3, #16]
        ptr_runtime->rx_busy = true;
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	2201      	movs	r2, #1
 80017ba:	765a      	strb	r2, [r3, #25]
        ptr_runtime->rx_data_index = 0U;
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	2200      	movs	r2, #0
 80017c0:	615a      	str	r2, [r3, #20]

        if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d010      	beq.n	80017f0 <UART_StartReceiveIRQ+0x88>
        {
          /*Clear the receive FIFO, configure the trigger lime
           * and enable the receive events*/
          XMC_USIC_CH_RXFIFO_Flush(handle->channel);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff ff00 	bl	80015d8 <XMC_USIC_CH_RXFIFO_Flush>

          /*Configure the FIFO trigger limit based on the required data size*/
          UART_lReconfigureRxFIFO(handle, count);
 80017d8:	68f8      	ldr	r0, [r7, #12]
 80017da:	6879      	ldr	r1, [r7, #4]
 80017dc:	f000 f930 	bl	8001a40 <UART_lReconfigureRxFIFO>

          XMC_USIC_CH_RXFIFO_EnableEvent(handle->channel,
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 80017ea:	f7ff fecf 	bl	800158c <XMC_USIC_CH_RXFIFO_EnableEvent>
 80017ee:	e006      	b.n	80017fe <UART_StartReceiveIRQ+0x96>
            (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
            (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));
        }
        else
        {
          XMC_USIC_CH_EnableEvent(handle->channel,
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 80017fa:	f7ff fe29 	bl	8001450 <XMC_USIC_CH_EnableEvent>
          (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE));
        }
        ret_stat = UART_STATUS_SUCCESS;
 80017fe:	2300      	movs	r3, #0
 8001800:	75fb      	strb	r3, [r7, #23]
 8001802:	e001      	b.n	8001808 <UART_StartReceiveIRQ+0xa0>
      }
      else
      {
        ret_stat = UART_STATUS_BUFFER_INVALID;
 8001804:	2303      	movs	r3, #3
 8001806:	75fb      	strb	r3, [r7, #23]
      }
    }
  }
  return ret_stat;
 8001808:	7dfb      	ldrb	r3, [r7, #23]
}
 800180a:	4618      	mov	r0, r3
 800180c:	3718      	adds	r7, #24
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop

08001814 <UART_lTransmitHandler>:
 *  * param[in]  handle UART APP handle pointer of type UART_t*
 *
 *  * return void
 */
void UART_lTransmitHandler(const UART_t * const handle)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	60fb      	str	r3, [r7, #12]

  if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	68da      	ldr	r2, [r3, #12]
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	429a      	cmp	r2, r3
 800182c:	d240      	bcs.n	80018b0 <UART_lTransmitHandler+0x9c>
  {
    if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8001836:	2b00      	cmp	r3, #0
 8001838:	d027      	beq.n	800188a <UART_lTransmitHandler+0x76>
    {
      /*When Transmit FIFO is enabled*/
      /*Fill the transmit FIFO */
      while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
 800183a:	e01a      	b.n	8001872 <UART_lTransmitHandler+0x5e>
      {
        if (ptr_runtime->tx_data_index < ptr_runtime->tx_data_count)
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	68da      	ldr	r2, [r3, #12]
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	429a      	cmp	r2, r3
 8001846:	d212      	bcs.n	800186e <UART_lTransmitHandler+0x5a>
        {
          /*Load the FIFO byte by byte till either FIFO is full or all data is loaded*/
          XMC_UART_CH_Transmit(handle->channel,(uint16_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6819      	ldr	r1, [r3, #0]
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	4413      	add	r3, r2
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	b29b      	uxth	r3, r3
 800185a:	4608      	mov	r0, r1
 800185c:	4619      	mov	r1, r3
 800185e:	f7ff fbff 	bl	8001060 <XMC_UART_CH_Transmit>
          (ptr_runtime->tx_data_index)++;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	68db      	ldr	r3, [r3, #12]
 8001866:	1c5a      	adds	r2, r3, #1
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	60da      	str	r2, [r3, #12]
 800186c:	e001      	b.n	8001872 <UART_lTransmitHandler+0x5e>
        }
        else
        {
          break;
 800186e:	bf00      	nop
 8001870:	e053      	b.n	800191a <UART_lTransmitHandler+0x106>
  {
    if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
    {
      /*When Transmit FIFO is enabled*/
      /*Fill the transmit FIFO */
      while (XMC_USIC_CH_TXFIFO_IsFull(handle->channel) == false)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4618      	mov	r0, r3
 8001878:	f7ff fe60 	bl	800153c <XMC_USIC_CH_TXFIFO_IsFull>
 800187c:	4603      	mov	r3, r0
 800187e:	f083 0301 	eor.w	r3, r3, #1
 8001882:	b2db      	uxtb	r3, r3
 8001884:	2b00      	cmp	r3, #0
 8001886:	d1d9      	bne.n	800183c <UART_lTransmitHandler+0x28>
 8001888:	e047      	b.n	800191a <UART_lTransmitHandler+0x106>
      }
    }
    else
    {
      /*When Transmit FIFO is disabled*/
      XMC_UART_CH_Transmit(handle->channel,(uint16_t)ptr_runtime->tx_data[ptr_runtime->tx_data_index]);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6819      	ldr	r1, [r3, #0]
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	4413      	add	r3, r2
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	b29b      	uxth	r3, r3
 800189c:	4608      	mov	r0, r1
 800189e:	4619      	mov	r1, r3
 80018a0:	f7ff fbde 	bl	8001060 <XMC_UART_CH_Transmit>
      (ptr_runtime->tx_data_index)++;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	1c5a      	adds	r2, r3, #1
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	60da      	str	r2, [r3, #12]
 80018ae:	e034      	b.n	800191a <UART_lTransmitHandler+0x106>
    }
  }
  else
  {
    if (XMC_USIC_CH_TXFIFO_IsEmpty(handle->channel) == true)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff fe55 	bl	8001564 <XMC_USIC_CH_TXFIFO_IsEmpty>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d02c      	beq.n	800191a <UART_lTransmitHandler+0x106>
    {
      if (handle->config->tx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d007      	beq.n	80018dc <UART_lTransmitHandler+0xc8>
      {
        /*Disable the transmit FIFO event*/
        XMC_USIC_CH_TXFIFO_DisableEvent(handle->channel,(uint32_t)XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80018d6:	f7ff fe0f 	bl	80014f8 <XMC_USIC_CH_TXFIFO_DisableEvent>
 80018da:	e006      	b.n	80018ea <UART_lTransmitHandler+0xd6>
      }
      else
      {
        /*Disable the standard transmit event*/
        XMC_USIC_CH_DisableEvent(handle->channel, (uint32_t)XMC_USIC_CH_EVENT_TRANSMIT_BUFFER);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4618      	mov	r0, r3
 80018e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018e6:	f7ff fdc3 	bl	8001470 <XMC_USIC_CH_DisableEvent>
      }

      /*Wait for the transmit buffer to be free to ensure that all data is transmitted*/
      while (XMC_USIC_CH_GetTransmitBufferStatus(handle->channel) == XMC_USIC_CH_TBUF_STATUS_BUSY)
 80018ea:	bf00      	nop
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7ff fdcf 	bl	8001494 <XMC_USIC_CH_GetTransmitBufferStatus>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b80      	cmp	r3, #128	; 0x80
 80018fa:	d0f7      	beq.n	80018ec <UART_lTransmitHandler+0xd8>
      {

      }
      /*All data is transmitted*/
      ptr_runtime->tx_busy = false;
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	2200      	movs	r2, #0
 8001900:	761a      	strb	r2, [r3, #24]
      ptr_runtime->tx_data = NULL;
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]

      if (handle->config->tx_cbhandler != NULL)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d003      	beq.n	800191a <UART_lTransmitHandler+0x106>
      {
        /*Execute the callback function provided in the UART APP UI*/
        handle->config->tx_cbhandler();
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	4798      	blx	r3
      }
    }
  }
}
 800191a:	3710      	adds	r7, #16
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <UART_lReceiveHandler>:
 * param[in]  handle UART APP handle pointer of type UART_t*
 *
 * return void
 */
void UART_lReceiveHandler(const UART_t * const handle)
{
 8001920:	b590      	push	{r4, r7, lr}
 8001922:	b085      	sub	sp, #20
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  UART_RUNTIME_t * ptr_runtime = handle->runtime;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	60fb      	str	r3, [r7, #12]

  if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	685b      	ldr	r3, [r3, #4]
 8001932:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001936:	2b00      	cmp	r3, #0
 8001938:	d04e      	beq.n	80019d8 <UART_lReceiveHandler+0xb8>
  {
    /*When Receive FIFO is enabled*/
    while (XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == false)
 800193a:	e032      	b.n	80019a2 <UART_lReceiveHandler+0x82>
    {
      if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	695a      	ldr	r2, [r3, #20]
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	691b      	ldr	r3, [r3, #16]
 8001944:	429a      	cmp	r2, r3
 8001946:	d211      	bcs.n	800196c <UART_lReceiveHandler+0x4c>
      {
        /*Read all the content of Receive FIFO */
        ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	685a      	ldr	r2, [r3, #4]
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	695b      	ldr	r3, [r3, #20]
 8001950:	18d4      	adds	r4, r2, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4618      	mov	r0, r3
 8001958:	f7ff fba8 	bl	80010ac <XMC_UART_CH_GetReceivedData>
 800195c:	4603      	mov	r3, r0
 800195e:	b2db      	uxtb	r3, r3
 8001960:	7023      	strb	r3, [r4, #0]
        (ptr_runtime->rx_data_index)++;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	695b      	ldr	r3, [r3, #20]
 8001966:	1c5a      	adds	r2, r3, #1
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	615a      	str	r2, [r3, #20]
      }

      if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	695a      	ldr	r2, [r3, #20]
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	691b      	ldr	r3, [r3, #16]
 8001974:	429a      	cmp	r2, r3
 8001976:	d114      	bne.n	80019a2 <UART_lReceiveHandler+0x82>
      {
        /*Reception complete*/
        ptr_runtime->rx_busy = false;
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2200      	movs	r2, #0
 800197c:	765a      	strb	r2, [r3, #25]
        /*Disable both standard receive and alternative receive FIFO events*/
        XMC_USIC_CH_RXFIFO_DisableEvent(handle->channel,
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4618      	mov	r0, r3
 8001984:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 8001988:	f7ff fe12 	bl	80015b0 <XMC_USIC_CH_RXFIFO_DisableEvent>
            (uint32_t)((uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD |
            (uint32_t)XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE));
        if (handle->config->rx_cbhandler != NULL)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d004      	beq.n	80019a0 <UART_lReceiveHandler+0x80>
        {
          /*Execute the 'End of reception' callback function*/
          handle->config->rx_cbhandler();
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	4798      	blx	r3
        }
        break;
 800199e:	e00b      	b.n	80019b8 <UART_lReceiveHandler+0x98>
 80019a0:	e00a      	b.n	80019b8 <UART_lReceiveHandler+0x98>
  UART_RUNTIME_t * ptr_runtime = handle->runtime;

  if (handle->config->rx_fifo_size != XMC_USIC_CH_FIFO_DISABLED)
  {
    /*When Receive FIFO is enabled*/
    while (XMC_USIC_CH_RXFIFO_IsEmpty(handle->channel) == false)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff fe24 	bl	80015f4 <XMC_USIC_CH_RXFIFO_IsEmpty>
 80019ac:	4603      	mov	r3, r0
 80019ae:	f083 0301 	eor.w	r3, r3, #1
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d1c1      	bne.n	800193c <UART_lReceiveHandler+0x1c>
        }
        break;
      }
    }
    /*Set the trigger limit if data still to be received*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	695a      	ldr	r2, [r3, #20]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	691b      	ldr	r3, [r3, #16]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d23a      	bcs.n	8001a3a <UART_lReceiveHandler+0x11a>
    {
      UART_lReconfigureRxFIFO(handle,
          (uint32_t)(ptr_runtime->rx_data_count - ptr_runtime->rx_data_index));
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	691a      	ldr	r2, [r3, #16]
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	695b      	ldr	r3, [r3, #20]
      }
    }
    /*Set the trigger limit if data still to be received*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
    {
      UART_lReconfigureRxFIFO(handle,
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	4619      	mov	r1, r3
 80019d2:	f000 f835 	bl	8001a40 <UART_lReconfigureRxFIFO>
 80019d6:	e030      	b.n	8001a3a <UART_lReceiveHandler+0x11a>
    }
  }
  else
  {
    /*When RxFIFO is disabled*/
    if (ptr_runtime->rx_data_index < ptr_runtime->rx_data_count)
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	695a      	ldr	r2, [r3, #20]
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	691b      	ldr	r3, [r3, #16]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d211      	bcs.n	8001a08 <UART_lReceiveHandler+0xe8>
    {
      ptr_runtime->rx_data[ptr_runtime->rx_data_index] = (uint8_t)XMC_UART_CH_GetReceivedData(handle->channel);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	685a      	ldr	r2, [r3, #4]
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	695b      	ldr	r3, [r3, #20]
 80019ec:	18d4      	adds	r4, r2, r3
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff fb5a 	bl	80010ac <XMC_UART_CH_GetReceivedData>
 80019f8:	4603      	mov	r3, r0
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	7023      	strb	r3, [r4, #0]
      (ptr_runtime->rx_data_index)++;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	695b      	ldr	r3, [r3, #20]
 8001a02:	1c5a      	adds	r2, r3, #1
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	615a      	str	r2, [r3, #20]
    }

    if (ptr_runtime->rx_data_index == ptr_runtime->rx_data_count)
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	695a      	ldr	r2, [r3, #20]
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	691b      	ldr	r3, [r3, #16]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d112      	bne.n	8001a3a <UART_lReceiveHandler+0x11a>
    {
      /*Reception complete*/
      ptr_runtime->rx_busy = false;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2200      	movs	r2, #0
 8001a18:	765a      	strb	r2, [r3, #25]
      /*Disable both standard receive and alternative receive FIFO events*/
      XMC_USIC_CH_DisableEvent(handle->channel,
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8001a24:	f7ff fd24 	bl	8001470 <XMC_USIC_CH_DisableEvent>
          (uint32_t)((uint32_t)XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE | (uint32_t)XMC_USIC_CH_EVENT_STANDARD_RECEIVE));

      if (handle->config->rx_cbhandler != NULL)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	68db      	ldr	r3, [r3, #12]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d003      	beq.n	8001a3a <UART_lReceiveHandler+0x11a>
      {
        /*Execute the 'End of reception' callback function*/
        handle->config->rx_cbhandler();
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	4798      	blx	r3
      }
    }
  }
}
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd90      	pop	{r4, r7, pc}

08001a40 <UART_lReconfigureRxFIFO>:
 * param[in] uint8_t  number of bytes to be received.
 *
 * return void.
 */
static void UART_lReconfigureRxFIFO(const UART_t * const handle, uint32_t data_size)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
  uint32_t fifo_size;
  uint32_t ret_limit_val = 0U;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60fb      	str	r3, [r7, #12]

  /*Get FIFO size in bytes*/
  fifo_size = (uint32_t)(0x01UL << (uint8_t)(handle->config->rx_fifo_size));
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001a56:	461a      	mov	r2, r3
 8001a58:	2301      	movs	r3, #1
 8001a5a:	4093      	lsls	r3, r2
 8001a5c:	60bb      	str	r3, [r7, #8]
  /*If data size is more than FIFO size, configure the limit to the FIFO size*/
  if (data_size < fifo_size)
 8001a5e:	683a      	ldr	r2, [r7, #0]
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d203      	bcs.n	8001a6e <UART_lReconfigureRxFIFO+0x2e>
  {
    ret_limit_val = (uint32_t)(data_size - 1U);
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	3b01      	subs	r3, #1
 8001a6a:	60fb      	str	r3, [r7, #12]
 8001a6c:	e002      	b.n	8001a74 <UART_lReconfigureRxFIFO+0x34>
  }
  else
  {
    ret_limit_val = (uint32_t)(fifo_size - 1U);
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	3b01      	subs	r3, #1
 8001a72:	60fb      	str	r3, [r7, #12]
  }
  /*Set the limit value*/
  XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel,
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681a      	ldr	r2, [r3, #0]
        handle->config->rx_fifo_size, ret_limit_val);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	685b      	ldr	r3, [r3, #4]
  else
  {
    ret_limit_val = (uint32_t)(fifo_size - 1U);
  }
  /*Set the limit value*/
  XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(handle->channel,
 8001a7c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001a80:	4610      	mov	r0, r2
 8001a82:	4619      	mov	r1, r3
 8001a84:	68fa      	ldr	r2, [r7, #12]
 8001a86:	f7ff fc39 	bl	80012fc <XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit>
        handle->config->rx_fifo_size, ret_limit_val);
}
 8001a8a:	3710      	adds	r7, #16
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a94:	4b04      	ldr	r3, [pc, #16]	; (8001aa8 <__NVIC_GetPriorityGrouping+0x18>)
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001a9c:	0a1b      	lsrs	r3, r3, #8
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	e000ed00 	.word	0xe000ed00

08001aac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	db0b      	blt.n	8001ad6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001abe:	4908      	ldr	r1, [pc, #32]	; (8001ae0 <__NVIC_EnableIRQ+0x34>)
 8001ac0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac4:	095b      	lsrs	r3, r3, #5
 8001ac6:	79fa      	ldrb	r2, [r7, #7]
 8001ac8:	f002 021f 	and.w	r2, r2, #31
 8001acc:	2001      	movs	r0, #1
 8001ace:	fa00 f202 	lsl.w	r2, r0, r2
 8001ad2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001ad6:	370c      	adds	r7, #12
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr
 8001ae0:	e000e100 	.word	0xe000e100

08001ae4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	4603      	mov	r3, r0
 8001aec:	6039      	str	r1, [r7, #0]
 8001aee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	db0a      	blt.n	8001b0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001af8:	490d      	ldr	r1, [pc, #52]	; (8001b30 <__NVIC_SetPriority+0x4c>)
 8001afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afe:	683a      	ldr	r2, [r7, #0]
 8001b00:	b2d2      	uxtb	r2, r2
 8001b02:	0092      	lsls	r2, r2, #2
 8001b04:	b2d2      	uxtb	r2, r2
 8001b06:	440b      	add	r3, r1
 8001b08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8001b0c:	e00a      	b.n	8001b24 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b0e:	4909      	ldr	r1, [pc, #36]	; (8001b34 <__NVIC_SetPriority+0x50>)
 8001b10:	79fb      	ldrb	r3, [r7, #7]
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	3b04      	subs	r3, #4
 8001b18:	683a      	ldr	r2, [r7, #0]
 8001b1a:	b2d2      	uxtb	r2, r2
 8001b1c:	0092      	lsls	r2, r2, #2
 8001b1e:	b2d2      	uxtb	r2, r2
 8001b20:	440b      	add	r3, r1
 8001b22:	761a      	strb	r2, [r3, #24]
  }
}
 8001b24:	370c      	adds	r7, #12
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	e000e100 	.word	0xe000e100
 8001b34:	e000ed00 	.word	0xe000ed00

08001b38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b089      	sub	sp, #36	; 0x24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	60b9      	str	r1, [r7, #8]
 8001b42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f003 0307 	and.w	r3, r3, #7
 8001b4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	f1c3 0307 	rsb	r3, r3, #7
 8001b52:	2b06      	cmp	r3, #6
 8001b54:	bf28      	it	cs
 8001b56:	2306      	movcs	r3, #6
 8001b58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b5a:	69fb      	ldr	r3, [r7, #28]
 8001b5c:	3306      	adds	r3, #6
 8001b5e:	2b06      	cmp	r3, #6
 8001b60:	d902      	bls.n	8001b68 <NVIC_EncodePriority+0x30>
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	3b01      	subs	r3, #1
 8001b66:	e000      	b.n	8001b6a <NVIC_EncodePriority+0x32>
 8001b68:	2300      	movs	r3, #0
 8001b6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	1e5a      	subs	r2, r3, #1
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	401a      	ands	r2, r3
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	2101      	movs	r1, #1
 8001b82:	fa01 f303 	lsl.w	r3, r1, r3
 8001b86:	1e59      	subs	r1, r3, #1
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8001b8c:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3724      	adds	r7, #36	; 0x24
 8001b92:	46bd      	mov	sp, r7
 8001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop

08001b9c <XMC_USIC_CH_SetInputSource>:
 * \par<b>Related APIs:</b><BR>
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
 8001ba4:	460b      	mov	r3, r1
 8001ba6:	70fb      	strb	r3, [r7, #3]
 8001ba8:	4613      	mov	r3, r2
 8001baa:	70bb      	strb	r3, [r7, #2]
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8001bac:	78f8      	ldrb	r0, [r7, #3]
 8001bae:	78fb      	ldrb	r3, [r7, #3]
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	3306      	adds	r3, #6
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	4413      	add	r3, r2
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f023 0207 	bic.w	r2, r3, #7
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 8001bbe:	78bb      	ldrb	r3, [r7, #2]
 * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableInputSync(),
 * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 */
__STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INPUT_t input, const uint8_t source)
{
  channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 8001bc0:	431a      	orrs	r2, r3
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	1d83      	adds	r3, r0, #6
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	440b      	add	r3, r1
 8001bca:	605a      	str	r2, [r3, #4]
                         ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
}
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop

08001bd8 <XMC_UART_CH_Start>:
 *
 * \par<b>Related APIs:</b><BR>
 * XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 */
__STATIC_INLINE void XMC_UART_CH_Start(XMC_USIC_CH_t *const channel)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  channel->CCR = (uint32_t)(((channel->CCR) & (~USIC_CH_CCR_MODE_Msk)) | (uint32_t)XMC_USIC_CH_OPERATING_MODE_UART);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be4:	f023 030f 	bic.w	r3, r3, #15
 8001be8:	f043 0202 	orr.w	r2, r3, #2
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop

08001bfc <RS_init>:
/**********************************************************************************************************************
 * API IMPLEMENTATION
 **********************************************************************************************************************/
/*Channel initialization function*/
UART_STATUS_t RS_init()
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
  UART_STATUS_t status = UART_STATUS_SUCCESS;
 8001c02:	2300      	movs	r3, #0
 8001c04:	71fb      	strb	r3, [r7, #7]
  /* Initialize USIC channel in UART mode*/
  XMC_UART_CH_Init(XMC_UART1_CH0, &RS_channel_config);
 8001c06:	482b      	ldr	r0, [pc, #172]	; (8001cb4 <RS_init+0xb8>)
 8001c08:	492b      	ldr	r1, [pc, #172]	; (8001cb8 <RS_init+0xbc>)
 8001c0a:	f7ff f9d3 	bl	8000fb4 <XMC_UART_CH_Init>
  /*Set input source path*/
  XMC_USIC_CH_SetInputSource(XMC_UART1_CH0, XMC_USIC_CH_INPUT_DX0, 3U);
 8001c0e:	4829      	ldr	r0, [pc, #164]	; (8001cb4 <RS_init+0xb8>)
 8001c10:	2100      	movs	r1, #0
 8001c12:	2203      	movs	r2, #3
 8001c14:	f7ff ffc2 	bl	8001b9c <XMC_USIC_CH_SetInputSource>
  /*Configure transmit FIFO*/
  XMC_USIC_CH_TXFIFO_Configure(XMC_UART1_CH0,
 8001c18:	4826      	ldr	r0, [pc, #152]	; (8001cb4 <RS_init+0xb8>)
 8001c1a:	2110      	movs	r1, #16
 8001c1c:	2204      	movs	r2, #4
 8001c1e:	2301      	movs	r3, #1
 8001c20:	f7ff fb1a 	bl	8001258 <XMC_USIC_CH_TXFIFO_Configure>
        16U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        1U);
  /*Configure receive FIFO*/
  XMC_USIC_CH_RXFIFO_Configure(XMC_UART1_CH0,
 8001c24:	4823      	ldr	r0, [pc, #140]	; (8001cb4 <RS_init+0xb8>)
 8001c26:	2100      	movs	r1, #0
 8001c28:	2204      	movs	r2, #4
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	f7ff fb3c 	bl	80012a8 <XMC_USIC_CH_RXFIFO_Configure>
        0U,
        XMC_USIC_CH_FIFO_SIZE_16WORDS,
        0U);
  /* Start UART */
  XMC_UART_CH_Start(XMC_UART1_CH0);
 8001c30:	4820      	ldr	r0, [pc, #128]	; (8001cb4 <RS_init+0xb8>)
 8001c32:	f7ff ffd1 	bl	8001bd8 <XMC_UART_CH_Start>

  /* Initialize UART TX pin */
  XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT2_BASE, 14U, &RS_tx_pin_config);
 8001c36:	4821      	ldr	r0, [pc, #132]	; (8001cbc <RS_init+0xc0>)
 8001c38:	210e      	movs	r1, #14
 8001c3a:	4a21      	ldr	r2, [pc, #132]	; (8001cc0 <RS_init+0xc4>)
 8001c3c:	f7fe fbb4 	bl	80003a8 <XMC_GPIO_Init>

  /*Set service request for UART protocol events*/
  XMC_USIC_CH_SetInterruptNodePointer(XMC_UART1_CH0, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
 8001c40:	481c      	ldr	r0, [pc, #112]	; (8001cb4 <RS_init+0xb8>)
 8001c42:	2110      	movs	r1, #16
 8001c44:	2202      	movs	r2, #2
 8001c46:	f7ff fb7b 	bl	8001340 <XMC_USIC_CH_SetInterruptNodePointer>
     2U);
  /*Set service request for tx FIFO transmit interrupt*/
  XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_UART1_CH0, XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
 8001c4a:	481a      	ldr	r0, [pc, #104]	; (8001cb4 <RS_init+0xb8>)
 8001c4c:	2110      	movs	r1, #16
 8001c4e:	2201      	movs	r2, #1
 8001c50:	f7ff fb92 	bl	8001378 <XMC_USIC_CH_TXFIFO_SetInterruptNodePointer>
      1U);
  /*Set service request for rx FIFO receive interrupt*/
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART1_CH0, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
 8001c54:	4817      	ldr	r0, [pc, #92]	; (8001cb4 <RS_init+0xb8>)
 8001c56:	2110      	movs	r1, #16
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f7ff fbab 	bl	80013b4 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x0U);
  XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_UART1_CH0, XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE,
 8001c5e:	4815      	ldr	r0, [pc, #84]	; (8001cb4 <RS_init+0xb8>)
 8001c60:	2113      	movs	r1, #19
 8001c62:	2200      	movs	r2, #0
 8001c64:	f7ff fba6 	bl	80013b4 <XMC_USIC_CH_RXFIFO_SetInterruptNodePointer>
       0x0U);
  /*Set priority and enable NVIC node for transmit interrupt*/
  NVIC_SetPriority((IRQn_Type)91, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 8001c68:	f7ff ff12 	bl	8001a90 <__NVIC_GetPriorityGrouping>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	4618      	mov	r0, r3
 8001c70:	210a      	movs	r1, #10
 8001c72:	2200      	movs	r2, #0
 8001c74:	f7ff ff60 	bl	8001b38 <NVIC_EncodePriority>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	205b      	movs	r0, #91	; 0x5b
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	f7ff ff31 	bl	8001ae4 <__NVIC_SetPriority>
                        10U, 0U));
  NVIC_EnableIRQ((IRQn_Type)91);
 8001c82:	205b      	movs	r0, #91	; 0x5b
 8001c84:	f7ff ff12 	bl	8001aac <__NVIC_EnableIRQ>
  /*Set priority and enable NVIC node for receive interrupt*/
  NVIC_SetPriority((IRQn_Type)90, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 8001c88:	f7ff ff02 	bl	8001a90 <__NVIC_GetPriorityGrouping>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	4618      	mov	r0, r3
 8001c90:	2109      	movs	r1, #9
 8001c92:	2200      	movs	r2, #0
 8001c94:	f7ff ff50 	bl	8001b38 <NVIC_EncodePriority>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	205a      	movs	r0, #90	; 0x5a
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	f7ff ff21 	bl	8001ae4 <__NVIC_SetPriority>
                      9U, 0U));
  NVIC_EnableIRQ((IRQn_Type)90);
 8001ca2:	205a      	movs	r0, #90	; 0x5a
 8001ca4:	f7ff ff02 	bl	8001aac <__NVIC_EnableIRQ>
  return status;
 8001ca8:	79fb      	ldrb	r3, [r7, #7]
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	48020000 	.word	0x48020000
 8001cb8:	08003170 	.word	0x08003170
 8001cbc:	48028200 	.word	0x48028200
 8001cc0:	0800317c 	.word	0x0800317c

08001cc4 <USIC1_1_IRQHandler>:
/*Interrupt handlers*/
/*Transmit ISR*/
void RS_TX_HANDLER()
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  UART_lTransmitHandler(&RS);
 8001cc8:	4801      	ldr	r0, [pc, #4]	; (8001cd0 <USIC1_1_IRQHandler+0xc>)
 8001cca:	f7ff fda3 	bl	8001814 <UART_lTransmitHandler>
}
 8001cce:	bd80      	pop	{r7, pc}
 8001cd0:	20000000 	.word	0x20000000

08001cd4 <USIC1_0_IRQHandler>:

/*Receive ISR*/
void RS_RX_HANDLER()
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  UART_lReceiveHandler(&RS);
 8001cd8:	4801      	ldr	r0, [pc, #4]	; (8001ce0 <USIC1_0_IRQHandler+0xc>)
 8001cda:	f7ff fe21 	bl	8001920 <UART_lReceiveHandler>
}
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	20000000 	.word	0x20000000

08001ce4 <XMC_CCU4_EnableClock>:
 *
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_DisableClock()<BR> XMC_CCU4_EnableMultipleClocks()<BR> XMC_CCU4_StartPrescaler()<BR> XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	460b      	mov	r3, r1
 8001cee:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  XMC_ASSERT("XMC_CCU4_EnableClock:Invalid Slice Number", (slice_number < 4U));

  module->GIDLC |= ((uint32_t) 1) << slice_number;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	68da      	ldr	r2, [r3, #12]
 8001cf4:	78fb      	ldrb	r3, [r7, #3]
 8001cf6:	2101      	movs	r1, #1
 8001cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cfc:	431a      	orrs	r2, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	60da      	str	r2, [r3, #12]
}
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <XMC_CCU4_SLICE_IsTimerRunning>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StartTimer()<BR> XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE bool XMC_CCU4_SLICE_IsTimerRunning(const XMC_CCU4_SLICE_t *const slice)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_GetTimerStatus:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  return (bool)(((slice->TCST) & CCU4_CC4_TCST_TRB_Msk) == CCU4_CC4_TCST_TRB_Msk);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	f003 0301 	and.w	r3, r3, #1
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	bf14      	ite	ne
 8001d20:	2301      	movne	r3, #1
 8001d22:	2300      	moveq	r3, #0
 8001d24:	b2db      	uxtb	r3, r3
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop

08001d34 <XMC_CCU4_SLICE_StartTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StopTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StartTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCSET = CCU4_CC4_TCSET_TRBS_Msk;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	60da      	str	r2, [r3, #12]
}
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <XMC_CCU4_SLICE_StopTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_StopTimer(XMC_CCU4_SLICE_t *const slice)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_StopTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TRBC_Msk;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2201      	movs	r2, #1
 8001d58:	611a      	str	r2, [r3, #16]
}
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr

08001d64 <XMC_CCU4_SLICE_ClearTimer>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_StartTimer().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_ClearTimer(XMC_CCU4_SLICE_t *const slice)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_SLICE_ClearTimer:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->TCCLR = (uint32_t) CCU4_CC4_TCCLR_TCC_Msk;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2202      	movs	r2, #2
 8001d70:	611a      	str	r2, [r3, #16]
}
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr

08001d7c <XMC_CCU4_SLICE_SetTimerPeriodMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	b083      	sub	sp, #12
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
 8001d84:	460b      	mov	r3, r1
 8001d86:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerPeriodMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->PRS = (uint32_t) period_val;
 8001d88:	887a      	ldrh	r2, [r7, #2]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <XMC_CCU4_SLICE_SetTimerCompareMatch>:
 *
 * \par<b>Related APIs:</b><br>
 *  XMC_CCU4_SLICE_GetTimerPeriodMatch().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	460b      	mov	r3, r1
 8001da2:	807b      	strh	r3, [r7, #2]
  XMC_ASSERT("XMC_CCU4_SLICE_SetTimerCompareMatch:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  slice->CRS = (uint32_t) compare_val;
 8001da4:	887a      	ldrh	r2, [r7, #2]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <XMC_CCU4_EnableShadowTransfer>:
 *
 * \par<b>Related APIs:</b><br>
 *  None.
 */
__STATIC_INLINE void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b083      	sub	sp, #12
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	6039      	str	r1, [r7, #0]
  XMC_ASSERT("XMC_CCU4_EnableShadowTransfer:Invalid Slice Pointer", XMC_CCU4_IsValidModule(module));
  module->GCSS = (uint32_t)shadow_transfer_msk;  
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	683a      	ldr	r2, [r7, #0]
 8001dc2:	611a      	str	r2, [r3, #16]
}
 8001dc4:	370c      	adds	r7, #12
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop

08001dd0 <XMC_CCU4_SLICE_EnableEvent>:
 *  XMC_CCU4_SLICE_SetInterruptNode()<BR> XMC_CCU4_SLICE_EnableMultipleEvents()<BR> XMC_CCU4_SLICE_DisableEvent()<BR>
 *  XMC_CCU4_SLICE_DisableMultipleEvents().
 */
__STATIC_INLINE void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,
                                                const XMC_CCU4_SLICE_IRQ_ID_t event)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	460b      	mov	r3, r1
 8001dda:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid Slice Pointer", XMC_CCU4_IsValidSlice(slice));
  XMC_ASSERT("XMC_CCU4_SLICE_EnableEvent:Invalid SR event", XMC_CCU4_SLICE_CHECK_INTERRUPT(event));
  slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8001de2:	78fb      	ldrb	r3, [r7, #3]
 8001de4:	2101      	movs	r1, #1
 8001de6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dea:	431a      	orrs	r2, r3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <TIMER_Init>:
/*
 * This function initializes a TIMER APP based on user configuration.
 *
 */
TIMER_STATUS_t TIMER_Init(TIMER_t* const handle_ptr)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Init:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_SUCCESS;
 8001e04:	2300      	movs	r3, #0
 8001e06:	73fb      	strb	r3, [r7, #15]
  /* Check for APP instance is initialized or not */
  if (false == handle_ptr->initialized)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001e0e:	f083 0301 	eor.w	r3, r3, #1
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d009      	beq.n	8001e2c <TIMER_Init+0x30>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d104      	bne.n	8001e2c <TIMER_Init+0x30>
    {
      /* Configure CCU4 timer for the required time tick settings */
      status = TIMER_CCU4_lInit(handle_ptr);
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f000 f8f8 	bl	8002018 <TIMER_CCU4_lInit>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	73fb      	strb	r3, [r7, #15]
      status = TIMER_CCU8_lInit(handle_ptr);
    }
#endif
  }

  return (status);
 8001e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop

08001e38 <TIMER_Start>:

/*
 * This function starts the timer to generate the events for the specified time_interval value
 */
TIMER_STATUS_t TIMER_Start(TIMER_t  *const handle_ptr)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Start:handle_ptr NULL" , (handle_ptr != NULL));

  /* Check for APP instance is initialized or not */
  if (true == handle_ptr->initialized)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d00c      	beq.n	8001e64 <TIMER_Start+0x2c>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d104      	bne.n	8001e5e <TIMER_Start+0x26>
    {
      /* Start the timer manually */
      XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	695b      	ldr	r3, [r3, #20]
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff ff6b 	bl	8001d34 <XMC_CCU4_SLICE_StartTimer>
       {
      /* Start the timer manually */
      XMC_CCU8_SLICE_StartTimer(handle_ptr->ccu8_slice_ptr);
       }
#endif
    status = TIMER_STATUS_SUCCESS;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	73fb      	strb	r3, [r7, #15]
 8001e62:	e001      	b.n	8001e68 <TIMER_Start+0x30>
  }
  else
  {
    status = TIMER_STATUS_FAILURE;
 8001e64:	2301      	movs	r3, #1
 8001e66:	73fb      	strb	r3, [r7, #15]
  }

  return (status);
 8001e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3710      	adds	r7, #16
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop

08001e74 <TIMER_Stop>:

/*
 * This function stops and clears the timer
 */
TIMER_STATUS_t TIMER_Stop(TIMER_t  *const handle_ptr)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;

  XMC_ASSERT("TIMER_Stop:handle_ptr NULL" , (handle_ptr != NULL));

  /* Check whether timer is initialized and in running state */
  if ((TIMER_GetTimerStatus(handle_ptr)) && (true == handle_ptr->initialized))
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f000 f81d 	bl	8001ebc <TIMER_GetTimerStatus>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d011      	beq.n	8001eac <TIMER_Stop+0x38>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d00c      	beq.n	8001eac <TIMER_Stop+0x38>
  {
#ifdef TIMER_CCU4_USED
    if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d104      	bne.n	8001ea6 <TIMER_Stop+0x32>
    {
      /* Stops the timer */
      XMC_CCU4_SLICE_StopTimer(handle_ptr->ccu4_slice_ptr);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	695b      	ldr	r3, [r3, #20]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff ff53 	bl	8001d4c <XMC_CCU4_SLICE_StopTimer>
       {
      /* Stops the timer */
      XMC_CCU8_SLICE_StopTimer(handle_ptr->ccu8_slice_ptr);
       }
#endif
    status = TIMER_STATUS_SUCCESS;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	73fb      	strb	r3, [r7, #15]
 8001eaa:	e001      	b.n	8001eb0 <TIMER_Stop+0x3c>
  }
  else
  {
    status = TIMER_STATUS_FAILURE;
 8001eac:	2301      	movs	r3, #1
 8001eae:	73fb      	strb	r3, [r7, #15]
  }

  return (status);
 8001eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop

08001ebc <TIMER_GetTimerStatus>:

/*
 * This function returns the status of the timer
 */
bool TIMER_GetTimerStatus(TIMER_t  *const handle_ptr)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  bool status;

  XMC_ASSERT("TIMER_GetTimerStatus:handle_ptr NULL" , (handle_ptr != NULL));

  status = false;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	73fb      	strb	r3, [r7, #15]

#ifdef TIMER_CCU4_USED
  if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d106      	bne.n	8001ee0 <TIMER_GetTimerStatus+0x24>
  {
    /* Returns the current status of the timer */
    status = XMC_CCU4_SLICE_IsTimerRunning(handle_ptr->ccu4_slice_ptr);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	695b      	ldr	r3, [r3, #20]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7ff ff18 	bl	8001d0c <XMC_CCU4_SLICE_IsTimerRunning>
 8001edc:	4603      	mov	r3, r0
 8001ede:	73fb      	strb	r3, [r7, #15]
    /* Returns the current status of the timer */
    status = XMC_CCU8_SLICE_IsTimerRunning(handle_ptr->ccu8_slice_ptr);
  }
#endif

  return (status);
 8001ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3710      	adds	r7, #16
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	0000      	movs	r0, r0
	...

08001ef0 <TIMER_SetTimeInterval>:
/*
 * This function changes the PWM period which in turn changes the time tick interval value by checking that
 * the given time tick value is within supported range.
 */
TIMER_STATUS_t TIMER_SetTimeInterval(TIMER_t  *const handle_ptr, uint32_t time_interval)
{
 8001ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ef2:	b087      	sub	sp, #28
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
 8001ef8:	6039      	str	r1, [r7, #0]
  uint32_t lfrequency;
  uint32_t lprescaler;

  XMC_ASSERT("TIMER_SetTimeInterval:handle_ptr NULL" , (handle_ptr != NULL));

  status = TIMER_STATUS_FAILURE;
 8001efa:	2301      	movs	r3, #1
 8001efc:	75fb      	strb	r3, [r7, #23]

  if (false == TIMER_GetTimerStatus(handle_ptr))
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f7ff ffdc 	bl	8001ebc <TIMER_GetTimerStatus>
 8001f04:	4603      	mov	r3, r0
 8001f06:	f083 0301 	eor.w	r3, r3, #1
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d079      	beq.n	8002004 <TIMER_SetTimeInterval+0x114>
  {
    /* check for time_interval range */
    if ((time_interval >= handle_ptr->timer_min_value_us) && (time_interval <= handle_ptr->timer_max_value_us))
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	689a      	ldr	r2, [r3, #8]
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d874      	bhi.n	8002004 <TIMER_SetTimeInterval+0x114>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685a      	ldr	r2, [r3, #4]
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	429a      	cmp	r2, r3
 8001f22:	d36f      	bcc.n	8002004 <TIMER_SetTimeInterval+0x114>
    {
      /* Initialize the prescaler */
      lprescaler = 0U;
 8001f24:	2300      	movs	r3, #0
 8001f26:	613b      	str	r3, [r7, #16]
      while (time_interval > (handle_ptr->timer_max_value_us >> (TIMER_PRESCALER_MAX - lprescaler)))
 8001f28:	e002      	b.n	8001f30 <TIMER_SetTimeInterval+0x40>
      {
        lprescaler++;
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	3301      	adds	r3, #1
 8001f2e:	613b      	str	r3, [r7, #16]
    /* check for time_interval range */
    if ((time_interval >= handle_ptr->timer_min_value_us) && (time_interval <= handle_ptr->timer_max_value_us))
    {
      /* Initialize the prescaler */
      lprescaler = 0U;
      while (time_interval > (handle_ptr->timer_max_value_us >> (TIMER_PRESCALER_MAX - lprescaler)))
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	693a      	ldr	r2, [r7, #16]
 8001f36:	f1c2 020f 	rsb	r2, r2, #15
 8001f3a:	fa23 f202 	lsr.w	r2, r3, r2
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d3f2      	bcc.n	8001f2a <TIMER_SetTimeInterval+0x3a>
      {
        lprescaler++;
      }
#ifdef TIMER_CCU4_USED
      if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d15a      	bne.n	8002004 <TIMER_SetTimeInterval+0x114>
      {
        lfrequency = handle_ptr->global_ccu4_handler->module_frequency;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	691b      	ldr	r3, [r3, #16]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	60fb      	str	r3, [r7, #12]
        handle_ptr->ccu4_slice_config_ptr->prescaler_initval = lprescaler;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	69da      	ldr	r2, [r3, #28]
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	f003 030f 	and.w	r3, r3, #15
 8001f62:	b2d9      	uxtb	r1, r3
 8001f64:	7913      	ldrb	r3, [r2, #4]
 8001f66:	f361 0303 	bfi	r3, r1, #0, #4
 8001f6a:	7113      	strb	r3, [r2, #4]
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f04f 0100 	mov.w	r1, #0
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	461a      	mov	r2, r3
 8001f78:	f04f 0300 	mov.w	r3, #0
 8001f7c:	fb02 fe01 	mul.w	lr, r2, r1
 8001f80:	fb00 f603 	mul.w	r6, r0, r3
 8001f84:	4476      	add	r6, lr
 8001f86:	fba0 2302 	umull	r2, r3, r0, r2
 8001f8a:	18f1      	adds	r1, r6, r3
 8001f8c:	460b      	mov	r3, r1
                                               handle_ptr->ccu4_slice_config_ptr->prescaler_initval) / \
 8001f8e:	6879      	ldr	r1, [r7, #4]
 8001f90:	69c9      	ldr	r1, [r1, #28]
 8001f92:	7909      	ldrb	r1, [r1, #4]
 8001f94:	f3c1 0103 	ubfx	r1, r1, #0, #4
 8001f98:	b2c9      	uxtb	r1, r1
      if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
      {
        lfrequency = handle_ptr->global_ccu4_handler->module_frequency;
        handle_ptr->ccu4_slice_config_ptr->prescaler_initval = lprescaler;
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
 8001f9a:	f1c1 0620 	rsb	r6, r1, #32
 8001f9e:	f1a1 0020 	sub.w	r0, r1, #32
 8001fa2:	fa22 f401 	lsr.w	r4, r2, r1
 8001fa6:	fa03 f606 	lsl.w	r6, r3, r6
 8001faa:	4334      	orrs	r4, r6
 8001fac:	fa23 f000 	lsr.w	r0, r3, r0
 8001fb0:	4304      	orrs	r4, r0
 8001fb2:	fa23 f501 	lsr.w	r5, r3, r1
                                               handle_ptr->ccu4_slice_config_ptr->prescaler_initval) / \
 8001fb6:	4620      	mov	r0, r4
 8001fb8:	4629      	mov	r1, r5
 8001fba:	a315      	add	r3, pc, #84	; (adr r3, 8002010 <TIMER_SetTimeInterval+0x120>)
 8001fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc0:	f000 fde4 	bl	8002b8c <__aeabi_uldivmod>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
      if (TIMER_MODULE_CCU4 == handle_ptr->timer_module)
      {
        lfrequency = handle_ptr->global_ccu4_handler->module_frequency;
        handle_ptr->ccu4_slice_config_ptr->prescaler_initval = lprescaler;
        /* Calculate the period register for the required time_interval value */
        handle_ptr->period_value = (uint16_t)((((uint64_t)time_interval * lfrequency) >> \
 8001fc8:	b292      	uxth	r2, r2
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	845a      	strh	r2, [r3, #34]	; 0x22
                                               handle_ptr->ccu4_slice_config_ptr->prescaler_initval) / \
                                              TIMER_RESOLUTION_SEC_TO_MICRO);
        /* Actual timer period values is Period_reg_val+1U */
        if (handle_ptr->period_value > TIMER_PERIOD_MIN)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d905      	bls.n	8001fe2 <TIMER_SetTimeInterval+0xf2>
        {
          (handle_ptr->period_value)--;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8001fda:	3b01      	subs	r3, #1
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	845a      	strh	r2, [r3, #34]	; 0x22
        }
        /* Update the prescaler */
        XMC_CCU4_SLICE_SetPrescaler(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr->prescaler_initval);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	695a      	ldr	r2, [r3, #20]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	791b      	ldrb	r3, [r3, #4]
 8001fec:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	4610      	mov	r0, r2
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	f7fe ff27 	bl	8000e48 <XMC_CCU4_SLICE_SetPrescaler>
        /* update period, compare and prescaler values */
        TIMER_CCU4_lShadowTransfer(handle_ptr);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f000 f858 	bl	80020b0 <TIMER_CCU4_lShadowTransfer>
        /* Update the status */
        status = TIMER_STATUS_SUCCESS;
 8002000:	2300      	movs	r3, #0
 8002002:	75fb      	strb	r3, [r7, #23]
        status = TIMER_STATUS_SUCCESS;
      }
#endif
    }
  }
  return (status);
 8002004:	7dfb      	ldrb	r3, [r7, #23]
}
 8002006:	4618      	mov	r0, r3
 8002008:	371c      	adds	r7, #28
 800200a:	46bd      	mov	sp, r7
 800200c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800200e:	bf00      	nop
 8002010:	05f5e100 	.word	0x05f5e100
 8002014:	00000000 	.word	0x00000000

08002018 <TIMER_CCU4_lInit>:
#ifdef TIMER_CCU4_USED
/*
 * This function configures timer ccu4 timer with required time tick value
 */
TIMER_STATUS_t TIMER_CCU4_lInit(TIMER_t* const handle_ptr)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  TIMER_STATUS_t status;
  /* Initialize the global registers */
  status = (TIMER_STATUS_t)GLOBAL_CCU4_Init(handle_ptr->global_ccu4_handler);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	691b      	ldr	r3, [r3, #16]
 8002024:	4618      	mov	r0, r3
 8002026:	f000 f92b 	bl	8002280 <GLOBAL_CCU4_Init>
 800202a:	4603      	mov	r3, r0
 800202c:	73fb      	strb	r3, [r7, #15]

  /* Enable the clock for selected timer */
  XMC_CCU4_EnableClock(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->ccu4_slice_number);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	691b      	ldr	r3, [r3, #16]
 8002032:	689a      	ldr	r2, [r3, #8]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	7e1b      	ldrb	r3, [r3, #24]
 8002038:	4610      	mov	r0, r2
 800203a:	4619      	mov	r1, r3
 800203c:	f7ff fe52 	bl	8001ce4 <XMC_CCU4_EnableClock>
  /* Configure the timer with required settings */
  XMC_CCU4_SLICE_CompareInit(handle_ptr->ccu4_slice_ptr, handle_ptr->ccu4_slice_config_ptr);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	695a      	ldr	r2, [r3, #20]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	69db      	ldr	r3, [r3, #28]
 8002048:	4610      	mov	r0, r2
 800204a:	4619      	mov	r1, r3
 800204c:	f7fe fec6 	bl	8000ddc <XMC_CCU4_SLICE_CompareInit>
  /* programs the timer period and compare register according to time interval value and do the shadow transfer */
  TIMER_CCU4_lShadowTransfer(handle_ptr);
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	f000 f82d 	bl	80020b0 <TIMER_CCU4_lShadowTransfer>

#ifdef  TIMER_INTERRUPT
  if (true == handle_ptr->period_match_enable)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800205c:	2b00      	cmp	r3, #0
 800205e:	d00f      	beq.n	8002080 <TIMER_CCU4_lInit+0x68>
  {
    /* Binds a period match event to an NVIC node  */
    XMC_CCU4_SLICE_SetInterruptNode(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH,
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	695a      	ldr	r2, [r3, #20]
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	f893 3020 	ldrb.w	r3, [r3, #32]
 800206a:	4610      	mov	r0, r2
 800206c:	2100      	movs	r1, #0
 800206e:	461a      	mov	r2, r3
 8002070:	f7fe ff08 	bl	8000e84 <XMC_CCU4_SLICE_SetInterruptNode>
                                    handle_ptr->ccu4_period_match_node);
    /* Enables a timer(period match) event  */
    XMC_CCU4_SLICE_EnableEvent(handle_ptr->ccu4_slice_ptr, XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	695b      	ldr	r3, [r3, #20]
 8002078:	4618      	mov	r0, r3
 800207a:	2100      	movs	r1, #0
 800207c:	f7ff fea8 	bl	8001dd0 <XMC_CCU4_SLICE_EnableEvent>
  }
#endif
  /* Clears the timer register */
  XMC_CCU4_SLICE_ClearTimer(handle_ptr->ccu4_slice_ptr);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	695b      	ldr	r3, [r3, #20]
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff fe6d 	bl	8001d64 <XMC_CCU4_SLICE_ClearTimer>

  /* update the initialization flag as true for particular instance*/
  handle_ptr->initialized = true;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2201      	movs	r2, #1
 800208e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  /* Check whether the start of the timer is enabled during initialization or not */
  if (handle_ptr->start_control == true)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002098:	2b00      	cmp	r3, #0
 800209a:	d004      	beq.n	80020a6 <TIMER_CCU4_lInit+0x8e>
  {
    /* Start the timer */
    XMC_CCU4_SLICE_StartTimer(handle_ptr->ccu4_slice_ptr);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	695b      	ldr	r3, [r3, #20]
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7ff fe47 	bl	8001d34 <XMC_CCU4_SLICE_StartTimer>
  }

  return (status);
 80020a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3710      	adds	r7, #16
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}

080020b0 <TIMER_CCU4_lShadowTransfer>:

/*
 * This function configures timer period and compare values and triggers the shadow transfer operation
 */
void TIMER_CCU4_lShadowTransfer(TIMER_t* const handle_ptr)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  /* programs the timer period register according to time interval value */
  XMC_CCU4_SLICE_SetTimerPeriodMatch(handle_ptr->ccu4_slice_ptr, handle_ptr->period_value);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	695a      	ldr	r2, [r3, #20]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80020c0:	4610      	mov	r0, r2
 80020c2:	4619      	mov	r1, r3
 80020c4:	f7ff fe5a 	bl	8001d7c <XMC_CCU4_SLICE_SetTimerPeriodMatch>
  /* programs the timer compare register for 50% duty cycle */
  XMC_CCU4_SLICE_SetTimerCompareMatch(handle_ptr->ccu4_slice_ptr, TIMER_CMP_100_DUTY);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	695b      	ldr	r3, [r3, #20]
 80020cc:	4618      	mov	r0, r3
 80020ce:	2100      	movs	r1, #0
 80020d0:	f7ff fe62 	bl	8001d98 <XMC_CCU4_SLICE_SetTimerCompareMatch>
  /* Transfers value from shadow timer registers to actual timer registers */
  XMC_CCU4_EnableShadowTransfer(handle_ptr->global_ccu4_handler->module_ptr, handle_ptr->shadow_mask);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	691b      	ldr	r3, [r3, #16]
 80020d8:	689a      	ldr	r2, [r3, #8]
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	4610      	mov	r0, r2
 80020e0:	4619      	mov	r1, r3
 80020e2:	f7ff fe67 	bl	8001db4 <XMC_CCU4_EnableShadowTransfer>
}
 80020e6:	3708      	adds	r7, #8
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}

080020ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020f0:	4b04      	ldr	r3, [pc, #16]	; (8002104 <__NVIC_GetPriorityGrouping+0x18>)
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80020f8:	0a1b      	lsrs	r3, r3, #8
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr
 8002104:	e000ed00 	.word	0xe000ed00

08002108 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	4603      	mov	r3, r0
 8002110:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002116:	2b00      	cmp	r3, #0
 8002118:	db0b      	blt.n	8002132 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800211a:	4908      	ldr	r1, [pc, #32]	; (800213c <__NVIC_EnableIRQ+0x34>)
 800211c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002120:	095b      	lsrs	r3, r3, #5
 8002122:	79fa      	ldrb	r2, [r7, #7]
 8002124:	f002 021f 	and.w	r2, r2, #31
 8002128:	2001      	movs	r0, #1
 800212a:	fa00 f202 	lsl.w	r2, r0, r2
 800212e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002132:	370c      	adds	r7, #12
 8002134:	46bd      	mov	sp, r7
 8002136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213a:	4770      	bx	lr
 800213c:	e000e100 	.word	0xe000e100

08002140 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	4603      	mov	r3, r0
 8002148:	6039      	str	r1, [r7, #0]
 800214a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800214c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002150:	2b00      	cmp	r3, #0
 8002152:	db0a      	blt.n	800216a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002154:	490d      	ldr	r1, [pc, #52]	; (800218c <__NVIC_SetPriority+0x4c>)
 8002156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	b2d2      	uxtb	r2, r2
 800215e:	0092      	lsls	r2, r2, #2
 8002160:	b2d2      	uxtb	r2, r2
 8002162:	440b      	add	r3, r1
 8002164:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8002168:	e00a      	b.n	8002180 <__NVIC_SetPriority+0x40>
  }
  else
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800216a:	4909      	ldr	r1, [pc, #36]	; (8002190 <__NVIC_SetPriority+0x50>)
 800216c:	79fb      	ldrb	r3, [r7, #7]
 800216e:	f003 030f 	and.w	r3, r3, #15
 8002172:	3b04      	subs	r3, #4
 8002174:	683a      	ldr	r2, [r7, #0]
 8002176:	b2d2      	uxtb	r2, r2
 8002178:	0092      	lsls	r2, r2, #2
 800217a:	b2d2      	uxtb	r2, r2
 800217c:	440b      	add	r3, r1
 800217e:	761a      	strb	r2, [r3, #24]
  }
}
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	e000e100 	.word	0xe000e100
 8002190:	e000ed00 	.word	0xe000ed00

08002194 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002194:	b480      	push	{r7}
 8002196:	b089      	sub	sp, #36	; 0x24
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f003 0307 	and.w	r3, r3, #7
 80021a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021a8:	69fb      	ldr	r3, [r7, #28]
 80021aa:	f1c3 0307 	rsb	r3, r3, #7
 80021ae:	2b06      	cmp	r3, #6
 80021b0:	bf28      	it	cs
 80021b2:	2306      	movcs	r3, #6
 80021b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	3306      	adds	r3, #6
 80021ba:	2b06      	cmp	r3, #6
 80021bc:	d902      	bls.n	80021c4 <NVIC_EncodePriority+0x30>
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	3b01      	subs	r3, #1
 80021c2:	e000      	b.n	80021c6 <NVIC_EncodePriority+0x32>
 80021c4:	2300      	movs	r3, #0
 80021c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c8:	69bb      	ldr	r3, [r7, #24]
 80021ca:	2201      	movs	r2, #1
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	1e5a      	subs	r2, r3, #1
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	401a      	ands	r2, r3
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	2101      	movs	r1, #1
 80021de:	fa01 f303 	lsl.w	r3, r1, r3
 80021e2:	1e59      	subs	r1, r3, #1
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80021e8:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3724      	adds	r7, #36	; 0x24
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop

080021f8 <INTERRUPT_Enable>:
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void INTERRUPT_Enable(const INTERRUPT_t *const handler)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("Handler NULL", (handler != NULL));
  NVIC_EnableIRQ(handler->node);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	b25b      	sxtb	r3, r3
 8002206:	4618      	mov	r0, r3
 8002208:	f7ff ff7e 	bl	8002108 <__NVIC_EnableIRQ>
}
 800220c:	3708      	adds	r7, #8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop

08002214 <INTERRUPT_Init>:

/*
 * API to initialize the INTERRUPT APP
 */
INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler)
{
 8002214:	b590      	push	{r4, r7, lr}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("INTERRUPT_Init:HandlePtr NULL", (handler != NULL));
  
#if(UC_FAMILY == XMC4)

  NVIC_SetPriority(handler->node,
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	781c      	ldrb	r4, [r3, #0]
 8002220:	f7ff ff64 	bl	80020ec <__NVIC_GetPriorityGrouping>
 8002224:	4601      	mov	r1, r0
                   NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                                       handler->priority,
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	785b      	ldrb	r3, [r3, #1]
{
  XMC_ASSERT("INTERRUPT_Init:HandlePtr NULL", (handler != NULL));
  
#if(UC_FAMILY == XMC4)

  NVIC_SetPriority(handler->node,
 800222a:	461a      	mov	r2, r3
                   NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                                       handler->priority,
                                       handler->subpriority));
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	789b      	ldrb	r3, [r3, #2]
{
  XMC_ASSERT("INTERRUPT_Init:HandlePtr NULL", (handler != NULL));
  
#if(UC_FAMILY == XMC4)

  NVIC_SetPriority(handler->node,
 8002230:	4608      	mov	r0, r1
 8002232:	4611      	mov	r1, r2
 8002234:	461a      	mov	r2, r3
 8002236:	f7ff ffad 	bl	8002194 <NVIC_EncodePriority>
 800223a:	4602      	mov	r2, r0
 800223c:	b263      	sxtb	r3, r4
 800223e:	4618      	mov	r0, r3
 8002240:	4611      	mov	r1, r2
 8002242:	f7ff ff7d 	bl	8002140 <__NVIC_SetPriority>
                   NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
                                       handler->priority,
                                       handler->subpriority));
  if (handler->enable_at_init == true)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	78db      	ldrb	r3, [r3, #3]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d002      	beq.n	8002254 <INTERRUPT_Init+0x40>
  {
    INTERRUPT_Enable(handler);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f7ff ffd2 	bl	80021f8 <INTERRUPT_Enable>
  {
    INTERRUPT_Enable(handler);
  }
#endif

  return (INTERRUPT_STATUS_SUCCESS);
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	bd90      	pop	{r4, r7, pc}
 800225e:	bf00      	nop

08002260 <XMC_CCU4_StartPrescaler>:
 * \par<b>Related APIs:</b><br>
 * XMC_CCU4_Init()<BR> XMC_CCU4_EnableClock()<BR> XMC_CCU4_DisableClock()<BR> XMC_CCU4_StartPrescaler()<BR>
 * XMC_CCU4_StopPrescaler().
 */
__STATIC_INLINE void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("XMC_CCU4_StartPrescaler:Invalid Module Pointer", XMC_CCU4_IsValidModule(module));
  module->GIDLC |= (uint32_t) CCU4_GIDLC_SPRB_Msk;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	60da      	str	r2, [r3, #12]
}
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop

08002280 <GLOBAL_CCU4_Init>:
  return version;
}

/* Initializes the slice with the generated configuration */
GLOBAL_CCU4_STATUS_t GLOBAL_CCU4_Init(GLOBAL_CCU4_t* handle)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("GLOBAL_CCU4_Init:NULL handler", (NULL != handle));

  if (false == handle->is_initialized)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	7b5b      	ldrb	r3, [r3, #13]
 800228c:	f083 0301 	eor.w	r3, r3, #1
 8002290:	b2db      	uxtb	r3, r3
 8002292:	2b00      	cmp	r3, #0
 8002294:	d00f      	beq.n	80022b6 <GLOBAL_CCU4_Init+0x36>
  {
    /* Enable CCU4 module */
    XMC_CCU4_Init(handle->module_ptr,handle->mcs_action);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	689a      	ldr	r2, [r3, #8]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	7b1b      	ldrb	r3, [r3, #12]
 800229e:	4610      	mov	r0, r2
 80022a0:	4619      	mov	r1, r3
 80022a2:	f7fe fd7d 	bl	8000da0 <XMC_CCU4_Init>
    /* Start the prescaler */
    XMC_CCU4_StartPrescaler(handle->module_ptr);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7ff ffd8 	bl	8002260 <XMC_CCU4_StartPrescaler>
    /* Restricts multiple initializations */
    handle->is_initialized = true;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2201      	movs	r2, #1
 80022b4:	735a      	strb	r2, [r3, #13]
  }

  return (GLOBAL_CCU4_STATUS_SUCCESS);
 80022b6:	2300      	movs	r3, #0
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <DIGITAL_IO_Init>:
* @param handler Pointer pointing to APP data structure.
* @return DIGITAL_IO_STATUS_t DIGITAL_IO APP status.
*/

DIGITAL_IO_STATUS_t DIGITAL_IO_Init(const DIGITAL_IO_t *const handler)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_Init: handler null pointer", handler != NULL);

  /* Initializes input / output characteristics */
  XMC_GPIO_Init(handler->gpio_port, handler->gpio_pin, &handler->gpio_config);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6819      	ldr	r1, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	7c1a      	ldrb	r2, [r3, #16]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	3304      	adds	r3, #4
 80022d4:	4608      	mov	r0, r1
 80022d6:	4611      	mov	r1, r2
 80022d8:	461a      	mov	r2, r3
 80022da:	f7fe f865 	bl	80003a8 <XMC_GPIO_Init>

  /*Configure hardware port control*/
  XMC_GPIO_SetHardwareControl(handler->gpio_port, handler->gpio_pin, handler->hwctrl);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6819      	ldr	r1, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	7c1a      	ldrb	r2, [r3, #16]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	7c5b      	ldrb	r3, [r3, #17]
 80022ea:	4608      	mov	r0, r1
 80022ec:	4611      	mov	r1, r2
 80022ee:	461a      	mov	r2, r3
 80022f0:	f7fe fe20 	bl	8000f34 <XMC_GPIO_SetHardwareControl>

  return (DIGITAL_IO_STATUS_OK);
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop

08002300 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f003 0307 	and.w	r3, r3, #7
 800230e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002310:	4b0c      	ldr	r3, [pc, #48]	; (8002344 <__NVIC_SetPriorityGrouping+0x44>)
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002316:	68ba      	ldr	r2, [r7, #8]
 8002318:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800231c:	4013      	ands	r3, r2
 800231e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8002328:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800232c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002330:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8002332:	4a04      	ldr	r2, [pc, #16]	; (8002344 <__NVIC_SetPriorityGrouping+0x44>)
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	60d3      	str	r3, [r2, #12]
}
 8002338:	3714      	adds	r7, #20
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	e000ed00 	.word	0xe000ed00

08002348 <SystemCoreSetup>:
  .initialized = false
};	


void SystemCoreSetup(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
  uint32_t temp;

  NVIC_SetPriorityGrouping(1U);
 800234e:	2001      	movs	r0, #1
 8002350:	f7ff ffd6 	bl	8002300 <__NVIC_SetPriorityGrouping>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002354:	b672      	cpsid	i
	
  /* relocate vector table */
  __disable_irq();

#if !defined(__TASKING__)
  SCB->VTOR = (uint32_t)(&__Vectors);
 8002356:	4b21      	ldr	r3, [pc, #132]	; (80023dc <SystemCoreSetup+0x94>)
 8002358:	4a21      	ldr	r2, [pc, #132]	; (80023e0 <SystemCoreSetup+0x98>)
 800235a:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800235c:	f3bf 8f4f 	dsb	sy
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8002360:	b662      	cpsie	i

  __DSB();
  __enable_irq();
	
#if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
  SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 8002362:	4a1e      	ldr	r2, [pc, #120]	; (80023dc <SystemCoreSetup+0x94>)
 8002364:	4b1d      	ldr	r3, [pc, #116]	; (80023dc <SystemCoreSetup+0x94>)
 8002366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800236a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800236e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
				 (3UL << 11*2)  );               /* set CP11 Full Access */
#endif
  /* Set flash wait states */
  temp = FLASH0->FCON;
 8002372:	4b1c      	ldr	r3, [pc, #112]	; (80023e4 <SystemCoreSetup+0x9c>)
 8002374:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002378:	3314      	adds	r3, #20
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	607b      	str	r3, [r7, #4]
  temp &= ~FLASH_FCON_WSPFLASH_Msk;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f023 030f 	bic.w	r3, r3, #15
 8002384:	607b      	str	r3, [r7, #4]
  temp |= PMU_FLASH_WS;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f043 0303 	orr.w	r3, r3, #3
 800238c:	607b      	str	r3, [r7, #4]
  FLASH0->FCON = temp;
 800238e:	4b15      	ldr	r3, [pc, #84]	; (80023e4 <SystemCoreSetup+0x9c>)
 8002390:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002394:	3314      	adds	r3, #20
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	601a      	str	r2, [r3, #0]


  /* Disable divide by zero trap */
  SCB->CCR &= ~SCB_CCR_DIV_0_TRP_Msk; 
 800239a:	4a10      	ldr	r2, [pc, #64]	; (80023dc <SystemCoreSetup+0x94>)
 800239c:	4b0f      	ldr	r3, [pc, #60]	; (80023dc <SystemCoreSetup+0x94>)
 800239e:	695b      	ldr	r3, [r3, #20]
 80023a0:	f023 0310 	bic.w	r3, r3, #16
 80023a4:	6153      	str	r3, [r2, #20]

  /* Disable unaligned memory access trap */
  SCB->CCR &= ~SCB_CCR_UNALIGN_TRP_Msk; 
 80023a6:	4a0d      	ldr	r2, [pc, #52]	; (80023dc <SystemCoreSetup+0x94>)
 80023a8:	4b0c      	ldr	r3, [pc, #48]	; (80023dc <SystemCoreSetup+0x94>)
 80023aa:	695b      	ldr	r3, [r3, #20]
 80023ac:	f023 0308 	bic.w	r3, r3, #8
 80023b0:	6153      	str	r3, [r2, #20]

  /* Disable memory management fault */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80023b2:	4a0a      	ldr	r2, [pc, #40]	; (80023dc <SystemCoreSetup+0x94>)
 80023b4:	4b09      	ldr	r3, [pc, #36]	; (80023dc <SystemCoreSetup+0x94>)
 80023b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023bc:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable bus fault */
  SCB->SHCSR &= ~SCB_SHCSR_BUSFAULTENA_Msk;
 80023be:	4a07      	ldr	r2, [pc, #28]	; (80023dc <SystemCoreSetup+0x94>)
 80023c0:	4b06      	ldr	r3, [pc, #24]	; (80023dc <SystemCoreSetup+0x94>)
 80023c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80023c8:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable usage fault */
  SCB->SHCSR &= ~SCB_SHCSR_USGFAULTENA_Msk;
 80023ca:	4a04      	ldr	r2, [pc, #16]	; (80023dc <SystemCoreSetup+0x94>)
 80023cc:	4b03      	ldr	r3, [pc, #12]	; (80023dc <SystemCoreSetup+0x94>)
 80023ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023d4:	6253      	str	r3, [r2, #36]	; 0x24
}
 80023d6:	3708      	adds	r7, #8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	e000ed00 	.word	0xe000ed00
 80023e0:	08000000 	.word	0x08000000
 80023e4:	58001000 	.word	0x58001000

080023e8 <CLOCK_XMC4_Init>:

/*
 * API to initialize the CLOCK_XMC4 APP TRAP events
 */
CLOCK_XMC4_STATUS_t CLOCK_XMC4_Init(CLOCK_XMC4_t *handle)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b085      	sub	sp, #20
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  CLOCK_XMC4_STATUS_t status = CLOCK_XMC4_STATUS_SUCCESS;
 80023f0:	2300      	movs	r3, #0
 80023f2:	73fb      	strb	r3, [r7, #15]

  XMC_ASSERT("CLOCK_XMC4 APP handle function pointer uninitialized", (handle != NULL));

  handle->init_status = true;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2201      	movs	r2, #1
 80023f8:	701a      	strb	r2, [r3, #0]

  return (status);
 80023fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3714      	adds	r7, #20
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr

08002408 <OSCHP_GetFrequency>:

#ifdef CLOCK_XMC4_OSCHP_ENABLED
/*  API to retrieve high precision external oscillator frequency */
uint32_t OSCHP_GetFrequency(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  return (CLOCK_XMC4_OSCHP_FREQUENCY);
 800240c:	4b02      	ldr	r3, [pc, #8]	; (8002418 <OSCHP_GetFrequency+0x10>)
}
 800240e:	4618      	mov	r0, r3
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	00b71b00 	.word	0x00b71b00

0800241c <SystemCoreClockSetup>:
* @note   -
* @param  None
* @retval None
*/
void SystemCoreClockSetup(void)
{
 800241c:	b5b0      	push	{r4, r5, r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
  /* Local data structure for initializing the clock functional block */
  const XMC_SCU_CLOCK_CONFIG_t CLOCK_XMC4_0_CONFIG =
 8002422:	4b12      	ldr	r3, [pc, #72]	; (800246c <SystemCoreClockSetup+0x50>)
 8002424:	1d3c      	adds	r4, r7, #4
 8002426:	461d      	mov	r5, r3
 8002428:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800242a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800242c:	682b      	ldr	r3, [r5, #0]
 800242e:	6023      	str	r3, [r4, #0]
#endif
    /* Peripheral Clock Divider Value */
    .fperipheral_clkdiv = 1U
  };
  /* Initialize the SCU clock */
  XMC_SCU_CLOCK_Init(&CLOCK_XMC4_0_CONFIG);
 8002430:	1d3b      	adds	r3, r7, #4
 8002432:	4618      	mov	r0, r3
 8002434:	f7fe f892 	bl	800055c <XMC_SCU_CLOCK_Init>
  /* RTC source clock */
  XMC_SCU_HIB_SetRtcClockSource(XMC_SCU_HIB_RTCCLKSRC_OSI);
 8002438:	2000      	movs	r0, #0
 800243a:	f7fe f98d 	bl	8000758 <XMC_SCU_HIB_SetRtcClockSource>
  
#ifdef CLOCK_XMC4_USBCLK_ENABLED  
  /* USB/SDMMC source clock */
  XMC_SCU_CLOCK_SetUsbClockSource(XMC_SCU_CLOCK_USBCLKSRC_USBPLL);
 800243e:	2000      	movs	r0, #0
 8002440:	f7fe f942 	bl	80006c8 <XMC_SCU_CLOCK_SetUsbClockSource>
  /* USB/SDMMC divider setting */
  XMC_SCU_CLOCK_SetUsbClockDivider(4U);
 8002444:	2004      	movs	r0, #4
 8002446:	f7fe fa13 	bl	8000870 <XMC_SCU_CLOCK_SetUsbClockDivider>
#endif
  /* Start USB PLL */
  XMC_SCU_CLOCK_StartUsbPll(1U, 32U);
 800244a:	2001      	movs	r0, #1
 800244c:	2120      	movs	r1, #32
 800244e:	f7fe fa5b 	bl	8000908 <XMC_SCU_CLOCK_StartUsbPll>

#ifdef CLOCK_XMC4_WDTCLK_ENABLED    
  /* WDT source clock */
  XMC_SCU_CLOCK_SetWdtClockSource(XMC_SCU_CLOCK_WDTCLKSRC_OFI);
 8002452:	2000      	movs	r0, #0
 8002454:	f7fe f94c 	bl	80006f0 <XMC_SCU_CLOCK_SetWdtClockSource>
  /* WDT divider setting */
  XMC_SCU_CLOCK_SetWdtClockDivider(1U);
 8002458:	2001      	movs	r0, #1
 800245a:	f7fe fa31 	bl	80008c0 <XMC_SCU_CLOCK_SetWdtClockDivider>
#endif

#ifdef CLOCK_XMC4_EBUCLK_ENABLED 
  /* EBU divider setting */
  XMC_SCU_CLOCK_SetEbuClockDivider(1U);
 800245e:	2001      	movs	r0, #1
 8002460:	f7fe fa1a 	bl	8000898 <XMC_SCU_CLOCK_SetEbuClockDivider>
#endif

}
 8002464:	3718      	adds	r7, #24
 8002466:	46bd      	mov	sp, r7
 8002468:	bdb0      	pop	{r4, r5, r7, pc}
 800246a:	bf00      	nop
 800246c:	080031dc 	.word	0x080031dc

08002470 <DAVE_Init>:
 * @param[in]  None
 *
 * @return  DAVE_STATUS_t <BR>
 ******************************************************************************/
DAVE_STATUS_t DAVE_Init(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
  DAVE_STATUS_t init_status;
  
  init_status = DAVE_STATUS_SUCCESS;
 8002476:	2300      	movs	r3, #0
 8002478:	71fb      	strb	r3, [r7, #7]
     /** @Initialization of APPs Init Functions */
     init_status = (DAVE_STATUS_t)CLOCK_XMC4_Init(&CLOCK_XMC4_0);
 800247a:	4815      	ldr	r0, [pc, #84]	; (80024d0 <DAVE_Init+0x60>)
 800247c:	f7ff ffb4 	bl	80023e8 <CLOCK_XMC4_Init>
 8002480:	4603      	mov	r3, r0
 8002482:	71fb      	strb	r3, [r7, #7]

  if (init_status == DAVE_STATUS_SUCCESS)
 8002484:	79fb      	ldrb	r3, [r7, #7]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d104      	bne.n	8002494 <DAVE_Init+0x24>
  {
	 /**  Initialization of UART APP instance RS */
	 init_status = (DAVE_STATUS_t)UART_Init(&RS); 
 800248a:	4812      	ldr	r0, [pc, #72]	; (80024d4 <DAVE_Init+0x64>)
 800248c:	f7ff f8c6 	bl	800161c <UART_Init>
 8002490:	4603      	mov	r3, r0
 8002492:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 8002494:	79fb      	ldrb	r3, [r7, #7]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d104      	bne.n	80024a4 <DAVE_Init+0x34>
  {
	 /**  Initialization of DIGITAL_IO APP instance LED1 */
	 init_status = (DAVE_STATUS_t)DIGITAL_IO_Init(&LED1); 
 800249a:	480f      	ldr	r0, [pc, #60]	; (80024d8 <DAVE_Init+0x68>)
 800249c:	f7ff ff10 	bl	80022c0 <DIGITAL_IO_Init>
 80024a0:	4603      	mov	r3, r0
 80024a2:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d104      	bne.n	80024b4 <DAVE_Init+0x44>
  {
	 /**  Initialization of TIMER APP instance DELAY */
	 init_status = (DAVE_STATUS_t)TIMER_Init(&DELAY); 
 80024aa:	480c      	ldr	r0, [pc, #48]	; (80024dc <DAVE_Init+0x6c>)
 80024ac:	f7ff fca6 	bl	8001dfc <TIMER_Init>
 80024b0:	4603      	mov	r3, r0
 80024b2:	71fb      	strb	r3, [r7, #7]
   } 
  if (init_status == DAVE_STATUS_SUCCESS)
 80024b4:	79fb      	ldrb	r3, [r7, #7]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d104      	bne.n	80024c4 <DAVE_Init+0x54>
  {
	 /**  Initialization of INTERRUPT APP instance TIM_IRQ */
	 init_status = (DAVE_STATUS_t)INTERRUPT_Init(&TIM_IRQ); 
 80024ba:	4809      	ldr	r0, [pc, #36]	; (80024e0 <DAVE_Init+0x70>)
 80024bc:	f7ff feaa 	bl	8002214 <INTERRUPT_Init>
 80024c0:	4603      	mov	r3, r0
 80024c2:	71fb      	strb	r3, [r7, #7]
   }  
  return init_status;
 80024c4:	79fb      	ldrb	r3, [r7, #7]
} /**  End of function DAVE_Init */
 80024c6:	4618      	mov	r0, r3
 80024c8:	3708      	adds	r7, #8
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}
 80024ce:	bf00      	nop
 80024d0:	20000074 	.word	0x20000074
 80024d4:	20000000 	.word	0x20000000
 80024d8:	080031c8 	.word	0x080031c8
 80024dc:	2000000c 	.word	0x2000000c
 80024e0:	080031c4 	.word	0x080031c4

080024e4 <XMC_GPIO_SetOutputHigh>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b083      	sub	sp, #12
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	460b      	mov	r3, r1
 80024ee:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = (uint32_t)0x1U << pin;
 80024f0:	78fb      	ldrb	r3, [r7, #3]
 80024f2:	2201      	movs	r2, #1
 80024f4:	409a      	lsls	r2, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	605a      	str	r2, [r3, #4]
}
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <XMC_GPIO_SetOutputLow>:
 * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value of 0.\n
 *
 */

__STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	460b      	mov	r3, r1
 800250e:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10000U << pin;
 8002510:	78fb      	ldrb	r3, [r7, #3]
 8002512:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002516:	409a      	lsls	r2, r3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	605a      	str	r2, [r3, #4]
}
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop

08002528 <XMC_GPIO_ToggleOutput>:
 * and does not contain any flip-flop. A read action delivers the value of 0.
 *
 */

__STATIC_INLINE void XMC_GPIO_ToggleOutput(XMC_GPIO_PORT_t *const port, const uint8_t pin)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	460b      	mov	r3, r1
 8002532:	70fb      	strb	r3, [r7, #3]
  XMC_ASSERT("XMC_GPIO_ToggleOutput: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));

  port->OMR = 0x10001U << pin;
 8002534:	78fb      	ldrb	r3, [r7, #3]
 8002536:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 800253a:	409a      	lsls	r2, r3
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	605a      	str	r2, [r3, #4]
}
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002548:	4770      	bx	lr
 800254a:	bf00      	nop

0800254c <UART_IsTxBusy>:
 *  }
 * @endcode
 *
 * */
__STATIC_INLINE bool UART_IsTxBusy(const UART_t *const handle)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("UART APP handle invalid", (handle != NULL))
  return (handle->runtime->tx_busy);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	7e1b      	ldrb	r3, [r3, #24]
 800255a:	b2db      	uxtb	r3, r3
}
 800255c:	4618      	mov	r0, r3
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <DIGITAL_IO_SetOutputHigh>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputHigh(const DIGITAL_IO_t *const handler)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputHigh: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputHigh(handler->gpio_port, handler->gpio_pin);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	7c1b      	ldrb	r3, [r3, #16]
 8002578:	4610      	mov	r0, r2
 800257a:	4619      	mov	r1, r3
 800257c:	f7ff ffb2 	bl	80024e4 <XMC_GPIO_SetOutputHigh>
}
 8002580:	3708      	adds	r7, #8
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop

08002588 <DIGITAL_IO_SetOutputLow>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_SetOutputLow(const DIGITAL_IO_t *const handler)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_SetOutputLow: handler null pointer", handler != NULL);
  XMC_GPIO_SetOutputLow(handler->gpio_port,handler->gpio_pin);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	7c1b      	ldrb	r3, [r3, #16]
 8002598:	4610      	mov	r0, r2
 800259a:	4619      	mov	r1, r3
 800259c:	f7ff ffb2 	bl	8002504 <XMC_GPIO_SetOutputLow>
}
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop

080025a8 <DIGITAL_IO_ToggleOutput>:
* }
*  @endcode
*/

__STATIC_INLINE void DIGITAL_IO_ToggleOutput(const DIGITAL_IO_t *const handler)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  XMC_ASSERT("DIGITAL_IO_ToggleOutput: handler null pointer", handler != NULL);
  XMC_GPIO_ToggleOutput(handler->gpio_port, handler->gpio_pin);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681a      	ldr	r2, [r3, #0]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	7c1b      	ldrb	r3, [r3, #16]
 80025b8:	4610      	mov	r0, r2
 80025ba:	4619      	mov	r1, r3
 80025bc:	f7ff ffb4 	bl	8002528 <XMC_GPIO_ToggleOutput>
}
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop

080025c8 <delay>:
};
struct Leg stanowisko;					//struct for test stand , a single leg


void delay(uint32_t us)					//active delay
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b082      	sub	sp, #8
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
	us *= 100;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2264      	movs	r2, #100	; 0x64
 80025d4:	fb02 f303 	mul.w	r3, r2, r3
 80025d8:	607b      	str	r3, [r7, #4]
	is_delay = 1;
 80025da:	4b0a      	ldr	r3, [pc, #40]	; (8002604 <delay+0x3c>)
 80025dc:	2201      	movs	r2, #1
 80025de:	701a      	strb	r2, [r3, #0]
	TIMER_SetTimeInterval(&DELAY, us);
 80025e0:	4809      	ldr	r0, [pc, #36]	; (8002608 <delay+0x40>)
 80025e2:	6879      	ldr	r1, [r7, #4]
 80025e4:	f7ff fc84 	bl	8001ef0 <TIMER_SetTimeInterval>
	TIMER_Start(&DELAY);
 80025e8:	4807      	ldr	r0, [pc, #28]	; (8002608 <delay+0x40>)
 80025ea:	f7ff fc25 	bl	8001e38 <TIMER_Start>
	while(is_delay);
 80025ee:	bf00      	nop
 80025f0:	4b04      	ldr	r3, [pc, #16]	; (8002604 <delay+0x3c>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d1fb      	bne.n	80025f0 <delay+0x28>
	TIMER_Stop(&DELAY);
 80025f8:	4803      	ldr	r0, [pc, #12]	; (8002608 <delay+0x40>)
 80025fa:	f7ff fc3b 	bl	8001e74 <TIMER_Stop>
}
 80025fe:	3708      	adds	r7, #8
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	2000004d 	.word	0x2000004d
 8002608:	2000000c 	.word	0x2000000c

0800260c <Init>:

void Init()			//initialization function for test stand
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
	txData[0] = SOF;
 8002612:	4b25      	ldr	r3, [pc, #148]	; (80026a8 <Init+0x9c>)
 8002614:	22cc      	movs	r2, #204	; 0xcc
 8002616:	701a      	strb	r2, [r3, #0]
	stanowisko.adresy[0] = 0x10;
 8002618:	4b24      	ldr	r3, [pc, #144]	; (80026ac <Init+0xa0>)
 800261a:	2210      	movs	r2, #16
 800261c:	711a      	strb	r2, [r3, #4]
	stanowisko.adresy[1] = 0x11;
 800261e:	4b23      	ldr	r3, [pc, #140]	; (80026ac <Init+0xa0>)
 8002620:	2211      	movs	r2, #17
 8002622:	715a      	strb	r2, [r3, #5]
	for(uint8_t i = 0 ; i < 2; i++)
 8002624:	2300      	movs	r3, #0
 8002626:	71fb      	strb	r3, [r7, #7]
 8002628:	e028      	b.n	800267c <Init+0x70>
	{
		stanowisko.i_net[i] = 0;
 800262a:	79fb      	ldrb	r3, [r7, #7]
 800262c:	4a1f      	ldr	r2, [pc, #124]	; (80026ac <Init+0xa0>)
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	4413      	add	r3, r2
 8002632:	2200      	movs	r2, #0
 8002634:	80da      	strh	r2, [r3, #6]
		stanowisko.ang_abs[i] = 0;
 8002636:	79fb      	ldrb	r3, [r7, #7]
 8002638:	4a1c      	ldr	r2, [pc, #112]	; (80026ac <Init+0xa0>)
 800263a:	3302      	adds	r3, #2
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	4413      	add	r3, r2
 8002640:	2200      	movs	r2, #0
 8002642:	605a      	str	r2, [r3, #4]
		stanowisko.ang_abs_poprzedni[i] = 0;
 8002644:	79fb      	ldrb	r3, [r7, #7]
 8002646:	4a19      	ldr	r2, [pc, #100]	; (80026ac <Init+0xa0>)
 8002648:	3304      	adds	r3, #4
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	4413      	add	r3, r2
 800264e:	f04f 0200 	mov.w	r2, #0
 8002652:	605a      	str	r2, [r3, #4]
		stanowisko.predkosc_silnika[i] = 0;
 8002654:	79fb      	ldrb	r3, [r7, #7]
 8002656:	4a15      	ldr	r2, [pc, #84]	; (80026ac <Init+0xa0>)
 8002658:	3306      	adds	r3, #6
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	4413      	add	r3, r2
 800265e:	f04f 0200 	mov.w	r2, #0
 8002662:	605a      	str	r2, [r3, #4]
		stanowisko.motor_go[i]  =0;
 8002664:	79fb      	ldrb	r3, [r7, #7]
 8002666:	4a11      	ldr	r2, [pc, #68]	; (80026ac <Init+0xa0>)
 8002668:	4413      	add	r3, r2
 800266a:	2200      	movs	r2, #0
 800266c:	709a      	strb	r2, [r3, #2]
		stanowisko.motor_n[i] = 0;
 800266e:	79fb      	ldrb	r3, [r7, #7]
 8002670:	4a0e      	ldr	r2, [pc, #56]	; (80026ac <Init+0xa0>)
 8002672:	2100      	movs	r1, #0
 8002674:	54d1      	strb	r1, [r2, r3]
void Init()			//initialization function for test stand
{
	txData[0] = SOF;
	stanowisko.adresy[0] = 0x10;
	stanowisko.adresy[1] = 0x11;
	for(uint8_t i = 0 ; i < 2; i++)
 8002676:	79fb      	ldrb	r3, [r7, #7]
 8002678:	3301      	adds	r3, #1
 800267a:	71fb      	strb	r3, [r7, #7]
 800267c:	79fb      	ldrb	r3, [r7, #7]
 800267e:	2b01      	cmp	r3, #1
 8002680:	d9d3      	bls.n	800262a <Init+0x1e>
		stanowisko.ang_abs_poprzedni[i] = 0;
		stanowisko.predkosc_silnika[i] = 0;
		stanowisko.motor_go[i]  =0;
		stanowisko.motor_n[i] = 0;
	}
	stanowisko.ks = 5050;
 8002682:	4b0a      	ldr	r3, [pc, #40]	; (80026ac <Init+0xa0>)
 8002684:	f241 32ba 	movw	r2, #5050	; 0x13ba
 8002688:	849a      	strh	r2, [r3, #36]	; 0x24
	stanowisko.kd = 8;
 800268a:	4b08      	ldr	r3, [pc, #32]	; (80026ac <Init+0xa0>)
 800268c:	2208      	movs	r2, #8
 800268e:	84da      	strh	r2, [r3, #38]	; 0x26
	stanowisko.foot.x = 0;
 8002690:	4b06      	ldr	r3, [pc, #24]	; (80026ac <Init+0xa0>)
 8002692:	f04f 0200 	mov.w	r2, #0
 8002696:	635a      	str	r2, [r3, #52]	; 0x34
	stanowisko.foot.y = 200;
 8002698:	4b04      	ldr	r3, [pc, #16]	; (80026ac <Init+0xa0>)
 800269a:	4a05      	ldr	r2, [pc, #20]	; (80026b0 <Init+0xa4>)
 800269c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800269e:	370c      	adds	r7, #12
 80026a0:	46bd      	mov	sp, r7
 80026a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a6:	4770      	bx	lr
 80026a8:	200000d8 	.word	0x200000d8
 80026ac:	20000080 	.word	0x20000080
 80026b0:	43480000 	.word	0x43480000

080026b4 <CCU43_1_IRQHandler>:
void TIMER_IRQ()				//delay interrupt
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0
	is_delay = 0;
 80026b8:	4b03      	ldr	r3, [pc, #12]	; (80026c8 <CCU43_1_IRQHandler+0x14>)
 80026ba:	2200      	movs	r2, #0
 80026bc:	701a      	strb	r2, [r3, #0]
}
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	2000004d 	.word	0x2000004d

080026cc <Update>:
	xy.x = d/2 - l1*sin(n->teta[0]) + l2*cosf(psi);
	xy.y = l1*cosf(n->teta[0]) + l2* cosf(psi);
	n->foot = xy;
}
void Update(struct Leg *n)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
	n->ang_abs_poprzedni[0] = n->ang_abs_rad[0];
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	615a      	str	r2, [r3, #20]
	n->ang_abs_poprzedni[1] = n->ang_abs_rad[1];
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	619a      	str	r2, [r3, #24]
	n->ang_abs_rad[0] = (float)n->ang_abs[0] * pi / 32767.0f;;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	ee07 3a90 	vmov	s15, r3
 80026ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026f0:	4b2e      	ldr	r3, [pc, #184]	; (80027ac <Update+0xe0>)
 80026f2:	edd3 7a00 	vldr	s15, [r3]
 80026f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026fa:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80027b0 <Update+0xe4>
 80026fe:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	n->ang_abs_rad[1] = (float)n->ang_abs[1]  * pi / 32767.0f;;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	691b      	ldr	r3, [r3, #16]
 800270c:	ee07 3a90 	vmov	s15, r3
 8002710:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002714:	4b25      	ldr	r3, [pc, #148]	; (80027ac <Update+0xe0>)
 8002716:	edd3 7a00 	vldr	s15, [r3]
 800271a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800271e:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80027b0 <Update+0xe4>
 8002722:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	n->predkosc_silnika[0] =(n->predkosc_silnika[0] * 0.4f) + ((n->ang_abs_rad[0] - n->ang_abs_poprzedni[0]) / dt * 0.6f);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	edd3 7a07 	vldr	s15, [r3, #28]
 8002732:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80027b4 <Update+0xe8>
 8002736:	ee27 7a87 	vmul.f32	s14, s15, s14
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	edd3 7a05 	vldr	s15, [r3, #20]
 8002746:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800274a:	4b1b      	ldr	r3, [pc, #108]	; (80027b8 <Update+0xec>)
 800274c:	edd3 7a00 	vldr	s15, [r3]
 8002750:	eec6 7aa7 	vdiv.f32	s15, s13, s15
 8002754:	eddf 6a19 	vldr	s13, [pc, #100]	; 80027bc <Update+0xf0>
 8002758:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800275c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	edc3 7a07 	vstr	s15, [r3, #28]
	n->predkosc_silnika[1] =(n->predkosc_silnika[0] * 0.4f) + ((n->ang_abs_rad[1] - n->ang_abs_poprzedni[1]) / dt * 0.6f);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	edd3 7a07 	vldr	s15, [r3, #28]
 800276c:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80027b4 <Update+0xe8>
 8002770:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	edd3 6a12 	vldr	s13, [r3, #72]	; 0x48
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	edd3 7a06 	vldr	s15, [r3, #24]
 8002780:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002784:	4b0c      	ldr	r3, [pc, #48]	; (80027b8 <Update+0xec>)
 8002786:	edd3 7a00 	vldr	s15, [r3]
 800278a:	eec6 7aa7 	vdiv.f32	s15, s13, s15
 800278e:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80027bc <Update+0xf0>
 8002792:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002796:	ee77 7a27 	vadd.f32	s15, s14, s15
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	edc3 7a08 	vstr	s15, [r3, #32]
}
 80027a0:	370c      	adds	r7, #12
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	20000044 	.word	0x20000044
 80027b0:	46fffe00 	.word	0x46fffe00
 80027b4:	3ecccccd 	.word	0x3ecccccd
 80027b8:	20000048 	.word	0x20000048
 80027bc:	3f19999a 	.word	0x3f19999a

080027c0 <Spring>:
void Spring(struct Leg *n)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b083      	sub	sp, #12
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
	n->poz_zad[0] = n->teta[0] * INT16_MAX / pi;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80027ce:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002824 <Spring+0x64>
 80027d2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80027d6:	4b14      	ldr	r3, [pc, #80]	; (8002828 <Spring+0x68>)
 80027d8:	edd3 7a00 	vldr	s15, [r3]
 80027dc:	eec7 7a27 	vdiv.f32	s15, s14, s15
 80027e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027e4:	edc7 7a00 	vstr	s15, [r7]
 80027e8:	883b      	ldrh	r3, [r7, #0]
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	861a      	strh	r2, [r3, #48]	; 0x30
	n->poz_zad[1] = n->teta[1] * INT16_MAX / pi;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80027f6:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8002824 <Spring+0x64>
 80027fa:	ee27 7a87 	vmul.f32	s14, s15, s14
 80027fe:	4b0a      	ldr	r3, [pc, #40]	; (8002828 <Spring+0x68>)
 8002800:	edd3 7a00 	vldr	s15, [r3]
 8002804:	eec7 7a27 	vdiv.f32	s15, s14, s15
 8002808:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800280c:	edc7 7a00 	vstr	s15, [r7]
 8002810:	883b      	ldrh	r3, [r7, #0]
 8002812:	b29a      	uxth	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	865a      	strh	r2, [r3, #50]	; 0x32
}
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
 8002822:	bf00      	nop
 8002824:	46fffe00 	.word	0x46fffe00
 8002828:	20000044 	.word	0x20000044

0800282c <XMC_Init>:
void Message_interpreter();		//read last message
void Send(uint8_t);						// Send (n) bytes of data via half-duplex uart
void Send_Leg(struct Leg *n);	//Send regular command string to both of legs drivers

uint8_t  XMC_Init(uint8_t n)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	71fb      	strb	r3, [r7, #7]
	if(n == 10)							//if n = 10 then init all drivers
 8002836:	79fb      	ldrb	r3, [r7, #7]
 8002838:	2b0a      	cmp	r3, #10
 800283a:	d11b      	bne.n	8002874 <XMC_Init+0x48>
		for(uint8_t i = 0; i < 8; i++)
 800283c:	2300      	movs	r3, #0
 800283e:	73fb      	strb	r3, [r7, #15]
 8002840:	e014      	b.n	800286c <XMC_Init+0x40>
		{
			txData[1] = 0x10 + i;
 8002842:	7bfb      	ldrb	r3, [r7, #15]
 8002844:	3310      	adds	r3, #16
 8002846:	b2da      	uxtb	r2, r3
 8002848:	4b16      	ldr	r3, [pc, #88]	; (80028a4 <XMC_Init+0x78>)
 800284a:	705a      	strb	r2, [r3, #1]
			txData[2] = 0xA1;
 800284c:	4b15      	ldr	r3, [pc, #84]	; (80028a4 <XMC_Init+0x78>)
 800284e:	22a1      	movs	r2, #161	; 0xa1
 8002850:	709a      	strb	r2, [r3, #2]
			txData[3] = EOF;
 8002852:	4b14      	ldr	r3, [pc, #80]	; (80028a4 <XMC_Init+0x78>)
 8002854:	22dd      	movs	r2, #221	; 0xdd
 8002856:	70da      	strb	r2, [r3, #3]
			Send(4);
 8002858:	2004      	movs	r0, #4
 800285a:	f000 f92f 	bl	8002abc <Send>
			delay(300);
 800285e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002862:	f7ff feb1 	bl	80025c8 <delay>
void Send_Leg(struct Leg *n);	//Send regular command string to both of legs drivers

uint8_t  XMC_Init(uint8_t n)
{
	if(n == 10)							//if n = 10 then init all drivers
		for(uint8_t i = 0; i < 8; i++)
 8002866:	7bfb      	ldrb	r3, [r7, #15]
 8002868:	3301      	adds	r3, #1
 800286a:	73fb      	strb	r3, [r7, #15]
 800286c:	7bfb      	ldrb	r3, [r7, #15]
 800286e:	2b07      	cmp	r3, #7
 8002870:	d9e7      	bls.n	8002842 <XMC_Init+0x16>
 8002872:	e004      	b.n	800287e <XMC_Init+0x52>
			txData[3] = EOF;
			Send(4);
			delay(300);
		}
	else										//init single driver (n)
		txData[1] = 0x10 + n;
 8002874:	79fb      	ldrb	r3, [r7, #7]
 8002876:	3310      	adds	r3, #16
 8002878:	b2da      	uxtb	r2, r3
 800287a:	4b0a      	ldr	r3, [pc, #40]	; (80028a4 <XMC_Init+0x78>)
 800287c:	705a      	strb	r2, [r3, #1]
		txData[2] = 0xA1;
 800287e:	4b09      	ldr	r3, [pc, #36]	; (80028a4 <XMC_Init+0x78>)
 8002880:	22a1      	movs	r2, #161	; 0xa1
 8002882:	709a      	strb	r2, [r3, #2]
		txData[3] = EOF;
 8002884:	4b07      	ldr	r3, [pc, #28]	; (80028a4 <XMC_Init+0x78>)
 8002886:	22dd      	movs	r2, #221	; 0xdd
 8002888:	70da      	strb	r2, [r3, #3]
		Send(4);
 800288a:	2004      	movs	r0, #4
 800288c:	f000 f916 	bl	8002abc <Send>
		delay(300);
 8002890:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002894:	f7ff fe98 	bl	80025c8 <delay>

	return 0;
 8002898:	2300      	movs	r3, #0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3710      	adds	r7, #16
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	200000d8 	.word	0x200000d8

080028a8 <XMC_Check>:
void XMC_Check()
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 8; i++)		//iterate to check state of all drivers
 80028ae:	2300      	movs	r3, #0
 80028b0:	71fb      	strb	r3, [r7, #7]
 80028b2:	e01a      	b.n	80028ea <XMC_Check+0x42>
	{
		DIGITAL_IO_SetOutputHigh(&LED1);
 80028b4:	4810      	ldr	r0, [pc, #64]	; (80028f8 <XMC_Check+0x50>)
 80028b6:	f7ff fe57 	bl	8002568 <DIGITAL_IO_SetOutputHigh>
		txData[1] = 0x10 + i;
 80028ba:	79fb      	ldrb	r3, [r7, #7]
 80028bc:	3310      	adds	r3, #16
 80028be:	b2da      	uxtb	r2, r3
 80028c0:	4b0e      	ldr	r3, [pc, #56]	; (80028fc <XMC_Check+0x54>)
 80028c2:	705a      	strb	r2, [r3, #1]
		txData[2] = 0xA3;
 80028c4:	4b0d      	ldr	r3, [pc, #52]	; (80028fc <XMC_Check+0x54>)
 80028c6:	22a3      	movs	r2, #163	; 0xa3
 80028c8:	709a      	strb	r2, [r3, #2]
		txData[3] = EOF;
 80028ca:	4b0c      	ldr	r3, [pc, #48]	; (80028fc <XMC_Check+0x54>)
 80028cc:	22dd      	movs	r2, #221	; 0xdd
 80028ce:	70da      	strb	r2, [r3, #3]
		Send(4);
 80028d0:	2004      	movs	r0, #4
 80028d2:	f000 f8f3 	bl	8002abc <Send>
		delay(300);
 80028d6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80028da:	f7ff fe75 	bl	80025c8 <delay>
		DIGITAL_IO_SetOutputLow((&LED1));
 80028de:	4806      	ldr	r0, [pc, #24]	; (80028f8 <XMC_Check+0x50>)
 80028e0:	f7ff fe52 	bl	8002588 <DIGITAL_IO_SetOutputLow>

	return 0;
}
void XMC_Check()
{
	for(uint8_t i = 0; i < 8; i++)		//iterate to check state of all drivers
 80028e4:	79fb      	ldrb	r3, [r7, #7]
 80028e6:	3301      	adds	r3, #1
 80028e8:	71fb      	strb	r3, [r7, #7]
 80028ea:	79fb      	ldrb	r3, [r7, #7]
 80028ec:	2b07      	cmp	r3, #7
 80028ee:	d9e1      	bls.n	80028b4 <XMC_Check+0xc>
		txData[3] = EOF;
		Send(4);
		delay(300);
		DIGITAL_IO_SetOutputLow((&LED1));
	}
}
 80028f0:	3708      	adds	r7, #8
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	080031c8 	.word	0x080031c8
 80028fc:	200000d8 	.word	0x200000d8

08002900 <eorx>:
void eorx()
{
 8002900:	b580      	push	{r7, lr}
 8002902:	af00      	add	r7, sp, #0
	if(rxByte == SOF)
 8002904:	4b1a      	ldr	r3, [pc, #104]	; (8002970 <eorx+0x70>)
 8002906:	781b      	ldrb	r3, [r3, #0]
 8002908:	2bcc      	cmp	r3, #204	; 0xcc
 800290a:	d107      	bne.n	800291c <eorx+0x1c>
	{
		rxData[0] = rxByte;
 800290c:	4b18      	ldr	r3, [pc, #96]	; (8002970 <eorx+0x70>)
 800290e:	781a      	ldrb	r2, [r3, #0]
 8002910:	4b18      	ldr	r3, [pc, #96]	; (8002974 <eorx+0x74>)
 8002912:	701a      	strb	r2, [r3, #0]
		iterator_wiadomosci = 1;
 8002914:	4b18      	ldr	r3, [pc, #96]	; (8002978 <eorx+0x78>)
 8002916:	2201      	movs	r2, #1
 8002918:	701a      	strb	r2, [r3, #0]
 800291a:	e023      	b.n	8002964 <eorx+0x64>
	}
	else if (rxByte == EOF)
 800291c:	4b14      	ldr	r3, [pc, #80]	; (8002970 <eorx+0x70>)
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	2bdd      	cmp	r3, #221	; 0xdd
 8002922:	d10e      	bne.n	8002942 <eorx+0x42>
	{
		rxData[iterator_wiadomosci +1] = EOF;
 8002924:	4b14      	ldr	r3, [pc, #80]	; (8002978 <eorx+0x78>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	3301      	adds	r3, #1
 800292a:	4a12      	ldr	r2, [pc, #72]	; (8002974 <eorx+0x74>)
 800292c:	21dd      	movs	r1, #221	; 0xdd
 800292e:	54d1      	strb	r1, [r2, r3]
		iterator_wiadomosci++;
 8002930:	4b11      	ldr	r3, [pc, #68]	; (8002978 <eorx+0x78>)
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	3301      	adds	r3, #1
 8002936:	b2da      	uxtb	r2, r3
 8002938:	4b0f      	ldr	r3, [pc, #60]	; (8002978 <eorx+0x78>)
 800293a:	701a      	strb	r2, [r3, #0]
		Message_interpreter();
 800293c:	f000 f826 	bl	800298c <Message_interpreter>
 8002940:	e010      	b.n	8002964 <eorx+0x64>
	}
	else if ( iterator_wiadomosci < 9)
 8002942:	4b0d      	ldr	r3, [pc, #52]	; (8002978 <eorx+0x78>)
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	2b08      	cmp	r3, #8
 8002948:	d80c      	bhi.n	8002964 <eorx+0x64>
	{
		rxData[iterator_wiadomosci] =rxByte;
 800294a:	4b0b      	ldr	r3, [pc, #44]	; (8002978 <eorx+0x78>)
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	461a      	mov	r2, r3
 8002950:	4b07      	ldr	r3, [pc, #28]	; (8002970 <eorx+0x70>)
 8002952:	7819      	ldrb	r1, [r3, #0]
 8002954:	4b07      	ldr	r3, [pc, #28]	; (8002974 <eorx+0x74>)
 8002956:	5499      	strb	r1, [r3, r2]
		iterator_wiadomosci++;
 8002958:	4b07      	ldr	r3, [pc, #28]	; (8002978 <eorx+0x78>)
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	3301      	adds	r3, #1
 800295e:	b2da      	uxtb	r2, r3
 8002960:	4b05      	ldr	r3, [pc, #20]	; (8002978 <eorx+0x78>)
 8002962:	701a      	strb	r2, [r3, #0]
	}
	UART_Receive(&RS, &rxByte,1);
 8002964:	4805      	ldr	r0, [pc, #20]	; (800297c <eorx+0x7c>)
 8002966:	4902      	ldr	r1, [pc, #8]	; (8002970 <eorx+0x70>)
 8002968:	2201      	movs	r2, #1
 800296a:	f7fe fe85 	bl	8001678 <UART_Receive>
}
 800296e:	bd80      	pop	{r7, pc}
 8002970:	2000007c 	.word	0x2000007c
 8002974:	200000cc 	.word	0x200000cc
 8002978:	2000007d 	.word	0x2000007d
 800297c:	20000000 	.word	0x20000000

08002980 <eotx>:
void eotx()
{
 8002980:	b480      	push	{r7}
 8002982:	af00      	add	r7, sp, #0

}
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <Message_interpreter>:
void Message_interpreter()
{
 800298c:	b480      	push	{r7}
 800298e:	b083      	sub	sp, #12
 8002990:	af00      	add	r7, sp, #0

	if(rxData[0] == SOF && rxData[1] == adress)
 8002992:	4b29      	ldr	r3, [pc, #164]	; (8002a38 <Message_interpreter+0xac>)
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	2bcc      	cmp	r3, #204	; 0xcc
 8002998:	d149      	bne.n	8002a2e <Message_interpreter+0xa2>
 800299a:	4b27      	ldr	r3, [pc, #156]	; (8002a38 <Message_interpreter+0xac>)
 800299c:	785a      	ldrb	r2, [r3, #1]
 800299e:	4b27      	ldr	r3, [pc, #156]	; (8002a3c <Message_interpreter+0xb0>)
 80029a0:	781b      	ldrb	r3, [r3, #0]
 80029a2:	429a      	cmp	r2, r3
 80029a4:	d143      	bne.n	8002a2e <Message_interpreter+0xa2>
	{
		uint8_t numer_silnika;
		numer_silnika = rxData[2] - 0x10;
 80029a6:	4b24      	ldr	r3, [pc, #144]	; (8002a38 <Message_interpreter+0xac>)
 80029a8:	789b      	ldrb	r3, [r3, #2]
 80029aa:	3b10      	subs	r3, #16
 80029ac:	71fb      	strb	r3, [r7, #7]
		if(rxData[3] == INIT)
 80029ae:	4b22      	ldr	r3, [pc, #136]	; (8002a38 <Message_interpreter+0xac>)
 80029b0:	78db      	ldrb	r3, [r3, #3]
 80029b2:	2ba1      	cmp	r3, #161	; 0xa1
 80029b4:	d107      	bne.n	80029c6 <Message_interpreter+0x3a>
			stanowisko.motor_go[numer_silnika] = rxData[4];
 80029b6:	79fb      	ldrb	r3, [r7, #7]
 80029b8:	4a1f      	ldr	r2, [pc, #124]	; (8002a38 <Message_interpreter+0xac>)
 80029ba:	7911      	ldrb	r1, [r2, #4]
 80029bc:	4a20      	ldr	r2, [pc, #128]	; (8002a40 <Message_interpreter+0xb4>)
 80029be:	4413      	add	r3, r2
 80029c0:	460a      	mov	r2, r1
 80029c2:	709a      	strb	r2, [r3, #2]
 80029c4:	e033      	b.n	8002a2e <Message_interpreter+0xa2>
		else if(rxData[3] == CHECK)
 80029c6:	4b1c      	ldr	r3, [pc, #112]	; (8002a38 <Message_interpreter+0xac>)
 80029c8:	78db      	ldrb	r3, [r3, #3]
 80029ca:	2ba3      	cmp	r3, #163	; 0xa3
 80029cc:	d10c      	bne.n	80029e8 <Message_interpreter+0x5c>
		{
			stanowisko.motor_go[numer_silnika] = rxData[4];
 80029ce:	79fb      	ldrb	r3, [r7, #7]
 80029d0:	4a19      	ldr	r2, [pc, #100]	; (8002a38 <Message_interpreter+0xac>)
 80029d2:	7911      	ldrb	r1, [r2, #4]
 80029d4:	4a1a      	ldr	r2, [pc, #104]	; (8002a40 <Message_interpreter+0xb4>)
 80029d6:	4413      	add	r3, r2
 80029d8:	460a      	mov	r2, r1
 80029da:	709a      	strb	r2, [r3, #2]
			stanowisko.motor_n[numer_silnika] = rxData[5];
 80029dc:	79fb      	ldrb	r3, [r7, #7]
 80029de:	4a16      	ldr	r2, [pc, #88]	; (8002a38 <Message_interpreter+0xac>)
 80029e0:	7951      	ldrb	r1, [r2, #5]
 80029e2:	4a17      	ldr	r2, [pc, #92]	; (8002a40 <Message_interpreter+0xb4>)
 80029e4:	54d1      	strb	r1, [r2, r3]
 80029e6:	e022      	b.n	8002a2e <Message_interpreter+0xa2>
		}
		else
		{
			stanowisko.i_net[numer_silnika] =rxData[3] << 8 | rxData[4];
 80029e8:	79fb      	ldrb	r3, [r7, #7]
 80029ea:	4a13      	ldr	r2, [pc, #76]	; (8002a38 <Message_interpreter+0xac>)
 80029ec:	78d2      	ldrb	r2, [r2, #3]
 80029ee:	0212      	lsls	r2, r2, #8
 80029f0:	b291      	uxth	r1, r2
 80029f2:	4a11      	ldr	r2, [pc, #68]	; (8002a38 <Message_interpreter+0xac>)
 80029f4:	7912      	ldrb	r2, [r2, #4]
 80029f6:	b292      	uxth	r2, r2
 80029f8:	430a      	orrs	r2, r1
 80029fa:	b291      	uxth	r1, r2
 80029fc:	4a10      	ldr	r2, [pc, #64]	; (8002a40 <Message_interpreter+0xb4>)
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	4413      	add	r3, r2
 8002a02:	460a      	mov	r2, r1
 8002a04:	80da      	strh	r2, [r3, #6]
			stanowisko.ang_abs[numer_silnika] = rxData[5] << 24 | rxData[6] << 16 | rxData[7] << 8 | rxData[8];
 8002a06:	79fb      	ldrb	r3, [r7, #7]
 8002a08:	4a0b      	ldr	r2, [pc, #44]	; (8002a38 <Message_interpreter+0xac>)
 8002a0a:	7952      	ldrb	r2, [r2, #5]
 8002a0c:	0611      	lsls	r1, r2, #24
 8002a0e:	4a0a      	ldr	r2, [pc, #40]	; (8002a38 <Message_interpreter+0xac>)
 8002a10:	7992      	ldrb	r2, [r2, #6]
 8002a12:	0412      	lsls	r2, r2, #16
 8002a14:	4311      	orrs	r1, r2
 8002a16:	4a08      	ldr	r2, [pc, #32]	; (8002a38 <Message_interpreter+0xac>)
 8002a18:	79d2      	ldrb	r2, [r2, #7]
 8002a1a:	0212      	lsls	r2, r2, #8
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	4906      	ldr	r1, [pc, #24]	; (8002a38 <Message_interpreter+0xac>)
 8002a20:	7a09      	ldrb	r1, [r1, #8]
 8002a22:	430a      	orrs	r2, r1
 8002a24:	4906      	ldr	r1, [pc, #24]	; (8002a40 <Message_interpreter+0xb4>)
 8002a26:	3302      	adds	r3, #2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	440b      	add	r3, r1
 8002a2c:	605a      	str	r2, [r3, #4]
		}
	}

}
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr
 8002a38:	200000cc 	.word	0x200000cc
 8002a3c:	2000004c 	.word	0x2000004c
 8002a40:	20000080 	.word	0x20000080

08002a44 <Send_Leg>:
void Send_Leg(struct Leg *n)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
	  txData[1] = n->adresy[0];
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	791a      	ldrb	r2, [r3, #4]
 8002a50:	4b19      	ldr	r3, [pc, #100]	; (8002ab8 <Send_Leg+0x74>)
 8002a52:	705a      	strb	r2, [r3, #1]
	  txData[2] = n->poz_zad[0] >> 8;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002a58:	b21b      	sxth	r3, r3
 8002a5a:	121b      	asrs	r3, r3, #8
 8002a5c:	b29b      	uxth	r3, r3
 8002a5e:	b2da      	uxtb	r2, r3
 8002a60:	4b15      	ldr	r3, [pc, #84]	; (8002ab8 <Send_Leg+0x74>)
 8002a62:	709a      	strb	r2, [r3, #2]
	  txData[3] = n->poz_zad[0];
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002a68:	b2da      	uxtb	r2, r3
 8002a6a:	4b13      	ldr	r3, [pc, #76]	; (8002ab8 <Send_Leg+0x74>)
 8002a6c:	70da      	strb	r2, [r3, #3]
	  txData[4] = EOF;
 8002a6e:	4b12      	ldr	r3, [pc, #72]	; (8002ab8 <Send_Leg+0x74>)
 8002a70:	22dd      	movs	r2, #221	; 0xdd
 8002a72:	711a      	strb	r2, [r3, #4]
	  Send(5);
 8002a74:	2005      	movs	r0, #5
 8002a76:	f000 f821 	bl	8002abc <Send>
	  delay(500);
 8002a7a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002a7e:	f7ff fda3 	bl	80025c8 <delay>
	  txData[1] = n->adresy[1];
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	795a      	ldrb	r2, [r3, #5]
 8002a86:	4b0c      	ldr	r3, [pc, #48]	; (8002ab8 <Send_Leg+0x74>)
 8002a88:	705a      	strb	r2, [r3, #1]
	  txData[2] = n->poz_zad[1] >> 8;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002a8e:	b21b      	sxth	r3, r3
 8002a90:	121b      	asrs	r3, r3, #8
 8002a92:	b29b      	uxth	r3, r3
 8002a94:	b2da      	uxtb	r2, r3
 8002a96:	4b08      	ldr	r3, [pc, #32]	; (8002ab8 <Send_Leg+0x74>)
 8002a98:	709a      	strb	r2, [r3, #2]
	  txData[3] = n->poz_zad[1];
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002a9e:	b2da      	uxtb	r2, r3
 8002aa0:	4b05      	ldr	r3, [pc, #20]	; (8002ab8 <Send_Leg+0x74>)
 8002aa2:	70da      	strb	r2, [r3, #3]
	  Send(5);
 8002aa4:	2005      	movs	r0, #5
 8002aa6:	f000 f809 	bl	8002abc <Send>
	  delay(500);
 8002aaa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002aae:	f7ff fd8b 	bl	80025c8 <delay>
}
 8002ab2:	3708      	adds	r7, #8
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	200000d8 	.word	0x200000d8

08002abc <Send>:
void Send(uint8_t size )
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b082      	sub	sp, #8
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	71fb      	strb	r3, [r7, #7]
	UART_Transmit(&RS, txData, size);
 8002ac6:	79fb      	ldrb	r3, [r7, #7]
 8002ac8:	4809      	ldr	r0, [pc, #36]	; (8002af0 <Send+0x34>)
 8002aca:	490a      	ldr	r1, [pc, #40]	; (8002af4 <Send+0x38>)
 8002acc:	461a      	mov	r2, r3
 8002ace:	f7fe fdb7 	bl	8001640 <UART_Transmit>
	while(UART_IsTxBusy(&RS));
 8002ad2:	bf00      	nop
 8002ad4:	4806      	ldr	r0, [pc, #24]	; (8002af0 <Send+0x34>)
 8002ad6:	f7ff fd39 	bl	800254c <UART_IsTxBusy>
 8002ada:	4603      	mov	r3, r0
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d1f9      	bne.n	8002ad4 <Send+0x18>
	UART_Receive(&RS, &rxByte, 1);
 8002ae0:	4803      	ldr	r0, [pc, #12]	; (8002af0 <Send+0x34>)
 8002ae2:	4905      	ldr	r1, [pc, #20]	; (8002af8 <Send+0x3c>)
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	f7fe fdc7 	bl	8001678 <UART_Receive>
}
 8002aea:	3708      	adds	r7, #8
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	20000000 	.word	0x20000000
 8002af4:	200000d8 	.word	0x200000d8
 8002af8:	2000007c 	.word	0x2000007c

08002afc <main>:
#include "communications.h"

uint8_t Motors_go_nogo();

int main(void)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
  DAVE_STATUS_t status;
  status = DAVE_Init();
 8002b02:	f7ff fcb5 	bl	8002470 <DAVE_Init>
 8002b06:	4603      	mov	r3, r0
 8002b08:	71fb      	strb	r3, [r7, #7]
  while(status == DAVE_STATUS_FAILURE )
 8002b0a:	e005      	b.n	8002b18 <main+0x1c>
  {
	  delay(100000);
 8002b0c:	4819      	ldr	r0, [pc, #100]	; (8002b74 <main+0x78>)
 8002b0e:	f7ff fd5b 	bl	80025c8 <delay>
	   DIGITAL_IO_ToggleOutput(&LED1);
 8002b12:	4819      	ldr	r0, [pc, #100]	; (8002b78 <main+0x7c>)
 8002b14:	f7ff fd48 	bl	80025a8 <DIGITAL_IO_ToggleOutput>

int main(void)
{
  DAVE_STATUS_t status;
  status = DAVE_Init();
  while(status == DAVE_STATUS_FAILURE )
 8002b18:	79fb      	ldrb	r3, [r7, #7]
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d0f6      	beq.n	8002b0c <main+0x10>
  {
	  delay(100000);
	   DIGITAL_IO_ToggleOutput(&LED1);
  }

  while(init == 0);
 8002b1e:	bf00      	nop
 8002b20:	4b16      	ldr	r3, [pc, #88]	; (8002b7c <main+0x80>)
 8002b22:	781b      	ldrb	r3, [r3, #0]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d0fb      	beq.n	8002b20 <main+0x24>
  Init();
 8002b28:	f7ff fd70 	bl	800260c <Init>
  delay(2500);
 8002b2c:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8002b30:	f7ff fd4a 	bl	80025c8 <delay>
  XMC_Check();
 8002b34:	f7ff feb8 	bl	80028a8 <XMC_Check>
  XMC_Init(10);
 8002b38:	200a      	movs	r0, #10
 8002b3a:	f7ff fe77 	bl	800282c <XMC_Init>
  XMC_Check();
 8002b3e:	f7ff feb3 	bl	80028a8 <XMC_Check>


  while(1)
  {
	  Update(&stanowisko);
 8002b42:	480f      	ldr	r0, [pc, #60]	; (8002b80 <main+0x84>)
 8002b44:	f7ff fdc2 	bl	80026cc <Update>
	  Spring(&stanowisko);
 8002b48:	480d      	ldr	r0, [pc, #52]	; (8002b80 <main+0x84>)
 8002b4a:	f7ff fe39 	bl	80027c0 <Spring>
	  Send_Leg(&stanowisko);
 8002b4e:	480c      	ldr	r0, [pc, #48]	; (8002b80 <main+0x84>)
 8002b50:	f7ff ff78 	bl	8002a44 <Send_Leg>
	  t+= dt;
 8002b54:	4b0b      	ldr	r3, [pc, #44]	; (8002b84 <main+0x88>)
 8002b56:	ed93 7a00 	vldr	s14, [r3]
 8002b5a:	4b0b      	ldr	r3, [pc, #44]	; (8002b88 <main+0x8c>)
 8002b5c:	edd3 7a00 	vldr	s15, [r3]
 8002b60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b64:	4b07      	ldr	r3, [pc, #28]	; (8002b84 <main+0x88>)
 8002b66:	edc3 7a00 	vstr	s15, [r3]
	  delay(2000);
 8002b6a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002b6e:	f7ff fd2b 	bl	80025c8 <delay>
  }
 8002b72:	e7e6      	b.n	8002b42 <main+0x46>
 8002b74:	000186a0 	.word	0x000186a0
 8002b78:	080031c8 	.word	0x080031c8
 8002b7c:	2000007e 	.word	0x2000007e
 8002b80:	20000080 	.word	0x20000080
 8002b84:	20000078 	.word	0x20000078
 8002b88:	20000048 	.word	0x20000048

08002b8c <__aeabi_uldivmod>:
 8002b8c:	b94b      	cbnz	r3, 8002ba2 <__aeabi_uldivmod+0x16>
 8002b8e:	b942      	cbnz	r2, 8002ba2 <__aeabi_uldivmod+0x16>
 8002b90:	2900      	cmp	r1, #0
 8002b92:	bf08      	it	eq
 8002b94:	2800      	cmpeq	r0, #0
 8002b96:	d002      	beq.n	8002b9e <__aeabi_uldivmod+0x12>
 8002b98:	f04f 31ff 	mov.w	r1, #4294967295
 8002b9c:	4608      	mov	r0, r1
 8002b9e:	f000 b83b 	b.w	8002c18 <__aeabi_idiv0>
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	46ec      	mov	ip, sp
 8002ba6:	e92d 5000 	stmdb	sp!, {ip, lr}
 8002baa:	f000 f81d 	bl	8002be8 <__gnu_uldivmod_helper>
 8002bae:	f8dd e004 	ldr.w	lr, [sp, #4]
 8002bb2:	b002      	add	sp, #8
 8002bb4:	bc0c      	pop	{r2, r3}
 8002bb6:	4770      	bx	lr

08002bb8 <__gnu_ldivmod_helper>:
 8002bb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002bbc:	9c06      	ldr	r4, [sp, #24]
 8002bbe:	4615      	mov	r5, r2
 8002bc0:	4606      	mov	r6, r0
 8002bc2:	460f      	mov	r7, r1
 8002bc4:	4698      	mov	r8, r3
 8002bc6:	f000 f829 	bl	8002c1c <__divdi3>
 8002bca:	fb05 f301 	mul.w	r3, r5, r1
 8002bce:	fb00 3808 	mla	r8, r0, r8, r3
 8002bd2:	fba5 2300 	umull	r2, r3, r5, r0
 8002bd6:	1ab2      	subs	r2, r6, r2
 8002bd8:	4443      	add	r3, r8
 8002bda:	eb67 0303 	sbc.w	r3, r7, r3
 8002bde:	e9c4 2300 	strd	r2, r3, [r4]
 8002be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002be6:	bf00      	nop

08002be8 <__gnu_uldivmod_helper>:
 8002be8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002bec:	9c06      	ldr	r4, [sp, #24]
 8002bee:	4690      	mov	r8, r2
 8002bf0:	4606      	mov	r6, r0
 8002bf2:	460f      	mov	r7, r1
 8002bf4:	461d      	mov	r5, r3
 8002bf6:	f000 f95f 	bl	8002eb8 <__udivdi3>
 8002bfa:	fb00 f505 	mul.w	r5, r0, r5
 8002bfe:	fba0 2308 	umull	r2, r3, r0, r8
 8002c02:	fb08 5501 	mla	r5, r8, r1, r5
 8002c06:	1ab2      	subs	r2, r6, r2
 8002c08:	442b      	add	r3, r5
 8002c0a:	eb67 0303 	sbc.w	r3, r7, r3
 8002c0e:	e9c4 2300 	strd	r2, r3, [r4]
 8002c12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c16:	bf00      	nop

08002c18 <__aeabi_idiv0>:
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop

08002c1c <__divdi3>:
 8002c1c:	2900      	cmp	r1, #0
 8002c1e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002c22:	f2c0 80a6 	blt.w	8002d72 <__divdi3+0x156>
 8002c26:	2600      	movs	r6, #0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	f2c0 809c 	blt.w	8002d66 <__divdi3+0x14a>
 8002c2e:	4688      	mov	r8, r1
 8002c30:	4694      	mov	ip, r2
 8002c32:	469e      	mov	lr, r3
 8002c34:	4615      	mov	r5, r2
 8002c36:	4604      	mov	r4, r0
 8002c38:	460f      	mov	r7, r1
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d13d      	bne.n	8002cba <__divdi3+0x9e>
 8002c3e:	428a      	cmp	r2, r1
 8002c40:	d959      	bls.n	8002cf6 <__divdi3+0xda>
 8002c42:	fab2 f382 	clz	r3, r2
 8002c46:	b13b      	cbz	r3, 8002c58 <__divdi3+0x3c>
 8002c48:	f1c3 0220 	rsb	r2, r3, #32
 8002c4c:	409f      	lsls	r7, r3
 8002c4e:	fa20 f202 	lsr.w	r2, r0, r2
 8002c52:	409d      	lsls	r5, r3
 8002c54:	4317      	orrs	r7, r2
 8002c56:	409c      	lsls	r4, r3
 8002c58:	0c29      	lsrs	r1, r5, #16
 8002c5a:	0c22      	lsrs	r2, r4, #16
 8002c5c:	fbb7 fef1 	udiv	lr, r7, r1
 8002c60:	b2a8      	uxth	r0, r5
 8002c62:	fb01 771e 	mls	r7, r1, lr, r7
 8002c66:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 8002c6a:	fb00 f30e 	mul.w	r3, r0, lr
 8002c6e:	42bb      	cmp	r3, r7
 8002c70:	d90a      	bls.n	8002c88 <__divdi3+0x6c>
 8002c72:	197f      	adds	r7, r7, r5
 8002c74:	f10e 32ff 	add.w	r2, lr, #4294967295
 8002c78:	f080 8105 	bcs.w	8002e86 <__divdi3+0x26a>
 8002c7c:	42bb      	cmp	r3, r7
 8002c7e:	f240 8102 	bls.w	8002e86 <__divdi3+0x26a>
 8002c82:	f1ae 0e02 	sub.w	lr, lr, #2
 8002c86:	442f      	add	r7, r5
 8002c88:	1aff      	subs	r7, r7, r3
 8002c8a:	b2a4      	uxth	r4, r4
 8002c8c:	fbb7 f3f1 	udiv	r3, r7, r1
 8002c90:	fb01 7713 	mls	r7, r1, r3, r7
 8002c94:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8002c98:	fb00 f003 	mul.w	r0, r0, r3
 8002c9c:	42b8      	cmp	r0, r7
 8002c9e:	d908      	bls.n	8002cb2 <__divdi3+0x96>
 8002ca0:	197f      	adds	r7, r7, r5
 8002ca2:	f103 32ff 	add.w	r2, r3, #4294967295
 8002ca6:	f080 80f0 	bcs.w	8002e8a <__divdi3+0x26e>
 8002caa:	42b8      	cmp	r0, r7
 8002cac:	f240 80ed 	bls.w	8002e8a <__divdi3+0x26e>
 8002cb0:	3b02      	subs	r3, #2
 8002cb2:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	e003      	b.n	8002cc2 <__divdi3+0xa6>
 8002cba:	428b      	cmp	r3, r1
 8002cbc:	d90f      	bls.n	8002cde <__divdi3+0xc2>
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	4613      	mov	r3, r2
 8002cc2:	1c34      	adds	r4, r6, #0
 8002cc4:	bf18      	it	ne
 8002cc6:	2401      	movne	r4, #1
 8002cc8:	4260      	negs	r0, r4
 8002cca:	f04f 0500 	mov.w	r5, #0
 8002cce:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
 8002cd2:	4058      	eors	r0, r3
 8002cd4:	4051      	eors	r1, r2
 8002cd6:	1900      	adds	r0, r0, r4
 8002cd8:	4169      	adcs	r1, r5
 8002cda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002cde:	fab3 f283 	clz	r2, r3
 8002ce2:	2a00      	cmp	r2, #0
 8002ce4:	f040 8086 	bne.w	8002df4 <__divdi3+0x1d8>
 8002ce8:	428b      	cmp	r3, r1
 8002cea:	d302      	bcc.n	8002cf2 <__divdi3+0xd6>
 8002cec:	4584      	cmp	ip, r0
 8002cee:	f200 80db 	bhi.w	8002ea8 <__divdi3+0x28c>
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e7e5      	b.n	8002cc2 <__divdi3+0xa6>
 8002cf6:	b912      	cbnz	r2, 8002cfe <__divdi3+0xe2>
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	fbb3 f5f2 	udiv	r5, r3, r2
 8002cfe:	fab5 f085 	clz	r0, r5
 8002d02:	2800      	cmp	r0, #0
 8002d04:	d13b      	bne.n	8002d7e <__divdi3+0x162>
 8002d06:	1b78      	subs	r0, r7, r5
 8002d08:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8002d0c:	fa1f fc85 	uxth.w	ip, r5
 8002d10:	2201      	movs	r2, #1
 8002d12:	fbb0 f8fe 	udiv	r8, r0, lr
 8002d16:	0c21      	lsrs	r1, r4, #16
 8002d18:	fb0e 0718 	mls	r7, lr, r8, r0
 8002d1c:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 8002d20:	fb0c f308 	mul.w	r3, ip, r8
 8002d24:	42bb      	cmp	r3, r7
 8002d26:	d907      	bls.n	8002d38 <__divdi3+0x11c>
 8002d28:	197f      	adds	r7, r7, r5
 8002d2a:	f108 31ff 	add.w	r1, r8, #4294967295
 8002d2e:	d202      	bcs.n	8002d36 <__divdi3+0x11a>
 8002d30:	42bb      	cmp	r3, r7
 8002d32:	f200 80bd 	bhi.w	8002eb0 <__divdi3+0x294>
 8002d36:	4688      	mov	r8, r1
 8002d38:	1aff      	subs	r7, r7, r3
 8002d3a:	b2a4      	uxth	r4, r4
 8002d3c:	fbb7 f3fe 	udiv	r3, r7, lr
 8002d40:	fb0e 7713 	mls	r7, lr, r3, r7
 8002d44:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8002d48:	fb0c fc03 	mul.w	ip, ip, r3
 8002d4c:	45bc      	cmp	ip, r7
 8002d4e:	d907      	bls.n	8002d60 <__divdi3+0x144>
 8002d50:	197f      	adds	r7, r7, r5
 8002d52:	f103 31ff 	add.w	r1, r3, #4294967295
 8002d56:	d202      	bcs.n	8002d5e <__divdi3+0x142>
 8002d58:	45bc      	cmp	ip, r7
 8002d5a:	f200 80a7 	bhi.w	8002eac <__divdi3+0x290>
 8002d5e:	460b      	mov	r3, r1
 8002d60:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8002d64:	e7ad      	b.n	8002cc2 <__divdi3+0xa6>
 8002d66:	4252      	negs	r2, r2
 8002d68:	ea6f 0606 	mvn.w	r6, r6
 8002d6c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8002d70:	e75d      	b.n	8002c2e <__divdi3+0x12>
 8002d72:	4240      	negs	r0, r0
 8002d74:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8002d78:	f04f 36ff 	mov.w	r6, #4294967295
 8002d7c:	e754      	b.n	8002c28 <__divdi3+0xc>
 8002d7e:	f1c0 0220 	rsb	r2, r0, #32
 8002d82:	fa24 f102 	lsr.w	r1, r4, r2
 8002d86:	fa07 f300 	lsl.w	r3, r7, r0
 8002d8a:	4085      	lsls	r5, r0
 8002d8c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8002d90:	40d7      	lsrs	r7, r2
 8002d92:	4319      	orrs	r1, r3
 8002d94:	fbb7 f2fe 	udiv	r2, r7, lr
 8002d98:	0c0b      	lsrs	r3, r1, #16
 8002d9a:	fb0e 7712 	mls	r7, lr, r2, r7
 8002d9e:	fa1f fc85 	uxth.w	ip, r5
 8002da2:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8002da6:	fb0c f702 	mul.w	r7, ip, r2
 8002daa:	429f      	cmp	r7, r3
 8002dac:	fa04 f400 	lsl.w	r4, r4, r0
 8002db0:	d907      	bls.n	8002dc2 <__divdi3+0x1a6>
 8002db2:	195b      	adds	r3, r3, r5
 8002db4:	f102 30ff 	add.w	r0, r2, #4294967295
 8002db8:	d274      	bcs.n	8002ea4 <__divdi3+0x288>
 8002dba:	429f      	cmp	r7, r3
 8002dbc:	d972      	bls.n	8002ea4 <__divdi3+0x288>
 8002dbe:	3a02      	subs	r2, #2
 8002dc0:	442b      	add	r3, r5
 8002dc2:	1bdf      	subs	r7, r3, r7
 8002dc4:	b289      	uxth	r1, r1
 8002dc6:	fbb7 f8fe 	udiv	r8, r7, lr
 8002dca:	fb0e 7318 	mls	r3, lr, r8, r7
 8002dce:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8002dd2:	fb0c f708 	mul.w	r7, ip, r8
 8002dd6:	429f      	cmp	r7, r3
 8002dd8:	d908      	bls.n	8002dec <__divdi3+0x1d0>
 8002dda:	195b      	adds	r3, r3, r5
 8002ddc:	f108 31ff 	add.w	r1, r8, #4294967295
 8002de0:	d25c      	bcs.n	8002e9c <__divdi3+0x280>
 8002de2:	429f      	cmp	r7, r3
 8002de4:	d95a      	bls.n	8002e9c <__divdi3+0x280>
 8002de6:	f1a8 0802 	sub.w	r8, r8, #2
 8002dea:	442b      	add	r3, r5
 8002dec:	1bd8      	subs	r0, r3, r7
 8002dee:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
 8002df2:	e78e      	b.n	8002d12 <__divdi3+0xf6>
 8002df4:	f1c2 0320 	rsb	r3, r2, #32
 8002df8:	fa2c f103 	lsr.w	r1, ip, r3
 8002dfc:	fa0e fe02 	lsl.w	lr, lr, r2
 8002e00:	fa20 f703 	lsr.w	r7, r0, r3
 8002e04:	ea41 0e0e 	orr.w	lr, r1, lr
 8002e08:	fa08 f002 	lsl.w	r0, r8, r2
 8002e0c:	fa28 f103 	lsr.w	r1, r8, r3
 8002e10:	ea4f 451e 	mov.w	r5, lr, lsr #16
 8002e14:	4338      	orrs	r0, r7
 8002e16:	fbb1 f8f5 	udiv	r8, r1, r5
 8002e1a:	0c03      	lsrs	r3, r0, #16
 8002e1c:	fb05 1118 	mls	r1, r5, r8, r1
 8002e20:	fa1f f78e 	uxth.w	r7, lr
 8002e24:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8002e28:	fb07 f308 	mul.w	r3, r7, r8
 8002e2c:	428b      	cmp	r3, r1
 8002e2e:	fa0c fc02 	lsl.w	ip, ip, r2
 8002e32:	d909      	bls.n	8002e48 <__divdi3+0x22c>
 8002e34:	eb11 010e 	adds.w	r1, r1, lr
 8002e38:	f108 39ff 	add.w	r9, r8, #4294967295
 8002e3c:	d230      	bcs.n	8002ea0 <__divdi3+0x284>
 8002e3e:	428b      	cmp	r3, r1
 8002e40:	d92e      	bls.n	8002ea0 <__divdi3+0x284>
 8002e42:	f1a8 0802 	sub.w	r8, r8, #2
 8002e46:	4471      	add	r1, lr
 8002e48:	1ac9      	subs	r1, r1, r3
 8002e4a:	b280      	uxth	r0, r0
 8002e4c:	fbb1 f3f5 	udiv	r3, r1, r5
 8002e50:	fb05 1113 	mls	r1, r5, r3, r1
 8002e54:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8002e58:	fb07 f703 	mul.w	r7, r7, r3
 8002e5c:	428f      	cmp	r7, r1
 8002e5e:	d908      	bls.n	8002e72 <__divdi3+0x256>
 8002e60:	eb11 010e 	adds.w	r1, r1, lr
 8002e64:	f103 30ff 	add.w	r0, r3, #4294967295
 8002e68:	d216      	bcs.n	8002e98 <__divdi3+0x27c>
 8002e6a:	428f      	cmp	r7, r1
 8002e6c:	d914      	bls.n	8002e98 <__divdi3+0x27c>
 8002e6e:	3b02      	subs	r3, #2
 8002e70:	4471      	add	r1, lr
 8002e72:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8002e76:	1bc9      	subs	r1, r1, r7
 8002e78:	fba3 890c 	umull	r8, r9, r3, ip
 8002e7c:	4549      	cmp	r1, r9
 8002e7e:	d309      	bcc.n	8002e94 <__divdi3+0x278>
 8002e80:	d005      	beq.n	8002e8e <__divdi3+0x272>
 8002e82:	2200      	movs	r2, #0
 8002e84:	e71d      	b.n	8002cc2 <__divdi3+0xa6>
 8002e86:	4696      	mov	lr, r2
 8002e88:	e6fe      	b.n	8002c88 <__divdi3+0x6c>
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	e711      	b.n	8002cb2 <__divdi3+0x96>
 8002e8e:	4094      	lsls	r4, r2
 8002e90:	4544      	cmp	r4, r8
 8002e92:	d2f6      	bcs.n	8002e82 <__divdi3+0x266>
 8002e94:	3b01      	subs	r3, #1
 8002e96:	e7f4      	b.n	8002e82 <__divdi3+0x266>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	e7ea      	b.n	8002e72 <__divdi3+0x256>
 8002e9c:	4688      	mov	r8, r1
 8002e9e:	e7a5      	b.n	8002dec <__divdi3+0x1d0>
 8002ea0:	46c8      	mov	r8, r9
 8002ea2:	e7d1      	b.n	8002e48 <__divdi3+0x22c>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	e78c      	b.n	8002dc2 <__divdi3+0x1a6>
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	e70a      	b.n	8002cc2 <__divdi3+0xa6>
 8002eac:	3b02      	subs	r3, #2
 8002eae:	e757      	b.n	8002d60 <__divdi3+0x144>
 8002eb0:	f1a8 0802 	sub.w	r8, r8, #2
 8002eb4:	442f      	add	r7, r5
 8002eb6:	e73f      	b.n	8002d38 <__divdi3+0x11c>

08002eb8 <__udivdi3>:
 8002eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d144      	bne.n	8002f4a <__udivdi3+0x92>
 8002ec0:	428a      	cmp	r2, r1
 8002ec2:	4615      	mov	r5, r2
 8002ec4:	4604      	mov	r4, r0
 8002ec6:	d94f      	bls.n	8002f68 <__udivdi3+0xb0>
 8002ec8:	fab2 f782 	clz	r7, r2
 8002ecc:	460e      	mov	r6, r1
 8002ece:	b14f      	cbz	r7, 8002ee4 <__udivdi3+0x2c>
 8002ed0:	f1c7 0320 	rsb	r3, r7, #32
 8002ed4:	40b9      	lsls	r1, r7
 8002ed6:	fa20 f603 	lsr.w	r6, r0, r3
 8002eda:	fa02 f507 	lsl.w	r5, r2, r7
 8002ede:	430e      	orrs	r6, r1
 8002ee0:	fa00 f407 	lsl.w	r4, r0, r7
 8002ee4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8002ee8:	0c23      	lsrs	r3, r4, #16
 8002eea:	fbb6 f0fe 	udiv	r0, r6, lr
 8002eee:	b2af      	uxth	r7, r5
 8002ef0:	fb0e 6110 	mls	r1, lr, r0, r6
 8002ef4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002ef8:	fb07 f100 	mul.w	r1, r7, r0
 8002efc:	4299      	cmp	r1, r3
 8002efe:	d909      	bls.n	8002f14 <__udivdi3+0x5c>
 8002f00:	195b      	adds	r3, r3, r5
 8002f02:	f100 32ff 	add.w	r2, r0, #4294967295
 8002f06:	f080 80ec 	bcs.w	80030e2 <__udivdi3+0x22a>
 8002f0a:	4299      	cmp	r1, r3
 8002f0c:	f240 80e9 	bls.w	80030e2 <__udivdi3+0x22a>
 8002f10:	3802      	subs	r0, #2
 8002f12:	442b      	add	r3, r5
 8002f14:	1a5a      	subs	r2, r3, r1
 8002f16:	b2a4      	uxth	r4, r4
 8002f18:	fbb2 f3fe 	udiv	r3, r2, lr
 8002f1c:	fb0e 2213 	mls	r2, lr, r3, r2
 8002f20:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 8002f24:	fb07 f703 	mul.w	r7, r7, r3
 8002f28:	4297      	cmp	r7, r2
 8002f2a:	d908      	bls.n	8002f3e <__udivdi3+0x86>
 8002f2c:	1952      	adds	r2, r2, r5
 8002f2e:	f103 31ff 	add.w	r1, r3, #4294967295
 8002f32:	f080 80d8 	bcs.w	80030e6 <__udivdi3+0x22e>
 8002f36:	4297      	cmp	r7, r2
 8002f38:	f240 80d5 	bls.w	80030e6 <__udivdi3+0x22e>
 8002f3c:	3b02      	subs	r3, #2
 8002f3e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8002f42:	2600      	movs	r6, #0
 8002f44:	4631      	mov	r1, r6
 8002f46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f4a:	428b      	cmp	r3, r1
 8002f4c:	d847      	bhi.n	8002fde <__udivdi3+0x126>
 8002f4e:	fab3 f683 	clz	r6, r3
 8002f52:	2e00      	cmp	r6, #0
 8002f54:	d148      	bne.n	8002fe8 <__udivdi3+0x130>
 8002f56:	428b      	cmp	r3, r1
 8002f58:	d302      	bcc.n	8002f60 <__udivdi3+0xa8>
 8002f5a:	4282      	cmp	r2, r0
 8002f5c:	f200 80cd 	bhi.w	80030fa <__udivdi3+0x242>
 8002f60:	2001      	movs	r0, #1
 8002f62:	4631      	mov	r1, r6
 8002f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f68:	b912      	cbnz	r2, 8002f70 <__udivdi3+0xb8>
 8002f6a:	2501      	movs	r5, #1
 8002f6c:	fbb5 f5f2 	udiv	r5, r5, r2
 8002f70:	fab5 f885 	clz	r8, r5
 8002f74:	f1b8 0f00 	cmp.w	r8, #0
 8002f78:	d177      	bne.n	800306a <__udivdi3+0x1b2>
 8002f7a:	1b4a      	subs	r2, r1, r5
 8002f7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8002f80:	b2af      	uxth	r7, r5
 8002f82:	2601      	movs	r6, #1
 8002f84:	fbb2 f0fe 	udiv	r0, r2, lr
 8002f88:	0c23      	lsrs	r3, r4, #16
 8002f8a:	fb0e 2110 	mls	r1, lr, r0, r2
 8002f8e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8002f92:	fb07 f300 	mul.w	r3, r7, r0
 8002f96:	428b      	cmp	r3, r1
 8002f98:	d907      	bls.n	8002faa <__udivdi3+0xf2>
 8002f9a:	1949      	adds	r1, r1, r5
 8002f9c:	f100 32ff 	add.w	r2, r0, #4294967295
 8002fa0:	d202      	bcs.n	8002fa8 <__udivdi3+0xf0>
 8002fa2:	428b      	cmp	r3, r1
 8002fa4:	f200 80ba 	bhi.w	800311c <__udivdi3+0x264>
 8002fa8:	4610      	mov	r0, r2
 8002faa:	1ac9      	subs	r1, r1, r3
 8002fac:	b2a4      	uxth	r4, r4
 8002fae:	fbb1 f3fe 	udiv	r3, r1, lr
 8002fb2:	fb0e 1113 	mls	r1, lr, r3, r1
 8002fb6:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8002fba:	fb07 f703 	mul.w	r7, r7, r3
 8002fbe:	42a7      	cmp	r7, r4
 8002fc0:	d908      	bls.n	8002fd4 <__udivdi3+0x11c>
 8002fc2:	1964      	adds	r4, r4, r5
 8002fc4:	f103 32ff 	add.w	r2, r3, #4294967295
 8002fc8:	f080 808f 	bcs.w	80030ea <__udivdi3+0x232>
 8002fcc:	42a7      	cmp	r7, r4
 8002fce:	f240 808c 	bls.w	80030ea <__udivdi3+0x232>
 8002fd2:	3b02      	subs	r3, #2
 8002fd4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8002fd8:	4631      	mov	r1, r6
 8002fda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fde:	2600      	movs	r6, #0
 8002fe0:	4630      	mov	r0, r6
 8002fe2:	4631      	mov	r1, r6
 8002fe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fe8:	f1c6 0420 	rsb	r4, r6, #32
 8002fec:	fa22 f504 	lsr.w	r5, r2, r4
 8002ff0:	40b3      	lsls	r3, r6
 8002ff2:	432b      	orrs	r3, r5
 8002ff4:	fa20 fc04 	lsr.w	ip, r0, r4
 8002ff8:	fa01 f706 	lsl.w	r7, r1, r6
 8002ffc:	fa21 f504 	lsr.w	r5, r1, r4
 8003000:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003004:	ea4c 0707 	orr.w	r7, ip, r7
 8003008:	fbb5 f8fe 	udiv	r8, r5, lr
 800300c:	0c39      	lsrs	r1, r7, #16
 800300e:	fb0e 5518 	mls	r5, lr, r8, r5
 8003012:	fa1f fc83 	uxth.w	ip, r3
 8003016:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 800301a:	fb0c f108 	mul.w	r1, ip, r8
 800301e:	42a9      	cmp	r1, r5
 8003020:	fa02 f206 	lsl.w	r2, r2, r6
 8003024:	d904      	bls.n	8003030 <__udivdi3+0x178>
 8003026:	18ed      	adds	r5, r5, r3
 8003028:	f108 34ff 	add.w	r4, r8, #4294967295
 800302c:	d367      	bcc.n	80030fe <__udivdi3+0x246>
 800302e:	46a0      	mov	r8, r4
 8003030:	1a6d      	subs	r5, r5, r1
 8003032:	b2bf      	uxth	r7, r7
 8003034:	fbb5 f4fe 	udiv	r4, r5, lr
 8003038:	fb0e 5514 	mls	r5, lr, r4, r5
 800303c:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
 8003040:	fb0c fc04 	mul.w	ip, ip, r4
 8003044:	458c      	cmp	ip, r1
 8003046:	d904      	bls.n	8003052 <__udivdi3+0x19a>
 8003048:	18c9      	adds	r1, r1, r3
 800304a:	f104 35ff 	add.w	r5, r4, #4294967295
 800304e:	d35c      	bcc.n	800310a <__udivdi3+0x252>
 8003050:	462c      	mov	r4, r5
 8003052:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8003056:	ebcc 0101 	rsb	r1, ip, r1
 800305a:	fba4 2302 	umull	r2, r3, r4, r2
 800305e:	4299      	cmp	r1, r3
 8003060:	d348      	bcc.n	80030f4 <__udivdi3+0x23c>
 8003062:	d044      	beq.n	80030ee <__udivdi3+0x236>
 8003064:	4620      	mov	r0, r4
 8003066:	2600      	movs	r6, #0
 8003068:	e76c      	b.n	8002f44 <__udivdi3+0x8c>
 800306a:	f1c8 0420 	rsb	r4, r8, #32
 800306e:	fa01 f308 	lsl.w	r3, r1, r8
 8003072:	fa05 f508 	lsl.w	r5, r5, r8
 8003076:	fa20 f704 	lsr.w	r7, r0, r4
 800307a:	40e1      	lsrs	r1, r4
 800307c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8003080:	431f      	orrs	r7, r3
 8003082:	fbb1 f6fe 	udiv	r6, r1, lr
 8003086:	0c3a      	lsrs	r2, r7, #16
 8003088:	fb0e 1116 	mls	r1, lr, r6, r1
 800308c:	fa1f fc85 	uxth.w	ip, r5
 8003090:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
 8003094:	fb0c f206 	mul.w	r2, ip, r6
 8003098:	429a      	cmp	r2, r3
 800309a:	fa00 f408 	lsl.w	r4, r0, r8
 800309e:	d907      	bls.n	80030b0 <__udivdi3+0x1f8>
 80030a0:	195b      	adds	r3, r3, r5
 80030a2:	f106 31ff 	add.w	r1, r6, #4294967295
 80030a6:	d237      	bcs.n	8003118 <__udivdi3+0x260>
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d935      	bls.n	8003118 <__udivdi3+0x260>
 80030ac:	3e02      	subs	r6, #2
 80030ae:	442b      	add	r3, r5
 80030b0:	1a9b      	subs	r3, r3, r2
 80030b2:	b2bf      	uxth	r7, r7
 80030b4:	fbb3 f0fe 	udiv	r0, r3, lr
 80030b8:	fb0e 3310 	mls	r3, lr, r0, r3
 80030bc:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 80030c0:	fb0c f100 	mul.w	r1, ip, r0
 80030c4:	4299      	cmp	r1, r3
 80030c6:	d907      	bls.n	80030d8 <__udivdi3+0x220>
 80030c8:	195b      	adds	r3, r3, r5
 80030ca:	f100 32ff 	add.w	r2, r0, #4294967295
 80030ce:	d221      	bcs.n	8003114 <__udivdi3+0x25c>
 80030d0:	4299      	cmp	r1, r3
 80030d2:	d91f      	bls.n	8003114 <__udivdi3+0x25c>
 80030d4:	3802      	subs	r0, #2
 80030d6:	442b      	add	r3, r5
 80030d8:	1a5a      	subs	r2, r3, r1
 80030da:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80030de:	4667      	mov	r7, ip
 80030e0:	e750      	b.n	8002f84 <__udivdi3+0xcc>
 80030e2:	4610      	mov	r0, r2
 80030e4:	e716      	b.n	8002f14 <__udivdi3+0x5c>
 80030e6:	460b      	mov	r3, r1
 80030e8:	e729      	b.n	8002f3e <__udivdi3+0x86>
 80030ea:	4613      	mov	r3, r2
 80030ec:	e772      	b.n	8002fd4 <__udivdi3+0x11c>
 80030ee:	40b0      	lsls	r0, r6
 80030f0:	4290      	cmp	r0, r2
 80030f2:	d2b7      	bcs.n	8003064 <__udivdi3+0x1ac>
 80030f4:	1e60      	subs	r0, r4, #1
 80030f6:	2600      	movs	r6, #0
 80030f8:	e724      	b.n	8002f44 <__udivdi3+0x8c>
 80030fa:	4630      	mov	r0, r6
 80030fc:	e722      	b.n	8002f44 <__udivdi3+0x8c>
 80030fe:	42a9      	cmp	r1, r5
 8003100:	d995      	bls.n	800302e <__udivdi3+0x176>
 8003102:	f1a8 0802 	sub.w	r8, r8, #2
 8003106:	441d      	add	r5, r3
 8003108:	e792      	b.n	8003030 <__udivdi3+0x178>
 800310a:	458c      	cmp	ip, r1
 800310c:	d9a0      	bls.n	8003050 <__udivdi3+0x198>
 800310e:	3c02      	subs	r4, #2
 8003110:	4419      	add	r1, r3
 8003112:	e79e      	b.n	8003052 <__udivdi3+0x19a>
 8003114:	4610      	mov	r0, r2
 8003116:	e7df      	b.n	80030d8 <__udivdi3+0x220>
 8003118:	460e      	mov	r6, r1
 800311a:	e7c9      	b.n	80030b0 <__udivdi3+0x1f8>
 800311c:	3802      	subs	r0, #2
 800311e:	4429      	add	r1, r5
 8003120:	e743      	b.n	8002faa <__udivdi3+0xf2>
 8003122:	bf00      	nop

08003124 <__libc_init_array>:
 8003124:	b570      	push	{r4, r5, r6, lr}
 8003126:	4b0e      	ldr	r3, [pc, #56]	; (8003160 <__libc_init_array+0x3c>)
 8003128:	4c0e      	ldr	r4, [pc, #56]	; (8003164 <__libc_init_array+0x40>)
 800312a:	1ae4      	subs	r4, r4, r3
 800312c:	10a4      	asrs	r4, r4, #2
 800312e:	2500      	movs	r5, #0
 8003130:	461e      	mov	r6, r3
 8003132:	42a5      	cmp	r5, r4
 8003134:	d004      	beq.n	8003140 <__libc_init_array+0x1c>
 8003136:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800313a:	4798      	blx	r3
 800313c:	3501      	adds	r5, #1
 800313e:	e7f8      	b.n	8003132 <__libc_init_array+0xe>
 8003140:	f7fe f980 	bl	8001444 <_init>
 8003144:	4c08      	ldr	r4, [pc, #32]	; (8003168 <__libc_init_array+0x44>)
 8003146:	4b09      	ldr	r3, [pc, #36]	; (800316c <__libc_init_array+0x48>)
 8003148:	1ae4      	subs	r4, r4, r3
 800314a:	10a4      	asrs	r4, r4, #2
 800314c:	2500      	movs	r5, #0
 800314e:	461e      	mov	r6, r3
 8003150:	42a5      	cmp	r5, r4
 8003152:	d004      	beq.n	800315e <__libc_init_array+0x3a>
 8003154:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003158:	4798      	blx	r3
 800315a:	3501      	adds	r5, #1
 800315c:	e7f8      	b.n	8003150 <__libc_init_array+0x2c>
 800315e:	bd70      	pop	{r4, r5, r6, pc}
 8003160:	20000050 	.word	0x20000050
 8003164:	20000050 	.word	0x20000050
 8003168:	20000050 	.word	0x20000050
 800316c:	20000050 	.word	0x20000050

08003170 <RS_channel_config>:
 8003170:	000f4240 10010808 00000000              @B..........

0800317c <RS_tx_pin_config>:
 800317c:	000000d0 00000001 00000004              ............

08003188 <RS_tx_pin>:
 8003188:	48028200 0000000e 0800317c              ...H....|1..

08003194 <RS_config>:
 8003194:	08003170 08001bfd 08002981 08002901     p1.......)...)..
	...
 80031b8:	08003188 04000001 00000104              .1..........

080031c4 <TIM_IRQ>:
 80031c4:	01000339                                9...

080031c8 <LED1>:
 80031c8:	48028500 00000080 00010000 00000000     ...H............
 80031d8:	00000007 01040250 00010000 00000000     ....P...........
 80031e8:	00010000 01010101                       ........
