$date
  Fri Sep  1 13:29:42 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench $end
$var reg 1 ! a_tb $end
$var reg 1 " b_tb $end
$var reg 1 # q_tb $end
$scope module uut $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & q $end
$var reg 2 ' c[1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
1#
0$
0%
1&
b00 '
#10000000
1"
1%
b01 '
#20000000
1!
0"
1$
0%
b10 '
#30000000
1"
0#
1%
0&
b11 '
#40000000
