{"Source Block": ["oh/elink/dv/elink_e16_model.v@3885:3895@HdlStmAssign", "   assign wr_write = (frame_in | frame_del) & ~wr_fifo_full;\n\n   //###################################\n   //# Full transaction write completed\n   //###################################\n   assign tran_written = ~frame_in & frame_del & ~wr_fifo_full;\n\n   //#################################\n   //# FIFO data\n   //#################################\n \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[3890, "   assign tran_written = ~frame_in & frame_del & ~wr_fifo_full;\n"]], "Add": [[3890, "   e16_clock_divider clock_divider (.clk_out\t(txo_lclk),\n"], [3890, "\t\t\t\t.clk_out90      (txo_lclk90),\n"], [3890, "\t\t\t\t.clk_in\t\t(c1_clk_in),\n"], [3890, "\t\t\t\t.reset\t\t(reset),\n"], [3890, "\t\t\t\t.div_cfg\t(4'b0)\n"], [3890, "\t\t\t\t);\n"]]}}