

================================================================
== Vitis HLS Report for 'mm2_stage_0_1'
================================================================
* Date:           Wed Jan 14 16:41:27 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   275271|   275271|  2.753 ms|  2.753 ms|  275271|  275271|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                  |                                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58  |mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2  |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
        |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64                  |mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3                  |       66|       66|   0.660 us|   0.660 us|    66|    66|       no|
        |grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71            |mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2            |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
        |grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78            |mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1            |     4103|     4103|  41.030 us|  41.030 us|  4103|  4103|       no|
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_0_k1  |   267072|   267072|      4173|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      617|      954|    -|
|Memory               |        9|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      184|    -|
|Register             |        -|     -|       31|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        9|     5|      648|     1165|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |                             Instance                             |                         Module                         | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58  |mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2  |        0|   0|   29|  167|    0|
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64                  |mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3                  |        0|   0|   17|   74|    0|
    |grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78            |mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1            |        0|   5|  529|  535|    0|
    |grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71            |mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2            |        0|   0|   42|  178|    0|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                             |                                                        |        0|   5|  617|  954|    0|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |out_buffer_U  |mm2_stage_0_1_out_buffer  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |v20_U         |mm2_stage_0_1_v20         |        1|  0|   0|    0|    64|   32|     1|         2048|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                          |        9|  0|   0|    0|  4160|   64|     2|       133120|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_101_p2  |         +|   0|  0|  14|           7|           1|
    |icmp_ln58_fu_95_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  27|          15|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  43|          8|    1|          8|
    |ap_done              |   9|          2|    1|          2|
    |k1_fu_46             |   9|          2|    7|         14|
    |out_buffer_address0  |  20|          4|   12|         48|
    |out_buffer_ce0       |  20|          4|    1|          4|
    |out_buffer_ce1       |   9|          2|    1|          2|
    |out_buffer_d0        |  14|          3|   32|         96|
    |out_buffer_we0       |  14|          3|    1|          3|
    |v20_address0         |  14|          3|    6|         18|
    |v20_ce0              |  14|          3|    1|          3|
    |v20_we0              |   9|          2|    1|          2|
    |v591_read            |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 184|         38|   65|        202|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                     | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                      |  7|   0|    7|          0|
    |ap_done_reg                                                                    |  1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_58_ap_start_reg  |  1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_VITIS_LOOP_60_3_fu_64_ap_start_reg                  |  1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_l_S_i_0_i1_l_S_j_0_j1_fu_78_ap_start_reg            |  1|   0|    1|          0|
    |grp_mm2_stage_0_1_Pipeline_l_S_i_3_i2_l_S_j_3_j2_fu_71_ap_start_reg            |  1|   0|    1|          0|
    |k1_fu_46                                                                       |  7|   0|    7|          0|
    |tmp_4_cast_reg_139                                                             |  6|   0|   12|          6|
    |trunc_ln68_reg_134                                                             |  6|   0|    6|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                          | 31|   0|   37|          6|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  mm2_stage_0.1|  return value|
|v13_address0  |  out|   12|   ap_memory|            v13|         array|
|v13_ce0       |  out|    1|   ap_memory|            v13|         array|
|v13_q0        |   in|   32|   ap_memory|            v13|         array|
|v14_address0  |  out|   12|   ap_memory|            v14|         array|
|v14_ce0       |  out|    1|   ap_memory|            v14|         array|
|v14_we0       |  out|    1|   ap_memory|            v14|         array|
|v14_d0        |  out|   32|   ap_memory|            v14|         array|
|v591_dout     |   in|   32|     ap_fifo|           v591|       pointer|
|v591_empty_n  |   in|    1|     ap_fifo|           v591|       pointer|
|v591_read     |  out|    1|     ap_fifo|           v591|       pointer|
+--------------+-----+-----+------------+---------------+--------------+

