#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 13 15:49:44 2024
# Process ID: 21660
# Current directory: D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10632 D:\HDL\lab_1\activecore-master\designs\rtl\udm\syn\NEXYS4_DDR\NEXYS4_DDR.xpr
# Log file: D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/vivado.log
# Journal file: D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.xpr
INFO: [Project 1-313] Project file moved from 'C:/YAOP/activecore-master/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 870.309 ; gain = 235.734
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mod_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mod_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk
INFO: [VRFC 10-311] analyzing module sys_clk_sys_clk_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'ARRSIZE' must explicitly be declared as automatic or static [D:/HDL/lab_1/activecore-master/designs/rtl/udm/tb/tb.sv:86]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NEXYS4_DDR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/hw/udm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/hw/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/hw/udm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/hw/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL/lab_1/activecore-master/designs/rtl/reset_sync/reset_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL/lab_1/activecore-master/designs/rtl/ram/ram_dual_memsplit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual_memsplit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL/lab_1/activecore-master/designs/rtl/ram/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL/lab_1/activecore-master/designs/rtl/ram/ram_dual.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dual
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_Comb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 922.617 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mod_tb_behav xil_defaultlib.mod_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mod_tb_behav xil_defaultlib.mod_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv" Line 1. Module LFSR_Comb doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_Comb
Compiling module xil_defaultlib.mod_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mod_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 922.617 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mod_tb_behav -key {Behavioral:sim_1:Functional:mod_tb} -tclbatch {mod_tb.tcl} -view {D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg
WARNING: Simulation object /tb/SW was not found in the design.
WARNING: Simulation object /tb/LED was not found in the design.
WARNING: Simulation object /tb/DUT/clk_gen was not found in the design.
WARNING: Simulation object /tb/DUT/udm_reset was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/req was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/ack was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/addr was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/we was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/wdata was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/be was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/resp was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/rdata was not found in the design.
WARNING: Simulation object /tb/DUT/testmem/ram was not found in the design.
source mod_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
11111111111111111111111111111110
$stop called at time : 10 ns : File "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" Line 34
xsim: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 967.875 ; gain = 35.680
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mod_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 967.875 ; gain = 45.258
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mod_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mod_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_Comb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LFSR_Comb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mod_tb_behav xil_defaultlib.mod_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mod_tb_behav xil_defaultlib.mod_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv" Line 1. Module LFSR_Comb doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_Comb
Compiling module xil_defaultlib.mod_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mod_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mod_tb_behav -key {Behavioral:sim_1:Functional:mod_tb} -tclbatch {mod_tb.tcl} -view {D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg
WARNING: Simulation object /tb/SW was not found in the design.
WARNING: Simulation object /tb/LED was not found in the design.
WARNING: Simulation object /tb/DUT/clk_gen was not found in the design.
WARNING: Simulation object /tb/DUT/udm_reset was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/req was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/ack was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/addr was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/we was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/wdata was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/be was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/resp was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/rdata was not found in the design.
WARNING: Simulation object /tb/DUT/testmem/ram was not found in the design.
source mod_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
11111111111111111111111111111110
$stop called at time : 10 ns : File "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mod_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 967.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mod_tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mod_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_Comb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LFSR_Comb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mod_tb_behav xil_defaultlib.mod_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mod_tb_behav xil_defaultlib.mod_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv" Line 1. Module LFSR_Comb doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_Comb
Compiling module xil_defaultlib.mod_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mod_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mod_tb_behav -key {Behavioral:sim_1:Functional:mod_tb} -tclbatch {mod_tb.tcl} -view {D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg
WARNING: Simulation object /tb/SW was not found in the design.
WARNING: Simulation object /tb/LED was not found in the design.
WARNING: Simulation object /tb/DUT/clk_gen was not found in the design.
WARNING: Simulation object /tb/DUT/udm_reset was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/req was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/ack was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/addr was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/we was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/wdata was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/be was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/resp was not found in the design.
WARNING: Simulation object /tb/DUT/udm_bus/rdata was not found in the design.
WARNING: Simulation object /tb/DUT/testmem/ram was not found in the design.
source mod_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
11111111111111111111111111111110
$stop called at time : 10 ns : File "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mod_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 967.875 ; gain = 0.000
set_property top tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/simulate.log"
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 967.875 ; gain = 0.000
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 10 for port 'adr0_i' [D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv:130]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/HDL/lab_1/activecore-master/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/HDL/lab_1/activecore-master/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/HDL/lab_1/activecore-master/designs/rtl/ram/ram_dual.v:125]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/reset_sync/reset_sync.v" Line 1. Module reset_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/udm/hw/udm.v" Line 10. Module udm(BUS_TIMEOUT=100,RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/udm/hw/uart_rx.v" Line 10. Module uart_rx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/udm/hw/uart_tx.v" Line 10. Module uart_tx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/udm/hw/udm_controller.v" Line 10. Module udm_controller(BUS_TIMEOUT=100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv" Line 1. Module LFSR_Comb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(init_type="none",init_data="nodata.hex",adr_width=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MemSplit32
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.sys_clk_sys_clk_clk_wiz
Compiling module xil_defaultlib.sys_clk
Compiling module xil_defaultlib.reset_sync
Compiling module xil_defaultlib.uart_rx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.uart_tx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.udm_controller(BUS_TIMEOUT=100)
Compiling module xil_defaultlib.udm(BUS_TIMEOUT=100,RTX_EXTERNAL...
Compiling module xil_defaultlib.LFSR_Comb
Compiling module xil_defaultlib.ram_dual(init_type="none",init_d...
Compiling module xil_defaultlib.NEXYS4_DDR(SIM="YES")
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 13 18:45:00 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 967.875 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 967.875 ; gain = 0.000
Vivado Simulator 2019.1
Time resolution is 1 ps
11111111111111111111111111111110
$stop called at time : 10 ns : File "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" Line 34
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:45 . Memory (MB): peak = 967.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 10 for port 'adr0_i' [D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv:130]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/HDL/lab_1/activecore-master/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/HDL/lab_1/activecore-master/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/HDL/lab_1/activecore-master/designs/rtl/ram/ram_dual.v:125]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
### SIMULATION STARTED ###
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 967.875 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 967.875 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 971.777 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'ARRSIZE' must explicitly be declared as automatic or static [D:/HDL/lab_1/activecore-master/designs/rtl/udm/tb/tb.sv:94]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NEXYS4_DDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR_Comb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LFSR_Comb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xelab -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 03603160a2ff4bb7b83a1876f332687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 10 for port 'adr0_i' [D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv:130]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/HDL/lab_1/activecore-master/designs/rtl/ram/ram_dual.v:56]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/HDL/lab_1/activecore-master/designs/rtl/ram/ram_dual.v:62]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [D:/HDL/lab_1/activecore-master/designs/rtl/ram/ram_dual.v:125]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv" Line 1. Module LFSR_Comb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/reset_sync/reset_sync.v" Line 1. Module reset_sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/udm/hw/udm.v" Line 10. Module udm(BUS_TIMEOUT=100,RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/udm/hw/uart_rx.v" Line 10. Module uart_rx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/udm/hw/uart_tx.v" Line 10. Module uart_tx(RTX_EXTERNAL_OVERRIDE="YES") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/udm/hw/udm_controller.v" Line 10. Module udm_controller(BUS_TIMEOUT=100) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv" Line 1. Module LFSR_Comb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/HDL/lab_1/activecore-master/designs/rtl/ram/ram_dual.v" Line 1. Module ram_dual(init_type="none",init_data="nodata.hex",adr_width=10) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.LFSR_Comb
Compiling module xil_defaultlib.MemSplit32
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.sys_clk_sys_clk_clk_wiz
Compiling module xil_defaultlib.sys_clk
Compiling module xil_defaultlib.reset_sync
Compiling module xil_defaultlib.uart_rx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.uart_tx(RTX_EXTERNAL_OVERRIDE="Y...
Compiling module xil_defaultlib.udm_controller(BUS_TIMEOUT=100)
Compiling module xil_defaultlib.udm(BUS_TIMEOUT=100,RTX_EXTERNAL...
Compiling module xil_defaultlib.ram_dual(init_type="none",init_d...
Compiling module xil_defaultlib.NEXYS4_DDR(SIM="YES")
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 971.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
### SIMULATION STARTED ###
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 971.777 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 971.777 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HDL/lab_1/activecore-master/designs/rtl/udm/tb/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-3824] variable 'ARRSIZE' must explicitly be declared as automatic or static [D:/HDL/lab_1/activecore-master/designs/rtl/udm/tb/tb.sv:94]
ERROR: [VRFC 10-2989] 'INPUT_ADDR' is not declared [D:/HDL/lab_1/activecore-master/designs/rtl/udm/tb/tb.sv:129]
ERROR: [VRFC 10-2989] 'OUTPUT_ADDR' is not declared [D:/HDL/lab_1/activecore-master/designs/rtl/udm/tb/tb.sv:133]
ERROR: [VRFC 10-2865] module 'tb' ignored due to previous errors [D:/HDL/lab_1/activecore-master/designs/rtl/udm/tb/tb.sv:20]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/HDL/lab_1/activecore-master/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 997.551 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 19:50:55 2024...
