gate and A 0.1
wire A A in1 0.1
wire A A in2 0.1
gate not B 0.1
wire A B in 0.1
gate not C 0.1
wire B C in 10.0
gate and D 0.1
wire B D in1 0.1
wire C D in2 0.1
gate output E 0
wire D E in 0.1
