INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jake_Gu/UT_Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.sim/sim_1/impl/timing/xsim/Booth_RA_Mul_ppl_csla_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PPLRegs1
INFO: [VRFC 10-311] analyzing module PPLRegs2
INFO: [VRFC 10-311] analyzing module PPLRegs3
INFO: [VRFC 10-311] analyzing module RA_Mul_ppl_csla
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Jake_Gu/UT_Austin/GitHub/High-Speed-Project/src/Booth_RA_Mul_ppl_csla/Booth_RA_Mul_ppl_csla.srcs/sim_1/new/Booth_RA_Mul_ppl_csla_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Booth_RA_Mul_ppl_csla_tb
