{"vcs1":{"timestamp_begin":1742289766.486270432, "rt":3.97, "ut":3.72, "st":0.21}}
{"vcselab":{"timestamp_begin":1742289770.538289950, "rt":0.27, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1742289770.871875132, "rt":0.26, "ut":0.13, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742289766.173390196}
{"VCS_COMP_START_TIME": 1742289766.173390196}
{"VCS_COMP_END_TIME": 1742289771.199889528}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 359664}}
{"vcselab": {"peak_mem": 158276}}
