#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Nov 10 18:09:06 2019
# Process ID: 6764
# Current directory: d:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex
# Command line: vivado.exe -notrace -source d:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.tcl
# Log file: d:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/vivado.log
# Journal file: d:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 652.758 ; gain = 87.859
INFO: [open_example_project] Importing original IP ...
reset_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 663.785 ; gain = 9.684
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'd:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.srcs/sources_1/ip/video_mem/video_mem.xml'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.ip_user_files/sim_scripts/video_mem/xsim/video_mem.sh'
INFO: [SIM-utils-43] Exported 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.ip_user_files/sim_scripts/video_mem/xsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.ip_user_files/sim_scripts/video_mem/modelsim/video_mem.sh'
INFO: [SIM-utils-43] Exported 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.ip_user_files/sim_scripts/video_mem/modelsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.ip_user_files/sim_scripts/video_mem/questa/video_mem.sh'
INFO: [SIM-utils-43] Exported 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.ip_user_files/sim_scripts/video_mem/questa/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.ip_user_files/sim_scripts/video_mem/ies/video_mem.sh'
INFO: [SIM-utils-43] Exported 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.ip_user_files/sim_scripts/video_mem/ies/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.ip_user_files/sim_scripts/video_mem/vcs/video_mem.sh'
INFO: [SIM-utils-43] Exported 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.ip_user_files/sim_scripts/video_mem/vcs/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.ip_user_files/sim_scripts/video_mem/riviera/video_mem.sh'
INFO: [SIM-utils-43] Exported 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.ip_user_files/sim_scripts/video_mem/riviera/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.ip_user_files/sim_scripts/video_mem/activehdl/video_mem.sh'
INFO: [SIM-utils-43] Exported 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.ip_user_files/sim_scripts/video_mem/activehdl/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.ip_user_files/sim_scripts/video_mem/xcelium/video_mem.sh'
INFO: [SIM-utils-43] Exported 'D:/Users/Ceci/Documents/Facu/digisist/Vivado2018/video_mem_ex/video_mem_ex.ip_user_files/sim_scripts/video_mem/xcelium/summary.log'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 10 18:55:34 2019...
