// Seed: 4293844546
module module_0 #(
    parameter id_5 = 32'd3
) (
    input  uwire id_0,
    output wire  id_1,
    output wor   id_2
);
  wire [1 : 1 'b0 >  1] id_4;
  wire _id_5;
  wire [id_5 : 1 'b0] id_6;
  assign id_5 = id_5 ? id_4 : id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd58,
    parameter id_2 = 32'd24,
    parameter id_7 = 32'd37
) (
    output logic id_0,
    input tri _id_1,
    input supply1 _id_2,
    output tri0 id_3,
    output wor id_4,
    input uwire id_5,
    output tri1 id_6
    , id_11,
    input wire _id_7,
    input supply1 id_8,
    output wor id_9
);
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6
  );
  assign modCall_1.id_0 = 0;
  logic [id_7  ~^  id_2 : {  -1  {  id_1  }  }] id_12 = (-1);
  always @(id_8 == 1 or posedge -1 * id_8 - -1'b0) begin : LABEL_0
    id_0 <= -1'b0;
  end
endmodule
