#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jun 10 09:59:13 2018
# Process ID: 14524
# Current directory: C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.runs/synth_1
# Command line: vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.runs/synth_1/Top.vds
# Journal file: C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11040 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 344.750 ; gain = 100.742
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/Top.v:2]
INFO: [Synth 8-638] synthesizing module 'Sonic_trig' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/Sonic_trig.v:2]
INFO: [Synth 8-256] done synthesizing module 'Sonic_trig' (1#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/Sonic_trig.v:2]
INFO: [Synth 8-638] synthesizing module 'Sonic_echo' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/Sonic_echo.v:2]
	Parameter state0 bound to: 2'b00 
	Parameter state1 bound to: 2'b01 
	Parameter state2 bound to: 2'b10 
	Parameter N bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Sonic_echo' (2#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/Sonic_echo.v:2]
INFO: [Synth 8-638] synthesizing module 'filter' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:2]
INFO: [Synth 8-256] done synthesizing module 'filter' (3#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:2]
INFO: [Synth 8-638] synthesizing module 'PWM' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/imports/Files/PWM.v:2]
INFO: [Synth 8-226] default block is never used [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/imports/Files/PWM.v:22]
INFO: [Synth 8-256] done synthesizing module 'PWM' (4#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/imports/Files/PWM.v:2]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/Control.v:3]
	Parameter df bound to: 16'b0000010001011101 
	Parameter ds bound to: 16'b0000001000100001 
INFO: [Synth 8-256] done synthesizing module 'Control' (5#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/Control.v:3]
INFO: [Synth 8-638] synthesizing module 'led_seg' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/LED_seg.v:3]
INFO: [Synth 8-256] done synthesizing module 'led_seg' (6#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/LED_seg.v:3]
INFO: [Synth 8-256] done synthesizing module 'Top' (7#1) [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/Top.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 397.008 ; gain = 153.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 397.008 ; gain = 153.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc]
WARNING: [Vivado 12-584] No ports matched 'motor[1]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'motor[0]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'motor[1]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'motor[0]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'test'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'test'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[0]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[1]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[2]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[3]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[3]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[2]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[1]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[0]'. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/constrs_1/new/Sonic.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 722.895 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 722.895 ; gain = 478.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 722.895 ; gain = 478.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 722.895 ; gain = 478.887
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/Sonic_echo.v:22]
INFO: [Synth 8-5546] ROM "dis0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dis1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dis2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count0_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:14]
WARNING: [Synth 8-6014] Unused sequential element count1_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:26]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/Control.v:18]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/Control.v:18]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/Control.v:18]
INFO: [Synth 8-5544] ROM "type_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element clkdiv_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/LED_seg.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'dismid_reg' [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 722.895 ; gain = 478.887
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'prog1' (Sonic_trig) to 'prog5'
INFO: [Synth 8-223] decloning instance 'prog1' (Sonic_trig) to 'prog9'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 9     
+---Registers : 
	               22 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 18    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 36    
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 24    
	   2 Input      1 Bit        Muxes := 55    
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Sonic_trig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
Module Sonic_echo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
Module PWM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module led_seg 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/Sonic_echo.v:22]
WARNING: [Synth 8-6014] Unused sequential element count0_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:14]
WARNING: [Synth 8-6014] Unused sequential element count1_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:26]
WARNING: [Synth 8-6014] Unused sequential element count0_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:14]
WARNING: [Synth 8-6014] Unused sequential element count1_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:26]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/Sonic_echo.v:22]
WARNING: [Synth 8-6014] Unused sequential element count0_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:14]
WARNING: [Synth 8-6014] Unused sequential element count1_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:26]
WARNING: [Synth 8-6014] Unused sequential element count0_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:14]
WARNING: [Synth 8-6014] Unused sequential element count1_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:26]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/Sonic_echo.v:22]
WARNING: [Synth 8-6014] Unused sequential element count0_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:14]
WARNING: [Synth 8-6014] Unused sequential element count1_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:26]
WARNING: [Synth 8-6014] Unused sequential element count0_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:14]
WARNING: [Synth 8-6014] Unused sequential element count1_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/WaveFilter.v:26]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/Control.v:18]
WARNING: [Synth 8-6014] Unused sequential element clkdiv_reg was removed.  [C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.srcs/sources_1/new/LED_seg.v:21]
WARNING: [Synth 8-3332] Sequential element (dismid_reg[15]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dismid_reg[14]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dismid_reg[13]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dismid_reg[12]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dismid_reg[11]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dismid_reg[10]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dismid_reg[9]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dismid_reg[8]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dismid_reg[7]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dismid_reg[6]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dismid_reg[5]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dismid_reg[4]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dismid_reg[3]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dismid_reg[2]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dismid_reg[1]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dismid_reg[0]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (clk_out_reg) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis2_reg[15]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis2_reg[14]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis2_reg[13]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis2_reg[12]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis2_reg[11]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis2_reg[10]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis2_reg[9]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis2_reg[8]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis2_reg[7]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis2_reg[6]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis2_reg[5]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis2_reg[4]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis2_reg[3]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis2_reg[2]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis2_reg[1]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis2_reg[0]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis1_reg[15]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis1_reg[14]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis1_reg[13]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis1_reg[12]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis1_reg[11]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis1_reg[10]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis1_reg[9]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis1_reg[8]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis1_reg[7]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis1_reg[6]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis1_reg[5]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis1_reg[4]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis1_reg[3]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis1_reg[2]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis1_reg[1]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis1_reg[0]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis0_reg[15]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis0_reg[14]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis0_reg[13]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis0_reg[12]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis0_reg[11]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis0_reg[10]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis0_reg[9]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis0_reg[8]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis0_reg[7]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis0_reg[6]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis0_reg[5]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis0_reg[4]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis0_reg[3]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis0_reg[2]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis0_reg[1]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (dis0_reg[0]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[0]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[1]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[2]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[3]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[4]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[5]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[6]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[7]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[8]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[9]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[10]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[11]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[12]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[13]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[14]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[15]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[16]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[17]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[18]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[19]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[20]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count1_reg[21]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count0_reg[0]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count0_reg[1]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count0_reg[2]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count0_reg[3]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count0_reg[4]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count0_reg[5]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count0_reg[6]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count0_reg[7]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count0_reg[8]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count0_reg[9]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count0_reg[10]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count0_reg[11]) is unused and will be removed from module filter__2.
WARNING: [Synth 8-3332] Sequential element (count0_reg[12]) is unused and will be removed from module filter__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 722.895 ; gain = 478.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 725.316 ; gain = 481.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 726.281 ; gain = 482.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 753.891 ; gain = 509.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 753.891 ; gain = 509.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 753.891 ; gain = 509.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 753.891 ; gain = 509.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 753.891 ; gain = 509.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 753.891 ; gain = 509.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 753.891 ; gain = 509.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     7|
|2     |CARRY4 |   140|
|3     |LUT1   |    24|
|4     |LUT2   |    86|
|5     |LUT3   |    27|
|6     |LUT4   |   316|
|7     |LUT5   |    27|
|8     |LUT6   |   118|
|9     |MUXF7  |     4|
|10    |FDRE   |   540|
|11    |LD     |    48|
|12    |IBUF   |     4|
|13    |OBUF   |    43|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |  1384|
|2     |  prog1  |Sonic_trig   |    41|
|3     |  prog10 |Sonic_echo   |    73|
|4     |  prog11 |filter       |   292|
|5     |  prog13 |PWM          |    34|
|6     |  prog14 |PWM_0        |    34|
|7     |  prog15 |PWM_1        |    34|
|8     |  prog16 |PWM_2        |    34|
|9     |  prog18 |led_seg      |    43|
|10    |  prog2  |Sonic_echo_3 |    73|
|11    |  prog3  |filter_4     |   291|
|12    |  prog6  |Sonic_echo_5 |    73|
|13    |  prog7  |filter_6     |   308|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 753.891 ; gain = 509.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 348 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 753.891 ; gain = 183.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 753.891 ; gain = 509.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  LD => LDCE: 48 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 135 Warnings, 14 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 753.891 ; gain = 522.883
INFO: [Common 17-1381] The checkpoint 'C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 753.891 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 10 10:00:01 2018...
