git clone --depth 1 --no-tags https://github.com/kaursim722/TurkeyCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539155243
git clone --depth 1 --no-tags https://github.com/OIhroDIL/key_matrix_disp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539794965
git clone --depth 1 --no-tags https://github.com/MarioLeandro/mips32-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539735813
git clone --depth 1 --no-tags https://github.com/xuy50/ECE550_checkpoint1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539284167
git clone --depth 1 --no-tags https://github.com/dblimbrick/vexRISCV_ADEPT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540886971
git clone --depth 1 --no-tags https://github.com/omikami747/sprocV1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545661314
git clone --depth 1 --no-tags https://github.com/aldec/Emulations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542508888
git clone --depth 1 --no-tags https://github.com/CameronSettles/Single-Cycle-MIPS-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541415176
git clone --depth 1 --no-tags https://github.com/GeorgeWu1204/MIPS-CPU101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543839190
git clone --depth 1 --no-tags https://github.com/olso4539/SMPS-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544153187
git clone --depth 1 --no-tags https://github.com/HayLahav/EE-LAB-3--PROJECT1---Tel-Aviv-University.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538143115
git clone --depth 1 --no-tags https://github.com/yarakhalaf/UART_TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538311250
git clone --depth 1 --no-tags https://github.com/TheSonders/XERA4Lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538163078
git clone --depth 1 --no-tags https://github.com/carsonmiiller/microprocessor_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538285801
git clone --depth 1 --no-tags https://github.com/heenishareddy/MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537970581
git clone --depth 1 --no-tags https://github.com/seungjoyea/FIFO_FIR_Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539521758
git clone --depth 1 --no-tags https://github.com/kumar564/Verilog-Programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540135651
git clone --depth 1 --no-tags https://github.com/GHFATEMEH/MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540882861
git clone --depth 1 --no-tags https://github.com/PowellJacob/EE389.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541714846
git clone --depth 1 --no-tags https://github.com/peterhchen/018_VerilogVerilator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541849940
git clone --depth 1 --no-tags https://github.com/Iris0222/5-Stage-Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541687570
git clone --depth 1 --no-tags https://github.com/bwjin310/HDLBits_Solution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542887935
git clone --depth 1 --no-tags https://github.com/qasimnaeem364/Bresenham_Circle_Drawing_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544804075
git clone --depth 1 --no-tags https://github.com/HellRain57/AXI_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544732734
git clone --depth 1 --no-tags https://github.com/bhargav2502/Elevator_Sysytem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544320663
git clone --depth 1 --no-tags https://github.com/sivaram-07/ECEA_HDLTP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544965410
git clone --depth 1 --no-tags https://github.com/Herring-UGACSEE-4290-F22/Memory-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541886922
git clone --depth 1 --no-tags https://github.com/EnesErcin/Boron_Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541965014
git clone --depth 1 --no-tags https://github.com/mailmesalah/EC-2-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541912186
git clone --depth 1 --no-tags https://github.com/mailmesalah/EigenDecomposition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541913409
git clone --depth 1 --no-tags https://github.com/mailmesalah/FPGA-Face-Detection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541917319
git clone --depth 1 --no-tags https://github.com/maha123m/ENCS2340-Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542207918
git clone --depth 1 --no-tags https://github.com/jessieeeeej/5-stage-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545258734
git clone --depth 1 --no-tags https://github.com/yalcinalp/Lab-Entrance-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542331128
git clone --depth 1 --no-tags https://github.com/saeid-ebrahimi/MIPS32-Processor-Implementation-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539172738
git clone --depth 1 --no-tags https://github.com/rah1236/CPE233.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538705466
git clone --depth 1 --no-tags https://github.com/basavaraju496/Verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544434052
git clone --depth 1 --no-tags https://github.com/howard881010/IC-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540687701
git clone --depth 1 --no-tags https://github.com/TharunsaiBestha/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540842976
git clone --depth 1 --no-tags https://github.com/wpf-flash/digital_circuit_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538958935
git clone --depth 1 --no-tags https://github.com/yuru0320/Ticket-Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539043470
git clone --depth 1 --no-tags https://github.com/ashan240/32-Bit-Floating-Point-Arithmetic-Logic-Unit-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543165868
git clone --depth 1 --no-tags https://github.com/Azl369/digital_tube.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543405458
git clone --depth 1 --no-tags https://github.com/AhmedShafeekk/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538762628
git clone --depth 1 --no-tags https://github.com/sxsxsx636363/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540298183
git clone --depth 1 --no-tags https://github.com/schang412/verilog-gpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540213920
git clone --depth 1 --no-tags https://github.com/MegaIng/tc-exports.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542227136
git clone --depth 1 --no-tags https://github.com/0xn4utilus/pipeline_processor_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542693361
git clone --depth 1 --no-tags https://github.com/OIhroDIL/stopWatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541496159
git clone --depth 1 --no-tags https://github.com/MagicWinnie/IU_ComputerArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540018990
git clone --depth 1 --no-tags https://github.com/AzofeifaJ/Proyecto-de-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540134731
git clone --depth 1 --no-tags https://github.com/YunChianLee2001/4-bit_binary_adder-subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538484792
git clone --depth 1 --no-tags https://github.com/nishita-paul/FSM-1101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541089416
git clone --depth 1 --no-tags https://github.com/ranjan2939/32-bit-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541106299
git clone --depth 1 --no-tags https://github.com/mangakoji/FONT5X7_NTSCSQU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541174332
git clone --depth 1 --no-tags https://github.com/LCL-cdsak/Verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544297120
git clone --depth 1 --no-tags https://github.com/Jerry-03/CDC-handshake-signal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544685689
git clone --depth 1 --no-tags https://github.com/sakibjunaed/ECE241-Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544982516
git clone --depth 1 --no-tags https://github.com/shivpvtel/Five-Stage-Pipelined-CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539587105
git clone --depth 1 --no-tags https://github.com/yarakhalaf/Single_Cycle_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538304563
git clone --depth 1 --no-tags https://github.com/guberti/caravel_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538093459
git clone --depth 1 --no-tags https://github.com/iamkarthikbk/sample_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540298959
git clone --depth 1 --no-tags https://github.com/akashverma1011/vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543974778
git clone --depth 1 --no-tags https://github.com/MFisherBE/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543425628
git clone --depth 1 --no-tags https://github.com/Benisonpin/caravel_mgmt_soc_litex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544430744
git clone --depth 1 --no-tags https://github.com/smallcute123/chisel-riscv-32-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543501431
git clone --depth 1 --no-tags https://github.com/Choijh03/FPGA_NEXYS_A7_PROJECTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545248867
git clone --depth 1 --no-tags https://github.com/hyeonwoopyo/7segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538754841
git clone --depth 1 --no-tags https://github.com/dhillirajesh/GCD-Machine-using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539609148
git clone --depth 1 --no-tags https://github.com/TinyTapeout/cts_fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539442150
git clone --depth 1 --no-tags https://github.com/Scrunchy711/FPGA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539597181
git clone --depth 1 --no-tags https://github.com/Ren-Ps/ren_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539338051
git clone --depth 1 --no-tags https://github.com/KaparthiDivya/FIFO-Shift-register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538355510
git clone --depth 1 --no-tags https://github.com/jchaudhary21/eyrc22_SB_1135.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538320296
git clone --depth 1 --no-tags https://github.com/YunChianLee2001/4-bit_binary_adder-subtractor_extension.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538486593
git clone --depth 1 --no-tags https://github.com/Mengyuan410/FPGA-IoT-Game-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538489251
git clone --depth 1 --no-tags https://github.com/gbellocchi/genov.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538120135
git clone --depth 1 --no-tags https://github.com/HayLahav/Binary-adder-to-7-segment-display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538138660
git clone --depth 1 --no-tags https://github.com/MadejSzymon/de0nano_lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542767766
git clone --depth 1 --no-tags https://github.com/owen920831/Logic-Design-Laborator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/540807225
git clone --depth 1 --no-tags https://github.com/Abeilles14/VLSI-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541367426
git clone --depth 1 --no-tags https://github.com/adhowell/LD19-A7-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541283847
git clone --depth 1 --no-tags https://github.com/Yongxiang-Guo/Nowcoder_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541658393
git clone --depth 1 --no-tags https://github.com/pranithkumar123/Two-item-vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541924274
git clone --depth 1 --no-tags https://github.com/johs2969/ECE_exp5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542992586
git clone --depth 1 --no-tags https://github.com/KorenX/basic-psm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542232831
git clone --depth 1 --no-tags https://github.com/mailmesalah/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/542116778
git clone --depth 1 --no-tags https://github.com/alirezajaberirad/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543695903
git clone --depth 1 --no-tags https://github.com/Shuhao99/DUKE_ECE550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539705883
git clone --depth 1 --no-tags https://github.com/enessanc/Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/539144192
git clone --depth 1 --no-tags https://github.com/juanma-gil/FPGA-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/544138275
git clone --depth 1 --no-tags https://github.com/s107081028/Logic_Design_Pikachu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/541050538
git clone --depth 1 --no-tags https://github.com/Gwins7/PackageHandler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/538347806
git clone --depth 1 --no-tags https://github.com/sarathb2/serial_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543637079
git clone --depth 1 --no-tags https://github.com/edelist/4-Bit-Adder-Subtractor-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/543689138
