{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695364351056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695364351056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 22 03:32:30 2023 " "Processing started: Fri Sep 22 03:32:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695364351056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695364351056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off genetic_algorithm -c genetic_algorithm " "Command: quartus_map --read_settings_files=on --write_settings_files=off genetic_algorithm -c genetic_algorithm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695364351056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695364351493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695364351493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genetic_algorithm.vhd 3 1 " "Found 3 design units, including 1 entities, in source file genetic_algorithm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_types " "Found design unit 1: my_types" {  } { { "genetic_algorithm.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/genetic_algorithm.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695364359976 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 genetic_algorithm-Behavioral " "Found design unit 2: genetic_algorithm-Behavioral" {  } { { "genetic_algorithm.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/genetic_algorithm.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695364359976 ""} { "Info" "ISGN_ENTITY_NAME" "1 genetic_algorithm " "Found entity 1: genetic_algorithm" {  } { { "genetic_algorithm.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/genetic_algorithm.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695364359976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695364359976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_seven_seg-rtl " "Found design unit 1: bcd_seven_seg-rtl" {  } { { "bcd_seven_seg.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/bcd_seven_seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695364359977 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_seven_seg " "Found entity 1: bcd_seven_seg" {  } { { "bcd_seven_seg.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/bcd_seven_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695364359977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695364359977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init_population.vhd 2 1 " "Found 2 design units, including 1 entities, in source file init_population.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Init_Population-Behavioral " "Found design unit 1: Init_Population-Behavioral" {  } { { "Init_Population.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/Init_Population.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695364359979 ""} { "Info" "ISGN_ENTITY_NAME" "1 Init_Population " "Found entity 1: Init_Population" {  } { { "Init_Population.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/Init_Population.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695364359979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695364359979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Print_data-Behavioral " "Found design unit 1: Print_data-Behavioral" {  } { { "Print_data.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/Print_data.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695364359980 ""} { "Info" "ISGN_ENTITY_NAME" "1 Print_data " "Found entity 1: Print_data" {  } { { "Print_data.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/Print_data.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695364359980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695364359980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_ram-RTL " "Found design unit 1: sync_ram-RTL" {  } { { "sync_ram.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/sync_ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695364359982 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_ram " "Found entity 1: sync_ram" {  } { { "sync_ram.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/sync_ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695364359982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695364359982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "genetic_algorithm " "Elaborating entity \"genetic_algorithm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695364360097 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "done_print genetic_algorithm.vhd(35) " "VHDL Signal Declaration warning at genetic_algorithm.vhd(35): used explicit default value for signal \"done_print\" because signal was never assigned a value" {  } { { "genetic_algorithm.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/genetic_algorithm.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1695364360097 "|genetic_algorithm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_ram sync_ram:ram_instance " "Elaborating entity \"sync_ram\" for hierarchy \"sync_ram:ram_instance\"" {  } { { "genetic_algorithm.vhd" "ram_instance" { Text "D:/Mestrado-ITA/VHDL/PROJETO/genetic_algorithm.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695364360098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Init_Population Init_Population:init_population_instance " "Elaborating entity \"Init_Population\" for hierarchy \"Init_Population:init_population_instance\"" {  } { { "genetic_algorithm.vhd" "init_population_instance" { Text "D:/Mestrado-ITA/VHDL/PROJETO/genetic_algorithm.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695364360100 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start Init_Population.vhd(23) " "Verilog HDL or VHDL warning at Init_Population.vhd(23): object \"start\" assigned a value but never read" {  } { { "Init_Population.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/Init_Population.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695364360103 "|genetic_algorithm|Init_Population:init_population_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Print_data Print_data:print_data_instance " "Elaborating entity \"Print_data\" for hierarchy \"Print_data:print_data_instance\"" {  } { { "genetic_algorithm.vhd" "print_data_instance" { Text "D:/Mestrado-ITA/VHDL/PROJETO/genetic_algorithm.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695364360104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_seven_seg bcd_seven_seg:bcd_seven_instance " "Elaborating entity \"bcd_seven_seg\" for hierarchy \"bcd_seven_seg:bcd_seven_instance\"" {  } { { "genetic_algorithm.vhd" "bcd_seven_instance" { Text "D:/Mestrado-ITA/VHDL/PROJETO/genetic_algorithm.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695364360105 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sync_ram:ram_instance\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sync_ram:ram_instance\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1695364360408 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1695364360408 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1695364360408 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1695364360408 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1695364360408 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1695364360408 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1695364360408 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1695364360408 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1695364360408 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1695364360408 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1695364360408 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Init_Population:init_population_instance\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Init_Population:init_population_instance\|Mult0\"" {  } { { "Init_Population.vhd" "Mult0" { Text "D:/Mestrado-ITA/VHDL/PROJETO/Init_Population.vhd" 69 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1695364360408 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1695364360408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sync_ram:ram_instance\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"sync_ram:ram_instance\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695364360471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sync_ram:ram_instance\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"sync_ram:ram_instance\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360471 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695364360471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ug41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ug41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ug41 " "Found entity 1: altsyncram_ug41" {  } { { "db/altsyncram_ug41.tdf" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/db/altsyncram_ug41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695364360525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695364360525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Init_Population:init_population_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Init_Population:init_population_instance\|lpm_mult:Mult0\"" {  } { { "Init_Population.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/Init_Population.vhd" 69 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695364360562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Init_Population:init_population_instance\|lpm_mult:Mult0 " "Instantiated megafunction \"Init_Population:init_population_instance\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1695364360562 ""}  } { { "Init_Population.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/Init_Population.vhd" 69 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1695364360562 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Init_Population:init_population_instance\|lpm_mult:Mult0\|multcore:mult_core Init_Population:init_population_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Init_Population:init_population_instance\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Init_Population:init_population_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "Init_Population.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/Init_Population.vhd" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695364360602 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Init_Population:init_population_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Init_Population:init_population_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Init_Population:init_population_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Init_Population:init_population_instance\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "Init_Population.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/Init_Population.vhd" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695364360623 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Init_Population:init_population_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] Init_Population:init_population_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Init_Population:init_population_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"Init_Population:init_population_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Init_Population.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/Init_Population.vhd" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695364360654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bkh " "Found entity 1: add_sub_bkh" {  } { { "db/add_sub_bkh.tdf" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/db/add_sub_bkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695364360707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695364360707 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Init_Population:init_population_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Init_Population:init_population_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Init_Population:init_population_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Init_Population:init_population_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Init_Population.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/Init_Population.vhd" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695364360714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h9h " "Found entity 1: add_sub_h9h" {  } { { "db/add_sub_h9h.tdf" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/db/add_sub_h9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695364360771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695364360771 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Init_Population:init_population_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Init_Population:init_population_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Init_Population:init_population_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Init_Population:init_population_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Init_Population.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/Init_Population.vhd" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695364360775 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Init_Population:init_population_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Init_Population:init_population_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Init_Population:init_population_instance\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Init_Population:init_population_instance\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Init_Population.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/Init_Population.vhd" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695364360779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/db/add_sub_fkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695364360832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695364360832 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Init_Population:init_population_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs Init_Population:init_population_instance\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Init_Population:init_population_instance\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Init_Population:init_population_instance\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "Init_Population.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/Init_Population.vhd" 69 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695364360851 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Print_data.vhd" "" { Text "D:/Mestrado-ITA/VHDL/PROJETO/Print_data.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1695364361182 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1695364361182 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695364361326 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695364361720 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695364361861 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695364361861 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "269 " "Implemented 269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695364361927 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695364361927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "256 " "Implemented 256 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695364361927 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1695364361927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695364361927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695364361942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 22 03:32:41 2023 " "Processing ended: Fri Sep 22 03:32:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695364361942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695364361942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695364361942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695364361942 ""}
