-- -------------------------------------------------------------
-- 
-- File Name: D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\redocking_site\ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component.vhd
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component
-- Source Path: redocking_site/Elapsed Time Component
-- Hierarchy Level: 6
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_2048_0                      :   IN    std_logic;
        tdres                             :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        reset_1                           :   IN    std_logic;
        elapsed_time                      :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component;


ARCHITECTURE rtl OF ur_ear_fpga_sim_redocking_site_Elapsed_Time_Component IS

  -- Component Declarations
  COMPONENT ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single
    PORT( nfp_in                          :   IN    std_logic_vector(9 DOWNTO 0);  -- ufix10
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_redocking_site_nfp_mul_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single
    USE ENTITY work.ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single(rtl);

  FOR ALL : ur_ear_fpga_sim_redocking_site_nfp_mul_single
    USE ENTITY work.ur_ear_fpga_sim_redocking_site_nfp_mul_single(rtl);

  -- Signals
  SIGNAL Data_Type_Conversion_out1        : std_logic;
  SIGNAL HDL_Counter_out1                 : unsigned(9 DOWNTO 0);  -- ufix10
  SIGNAL Data_Type_Conversion1_out1       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Product_out1                     : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  -- Line 583 and 604

  u_redocking_site_Elapsed_Time_Component_nfp_convert_fix_10_En0_to_single : ur_ear_fpga_sim_redocking_site_nfp_convert_fix_10_En0_to_single
    PORT MAP( nfp_in => std_logic_vector(HDL_Counter_out1),  -- ufix10
              nfp_out => Data_Type_Conversion1_out1  -- ufix32
              );

  u_nfp_mul_comp : ur_ear_fpga_sim_redocking_site_nfp_mul_single
    PORT MAP( nfp_in1 => tdres,  -- ufix32
              nfp_in2 => Data_Type_Conversion1_out1,  -- ufix32
              nfp_out => Product_out1  -- ufix32
              );

  
  Data_Type_Conversion_out1 <= '1' WHEN reset_1 /= '0' ELSE
      '0';

  -- Count limited, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  --  count to value  = 1023
  HDL_Counter_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      HDL_Counter_out1 <= to_unsigned(16#000#, 10);
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        IF Data_Type_Conversion_out1 = '1' THEN 
          HDL_Counter_out1 <= to_unsigned(16#000#, 10);
        ELSE 
          HDL_Counter_out1 <= HDL_Counter_out1 + to_unsigned(16#001#, 10);
        END IF;
      END IF;
    END IF;
  END PROCESS HDL_Counter_process;


  elapsed_time <= Product_out1;

END rtl;

