lbl_80A3C790:
/* 80A3C790 00000000  94 21 FF 90 */	stwu r1, -0x70(r1)
/* 80A3C794 00000004  7C 08 02 A6 */	mflr r0
/* 80A3C798 00000008  90 01 00 74 */	stw r0, 0x74(r1)
/* 80A3C79C 0000000C  DB E1 00 60 */	stfd f31, 0x60(r1)
/* 80A3C7A0 00000010  F3 E1 00 68 */	psq_st f31, 104(r1), 0, 0 /* qr0 */
/* 80A3C7A4 00000000  39 61 00 60 */	addi r11, r1, 0x60
/* 80A3C7A8 00000004  4B FE E1 D1 */	bl _savegpr_29
/* 80A3C7AC 00000008  7C 7F 1B 78 */	mr r31, r3
/* 80A3C7B0 0000000C  7C 80 23 78 */	mr r0, r4
/* 80A3C7B4 00000010  FF E0 08 90 */	fmr f31, f1
/* 80A3C7B8 00000014  7C BD 2B 78 */	mr r29, r5
/* 80A3C7BC 00000018  3C 60 00 00 */	lis r3, mCcDObjData__10daNpc_Kn_c@ha /* 80A408C8 */
/* 80A3C7C0 0000001C  3B C3 00 00 */	addi r30, r3, mCcDObjData__10daNpc_Kn_c@l /* 80A408C8 */
/* 80A3C7C4 00000020  38 A0 00 00 */	li r5, 0
/* 80A3C7C8 00000024  80 9F 00 20 */	lwz r4, 0x20(r31)
/* 80A3C7CC 00000028  28 04 00 00 */	cmplwi r4, 0
/* 80A3C7D0 0000002C  41 82 01 40 */	beq lbl_80A3C910
/* 80A3C7D4 00000030  38 61 00 18 */	addi r3, r1, 0x18
/* 80A3C7D8 00000034  7C 05 03 78 */	mr r5, r0
/* 80A3C7DC 00000038  4B FE E1 9D */	bl __mi__4cXyzCFRC3Vec
/* 80A3C7E0 0000003C  C0 41 00 18 */	lfs f2, 0x18(r1)
/* 80A3C7E4 00000040  D0 41 00 24 */	stfs f2, 0x24(r1)
/* 80A3C7E8 00000044  C0 01 00 1C */	lfs f0, 0x1c(r1)
/* 80A3C7EC 00000048  D0 01 00 28 */	stfs f0, 0x28(r1)
/* 80A3C7F0 0000004C  C0 21 00 20 */	lfs f1, 0x20(r1)
/* 80A3C7F4 00000050  D0 21 00 2C */	stfs f1, 0x2c(r1)
/* 80A3C7F8 00000054  D0 41 00 0C */	stfs f2, 0xc(r1)
/* 80A3C7FC 00000058  C0 1E 00 38 */	lfs f0, 0x38(r30)
/* 80A3C800 0000005C  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 80A3C804 00000060  D0 21 00 14 */	stfs f1, 0x14(r1)
/* 80A3C808 00000064  38 61 00 0C */	addi r3, r1, 0xc
/* 80A3C80C 00000068  4B FE E1 6D */	bl PSVECSquareMag
/* 80A3C810 0000006C  C0 1E 00 38 */	lfs f0, 0x38(r30)
/* 80A3C814 00000084  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80A3C818 00000000  40 81 00 58 */	ble lbl_80A3C870
/* 80A3C81C 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 80A3C820 00000008  C8 9E 00 80 */	lfd f4, 0x80(r30)
/* 80A3C824 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 80A3C828 00000010  C8 7E 00 88 */	lfd f3, 0x88(r30)
/* 80A3C82C 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 80A3C830 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 80A3C834 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 80A3C838 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 80A3C83C 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 80A3C840 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 80A3C844 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 80A3C848 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 80A3C84C 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 80A3C850 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 80A3C854 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 80A3C858 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 80A3C85C 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 80A3C860 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 80A3C864 0000004C  FC 41 00 32 */	fmul f2, f1, f0
/* 80A3C868 00000050  FC 40 10 18 */	frsp f2, f2
/* 80A3C86C 00000054  48 00 00 90 */	b lbl_80A3C8FC
lbl_80A3C870:
/* 80A3C870 00000000  C8 1E 00 90 */	lfd f0, 0x90(r30)
/* 80A3C874 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80A3C878 00000000  40 80 00 10 */	bge lbl_80A3C888
/* 80A3C87C 00000004  3C 60 00 00 */	lis r3, __float_nan@ha /* 80450AE0 */
/* 80A3C880 00000008  C0 43 00 00 */	lfs f2, __float_nan@l(r3) /* 80450AE0 */
/* 80A3C884 0000000C  48 00 00 78 */	b lbl_80A3C8FC
lbl_80A3C888:
/* 80A3C888 00000000  D0 21 00 08 */	stfs f1, 8(r1)
/* 80A3C88C 00000004  80 81 00 08 */	lwz r4, 8(r1)
/* 80A3C890 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 80A3C894 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 80A3C898 00000010  7C 03 00 00 */	cmpw r3, r0
/* 80A3C89C 00000014  41 82 00 14 */	beq lbl_80A3C8B0
/* 80A3C8A0 00000018  40 80 00 40 */	bge lbl_80A3C8E0
/* 80A3C8A4 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 80A3C8A8 00000020  41 82 00 20 */	beq lbl_80A3C8C8
/* 80A3C8AC 00000024  48 00 00 34 */	b lbl_80A3C8E0
lbl_80A3C8B0:
/* 80A3C8B0 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 80A3C8B4 00000004  41 82 00 0C */	beq lbl_80A3C8C0
/* 80A3C8B8 00000008  38 00 00 01 */	li r0, 1
/* 80A3C8BC 0000000C  48 00 00 28 */	b lbl_80A3C8E4
lbl_80A3C8C0:
/* 80A3C8C0 00000000  38 00 00 02 */	li r0, 2
/* 80A3C8C4 00000004  48 00 00 20 */	b lbl_80A3C8E4
lbl_80A3C8C8:
/* 80A3C8C8 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 80A3C8CC 00000004  41 82 00 0C */	beq lbl_80A3C8D8
/* 80A3C8D0 00000008  38 00 00 05 */	li r0, 5
/* 80A3C8D4 0000000C  48 00 00 10 */	b lbl_80A3C8E4
lbl_80A3C8D8:
/* 80A3C8D8 00000000  38 00 00 03 */	li r0, 3
/* 80A3C8DC 00000004  48 00 00 08 */	b lbl_80A3C8E4
lbl_80A3C8E0:
/* 80A3C8E0 00000000  38 00 00 04 */	li r0, 4
lbl_80A3C8E4:
/* 80A3C8E4 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 80A3C8E8 00000004  40 82 00 10 */	bne lbl_80A3C8F8
/* 80A3C8EC 00000008  3C 60 00 00 */	lis r3, __float_nan@ha /* 80450AE0 */
/* 80A3C8F0 0000000C  C0 43 00 00 */	lfs f2, __float_nan@l(r3) /* 80450AE0 */
/* 80A3C8F4 00000010  48 00 00 08 */	b lbl_80A3C8FC
lbl_80A3C8F8:
/* 80A3C8F8 00000000  FC 40 08 90 */	fmr f2, f1
lbl_80A3C8FC:
/* 80A3C8FC 00000000  C0 21 00 28 */	lfs f1, 0x28(r1)
/* 80A3C900 00000004  4B FE E0 79 */	bl cM_atan2s__Fff
/* 80A3C904 00000008  7C 03 00 D0 */	neg r0, r3
/* 80A3C908 0000000C  7C 05 07 34 */	extsh r5, r0
/* 80A3C90C 00000010  7C A5 EA 14 */	add r5, r5, r29
lbl_80A3C910:
/* 80A3C910 00000000  A8 1F 01 50 */	lha r0, 0x150(r31)
/* 80A3C914 00000004  7C A5 02 14 */	add r5, r5, r0
/* 80A3C918 00000008  C0 7E 00 44 */	lfs f3, 0x44(r30)
/* 80A3C91C 0000000C  EC 83 F8 24 */	fdivs f4, f3, f31
/* 80A3C920 00000010  A8 1F 01 32 */	lha r0, 0x132(r31)
/* 80A3C924 00000014  C8 5E 00 30 */	lfd f2, 0x30(r30)
/* 80A3C928 00000018  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 80A3C92C 0000001C  90 01 00 34 */	stw r0, 0x34(r1)
/* 80A3C930 00000020  3C 60 43 30 */	lis r3, 0x4330
/* 80A3C934 00000024  90 61 00 30 */	stw r3, 0x30(r1)
/* 80A3C938 00000028  C8 01 00 30 */	lfd f0, 0x30(r1)
/* 80A3C93C 0000002C  EC 20 10 28 */	fsubs f1, f0, f2
/* 80A3C940 00000030  EC 03 20 28 */	fsubs f0, f3, f4
/* 80A3C944 00000034  EC 21 00 32 */	fmuls f1, f1, f0
/* 80A3C948 00000038  7C A0 07 34 */	extsh r0, r5
/* 80A3C94C 0000003C  6C 00 80 00 */	xoris r0, r0, 0x8000
/* 80A3C950 00000040  90 01 00 3C */	stw r0, 0x3c(r1)
/* 80A3C954 00000044  90 61 00 38 */	stw r3, 0x38(r1)
/* 80A3C958 00000048  C8 01 00 38 */	lfd f0, 0x38(r1)
/* 80A3C95C 0000004C  EC 00 10 28 */	fsubs f0, f0, f2
/* 80A3C960 00000050  EC 00 01 32 */	fmuls f0, f0, f4
/* 80A3C964 00000054  EC 01 00 2A */	fadds f0, f1, f0
/* 80A3C968 00000058  FC 00 00 1E */	fctiwz f0, f0
/* 80A3C96C 0000005C  D8 01 00 40 */	stfd f0, 0x40(r1)
/* 80A3C970 00000060  80 01 00 44 */	lwz r0, 0x44(r1)
/* 80A3C974 00000064  B0 1F 01 2C */	sth r0, 0x12c(r31)
/* 80A3C978 00000068  E3 E1 00 68 */	psq_l f31, 104(r1), 0, 0 /* qr0 */
/* 80A3C97C 00000000  CB E1 00 60 */	lfd f31, 0x60(r1)
/* 80A3C980 00000004  39 61 00 60 */	addi r11, r1, 0x60
/* 80A3C984 00000008  4B FE DF F5 */	bl _restgpr_29
/* 80A3C988 0000000C  80 01 00 74 */	lwz r0, 0x74(r1)
/* 80A3C98C 00000010  7C 08 03 A6 */	mtlr r0
/* 80A3C990 00000014  38 21 00 70 */	addi r1, r1, 0x70
/* 80A3C994 00000018  4E 80 00 20 */	blr 
