// Seed: 639322990
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd37
) (
    output logic id_0,
    input  uwire _id_1,
    output logic id_2
);
  always @(posedge id_1 or 1) begin : LABEL_0
    fork
      for (id_2 = -1 & -1; 1; id_0 = id_1) begin : LABEL_1
        id_2 <= 1;
      end
      $signed(87);
      ;
    join
  end
  logic [id_1 : 1] id_4;
  ;
  logic
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_20,
      id_4
  );
  assign id_10 = id_5;
endmodule
