# 108-1-Computer-Architecture

20191001_HW1: Sort algorithm and median filter implemented by MIPS assembly.  
HW2_v2: Smith-Waterman algorithm implemented by MIPS assembly.  
HW3: 2x2 matrix multiplication implemented by Verilog with logic synthesis.  
HW4: Single cycle MIPS implemented by Verilog supporting both integer and floating-point arithmetic operations.  
