Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 12 11:43:23 2022
| Host         : LAPTOP-MQNOE1QL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              84 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------+---------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |            Enable Signal            |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG   |                                     | reset_cond/M_reset_cond_in            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG   | button_cond/M_game_state_q_reg_0    | reset_cond/M_stage_q_reg[3]_0[0]      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG   | reset_btn_detector/E[0]             | reset_cond/SR[0]                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG   |                                     |                                       |                8 |             11 |         1.38 |
|  clk_IBUF_BUFG   | reset_btn_cond/E[0]                 | reset_cond/Q[0]                       |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG   | button_cond/sel                     | button_cond/sync/clear                |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG   | diff_btn_cond/M_ctr_q[0]_i_2__1_n_0 | diff_btn_cond/sync/M_pipe_q_reg[1]_0  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG   | reset_btn_cond/M_ctr_q_reg[11]_0    | reset_btn_cond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG   |                                     | reset_cond/Q[0]                       |                8 |             23 |         2.88 |
| ~p_0_in_BUFG[23] |                                     |                                       |               16 |             32 |         2.00 |
+------------------+-------------------------------------+---------------------------------------+------------------+----------------+--------------+


