// Seed: 2876276725
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input wand id_2
);
endmodule
module module_1 (
    input  supply0 id_0,
    input  supply1 id_1
    , id_4,
    output supply0 id_2
);
  logic id_5;
  ;
  logic id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input  uwire id_0,
    output wire  id_1
);
  wire id_3;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
endmodule
module module_3 (
    output tri1  id_0,
    output uwire id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  wire  id_4,
    output tri1  id_5,
    input  wor   id_6
);
  assign id_1 = "" & ~id_4;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
