{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/mist_video.v " "Source file: D:/FPGA/Neptuno2SPI7125/_NES_Color/common/mist_video.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1737402266743 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv " "Source file: D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1737402266743 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1737402266743 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/mist_video.v " "Source file: D:/FPGA/Neptuno2SPI7125/_NES_Color/common/mist_video.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1737402266818 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv " "Source file: D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1737402266818 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1737402266818 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/mist_video.v " "Source file: D:/FPGA/Neptuno2SPI7125/_NES_Color/common/mist_video.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1737402266886 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv " "Source file: D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1737402266886 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1737402266886 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737402268101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737402268103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 22:44:27 2025 " "Processing started: Mon Jan 20 22:44:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737402268103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402268103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nes -c nes " "Command: quartus_map --read_settings_files=on --write_settings_files=off nes -c nes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402268103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737402268797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737402268797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_i2s.vhd 4 2 " "Found 4 design units, including 2 entities, in source file audio_i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac_if-Behavioral " "Found design unit 1: dac_if-Behavioral" {  } { { "audio_i2s.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/audio_i2s.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280293 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 audio_top-Behavioral " "Found design unit 2: audio_top-Behavioral" {  } { { "audio_i2s.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/audio_i2s.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280293 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac_if " "Found entity 1: dac_if" {  } { { "audio_i2s.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/audio_i2s.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280293 ""} { "Info" "ISGN_ENTITY_NAME" "2 audio_top " "Found entity 2: audio_top" {  } { { "audio_i2s.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/audio_i2s.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "joydecoder_2.v 1 1 " "Found 1 design units, including 1 entities, in source file joydecoder_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 joydecoder " "Found entity 1: joydecoder" {  } { { "joydecoder_2.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/joydecoder_2.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbd_joystick_ua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbd_joystick_ua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Kbd_Joystick_ua-Behavioral " "Found design unit 1: Kbd_Joystick_ua-Behavioral" {  } { { "kbd_joystick_ua.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280311 ""} { "Info" "ISGN_ENTITY_NAME" "1 Kbd_Joystick_ua " "Found entity 1: Kbd_Joystick_ua" {  } { { "kbd_joystick_ua.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/video.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/video.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video " "Found entity 1: video" {  } { { "../../src/video.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/video.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/common/data_io.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/common/data_io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_io " "Found entity 1: data_io" {  } { { "../../../common/data_io.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/data_io.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/common/mist_video.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/common/mist_video.v" { { "Info" "ISGN_ENTITY_NAME" "1 mist_video " "Found entity 1: mist_video" {  } { { "../../../common/mist_video.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/mist_video.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/common/scandoubler.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/common/scandoubler.v" { { "Info" "ISGN_ENTITY_NAME" "1 scandoubler " "Found entity 1: scandoubler" {  } { { "../../../common/scandoubler.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/scandoubler.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/common/osd.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/common/osd.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd " "Found entity 1: osd" {  } { { "../../../common/osd.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/osd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/common/io_ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/common/io_ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_ps2_keyboard-Behavioral " "Found design unit 1: io_ps2_keyboard-Behavioral" {  } { { "../../../common/io_ps2_keyboard.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/io_ps2_keyboard.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280321 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_ps2_keyboard " "Found entity 1: io_ps2_keyboard" {  } { { "../../../common/io_ps2_keyboard.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/io_ps2_keyboard.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/common/kbd_joystick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/common/kbd_joystick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Kbd_Joystick-Behavioral " "Found design unit 1: Kbd_Joystick-Behavioral" {  } { { "../../../common/kbd_joystick.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/kbd_joystick.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280323 ""} { "Info" "ISGN_ENTITY_NAME" "1 Kbd_Joystick " "Found entity 1: Kbd_Joystick" {  } { { "../../../common/kbd_joystick.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/kbd_joystick.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/common/cofi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/common/cofi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cofi " "Found entity 1: cofi" {  } { { "../../../common/cofi.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/cofi.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/common/dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/common/dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac-rtl " "Found design unit 1: dac-rtl" {  } { { "../../../common/dac.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/dac.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280323 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "../../../common/dac.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/dac.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280323 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "patrons.v(101) " "Verilog HDL information at patrons.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "../../../common/patrons.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737402280323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/common/patrons.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/common/patrons.v" { { "Info" "ISGN_ENTITY_NAME" "1 patrons " "Found entity 1: patrons" {  } { { "../../../common/patrons.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/common/pumpsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/common/pumpsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 PumpSignal " "Found entity 1: PumpSignal" {  } { { "../../../common/PumpSignal.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/PumpSignal.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/common/scanlines.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/common/scanlines.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanlines " "Found entity 1: scanlines" {  } { { "../../../common/scanlines.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/scanlines.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/common/joystick_serial.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/common/joystick_serial.v" { { "Info" "ISGN_ENTITY_NAME" "1 joystick_serial " "Found entity 1: joystick_serial" {  } { { "../../../common/joystick_serial.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/joystick_serial.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/common/patrons_list.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/common/patrons_list.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 patrons_list-prom " "Found design unit 1: patrons_list-prom" {  } { { "../../../common/patrons_list.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons_list.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280331 ""} { "Info" "ISGN_ENTITY_NAME" "1 patrons_list " "Found entity 1: patrons_list" {  } { { "../../../common/patrons_list.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons_list.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/common/vga_font.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/common/vga_font.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_font-prom " "Found design unit 1: vga_font-prom" {  } { { "../../../common/vga_font.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/vga_font.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280343 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_font " "Found entity 1: vga_font" {  } { { "../../../common/vga_font.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/vga_font.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280343 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 NES_np1.sv(28) " "Verilog HDL Expression warning at NES_np1.sv(28): truncated literal to match 8 bits" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1737402280343 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 NES_np1.sv(113) " "Verilog HDL Expression warning at NES_np1.sv(113): truncated literal to match 8 bits" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 113 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1737402280343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_np1.sv 1 1 " "Found 1 design units, including 1 entities, in source file nes_np1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NES_np1 " "Found entity 1: NES_np1" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_intf " "Found entity 1: ps2_intf" {  } { { "ps2_intf.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/ps2_intf.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/keyboard.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigma_delta_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file sigma_delta_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma_delta_dac " "Found entity 1: sigma_delta_dac" {  } { { "sigma_delta_dac.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/sigma_delta_dac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/sdram.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/gameloader.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/gameloader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GameLoader " "Found entity 1: GameLoader" {  } { { "../../src/GameLoader.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/GameLoader.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/nes.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/nes.v" { { "Info" "ISGN_ENTITY_NAME" "1 DmaController " "Found entity 1: DmaController" {  } { { "../../src/nes.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/nes.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280354 ""} { "Info" "ISGN_ENTITY_NAME" "2 NES " "Found entity 2: NES" {  } { { "../../src/nes.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/nes.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/cart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/cart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cart_top " "Found entity 1: cart_top" {  } { { "../../src/cart.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/apu.sv 9 9 " "Found 9 design units, including 9 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/apu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LenCounterUnit " "Found entity 1: LenCounterUnit" {  } { { "../../src/apu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280364 ""} { "Info" "ISGN_ENTITY_NAME" "2 EnvelopeUnit " "Found entity 2: EnvelopeUnit" {  } { { "../../src/apu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280364 ""} { "Info" "ISGN_ENTITY_NAME" "3 SquareChan " "Found entity 3: SquareChan" {  } { { "../../src/apu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280364 ""} { "Info" "ISGN_ENTITY_NAME" "4 TriangleChan " "Found entity 4: TriangleChan" {  } { { "../../src/apu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280364 ""} { "Info" "ISGN_ENTITY_NAME" "5 NoiseChan " "Found entity 5: NoiseChan" {  } { { "../../src/apu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280364 ""} { "Info" "ISGN_ENTITY_NAME" "6 DmcChan " "Found entity 6: DmcChan" {  } { { "../../src/apu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280364 ""} { "Info" "ISGN_ENTITY_NAME" "7 FrameCtr " "Found entity 7: FrameCtr" {  } { { "../../src/apu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 665 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280364 ""} { "Info" "ISGN_ENTITY_NAME" "8 APU " "Found entity 8: APU" {  } { { "../../src/apu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 781 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280364 ""} { "Info" "ISGN_ENTITY_NAME" "9 APUMixer " "Found entity 9: APUMixer" {  } { { "../../src/apu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 1030 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280364 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ppu.sv(914) " "Verilog HDL information at ppu.sv(914): always construct contains both blocking and non-blocking assignments" {  } { { "../../src/ppu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 914 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737402280364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/ppu.sv 10 10 " "Found 10 design units, including 10 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/ppu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LoopyGen " "Found entity 1: LoopyGen" {  } { { "../../src/ppu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280372 ""} { "Info" "ISGN_ENTITY_NAME" "2 ClockGen " "Found entity 2: ClockGen" {  } { { "../../src/ppu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280372 ""} { "Info" "ISGN_ENTITY_NAME" "3 Sprite " "Found entity 3: Sprite" {  } { { "../../src/ppu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280372 ""} { "Info" "ISGN_ENTITY_NAME" "4 SpriteSet " "Found entity 4: SpriteSet" {  } { { "../../src/ppu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280372 ""} { "Info" "ISGN_ENTITY_NAME" "5 SpriteRAM " "Found entity 5: SpriteRAM" {  } { { "../../src/ppu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 280 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280372 ""} { "Info" "ISGN_ENTITY_NAME" "6 SpriteAddressGen " "Found entity 6: SpriteAddressGen" {  } { { "../../src/ppu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280372 ""} { "Info" "ISGN_ENTITY_NAME" "7 BgPainter " "Found entity 7: BgPainter" {  } { { "../../src/ppu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280372 ""} { "Info" "ISGN_ENTITY_NAME" "8 PixelMuxer " "Found entity 8: PixelMuxer" {  } { { "../../src/ppu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280372 ""} { "Info" "ISGN_ENTITY_NAME" "9 PaletteRam " "Found entity 9: PaletteRam" {  } { { "../../src/ppu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280372 ""} { "Info" "ISGN_ENTITY_NAME" "10 PPU " "Found entity 10: PPU" {  } { { "../../src/ppu.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/compat.v 5 5 " "Found 5 design units, including 5 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/compat.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXCY " "Found entity 1: MUXCY" {  } { { "../../src/compat.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/compat.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280374 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUXCY_L " "Found entity 2: MUXCY_L" {  } { { "../../src/compat.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/compat.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280374 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUXCY_D " "Found entity 3: MUXCY_D" {  } { { "../../src/compat.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/compat.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280374 ""} { "Info" "ISGN_ENTITY_NAME" "4 XORCY " "Found entity 4: XORCY" {  } { { "../../src/compat.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/compat.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280374 ""} { "Info" "ISGN_ENTITY_NAME" "5 XOR2 " "Found entity 5: XOR2" {  } { { "../../src/compat.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/compat.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/dsp.v 3 3 " "Found 3 design units, including 3 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/dsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mac " "Found entity 1: Mac" {  } { { "../../src/dsp.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/dsp.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280374 ""} { "Info" "ISGN_ENTITY_NAME" "2 Add24 " "Found entity 2: Add24" {  } { { "../../src/dsp.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/dsp.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280374 ""} { "Info" "ISGN_ENTITY_NAME" "3 FirFilter " "Found entity 3: FirFilter" {  } { { "../../src/dsp.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/dsp.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-SYN " "Found design unit 1: dpram-SYN" {  } { { "../../src/dpram.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/dpram.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280374 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "../../src/dpram.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/dpram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/eeprom_24c0x.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/eeprom_24c0x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EEPROM_24C0x " "Found entity 1: EEPROM_24C0x" {  } { { "../../src/EEPROM_24C0x.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/EEPROM_24C0x.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/attacktable.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/attacktable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 attack_table_mul-rtl " "Found design unit 1: attack_table_mul-rtl" {  } { { "../../src/OPLL/VM2413/attacktable.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/attacktable.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280382 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 attacktable-rtl " "Found design unit 2: attacktable-rtl" {  } { { "../../src/OPLL/VM2413/attacktable.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/attacktable.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280382 ""} { "Info" "ISGN_ENTITY_NAME" "1 attack_table_mul " "Found entity 1: attack_table_mul" {  } { { "../../src/OPLL/VM2413/attacktable.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/attacktable.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280382 ""} { "Info" "ISGN_ENTITY_NAME" "2 AttackTable " "Found entity 2: AttackTable" {  } { { "../../src/OPLL/VM2413/attacktable.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/attacktable.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Found design unit 1: controller-rtl" {  } { { "../../src/OPLL/VM2413/controller.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/controller.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280384 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../src/OPLL/VM2413/controller.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/controller.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/envelopegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/envelopegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 envelopegenerator-rtl " "Found design unit 1: envelopegenerator-rtl" {  } { { "../../src/OPLL/VM2413/envelopegenerator.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/envelopegenerator.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280384 ""} { "Info" "ISGN_ENTITY_NAME" "1 envelopegenerator " "Found entity 1: envelopegenerator" {  } { { "../../src/OPLL/VM2413/envelopegenerator.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/envelopegenerator.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/envelopememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/envelopememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EnvelopeMemory-RTL " "Found design unit 1: EnvelopeMemory-RTL" {  } { { "../../src/OPLL/VM2413/envelopememory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/envelopememory.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280384 ""} { "Info" "ISGN_ENTITY_NAME" "1 EnvelopeMemory " "Found entity 1: EnvelopeMemory" {  } { { "../../src/OPLL/VM2413/envelopememory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/envelopememory.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/feedbackmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/feedbackmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FeedbackMemory-RTL " "Found design unit 1: FeedbackMemory-RTL" {  } { { "../../src/OPLL/VM2413/feedbackmemory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/feedbackmemory.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280384 ""} { "Info" "ISGN_ENTITY_NAME" "1 FeedbackMemory " "Found entity 1: FeedbackMemory" {  } { { "../../src/OPLL/VM2413/feedbackmemory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/feedbackmemory.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/lineartable.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/lineartable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 linear_table_mul-rtl " "Found design unit 1: linear_table_mul-rtl" {  } { { "../../src/OPLL/VM2413/lineartable.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/lineartable.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280384 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lineartable-rtl " "Found design unit 2: lineartable-rtl" {  } { { "../../src/OPLL/VM2413/lineartable.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/lineartable.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280384 ""} { "Info" "ISGN_ENTITY_NAME" "1 linear_table_mul " "Found entity 1: linear_table_mul" {  } { { "../../src/OPLL/VM2413/lineartable.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/lineartable.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280384 ""} { "Info" "ISGN_ENTITY_NAME" "2 LinearTable " "Found entity 2: LinearTable" {  } { { "../../src/OPLL/VM2413/lineartable.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/lineartable.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/operator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/operator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operator-rtl " "Found design unit 1: Operator-rtl" {  } { { "../../src/OPLL/VM2413/operator.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/operator.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280384 ""} { "Info" "ISGN_ENTITY_NAME" "1 Operator " "Found entity 1: Operator" {  } { { "../../src/OPLL/VM2413/operator.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/operator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/opll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/opll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 opll-rtl " "Found design unit 1: opll-rtl" {  } { { "../../src/OPLL/VM2413/opll.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/opll.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280392 ""} { "Info" "ISGN_ENTITY_NAME" "1 opll " "Found entity 1: opll" {  } { { "../../src/OPLL/VM2413/opll.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/opll.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/outputgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/outputgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputGenerator-RTL " "Found design unit 1: OutputGenerator-RTL" {  } { { "../../src/OPLL/VM2413/outputgenerator.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/outputgenerator.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280394 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputGenerator " "Found entity 1: OutputGenerator" {  } { { "../../src/OPLL/VM2413/outputgenerator.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/outputgenerator.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/outputmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/outputmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputMemory-RTL " "Found design unit 1: OutputMemory-RTL" {  } { { "../../src/OPLL/VM2413/outputmemory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/outputmemory.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280394 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputMemory " "Found entity 1: OutputMemory" {  } { { "../../src/OPLL/VM2413/outputmemory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/outputmemory.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/phasegenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/phasegenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhaseGenerator-RTL " "Found design unit 1: PhaseGenerator-RTL" {  } { { "../../src/OPLL/VM2413/phasegenerator.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/phasegenerator.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280394 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseGenerator " "Found entity 1: PhaseGenerator" {  } { { "../../src/OPLL/VM2413/phasegenerator.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/phasegenerator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/phasememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/phasememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PhaseMemory-RTL " "Found design unit 1: PhaseMemory-RTL" {  } { { "../../src/OPLL/VM2413/phasememory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/phasememory.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280394 ""} { "Info" "ISGN_ENTITY_NAME" "1 PhaseMemory " "Found entity 1: PhaseMemory" {  } { { "../../src/OPLL/VM2413/phasememory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/phasememory.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/registermemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/registermemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registermemory-rtl " "Found design unit 1: registermemory-rtl" {  } { { "../../src/OPLL/VM2413/registermemory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/registermemory.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280394 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterMemory " "Found entity 1: RegisterMemory" {  } { { "../../src/OPLL/VM2413/registermemory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/registermemory.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/sinetable.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/sinetable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interpolate_mul-rtl " "Found design unit 1: interpolate_mul-rtl" {  } { { "../../src/OPLL/VM2413/sinetable.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/sinetable.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280394 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sinetable-rtl " "Found design unit 2: sinetable-rtl" {  } { { "../../src/OPLL/VM2413/sinetable.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/sinetable.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280394 ""} { "Info" "ISGN_ENTITY_NAME" "1 interpolate_mul " "Found entity 1: interpolate_mul" {  } { { "../../src/OPLL/VM2413/sinetable.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/sinetable.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280394 ""} { "Info" "ISGN_ENTITY_NAME" "2 SineTable " "Found entity 2: SineTable" {  } { { "../../src/OPLL/VM2413/sinetable.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/sinetable.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/slotcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/slotcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SlotCounter-rtl " "Found design unit 1: SlotCounter-rtl" {  } { { "../../src/OPLL/VM2413/slotcounter.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/slotcounter.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280402 ""} { "Info" "ISGN_ENTITY_NAME" "1 SlotCounter " "Found entity 1: SlotCounter" {  } { { "../../src/OPLL/VM2413/slotcounter.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/slotcounter.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/temporalmixer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/temporalmixer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TemporalMixer-RTL " "Found design unit 1: TemporalMixer-RTL" {  } { { "../../src/OPLL/VM2413/temporalmixer.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/temporalmixer.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280404 ""} { "Info" "ISGN_ENTITY_NAME" "1 TemporalMixer " "Found entity 1: TemporalMixer" {  } { { "../../src/OPLL/VM2413/temporalmixer.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/temporalmixer.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/vm2413.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/vm2413.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VM2413 " "Found design unit 1: VM2413" {  } { { "../../src/OPLL/VM2413/vm2413.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/vm2413.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280404 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 VM2413-body " "Found design unit 2: VM2413-body" {  } { { "../../src/OPLL/VM2413/vm2413.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/vm2413.vhd" 152 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/voicememory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/voicememory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VoiceMemory-RTL " "Found design unit 1: VoiceMemory-RTL" {  } { { "../../src/OPLL/VM2413/voicememory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/voicememory.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280404 ""} { "Info" "ISGN_ENTITY_NAME" "1 VoiceMemory " "Found entity 1: VoiceMemory" {  } { { "../../src/OPLL/VM2413/voicememory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/voicememory.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/voicerom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/vm2413/voicerom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VoiceRom-RTL " "Found design unit 1: VoiceRom-RTL" {  } { { "../../src/OPLL/VM2413/voicerom.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/voicerom.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280404 ""} { "Info" "ISGN_ENTITY_NAME" "1 VoiceRom " "Found entity 1: VoiceRom" {  } { { "../../src/OPLL/VM2413/voicerom.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/voicerom.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/opll/eseopll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/opll/eseopll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eseopll-RTL " "Found design unit 1: eseopll-RTL" {  } { { "../../src/OPLL/eseopll.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/eseopll.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280404 ""} { "Info" "ISGN_ENTITY_NAME" "1 eseopll " "Found entity 1: eseopll" {  } { { "../../src/OPLL/eseopll.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/eseopll.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280404 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(28) " "Verilog HDL warning at VRC.sv(28): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280404 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(29) " "Verilog HDL warning at VRC.sv(29): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280404 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(31) " "Verilog HDL warning at VRC.sv(31): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280404 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(36) " "Verilog HDL warning at VRC.sv(36): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280404 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(37) " "Verilog HDL warning at VRC.sv(37): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280404 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(125) " "Verilog HDL warning at VRC.sv(125): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 125 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280404 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(126) " "Verilog HDL warning at VRC.sv(126): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280404 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(128) " "Verilog HDL warning at VRC.sv(128): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 128 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(133) " "Verilog HDL warning at VRC.sv(133): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 133 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(134) " "Verilog HDL warning at VRC.sv(134): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 134 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(229) " "Verilog HDL warning at VRC.sv(229): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 229 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(230) " "Verilog HDL warning at VRC.sv(230): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 230 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(232) " "Verilog HDL warning at VRC.sv(232): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 232 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(237) " "Verilog HDL warning at VRC.sv(237): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(238) " "Verilog HDL warning at VRC.sv(238): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(384) " "Verilog HDL warning at VRC.sv(384): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 384 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(385) " "Verilog HDL warning at VRC.sv(385): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 385 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(387) " "Verilog HDL warning at VRC.sv(387): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 387 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(392) " "Verilog HDL warning at VRC.sv(392): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 392 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(393) " "Verilog HDL warning at VRC.sv(393): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 393 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(466) " "Verilog HDL warning at VRC.sv(466): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 466 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(467) " "Verilog HDL warning at VRC.sv(467): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 467 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(469) " "Verilog HDL warning at VRC.sv(469): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 469 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(474) " "Verilog HDL warning at VRC.sv(474): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 474 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "VRC.sv(475) " "Verilog HDL warning at VRC.sv(475): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 475 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/mappers/vrc.sv 10 10 " "Found 10 design units, including 10 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/mappers/vrc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VRC1 " "Found entity 1: VRC1" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280414 ""} { "Info" "ISGN_ENTITY_NAME" "2 VRC3 " "Found entity 2: VRC3" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280414 ""} { "Info" "ISGN_ENTITY_NAME" "3 VRC24 " "Found entity 3: VRC24" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280414 ""} { "Info" "ISGN_ENTITY_NAME" "4 VRC6 " "Found entity 4: VRC6" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280414 ""} { "Info" "ISGN_ENTITY_NAME" "5 VRC7 " "Found entity 5: VRC7" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 442 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280414 ""} { "Info" "ISGN_ENTITY_NAME" "6 MAPVRC6 " "Found entity 6: MAPVRC6" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 567 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280414 ""} { "Info" "ISGN_ENTITY_NAME" "7 vrcIRQ " "Found entity 7: vrcIRQ" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 703 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280414 ""} { "Info" "ISGN_ENTITY_NAME" "8 vrc7_mixed " "Found entity 8: vrc7_mixed" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 783 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280414 ""} { "Info" "ISGN_ENTITY_NAME" "9 vrc6_mixed " "Found entity 9: vrc6_mixed" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280414 ""} { "Info" "ISGN_ENTITY_NAME" "10 vrc6sound " "Found entity 10: vrc6sound" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(26) " "Verilog HDL warning at Sunsoft.sv(26): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(27) " "Verilog HDL warning at Sunsoft.sv(27): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(29) " "Verilog HDL warning at Sunsoft.sv(29): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(34) " "Verilog HDL warning at Sunsoft.sv(34): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(35) " "Verilog HDL warning at Sunsoft.sv(35): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(350) " "Verilog HDL warning at Sunsoft.sv(350): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 350 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(351) " "Verilog HDL warning at Sunsoft.sv(351): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 351 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(353) " "Verilog HDL warning at Sunsoft.sv(353): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 353 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(358) " "Verilog HDL warning at Sunsoft.sv(358): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 358 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(359) " "Verilog HDL warning at Sunsoft.sv(359): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 359 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(491) " "Verilog HDL warning at Sunsoft.sv(491): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 491 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(492) " "Verilog HDL warning at Sunsoft.sv(492): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 492 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(494) " "Verilog HDL warning at Sunsoft.sv(494): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 494 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(499) " "Verilog HDL warning at Sunsoft.sv(499): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 499 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sunsoft.sv(500) " "Verilog HDL warning at Sunsoft.sv(500): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 500 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/mappers/sunsoft.sv 5 5 " "Found 5 design units, including 5 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/mappers/sunsoft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mapper69 " "Found entity 1: Mapper69" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280414 ""} { "Info" "ISGN_ENTITY_NAME" "2 SS5b_mixed " "Found entity 2: SS5b_mixed" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280414 ""} { "Info" "ISGN_ENTITY_NAME" "3 SS5b_audio " "Found entity 3: SS5b_audio" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280414 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mapper67 " "Found entity 4: Mapper67" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280414 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mapper68 " "Found entity 5: Mapper68" {  } { { "../../src/mappers/Sunsoft.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280414 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(29) " "Verilog HDL warning at Sachen.sv(29): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(30) " "Verilog HDL warning at Sachen.sv(30): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(32) " "Verilog HDL warning at Sachen.sv(32): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(37) " "Verilog HDL warning at Sachen.sv(37): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(38) " "Verilog HDL warning at Sachen.sv(38): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280422 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sachen.sv(63) " "Verilog HDL information at Sachen.sv(63): always construct contains both blocking and non-blocking assignments" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737402280422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(171) " "Verilog HDL warning at Sachen.sv(171): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 171 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(172) " "Verilog HDL warning at Sachen.sv(172): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 172 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(174) " "Verilog HDL warning at Sachen.sv(174): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 174 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(179) " "Verilog HDL warning at Sachen.sv(179): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(180) " "Verilog HDL warning at Sachen.sv(180): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 180 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(288) " "Verilog HDL warning at Sachen.sv(288): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 288 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(289) " "Verilog HDL warning at Sachen.sv(289): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 289 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(291) " "Verilog HDL warning at Sachen.sv(291): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 291 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(296) " "Verilog HDL warning at Sachen.sv(296): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 296 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sachen.sv(297) " "Verilog HDL warning at Sachen.sv(297): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 297 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/mappers/sachen.sv 3 3 " "Found 3 design units, including 3 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/mappers/sachen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sachen8259 " "Found entity 1: Sachen8259" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280424 ""} { "Info" "ISGN_ENTITY_NAME" "2 SachenJV001 " "Found entity 2: SachenJV001" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280424 ""} { "Info" "ISGN_ENTITY_NAME" "3 SachenNROM " "Found entity 3: SachenNROM" {  } { { "../../src/mappers/Sachen.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sachen.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Namco.sv(29) " "Verilog HDL warning at Namco.sv(29): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Namco.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Namco.sv(30) " "Verilog HDL warning at Namco.sv(30): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Namco.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Namco.sv(32) " "Verilog HDL warning at Namco.sv(32): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Namco.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Namco.sv(37) " "Verilog HDL warning at Namco.sv(37): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Namco.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Namco.sv(38) " "Verilog HDL warning at Namco.sv(38): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/Namco.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/mappers/namco.sv 4 4 " "Found 4 design units, including 4 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/mappers/namco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N163 " "Found entity 1: N163" {  } { { "../../src/mappers/Namco.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280424 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAPN163 " "Found entity 2: MAPN163" {  } { { "../../src/mappers/Namco.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280424 ""} { "Info" "ISGN_ENTITY_NAME" "3 namco163_mixed " "Found entity 3: namco163_mixed" {  } { { "../../src/mappers/Namco.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280424 ""} { "Info" "ISGN_ENTITY_NAME" "4 namco163_sound " "Found entity 4: namco163_sound" {  } { { "../../src/mappers/Namco.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC5.sv(34) " "Verilog HDL warning at MMC5.sv(34): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC5.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC5.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC5.sv(35) " "Verilog HDL warning at MMC5.sv(35): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC5.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC5.sv" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC5.sv(37) " "Verilog HDL warning at MMC5.sv(37): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC5.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC5.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC5.sv(38) " "Verilog HDL warning at MMC5.sv(38): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC5.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC5.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC5.sv(43) " "Verilog HDL warning at MMC5.sv(43): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC5.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC5.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC5.sv(44) " "Verilog HDL warning at MMC5.sv(44): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC5.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC5.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/mappers/mmc5.sv 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/mappers/mmc5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MMC5 " "Found entity 1: MMC5" {  } { { "../../src/mappers/MMC5.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC5.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280424 ""} { "Info" "ISGN_ENTITY_NAME" "2 mmc5_mixed " "Found entity 2: mmc5_mixed" {  } { { "../../src/mappers/MMC5.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC5.sv" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(28) " "Verilog HDL warning at MMC3.sv(28): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(29) " "Verilog HDL warning at MMC3.sv(29): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280432 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(31) " "Verilog HDL warning at MMC3.sv(31): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280432 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(36) " "Verilog HDL warning at MMC3.sv(36): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280432 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(37) " "Verilog HDL warning at MMC3.sv(37): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280432 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MMC3.sv(79) " "Verilog HDL information at MMC3.sv(79): always construct contains both blocking and non-blocking assignments" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737402280432 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(219) " "Verilog HDL warning at MMC3.sv(219): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 219 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280432 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(220) " "Verilog HDL warning at MMC3.sv(220): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 220 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280432 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(222) " "Verilog HDL warning at MMC3.sv(222): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 222 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280432 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(227) " "Verilog HDL warning at MMC3.sv(227): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 227 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280432 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(228) " "Verilog HDL warning at MMC3.sv(228): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 228 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280432 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(553) " "Verilog HDL warning at MMC3.sv(553): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 553 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280432 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(554) " "Verilog HDL warning at MMC3.sv(554): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 554 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(556) " "Verilog HDL warning at MMC3.sv(556): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 556 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(561) " "Verilog HDL warning at MMC3.sv(561): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 561 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC3.sv(562) " "Verilog HDL warning at MMC3.sv(562): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 562 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/mappers/mmc3.sv 3 3 " "Found 3 design units, including 3 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/mappers/mmc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rambo1 " "Found entity 1: Rambo1" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280434 ""} { "Info" "ISGN_ENTITY_NAME" "2 MMC3 " "Found entity 2: MMC3" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280434 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mapper165 " "Found entity 3: Mapper165" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(28) " "Verilog HDL warning at MMC2.sv(28): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC2.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC2.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(29) " "Verilog HDL warning at MMC2.sv(29): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC2.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC2.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(31) " "Verilog HDL warning at MMC2.sv(31): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC2.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC2.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(36) " "Verilog HDL warning at MMC2.sv(36): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC2.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC2.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(37) " "Verilog HDL warning at MMC2.sv(37): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC2.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC2.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(188) " "Verilog HDL warning at MMC2.sv(188): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC2.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC2.sv" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(189) " "Verilog HDL warning at MMC2.sv(189): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC2.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC2.sv" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(191) " "Verilog HDL warning at MMC2.sv(191): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC2.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC2.sv" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(196) " "Verilog HDL warning at MMC2.sv(196): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC2.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC2.sv" 196 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC2.sv(197) " "Verilog HDL warning at MMC2.sv(197): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC2.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC2.sv" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/mappers/mmc2.sv 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/mappers/mmc2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MMC2 " "Found entity 1: MMC2" {  } { { "../../src/mappers/MMC2.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC2.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280434 ""} { "Info" "ISGN_ENTITY_NAME" "2 MMC4 " "Found entity 2: MMC4" {  } { { "../../src/mappers/MMC2.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC2.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC1.sv(28) " "Verilog HDL warning at MMC1.sv(28): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC1.sv(29) " "Verilog HDL warning at MMC1.sv(29): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC1.sv(31) " "Verilog HDL warning at MMC1.sv(31): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC1.sv(36) " "Verilog HDL warning at MMC1.sv(36): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC1.sv(37) " "Verilog HDL warning at MMC1.sv(37): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC1.sv(188) " "Verilog HDL warning at MMC1.sv(188): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MMC1.sv(189) " "Verilog HDL warning at MMC1.sv(189): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/mappers/mmc1.sv 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/mappers/mmc1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MMC1 " "Found entity 1: MMC1" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280434 ""} { "Info" "ISGN_ENTITY_NAME" "2 NesEvent " "Found entity 2: NesEvent" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(28) " "Verilog HDL warning at misc.sv(28): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(29) " "Verilog HDL warning at misc.sv(29): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(31) " "Verilog HDL warning at misc.sv(31): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(36) " "Verilog HDL warning at misc.sv(36): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(37) " "Verilog HDL warning at misc.sv(37): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(136) " "Verilog HDL warning at misc.sv(136): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 136 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(137) " "Verilog HDL warning at misc.sv(137): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(139) " "Verilog HDL warning at misc.sv(139): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(144) " "Verilog HDL warning at misc.sv(144): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280434 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(145) " "Verilog HDL warning at misc.sv(145): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(335) " "Verilog HDL warning at misc.sv(335): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 335 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(336) " "Verilog HDL warning at misc.sv(336): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 336 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(338) " "Verilog HDL warning at misc.sv(338): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 338 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(343) " "Verilog HDL warning at misc.sv(343): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 343 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(344) " "Verilog HDL warning at misc.sv(344): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(527) " "Verilog HDL warning at misc.sv(527): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 527 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(528) " "Verilog HDL warning at misc.sv(528): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 528 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(530) " "Verilog HDL warning at misc.sv(530): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 530 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(535) " "Verilog HDL warning at misc.sv(535): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 535 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(536) " "Verilog HDL warning at misc.sv(536): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 536 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(650) " "Verilog HDL warning at misc.sv(650): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 650 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(651) " "Verilog HDL warning at misc.sv(651): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 651 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280442 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(653) " "Verilog HDL warning at misc.sv(653): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 653 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(658) " "Verilog HDL warning at misc.sv(658): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 658 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(659) " "Verilog HDL warning at misc.sv(659): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 659 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(756) " "Verilog HDL warning at misc.sv(756): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 756 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(757) " "Verilog HDL warning at misc.sv(757): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 757 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(759) " "Verilog HDL warning at misc.sv(759): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 759 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(764) " "Verilog HDL warning at misc.sv(764): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 764 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(765) " "Verilog HDL warning at misc.sv(765): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 765 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(896) " "Verilog HDL warning at misc.sv(896): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 896 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(897) " "Verilog HDL warning at misc.sv(897): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 897 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(899) " "Verilog HDL warning at misc.sv(899): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 899 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(904) " "Verilog HDL warning at misc.sv(904): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 904 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(905) " "Verilog HDL warning at misc.sv(905): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 905 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(968) " "Verilog HDL warning at misc.sv(968): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 968 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(969) " "Verilog HDL warning at misc.sv(969): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 969 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(971) " "Verilog HDL warning at misc.sv(971): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 971 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(976) " "Verilog HDL warning at misc.sv(976): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 976 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(977) " "Verilog HDL warning at misc.sv(977): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 977 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1020) " "Verilog HDL warning at misc.sv(1020): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1020 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1021) " "Verilog HDL warning at misc.sv(1021): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1021 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1023) " "Verilog HDL warning at misc.sv(1023): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1023 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1028) " "Verilog HDL warning at misc.sv(1028): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1028 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1029) " "Verilog HDL warning at misc.sv(1029): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1029 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1091) " "Verilog HDL warning at misc.sv(1091): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1091 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1092) " "Verilog HDL warning at misc.sv(1092): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1092 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1094) " "Verilog HDL warning at misc.sv(1094): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1094 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1099) " "Verilog HDL warning at misc.sv(1099): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1099 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1100) " "Verilog HDL warning at misc.sv(1100): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1170) " "Verilog HDL warning at misc.sv(1170): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1170 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1171) " "Verilog HDL warning at misc.sv(1171): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1171 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1173) " "Verilog HDL warning at misc.sv(1173): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1173 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1178) " "Verilog HDL warning at misc.sv(1178): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1178 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1179) " "Verilog HDL warning at misc.sv(1179): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1179 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1248) " "Verilog HDL warning at misc.sv(1248): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1248 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1249) " "Verilog HDL warning at misc.sv(1249): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1249 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1251) " "Verilog HDL warning at misc.sv(1251): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1251 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1256) " "Verilog HDL warning at misc.sv(1256): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1256 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1257) " "Verilog HDL warning at misc.sv(1257): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1257 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1330) " "Verilog HDL warning at misc.sv(1330): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1330 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1331) " "Verilog HDL warning at misc.sv(1331): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1331 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1333) " "Verilog HDL warning at misc.sv(1333): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1333 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1338) " "Verilog HDL warning at misc.sv(1338): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1338 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1339) " "Verilog HDL warning at misc.sv(1339): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1339 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1402) " "Verilog HDL warning at misc.sv(1402): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1402 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1403) " "Verilog HDL warning at misc.sv(1403): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1403 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1405) " "Verilog HDL warning at misc.sv(1405): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1405 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1410) " "Verilog HDL warning at misc.sv(1410): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1410 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1411) " "Verilog HDL warning at misc.sv(1411): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1411 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1540) " "Verilog HDL warning at misc.sv(1540): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1540 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1541) " "Verilog HDL warning at misc.sv(1541): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1541 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1543) " "Verilog HDL warning at misc.sv(1543): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1543 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1548) " "Verilog HDL warning at misc.sv(1548): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1548 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1549) " "Verilog HDL warning at misc.sv(1549): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1549 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1630) " "Verilog HDL warning at misc.sv(1630): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1630 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1631) " "Verilog HDL warning at misc.sv(1631): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1631 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1633) " "Verilog HDL warning at misc.sv(1633): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1633 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1638) " "Verilog HDL warning at misc.sv(1638): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1638 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1639) " "Verilog HDL warning at misc.sv(1639): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1639 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1786) " "Verilog HDL warning at misc.sv(1786): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1786 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1787) " "Verilog HDL warning at misc.sv(1787): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1787 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1789) " "Verilog HDL warning at misc.sv(1789): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1789 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1794) " "Verilog HDL warning at misc.sv(1794): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1794 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1795) " "Verilog HDL warning at misc.sv(1795): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1795 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1861) " "Verilog HDL warning at misc.sv(1861): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1861 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1862) " "Verilog HDL warning at misc.sv(1862): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1862 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1864) " "Verilog HDL warning at misc.sv(1864): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1864 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1869) " "Verilog HDL warning at misc.sv(1869): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1869 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "misc.sv(1870) " "Verilog HDL warning at misc.sv(1870): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1870 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/mappers/misc.sv 18 18 " "Found 18 design units, including 18 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/mappers/misc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mapper15 " "Found entity 1: Mapper15" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mapper16 " "Found entity 2: Mapper16" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mapper18 " "Found entity 3: Mapper18" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mapper32 " "Found entity 4: Mapper32" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mapper42 " "Found entity 5: Mapper42" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 626 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mapper65 " "Found entity 6: Mapper65" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 732 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mapper41 " "Found entity 7: Mapper41" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 872 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mapper218 " "Found entity 8: Mapper218" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 944 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "9 Mapper228 " "Found entity 9: Mapper228" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 996 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "10 Mapper234 " "Found entity 10: Mapper234" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1067 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "11 Mapper72 " "Found entity 11: Mapper72" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "12 Mapper162 " "Found entity 12: Mapper162" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "13 Mapper164 " "Found entity 13: Mapper164" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "14 Nanjing " "Found entity 14: Nanjing" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "15 Mapper225 " "Found entity 15: Mapper225" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "16 NSF " "Found entity 16: NSF" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "17 Mapper111 " "Found entity 17: Mapper111" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""} { "Info" "ISGN_ENTITY_NAME" "18 Mapper83 " "Found entity 18: Mapper83" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280453 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "JYCompany.sv(61) " "Verilog HDL warning at JYCompany.sv(61): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/JYCompany.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/JYCompany.sv" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "JYCompany.sv(62) " "Verilog HDL warning at JYCompany.sv(62): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/JYCompany.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/JYCompany.sv" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "JYCompany.sv(64) " "Verilog HDL warning at JYCompany.sv(64): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/JYCompany.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/JYCompany.sv" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "JYCompany.sv(69) " "Verilog HDL warning at JYCompany.sv(69): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/JYCompany.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/JYCompany.sv" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "JYCompany.sv(70) " "Verilog HDL warning at JYCompany.sv(70): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/JYCompany.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/JYCompany.sv" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "JYCompany.sv(122) " "Verilog HDL information at JYCompany.sv(122): always construct contains both blocking and non-blocking assignments" {  } { { "../../src/mappers/JYCompany.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/JYCompany.sv" 122 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/mappers/jycompany.sv 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/mappers/jycompany.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../../src/mappers/JYCompany.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/JYCompany.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280455 ""} { "Info" "ISGN_ENTITY_NAME" "2 JYCompany " "Found entity 2: JYCompany" {  } { { "../../src/mappers/JYCompany.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/JYCompany.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(28) " "Verilog HDL warning at generic.sv(28): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(29) " "Verilog HDL warning at generic.sv(29): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(31) " "Verilog HDL warning at generic.sv(31): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(36) " "Verilog HDL warning at generic.sv(36): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(37) " "Verilog HDL warning at generic.sv(37): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(81) " "Verilog HDL warning at generic.sv(81): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(82) " "Verilog HDL warning at generic.sv(82): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(84) " "Verilog HDL warning at generic.sv(84): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(89) " "Verilog HDL warning at generic.sv(89): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(90) " "Verilog HDL warning at generic.sv(90): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(143) " "Verilog HDL warning at generic.sv(143): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 143 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(144) " "Verilog HDL warning at generic.sv(144): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 144 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(146) " "Verilog HDL warning at generic.sv(146): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 146 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(151) " "Verilog HDL warning at generic.sv(151): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 151 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(152) " "Verilog HDL warning at generic.sv(152): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 152 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(234) " "Verilog HDL warning at generic.sv(234): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(235) " "Verilog HDL warning at generic.sv(235): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(237) " "Verilog HDL warning at generic.sv(237): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(242) " "Verilog HDL warning at generic.sv(242): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 242 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(243) " "Verilog HDL warning at generic.sv(243): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 243 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(336) " "Verilog HDL warning at generic.sv(336): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 336 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(337) " "Verilog HDL warning at generic.sv(337): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 337 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(339) " "Verilog HDL warning at generic.sv(339): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 339 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(344) " "Verilog HDL warning at generic.sv(344): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(345) " "Verilog HDL warning at generic.sv(345): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 345 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(418) " "Verilog HDL warning at generic.sv(418): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(419) " "Verilog HDL warning at generic.sv(419): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 419 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(421) " "Verilog HDL warning at generic.sv(421): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 421 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(426) " "Verilog HDL warning at generic.sv(426): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 426 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(427) " "Verilog HDL warning at generic.sv(427): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 427 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(500) " "Verilog HDL warning at generic.sv(500): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 500 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(501) " "Verilog HDL warning at generic.sv(501): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 501 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(503) " "Verilog HDL warning at generic.sv(503): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 503 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(508) " "Verilog HDL warning at generic.sv(508): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 508 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(509) " "Verilog HDL warning at generic.sv(509): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 509 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(573) " "Verilog HDL warning at generic.sv(573): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 573 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(574) " "Verilog HDL warning at generic.sv(574): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 574 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(576) " "Verilog HDL warning at generic.sv(576): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 576 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(581) " "Verilog HDL warning at generic.sv(581): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 581 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(582) " "Verilog HDL warning at generic.sv(582): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 582 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(661) " "Verilog HDL warning at generic.sv(661): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 661 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(662) " "Verilog HDL warning at generic.sv(662): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 662 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(664) " "Verilog HDL warning at generic.sv(664): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 664 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(669) " "Verilog HDL warning at generic.sv(669): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 669 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(670) " "Verilog HDL warning at generic.sv(670): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 670 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(739) " "Verilog HDL warning at generic.sv(739): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 739 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(740) " "Verilog HDL warning at generic.sv(740): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 740 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(742) " "Verilog HDL warning at generic.sv(742): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 742 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(747) " "Verilog HDL warning at generic.sv(747): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 747 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(748) " "Verilog HDL warning at generic.sv(748): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 748 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(845) " "Verilog HDL warning at generic.sv(845): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 845 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(846) " "Verilog HDL warning at generic.sv(846): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 846 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(848) " "Verilog HDL warning at generic.sv(848): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 848 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(853) " "Verilog HDL warning at generic.sv(853): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 853 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(854) " "Verilog HDL warning at generic.sv(854): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 854 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(914) " "Verilog HDL warning at generic.sv(914): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 914 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(915) " "Verilog HDL warning at generic.sv(915): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 915 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(917) " "Verilog HDL warning at generic.sv(917): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 917 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(918) " "Verilog HDL warning at generic.sv(918): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 918 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(923) " "Verilog HDL warning at generic.sv(923): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 923 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "generic.sv(924) " "Verilog HDL warning at generic.sv(924): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 924 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/mappers/generic.sv 12 12 " "Found 12 design units, including 12 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/mappers/generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MMC0 " "Found entity 1: MMC0" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mapper13 " "Found entity 2: Mapper13" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mapper30 " "Found entity 3: Mapper30" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mapper66 " "Found entity 4: Mapper66" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mapper34 " "Found entity 5: Mapper34" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mapper71 " "Found entity 6: Mapper71" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 394 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mapper77 " "Found entity 7: Mapper77" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mapper78 " "Found entity 8: Mapper78" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 549 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""} { "Info" "ISGN_ENTITY_NAME" "9 Mapper79 " "Found entity 9: Mapper79" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""} { "Info" "ISGN_ENTITY_NAME" "10 Mapper89 " "Found entity 10: Mapper89" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""} { "Info" "ISGN_ENTITY_NAME" "11 Mapper107 " "Found entity 11: Mapper107" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 821 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""} { "Info" "ISGN_ENTITY_NAME" "12 Mapper28 " "Found entity 12: Mapper28" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 889 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FDS.sv(33) " "Verilog HDL warning at FDS.sv(33): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FDS.sv(34) " "Verilog HDL warning at FDS.sv(34): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FDS.sv(36) " "Verilog HDL warning at FDS.sv(36): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FDS.sv(41) " "Verilog HDL warning at FDS.sv(41): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FDS.sv(42) " "Verilog HDL warning at FDS.sv(42): extended using \"x\" or \"z\"" {  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/mappers/fds.sv 4 4 " "Found 4 design units, including 4 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/mappers/fds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MapperFDS " "Found entity 1: MapperFDS" {  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""} { "Info" "ISGN_ENTITY_NAME" "2 MAPFDS " "Found entity 2: MAPFDS" {  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""} { "Info" "ISGN_ENTITY_NAME" "3 fds_mixed " "Found entity 3: fds_mixed" {  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""} { "Info" "ISGN_ENTITY_NAME" "4 fds_audio " "Found entity 4: fds_audio" {  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/mappers/iir_filter.v 3 3 " "Found 3 design units, including 3 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/mappers/iir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIR_filter " "Found entity 1: IIR_filter" {  } { { "../../src/mappers/iir_filter.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/iir_filter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""} { "Info" "ISGN_ENTITY_NAME" "2 iir_filter_tap " "Found entity 2: iir_filter_tap" {  } { { "../../src/mappers/iir_filter.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/iir_filter.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""} { "Info" "ISGN_ENTITY_NAME" "3 DC_blocker " "Found entity 3: DC_blocker" {  } { { "../../src/mappers/iir_filter.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/iir_filter.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/t65/t65_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/t65/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "../../src/T65/T65_Pack.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65_Pack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280473 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T65_Pack-body " "Found design unit 2: T65_Pack-body" {  } { { "../../src/T65/T65_Pack.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65_Pack.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/t65/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/t65/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "../../src/T65/T65_ALU.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65_ALU.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280475 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "../../src/T65/T65_ALU.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65_ALU.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/t65/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/t65/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "../../src/T65/T65_MCode.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65_MCode.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280475 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "../../src/T65/T65_MCode.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65_MCode.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/neptuno2spi7125/_nes_color/nes/src/t65/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /fpga/neptuno2spi7125/_nes_color/nes/src/t65/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "../../src/T65/T65.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280475 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "../../src/T65/T65.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402280475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402280475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NES_np1 " "Elaborating entity \"NES_np1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737402281486 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "powerpad NES_np1.sv(583) " "Verilog HDL warning at NES_np1.sv(583): object powerpad used but never assigned" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 583 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1737402281501 "|NES_np1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn_one_player NES_np1.sv(615) " "Verilog HDL or VHDL warning at NES_np1.sv(615): object \"btn_one_player\" assigned a value but never read" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 615 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737402281501 "|NES_np1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn_two_players NES_np1.sv(616) " "Verilog HDL or VHDL warning at NES_np1.sv(616): object \"btn_two_players\" assigned a value but never read" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 616 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737402281501 "|NES_np1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn_coin NES_np1.sv(617) " "Verilog HDL or VHDL warning at NES_np1.sv(617): object \"btn_coin\" assigned a value but never read" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 617 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737402281501 "|NES_np1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 NES_np1.sv(372) " "Verilog HDL assignment warning at NES_np1.sv(372): truncated value with size 3 to match size of target (2)" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737402281555 "|NES_np1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nsf_player.data_a 0 NES_np1.sv(356) " "Net \"nsf_player.data_a\" at NES_np1.sv(356) has no driver or initial value, using a default initial value '0'" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 356 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737402281586 "|NES_np1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nsf_player.waddr_a 0 NES_np1.sv(356) " "Net \"nsf_player.waddr_a\" at NES_np1.sv(356) has no driver or initial value, using a default initial value '0'" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 356 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737402281586 "|NES_np1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "powerpad 0 NES_np1.sv(583) " "Net \"powerpad\" at NES_np1.sv(583) has no driver or initial value, using a default initial value '0'" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 583 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737402281586 "|NES_np1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nsf_player.we_a 0 NES_np1.sv(356) " "Net \"nsf_player.we_a\" at NES_np1.sv(356) has no driver or initial value, using a default initial value '0'" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 356 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737402281586 "|NES_np1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "joydecoder joydecoder:joystick_serial " "Elaborating entity \"joydecoder\" for hierarchy \"joydecoder:joystick_serial\"" {  } { { "NES_np1.sv" "joystick_serial" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402281639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PumpSignal PumpSignal:PumpSignal " "Elaborating entity \"PumpSignal\" for hierarchy \"PumpSignal:PumpSignal\"" {  } { { "NES_np1.sv" "PumpSignal" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402281686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PumpSignal.v(29) " "Verilog HDL assignment warning at PumpSignal.v(29): truncated value with size 32 to match size of target (16)" {  } { { "../../../common/PumpSignal.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/PumpSignal.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737402281686 "|NES_np1|PumpSignal:PumpSignal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk clk:clock_21mhz " "Elaborating entity \"clk\" for hierarchy \"clk:clock_21mhz\"" {  } { { "NES_np1.sv" "clock_21mhz" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402281686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk:clock_21mhz\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk:clock_21mhz\|altpll:altpll_component\"" {  } { { "clk.v" "altpll_component" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/clk.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402281787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk:clock_21mhz\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk:clock_21mhz\|altpll:altpll_component\"" {  } { { "clk.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/clk.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402281840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk:clock_21mhz\|altpll:altpll_component " "Instantiated megafunction \"clk:clock_21mhz\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000 " "Parameter \"clk0_divide_by\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 85909 " "Parameter \"clk0_multiply_by\" = \"85909\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50000 " "Parameter \"clk1_divide_by\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 21477 " "Parameter \"clk1_multiply_by\" = \"21477\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50000 " "Parameter \"clk2_divide_by\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 85909 " "Parameter \"clk2_multiply_by\" = \"85909\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1200 " "Parameter \"clk2_phase_shift\" = \"-1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402281840 ""}  } { { "clk.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/clk.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402281840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_altpll " "Found entity 1: clk_altpll" {  } { { "db/clk_altpll.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402281925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402281925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_altpll clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated " "Elaborating entity \"clk_altpll\" for hierarchy \"clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402281925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameLoader GameLoader:loader " "Elaborating entity \"GameLoader\" for hierarchy \"GameLoader:loader\"" {  } { { "NES_np1.sv" "loader" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402281940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NES NES:nes " "Elaborating entity \"NES\" for hierarchy \"NES:nes\"" {  } { { "NES_np1.sv" "nes" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282009 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "genie_ovr nes.v(489) " "Verilog HDL warning at nes.v(489): object genie_ovr used but never assigned" {  } { { "../../src/nes.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/nes.v" 489 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1737402282025 "|NES_np1|NES:nes"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "genie_data nes.v(490) " "Verilog HDL warning at nes.v(490): object genie_data used but never assigned" {  } { { "../../src/nes.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/nes.v" 490 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1737402282025 "|NES_np1|NES:nes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "genie_data 0 nes.v(490) " "Net \"genie_data\" at nes.v(490) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/nes.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/nes.v" 490 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737402282025 "|NES_np1|NES:nes"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "genie_ovr 0 nes.v(489) " "Net \"genie_ovr\" at nes.v(489) has no driver or initial value, using a default initial value '0'" {  } { { "../../src/nes.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/nes.v" 489 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737402282025 "|NES_np1|NES:nes"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gg_avail nes.v(118) " "Output port \"gg_avail\" at nes.v(118) has no driver" {  } { { "../../src/nes.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/nes.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737402282025 "|NES_np1|NES:nes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65 NES:nes\|T65:cpu " "Elaborating entity \"T65\" for hierarchy \"NES:nes\|T65:cpu\"" {  } { { "../../src/nes.v" "cpu" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/nes.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_MCode NES:nes\|T65:cpu\|T65_MCode:mcode " "Elaborating entity \"T65_MCode\" for hierarchy \"NES:nes\|T65:cpu\|T65_MCode:mcode\"" {  } { { "../../src/T65/T65.vhd" "mcode" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T65_ALU NES:nes\|T65:cpu\|T65_ALU:alu " "Elaborating entity \"T65_ALU\" for hierarchy \"NES:nes\|T65:cpu\|T65_ALU:alu\"" {  } { { "../../src/T65/T65.vhd" "alu" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DmaController NES:nes\|DmaController:dma " "Elaborating entity \"DmaController\" for hierarchy \"NES:nes\|DmaController:dma\"" {  } { { "../../src/nes.v" "dma" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/nes.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "APU NES:nes\|APU:apu " "Elaborating entity \"APU\" for hierarchy \"NES:nes\|APU:apu\"" {  } { { "../../src/nes.v" "apu" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/nes.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SquareChan NES:nes\|APU:apu\|SquareChan:Squ1 " "Elaborating entity \"SquareChan\" for hierarchy \"NES:nes\|APU:apu\|SquareChan:Squ1\"" {  } { { "../../src/apu.sv" "Squ1" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LenCounterUnit NES:nes\|APU:apu\|SquareChan:Squ1\|LenCounterUnit:LenSq " "Elaborating entity \"LenCounterUnit\" for hierarchy \"NES:nes\|APU:apu\|SquareChan:Squ1\|LenCounterUnit:LenSq\"" {  } { { "../../src/apu.sv" "LenSq" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EnvelopeUnit NES:nes\|APU:apu\|SquareChan:Squ1\|EnvelopeUnit:EnvSq " "Elaborating entity \"EnvelopeUnit\" for hierarchy \"NES:nes\|APU:apu\|SquareChan:Squ1\|EnvelopeUnit:EnvSq\"" {  } { { "../../src/apu.sv" "EnvSq" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TriangleChan NES:nes\|APU:apu\|TriangleChan:Tri " "Elaborating entity \"TriangleChan\" for hierarchy \"NES:nes\|APU:apu\|TriangleChan:Tri\"" {  } { { "../../src/apu.sv" "Tri" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoiseChan NES:nes\|APU:apu\|NoiseChan:Noi " "Elaborating entity \"NoiseChan\" for hierarchy \"NES:nes\|APU:apu\|NoiseChan:Noi\"" {  } { { "../../src/apu.sv" "Noi" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DmcChan NES:nes\|APU:apu\|DmcChan:Dmc " "Elaborating entity \"DmcChan\" for hierarchy \"NES:nes\|APU:apu\|DmcChan:Dmc\"" {  } { { "../../src/apu.sv" "Dmc" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "APUMixer NES:nes\|APU:apu\|APUMixer:mixer " "Elaborating entity \"APUMixer\" for hierarchy \"NES:nes\|APU:apu\|APUMixer:mixer\"" {  } { { "../../src/apu.sv" "mixer" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameCtr NES:nes\|APU:apu\|FrameCtr:frame_counter " "Elaborating entity \"FrameCtr\" for hierarchy \"NES:nes\|APU:apu\|FrameCtr:frame_counter\"" {  } { { "../../src/apu.sv" "frame_counter" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/apu.sv" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPU NES:nes\|PPU:ppu " "Elaborating entity \"PPU\" for hierarchy \"NES:nes\|PPU:ppu\"" {  } { { "../../src/nes.v" "ppu" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/nes.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGen NES:nes\|PPU:ppu\|ClockGen:clock " "Elaborating entity \"ClockGen\" for hierarchy \"NES:nes\|PPU:ppu\|ClockGen:clock\"" {  } { { "../../src/ppu.sv" "clock" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoopyGen NES:nes\|PPU:ppu\|LoopyGen:loopy0 " "Elaborating entity \"LoopyGen\" for hierarchy \"NES:nes\|PPU:ppu\|LoopyGen:loopy0\"" {  } { { "../../src/ppu.sv" "loopy0" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BgPainter NES:nes\|PPU:ppu\|BgPainter:bg_painter " "Elaborating entity \"BgPainter\" for hierarchy \"NES:nes\|PPU:ppu\|BgPainter:bg_painter\"" {  } { { "../../src/ppu.sv" "bg_painter" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpriteRAM NES:nes\|PPU:ppu\|SpriteRAM:sprite_ram " "Elaborating entity \"SpriteRAM\" for hierarchy \"NES:nes\|PPU:ppu\|SpriteRAM:sprite_ram\"" {  } { { "../../src/ppu.sv" "sprite_ram" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpriteAddressGen NES:nes\|PPU:ppu\|SpriteAddressGen:address_gen " "Elaborating entity \"SpriteAddressGen\" for hierarchy \"NES:nes\|PPU:ppu\|SpriteAddressGen:address_gen\"" {  } { { "../../src/ppu.sv" "address_gen" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpriteSet NES:nes\|PPU:ppu\|SpriteSet:sprite_gen " "Elaborating entity \"SpriteSet\" for hierarchy \"NES:nes\|PPU:ppu\|SpriteSet:sprite_gen\"" {  } { { "../../src/ppu.sv" "sprite_gen" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sprite NES:nes\|PPU:ppu\|SpriteSet:sprite_gen\|Sprite:sprite7 " "Elaborating entity \"Sprite\" for hierarchy \"NES:nes\|PPU:ppu\|SpriteSet:sprite_gen\|Sprite:sprite7\"" {  } { { "../../src/ppu.sv" "sprite7" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelMuxer NES:nes\|PPU:ppu\|PixelMuxer:pixel_muxer " "Elaborating entity \"PixelMuxer\" for hierarchy \"NES:nes\|PPU:ppu\|PixelMuxer:pixel_muxer\"" {  } { { "../../src/ppu.sv" "pixel_muxer" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PaletteRam NES:nes\|PPU:ppu\|PaletteRam:palette_ram " "Elaborating entity \"PaletteRam\" for hierarchy \"NES:nes\|PPU:ppu\|PaletteRam:palette_ram\"" {  } { { "../../src/ppu.sv" "palette_ram" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cart_top NES:nes\|cart_top:multi_mapper " "Elaborating entity \"cart_top\" for hierarchy \"NES:nes\|cart_top:multi_mapper\"" {  } { { "../../src/nes.v" "multi_mapper" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/nes.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MMC0 NES:nes\|cart_top:multi_mapper\|MMC0:mmc0 " "Elaborating entity \"MMC0\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\"" {  } { { "../../src/cart.sv" "mmc0" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MMC1 NES:nes\|cart_top:multi_mapper\|MMC1:mmc1 " "Elaborating entity \"MMC1\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\"" {  } { { "../../src/cart.sv" "mmc1" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper28 NES:nes\|cart_top:multi_mapper\|Mapper28:map28 " "Elaborating entity \"Mapper28\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper28:map28\"" {  } { { "../../src/cart.sv" "map28" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper30 NES:nes\|cart_top:multi_mapper\|Mapper30:map30 " "Elaborating entity \"Mapper30\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper30:map30\"" {  } { { "../../src/cart.sv" "map30" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper32 NES:nes\|cart_top:multi_mapper\|Mapper32:map32 " "Elaborating entity \"Mapper32\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper32:map32\"" {  } { { "../../src/cart.sv" "map32" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MMC2 NES:nes\|cart_top:multi_mapper\|MMC2:mmc2 " "Elaborating entity \"MMC2\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|MMC2:mmc2\"" {  } { { "../../src/cart.sv" "mmc2" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MMC3 NES:nes\|cart_top:multi_mapper\|MMC3:mmc3 " "Elaborating entity \"MMC3\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\"" {  } { { "../../src/cart.sv" "mmc3" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MMC4 NES:nes\|cart_top:multi_mapper\|MMC4:mmc4 " "Elaborating entity \"MMC4\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|MMC4:mmc4\"" {  } { { "../../src/cart.sv" "mmc4" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MMC5 NES:nes\|cart_top:multi_mapper\|MMC5:mmc5 " "Elaborating entity \"MMC5\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|MMC5:mmc5\"" {  } { { "../../src/cart.sv" "mmc5" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper13 NES:nes\|cart_top:multi_mapper\|Mapper13:map13 " "Elaborating entity \"Mapper13\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper13:map13\"" {  } { { "../../src/cart.sv" "map13" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper15 NES:nes\|cart_top:multi_mapper\|Mapper15:map15 " "Elaborating entity \"Mapper15\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper15:map15\"" {  } { { "../../src/cart.sv" "map15" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper16 NES:nes\|cart_top:multi_mapper\|Mapper16:map16 " "Elaborating entity \"Mapper16\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper16:map16\"" {  } { { "../../src/cart.sv" "map16" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EEPROM_24C0x NES:nes\|cart_top:multi_mapper\|Mapper16:map16\|EEPROM_24C0x:eeprom " "Elaborating entity \"EEPROM_24C0x\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper16:map16\|EEPROM_24C0x:eeprom\"" {  } { { "../../src/mappers/misc.sv" "eeprom" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402282997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper18 NES:nes\|cart_top:multi_mapper\|Mapper18:map18 " "Elaborating entity \"Mapper18\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper18:map18\"" {  } { { "../../src/cart.sv" "map18" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper34 NES:nes\|cart_top:multi_mapper\|Mapper34:map34 " "Elaborating entity \"Mapper34\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper34:map34\"" {  } { { "../../src/cart.sv" "map34" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper41 NES:nes\|cart_top:multi_mapper\|Mapper41:map41 " "Elaborating entity \"Mapper41\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper41:map41\"" {  } { { "../../src/cart.sv" "map41" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper42 NES:nes\|cart_top:multi_mapper\|Mapper42:map42 " "Elaborating entity \"Mapper42\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper42:map42\"" {  } { { "../../src/cart.sv" "map42" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper65 NES:nes\|cart_top:multi_mapper\|Mapper65:map65 " "Elaborating entity \"Mapper65\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper65:map65\"" {  } { { "../../src/cart.sv" "map65" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper66 NES:nes\|cart_top:multi_mapper\|Mapper66:map66 " "Elaborating entity \"Mapper66\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper66:map66\"" {  } { { "../../src/cart.sv" "map66" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper67 NES:nes\|cart_top:multi_mapper\|Mapper67:map67 " "Elaborating entity \"Mapper67\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper67:map67\"" {  } { { "../../src/cart.sv" "map67" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper68 NES:nes\|cart_top:multi_mapper\|Mapper68:map68 " "Elaborating entity \"Mapper68\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper68:map68\"" {  } { { "../../src/cart.sv" "map68" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper69 NES:nes\|cart_top:multi_mapper\|Mapper69:map69 " "Elaborating entity \"Mapper69\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper69:map69\"" {  } { { "../../src/cart.sv" "map69" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper71 NES:nes\|cart_top:multi_mapper\|Mapper71:map71 " "Elaborating entity \"Mapper71\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper71:map71\"" {  } { { "../../src/cart.sv" "map71" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper72 NES:nes\|cart_top:multi_mapper\|Mapper72:map72 " "Elaborating entity \"Mapper72\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper72:map72\"" {  } { { "../../src/cart.sv" "map72" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper77 NES:nes\|cart_top:multi_mapper\|Mapper77:map77 " "Elaborating entity \"Mapper77\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper77:map77\"" {  } { { "../../src/cart.sv" "map77" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper78 NES:nes\|cart_top:multi_mapper\|Mapper78:map78 " "Elaborating entity \"Mapper78\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper78:map78\"" {  } { { "../../src/cart.sv" "map78" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper79 NES:nes\|cart_top:multi_mapper\|Mapper79:map79 " "Elaborating entity \"Mapper79\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper79:map79\"" {  } { { "../../src/cart.sv" "map79" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper83 NES:nes\|cart_top:multi_mapper\|Mapper83:map83 " "Elaborating entity \"Mapper83\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper83:map83\"" {  } { { "../../src/cart.sv" "map83" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper89 NES:nes\|cart_top:multi_mapper\|Mapper89:map89 " "Elaborating entity \"Mapper89\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper89:map89\"" {  } { { "../../src/cart.sv" "map89" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper107 NES:nes\|cart_top:multi_mapper\|Mapper107:map107 " "Elaborating entity \"Mapper107\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper107:map107\"" {  } { { "../../src/cart.sv" "map107" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper111 NES:nes\|cart_top:multi_mapper\|Mapper111:map111 " "Elaborating entity \"Mapper111\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper111:map111\"" {  } { { "../../src/cart.sv" "map111" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper165 NES:nes\|cart_top:multi_mapper\|Mapper165:map165 " "Elaborating entity \"Mapper165\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper165:map165\"" {  } { { "../../src/cart.sv" "map165" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper218 NES:nes\|cart_top:multi_mapper\|Mapper218:map218 " "Elaborating entity \"Mapper218\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper218:map218\"" {  } { { "../../src/cart.sv" "map218" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper228 NES:nes\|cart_top:multi_mapper\|Mapper228:map228 " "Elaborating entity \"Mapper228\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper228:map228\"" {  } { { "../../src/cart.sv" "map228" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper234 NES:nes\|cart_top:multi_mapper\|Mapper234:map234 " "Elaborating entity \"Mapper234\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper234:map234\"" {  } { { "../../src/cart.sv" "map234" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rambo1 NES:nes\|cart_top:multi_mapper\|Rambo1:rambo1 " "Elaborating entity \"Rambo1\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Rambo1:rambo1\"" {  } { { "../../src/cart.sv" "rambo1" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NesEvent NES:nes\|cart_top:multi_mapper\|NesEvent:nesev " "Elaborating entity \"NesEvent\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\"" {  } { { "../../src/cart.sv" "nesev" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRC1 NES:nes\|cart_top:multi_mapper\|VRC1:vrc1 " "Elaborating entity \"VRC1\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|VRC1:vrc1\"" {  } { { "../../src/cart.sv" "vrc1" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRC3 NES:nes\|cart_top:multi_mapper\|VRC3:vrc3 " "Elaborating entity \"VRC3\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|VRC3:vrc3\"" {  } { { "../../src/cart.sv" "vrc3" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRC24 NES:nes\|cart_top:multi_mapper\|VRC24:vrc24 " "Elaborating entity \"VRC24\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|VRC24:vrc24\"" {  } { { "../../src/cart.sv" "vrc24" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vrcIRQ NES:nes\|cart_top:multi_mapper\|VRC24:vrc24\|vrcIRQ:vrc4irq " "Elaborating entity \"vrcIRQ\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|VRC24:vrc24\|vrcIRQ:vrc4irq\"" {  } { { "../../src/mappers/VRC.sv" "vrc4irq" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRC6 NES:nes\|cart_top:multi_mapper\|VRC6:vrc6 " "Elaborating entity \"VRC6\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|VRC6:vrc6\"" {  } { { "../../src/cart.sv" "vrc6" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAPVRC6 NES:nes\|cart_top:multi_mapper\|VRC6:vrc6\|MAPVRC6:vrc6 " "Elaborating entity \"MAPVRC6\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|VRC6:vrc6\|MAPVRC6:vrc6\"" {  } { { "../../src/mappers/VRC.sv" "vrc6" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRC7 NES:nes\|cart_top:multi_mapper\|VRC7:vrc7 " "Elaborating entity \"VRC7\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|VRC7:vrc7\"" {  } { { "../../src/cart.sv" "vrc7" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N163 NES:nes\|cart_top:multi_mapper\|N163:n163 " "Elaborating entity \"N163\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|N163:n163\"" {  } { { "../../src/cart.sv" "n163" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAPN163 NES:nes\|cart_top:multi_mapper\|N163:n163\|MAPN163:n163 " "Elaborating entity \"MAPN163\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|N163:n163\|MAPN163:n163\"" {  } { { "../../src/mappers/Namco.sv" "n163" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper162 NES:nes\|cart_top:multi_mapper\|Mapper162:map162 " "Elaborating entity \"Mapper162\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper162:map162\"" {  } { { "../../src/cart.sv" "map162" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nanjing NES:nes\|cart_top:multi_mapper\|Nanjing:map163 " "Elaborating entity \"Nanjing\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Nanjing:map163\"" {  } { { "../../src/cart.sv" "map163" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper164 NES:nes\|cart_top:multi_mapper\|Mapper164:map164 " "Elaborating entity \"Mapper164\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper164:map164\"" {  } { { "../../src/cart.sv" "map164" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sachen8259 NES:nes\|cart_top:multi_mapper\|Sachen8259:sachen " "Elaborating entity \"Sachen8259\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Sachen8259:sachen\"" {  } { { "../../src/cart.sv" "sachen" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SachenJV001 NES:nes\|cart_top:multi_mapper\|SachenJV001:sachenj " "Elaborating entity \"SachenJV001\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|SachenJV001:sachenj\"" {  } { { "../../src/cart.sv" "sachenj" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SachenNROM NES:nes\|cart_top:multi_mapper\|SachenNROM:sachenn " "Elaborating entity \"SachenNROM\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|SachenNROM:sachenn\"" {  } { { "../../src/cart.sv" "sachenn" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JYCompany NES:nes\|cart_top:multi_mapper\|JYCompany:jycompany " "Elaborating entity \"JYCompany\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|JYCompany:jycompany\"" {  } { { "../../src/cart.sv" "jycompany" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier NES:nes\|cart_top:multi_mapper\|JYCompany:jycompany\|multiplier:mp " "Elaborating entity \"multiplier\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|JYCompany:jycompany\|multiplier:mp\"" {  } { { "../../src/mappers/JYCompany.sv" "mp" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/JYCompany.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper225 NES:nes\|cart_top:multi_mapper\|Mapper225:map225 " "Elaborating entity \"Mapper225\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|Mapper225:map225\"" {  } { { "../../src/cart.sv" "map225" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MapperFDS NES:nes\|cart_top:multi_mapper\|MapperFDS:mapfds " "Elaborating entity \"MapperFDS\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|MapperFDS:mapfds\"" {  } { { "../../src/cart.sv" "mapfds" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAPFDS NES:nes\|cart_top:multi_mapper\|MapperFDS:mapfds\|MAPFDS:fds " "Elaborating entity \"MAPFDS\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|MapperFDS:mapfds\|MAPFDS:fds\"" {  } { { "../../src/mappers/FDS.sv" "fds" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NSF NES:nes\|cart_top:multi_mapper\|NSF:nsfplayer " "Elaborating entity \"NSF\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|NSF:nsfplayer\"" {  } { { "../../src/cart.sv" "nsfplayer" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402283987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SS5b_mixed NES:nes\|cart_top:multi_mapper\|SS5b_mixed:snd_5bm " "Elaborating entity \"SS5b_mixed\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|SS5b_mixed:snd_5bm\"" {  } { { "../../src/cart.sv" "snd_5bm" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SS5b_audio NES:nes\|cart_top:multi_mapper\|SS5b_mixed:snd_5bm\|SS5b_audio:snd_5b " "Elaborating entity \"SS5b_audio\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|SS5b_mixed:snd_5bm\|SS5b_audio:snd_5b\"" {  } { { "../../src/mappers/Sunsoft.sv" "snd_5b" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Sunsoft.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "namco163_mixed NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163 " "Elaborating entity \"namco163_mixed\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\"" {  } { { "../../src/cart.sv" "snd_n163" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "namco163_sound NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163 " "Elaborating entity \"namco163_sound\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\"" {  } { { "../../src/mappers/Namco.sv" "n163" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|dpram:modtable " "Elaborating entity \"dpram\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|dpram:modtable\"" {  } { { "../../src/mappers/Namco.sv" "modtable" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|dpram:modtable\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|dpram:modtable\|altsyncram:altsyncram_component\"" {  } { { "../../src/dpram.vhd" "altsyncram_component" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/dpram.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|dpram:modtable\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|dpram:modtable\|altsyncram:altsyncram_component\"" {  } { { "../../src/dpram.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/dpram.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|dpram:modtable\|altsyncram:altsyncram_component " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|dpram:modtable\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file   " "Parameter \"init_file\" = \" \"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402284177 ""}  } { { "../../src/dpram.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/dpram.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402284177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qef2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qef2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qef2 " "Found entity 1: altsyncram_qef2" {  } { { "db/altsyncram_qef2.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_qef2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402284230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402284230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qef2 NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|dpram:modtable\|altsyncram:altsyncram_component\|altsyncram_qef2:auto_generated " "Elaborating entity \"altsyncram_qef2\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|dpram:modtable\|altsyncram:altsyncram_component\|altsyncram_qef2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmc5_mixed NES:nes\|cart_top:multi_mapper\|mmc5_mixed:snd_mmc5 " "Elaborating entity \"mmc5_mixed\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|mmc5_mixed:snd_mmc5\"" {  } { { "../../src/cart.sv" "snd_mmc5" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fds_mixed NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds " "Elaborating entity \"fds_mixed\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\"" {  } { { "../../src/cart.sv" "snd_fds" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fds_audio NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio " "Elaborating entity \"fds_audio\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\"" {  } { { "../../src/mappers/FDS.sv" "fds_audio" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIR_filter NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|IIR_filter:fds_filter " "Elaborating entity \"IIR_filter\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|IIR_filter:fds_filter\"" {  } { { "../../src/mappers/FDS.sv" "fds_filter" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iir_filter_tap NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|IIR_filter:fds_filter\|iir_filter_tap:iir_tap_0 " "Elaborating entity \"iir_filter_tap\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|IIR_filter:fds_filter\|iir_filter_tap:iir_tap_0\"" {  } { { "../../src/mappers/iir_filter.v" "iir_tap_0" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/iir_filter.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vrc7_mixed NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7 " "Elaborating entity \"vrc7_mixed\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\"" {  } { { "../../src/cart.sv" "snd_vrc7" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eseopll NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7 " "Elaborating entity \"eseopll\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\"" {  } { { "../../src/mappers/VRC.sv" "ym2143vrc7" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opll NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1 " "Elaborating entity \"opll\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\"" {  } { { "../../src/OPLL/eseopll.vhd" "U1" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/eseopll.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlotCounter NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|SlotCounter:s0 " "Elaborating entity \"SlotCounter\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|SlotCounter:s0\"" {  } { { "../../src/OPLL/VM2413/opll.vhd" "s0" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/opll.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlotCounter NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|SlotCounter:s2 " "Elaborating entity \"SlotCounter\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|SlotCounter:s2\"" {  } { { "../../src/OPLL/VM2413/opll.vhd" "s2" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/opll.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlotCounter NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|SlotCounter:s5 " "Elaborating entity \"SlotCounter\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|SlotCounter:s5\"" {  } { { "../../src/OPLL/VM2413/opll.vhd" "s5" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/opll.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlotCounter NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|SlotCounter:s8 " "Elaborating entity \"SlotCounter\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|SlotCounter:s8\"" {  } { { "../../src/OPLL/VM2413/opll.vhd" "s8" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/opll.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct " "Elaborating entity \"controller\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\"" {  } { { "../../src/OPLL/VM2413/opll.vhd" "ct" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/opll.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterMemory NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory " "Elaborating entity \"RegisterMemory\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\"" {  } { { "../../src/OPLL/VM2413/controller.vhd" "u_register_memory" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/controller.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VoiceMemory NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem " "Elaborating entity \"VoiceMemory\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\"" {  } { { "../../src/OPLL/VM2413/controller.vhd" "vmem" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/controller.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VoiceRom NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|VoiceRom:ROM2413 " "Elaborating entity \"VoiceRom\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|VoiceRom:ROM2413\"" {  } { { "../../src/OPLL/VM2413/voicememory.vhd" "ROM2413" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/voicememory.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "envelopegenerator NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg " "Elaborating entity \"envelopegenerator\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\"" {  } { { "../../src/OPLL/VM2413/opll.vhd" "eg" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/opll.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AttackTable NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|AttackTable:u_attack_table " "Elaborating entity \"AttackTable\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|AttackTable:u_attack_table\"" {  } { { "../../src/OPLL/VM2413/envelopegenerator.vhd" "u_attack_table" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/envelopegenerator.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attack_table_mul NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|AttackTable:u_attack_table\|attack_table_mul:u_attack_table_mul " "Elaborating entity \"attack_table_mul\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|AttackTable:u_attack_table\|attack_table_mul:u_attack_table_mul\"" {  } { { "../../src/OPLL/VM2413/attacktable.vhd" "u_attack_table_mul" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/attacktable.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EnvelopeMemory NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory " "Elaborating entity \"EnvelopeMemory\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory\"" {  } { { "../../src/OPLL/VM2413/envelopegenerator.vhd" "u_envelope_memory" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/envelopegenerator.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseGenerator NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg " "Elaborating entity \"PhaseGenerator\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\"" {  } { { "../../src/OPLL/VM2413/opll.vhd" "pg" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/opll.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PhaseMemory NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM " "Elaborating entity \"PhaseMemory\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM\"" {  } { { "../../src/OPLL/VM2413/phasegenerator.vhd" "MEM" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/phasegenerator.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Operator NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op " "Elaborating entity \"Operator\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\"" {  } { { "../../src/OPLL/VM2413/opll.vhd" "op" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/opll.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SineTable NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table " "Elaborating entity \"SineTable\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\"" {  } { { "../../src/OPLL/VM2413/operator.vhd" "u_sine_table" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/operator.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interpolate_mul NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|interpolate_mul:u_interpolate_mul " "Elaborating entity \"interpolate_mul\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|interpolate_mul:u_interpolate_mul\"" {  } { { "../../src/OPLL/VM2413/sinetable.vhd" "u_interpolate_mul" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/sinetable.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputGenerator NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og " "Elaborating entity \"OutputGenerator\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\"" {  } { { "../../src/OPLL/VM2413/opll.vhd" "og" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/opll.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FeedbackMemory NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem " "Elaborating entity \"FeedbackMemory\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem\"" {  } { { "../../src/OPLL/VM2413/outputgenerator.vhd" "Fmem" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/outputgenerator.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputMemory NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem " "Elaborating entity \"OutputMemory\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\"" {  } { { "../../src/OPLL/VM2413/outputgenerator.vhd" "Mmem" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/outputgenerator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LinearTable NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl " "Elaborating entity \"LinearTable\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\"" {  } { { "../../src/OPLL/VM2413/outputgenerator.vhd" "Ltbl" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/outputgenerator.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linear_table_mul NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|linear_table_mul:u_linear_table_mul " "Elaborating entity \"linear_table_mul\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|linear_table_mul:u_linear_table_mul\"" {  } { { "../../src/OPLL/VM2413/lineartable.vhd" "u_linear_table_mul" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/lineartable.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TemporalMixer NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|TemporalMixer:tm " "Elaborating entity \"TemporalMixer\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|TemporalMixer:tm\"" {  } { { "../../src/OPLL/VM2413/opll.vhd" "tm" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/opll.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vrc6_mixed NES:nes\|cart_top:multi_mapper\|vrc6_mixed:snd_vrc6 " "Elaborating entity \"vrc6_mixed\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc6_mixed:snd_vrc6\"" {  } { { "../../src/cart.sv" "snd_vrc6" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vrc6sound NES:nes\|cart_top:multi_mapper\|vrc6_mixed:snd_vrc6\|vrc6sound:snd_vrc6 " "Elaborating entity \"vrc6sound\" for hierarchy \"NES:nes\|cart_top:multi_mapper\|vrc6_mixed:snd_vrc6\|vrc6sound:snd_vrc6\"" {  } { { "../../src/mappers/VRC.sv" "snd_vrc6" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:sdram " "Elaborating entity \"sdram\" for hierarchy \"sdram:sdram\"" {  } { { "NES_np1.sv" "sdram" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_io data_io:data_io " "Elaborating entity \"data_io\" for hierarchy \"data_io:data_io\"" {  } { { "NES_np1.sv" "data_io" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video video:video " "Elaborating entity \"video\" for hierarchy \"video:video\"" {  } { { "NES_np1.sv" "video" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402284916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mist_video mist_video:mist_video " "Elaborating entity \"mist_video\" for hierarchy \"mist_video:mist_video\"" {  } { { "NES_np1.sv" "mist_video" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402285079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scandoubler mist_video:mist_video\|scandoubler:scandoubler " "Elaborating entity \"scandoubler\" for hierarchy \"mist_video:mist_video\|scandoubler:scandoubler\"" {  } { { "../../../common/mist_video.v" "scandoubler" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/mist_video.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402285101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanlines mist_video:mist_video\|scanlines:scanlines_out " "Elaborating entity \"scanlines\" for hierarchy \"mist_video:mist_video\|scanlines:scanlines_out\"" {  } { { "../../../common/mist_video.v" "scanlines_out" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/mist_video.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402285132 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vs_out scanlines.v(32) " "Verilog HDL or VHDL warning at scanlines.v(32): object \"vs_out\" assigned a value but never read" {  } { { "../../../common/scanlines.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/scanlines.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737402285132 "|NES_np1|mist_video:mist_video|scanlines:scanlines_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "osd mist_video:mist_video\|osd:osd " "Elaborating entity \"osd\" for hierarchy \"mist_video:mist_video\|osd:osd\"" {  } { { "../../../common/mist_video.v" "osd" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/mist_video.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402285148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cofi mist_video:mist_video\|cofi:cofi " "Elaborating entity \"cofi\" for hierarchy \"mist_video:mist_video\|cofi:cofi\"" {  } { { "../../../common/mist_video.v" "cofi" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/mist_video.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402285179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "patrons mist_video:mist_video\|patrons:patrons_names " "Elaborating entity \"patrons\" for hierarchy \"mist_video:mist_video\|patrons:patrons_names\"" {  } { { "../../../common/mist_video.v" "patrons_names" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/mist_video.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402285195 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "px_buff patrons.v(155) " "Verilog HDL or VHDL warning at patrons.v(155): object \"px_buff\" assigned a value but never read" {  } { { "../../../common/patrons.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737402285195 "|NES_np1|mist_video:mist_video|patrons:patrons_names"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 patrons.v(85) " "Verilog HDL assignment warning at patrons.v(85): truncated value with size 8 to match size of target (7)" {  } { { "../../../common/patrons.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737402285201 "|NES_np1|mist_video:mist_video|patrons:patrons_names"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 patrons.v(87) " "Verilog HDL assignment warning at patrons.v(87): truncated value with size 32 to match size of target (12)" {  } { { "../../../common/patrons.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737402285201 "|NES_np1|mist_video:mist_video|patrons:patrons_names"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 patrons.v(113) " "Verilog HDL assignment warning at patrons.v(113): truncated value with size 32 to match size of target (13)" {  } { { "../../../common/patrons.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737402285201 "|NES_np1|mist_video:mist_video|patrons:patrons_names"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 patrons.v(117) " "Verilog HDL assignment warning at patrons.v(117): truncated value with size 32 to match size of target (13)" {  } { { "../../../common/patrons.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737402285201 "|NES_np1|mist_video:mist_video|patrons:patrons_names"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 patrons.v(136) " "Verilog HDL assignment warning at patrons.v(136): truncated value with size 5 to match size of target (3)" {  } { { "../../../common/patrons.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737402285201 "|NES_np1|mist_video:mist_video|patrons:patrons_names"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 patrons.v(137) " "Verilog HDL assignment warning at patrons.v(137): truncated value with size 32 to match size of target (4)" {  } { { "../../../common/patrons.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737402285201 "|NES_np1|mist_video:mist_video|patrons:patrons_names"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 patrons.v(144) " "Verilog HDL assignment warning at patrons.v(144): truncated value with size 32 to match size of target (14)" {  } { { "../../../common/patrons.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737402285201 "|NES_np1|mist_video:mist_video|patrons:patrons_names"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 patrons.v(163) " "Verilog HDL assignment warning at patrons.v(163): truncated value with size 32 to match size of target (1)" {  } { { "../../../common/patrons.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737402285201 "|NES_np1|mist_video:mist_video|patrons:patrons_names"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 patrons.v(164) " "Verilog HDL assignment warning at patrons.v(164): truncated value with size 32 to match size of target (1)" {  } { { "../../../common/patrons.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737402285201 "|NES_np1|mist_video:mist_video|patrons:patrons_names"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 patrons.v(165) " "Verilog HDL assignment warning at patrons.v(165): truncated value with size 32 to match size of target (1)" {  } { { "../../../common/patrons.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737402285201 "|NES_np1|mist_video:mist_video|patrons:patrons_names"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "patrons_list mist_video:mist_video\|patrons:patrons_names\|patrons_list:patrons_list " "Elaborating entity \"patrons_list\" for hierarchy \"mist_video:mist_video\|patrons:patrons_names\|patrons_list:patrons_list\"" {  } { { "../../../common/patrons.v" "patrons_list" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402285217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_font mist_video:mist_video\|patrons:patrons_names\|vga_font:glyph_rom " "Elaborating entity \"vga_font\" for hierarchy \"mist_video:mist_video\|patrons:patrons_names\|vga_font:glyph_rom\"" {  } { { "../../../common/patrons.v" "glyph_rom" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/patrons.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402285264 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rom_data vga_font.vhd(14) " "VHDL Signal Declaration warning at vga_font.vhd(14): used explicit default value for signal \"rom_data\" because signal was never assigned a value" {  } { { "../../../common/vga_font.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/vga_font.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737402285264 "|NES_np1|mist_video:mist_video|patrons:patrons_names|vga_font:glyph_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma_delta_dac sigma_delta_dac:sigma_delta_dac " "Elaborating entity \"sigma_delta_dac\" for hierarchy \"sigma_delta_dac:sigma_delta_dac\"" {  } { { "NES_np1.sv" "sigma_delta_dac" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402285302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_top audio_top:i2s " "Elaborating entity \"audio_top\" for hierarchy \"audio_top:i2s\"" {  } { { "NES_np1.sv" "i2s" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402285317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_if audio_top:i2s\|dac_if:dac " "Elaborating entity \"dac_if\" for hierarchy \"audio_top:i2s\|dac_if:dac\"" {  } { { "audio_i2s.vhd" "dac" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/audio_i2s.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402285333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_ps2_keyboard io_ps2_keyboard:keyboard " "Elaborating entity \"io_ps2_keyboard\" for hierarchy \"io_ps2_keyboard:keyboard\"" {  } { { "NES_np1.sv" "keyboard" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402285333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kbd_Joystick_ua Kbd_Joystick_ua:k_joystick " "Elaborating entity \"Kbd_Joystick_ua\" for hierarchy \"Kbd_Joystick_ua:k_joystick\"" {  } { { "NES_np1.sv" "k_joystick" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402285349 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_one_player kbd_joystick_ua.vhd(58) " "VHDL Signal Declaration warning at kbd_joystick_ua.vhd(58): used explicit default value for signal \"btn_one_player\" because signal was never assigned a value" {  } { { "kbd_joystick_ua.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737402285380 "|NES_np1|Kbd_Joystick_ua:k_joystick"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_two_players kbd_joystick_ua.vhd(59) " "VHDL Signal Declaration warning at kbd_joystick_ua.vhd(59): used explicit default value for signal \"btn_two_players\" because signal was never assigned a value" {  } { { "kbd_joystick_ua.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737402285380 "|NES_np1|Kbd_Joystick_ua:k_joystick"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_three_players kbd_joystick_ua.vhd(60) " "VHDL Signal Declaration warning at kbd_joystick_ua.vhd(60): used explicit default value for signal \"btn_three_players\" because signal was never assigned a value" {  } { { "kbd_joystick_ua.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737402285380 "|NES_np1|Kbd_Joystick_ua:k_joystick"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_four_players kbd_joystick_ua.vhd(61) " "VHDL Signal Declaration warning at kbd_joystick_ua.vhd(61): used explicit default value for signal \"btn_four_players\" because signal was never assigned a value" {  } { { "kbd_joystick_ua.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737402285380 "|NES_np1|Kbd_Joystick_ua:k_joystick"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "btn_fire2I kbd_joystick_ua.vhd(96) " "VHDL Signal Declaration warning at kbd_joystick_ua.vhd(96): used explicit default value for signal \"btn_fire2I\" because signal was never assigned a value" {  } { { "kbd_joystick_ua.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 96 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737402285380 "|NES_np1|Kbd_Joystick_ua:k_joystick"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fn_pulse_r kbd_joystick_ua.vhd(110) " "Verilog HDL or VHDL warning at kbd_joystick_ua.vhd(110): object \"fn_pulse_r\" assigned a value but never read" {  } { { "kbd_joystick_ua.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1737402285380 "|NES_np1|Kbd_Joystick_ua:k_joystick"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "osd_rotate_s kbd_joystick_ua.vhd(111) " "VHDL Signal Declaration warning at kbd_joystick_ua.vhd(111): used implicit default value for signal \"osd_rotate_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "kbd_joystick_ua.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 111 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737402285380 "|NES_np1|Kbd_Joystick_ua:k_joystick"}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_ua:k_joystick\|fn_toggle\[7\] " "Node \"Kbd_Joystick_ua:k_joystick\|fn_toggle\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_ua.vhd" "fn_toggle\[7\]" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 46 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1737402286881 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_ua:k_joystick\|fn_toggle\[6\] " "Node \"Kbd_Joystick_ua:k_joystick\|fn_toggle\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_ua.vhd" "fn_toggle\[6\]" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 46 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1737402286881 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_ua:k_joystick\|fn_toggle\[5\] " "Node \"Kbd_Joystick_ua:k_joystick\|fn_toggle\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_ua.vhd" "fn_toggle\[5\]" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 46 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1737402286889 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_ua:k_joystick\|fn_toggle\[4\] " "Node \"Kbd_Joystick_ua:k_joystick\|fn_toggle\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_ua.vhd" "fn_toggle\[4\]" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 46 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1737402286889 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_ua:k_joystick\|fn_toggle\[3\] " "Node \"Kbd_Joystick_ua:k_joystick\|fn_toggle\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_ua.vhd" "fn_toggle\[3\]" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 46 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1737402286889 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_ua:k_joystick\|fn_toggle\[2\] " "Node \"Kbd_Joystick_ua:k_joystick\|fn_toggle\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_ua.vhd" "fn_toggle\[2\]" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 46 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1737402286889 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_ua:k_joystick\|fn_toggle\[1\] " "Node \"Kbd_Joystick_ua:k_joystick\|fn_toggle\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_ua.vhd" "fn_toggle\[1\]" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 46 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1737402286889 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_ua:k_joystick\|fn_toggle\[0\] " "Node \"Kbd_Joystick_ua:k_joystick\|fn_toggle\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_ua.vhd" "fn_toggle\[0\]" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 46 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1737402286889 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_ua:k_joystick\|fn_pulse\[7\] " "Node \"Kbd_Joystick_ua:k_joystick\|fn_pulse\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_ua.vhd" "fn_pulse\[7\]" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 45 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1737402286889 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_ua:k_joystick\|fn_pulse\[6\] " "Node \"Kbd_Joystick_ua:k_joystick\|fn_pulse\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_ua.vhd" "fn_pulse\[6\]" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 45 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1737402286889 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_ua:k_joystick\|fn_pulse\[5\] " "Node \"Kbd_Joystick_ua:k_joystick\|fn_pulse\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_ua.vhd" "fn_pulse\[5\]" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 45 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1737402286889 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_ua:k_joystick\|fn_pulse\[4\] " "Node \"Kbd_Joystick_ua:k_joystick\|fn_pulse\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_ua.vhd" "fn_pulse\[4\]" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 45 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1737402286889 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_ua:k_joystick\|fn_pulse\[3\] " "Node \"Kbd_Joystick_ua:k_joystick\|fn_pulse\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_ua.vhd" "fn_pulse\[3\]" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 45 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1737402286889 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_ua:k_joystick\|fn_pulse\[2\] " "Node \"Kbd_Joystick_ua:k_joystick\|fn_pulse\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_ua.vhd" "fn_pulse\[2\]" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 45 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1737402286889 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_ua:k_joystick\|fn_pulse\[1\] " "Node \"Kbd_Joystick_ua:k_joystick\|fn_pulse\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_ua.vhd" "fn_pulse\[1\]" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 45 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1737402286889 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Kbd_Joystick_ua:k_joystick\|fn_pulse\[0\] " "Node \"Kbd_Joystick_ua:k_joystick\|fn_pulse\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "kbd_joystick_ua.vhd" "fn_pulse\[0\]" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 45 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1737402286889 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|chr_aout_b\[13\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|chr_aout_b\[13\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|chr_aout_b\[14\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|chr_aout_b\[14\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|chr_aout_b\[15\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|chr_aout_b\[15\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|chr_aout_b\[16\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|chr_aout_b\[16\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[0\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[0\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[1\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[1\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[2\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[2\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[3\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[3\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[4\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[4\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[5\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[5\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[6\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[6\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[7\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[7\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[8\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[8\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[9\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[9\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[10\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[10\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[11\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[11\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[12\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[12\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[13\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[13\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[14\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[14\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[15\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[15\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[16\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[16\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[17\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[17\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[18\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[18\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[19\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[19\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[20\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[20\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[21\]~synth " "Converted tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|MMC1:mmc1_nesevent\|prg_aout_b\[21\]~synth\" feeding internal logic into a wire" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737402288605 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1737402288605 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737402297860 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "mist_video:mist_video\|osd:osd\|osd_buffer_rtl_0 " "Inferred dual-clock RAM node \"mist_video:mist_video\|osd:osd\|osd_buffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1737402298045 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|wave_table_rtl_0 " "Inferred RAM node \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|wave_table_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1737402298045 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_0 " "Inferred RAM node \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1737402298045 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_1 " "Inferred RAM node \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1737402298045 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|regs_array_rtl_0 " "Inferred RAM node \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|regs_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1737402298045 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|voices_rtl_0 " "Inferred RAM node \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|voices_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1737402298045 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|voices_rtl_1 " "Inferred RAM node \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|voices_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1737402298045 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory\|egdata_set_rtl_0 " "Inferred RAM node \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory\|egdata_set_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1737402298045 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem\|data_array_rtl_0 " "Inferred RAM node \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem\|data_array_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1737402298045 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM\|phase_array_rtl_0 " "Inferred dual-clock RAM node \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM\|phase_array_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1737402298045 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "9 " "Found 9 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "NES:nes\|PPU:ppu\|SpriteRAM:sprite_ram\|sprtemp " "RAM logic \"NES:nes\|PPU:ppu\|SpriteRAM:sprite_ram\|sprtemp\" is uninferred due to asynchronous read logic" {  } { { "../../src/ppu.sv" "sprtemp" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 298 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1737402298045 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "NES:nes\|PPU:ppu\|PaletteRam:palette_ram\|palette " "RAM logic \"NES:nes\|PPU:ppu\|PaletteRam:palette_ram\|palette\" is uninferred due to asynchronous read logic" {  } { { "../../src/ppu.sv" "palette" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/ppu.sv" 579 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1737402298045 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NES:nes\|cart_top:multi_mapper\|JYCompany:jycompany\|prg_bank " "RAM logic \"NES:nes\|cart_top:multi_mapper\|JYCompany:jycompany\|prg_bank\" is uninferred due to inappropriate RAM size" {  } { { "../../src/mappers/JYCompany.sv" "prg_bank" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/JYCompany.sv" 94 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1737402298045 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|wave_table " "RAM logic \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|wave_table\" is uninferred due to asynchronous read logic" {  } { { "../../src/mappers/FDS.sv" "wave_table" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 515 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1737402298045 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NES:nes\|cart_top:multi_mapper\|Mapper225:map225\|ram " "RAM logic \"NES:nes\|cart_top:multi_mapper\|Mapper225:map225\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../../src/mappers/misc.sv" "ram" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1579 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1737402298045 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|mod_table " "RAM logic \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|mod_table\" is uninferred due to inappropriate RAM size" {  } { { "../../src/mappers/FDS.sv" "mod_table" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 507 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1737402298045 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|cnt_H " "RAM logic \"NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|cnt_H\" is uninferred due to inappropriate RAM size" {  } { { "../../src/mappers/Namco.sv" "cnt_H" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 338 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1737402298045 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|cnt_L " "RAM logic \"NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|cnt_L\" is uninferred due to inappropriate RAM size" {  } { { "../../src/mappers/Namco.sv" "cnt_L" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 336 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1737402298045 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|cnt_M " "RAM logic \"NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|cnt_M\" is uninferred due to inappropriate RAM size" {  } { { "../../src/mappers/Namco.sv" "cnt_M" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 337 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1737402298045 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1737402298045 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mist_video:mist_video\|osd:osd\|osd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mist_video:mist_video\|osd:osd\|osd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nsf_player_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nsf_player_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/nes.ram0_NES_np1_e1d97da9.hdl.mif " "Parameter INIT_FILE set to db/nes.ram0_NES_np1_e1d97da9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES:nes\|PPU:ppu\|SpriteRAM:sprite_ram\|oam_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES:nes\|PPU:ppu\|SpriteRAM:sprite_ram\|oam_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mist_video:mist_video\|scandoubler:scandoubler\|sd_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mist_video:mist_video\|scandoubler:scandoubler\|sd_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 15 " "Parameter WIDTH_B set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|wave_table_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|wave_table_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES:nes\|cart_top:multi_mapper\|MMC5:mmc5\|expansion_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES:nes\|cart_top:multi_mapper\|MMC5:mmc5\|expansion_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19 " "Parameter NUMWORDS_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 19 " "Parameter NUMWORDS_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|data_array_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 19 " "Parameter NUMWORDS_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 19 " "Parameter NUMWORDS_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|regs_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|regs_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9 " "Parameter NUMWORDS_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9 " "Parameter NUMWORDS_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|voices_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|voices_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 38 " "Parameter NUMWORDS_A set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 38 " "Parameter NUMWORDS_B set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|voices_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|voices_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 36 " "Parameter WIDTH_A set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 38 " "Parameter NUMWORDS_A set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 36 " "Parameter WIDTH_B set to 36" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 38 " "Parameter NUMWORDS_B set to 38" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory\|egdata_set_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory\|egdata_set_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 18 " "Parameter NUMWORDS_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 18 " "Parameter NUMWORDS_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem\|data_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem\|data_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 9 " "Parameter NUMWORDS_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 9 " "Parameter NUMWORDS_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM\|phase_array_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM\|phase_array_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 18 " "Parameter WIDTH_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 18 " "Parameter NUMWORDS_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 18 " "Parameter WIDTH_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 18 " "Parameter NUMWORDS_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|Mux21_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|Mux21_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE nes.NES_np10.rtl.mif " "Parameter INIT_FILE set to nes.NES_np10.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|Mux10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|Mux10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE nes.NES_np11.rtl.mif " "Parameter INIT_FILE set to nes.NES_np11.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|Mux17_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|Mux17_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE nes.NES_np12.rtl.mif " "Parameter INIT_FILE set to nes.NES_np12.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|Mux8_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|Mux8_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE nes.NES_np13.rtl.mif " "Parameter INIT_FILE set to nes.NES_np13.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383926 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1737402383926 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|Mult0\"" {  } { { "../../src/mappers/FDS.sv" "Mult0" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 533 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383946 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|Mult1\"" {  } { { "../../src/mappers/FDS.sv" "Mult1" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 536 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383946 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383946 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|Add1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add1" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383946 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|linear_table_mul:u_linear_table_mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|linear_table_mul:u_linear_table_mul\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383946 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|interpolate_mul:u_interpolate_mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|interpolate_mul:u_interpolate_mul\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383946 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NES:nes\|cart_top:multi_mapper\|MMC5:mmc5\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NES:nes\|cart_top:multi_mapper\|MMC5:mmc5\|Mult0\"" {  } { { "../../src/mappers/MMC5.sv" "Mult0" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC5.sv" 83 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383946 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NES:nes\|cart_top:multi_mapper\|NSF:nsfplayer\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NES:nes\|cart_top:multi_mapper\|NSF:nsfplayer\|Mult0\"" {  } { { "../../src/mappers/misc.sv" "Mult0" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1659 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383946 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|AttackTable:u_attack_table\|attack_table_mul:u_attack_table_mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|AttackTable:u_attack_table\|attack_table_mul:u_attack_table_mul\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383946 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|TemporalMixer:tm\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|TemporalMixer:tm\|Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383946 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|IIR_filter:fds_filter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|IIR_filter:fds_filter\|Mult0\"" {  } { { "../../src/mappers/iir_filter.v" "Mult0" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/iir_filter.v" 64 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383946 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|Mult0\"" {  } { { "../../src/mappers/Namco.sv" "Mult0" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 343 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383946 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|Mult2\"" {  } { { "../../src/mappers/FDS.sv" "Mult2" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 539 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383946 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|Div0\"" {  } { { "../../src/mappers/FDS.sv" "Div0" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 547 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383946 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|Div1\"" {  } { { "../../src/mappers/FDS.sv" "Div1" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 549 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383946 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|IIR_filter:fds_filter\|iir_filter_tap:iir_tap_0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|IIR_filter:fds_filter\|iir_filter_tap:iir_tap_0\|Mult0\"" {  } { { "../../src/mappers/iir_filter.v" "Mult0" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/iir_filter.v" 165 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402383946 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1737402383946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mist_video:mist_video\|osd:osd\|altsyncram:osd_buffer_rtl_0 " "Elaborated megafunction instantiation \"mist_video:mist_video\|osd:osd\|altsyncram:osd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402384320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mist_video:mist_video\|osd:osd\|altsyncram:osd_buffer_rtl_0 " "Instantiated megafunction \"mist_video:mist_video\|osd:osd\|altsyncram:osd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384320 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402384320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5se1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5se1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5se1 " "Found entity 1: altsyncram_5se1" {  } { { "db/altsyncram_5se1.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_5se1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402384393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402384393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:nsf_player_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:nsf_player_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402384463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:nsf_player_rtl_0 " "Instantiated megafunction \"altsyncram:nsf_player_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/nes.ram0_NES_np1_e1d97da9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/nes.ram0_NES_np1_e1d97da9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384463 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402384463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1r61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1r61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1r61 " "Found entity 1: altsyncram_1r61" {  } { { "db/altsyncram_1r61.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_1r61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402384510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402384510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|PPU:ppu\|SpriteRAM:sprite_ram\|altsyncram:oam_rtl_0 " "Elaborated megafunction instantiation \"NES:nes\|PPU:ppu\|SpriteRAM:sprite_ram\|altsyncram:oam_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402384547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|PPU:ppu\|SpriteRAM:sprite_ram\|altsyncram:oam_rtl_0 " "Instantiated megafunction \"NES:nes\|PPU:ppu\|SpriteRAM:sprite_ram\|altsyncram:oam_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384547 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402384547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_24h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_24h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_24h1 " "Found entity 1: altsyncram_24h1" {  } { { "db/altsyncram_24h1.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_24h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402384594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402384594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mist_video:mist_video\|scandoubler:scandoubler\|altsyncram:sd_buffer_rtl_0 " "Elaborated megafunction instantiation \"mist_video:mist_video\|scandoubler:scandoubler\|altsyncram:sd_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402384695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mist_video:mist_video\|scandoubler:scandoubler\|altsyncram:sd_buffer_rtl_0 " "Instantiated megafunction \"mist_video:mist_video\|scandoubler:scandoubler\|altsyncram:sd_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 15 " "Parameter \"WIDTH_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 15 " "Parameter \"WIDTH_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384695 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402384695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a9e1 " "Found entity 1: altsyncram_a9e1" {  } { { "db/altsyncram_a9e1.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_a9e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402384764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402384764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|altsyncram:wave_table_rtl_0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|altsyncram:wave_table_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402384833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|altsyncram:wave_table_rtl_0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|altsyncram:wave_table_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384833 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402384833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0h1 " "Found entity 1: altsyncram_k0h1" {  } { { "db/altsyncram_k0h1.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_k0h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402384879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402384879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|MMC5:mmc5\|altsyncram:expansion_ram_rtl_0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|MMC5:mmc5\|altsyncram:expansion_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402384911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|MMC5:mmc5\|altsyncram:expansion_ram_rtl_0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|MMC5:mmc5\|altsyncram:expansion_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384911 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402384911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_89h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_89h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_89h1 " "Found entity 1: altsyncram_89h1" {  } { { "db/altsyncram_89h1.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_89h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402384964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402384964 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|altsyncram:data_array_rtl_0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|altsyncram:data_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402384980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|altsyncram:data_array_rtl_0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|altsyncram:data_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19 " "Parameter \"NUMWORDS_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19 " "Parameter \"NUMWORDS_B\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402384980 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402384980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fii1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fii1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fii1 " "Found entity 1: altsyncram_fii1" {  } { { "db/altsyncram_fii1.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_fii1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402385033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402385033 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402385096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9 " "Parameter \"NUMWORDS_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 9 " "Parameter \"NUMWORDS_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385096 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402385096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lfi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lfi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lfi1 " "Found entity 1: altsyncram_lfi1" {  } { { "db/altsyncram_lfi1.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_lfi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402385133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402385133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402385180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 38 " "Parameter \"NUMWORDS_A\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 38 " "Parameter \"NUMWORDS_B\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385180 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402385180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ji1 " "Found entity 1: altsyncram_3ji1" {  } { { "db/altsyncram_3ji1.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_3ji1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402385234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402385234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_1 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402385296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_1 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|VoiceMemory:vmem\|altsyncram:voices_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 36 " "Parameter \"WIDTH_A\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 38 " "Parameter \"NUMWORDS_A\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 36 " "Parameter \"WIDTH_B\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 38 " "Parameter \"NUMWORDS_B\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385296 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402385296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory\|altsyncram:egdata_set_rtl_0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory\|altsyncram:egdata_set_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402385312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory\|altsyncram:egdata_set_rtl_0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|EnvelopeMemory:u_envelope_memory\|altsyncram:egdata_set_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 18 " "Parameter \"NUMWORDS_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 18 " "Parameter \"NUMWORDS_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385312 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402385312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pii1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pii1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pii1 " "Found entity 1: altsyncram_pii1" {  } { { "db/altsyncram_pii1.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_pii1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402385365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402385365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem\|altsyncram:data_array_rtl_0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem\|altsyncram:data_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402385381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem\|altsyncram:data_array_rtl_0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|FeedbackMemory:Fmem\|altsyncram:data_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 9 " "Parameter \"NUMWORDS_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 9 " "Parameter \"NUMWORDS_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385381 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402385381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfi1 " "Found entity 1: altsyncram_bfi1" {  } { { "db/altsyncram_bfi1.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_bfi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402385434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402385434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM\|altsyncram:phase_array_rtl_0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM\|altsyncram:phase_array_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402385481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM\|altsyncram:phase_array_rtl_0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|PhaseMemory:MEM\|altsyncram:phase_array_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 18 " "Parameter \"WIDTH_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 18 " "Parameter \"NUMWORDS_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 18 " "Parameter \"WIDTH_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 18 " "Parameter \"NUMWORDS_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385481 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402385481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c0e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c0e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c0e1 " "Found entity 1: altsyncram_c0e1" {  } { { "db/altsyncram_c0e1.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_c0e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402385534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402385534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|altsyncram:Mux21_rtl_0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|altsyncram:Mux21_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402385581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|altsyncram:Mux21_rtl_0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|altsyncram:Mux21_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE nes.NES_np10.rtl.mif " "Parameter \"INIT_FILE\" = \"nes.NES_np10.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385581 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402385581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v501.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v501.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v501 " "Found entity 1: altsyncram_v501" {  } { { "db/altsyncram_v501.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_v501.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402385635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402385635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|altsyncram:Mux10_rtl_0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|altsyncram:Mux10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402385666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|altsyncram:Mux10_rtl_0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|altsyncram:Mux10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE nes.NES_np11.rtl.mif " "Parameter \"INIT_FILE\" = \"nes.NES_np11.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385666 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402385666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0601.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0601.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0601 " "Found entity 1: altsyncram_0601" {  } { { "db/altsyncram_0601.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_0601.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402385713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402385713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|altsyncram:Mux17_rtl_0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|altsyncram:Mux17_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402385735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|altsyncram:Mux17_rtl_0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|altsyncram:Mux17_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE nes.NES_np12.rtl.mif " "Parameter \"INIT_FILE\" = \"nes.NES_np12.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385735 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402385735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9bv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9bv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9bv " "Found entity 1: altsyncram_9bv" {  } { { "db/altsyncram_9bv.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_9bv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402385782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402385782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|altsyncram:Mux8_rtl_0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|altsyncram:Mux8_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402385813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|altsyncram:Mux8_rtl_0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|altsyncram:Mux8_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE nes.NES_np13.rtl.mif " "Parameter \"INIT_FILE\" = \"nes.NES_np13.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385813 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402385813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_abv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_abv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_abv " "Found entity 1: altsyncram_abv" {  } { { "db/altsyncram_abv.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_abv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402385851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402385851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_mult:Mult0\"" {  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 533 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402385898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_mult:Mult0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385898 ""}  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 533 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402385898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t6t " "Found entity 1: mult_t6t" {  } { { "db/mult_t6t.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/mult_t6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402385935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402385935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_mult:Mult1\"" {  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 536 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402385967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_mult:Mult1 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402385967 ""}  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 536 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402385967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aft " "Found entity 1: mult_aft" {  } { { "db/mult_aft.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/mult_aft.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402386014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|lpm_mult:Mult0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386014 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402386014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0et.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0et.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0et " "Found entity 1: mult_0et" {  } { { "db/mult_0et.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/mult_0et.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|lpm_add_sub:Add1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402386098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|lpm_add_sub:Add1 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|PhaseGenerator:pg\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386098 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402386098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n3j " "Found entity 1: add_sub_n3j" {  } { { "db/add_sub_n3j.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/add_sub_n3j.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|linear_table_mul:u_linear_table_mul\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|linear_table_mul:u_linear_table_mul\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402386152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|linear_table_mul:u_linear_table_mul\|lpm_mult:Mult0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|LinearTable:Ltbl\|linear_table_mul:u_linear_table_mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386152 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402386152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_b8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b8t " "Found entity 1: mult_b8t" {  } { { "db/mult_b8t.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/mult_b8t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|interpolate_mul:u_interpolate_mul\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|interpolate_mul:u_interpolate_mul\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402386198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|interpolate_mul:u_interpolate_mul\|lpm_mult:Mult0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|Operator:op\|SineTable:u_sine_table\|interpolate_mul:u_interpolate_mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386198 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402386198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j9t " "Found entity 1: mult_j9t" {  } { { "db/mult_j9t.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/mult_j9t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|MMC5:mmc5\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|MMC5:mmc5\|lpm_mult:Mult0\"" {  } { { "../../src/mappers/MMC5.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC5.sv" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402386252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|MMC5:mmc5\|lpm_mult:Mult0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|MMC5:mmc5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386252 ""}  } { { "../../src/mappers/MMC5.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC5.sv" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402386252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_4et.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_4et.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_4et " "Found entity 1: mult_4et" {  } { { "db/mult_4et.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/mult_4et.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|AttackTable:u_attack_table\|attack_table_mul:u_attack_table_mul\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|AttackTable:u_attack_table\|attack_table_mul:u_attack_table_mul\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402386314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|AttackTable:u_attack_table\|attack_table_mul:u_attack_table_mul\|lpm_mult:Mult0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|envelopegenerator:eg\|AttackTable:u_attack_table\|attack_table_mul:u_attack_table_mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386314 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402386314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_37t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_37t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_37t " "Found entity 1: mult_37t" {  } { { "db/mult_37t.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/mult_37t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|TemporalMixer:tm\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|TemporalMixer:tm\|lpm_add_sub:Add0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402386383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|TemporalMixer:tm\|lpm_add_sub:Add0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|TemporalMixer:tm\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386383 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402386383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j3j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j3j " "Found entity 1: add_sub_j3j" {  } { { "db/add_sub_j3j.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/add_sub_j3j.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|IIR_filter:fds_filter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|IIR_filter:fds_filter\|lpm_mult:Mult0\"" {  } { { "../../src/mappers/iir_filter.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/iir_filter.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402386452 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|IIR_filter:fds_filter\|lpm_mult:Mult0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|IIR_filter:fds_filter\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 31 " "Parameter \"LPM_WIDTHB\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 47 " "Parameter \"LPM_WIDTHP\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 47 " "Parameter \"LPM_WIDTHR\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386452 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386452 ""}  } { { "../../src/mappers/iir_filter.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/iir_filter.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402386452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kdt " "Found entity 1: mult_kdt" {  } { { "db/mult_kdt.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/mult_kdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|lpm_mult:Mult0\"" {  } { { "../../src/mappers/Namco.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 343 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402386531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|lpm_mult:Mult0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386531 ""}  } { { "../../src/mappers/Namco.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 343 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402386531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dct " "Found entity 1: mult_dct" {  } { { "db/mult_dct.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/mult_dct.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_mult:Mult2\"" {  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 539 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402386584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_mult:Mult2 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386584 ""}  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 539 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402386584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_sdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_sdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_sdt " "Found entity 1: mult_sdt" {  } { { "db/mult_sdt.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/mult_sdt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_divide:Div0\"" {  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 547 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402386669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_divide:Div0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386669 ""}  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 547 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402386669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nmm " "Found entity 1: lpm_divide_nmm" {  } { { "db/lpm_divide_nmm.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/lpm_divide_nmm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/sign_div_unsign_llh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oaf " "Found entity 1: alt_u_div_oaf" {  } { { "db/alt_u_div_oaf.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/alt_u_div_oaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_divide:Div1\"" {  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 549 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402386869 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_divide:Div1 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|fds_audio:fds_audio\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386869 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386869 ""}  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 549 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402386869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_omm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_omm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_omm " "Found entity 1: lpm_divide_omm" {  } { { "db/lpm_divide_omm.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/lpm_divide_omm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qaf " "Found entity 1: alt_u_div_qaf" {  } { { "db/alt_u_div_qaf.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/alt_u_div_qaf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402386938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402386938 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|IIR_filter:fds_filter\|iir_filter_tap:iir_tap_0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|IIR_filter:fds_filter\|iir_filter_tap:iir_tap_0\|lpm_mult:Mult0\"" {  } { { "../../src/mappers/iir_filter.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/iir_filter.v" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402386954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|IIR_filter:fds_filter\|iir_filter_tap:iir_tap_0\|lpm_mult:Mult0 " "Instantiated megafunction \"NES:nes\|cart_top:multi_mapper\|fds_mixed:snd_fds\|IIR_filter:fds_filter\|iir_filter_tap:iir_tap_0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 37 " "Parameter \"LPM_WIDTHA\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 22 " "Parameter \"LPM_WIDTHB\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 59 " "Parameter \"LPM_WIDTHP\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 59 " "Parameter \"LPM_WIDTHR\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402386954 ""}  } { { "../../src/mappers/iir_filter.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/iir_filter.v" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737402386954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qdt " "Found entity 1: mult_qdt" {  } { { "db/mult_qdt.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/mult_qdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737402387001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402387001 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\|altsyncram_lfi1:auto_generated\|ram_block1a14 " "Synthesized away node \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\|altsyncram_lfi1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_lfi1.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_lfi1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../src/OPLL/VM2413/controller.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/controller.vhd" 165 0 0 } } { "../../src/OPLL/VM2413/opll.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/opll.vhd" 328 0 0 } } { "../../src/OPLL/eseopll.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/eseopll.vhd" 117 0 0 } } { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 819 0 0 } } { "../../src/cart.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1794 0 0 } } { "../../src/nes.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/nes.v" 487 0 0 } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 406 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402387333 "|NES_np1|NES:nes|cart_top:multi_mapper|vrc7_mixed:snd_vrc7|eseopll:ym2143vrc7|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_lfi1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\|altsyncram_lfi1:auto_generated\|ram_block1a15 " "Synthesized away node \"NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|controller:ct\|RegisterMemory:u_register_memory\|altsyncram:regs_array_rtl_0\|altsyncram_lfi1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_lfi1.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/altsyncram_lfi1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../../src/OPLL/VM2413/controller.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/controller.vhd" 165 0 0 } } { "../../src/OPLL/VM2413/opll.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/opll.vhd" 328 0 0 } } { "../../src/OPLL/eseopll.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/eseopll.vhd" 117 0 0 } } { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 819 0 0 } } { "../../src/cart.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1794 0 0 } } { "../../src/nes.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/nes.v" 487 0 0 } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 406 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402387333 "|NES_np1|NES:nes|cart_top:multi_mapper|vrc7_mixed:snd_vrc7|eseopll:ym2143vrc7|opll:U1|controller:ct|RegisterMemory:u_register_memory|altsyncram:regs_array_rtl_0|altsyncram_lfi1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1737402387333 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1737402387333 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|lpm_mult:Mult0\|mult_dct:auto_generated\|le5a\[4\] " "Synthesized away node \"NES:nes\|cart_top:multi_mapper\|namco163_mixed:snd_n163\|namco163_sound:n163\|lpm_mult:Mult0\|mult_dct:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_dct.tdf" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/mult_dct.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../../src/mappers/Namco.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 343 -1 0 } } { "../../src/mappers/Namco.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/Namco.sv" 309 0 0 } } { "../../src/cart.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/cart.sv" 1753 0 0 } } { "../../src/nes.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/nes.v" 487 0 0 } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 406 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402387503 "|NES_np1|NES:nes|cart_top:multi_mapper|namco163_mixed:snd_n163|namco163_sound:n163|lpm_mult:Mult0|mult_dct:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1737402387503 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1737402387503 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1737402390950 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "466 " "Ignored 466 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1737402391245 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "462 " "Ignored 462 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1737402391245 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1737402391245 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2_clk_io " "bidirectional pin \"ps2_clk_io\" has no driver" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737402391404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2_data_io " "bidirectional pin \"ps2_data_io\" has no driver" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 49 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737402391404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2_mouse_clk_io " "bidirectional pin \"ps2_mouse_clk_io\" has no driver" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737402391404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ps2_mouse_data_io " "bidirectional pin \"ps2_mouse_data_io\" has no driver" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737402391404 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1737402391404 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|vram_ce_b NES:nes\|cart_top:multi_mapper\|chr_aout\[5\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|vram_ce_b\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[5\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 21 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[9\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[9\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[9\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[9\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[1\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[1\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[1\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[1\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[10\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[10\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[10\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[10\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[2\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[2\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[2\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[2\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|vram_a10_b sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|vram_a10_b\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 20 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[11\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[11\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[3\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[3\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[3\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[3\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[11\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[11\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[12\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[12\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[4\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[4\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[4\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[4\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[12\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[12\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[21\] NES:nes\|cart_top:multi_mapper\|Equal0 " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[21\]\" to the node \"NES:nes\|cart_top:multi_mapper\|Equal0\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[5\] NES:nes\|cart_top:multi_mapper\|prg_aout\[5\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[5\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\[5\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[5\] NES:nes\|cart_top:multi_mapper\|chr_aout\[5\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[5\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[5\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[13\] NES:nes\|cart_top:multi_mapper\|prg_aout\[13\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[13\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\[13\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[6\] NES:nes\|cart_top:multi_mapper\|prg_aout\[6\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[6\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\[6\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[6\] NES:nes\|cart_top:multi_mapper\|chr_aout\[6\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[6\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[6\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[14\] NES:nes\|cart_top:multi_mapper\|prg_aout\[14\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[14\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\[14\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[7\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[7\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[7\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[7\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[8\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[8\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[8\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[8\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[0\] NES:nes\|cart_top:multi_mapper\|chr_aout\[0\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[0\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[0\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[0\] NES:nes\|cart_top:multi_mapper\|prg_aout\[0\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[0\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\[0\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_allow_b NES:nes\|ppumem_write " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_allow_b\" to the node \"NES:nes\|ppumem_write\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 19 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_allow_b NES:nes\|cart_top:multi_mapper\|prg_allow " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_allow_b\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_allow\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 15 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_dout_b\[1\] NES:nes\|raw_data_bus\[1\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_dout_b\[1\]\" to the node \"NES:nes\|raw_data_bus\[1\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_dout_b\[5\] NES:nes\|raw_data_bus " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_dout_b\[5\]\" to the node \"NES:nes\|raw_data_bus\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_dout_b\[6\] NES:nes\|raw_data_bus\[6\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_dout_b\[6\]\" to the node \"NES:nes\|raw_data_bus\[6\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_dout_b\[7\] NES:nes\|raw_data_bus\[7\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_dout_b\[7\]\" to the node \"NES:nes\|raw_data_bus\[7\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_dout_b\[0\] NES:nes\|raw_data_bus " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_dout_b\[0\]\" to the node \"NES:nes\|raw_data_bus\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_dout_b\[4\] NES:nes\|raw_data_bus\[4\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_dout_b\[4\]\" to the node \"NES:nes\|raw_data_bus\[4\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_dout_b\[3\] NES:nes\|raw_data_bus\[3\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_dout_b\[3\]\" to the node \"NES:nes\|raw_data_bus\[3\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_dout_b\[2\] NES:nes\|raw_data_bus\[2\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_dout_b\[2\]\" to the node \"NES:nes\|raw_data_bus\[2\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[14\] audio_top:i2s\|dac_if:dac\|sreg " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[14\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[13\] audio_top:i2s\|dac_if:dac\|sreg " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[13\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[12\] audio_top:i2s\|dac_if:dac\|sreg " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[12\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[11\] audio_top:i2s\|dac_if:dac\|sreg " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[11\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[10\] audio_top:i2s\|dac_if:dac\|sreg " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[10\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[9\] audio_top:i2s\|dac_if:dac\|sreg " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[9\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[8\] audio_top:i2s\|dac_if:dac\|sreg " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[8\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[7\] audio_top:i2s\|dac_if:dac\|sreg " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[7\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[6\] audio_top:i2s\|dac_if:dac\|sreg " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[6\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[5\] audio_top:i2s\|dac_if:dac\|sreg " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[5\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[4\] audio_top:i2s\|dac_if:dac\|sreg " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[4\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[3\] audio_top:i2s\|dac_if:dac\|sreg " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[3\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[2\] audio_top:i2s\|dac_if:dac\|sreg " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[2\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[1\] audio_top:i2s\|dac_if:dac\|sreg " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[1\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[0\] audio_top:i2s\|dac_if:dac\|sreg " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[0\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "stm_rst_o stm_rst_o " "Removed fan-out from the always-disabled I/O buffer \"stm_rst_o\" to the node \"stm_rst_o\"" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 86 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[13\] NES:nes\|cart_top:multi_mapper\|chr_aout\[13\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[13\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[13\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[20\] NES:nes\|cart_top:multi_mapper\|Equal0 " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[20\]\" to the node \"NES:nes\|cart_top:multi_mapper\|Equal0\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[14\] NES:nes\|cart_top:multi_mapper\|chr_aout\[14\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[14\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[14\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[21\] NES:nes\|cart_top:multi_mapper\|prg_aout " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[21\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[15\] NES:nes\|cart_top:multi_mapper\|chr_aout " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[15\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[15\] sdram:sdram\|sd_addr " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[15\]\" to the node \"sdram:sdram\|sd_addr\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[16\] NES:nes\|cart_top:multi_mapper\|prg_aout " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[16\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[16\] NES:nes\|cart_top:multi_mapper\|chr_aout " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[16\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[17\] NES:nes\|cart_top:multi_mapper\|chr_aout\[17\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[17\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[17\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[17\] NES:nes\|cart_top:multi_mapper\|prg_aout\[17\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[17\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\[17\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[18\] NES:nes\|cart_top:multi_mapper\|chr_aout\[18\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[18\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[18\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[18\] NES:nes\|cart_top:multi_mapper\|prg_aout\[18\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[18\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\[18\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[19\] NES:nes\|cart_top:multi_mapper\|chr_aout\[19\] " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|chr_aout_b\[19\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[19\]\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 17 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[19\] NES:nes\|cart_top:multi_mapper\|prg_aout " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[19\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[20\] NES:nes\|cart_top:multi_mapper\|prg_aout " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|prg_aout_b\[20\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[15\] audio_top:i2s\|dac_if:dac\|sreg " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|audio_b\[15\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|irq_b NES:nes\|comb " "Removed fan-out from the always-disabled I/O buffer \"NES:nes\|cart_top:multi_mapper\|MMC0:mmc0\|irq_b\" to the node \"NES:nes\|comb\"" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 22 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737402391538 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1737402391538 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MapperFDS:mapfds\|diskside_auto_b\[0\] diskside\[0\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MapperFDS:mapfds\|diskside_auto_b\[0\]\" to the node \"diskside\[0\]\" into an OR gate" {  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391538 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MapperFDS:mapfds\|diskside_auto_b\[1\] diskside\[1\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MapperFDS:mapfds\|diskside_auto_b\[1\]\" to the node \"diskside\[1\]\" into an OR gate" {  } { { "../../src/mappers/FDS.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/FDS.sv" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391538 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1737402391538 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper77:map77\|vram_ce_b NES:nes\|cart_top:multi_mapper\|chr_aout\[5\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper77:map77\|vram_ce_b\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[5\]\" into an OR gate" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 493 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[9\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[9\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[9\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[9\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[1\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[1\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[1\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[1\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[10\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[10\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[10\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[10\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[2\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[2\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[2\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[2\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|vram_a10_b sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|vram_a10_b\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[11\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[11\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[3\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[3\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[3\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[3\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[11\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[11\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[12\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[12\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[4\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[4\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[4\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[4\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[12\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[12\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|chr_aout_b\[13\] NES:nes\|cart_top:multi_mapper\|chr_aout\[13\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|NesEvent:nesev\|chr_aout_b\[13\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[13\]\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 177 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[20\] NES:nes\|cart_top:multi_mapper\|Equal0 " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[20\]\" to the node \"NES:nes\|cart_top:multi_mapper\|Equal0\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper13:map13\|chr_aout_b\[21\] NES:nes\|cart_top:multi_mapper\|Equal0 " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper13:map13\|chr_aout_b\[21\]\" to the node \"NES:nes\|cart_top:multi_mapper\|Equal0\" into an OR gate" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 70 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[5\] NES:nes\|cart_top:multi_mapper\|prg_aout\[5\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[5\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\[5\]\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[5\] NES:nes\|cart_top:multi_mapper\|chr_aout\[5\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[5\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[5\]\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[13\] NES:nes\|cart_top:multi_mapper\|prg_aout\[13\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[13\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\[13\]\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper162:map162\|chr_aout_b\[14\] NES:nes\|cart_top:multi_mapper\|chr_aout\[14\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper162:map162\|chr_aout_b\[14\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[14\]\" into an OR gate" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1237 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[6\] NES:nes\|cart_top:multi_mapper\|prg_aout\[6\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[6\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\[6\]\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[6\] NES:nes\|cart_top:multi_mapper\|chr_aout\[6\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[6\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[6\]\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[14\] NES:nes\|cart_top:multi_mapper\|prg_aout\[14\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[14\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\[14\]\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper111:map111\|prg_aout_b\[21\] NES:nes\|cart_top:multi_mapper\|prg_aout " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper111:map111\|prg_aout_b\[21\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\" into an OR gate" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1768 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Nanjing:map163\|chr_aout_b\[15\] NES:nes\|cart_top:multi_mapper\|chr_aout " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Nanjing:map163\|chr_aout_b\[15\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\" into an OR gate" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1389 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper13:map13\|prg_aout_b\[15\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper13:map13\|prg_aout_b\[15\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 63 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[7\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[7\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[7\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[7\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper13:map13\|prg_aout_b\[16\] NES:nes\|cart_top:multi_mapper\|prg_aout " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper13:map13\|prg_aout_b\[16\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\" into an OR gate" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 63 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper164:map164\|chr_aout_b\[16\] NES:nes\|cart_top:multi_mapper\|chr_aout " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper164:map164\|chr_aout_b\[16\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\" into an OR gate" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1319 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[8\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[8\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[8\] sdram:sdram\|sd_addr " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[8\]\" to the node \"sdram:sdram\|sd_addr\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[17\] NES:nes\|cart_top:multi_mapper\|chr_aout\[17\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[17\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[17\]\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC2:mmc2\|prg_aout_b\[17\] NES:nes\|cart_top:multi_mapper\|prg_aout\[17\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC2:mmc2\|prg_aout_b\[17\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\[17\]\" into an OR gate" {  } { { "../../src/mappers/MMC2.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC2.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[18\] NES:nes\|cart_top:multi_mapper\|chr_aout\[18\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[18\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[18\]\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC2:mmc2\|prg_aout_b\[18\] NES:nes\|cart_top:multi_mapper\|prg_aout\[18\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC2:mmc2\|prg_aout_b\[18\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\[18\]\" into an OR gate" {  } { { "../../src/mappers/MMC2.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC2.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[19\] NES:nes\|cart_top:multi_mapper\|chr_aout\[19\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[19\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[19\]\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper78:map78\|prg_aout_b\[19\] NES:nes\|cart_top:multi_mapper\|prg_aout " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper78:map78\|prg_aout_b\[19\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\" into an OR gate" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 555 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper111:map111\|prg_aout_b\[20\] NES:nes\|cart_top:multi_mapper\|prg_aout " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper111:map111\|prg_aout_b\[20\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\" into an OR gate" {  } { { "../../src/mappers/misc.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/misc.sv" 1768 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[0\] NES:nes\|cart_top:multi_mapper\|chr_aout\[0\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_aout_b\[0\]\" to the node \"NES:nes\|cart_top:multi_mapper\|chr_aout\[0\]\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 17 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[0\] NES:nes\|cart_top:multi_mapper\|prg_aout\[0\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_aout_b\[0\]\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_aout\[0\]\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_allow_b NES:nes\|ppumem_write " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|chr_allow_b\" to the node \"NES:nes\|ppumem_write\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_allow_b NES:nes\|cart_top:multi_mapper\|prg_allow " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|prg_allow_b\" to the node \"NES:nes\|cart_top:multi_mapper\|prg_allow\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 15 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|flags_out_b\[2\] NES:nes\|cpumem_read " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|flags_out_b\[2\]\" to the node \"NES:nes\|cpumem_read\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[15\] audio_top:i2s\|dac_if:dac\|sreg " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[15\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\|prg_dout_b\[1\] NES:nes\|raw_data_bus\[1\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\|prg_dout_b\[1\]\" to the node \"NES:nes\|raw_data_bus\[1\]\" into an OR gate" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 205 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|flags_out_b\[1\] NES:nes\|raw_data_bus " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|flags_out_b\[1\]\" to the node \"NES:nes\|raw_data_bus\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\|prg_dout_b\[5\] NES:nes\|raw_data_bus " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\|prg_dout_b\[5\]\" to the node \"NES:nes\|raw_data_bus\" into an OR gate" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 205 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\|prg_dout_b\[6\] NES:nes\|raw_data_bus\[6\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\|prg_dout_b\[6\]\" to the node \"NES:nes\|raw_data_bus\[6\]\" into an OR gate" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 205 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\|prg_dout_b\[7\] NES:nes\|raw_data_bus\[7\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\|prg_dout_b\[7\]\" to the node \"NES:nes\|raw_data_bus\[7\]\" into an OR gate" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 205 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\|prg_dout_b\[0\] NES:nes\|raw_data_bus " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\|prg_dout_b\[0\]\" to the node \"NES:nes\|raw_data_bus\" into an OR gate" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 205 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\|prg_dout_b\[4\] NES:nes\|raw_data_bus\[4\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\|prg_dout_b\[4\]\" to the node \"NES:nes\|raw_data_bus\[4\]\" into an OR gate" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 205 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\|prg_dout_b\[3\] NES:nes\|raw_data_bus\[3\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\|prg_dout_b\[3\]\" to the node \"NES:nes\|raw_data_bus\[3\]\" into an OR gate" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 205 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\|prg_dout_b\[2\] NES:nes\|raw_data_bus\[2\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC3:mmc3\|prg_dout_b\[2\]\" to the node \"NES:nes\|raw_data_bus\[2\]\" into an OR gate" {  } { { "../../src/mappers/MMC3.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC3.sv" 205 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper28:map28\|chr_dout_b\[5\] NES:nes\|PPU:ppu\|BgPainter:bg_painter\|playfield_pipe_2\[10\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper28:map28\|chr_dout_b\[5\]\" to the node \"NES:nes\|PPU:ppu\|BgPainter:bg_painter\|playfield_pipe_2\[10\]\" into an OR gate" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 903 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|flags_out_b\[0\] NES:nes\|chr_to_ppu\[0\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|flags_out_b\[0\]\" to the node \"NES:nes\|chr_to_ppu\[0\]\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 26 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper28:map28\|chr_dout_b\[0\] NES:nes\|chr_to_ppu\[0\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper28:map28\|chr_dout_b\[0\]\" to the node \"NES:nes\|chr_to_ppu\[0\]\" into an OR gate" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 903 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper28:map28\|chr_dout_b\[1\] NES:nes\|PPU:ppu\|BgPainter:bg_painter\|playfield_pipe_2\[14\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper28:map28\|chr_dout_b\[1\]\" to the node \"NES:nes\|PPU:ppu\|BgPainter:bg_painter\|playfield_pipe_2\[14\]\" into an OR gate" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 903 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper28:map28\|chr_dout_b\[2\] NES:nes\|PPU:ppu\|BgPainter:bg_painter\|playfield_pipe_2\[13\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper28:map28\|chr_dout_b\[2\]\" to the node \"NES:nes\|PPU:ppu\|BgPainter:bg_painter\|playfield_pipe_2\[13\]\" into an OR gate" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 903 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper28:map28\|chr_dout_b\[3\] NES:nes\|PPU:ppu\|BgPainter:bg_painter\|playfield_pipe_2\[12\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper28:map28\|chr_dout_b\[3\]\" to the node \"NES:nes\|PPU:ppu\|BgPainter:bg_painter\|playfield_pipe_2\[12\]\" into an OR gate" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 903 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper28:map28\|chr_dout_b\[4\] NES:nes\|PPU:ppu\|BgPainter:bg_painter\|playfield_pipe_2\[11\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper28:map28\|chr_dout_b\[4\]\" to the node \"NES:nes\|PPU:ppu\|BgPainter:bg_painter\|playfield_pipe_2\[11\]\" into an OR gate" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 903 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[14\] audio_top:i2s\|dac_if:dac\|sreg " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[14\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[13\] audio_top:i2s\|dac_if:dac\|sreg " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[13\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[12\] audio_top:i2s\|dac_if:dac\|sreg " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[12\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[11\] audio_top:i2s\|dac_if:dac\|sreg " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[11\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[10\] audio_top:i2s\|dac_if:dac\|sreg " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[10\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[9\] audio_top:i2s\|dac_if:dac\|sreg " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[9\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[8\] audio_top:i2s\|dac_if:dac\|sreg " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[8\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper28:map28\|chr_dout_b\[7\] NES:nes\|PPU:ppu\|BgPainter:bg_painter\|playfield_pipe_2\[8\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper28:map28\|chr_dout_b\[7\]\" to the node \"NES:nes\|PPU:ppu\|BgPainter:bg_painter\|playfield_pipe_2\[8\]\" into an OR gate" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 903 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|irq_b NES:nes\|comb " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|irq_b\" to the node \"NES:nes\|comb\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|Mapper28:map28\|chr_dout_b\[6\] NES:nes\|PPU:ppu\|BgPainter:bg_painter\|playfield_pipe_2\[9\] " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|Mapper28:map28\|chr_dout_b\[6\]\" to the node \"NES:nes\|PPU:ppu\|BgPainter:bg_painter\|playfield_pipe_2\[9\]\" into an OR gate" {  } { { "../../src/mappers/generic.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/generic.sv" 903 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[7\] audio_top:i2s\|dac_if:dac\|sreg " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[7\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[6\] audio_top:i2s\|dac_if:dac\|sreg " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[6\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[5\] audio_top:i2s\|dac_if:dac\|sreg " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[5\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[4\] audio_top:i2s\|dac_if:dac\|sreg " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[4\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[3\] audio_top:i2s\|dac_if:dac\|sreg " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[3\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[2\] audio_top:i2s\|dac_if:dac\|sreg " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[2\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[1\] audio_top:i2s\|dac_if:dac\|sreg " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[1\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[0\] audio_top:i2s\|dac_if:dac\|sreg " "Converted the fan-out from the tri-state buffer \"NES:nes\|cart_top:multi_mapper\|MMC1:mmc1\|audio_b\[0\]\" to the node \"audio_top:i2s\|dac_if:dac\|sreg\" into an OR gate" {  } { { "../../src/mappers/MMC1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC1.sv" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1737402391667 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1737402391667 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/T65/T65.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65.vhd" 671 -1 0 } } { "../../src/T65/T65.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65.vhd" 339 -1 0 } } { "../../src/T65/T65.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65.vhd" 194 -1 0 } } { "../../src/T65/T65.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65.vhd" 188 -1 0 } } { "../../src/OPLL/VM2413/slotcounter.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/slotcounter.vhd" 60 -1 0 } } { "../../src/OPLL/VM2413/temporalmixer.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/temporalmixer.vhd" 57 -1 0 } } { "../../src/OPLL/VM2413/envelopegenerator.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/envelopegenerator.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1737402391861 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1737402391861 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[0\] GND " "Pin \"sram_addr_o\[0\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[1\] GND " "Pin \"sram_addr_o\[1\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[2\] GND " "Pin \"sram_addr_o\[2\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[3\] GND " "Pin \"sram_addr_o\[3\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[4\] GND " "Pin \"sram_addr_o\[4\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[5\] GND " "Pin \"sram_addr_o\[5\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[6\] GND " "Pin \"sram_addr_o\[6\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[7\] GND " "Pin \"sram_addr_o\[7\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[8\] GND " "Pin \"sram_addr_o\[8\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[9\] GND " "Pin \"sram_addr_o\[9\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[10\] GND " "Pin \"sram_addr_o\[10\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[11\] GND " "Pin \"sram_addr_o\[11\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[12\] GND " "Pin \"sram_addr_o\[12\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[13\] GND " "Pin \"sram_addr_o\[13\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[14\] GND " "Pin \"sram_addr_o\[14\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[15\] GND " "Pin \"sram_addr_o\[15\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[16\] GND " "Pin \"sram_addr_o\[16\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[17\] GND " "Pin \"sram_addr_o\[17\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[18\] GND " "Pin \"sram_addr_o\[18\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_addr_o\[19\] GND " "Pin \"sram_addr_o\[19\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_addr_o[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_we_n_o VCC " "Pin \"sram_we_n_o\" is stuck at VCC" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_we_n_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_oe_n_o VCC " "Pin \"sram_oe_n_o\" is stuck at VCC" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_oe_n_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_ub_n_o VCC " "Pin \"sram_ub_n_o\" is stuck at VCC" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_ub_n_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_lb_n_o VCC " "Pin \"sram_lb_n_o\" is stuck at VCC" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|sram_lb_n_o"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_BA\[0\] GND " "Pin \"SDRAM_BA\[0\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|SDRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_BA\[1\] GND " "Pin \"SDRAM_BA\[1\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|SDRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737402414831 "|NES_np1|VGA_B[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737402414831 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "337 " "337 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737402466307 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402466990 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints.sdc " "Reading SDC File: 'constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1737402468764 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50000 -multiply_by 85909 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50000 -multiply_by 85909 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737402468876 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50000 -multiply_by 21477 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50000 -multiply_by 21477 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737402468876 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50000 -multiply_by 85909 -phase -36.82 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50000 -multiply_by 85909 -phase -36.82 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737402468876 ""}  } {  } 0 332110 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402468876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1737402468876 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_cnt\[0\] " "Node: clk_cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Kbd_Joystick_ua:k_joystick\|btn_right clk_cnt\[0\] " "Register Kbd_Joystick_ua:k_joystick\|btn_right is being clocked by clk_cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402468946 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Analysis & Synthesis" 0 -1 1737402468946 "|NES_np1|clk_cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video:video\|sync_h " "Node: video:video\|sync_h was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Kbd_Joystick_ua:k_joystick\|sega1_s\[0\] video:video\|sync_h " "Register Kbd_Joystick_ua:k_joystick\|sega1_s\[0\] is being clocked by video:video\|sync_h" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402468946 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Analysis & Synthesis" 0 -1 1737402468946 "|NES_np1|video:video|sync_h"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "joydecoder:joystick_serial\|delay_count\[3\] " "Node: joydecoder:joystick_serial\|delay_count\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register joydecoder:joystick_serial\|joy1\[3\] joydecoder:joystick_serial\|delay_count\[3\] " "Register joydecoder:joystick_serial\|joy1\[3\] is being clocked by joydecoder:joystick_serial\|delay_count\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402468946 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Analysis & Synthesis" 0 -1 1737402468946 "|NES_np1|joydecoder:joystick_serial|delay_count[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Kbd_Joystick_ua:k_joystick\|btn_scroll " "Node: Kbd_Joystick_ua:k_joystick\|btn_scroll was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Kbd_Joystick_ua:k_joystick\|direct_video_s Kbd_Joystick_ua:k_joystick\|btn_scroll " "Register Kbd_Joystick_ua:k_joystick\|direct_video_s is being clocked by Kbd_Joystick_ua:k_joystick\|btn_scroll" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402468946 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Analysis & Synthesis" 0 -1 1737402468946 "|NES_np1|Kbd_Joystick_ua:k_joystick|btn_scroll"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_top:i2s\|tcount\[4\] " "Node: audio_top:i2s\|tcount\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_top:i2s\|dac_if:dac\|sreg\[15\] audio_top:i2s\|tcount\[4\] " "Register audio_top:i2s\|dac_if:dac\|sreg\[15\] is being clocked by audio_top:i2s\|tcount\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402468946 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Analysis & Synthesis" 0 -1 1737402468946 "|NES_np1|audio_top:i2s|tcount[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402469219 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1737402469227 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737402469227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737402469227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.640 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  11.640 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737402469227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  46.561 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  46.561 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737402469227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.640 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  11.640 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737402469227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_i " "  20.000   clock_50_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737402469227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  27.777      SPI_SCK " "  27.777      SPI_SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737402469227 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402469227 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402470339 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 282 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 282 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1737402476381 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402476403 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1737402483611 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:17 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:17" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402483656 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/out/nes.map.smsg " "Generated suppressed messages file D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/out/nes.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402484344 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737402485473 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737402485473 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "7 " "Optimize away 7 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "NES:nes\|cart_top:multi_mapper\|MMC5:mmc5\|cur_tile\[5\] " "Node: \"NES:nes\|cart_top:multi_mapper\|MMC5:mmc5\|cur_tile\[5\]\"" {  } { { "../../src/mappers/MMC5.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/MMC5.sv" 233 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402486070 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "mapper_flags\[26\] " "Node: \"mapper_flags\[26\]\"" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 345 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402486070 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "mapper_flags\[27\] " "Node: \"mapper_flags\[27\]\"" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 345 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402486070 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "mapper_flags\[28\] " "Node: \"mapper_flags\[28\]\"" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 345 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402486070 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "mapper_flags\[29\] " "Node: \"mapper_flags\[29\]\"" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 345 -1 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402486070 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Analysis & Synthesis" 0 -1 1737402486070 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sd_miso_i " "No output dependent on input pin \"sd_miso_i\"" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402487091 "|NES_np1|sd_miso_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ear_i " "No output dependent on input pin \"ear_i\"" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 68 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402487091 "|NES_np1|ear_i"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "stm_tx_i " "No output dependent on input pin \"stm_tx_i\"" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 84 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737402487091 "|NES_np1|stm_tx_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737402487091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24215 " "Implemented 24215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737402487091 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737402487091 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737402487091 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23792 " "Implemented 23792 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737402487091 ""} { "Info" "ICUT_CUT_TM_RAMS" "268 " "Implemented 268 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1737402487091 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1737402487091 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "27 " "Implemented 27 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1737402487091 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737402487091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 307 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 307 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5208 " "Peak virtual memory: 5208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737402487234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 22:48:07 2025 " "Processing ended: Mon Jan 20 22:48:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737402487234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:40 " "Elapsed time: 00:03:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737402487234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:52 " "Total CPU time (on all processors): 00:03:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737402487234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737402487234 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1737402489032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737402489040 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 22:48:08 2025 " "Processing started: Mon Jan 20 22:48:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737402489040 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1737402489040 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nes -c nes " "Command: quartus_fit --read_settings_files=off --write_settings_files=off nes -c nes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1737402489040 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1737402489311 ""}
{ "Info" "0" "" "Project  = nes" {  } {  } 0 0 "Project  = nes" 0 0 "Fitter" 0 0 1737402489312 ""}
{ "Info" "0" "" "Revision = nes" {  } {  } 0 0 "Revision = nes" 0 0 "Fitter" 0 0 1737402489312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1737402489677 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1737402489677 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nes EP4CGX150DF27I7 " "Selected device EP4CGX150DF27I7 for design \"nes\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1737402489860 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737402489906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1737402489906 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1737402490570 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737402490578 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75DF27C7 " "Device EP4CGX75DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737402491158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75DF27I7 " "Device EP4CGX75DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737402491158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50DF27C7 " "Device EP4CGX50DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737402491158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50DF27I7 " "Device EP4CGX50DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737402491158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF27C7 " "Device EP4CGX150DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737402491158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF27I7AF " "Device EP4CGX150DF27I7AF is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737402491158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF27C7 " "Device EP4CGX110DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737402491158 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF27I7 " "Device EP4CGX110DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1737402491158 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1737402491158 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ F6 " "Pin ~ALTERA_DCLK~ is reserved at location F6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 40559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1737402491331 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1737402491331 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1737402491331 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1737402491331 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1737402491331 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1737402491345 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1737402496035 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 127 " "No exact pin location assignment(s) for 45 pins of 127 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1737402498163 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|pll1\" as MPLL PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[2\] -37.1 degrees -39.4 degrees " "Can't achieve requested value -37.1 degrees for clock output clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[2\] of parameter phase shift -- achieved value of -39.4 degrees" {  } { { "db/clk_altpll.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/clk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 10168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1737402498417 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[0\] 55 32 0 0 " "Implementing clock multiplication of 55, clock division of 32, and phase shift of 0 degrees (0 ps) for clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_altpll.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/clk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 10166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1737402498417 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[1\] 55 128 0 0 " "Implementing clock multiplication of 55, clock division of 128, and phase shift of 0 degrees (0 ps) for clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clk_altpll.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/clk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 10167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1737402498417 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[2\] 55 32 -39 -1273 " "Implementing clock multiplication of 55, clock division of 32, and phase shift of -39 degrees (-1273 ps) for clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clk_altpll.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/clk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 10168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1737402498417 ""}  } { { "db/clk_altpll.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/clk_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 10166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1737402498417 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|pll1 0 Pin_B14 " "PLL \"clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_B14\"" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 240 0 0 } } { "db/clk_altpll.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/clk_altpll.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 10166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1737402498421 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints.sdc " "Reading SDC File: 'constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1737402500899 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 55 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 55 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737402501009 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 128 -multiply_by 55 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 128 -multiply_by 55 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737402501009 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 55 -phase -39.38 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 55 -phase -39.38 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737402501009 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1737402501009 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1737402501009 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_cnt\[0\] " "Node: clk_cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Kbd_Joystick_ua:k_joystick\|btn_right clk_cnt\[0\] " "Register Kbd_Joystick_ua:k_joystick\|btn_right is being clocked by clk_cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402501090 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1737402501090 "|NES_np1|clk_cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video:video\|sync_h " "Node: video:video\|sync_h was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Kbd_Joystick_ua:k_joystick\|sega1_s\[0\] video:video\|sync_h " "Register Kbd_Joystick_ua:k_joystick\|sega1_s\[0\] is being clocked by video:video\|sync_h" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402501090 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1737402501090 "|NES_np1|video:video|sync_h"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "joydecoder:joystick_serial\|delay_count\[3\] " "Node: joydecoder:joystick_serial\|delay_count\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register joydecoder:joystick_serial\|joy1\[3\] joydecoder:joystick_serial\|delay_count\[3\] " "Register joydecoder:joystick_serial\|joy1\[3\] is being clocked by joydecoder:joystick_serial\|delay_count\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402501090 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1737402501090 "|NES_np1|joydecoder:joystick_serial|delay_count[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Kbd_Joystick_ua:k_joystick\|btn_scroll " "Node: Kbd_Joystick_ua:k_joystick\|btn_scroll was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Kbd_Joystick_ua:k_joystick\|direct_video_s Kbd_Joystick_ua:k_joystick\|btn_scroll " "Register Kbd_Joystick_ua:k_joystick\|direct_video_s is being clocked by Kbd_Joystick_ua:k_joystick\|btn_scroll" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402501090 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1737402501090 "|NES_np1|Kbd_Joystick_ua:k_joystick|btn_scroll"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_top:i2s\|tcount\[4\] " "Node: audio_top:i2s\|tcount\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_top:i2s\|dac_if:dac\|sreg\[15\] audio_top:i2s\|tcount\[4\] " "Register audio_top:i2s\|dac_if:dac\|sreg\[15\] is being clocked by audio_top:i2s\|tcount\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402501090 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1737402501090 "|NES_np1|audio_top:i2s|tcount[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1737402501344 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1737402501352 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737402501352 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737402501352 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.636 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  11.636 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737402501352 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  46.545 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  46.545 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737402501352 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.636 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  11.636 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737402501352 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_i " "  20.000   clock_50_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737402501352 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  27.777      SPI_SCK " "  27.777      SPI_SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1737402501352 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1737402501352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_8) " "Automatically promoted node clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_8)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737402504064 ""}  } { { "db/clk_altpll.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/clk_altpll.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 10166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737402504064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_8) " "Automatically promoted node clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_8)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737402504064 ""}  } { { "db/clk_altpll.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/clk_altpll.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 10166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737402504064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_8) " "Automatically promoted node clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_8)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737402504064 ""}  } { { "db/clk_altpll.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/clk_altpll.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 10166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737402504064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50_i~input (placed in PIN B14 (CLKIO9, DIFFCLK_5p)) " "Automatically promoted node clock_50_i~input (placed in PIN B14 (CLKIO9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G20 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G20" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737402504064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_top:i2s\|tcount\[4\] " "Destination node audio_top:i2s\|tcount\[4\]" {  } { { "audio_i2s.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/audio_i2s.vhd" 127 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504064 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1737402504064 ""}  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 40547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737402504064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "SPI_SCK~input  " "Promoted node SPI_SCK~input " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737402504064 ""}  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 40549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737402504064 ""}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "SPI_SCK~input Global Clock " "Pin SPI_SCK~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 40549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176342 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1737402504064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_cnt\[0\]  " "Automatically promoted node clk_cnt\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737402504064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Kbd_Joystick_ua:k_joystick\|btn_scroll " "Destination node Kbd_Joystick_ua:k_joystick\|btn_scroll" {  } { { "kbd_joystick_ua.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/kbd_joystick_ua.vhd" 98 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_cnt\[0\]~0 " "Destination node clk_cnt\[0\]~0" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 625 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 36104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504064 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1737402504064 ""}  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 625 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 10272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737402504064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video:video\|sync_h  " "Automatically promoted node video:video\|sync_h " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737402504064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|comb~0 " "Destination node mist_video:mist_video\|comb~0" {  } { { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 20102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "video:video\|sync_h~0 " "Destination node video:video\|sync_h~0" {  } { { "../../src/video.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/video.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 24000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|i_div~0 " "Destination node mist_video:mist_video\|i_div~0" {  } { { "../../../common/mist_video.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/mist_video.v" 100 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 29444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|osd:osd\|hs_low\[1\]~1 " "Destination node mist_video:mist_video\|osd:osd\|hs_low\[1\]~1" {  } { { "../../../common/osd.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/osd.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 29711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|scandoubler:scandoubler\|always4~0 " "Destination node mist_video:mist_video\|scandoubler:scandoubler\|always4~0" {  } { { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 31094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|scandoubler:scandoubler\|hs_rise\[9\]~0 " "Destination node mist_video:mist_video\|scandoubler:scandoubler\|hs_rise\[9\]~0" {  } { { "../../../common/scandoubler.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/scandoubler.v" 183 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 31097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|scandoubler:scandoubler\|hs_max\[0\]~0 " "Destination node mist_video:mist_video\|scandoubler:scandoubler\|hs_max\[0\]~0" {  } { { "../../../common/scandoubler.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/scandoubler.v" 183 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 31098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|osd:osd\|always1~0 " "Destination node mist_video:mist_video\|osd:osd\|always1~0" {  } { { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 31121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|scandoubler:scandoubler\|always3~0 " "Destination node mist_video:mist_video\|scandoubler:scandoubler\|always3~0" {  } { { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 32036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mist_video:mist_video\|i_div~1 " "Destination node mist_video:mist_video\|i_div~1" {  } { { "../../../common/mist_video.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/common/mist_video.v" 100 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 32037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1737402504064 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1737402504064 ""}  } { { "../../src/video.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/video.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 1183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737402504064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "joydecoder:joystick_serial\|delay_count\[3\]  " "Automatically promoted node joydecoder:joystick_serial\|delay_count\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737402504064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "joydecoder:joystick_serial\|delay_count\[3\]~7 " "Destination node joydecoder:joystick_serial\|delay_count\[3\]~7" {  } { { "joydecoder_2.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/joydecoder_2.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 18297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504064 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "joy_clock_o~output " "Destination node joy_clock_o~output" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 40479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504064 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1737402504064 ""}  } { { "joydecoder_2.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/joydecoder_2.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 10214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737402504064 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "audio_top:i2s\|tcount\[4\]  " "Automatically promoted node audio_top:i2s\|tcount\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_top:i2s\|tcount\[4\]~15 " "Destination node audio_top:i2s\|tcount\[4\]~15" {  } { { "audio_i2s.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/audio_i2s.vhd" 127 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 18328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_top:i2s\|tim_pr~0 " "Destination node audio_top:i2s\|tim_pr~0" {  } { { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 24942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SCLK~output " "Destination node SCLK~output" {  } { { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 40485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1737402504066 ""}  } { { "audio_i2s.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/audio_i2s.vhd" 127 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737402504066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NES:nes\|cart_top:multi_mapper\|comb~86  " "Automatically promoted node NES:nes\|cart_top:multi_mapper\|comb~86 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|soff " "Destination node NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|soff" {  } { { "../../src/mappers/VRC.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/mappers/VRC.sv" 794 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 2901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.sign " "Destination node NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.sign" {  } { { "../../src/OPLL/VM2413/outputmemory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/outputmemory.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 1735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.value\[8\] " "Destination node NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.value\[8\]" {  } { { "../../src/OPLL/VM2413/outputmemory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/outputmemory.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 1724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.value\[7\] " "Destination node NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.value\[7\]" {  } { { "../../src/OPLL/VM2413/outputmemory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/outputmemory.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 1725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.value\[6\] " "Destination node NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.value\[6\]" {  } { { "../../src/OPLL/VM2413/outputmemory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/outputmemory.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 1726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.value\[5\] " "Destination node NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.value\[5\]" {  } { { "../../src/OPLL/VM2413/outputmemory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/outputmemory.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 1727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.value\[4\] " "Destination node NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.value\[4\]" {  } { { "../../src/OPLL/VM2413/outputmemory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/outputmemory.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 1728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.value\[3\] " "Destination node NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.value\[3\]" {  } { { "../../src/OPLL/VM2413/outputmemory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/outputmemory.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 1729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.value\[2\] " "Destination node NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.value\[2\]" {  } { { "../../src/OPLL/VM2413/outputmemory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/outputmemory.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 1730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.value\[1\] " "Destination node NES:nes\|cart_top:multi_mapper\|vrc7_mixed:snd_vrc7\|eseopll:ym2143vrc7\|opll:U1\|OutputGenerator:og\|OutputMemory:Mmem\|rdata2.value\[1\]" {  } { { "../../src/OPLL/VM2413/outputmemory.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/OPLL/VM2413/outputmemory.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 1731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1737402504066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1737402504066 ""}  } { { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 24778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737402504066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NES:nes\|T65:cpu\|Res_n_i  " "Automatically promoted node NES:nes\|T65:cpu\|Res_n_i " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES:nes\|T65:cpu\|NMI_entered~0 " "Destination node NES:nes\|T65:cpu\|NMI_entered~0" {  } { { "../../src/T65/T65.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65.vhd" 248 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 26943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES:nes\|T65:cpu\|Y\[0\]~1 " "Destination node NES:nes\|T65:cpu\|Y\[0\]~1" {  } { { "../../src/T65/T65.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65.vhd" 442 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 27031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES:nes\|T65:cpu\|rdy_mod~0 " "Destination node NES:nes\|T65:cpu\|rdy_mod~0" {  } { { "../../src/T65/T65.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65.vhd" 244 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 29892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "NES:nes\|T65:cpu\|X\[0\]~1 " "Destination node NES:nes\|T65:cpu\|X\[0\]~1" {  } { { "../../src/T65/T65.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65.vhd" 442 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 29895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1737402504066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1737402504066 ""}  } { { "../../src/T65/T65.vhd" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/src/T65/T65.vhd" 241 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 9631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737402504066 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737402506708 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737402506749 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737402506757 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737402506810 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1737402506901 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737402506901 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737402506982 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737402510571 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "15 Block RAM " "Packed 15 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1737402510625 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "85 Embedded multiplier block " "Packed 85 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1737402510625 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "51 I/O Output Buffer " "Packed 51 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1737402510625 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "19 " "Created 19 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1737402510625 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737402510625 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 3.3V 2 27 16 " "Number of I/O pins in group: 45 (unused VREF, 3.3V VCCIO, 2 input, 27 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1737402510809 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1737402510809 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1737402510809 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737402510809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737402510809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 7 61 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737402510809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737402510809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737402510809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 17 48 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 17 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737402510809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 55 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737402510809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 39 18 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 39 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737402510809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 58 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737402510809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737402510809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 15 56 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737402510809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737402510809 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 1 3 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1737402510809 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1737402510809 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1737402510809 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|pll1 clk\[1\] VGA_PIX~output " "PLL \"clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"VGA_PIX~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clk_altpll.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/clk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "clk.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/clk.v" 102 0 0 } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 240 0 0 } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 81 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1737402511179 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|pll1 clk\[2\] SDRAM_CLK~output " "PLL \"clk:clock_21mhz\|altpll:altpll_component\|clk_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clk_altpll.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/db/clk_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "clk.v" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/clk.v" 102 0 0 } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 240 0 0 } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 45 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1737402511179 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1737402516021 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1737402521146 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737402521549 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1737402521582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737402526873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737402534484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737402534758 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737402638526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:44 " "Fitter placement operations ending: elapsed time is 00:01:44" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737402638526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737402642473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X94_Y34 X105_Y45 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X94_Y34 to location X105_Y45" {  } { { "loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X94_Y34 to location X105_Y45"} { { 12 { 0 ""} 94 34 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1737402666797 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737402666797 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:43 " "Fitter routing operations ending: elapsed time is 00:00:43" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737402690793 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 31.34 " "Total time spent on timing analysis during the Fitter is 31.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1737402691632 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737402691824 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737402694120 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737402694132 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737402696360 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737402702025 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1737402708274 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "44 Cyclone IV GX " "44 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_miso_i 3.3-V LVTTL C10 " "Pin sd_miso_i uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sd_miso_i } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_miso_i" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ear_i 3.3-V LVTTL V16 " "Pin ear_i uses I/O standard 3.3-V LVTTL at V16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ear_i } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 68 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "stm_tx_i 3.3-V LVTTL A6 " "Pin stm_tx_i uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { stm_tx_i } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 84 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DO 3.3-V LVTTL B2 " "Pin SPI_DO uses I/O standard 3.3-V LVTTL at B2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SPI_DO } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DO" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 89 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_mouse_clk_io 3.3-V LVTTL C12 " "Pin ps2_mouse_clk_io uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ps2_mouse_clk_io } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_clk_io" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_mouse_data_io 3.3-V LVTTL B13 " "Pin ps2_mouse_data_io uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ps2_mouse_data_io } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_data_io" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[1\] 3.3-V LVTTL A5 " "Pin sram_data_io\[1\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[1] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[2\] 3.3-V LVTTL AA22 " "Pin sram_data_io\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[2] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[3\] 3.3-V LVTTL B5 " "Pin sram_data_io\[3\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[3] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[4\] 3.3-V LVTTL A13 " "Pin sram_data_io\[4\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[4] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[5\] 3.3-V LVTTL AD24 " "Pin sram_data_io\[5\] uses I/O standard 3.3-V LVTTL at AD24" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[5] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[6\] 3.3-V LVTTL W18 " "Pin sram_data_io\[6\] uses I/O standard 3.3-V LVTTL at W18" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[6] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[7\] 3.3-V LVTTL D13 " "Pin sram_data_io\[7\] uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[7] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[8\] 3.3-V LVTTL U18 " "Pin sram_data_io\[8\] uses I/O standard 3.3-V LVTTL at U18" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[8] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[9\] 3.3-V LVTTL H11 " "Pin sram_data_io\[9\] uses I/O standard 3.3-V LVTTL at H11" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[9] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[10\] 3.3-V LVTTL W16 " "Pin sram_data_io\[10\] uses I/O standard 3.3-V LVTTL at W16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[10] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[11\] 3.3-V LVTTL AD7 " "Pin sram_data_io\[11\] uses I/O standard 3.3-V LVTTL at AD7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[11] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[12\] 3.3-V LVTTL V13 " "Pin sram_data_io\[12\] uses I/O standard 3.3-V LVTTL at V13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[12] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[13\] 3.3-V LVTTL AF19 " "Pin sram_data_io\[13\] uses I/O standard 3.3-V LVTTL at AF19" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[13] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[14\] 3.3-V LVTTL AE1 " "Pin sram_data_io\[14\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[14] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[15\] 3.3-V LVTTL J16 " "Pin sram_data_io\[15\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[15] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL B25 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at B25" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL B26 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at B26" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL C25 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL C26 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at C26" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL D25 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at D25" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL D26 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at D26" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL E25 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at E25" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL E26 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at E26" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL H23 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at H23" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL G24 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at G24" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL G22 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL F24 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at F24" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL F23 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at F23" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL E24 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at E24" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL D24 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL C24 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at C24" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_clk_io 3.3-V LVTTL E2 " "Pin ps2_clk_io uses I/O standard 3.3-V LVTTL at E2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ps2_clk_io } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clk_io" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_data_io 3.3-V LVTTL D1 " "Pin ps2_data_io uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ps2_data_io } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data_io" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50_i 3.3-V LVTTL B14 " "Pin clock_50_i uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { clock_50_i } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_50_i" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DI 3.3-V LVTTL A2 " "Pin SPI_DI uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SPI_DI } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DI" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 90 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SCK 3.3-V LVTTL B1 " "Pin SPI_SCK uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SPI_SCK } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 88 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS2 3.3-V LVTTL C1 " "Pin SPI_SS2 uses I/O standard 3.3-V LVTTL at C1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SPI_SS2 } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS2" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 91 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "joy_data_i 3.3-V LVTTL AC21 " "Pin joy_data_i uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { joy_data_i } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "joy_data_i" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 62 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708573 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1737402708573 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_data_io\[0\] 3.3-V LVTTL D6 " "Pin sram_data_io\[0\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[0] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1737402708577 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1737402708577 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "20 " "Following 20 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_mouse_clk_io a permanently disabled " "Pin ps2_mouse_clk_io has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ps2_mouse_clk_io } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_clk_io" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_mouse_data_io a permanently disabled " "Pin ps2_mouse_data_io has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ps2_mouse_data_io } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_mouse_data_io" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data_io\[0\] a permanently disabled " "Pin sram_data_io\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[0] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data_io\[1\] a permanently disabled " "Pin sram_data_io\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[1] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data_io\[2\] a permanently disabled " "Pin sram_data_io\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[2] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data_io\[3\] a permanently disabled " "Pin sram_data_io\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[3] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data_io\[4\] a permanently disabled " "Pin sram_data_io\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[4] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data_io\[5\] a permanently disabled " "Pin sram_data_io\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[5] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data_io\[6\] a permanently disabled " "Pin sram_data_io\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[6] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data_io\[7\] a permanently disabled " "Pin sram_data_io\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[7] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data_io\[8\] a permanently disabled " "Pin sram_data_io\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[8] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data_io\[9\] a permanently disabled " "Pin sram_data_io\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[9] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data_io\[10\] a permanently disabled " "Pin sram_data_io\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[10] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data_io\[11\] a permanently disabled " "Pin sram_data_io\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[11] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data_io\[12\] a permanently disabled " "Pin sram_data_io\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[12] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data_io\[13\] a permanently disabled " "Pin sram_data_io\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[13] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data_io\[14\] a permanently disabled " "Pin sram_data_io\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[14] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_data_io\[15\] a permanently disabled " "Pin sram_data_io\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { sram_data_io[15] } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clk_io a permanently disabled " "Pin ps2_clk_io has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ps2_clk_io } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clk_io" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data_io a permanently disabled " "Pin ps2_data_io has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ps2_data_io } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data_io" } } } } { "NES_np1.sv" "" { Text "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/NES_np1.sv" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1737402708577 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1737402708577 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\intelFPGA_lite\\19.1\\Lic_Q18+IP.dat; FlexNet Licensing error:-8,523 " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\intelFPGA_lite\\19.1\\Lic_Q18+IP.dat; FlexNet Licensing error:-8,523." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1737402709930 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\intelFPGA_lite\\19.1\\Lic_Q18+IP.dat; FlexNet Licensing error:-8,523 " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus_seu_mitigation License path:  C:\\intelFPGA_lite\\19.1\\Lic_Q18+IP.dat; FlexNet Licensing error:-8,523." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1737402709943 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/out/nes.fit.smsg " "Generated suppressed messages file D:/FPGA/Neptuno2SPI7125/_NES_Color/NES/synth/neptUNO/out/nes.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1737402710249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6074 " "Peak virtual memory: 6074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737402714495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 22:51:54 2025 " "Processing ended: Mon Jan 20 22:51:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737402714495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:46 " "Elapsed time: 00:03:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737402714495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:40 " "Total CPU time (on all processors): 00:07:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737402714495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737402714495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1737402716086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737402716092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 22:51:55 2025 " "Processing started: Mon Jan 20 22:51:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737402716092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1737402716092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nes -c nes " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nes -c nes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1737402716092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1737402717014 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1737402723445 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1737402723608 ""}
{ "Info" "OPGMIO_DISCONTINUED_DEVICE" "EPC16 " "Configuration device EPC16 has been discontinued." {  } {  } 0 210125 "Configuration device %1!s! has been discontinued." 0 0 "Assembler" 0 -1 0 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737402725749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 22:52:05 2025 " "Processing ended: Mon Jan 20 22:52:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737402725749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737402725749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737402725749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1737402725749 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1737402726457 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1737402727694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737402727701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 22:52:07 2025 " "Processing started: Mon Jan 20 22:52:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737402727701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1737402727701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nes -c nes " "Command: quartus_sta nes -c nes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1737402727702 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1737402727935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1737402728559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1737402728559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402728612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402728612 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints.sdc " "Reading SDC File: 'constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1737402730367 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 55 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 55 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737402730478 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 128 -multiply_by 55 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 128 -multiply_by 55 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737402730478 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 55 -phase -39.38 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 32 -multiply_by 55 -phase -39.38 -duty_cycle 50.00 -name \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1737402730478 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737402730478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1737402730478 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video:video\|sync_h " "Node: video:video\|sync_h was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Kbd_Joystick_ua:k_joystick\|sega1_s\[0\] video:video\|sync_h " "Register Kbd_Joystick_ua:k_joystick\|sega1_s\[0\] is being clocked by video:video\|sync_h" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402730567 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737402730567 "|NES_np1|video:video|sync_h"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "joydecoder:joystick_serial\|delay_count\[3\] " "Node: joydecoder:joystick_serial\|delay_count\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register joydecoder:joystick_serial\|joy1\[3\] joydecoder:joystick_serial\|delay_count\[3\] " "Register joydecoder:joystick_serial\|joy1\[3\] is being clocked by joydecoder:joystick_serial\|delay_count\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402730567 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737402730567 "|NES_np1|joydecoder:joystick_serial|delay_count[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_cnt\[0\] " "Node: clk_cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Kbd_Joystick_ua:k_joystick\|btn_right2 clk_cnt\[0\] " "Register Kbd_Joystick_ua:k_joystick\|btn_right2 is being clocked by clk_cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402730567 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737402730567 "|NES_np1|clk_cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Kbd_Joystick_ua:k_joystick\|btn_scroll " "Node: Kbd_Joystick_ua:k_joystick\|btn_scroll was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Kbd_Joystick_ua:k_joystick\|direct_video_s Kbd_Joystick_ua:k_joystick\|btn_scroll " "Register Kbd_Joystick_ua:k_joystick\|direct_video_s is being clocked by Kbd_Joystick_ua:k_joystick\|btn_scroll" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402730567 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737402730567 "|NES_np1|Kbd_Joystick_ua:k_joystick|btn_scroll"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_top:i2s\|tcount\[4\] " "Node: audio_top:i2s\|tcount\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_top:i2s\|dac_if:dac\|sreg\[15\] audio_top:i2s\|tcount\[4\] " "Register audio_top:i2s\|dac_if:dac\|sreg\[15\] is being clocked by audio_top:i2s\|tcount\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402730567 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737402730567 "|NES_np1|audio_top:i2s|tcount[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737402730701 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1737402730711 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1737402730731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737402731353 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737402731353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.444 " "Worst-case setup slack is -0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.444              -1.594 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.444              -1.594 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.222               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.045               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.045               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.721               0.000 SPI_SCK  " "    7.721               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.219               0.000 clock_50_i  " "   12.219               0.000 clock_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402731353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.267 " "Worst-case hold slack is 0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.267               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 SPI_SCK  " "    0.335               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.393               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 clock_50_i  " "    0.397               0.000 clock_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.031               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.031               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402731500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.229 " "Worst-case recovery slack is 7.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.229               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.229               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402731537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.515 " "Worst-case removal slack is 3.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.515               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.515               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402731569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.439 " "Worst-case minimum pulse width slack is 5.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.439               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.439               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.628               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.628               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.694               0.000 clock_50_i  " "    9.694               0.000 clock_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.516               0.000 SPI_SCK  " "   13.516               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.855               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   22.855               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402731569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402731569 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 41 synchronizer chains. " "Report Metastability: Found 41 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402732387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 41 " "Number of Synchronizer Chains Found: 41" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402732387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402732387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402732387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 13.649 ns " "Worst Case Available Settling Time: 13.649 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402732387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402732387 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737402732387 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737402732402 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1737402732487 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1737402734704 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video:video\|sync_h " "Node: video:video\|sync_h was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Kbd_Joystick_ua:k_joystick\|sega1_s\[0\] video:video\|sync_h " "Register Kbd_Joystick_ua:k_joystick\|sega1_s\[0\] is being clocked by video:video\|sync_h" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402735737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737402735737 "|NES_np1|video:video|sync_h"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "joydecoder:joystick_serial\|delay_count\[3\] " "Node: joydecoder:joystick_serial\|delay_count\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register joydecoder:joystick_serial\|joy1\[3\] joydecoder:joystick_serial\|delay_count\[3\] " "Register joydecoder:joystick_serial\|joy1\[3\] is being clocked by joydecoder:joystick_serial\|delay_count\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402735737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737402735737 "|NES_np1|joydecoder:joystick_serial|delay_count[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_cnt\[0\] " "Node: clk_cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Kbd_Joystick_ua:k_joystick\|btn_right2 clk_cnt\[0\] " "Register Kbd_Joystick_ua:k_joystick\|btn_right2 is being clocked by clk_cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402735737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737402735737 "|NES_np1|clk_cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Kbd_Joystick_ua:k_joystick\|btn_scroll " "Node: Kbd_Joystick_ua:k_joystick\|btn_scroll was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Kbd_Joystick_ua:k_joystick\|direct_video_s Kbd_Joystick_ua:k_joystick\|btn_scroll " "Register Kbd_Joystick_ua:k_joystick\|direct_video_s is being clocked by Kbd_Joystick_ua:k_joystick\|btn_scroll" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402735737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737402735737 "|NES_np1|Kbd_Joystick_ua:k_joystick|btn_scroll"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_top:i2s\|tcount\[4\] " "Node: audio_top:i2s\|tcount\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_top:i2s\|dac_if:dac\|sreg\[15\] audio_top:i2s\|tcount\[4\] " "Register audio_top:i2s\|dac_if:dac\|sreg\[15\] is being clocked by audio_top:i2s\|tcount\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402735737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737402735737 "|NES_np1|audio_top:i2s|tcount[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737402735757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.256 " "Worst-case setup slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.256               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.128               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.257               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.257               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.153               0.000 SPI_SCK  " "    8.153               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.751               0.000 clock_50_i  " "   12.751               0.000 clock_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402736110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.279 " "Worst-case hold slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.279               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 SPI_SCK  " "    0.335               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.345               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock_50_i  " "    0.354               0.000 clock_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.914               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.914               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402736248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.593 " "Worst-case recovery slack is 7.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.593               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.593               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402736279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.211 " "Worst-case removal slack is 3.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.211               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.211               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402736311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.438 " "Worst-case minimum pulse width slack is 5.438" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.438               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.438               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.602               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.602               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 clock_50_i  " "    9.647               0.000 clock_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.568               0.000 SPI_SCK  " "   13.568               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.889               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   22.889               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402736326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402736326 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 41 synchronizer chains. " "Report Metastability: Found 41 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402737166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 41 " "Number of Synchronizer Chains Found: 41" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402737166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402737166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402737166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.414 ns " "Worst Case Available Settling Time: 15.414 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402737166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402737166 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737402737166 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1737402737182 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video:video\|sync_h " "Node: video:video\|sync_h was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Kbd_Joystick_ua:k_joystick\|sega1_s\[0\] video:video\|sync_h " "Register Kbd_Joystick_ua:k_joystick\|sega1_s\[0\] is being clocked by video:video\|sync_h" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402737798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737402737798 "|NES_np1|video:video|sync_h"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "joydecoder:joystick_serial\|delay_count\[3\] " "Node: joydecoder:joystick_serial\|delay_count\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register joydecoder:joystick_serial\|joy1\[3\] joydecoder:joystick_serial\|delay_count\[3\] " "Register joydecoder:joystick_serial\|joy1\[3\] is being clocked by joydecoder:joystick_serial\|delay_count\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402737798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737402737798 "|NES_np1|joydecoder:joystick_serial|delay_count[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_cnt\[0\] " "Node: clk_cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Kbd_Joystick_ua:k_joystick\|btn_right2 clk_cnt\[0\] " "Register Kbd_Joystick_ua:k_joystick\|btn_right2 is being clocked by clk_cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402737798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737402737798 "|NES_np1|clk_cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Kbd_Joystick_ua:k_joystick\|btn_scroll " "Node: Kbd_Joystick_ua:k_joystick\|btn_scroll was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Kbd_Joystick_ua:k_joystick\|direct_video_s Kbd_Joystick_ua:k_joystick\|btn_scroll " "Register Kbd_Joystick_ua:k_joystick\|direct_video_s is being clocked by Kbd_Joystick_ua:k_joystick\|btn_scroll" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402737798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737402737798 "|NES_np1|Kbd_Joystick_ua:k_joystick|btn_scroll"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "audio_top:i2s\|tcount\[4\] " "Node: audio_top:i2s\|tcount\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register audio_top:i2s\|dac_if:dac\|sreg\[15\] audio_top:i2s\|tcount\[4\] " "Register audio_top:i2s\|dac_if:dac\|sreg\[15\] is being clocked by audio_top:i2s\|tcount\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1737402737798 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1737402737798 "|NES_np1|audio_top:i2s|tcount[4]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737402737830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.240 " "Worst-case setup slack is 2.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402737983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402737983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.240               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.240               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402737983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.925               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.925               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402737983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.791               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    7.791               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402737983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.335               0.000 SPI_SCK  " "   11.335               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402737983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.552               0.000 clock_50_i  " "   15.552               0.000 clock_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402737983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402737983 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1737402738140 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1737402738140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.065 " "Worst-case hold slack is -1.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.065              -1.065 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.065              -1.065 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 SPI_SCK  " "    0.138               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.176               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clock_50_i  " "    0.181               0.000 clock_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.713               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402738149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.271 " "Worst-case recovery slack is 9.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.271               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.271               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402738183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.687 " "Worst-case removal slack is 1.687" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.687               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.687               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402738218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.560 " "Worst-case minimum pulse width slack is 5.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.560               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.560               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.737               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.737               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.314               0.000 clock_50_i  " "    9.314               0.000 clock_50_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.018               0.000 SPI_SCK  " "   13.018               0.000 SPI_SCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.010               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   23.010               0.000 clock_21mhz\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1737402738232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1737402738232 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 41 synchronizer chains. " "Report Metastability: Found 41 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402739070 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 41 " "Number of Synchronizer Chains Found: 41" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402739070 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402739070 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402739070 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.110 ns " "Worst Case Available Settling Time: 24.110 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402739070 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1737402739070 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1737402739070 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737402739708 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1737402739708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5183 " "Peak virtual memory: 5183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737402739993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 22:52:19 2025 " "Processing ended: Mon Jan 20 22:52:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737402739993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737402739993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737402739993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737402739993 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Timing Analyzer" 0 -1 1737402740842 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 347 s " "Quartus Prime Full Compilation was successful. 0 errors, 347 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1737402740842 ""}
