Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Wed Aug 20 05:21:32 2025


Cell Usage:
GTP_DFF                       1 use
GTP_DFF_E                     1 use
GTP_DFF_R                    10 uses
GTP_DFF_RE                    8 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                      1 use
GTP_LUT4                      2 uses
GTP_LUT6                      7 uses
GTP_LUT6D                     7 uses

I/O ports: 12
GTP_INBUF                   3 uses
GTP_OUTBUF                  9 uses

Mapping Summary:
Total LUTs: 17 of 66600 (0.03%)
	LUTs as dram: 0 of 19900 (0.00%)
	LUTs as logic: 17
Total Registers: 20 of 133200 (0.02%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 155 (0.00%)

APMs:
Total APMs = 0.00 of 240 (0.00%)

Total I/O ports = 12 of 300 (4.00%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 2        | 2                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 1                 0
  [10, 12)    | 1        | 1                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 10
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 1
  NO              NO                YES                0
  NO              YES               NO                 10
  YES             NO                NO                 1
  YES             NO                YES                0
  YES             YES               NO                 8
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file btn_ggle_controlsets.txt.


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GCLK_INBUF_SYN     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | MRCKB     | PCIEGEN3     | PPLL     | RCKB     | RESCAL     | SCANCHAIN     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| btn_ggle             | 17      | 20     | 0                   | 0       | 0       | 0       | 0          | 1       | 0              | 0                    | 0           | 0                  | 0        | 0        | 0          | 12     | 0         | 0          | 0             | 0            | 0            | 0            | 0         | 0            | 0        | 0        | 0          | 0             | 0        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                         Clock   Non-clock          
 Clock                    Period       Waveform            Type          Loads       Loads  Sources 
----------------------------------------------------------------------------------------------------
 btn_ggle|clk             1000.0000    {0.0000 500.0000}   Declared         20           0  {clk}   
====================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               btn_ggle|clk                              
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 btn_ggle|clk                1.0000 MHz    476.4173 MHz      1000.0000         2.0990        997.901
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 btn_ggle|clk           btn_ggle|clk               997.901       0.000              0             28
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 btn_ggle|clk           btn_ggle|clk                 0.619       0.000              0             28
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 btn_ggle|clk                                      499.800       0.000              0             20
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : cnt[0]/CLK (GTP_DFF_R)
Endpoint    : btn_ggle/CE (GTP_DFF_E)
Path Group  : btn_ggle|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock btn_ggle|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=20)       2.420       3.380         nt_clk           
                                                                           r       cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.489       4.072         cnt[0]           
                                                                                   N40_3/I0 (GTP_LUT4)
                                   td                    0.183       4.255 r       N40_3/Z (GTP_LUT4)
                                   net (fanout=4)        0.489       4.744         _N66             
                                                                                   N44/I5 (GTP_LUT6)
                                   td                    0.074       4.818 r       N44/Z (GTP_LUT6) 
                                   net (fanout=1)        0.385       5.203         N44              
                                                                           r       btn_ggle/CE (GTP_DFF_E)

 Data arrival time                                                   5.203         Logic Levels: 2  
                                                                                   Logic: 0.460ns(25.233%), Route: 1.363ns(74.767%)
----------------------------------------------------------------------------------------------------

 Clock btn_ggle|clk (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=20)       2.420    1003.380         nt_clk           
                                                                           r       btn_ggle/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.226    1003.104                          

 Data required time                                               1003.104                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.104                          
 Data arrival time                                                   5.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.901                          
====================================================================================================

====================================================================================================

Startpoint  : cnt[0]/CLK (GTP_DFF_R)
Endpoint    : cnt[5]/D (GTP_DFF_R)
Path Group  : btn_ggle|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock btn_ggle|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=20)       2.420       3.380         nt_clk           
                                                                           r       cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.489       4.072         cnt[0]           
                                                                                   N40_3/I0 (GTP_LUT4)
                                   td                    0.183       4.255 r       N40_3/Z (GTP_LUT4)
                                   net (fanout=4)        0.489       4.744         _N66             
                                                                                   N41[4]/I4 (GTP_LUT6D)
                                   td                    0.212       4.956 r       N41[4]/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       4.956         N41[5]           
                                                                           r       cnt[5]/D (GTP_DFF_R)

 Data arrival time                                                   4.956         Logic Levels: 2  
                                                                                   Logic: 0.598ns(37.944%), Route: 0.978ns(62.056%)
----------------------------------------------------------------------------------------------------

 Clock btn_ggle|clk (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=20)       2.420    1003.380         nt_clk           
                                                                           r       cnt[5]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   4.956                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.238                          
====================================================================================================

====================================================================================================

Startpoint  : led[0]/CLK (GTP_DFF_RE)
Endpoint    : led[7]/D (GTP_DFF_RE)
Path Group  : btn_ggle|clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock btn_ggle|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=20)       2.420       3.380         nt_clk           
                                                                           r       led[0]/CLK (GTP_DFF_RE)

                                   tco                   0.203       3.583 r       led[0]/Q (GTP_DFF_RE)
                                   net (fanout=6)        0.519       4.102         nt_led[0]        
                                                                                   N28_ac5/I0 (GTP_LUT6)
                                   td                    0.147       4.249 r       N28_ac5/Z (GTP_LUT6)
                                   net (fanout=1)        0.385       4.634         _N51             
                                                                                   N28_sum6/I2 (GTP_LUT6D)
                                   td                    0.212       4.846 r       N28_sum6/Z5 (GTP_LUT6D)
                                   net (fanout=1)        0.000       4.846         N48[7]           
                                                                           r       led[7]/D (GTP_DFF_RE)

 Data arrival time                                                   4.846         Logic Levels: 2  
                                                                                   Logic: 0.562ns(38.336%), Route: 0.904ns(61.664%)
----------------------------------------------------------------------------------------------------

 Clock btn_ggle|clk (rising edge)                     1000.000    1000.000 r                        
 clk                                                     0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.000    1000.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960    1000.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=20)       2.420    1003.380         nt_clk           
                                                                           r       led[7]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000    1003.380                          
 clock uncertainty                                      -0.050    1003.330                          

 Setup time                                             -0.136    1003.194                          

 Data required time                                               1003.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.194                          
 Data arrival time                                                   4.846                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.348                          
====================================================================================================

====================================================================================================

Startpoint  : btn_ggle/CLK (GTP_DFF_E)
Endpoint    : btn_flag_d0/D (GTP_DFF_R)
Path Group  : btn_ggle|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock btn_ggle|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=20)       2.420       3.380         nt_clk           
                                                                           r       btn_ggle/CLK (GTP_DFF_E)

                                   tco                   0.185       3.565 f       btn_ggle/Q (GTP_DFF_E)
                                   net (fanout=1)        0.385       3.950         btn_ggle         
                                                                           f       btn_flag_d0/D (GTP_DFF_R)

 Data arrival time                                                   3.950         Logic Levels: 0  
                                                                                   Logic: 0.185ns(32.456%), Route: 0.385ns(67.544%)
----------------------------------------------------------------------------------------------------

 Clock btn_ggle|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=20)       2.420       3.380         nt_clk           
                                                                           r       btn_flag_d0/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   3.950                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.619                          
====================================================================================================

====================================================================================================

Startpoint  : btn_flag_d0/CLK (GTP_DFF_R)
Endpoint    : btn_flag_d1/D (GTP_DFF_R)
Path Group  : btn_ggle|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock btn_ggle|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=20)       2.420       3.380         nt_clk           
                                                                           r       btn_flag_d0/CLK (GTP_DFF_R)

                                   tco                   0.185       3.565 f       btn_flag_d0/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437       4.002         btn_flag_d0      
                                                                           f       btn_flag_d1/D (GTP_DFF_R)

 Data arrival time                                                   4.002         Logic Levels: 0  
                                                                                   Logic: 0.185ns(29.743%), Route: 0.437ns(70.257%)
----------------------------------------------------------------------------------------------------

 Clock btn_ggle|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=20)       2.420       3.380         nt_clk           
                                                                           r       btn_flag_d1/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.049       3.331                          

 Data required time                                                  3.331                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.331                          
 Data arrival time                                                   4.002                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.671                          
====================================================================================================

====================================================================================================

Startpoint  : led[6]/CLK (GTP_DFF_RE)
Endpoint    : led[6]/D (GTP_DFF_RE)
Path Group  : btn_ggle|clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.380
  Launch Clock Delay      :  3.380
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock btn_ggle|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=20)       2.420       3.380         nt_clk           
                                                                           r       led[6]/CLK (GTP_DFF_RE)

                                   tco                   0.185       3.565 f       led[6]/Q (GTP_DFF_RE)
                                   net (fanout=2)        0.437       4.002         nt_led[6]        
                                                                                   N28_sum6/I0 (GTP_LUT6D)
                                   td                    0.108       4.110 r       N28_sum6/Z (GTP_LUT6D)
                                   net (fanout=1)        0.000       4.110         N48[6]           
                                                                           r       led[6]/D (GTP_DFF_RE)

 Data arrival time                                                   4.110         Logic Levels: 1  
                                                                                   Logic: 0.293ns(40.137%), Route: 0.437ns(59.863%)
----------------------------------------------------------------------------------------------------

 Clock btn_ggle|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=20)       2.420       3.380         nt_clk           
                                                                           r       led[6]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       3.380                          
 clock uncertainty                                       0.000       3.380                          

 Hold time                                              -0.040       3.340                          

 Data required time                                                  3.340                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.340                          
 Data arrival time                                                   4.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.770                          
====================================================================================================

====================================================================================================

Startpoint  : btn_flag_d0/CLK (GTP_DFF_R)
Endpoint    : btn_flag (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock btn_ggle|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=20)       2.420       3.380         nt_clk           
                                                                           r       btn_flag_d0/CLK (GTP_DFF_R)

                                   tco                   0.203       3.583 r       btn_flag_d0/Q (GTP_DFF_R)
                                   net (fanout=2)        0.437       4.020         btn_flag_d0      
                                                                                   N24/I0 (GTP_LUT6D)
                                   td                    0.096       4.116 r       N24/Z (GTP_LUT6D)
                                   net (fanout=1)        1.320       5.436         nt_btn_flag      
                                                                                   btn_flag_obuf/I (GTP_OUTBUF)
                                   td                    3.553       8.989 r       btn_flag_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.989         btn_flag         
 btn_flag                                                                  r       btn_flag (port)  

 Data arrival time                                                   8.989         Logic Levels: 2  
                                                                                   Logic: 3.852ns(68.675%), Route: 1.757ns(31.325%)
====================================================================================================

====================================================================================================

Startpoint  : led[0]/CLK (GTP_DFF_RE)
Endpoint    : led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock btn_ggle|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=20)       2.420       3.380         nt_clk           
                                                                           r       led[0]/CLK (GTP_DFF_RE)

                                   tco                   0.203       3.583 r       led[0]/Q (GTP_DFF_RE)
                                   net (fanout=6)        0.000       3.583         nt_led[0]        
                                                                                   led_obuf[0]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_obuf[0]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led[0]           
 led[0]                                                                    r       led[0] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : led[1]/CLK (GTP_DFF_RE)
Endpoint    : led[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock btn_ggle|clk (rising edge)                        0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    0.960       0.960 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=20)       2.420       3.380         nt_clk           
                                                                           r       led[1]/CLK (GTP_DFF_RE)

                                   tco                   0.203       3.583 r       led[1]/Q (GTP_DFF_RE)
                                   net (fanout=6)        0.000       3.583         nt_led[1]        
                                                                                   led_obuf[1]/I (GTP_OUTBUF)
                                   td                    3.553       7.136 r       led_obuf[1]/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       7.136         led[1]           
 led[1]                                                                    r       led[1] (port)    

 Data arrival time                                                   7.136         Logic Levels: 1  
                                                                                   Logic: 3.756ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : btn (port)
Endpoint    : btn_temp/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 btn                                                     0.000       0.000 f       btn (port)       
                                   net (fanout=1)        0.000       0.000         btn              
                                                                                   btn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       btn_ibuf/O (GTP_INBUF)
                                   net (fanout=6)        0.000       0.861         nt_btn           
                                                                           f       btn_temp/D (GTP_DFF)

 Data arrival time                                                   0.861         Logic Levels: 1  
                                                                                   Logic: 0.861ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : btn_flag_d0/R (GTP_DFF_R)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000       0.861         nt_rstn          
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       0.861 r       N0_0/Z (GTP_INV) 
                                   net (fanout=19)       1.476       2.337         N0_0             
                                                                           r       btn_flag_d0/R (GTP_DFF_R)

 Data arrival time                                                   2.337         Logic Levels: 2  
                                                                                   Logic: 0.861ns(36.842%), Route: 1.476ns(63.158%)
====================================================================================================

====================================================================================================

Startpoint  : rstn (port)
Endpoint    : btn_flag_d1/R (GTP_DFF_R)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rstn                                                    0.000       0.000 f       rstn (port)      
                                   net (fanout=1)        0.000       0.000         rstn             
                                                                                   rstn_ibuf/I (GTP_INBUF)
                                   td                    0.861       0.861 f       rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000       0.861         nt_rstn          
                                                                                   N0_0/I (GTP_INV) 
                                   td                    0.000       0.861 r       N0_0/Z (GTP_INV) 
                                   net (fanout=19)       1.476       2.337         N0_0             
                                                                           r       btn_flag_d1/R (GTP_DFF_R)

 Data arrival time                                                   2.337         Logic Levels: 2  
                                                                                   Logic: 0.861ns(36.842%), Route: 1.476ns(63.158%)
====================================================================================================

{btn_ggle|clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width                          btn_flag_d0/CLK
 499.800     500.000         0.200           Low Pulse Width                           btn_flag_d0/CLK
 499.800     500.000         0.200           High Pulse Width                          btn_flag_d1/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                  
+------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/02_key/prj/compile/btn_ggle_comp.adf               
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/02_key/rtl/IO.fdc                                  
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/02_key/prj/synthesize/btn_ggle_syn.adf             
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/02_key/prj/synthesize/btn_ggle_syn.vm              
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/02_key/prj/synthesize/btn_ggle_controlsets.txt     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/02_key/prj/synthesize/snr.db                       
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/02_key/prj/synthesize/btn_ggle.snr                 
+------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 302 MB
Total CPU time to synthesize completion : 0h:0m:7s
Process Total CPU time to synthesize completion : 0h:0m:7s
Total real time to synthesize completion : 0h:0m:9s
