// Seed: 3820126466
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  reg id_6 = id_4;
  module_0(
      id_3, id_3, id_3, id_2, id_3, id_3, id_2
  );
  always force id_6 = id_6;
  wire id_7;
  initial begin
    if (1) begin
      assign id_5 = id_3 | id_6;
      id_1 <= id_1;
    end else if (id_2 !== 0 | 1) begin
      id_1 <= 1;
    end else begin
      id_1 <= 1;
    end
  end
endmodule
