vendor_name = ModelSim
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/ultimo/amaiorb.vhd
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/ultimo/aEqualsb.vhd
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/ultimo/aMenorb.vhd
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/ultimo/final.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/ultimo/db/amaiorb.cbx.xml
design_name = final
instance = comp, \saida_aMaiorb~output\, saida_aMaiorb~output, final, 1
instance = comp, \saida_aEqualsb~output\, saida_aEqualsb~output, final, 1
instance = comp, \saida_aMenorb~output\, saida_aMenorb~output, final, 1
instance = comp, \B[0]~input\, B[0]~input, final, 1
instance = comp, \B[1]~input\, B[1]~input, final, 1
instance = comp, \A[0]~input\, A[0]~input, final, 1
instance = comp, \A[1]~input\, A[1]~input, final, 1
instance = comp, \Mux0|Mux0~0\, Mux0|Mux0~0, final, 1
instance = comp, \Mux1|Mux0~0\, Mux1|Mux0~0, final, 1
instance = comp, \Mux2|Mux0~0\, Mux2|Mux0~0, final, 1
