
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bridge_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401de0 <.init>:
  401de0:	stp	x29, x30, [sp, #-16]!
  401de4:	mov	x29, sp
  401de8:	bl	402490 <ferror@plt+0x60>
  401dec:	ldp	x29, x30, [sp], #16
  401df0:	ret

Disassembly of section .plt:

0000000000401e00 <memcpy@plt-0x20>:
  401e00:	stp	x16, x30, [sp, #-16]!
  401e04:	adrp	x16, 421000 <ferror@plt+0x1ebd0>
  401e08:	ldr	x17, [x16, #4088]
  401e0c:	add	x16, x16, #0xff8
  401e10:	br	x17
  401e14:	nop
  401e18:	nop
  401e1c:	nop

0000000000401e20 <memcpy@plt>:
  401e20:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401e24:	ldr	x17, [x16]
  401e28:	add	x16, x16, #0x0
  401e2c:	br	x17

0000000000401e30 <freopen64@plt>:
  401e30:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401e34:	ldr	x17, [x16, #8]
  401e38:	add	x16, x16, #0x8
  401e3c:	br	x17

0000000000401e40 <recvmsg@plt>:
  401e40:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401e44:	ldr	x17, [x16, #16]
  401e48:	add	x16, x16, #0x10
  401e4c:	br	x17

0000000000401e50 <strtoul@plt>:
  401e50:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401e54:	ldr	x17, [x16, #24]
  401e58:	add	x16, x16, #0x18
  401e5c:	br	x17

0000000000401e60 <strlen@plt>:
  401e60:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401e64:	ldr	x17, [x16, #32]
  401e68:	add	x16, x16, #0x20
  401e6c:	br	x17

0000000000401e70 <exit@plt>:
  401e70:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401e74:	ldr	x17, [x16, #40]
  401e78:	add	x16, x16, #0x28
  401e7c:	br	x17

0000000000401e80 <mount@plt>:
  401e80:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401e84:	ldr	x17, [x16, #48]
  401e88:	add	x16, x16, #0x30
  401e8c:	br	x17

0000000000401e90 <perror@plt>:
  401e90:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401e94:	ldr	x17, [x16, #56]
  401e98:	add	x16, x16, #0x38
  401e9c:	br	x17

0000000000401ea0 <__cmsg_nxthdr@plt>:
  401ea0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401ea4:	ldr	x17, [x16, #64]
  401ea8:	add	x16, x16, #0x40
  401eac:	br	x17

0000000000401eb0 <strtoll@plt>:
  401eb0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401eb4:	ldr	x17, [x16, #72]
  401eb8:	add	x16, x16, #0x48
  401ebc:	br	x17

0000000000401ec0 <strtod@plt>:
  401ec0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401ec4:	ldr	x17, [x16, #80]
  401ec8:	add	x16, x16, #0x50
  401ecc:	br	x17

0000000000401ed0 <geteuid@plt>:
  401ed0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401ed4:	ldr	x17, [x16, #88]
  401ed8:	add	x16, x16, #0x58
  401edc:	br	x17

0000000000401ee0 <sethostent@plt>:
  401ee0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401ee4:	ldr	x17, [x16, #96]
  401ee8:	add	x16, x16, #0x60
  401eec:	br	x17

0000000000401ef0 <bind@plt>:
  401ef0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401ef4:	ldr	x17, [x16, #104]
  401ef8:	add	x16, x16, #0x68
  401efc:	br	x17

0000000000401f00 <ftell@plt>:
  401f00:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401f04:	ldr	x17, [x16, #112]
  401f08:	add	x16, x16, #0x70
  401f0c:	br	x17

0000000000401f10 <sprintf@plt>:
  401f10:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401f14:	ldr	x17, [x16, #120]
  401f18:	add	x16, x16, #0x78
  401f1c:	br	x17

0000000000401f20 <getuid@plt>:
  401f20:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401f24:	ldr	x17, [x16, #128]
  401f28:	add	x16, x16, #0x80
  401f2c:	br	x17

0000000000401f30 <putc@plt>:
  401f30:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401f34:	ldr	x17, [x16, #136]
  401f38:	add	x16, x16, #0x88
  401f3c:	br	x17

0000000000401f40 <opendir@plt>:
  401f40:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401f44:	ldr	x17, [x16, #144]
  401f48:	add	x16, x16, #0x90
  401f4c:	br	x17

0000000000401f50 <strftime@plt>:
  401f50:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401f54:	ldr	x17, [x16, #152]
  401f58:	add	x16, x16, #0x98
  401f5c:	br	x17

0000000000401f60 <fputc@plt>:
  401f60:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401f64:	ldr	x17, [x16, #160]
  401f68:	add	x16, x16, #0xa0
  401f6c:	br	x17

0000000000401f70 <unshare@plt>:
  401f70:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401f74:	ldr	x17, [x16, #168]
  401f78:	add	x16, x16, #0xa8
  401f7c:	br	x17

0000000000401f80 <snprintf@plt>:
  401f80:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401f84:	ldr	x17, [x16, #176]
  401f88:	add	x16, x16, #0xb0
  401f8c:	br	x17

0000000000401f90 <umount2@plt>:
  401f90:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401f94:	ldr	x17, [x16, #184]
  401f98:	add	x16, x16, #0xb8
  401f9c:	br	x17

0000000000401fa0 <fileno@plt>:
  401fa0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401fa4:	ldr	x17, [x16, #192]
  401fa8:	add	x16, x16, #0xc0
  401fac:	br	x17

0000000000401fb0 <localtime@plt>:
  401fb0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401fb4:	ldr	x17, [x16, #200]
  401fb8:	add	x16, x16, #0xc8
  401fbc:	br	x17

0000000000401fc0 <fclose@plt>:
  401fc0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401fc4:	ldr	x17, [x16, #208]
  401fc8:	add	x16, x16, #0xd0
  401fcc:	br	x17

0000000000401fd0 <atoi@plt>:
  401fd0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401fd4:	ldr	x17, [x16, #216]
  401fd8:	add	x16, x16, #0xd8
  401fdc:	br	x17

0000000000401fe0 <time@plt>:
  401fe0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401fe4:	ldr	x17, [x16, #224]
  401fe8:	add	x16, x16, #0xe0
  401fec:	br	x17

0000000000401ff0 <malloc@plt>:
  401ff0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  401ff4:	ldr	x17, [x16, #232]
  401ff8:	add	x16, x16, #0xe8
  401ffc:	br	x17

0000000000402000 <setsockopt@plt>:
  402000:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402004:	ldr	x17, [x16, #240]
  402008:	add	x16, x16, #0xf0
  40200c:	br	x17

0000000000402010 <__isoc99_fscanf@plt>:
  402010:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402014:	ldr	x17, [x16, #248]
  402018:	add	x16, x16, #0xf8
  40201c:	br	x17

0000000000402020 <__libc_start_main@plt>:
  402020:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402024:	ldr	x17, [x16, #256]
  402028:	add	x16, x16, #0x100
  40202c:	br	x17

0000000000402030 <strcat@plt>:
  402030:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402034:	ldr	x17, [x16, #264]
  402038:	add	x16, x16, #0x108
  40203c:	br	x17

0000000000402040 <if_indextoname@plt>:
  402040:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402044:	ldr	x17, [x16, #272]
  402048:	add	x16, x16, #0x110
  40204c:	br	x17

0000000000402050 <memset@plt>:
  402050:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402054:	ldr	x17, [x16, #280]
  402058:	add	x16, x16, #0x118
  40205c:	br	x17

0000000000402060 <gettimeofday@plt>:
  402060:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402064:	ldr	x17, [x16, #288]
  402068:	add	x16, x16, #0x120
  40206c:	br	x17

0000000000402070 <sendmsg@plt>:
  402070:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402074:	ldr	x17, [x16, #296]
  402078:	add	x16, x16, #0x128
  40207c:	br	x17

0000000000402080 <cap_get_flag@plt>:
  402080:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402084:	ldr	x17, [x16, #304]
  402088:	add	x16, x16, #0x130
  40208c:	br	x17

0000000000402090 <bcmp@plt>:
  402090:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402094:	ldr	x17, [x16, #312]
  402098:	add	x16, x16, #0x138
  40209c:	br	x17

00000000004020a0 <strcasecmp@plt>:
  4020a0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4020a4:	ldr	x17, [x16, #320]
  4020a8:	add	x16, x16, #0x140
  4020ac:	br	x17

00000000004020b0 <realloc@plt>:
  4020b0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4020b4:	ldr	x17, [x16, #328]
  4020b8:	add	x16, x16, #0x148
  4020bc:	br	x17

00000000004020c0 <cap_set_proc@plt>:
  4020c0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4020c4:	ldr	x17, [x16, #336]
  4020c8:	add	x16, x16, #0x150
  4020cc:	br	x17

00000000004020d0 <strdup@plt>:
  4020d0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4020d4:	ldr	x17, [x16, #344]
  4020d8:	add	x16, x16, #0x158
  4020dc:	br	x17

00000000004020e0 <closedir@plt>:
  4020e0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4020e4:	ldr	x17, [x16, #352]
  4020e8:	add	x16, x16, #0x160
  4020ec:	br	x17

00000000004020f0 <strerror@plt>:
  4020f0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4020f4:	ldr	x17, [x16, #360]
  4020f8:	add	x16, x16, #0x168
  4020fc:	br	x17

0000000000402100 <close@plt>:
  402100:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402104:	ldr	x17, [x16, #368]
  402108:	add	x16, x16, #0x170
  40210c:	br	x17

0000000000402110 <strrchr@plt>:
  402110:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402114:	ldr	x17, [x16, #376]
  402118:	add	x16, x16, #0x178
  40211c:	br	x17

0000000000402120 <recv@plt>:
  402120:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402124:	ldr	x17, [x16, #384]
  402128:	add	x16, x16, #0x180
  40212c:	br	x17

0000000000402130 <__gmon_start__@plt>:
  402130:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402134:	ldr	x17, [x16, #392]
  402138:	add	x16, x16, #0x188
  40213c:	br	x17

0000000000402140 <abort@plt>:
  402140:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402144:	ldr	x17, [x16, #400]
  402148:	add	x16, x16, #0x190
  40214c:	br	x17

0000000000402150 <feof@plt>:
  402150:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402154:	ldr	x17, [x16, #408]
  402158:	add	x16, x16, #0x198
  40215c:	br	x17

0000000000402160 <puts@plt>:
  402160:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402164:	ldr	x17, [x16, #416]
  402168:	add	x16, x16, #0x1a0
  40216c:	br	x17

0000000000402170 <strcmp@plt>:
  402170:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402174:	ldr	x17, [x16, #424]
  402178:	add	x16, x16, #0x1a8
  40217c:	br	x17

0000000000402180 <__ctype_b_loc@plt>:
  402180:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402184:	ldr	x17, [x16, #432]
  402188:	add	x16, x16, #0x1b0
  40218c:	br	x17

0000000000402190 <strtol@plt>:
  402190:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402194:	ldr	x17, [x16, #440]
  402198:	add	x16, x16, #0x1b8
  40219c:	br	x17

00000000004021a0 <cap_get_proc@plt>:
  4021a0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4021a4:	ldr	x17, [x16, #448]
  4021a8:	add	x16, x16, #0x1c0
  4021ac:	br	x17

00000000004021b0 <fread@plt>:
  4021b0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4021b4:	ldr	x17, [x16, #456]
  4021b8:	add	x16, x16, #0x1c8
  4021bc:	br	x17

00000000004021c0 <getline@plt>:
  4021c0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4021c4:	ldr	x17, [x16, #464]
  4021c8:	add	x16, x16, #0x1d0
  4021cc:	br	x17

00000000004021d0 <gethostbyaddr@plt>:
  4021d0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4021d4:	ldr	x17, [x16, #472]
  4021d8:	add	x16, x16, #0x1d8
  4021dc:	br	x17

00000000004021e0 <statvfs64@plt>:
  4021e0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4021e4:	ldr	x17, [x16, #480]
  4021e8:	add	x16, x16, #0x1e0
  4021ec:	br	x17

00000000004021f0 <free@plt>:
  4021f0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4021f4:	ldr	x17, [x16, #488]
  4021f8:	add	x16, x16, #0x1e8
  4021fc:	br	x17

0000000000402200 <inet_pton@plt>:
  402200:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402204:	ldr	x17, [x16, #496]
  402208:	add	x16, x16, #0x1f0
  40220c:	br	x17

0000000000402210 <readdir64@plt>:
  402210:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402214:	ldr	x17, [x16, #504]
  402218:	add	x16, x16, #0x1f8
  40221c:	br	x17

0000000000402220 <send@plt>:
  402220:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402224:	ldr	x17, [x16, #512]
  402228:	add	x16, x16, #0x200
  40222c:	br	x17

0000000000402230 <strspn@plt>:
  402230:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402234:	ldr	x17, [x16, #520]
  402238:	add	x16, x16, #0x208
  40223c:	br	x17

0000000000402240 <strchr@plt>:
  402240:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402244:	ldr	x17, [x16, #528]
  402248:	add	x16, x16, #0x210
  40224c:	br	x17

0000000000402250 <strtoull@plt>:
  402250:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402254:	ldr	x17, [x16, #536]
  402258:	add	x16, x16, #0x218
  40225c:	br	x17

0000000000402260 <fwrite@plt>:
  402260:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402264:	ldr	x17, [x16, #544]
  402268:	add	x16, x16, #0x220
  40226c:	br	x17

0000000000402270 <socket@plt>:
  402270:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402274:	ldr	x17, [x16, #552]
  402278:	add	x16, x16, #0x228
  40227c:	br	x17

0000000000402280 <fflush@plt>:
  402280:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402284:	ldr	x17, [x16, #560]
  402288:	add	x16, x16, #0x230
  40228c:	br	x17

0000000000402290 <strcpy@plt>:
  402290:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402294:	ldr	x17, [x16, #568]
  402298:	add	x16, x16, #0x238
  40229c:	br	x17

00000000004022a0 <fopen64@plt>:
  4022a0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4022a4:	ldr	x17, [x16, #576]
  4022a8:	add	x16, x16, #0x240
  4022ac:	br	x17

00000000004022b0 <setns@plt>:
  4022b0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4022b4:	ldr	x17, [x16, #584]
  4022b8:	add	x16, x16, #0x248
  4022bc:	br	x17

00000000004022c0 <cap_clear@plt>:
  4022c0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4022c4:	ldr	x17, [x16, #592]
  4022c8:	add	x16, x16, #0x250
  4022cc:	br	x17

00000000004022d0 <isatty@plt>:
  4022d0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4022d4:	ldr	x17, [x16, #600]
  4022d8:	add	x16, x16, #0x258
  4022dc:	br	x17

00000000004022e0 <sysconf@plt>:
  4022e0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4022e4:	ldr	x17, [x16, #608]
  4022e8:	add	x16, x16, #0x260
  4022ec:	br	x17

00000000004022f0 <open64@plt>:
  4022f0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4022f4:	ldr	x17, [x16, #616]
  4022f8:	add	x16, x16, #0x268
  4022fc:	br	x17

0000000000402300 <asctime@plt>:
  402300:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402304:	ldr	x17, [x16, #624]
  402308:	add	x16, x16, #0x270
  40230c:	br	x17

0000000000402310 <cap_free@plt>:
  402310:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402314:	ldr	x17, [x16, #632]
  402318:	add	x16, x16, #0x278
  40231c:	br	x17

0000000000402320 <if_nametoindex@plt>:
  402320:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402324:	ldr	x17, [x16, #640]
  402328:	add	x16, x16, #0x280
  40232c:	br	x17

0000000000402330 <strchrnul@plt>:
  402330:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402334:	ldr	x17, [x16, #648]
  402338:	add	x16, x16, #0x288
  40233c:	br	x17

0000000000402340 <strstr@plt>:
  402340:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402344:	ldr	x17, [x16, #656]
  402348:	add	x16, x16, #0x290
  40234c:	br	x17

0000000000402350 <__isoc99_sscanf@plt>:
  402350:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402354:	ldr	x17, [x16, #664]
  402358:	add	x16, x16, #0x298
  40235c:	br	x17

0000000000402360 <strncpy@plt>:
  402360:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402364:	ldr	x17, [x16, #672]
  402368:	add	x16, x16, #0x2a0
  40236c:	br	x17

0000000000402370 <strcspn@plt>:
  402370:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402374:	ldr	x17, [x16, #680]
  402378:	add	x16, x16, #0x2a8
  40237c:	br	x17

0000000000402380 <vfprintf@plt>:
  402380:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402384:	ldr	x17, [x16, #688]
  402388:	add	x16, x16, #0x2b0
  40238c:	br	x17

0000000000402390 <printf@plt>:
  402390:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402394:	ldr	x17, [x16, #696]
  402398:	add	x16, x16, #0x2b8
  40239c:	br	x17

00000000004023a0 <__assert_fail@plt>:
  4023a0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4023a4:	ldr	x17, [x16, #704]
  4023a8:	add	x16, x16, #0x2c0
  4023ac:	br	x17

00000000004023b0 <__errno_location@plt>:
  4023b0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4023b4:	ldr	x17, [x16, #712]
  4023b8:	add	x16, x16, #0x2c8
  4023bc:	br	x17

00000000004023c0 <getenv@plt>:
  4023c0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4023c4:	ldr	x17, [x16, #720]
  4023c8:	add	x16, x16, #0x2d0
  4023cc:	br	x17

00000000004023d0 <putchar@plt>:
  4023d0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4023d4:	ldr	x17, [x16, #728]
  4023d8:	add	x16, x16, #0x2d8
  4023dc:	br	x17

00000000004023e0 <getsockname@plt>:
  4023e0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4023e4:	ldr	x17, [x16, #736]
  4023e8:	add	x16, x16, #0x2e0
  4023ec:	br	x17

00000000004023f0 <getservbyname@plt>:
  4023f0:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  4023f4:	ldr	x17, [x16, #744]
  4023f8:	add	x16, x16, #0x2e8
  4023fc:	br	x17

0000000000402400 <fprintf@plt>:
  402400:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402404:	ldr	x17, [x16, #752]
  402408:	add	x16, x16, #0x2f0
  40240c:	br	x17

0000000000402410 <fgets@plt>:
  402410:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402414:	ldr	x17, [x16, #760]
  402418:	add	x16, x16, #0x2f8
  40241c:	br	x17

0000000000402420 <inet_ntop@plt>:
  402420:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402424:	ldr	x17, [x16, #768]
  402428:	add	x16, x16, #0x300
  40242c:	br	x17

0000000000402430 <ferror@plt>:
  402430:	adrp	x16, 422000 <ferror@plt+0x1fbd0>
  402434:	ldr	x17, [x16, #776]
  402438:	add	x16, x16, #0x308
  40243c:	br	x17

Disassembly of section .text:

0000000000402440 <.text>:
  402440:	mov	x29, #0x0                   	// #0
  402444:	mov	x30, #0x0                   	// #0
  402448:	mov	x5, x0
  40244c:	ldr	x1, [sp]
  402450:	add	x2, sp, #0x8
  402454:	mov	x6, sp
  402458:	movz	x0, #0x0, lsl #48
  40245c:	movk	x0, #0x0, lsl #32
  402460:	movk	x0, #0x40, lsl #16
  402464:	movk	x0, #0x254c
  402468:	movz	x3, #0x0, lsl #48
  40246c:	movk	x3, #0x0, lsl #32
  402470:	movk	x3, #0x40, lsl #16
  402474:	movk	x3, #0xf9c8
  402478:	movz	x4, #0x0, lsl #48
  40247c:	movk	x4, #0x0, lsl #32
  402480:	movk	x4, #0x40, lsl #16
  402484:	movk	x4, #0xfa48
  402488:	bl	402020 <__libc_start_main@plt>
  40248c:	bl	402140 <abort@plt>
  402490:	adrp	x0, 421000 <ferror@plt+0x1ebd0>
  402494:	ldr	x0, [x0, #4040]
  402498:	cbz	x0, 4024a0 <ferror@plt+0x70>
  40249c:	b	402130 <__gmon_start__@plt>
  4024a0:	ret
  4024a4:	nop
  4024a8:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  4024ac:	add	x0, x0, #0x368
  4024b0:	adrp	x1, 422000 <ferror@plt+0x1fbd0>
  4024b4:	add	x1, x1, #0x368
  4024b8:	cmp	x1, x0
  4024bc:	b.eq	4024d4 <ferror@plt+0xa4>  // b.none
  4024c0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4024c4:	ldr	x1, [x1, #2664]
  4024c8:	cbz	x1, 4024d4 <ferror@plt+0xa4>
  4024cc:	mov	x16, x1
  4024d0:	br	x16
  4024d4:	ret
  4024d8:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  4024dc:	add	x0, x0, #0x368
  4024e0:	adrp	x1, 422000 <ferror@plt+0x1fbd0>
  4024e4:	add	x1, x1, #0x368
  4024e8:	sub	x1, x1, x0
  4024ec:	lsr	x2, x1, #63
  4024f0:	add	x1, x2, x1, asr #3
  4024f4:	cmp	xzr, x1, asr #1
  4024f8:	asr	x1, x1, #1
  4024fc:	b.eq	402514 <ferror@plt+0xe4>  // b.none
  402500:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  402504:	ldr	x2, [x2, #2672]
  402508:	cbz	x2, 402514 <ferror@plt+0xe4>
  40250c:	mov	x16, x2
  402510:	br	x16
  402514:	ret
  402518:	stp	x29, x30, [sp, #-32]!
  40251c:	mov	x29, sp
  402520:	str	x19, [sp, #16]
  402524:	adrp	x19, 422000 <ferror@plt+0x1fbd0>
  402528:	ldrb	w0, [x19, #896]
  40252c:	cbnz	w0, 40253c <ferror@plt+0x10c>
  402530:	bl	4024a8 <ferror@plt+0x78>
  402534:	mov	w0, #0x1                   	// #1
  402538:	strb	w0, [x19, #896]
  40253c:	ldr	x19, [sp, #16]
  402540:	ldp	x29, x30, [sp], #32
  402544:	ret
  402548:	b	4024d8 <ferror@plt+0xa8>
  40254c:	stp	x29, x30, [sp, #-96]!
  402550:	stp	x24, x23, [sp, #48]
  402554:	stp	x22, x21, [sp, #64]
  402558:	stp	x20, x19, [sp, #80]
  40255c:	adrp	x20, 40f000 <ferror@plt+0xcbd0>
  402560:	adrp	x21, 40f000 <ferror@plt+0xcbd0>
  402564:	adrp	x22, 40f000 <ferror@plt+0xcbd0>
  402568:	adrp	x23, 40f000 <ferror@plt+0xcbd0>
  40256c:	adrp	x24, 40f000 <ferror@plt+0xcbd0>
  402570:	stp	x28, x27, [sp, #16]
  402574:	stp	x26, x25, [sp, #32]
  402578:	mov	x27, x1
  40257c:	mov	w19, w0
  402580:	add	x20, x20, #0xa78
  402584:	add	x21, x21, #0xa7b
  402588:	add	x22, x22, #0xa81
  40258c:	add	x23, x23, #0xa8a
  402590:	add	x24, x24, #0xa91
  402594:	adrp	x25, 426000 <stdin@@GLIBC_2.17+0x3c88>
  402598:	mov	x29, sp
  40259c:	b	4025b0 <ferror@plt+0x180>
  4025a0:	mov	w8, wzr
  4025a4:	sub	w19, w19, #0x1
  4025a8:	mov	x27, x28
  4025ac:	tbz	w8, #0, 402898 <ferror@plt+0x468>
  4025b0:	cmp	w19, #0x2
  4025b4:	b.lt	402894 <ferror@plt+0x464>  // b.tstop
  4025b8:	mov	x28, x27
  4025bc:	ldr	x26, [x28, #8]!
  4025c0:	mov	x1, x20
  4025c4:	mov	x0, x26
  4025c8:	bl	402170 <strcmp@plt>
  4025cc:	cbz	w0, 4025a0 <ferror@plt+0x170>
  4025d0:	ldrb	w8, [x26]
  4025d4:	cmp	w8, #0x2d
  4025d8:	b.ne	40274c <ferror@plt+0x31c>  // b.any
  4025dc:	mov	x8, x26
  4025e0:	ldrb	w9, [x8, #1]!
  4025e4:	mov	x1, x21
  4025e8:	cmp	w9, #0x2d
  4025ec:	csel	x26, x8, x26, eq  // eq = none
  4025f0:	mov	x0, x26
  4025f4:	bl	4093e0 <ferror@plt+0x6fb0>
  4025f8:	tbz	w0, #0, 402984 <ferror@plt+0x554>
  4025fc:	mov	x0, x26
  402600:	mov	x1, x22
  402604:	bl	4093e0 <ferror@plt+0x6fb0>
  402608:	tbz	w0, #0, 40293c <ferror@plt+0x50c>
  40260c:	mov	x0, x26
  402610:	mov	x1, x23
  402614:	bl	4093e0 <ferror@plt+0x6fb0>
  402618:	tbz	w0, #0, 402758 <ferror@plt+0x328>
  40261c:	mov	x0, x26
  402620:	mov	x1, x24
  402624:	bl	4093e0 <ferror@plt+0x6fb0>
  402628:	tbz	w0, #0, 402758 <ferror@plt+0x328>
  40262c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402630:	mov	x0, x26
  402634:	add	x1, x1, #0xa9d
  402638:	bl	4093e0 <ferror@plt+0x6fb0>
  40263c:	tbz	w0, #0, 402774 <ferror@plt+0x344>
  402640:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402644:	mov	x0, x26
  402648:	add	x1, x1, #0xaa6
  40264c:	bl	4093e0 <ferror@plt+0x6fb0>
  402650:	tbz	w0, #0, 402788 <ferror@plt+0x358>
  402654:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402658:	mov	x0, x26
  40265c:	add	x1, x1, #0xaaf
  402660:	bl	4093e0 <ferror@plt+0x6fb0>
  402664:	tbz	w0, #0, 40279c <ferror@plt+0x36c>
  402668:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  40266c:	mov	x0, x26
  402670:	add	x1, x1, #0xaba
  402674:	bl	4093e0 <ferror@plt+0x6fb0>
  402678:	tbz	w0, #0, 4027b0 <ferror@plt+0x380>
  40267c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402680:	mov	x0, x26
  402684:	add	x1, x1, #0xae5
  402688:	bl	402170 <strcmp@plt>
  40268c:	cbz	w0, 4027f4 <ferror@plt+0x3c4>
  402690:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402694:	mov	x0, x26
  402698:	add	x1, x1, #0xae8
  40269c:	bl	402170 <strcmp@plt>
  4026a0:	cbz	w0, 402818 <ferror@plt+0x3e8>
  4026a4:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4026a8:	mov	x0, x26
  4026ac:	add	x1, x1, #0xaeb
  4026b0:	bl	4093e0 <ferror@plt+0x6fb0>
  4026b4:	tbz	w0, #0, 402828 <ferror@plt+0x3f8>
  4026b8:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4026bc:	mov	x0, x26
  4026c0:	add	x1, x1, #0xaf2
  4026c4:	bl	4093e0 <ferror@plt+0x6fb0>
  4026c8:	tbz	w0, #0, 402844 <ferror@plt+0x414>
  4026cc:	adrp	x1, 422000 <ferror@plt+0x1fbd0>
  4026d0:	mov	x0, x26
  4026d4:	add	x1, x1, #0x38c
  4026d8:	bl	40c838 <ferror@plt+0xa408>
  4026dc:	tbnz	w0, #0, 402764 <ferror@plt+0x334>
  4026e0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4026e4:	mov	x0, x26
  4026e8:	add	x1, x1, #0xb01
  4026ec:	bl	4093e0 <ferror@plt+0x6fb0>
  4026f0:	tbz	w0, #0, 402858 <ferror@plt+0x428>
  4026f4:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4026f8:	mov	x0, x26
  4026fc:	add	x1, x1, #0xb08
  402700:	bl	4093e0 <ferror@plt+0x6fb0>
  402704:	tbz	w0, #0, 40286c <ferror@plt+0x43c>
  402708:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  40270c:	mov	x0, x26
  402710:	add	x1, x1, #0xb0e
  402714:	bl	4093e0 <ferror@plt+0x6fb0>
  402718:	tbz	w0, #0, 402880 <ferror@plt+0x450>
  40271c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402720:	mov	x0, x26
  402724:	add	x1, x1, #0xb16
  402728:	bl	4093e0 <ferror@plt+0x6fb0>
  40272c:	tbnz	w0, #0, 402950 <ferror@plt+0x520>
  402730:	cmp	w19, #0x2
  402734:	b.le	402984 <ferror@plt+0x554>
  402738:	ldr	x8, [x27, #16]
  40273c:	sub	w19, w19, #0x1
  402740:	adrp	x9, 422000 <ferror@plt+0x1fbd0>
  402744:	str	x8, [x9, #912]
  402748:	b	402810 <ferror@plt+0x3e0>
  40274c:	mov	w8, wzr
  402750:	mov	x28, x27
  402754:	b	4025a8 <ferror@plt+0x178>
  402758:	ldr	w8, [x25, #3688]
  40275c:	add	w8, w8, #0x1
  402760:	str	w8, [x25, #3688]
  402764:	sub	w19, w19, #0x1
  402768:	add	x28, x27, #0x8
  40276c:	mov	w8, #0x1                   	// #1
  402770:	b	4025a8 <ferror@plt+0x178>
  402774:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  402778:	ldr	w8, [x9, #3672]
  40277c:	add	w8, w8, #0x1
  402780:	str	w8, [x9, #3672]
  402784:	b	402764 <ferror@plt+0x334>
  402788:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40278c:	ldr	w8, [x9, #3684]
  402790:	add	w8, w8, #0x1
  402794:	str	w8, [x9, #3684]
  402798:	b	402764 <ferror@plt+0x334>
  40279c:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  4027a0:	ldr	w8, [x9, #3664]
  4027a4:	add	w8, w8, #0x1
  4027a8:	str	w8, [x9, #3664]
  4027ac:	b	402764 <ferror@plt+0x334>
  4027b0:	cmp	w19, #0x2
  4027b4:	b.le	402984 <ferror@plt+0x554>
  4027b8:	ldr	x26, [x27, #16]
  4027bc:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4027c0:	add	x1, x1, #0xac2
  4027c4:	sub	w19, w19, #0x1
  4027c8:	mov	x0, x26
  4027cc:	bl	402170 <strcmp@plt>
  4027d0:	cbz	w0, 402804 <ferror@plt+0x3d4>
  4027d4:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4027d8:	mov	x0, x26
  4027dc:	add	x1, x1, #0xac7
  4027e0:	bl	402170 <strcmp@plt>
  4027e4:	cbnz	w0, 402970 <ferror@plt+0x540>
  4027e8:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4027ec:	mov	w9, #0xa                   	// #10
  4027f0:	b	40280c <ferror@plt+0x3dc>
  4027f4:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4027f8:	mov	w9, #0x2                   	// #2
  4027fc:	str	w9, [x8, #904]
  402800:	b	402764 <ferror@plt+0x334>
  402804:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  402808:	mov	w9, #0x2                   	// #2
  40280c:	str	w9, [x8, #904]
  402810:	mov	x27, x28
  402814:	b	402764 <ferror@plt+0x334>
  402818:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  40281c:	mov	w9, #0xa                   	// #10
  402820:	str	w9, [x8, #904]
  402824:	b	402764 <ferror@plt+0x334>
  402828:	subs	w19, w19, #0x1
  40282c:	b.le	402988 <ferror@plt+0x558>
  402830:	ldr	x0, [x27, #16]
  402834:	bl	40b888 <ferror@plt+0x9458>
  402838:	mov	x27, x28
  40283c:	cbz	w0, 402764 <ferror@plt+0x334>
  402840:	b	40298c <ferror@plt+0x55c>
  402844:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  402848:	ldr	w8, [x9, #3676]
  40284c:	add	w8, w8, #0x1
  402850:	str	w8, [x9, #3676]
  402854:	b	402764 <ferror@plt+0x334>
  402858:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40285c:	ldr	w8, [x9, #3680]
  402860:	add	w8, w8, #0x1
  402864:	str	w8, [x9, #3680]
  402868:	b	402764 <ferror@plt+0x334>
  40286c:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  402870:	ldr	w8, [x9, #3668]
  402874:	add	w8, w8, #0x1
  402878:	str	w8, [x9, #3668]
  40287c:	b	402764 <ferror@plt+0x334>
  402880:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  402884:	ldr	w8, [x9, #3704]
  402888:	add	w8, w8, #0x1
  40288c:	str	w8, [x9, #3704]
  402890:	b	402764 <ferror@plt+0x334>
  402894:	mov	x28, x27
  402898:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40289c:	ldr	w8, [x8, #3684]
  4028a0:	adrp	x11, 422000 <ferror@plt+0x1fbd0>
  4028a4:	adrp	x12, 426000 <stdin@@GLIBC_2.17+0x3c88>
  4028a8:	ldr	w1, [x12, #3668]
  4028ac:	ldr	w0, [x11, #908]
  4028b0:	adrp	x9, 411000 <ferror@plt+0xebd0>
  4028b4:	adrp	x10, 411000 <ferror@plt+0xebd0>
  4028b8:	add	x9, x9, #0x73b
  4028bc:	add	x10, x10, #0xaf5
  4028c0:	cmp	w8, #0x0
  4028c4:	csel	x8, x10, x9, eq  // eq = none
  4028c8:	adrp	x9, 422000 <ferror@plt+0x1fbd0>
  4028cc:	str	x8, [x9, #856]
  4028d0:	bl	40c7d0 <ferror@plt+0xa3a0>
  4028d4:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4028d8:	ldr	x0, [x8, #912]
  4028dc:	cbz	x0, 4028e8 <ferror@plt+0x4b8>
  4028e0:	bl	4029e8 <ferror@plt+0x5b8>
  4028e4:	b	402920 <ferror@plt+0x4f0>
  4028e8:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  4028ec:	add	x0, x0, #0x320
  4028f0:	mov	w1, wzr
  4028f4:	bl	40d9ac <ferror@plt+0xb57c>
  4028f8:	tbnz	w0, #31, 4029a4 <ferror@plt+0x574>
  4028fc:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  402900:	add	x0, x0, #0x320
  402904:	bl	40d75c <ferror@plt+0xb32c>
  402908:	cmp	w19, #0x2
  40290c:	b.lt	4029ac <ferror@plt+0x57c>  // b.tstop
  402910:	ldr	x0, [x28, #8]!
  402914:	sub	w1, w19, #0x1
  402918:	mov	x2, x28
  40291c:	bl	402b80 <ferror@plt+0x750>
  402920:	ldp	x20, x19, [sp, #80]
  402924:	ldp	x22, x21, [sp, #64]
  402928:	ldp	x24, x23, [sp, #48]
  40292c:	ldp	x26, x25, [sp, #32]
  402930:	ldp	x28, x27, [sp, #16]
  402934:	ldp	x29, x30, [sp], #96
  402938:	ret
  40293c:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  402940:	add	x0, x0, #0xd10
  402944:	bl	402160 <puts@plt>
  402948:	mov	w0, wzr
  40294c:	bl	401e70 <exit@plt>
  402950:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  402954:	ldr	x0, [x8, #872]
  402958:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  40295c:	add	x1, x1, #0xb1d
  402960:	mov	x2, x26
  402964:	bl	402400 <fprintf@plt>
  402968:	mov	w0, #0xffffffff            	// #-1
  40296c:	bl	401e70 <exit@plt>
  402970:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402974:	add	x1, x1, #0xa7c
  402978:	mov	x0, x26
  40297c:	bl	402170 <strcmp@plt>
  402980:	cbnz	w0, 402994 <ferror@plt+0x564>
  402984:	bl	4029bc <ferror@plt+0x58c>
  402988:	bl	40915c <ferror@plt+0x6d2c>
  40298c:	mov	w0, #0xffffffff            	// #-1
  402990:	bl	401e70 <exit@plt>
  402994:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  402998:	add	x0, x0, #0xacd
  40299c:	mov	x1, x26
  4029a0:	bl	4091bc <ferror@plt+0x6d8c>
  4029a4:	mov	w0, #0x1                   	// #1
  4029a8:	bl	401e70 <exit@plt>
  4029ac:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  4029b0:	add	x0, x0, #0x320
  4029b4:	bl	40d7dc <ferror@plt+0xb3ac>
  4029b8:	bl	4029bc <ferror@plt+0x58c>
  4029bc:	stp	x29, x30, [sp, #-16]!
  4029c0:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4029c4:	ldr	x3, [x8, #872]
  4029c8:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  4029cc:	add	x0, x0, #0xb49
  4029d0:	mov	w1, #0x131                 	// #305
  4029d4:	mov	w2, #0x1                   	// #1
  4029d8:	mov	x29, sp
  4029dc:	bl	402260 <fwrite@plt>
  4029e0:	mov	w0, #0xffffffff            	// #-1
  4029e4:	bl	401e70 <exit@plt>
  4029e8:	stp	x29, x30, [sp, #-80]!
  4029ec:	stp	x28, x25, [sp, #16]
  4029f0:	stp	x24, x23, [sp, #32]
  4029f4:	stp	x22, x21, [sp, #48]
  4029f8:	stp	x20, x19, [sp, #64]
  4029fc:	mov	x29, sp
  402a00:	sub	sp, sp, #0x330
  402a04:	mov	x19, x0
  402a08:	adrp	x22, 422000 <ferror@plt+0x1fbd0>
  402a0c:	stp	xzr, xzr, [x29, #-16]
  402a10:	cbz	x0, 402a40 <ferror@plt+0x610>
  402a14:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402a18:	add	x1, x1, #0xa79
  402a1c:	mov	x0, x19
  402a20:	bl	402170 <strcmp@plt>
  402a24:	cbz	w0, 402a40 <ferror@plt+0x610>
  402a28:	ldr	x2, [x22, #888]
  402a2c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  402a30:	add	x1, x1, #0x732
  402a34:	mov	x0, x19
  402a38:	bl	401e30 <freopen64@plt>
  402a3c:	cbz	x0, 402b4c <ferror@plt+0x71c>
  402a40:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  402a44:	add	x0, x0, #0x320
  402a48:	mov	w1, wzr
  402a4c:	bl	40d9ac <ferror@plt+0xb57c>
  402a50:	tbnz	w0, #31, 402b28 <ferror@plt+0x6f8>
  402a54:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  402a58:	add	x0, x0, #0x320
  402a5c:	bl	40d75c <ferror@plt+0xb32c>
  402a60:	adrp	x21, 40f000 <ferror@plt+0xcbd0>
  402a64:	mov	w20, wzr
  402a68:	adrp	x23, 426000 <stdin@@GLIBC_2.17+0x3c88>
  402a6c:	adrp	x24, 422000 <ferror@plt+0x1fbd0>
  402a70:	add	x21, x21, #0xcb9
  402a74:	adrp	x25, 426000 <stdin@@GLIBC_2.17+0x3c88>
  402a78:	str	wzr, [x23, #3692]
  402a7c:	ldr	x2, [x22, #888]
  402a80:	sub	x0, x29, #0x8
  402a84:	sub	x1, x29, #0x10
  402a88:	bl	40a080 <ferror@plt+0x7c50>
  402a8c:	cmn	x0, #0x1
  402a90:	b.eq	402af0 <ferror@plt+0x6c0>  // b.none
  402a94:	ldur	x0, [x29, #-8]
  402a98:	mov	x1, sp
  402a9c:	mov	w2, #0x64                  	// #100
  402aa0:	bl	40a21c <ferror@plt+0x7dec>
  402aa4:	cbz	w0, 402abc <ferror@plt+0x68c>
  402aa8:	mov	w1, w0
  402aac:	ldr	x0, [sp]
  402ab0:	mov	x2, sp
  402ab4:	bl	402b80 <ferror@plt+0x750>
  402ab8:	cbnz	w0, 402ac8 <ferror@plt+0x698>
  402abc:	mov	w8, wzr
  402ac0:	cbz	w8, 402a7c <ferror@plt+0x64c>
  402ac4:	b	402af0 <ferror@plt+0x6c0>
  402ac8:	ldr	x0, [x24, #872]
  402acc:	ldr	w3, [x23, #3692]
  402ad0:	mov	x1, x21
  402ad4:	mov	x2, x19
  402ad8:	bl	402400 <fprintf@plt>
  402adc:	ldr	w8, [x25, #3680]
  402ae0:	mov	w20, #0x1                   	// #1
  402ae4:	cbnz	w8, 402abc <ferror@plt+0x68c>
  402ae8:	mov	w8, #0x1                   	// #1
  402aec:	cbz	w8, 402a7c <ferror@plt+0x64c>
  402af0:	ldur	x0, [x29, #-8]
  402af4:	cbz	x0, 402afc <ferror@plt+0x6cc>
  402af8:	bl	4021f0 <free@plt>
  402afc:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  402b00:	add	x0, x0, #0x320
  402b04:	bl	40d7dc <ferror@plt+0xb3ac>
  402b08:	mov	w0, w20
  402b0c:	add	sp, sp, #0x330
  402b10:	ldp	x20, x19, [sp, #64]
  402b14:	ldp	x22, x21, [sp, #48]
  402b18:	ldp	x24, x23, [sp, #32]
  402b1c:	ldp	x28, x25, [sp, #16]
  402b20:	ldp	x29, x30, [sp], #80
  402b24:	ret
  402b28:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  402b2c:	ldr	x3, [x8, #872]
  402b30:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  402b34:	add	x0, x0, #0xca2
  402b38:	mov	w1, #0x16                  	// #22
  402b3c:	mov	w2, #0x1                   	// #1
  402b40:	mov	w20, #0x1                   	// #1
  402b44:	bl	402260 <fwrite@plt>
  402b48:	b	402b08 <ferror@plt+0x6d8>
  402b4c:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  402b50:	ldr	x20, [x8, #872]
  402b54:	bl	4023b0 <__errno_location@plt>
  402b58:	ldr	w0, [x0]
  402b5c:	bl	4020f0 <strerror@plt>
  402b60:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402b64:	mov	x3, x0
  402b68:	add	x1, x1, #0xc7b
  402b6c:	mov	x0, x20
  402b70:	mov	x2, x19
  402b74:	bl	402400 <fprintf@plt>
  402b78:	mov	w20, #0x1                   	// #1
  402b7c:	b	402b08 <ferror@plt+0x6d8>
  402b80:	stp	x29, x30, [sp, #-48]!
  402b84:	stp	x22, x21, [sp, #16]
  402b88:	mov	w21, w1
  402b8c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  402b90:	adrp	x22, 40f000 <ferror@plt+0xcbd0>
  402b94:	stp	x20, x19, [sp, #32]
  402b98:	mov	x20, x2
  402b9c:	mov	x19, x0
  402ba0:	add	x1, x1, #0xac0
  402ba4:	add	x22, x22, #0xd38
  402ba8:	mov	x29, sp
  402bac:	mov	x0, x19
  402bb0:	bl	4093e0 <ferror@plt+0x6fb0>
  402bb4:	tbz	w0, #0, 402be0 <ferror@plt+0x7b0>
  402bb8:	ldr	x1, [x22], #16
  402bbc:	cbnz	x1, 402bac <ferror@plt+0x77c>
  402bc0:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  402bc4:	ldr	x0, [x8, #872]
  402bc8:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402bcc:	add	x1, x1, #0xccf
  402bd0:	mov	x2, x19
  402bd4:	bl	402400 <fprintf@plt>
  402bd8:	mov	w0, #0xffffffff            	// #-1
  402bdc:	b	402bf0 <ferror@plt+0x7c0>
  402be0:	ldur	x8, [x22, #-8]
  402be4:	sub	w0, w21, #0x1
  402be8:	add	x1, x20, #0x8
  402bec:	blr	x8
  402bf0:	ldp	x20, x19, [sp, #32]
  402bf4:	ldp	x22, x21, [sp, #16]
  402bf8:	ldp	x29, x30, [sp], #48
  402bfc:	ret
  402c00:	stp	x29, x30, [sp, #-16]!
  402c04:	mov	x29, sp
  402c08:	bl	4029bc <ferror@plt+0x58c>
  402c0c:	sub	sp, sp, #0xf0
  402c10:	stp	x29, x30, [sp, #176]
  402c14:	stp	x24, x23, [sp, #192]
  402c18:	stp	x22, x21, [sp, #208]
  402c1c:	stp	x20, x19, [sp, #224]
  402c20:	ldrh	w3, [x0, #4]
  402c24:	ldr	w2, [x0]
  402c28:	mov	x20, x0
  402c2c:	add	x29, sp, #0xb0
  402c30:	and	w8, w3, #0xfffe
  402c34:	cmp	w8, #0x1c
  402c38:	b.ne	402f18 <ferror@plt+0xae8>  // b.any
  402c3c:	subs	w3, w2, #0x1c
  402c40:	b.mi	402f4c <ferror@plt+0xb1c>  // b.first
  402c44:	ldrb	w8, [x20, #16]
  402c48:	cmp	w8, #0x7
  402c4c:	b.ne	402f30 <ferror@plt+0xb00>  // b.any
  402c50:	adrp	x24, 422000 <ferror@plt+0x1fbd0>
  402c54:	ldr	w8, [x24, #920]
  402c58:	mov	x19, x1
  402c5c:	cbz	w8, 402c6c <ferror@plt+0x83c>
  402c60:	ldr	w9, [x20, #20]
  402c64:	cmp	w8, w9
  402c68:	b.ne	402f30 <ferror@plt+0xb00>  // b.any
  402c6c:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  402c70:	ldr	w8, [x8, #924]
  402c74:	cbz	w8, 402c84 <ferror@plt+0x854>
  402c78:	ldrh	w9, [x20, #24]
  402c7c:	tst	w8, w9
  402c80:	b.eq	402f30 <ferror@plt+0xb00>  // b.none
  402c84:	add	x2, x20, #0x1c
  402c88:	add	x0, sp, #0x48
  402c8c:	mov	w1, #0xc                   	// #12
  402c90:	bl	40f4d4 <ferror@plt+0xd0a4>
  402c94:	ldr	x0, [sp, #112]
  402c98:	cbz	x0, 402ca0 <ferror@plt+0x870>
  402c9c:	bl	402f98 <ferror@plt+0xb68>
  402ca0:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  402ca4:	ldr	w8, [x8, #928]
  402ca8:	and	w21, w0, #0xffff
  402cac:	cbz	w8, 402cb8 <ferror@plt+0x888>
  402cb0:	cmp	w8, w21
  402cb4:	b.ne	402f30 <ferror@plt+0xb00>  // b.any
  402cb8:	mov	x0, xzr
  402cbc:	bl	40be68 <ferror@plt+0x9a38>
  402cc0:	ldrh	w8, [x20, #4]
  402cc4:	cmp	w8, #0x1d
  402cc8:	b.ne	402cd0 <ferror@plt+0x8a0>  // b.any
  402ccc:	bl	402fa0 <ferror@plt+0xb70>
  402cd0:	ldr	x22, [sp, #88]
  402cd4:	cbz	x22, 402d20 <ferror@plt+0x8f0>
  402cd8:	ldrh	w8, [x22], #4
  402cdc:	ldr	w0, [x20, #20]
  402ce0:	sub	w23, w8, #0x4
  402ce4:	bl	40b020 <ferror@plt+0x8bf0>
  402ce8:	mov	w2, w0
  402cec:	add	x3, sp, #0x8
  402cf0:	mov	w4, #0x40                  	// #64
  402cf4:	mov	x0, x22
  402cf8:	mov	w1, w23
  402cfc:	bl	40b5fc <ferror@plt+0x91cc>
  402d00:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  402d04:	adrp	x3, 40f000 <ferror@plt+0xcbd0>
  402d08:	mov	x4, x0
  402d0c:	add	x2, x2, #0xde4
  402d10:	add	x3, x3, #0xe4f
  402d14:	mov	w0, #0x4                   	// #4
  402d18:	mov	w1, #0x1                   	// #1
  402d1c:	bl	40c4c4 <ferror@plt+0xa094>
  402d20:	ldr	w8, [x24, #920]
  402d24:	cbnz	w8, 402d54 <ferror@plt+0x924>
  402d28:	ldr	w0, [x20, #20]
  402d2c:	cbz	w0, 402d54 <ferror@plt+0x924>
  402d30:	bl	40ae78 <ferror@plt+0x8a48>
  402d34:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  402d38:	adrp	x3, 40f000 <ferror@plt+0xcbd0>
  402d3c:	mov	x4, x0
  402d40:	add	x2, x2, #0xde8
  402d44:	add	x3, x3, #0xdef
  402d48:	mov	w0, #0x4                   	// #4
  402d4c:	mov	w1, wzr
  402d50:	bl	40c4c4 <ferror@plt+0xa094>
  402d54:	ldr	x2, [sp, #80]
  402d58:	cbz	x2, 402da8 <ferror@plt+0x978>
  402d5c:	ldrh	w8, [x2], #4
  402d60:	mov	w9, #0x2                   	// #2
  402d64:	mov	w10, #0xa                   	// #10
  402d68:	cmp	w8, #0x14
  402d6c:	csel	w22, w10, w9, eq  // eq = none
  402d70:	sub	w1, w8, #0x4
  402d74:	mov	w0, w22
  402d78:	bl	409acc <ferror@plt+0x769c>
  402d7c:	mov	x23, x0
  402d80:	mov	w0, w22
  402d84:	bl	40ca54 <ferror@plt+0xa624>
  402d88:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  402d8c:	adrp	x3, 40f000 <ferror@plt+0xcbd0>
  402d90:	mov	w1, w0
  402d94:	add	x2, x2, #0xdf7
  402d98:	add	x3, x3, #0xdfb
  402d9c:	mov	w0, #0x4                   	// #4
  402da0:	mov	x4, x23
  402da4:	bl	40c4c4 <ferror@plt+0xa094>
  402da8:	cbz	w21, 402dc8 <ferror@plt+0x998>
  402dac:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402db0:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  402db4:	add	x1, x1, #0xd03
  402db8:	add	x2, x2, #0xe03
  402dbc:	mov	w0, #0x4                   	// #4
  402dc0:	mov	w3, w21
  402dc4:	bl	402fd0 <ferror@plt+0xba0>
  402dc8:	ldr	x0, [sp, #120]
  402dcc:	cbz	x0, 402df0 <ferror@plt+0x9c0>
  402dd0:	bl	402ff4 <ferror@plt+0xbc4>
  402dd4:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  402dd8:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  402ddc:	and	w3, w0, #0xffff
  402de0:	add	x1, x1, #0x5f1
  402de4:	add	x2, x2, #0xe0d
  402de8:	mov	w0, #0x4                   	// #4
  402dec:	bl	402fd0 <ferror@plt+0xba0>
  402df0:	ldr	x0, [sp, #128]
  402df4:	cbz	x0, 402e18 <ferror@plt+0x9e8>
  402df8:	bl	40300c <ferror@plt+0xbdc>
  402dfc:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402e00:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  402e04:	mov	w3, w0
  402e08:	add	x1, x1, #0xe1a
  402e0c:	add	x2, x2, #0xe22
  402e10:	mov	w0, #0x4                   	// #4
  402e14:	bl	402fd0 <ferror@plt+0xba0>
  402e18:	ldr	x0, [sp, #160]
  402e1c:	cbz	x0, 402e40 <ferror@plt+0xa10>
  402e20:	bl	40300c <ferror@plt+0xbdc>
  402e24:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402e28:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  402e2c:	mov	w3, w0
  402e30:	add	x1, x1, #0xe16
  402e34:	add	x2, x2, #0xe1e
  402e38:	mov	w0, #0x4                   	// #4
  402e3c:	bl	402fd0 <ferror@plt+0xba0>
  402e40:	ldr	x0, [sp, #136]
  402e44:	cbz	x0, 402e70 <ferror@plt+0xa40>
  402e48:	bl	40300c <ferror@plt+0xbdc>
  402e4c:	ldr	x8, [sp, #152]
  402e50:	mov	w3, w0
  402e54:	cbz	x8, 402f6c <ferror@plt+0xb3c>
  402e58:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402e5c:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  402e60:	add	x1, x1, #0xe2a
  402e64:	add	x2, x2, #0xe35
  402e68:	mov	w0, #0x4                   	// #4
  402e6c:	bl	402fd0 <ferror@plt+0xba0>
  402e70:	ldr	x0, [sp, #152]
  402e74:	cbz	x0, 402e98 <ferror@plt+0xa68>
  402e78:	bl	40300c <ferror@plt+0xbdc>
  402e7c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402e80:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  402e84:	mov	w3, w0
  402e88:	add	x1, x1, #0xe53
  402e8c:	add	x2, x2, #0xe5f
  402e90:	mov	w0, #0x4                   	// #4
  402e94:	bl	402fd0 <ferror@plt+0xba0>
  402e98:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  402e9c:	ldr	w8, [x8, #3688]
  402ea0:	cbz	w8, 402eb8 <ferror@plt+0xa88>
  402ea4:	ldr	x8, [sp, #96]
  402ea8:	cbz	x8, 402eb8 <ferror@plt+0xa88>
  402eac:	add	x1, x8, #0x4
  402eb0:	mov	x0, x19
  402eb4:	bl	40303c <ferror@plt+0xc0c>
  402eb8:	ldrb	w0, [x20, #26]
  402ebc:	bl	4030e4 <ferror@plt+0xcb4>
  402ec0:	ldr	x0, [sp, #144]
  402ec4:	cbz	x0, 402ee8 <ferror@plt+0xab8>
  402ec8:	bl	40300c <ferror@plt+0xbdc>
  402ecc:	bl	40ae78 <ferror@plt+0x8a48>
  402ed0:	mov	x2, x0
  402ed4:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  402ed8:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402edc:	add	x0, x0, #0xe70
  402ee0:	add	x1, x1, #0xe77
  402ee4:	bl	403014 <ferror@plt+0xbe4>
  402ee8:	ldrh	w0, [x20, #24]
  402eec:	bl	4031f0 <ferror@plt+0xdc0>
  402ef0:	mov	x2, x0
  402ef4:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  402ef8:	adrp	x1, 411000 <ferror@plt+0xebd0>
  402efc:	add	x0, x0, #0x82
  402f00:	add	x1, x1, #0x4d4
  402f04:	bl	403014 <ferror@plt+0xbe4>
  402f08:	bl	40bea4 <ferror@plt+0x9a74>
  402f0c:	mov	x0, x19
  402f10:	bl	402280 <fflush@plt>
  402f14:	b	402f30 <ferror@plt+0xb00>
  402f18:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  402f1c:	ldr	x0, [x8, #872]
  402f20:	ldrh	w4, [x20, #6]
  402f24:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402f28:	add	x1, x1, #0xd98
  402f2c:	bl	402400 <fprintf@plt>
  402f30:	mov	w0, wzr
  402f34:	ldp	x20, x19, [sp, #224]
  402f38:	ldp	x22, x21, [sp, #208]
  402f3c:	ldp	x24, x23, [sp, #192]
  402f40:	ldp	x29, x30, [sp, #176]
  402f44:	add	sp, sp, #0xf0
  402f48:	ret
  402f4c:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  402f50:	ldr	x0, [x8, #872]
  402f54:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402f58:	add	x1, x1, #0xdba
  402f5c:	mov	w2, w3
  402f60:	bl	402400 <fprintf@plt>
  402f64:	mov	w0, #0xffffffff            	// #-1
  402f68:	b	402f34 <ferror@plt+0xb04>
  402f6c:	mov	w0, w3
  402f70:	bl	40ae78 <ferror@plt+0x8a48>
  402f74:	mov	x2, x0
  402f78:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  402f7c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  402f80:	add	x0, x0, #0xe45
  402f84:	add	x1, x1, #0xe4b
  402f88:	bl	403014 <ferror@plt+0xbe4>
  402f8c:	ldr	x0, [sp, #152]
  402f90:	cbnz	x0, 402e78 <ferror@plt+0xa48>
  402f94:	b	402e98 <ferror@plt+0xa68>
  402f98:	ldrh	w0, [x0, #4]
  402f9c:	ret
  402fa0:	stp	x29, x30, [sp, #-16]!
  402fa4:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  402fa8:	adrp	x3, 40f000 <ferror@plt+0xcbd0>
  402fac:	add	x2, x2, #0xdd3
  402fb0:	add	x3, x3, #0xddb
  402fb4:	mov	w0, #0x4                   	// #4
  402fb8:	mov	w1, #0x6                   	// #6
  402fbc:	mov	w4, #0x1                   	// #1
  402fc0:	mov	x29, sp
  402fc4:	bl	40c55c <ferror@plt+0xa12c>
  402fc8:	ldp	x29, x30, [sp], #16
  402fcc:	ret
  402fd0:	stp	x29, x30, [sp, #-16]!
  402fd4:	mov	w4, w3
  402fd8:	mov	x3, x2
  402fdc:	mov	x2, x1
  402fe0:	mov	w1, #0x6                   	// #6
  402fe4:	mov	x29, sp
  402fe8:	bl	40c174 <ferror@plt+0x9d44>
  402fec:	ldp	x29, x30, [sp], #16
  402ff0:	ret
  402ff4:	stp	x29, x30, [sp, #-16]!
  402ff8:	mov	x29, sp
  402ffc:	bl	402f98 <ferror@plt+0xb68>
  403000:	bl	404168 <ferror@plt+0x1d38>
  403004:	ldp	x29, x30, [sp], #16
  403008:	ret
  40300c:	ldr	w0, [x0, #4]
  403010:	ret
  403014:	stp	x29, x30, [sp, #-16]!
  403018:	mov	x4, x2
  40301c:	mov	x3, x1
  403020:	mov	x2, x0
  403024:	mov	w0, #0x4                   	// #4
  403028:	mov	w1, #0x6                   	// #6
  40302c:	mov	x29, sp
  403030:	bl	40c4c4 <ferror@plt+0xa094>
  403034:	ldp	x29, x30, [sp], #16
  403038:	ret
  40303c:	stp	x29, x30, [sp, #-48]!
  403040:	str	x21, [sp, #16]
  403044:	adrp	x21, 422000 <ferror@plt+0x1fbd0>
  403048:	ldr	w8, [x21, #932]
  40304c:	stp	x20, x19, [sp, #32]
  403050:	mov	x19, x1
  403054:	mov	x20, x0
  403058:	mov	x29, sp
  40305c:	cbnz	w8, 403068 <ferror@plt+0xc38>
  403060:	bl	404174 <ferror@plt+0x1d44>
  403064:	str	w0, [x21, #932]
  403068:	bl	40be48 <ferror@plt+0x9a18>
  40306c:	ldr	w8, [x19, #4]
  403070:	ldr	w9, [x21, #932]
  403074:	udiv	w8, w8, w9
  403078:	tbz	w0, #0, 4030b8 <ferror@plt+0xc88>
  40307c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403080:	add	x1, x1, #0xeda
  403084:	mov	w0, #0x2                   	// #2
  403088:	mov	x2, xzr
  40308c:	mov	w3, w8
  403090:	bl	402fd0 <ferror@plt+0xba0>
  403094:	ldr	w8, [x19, #8]
  403098:	ldr	w9, [x21, #932]
  40309c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4030a0:	add	x1, x1, #0xedf
  4030a4:	mov	w0, #0x2                   	// #2
  4030a8:	udiv	w3, w8, w9
  4030ac:	mov	x2, xzr
  4030b0:	bl	402fd0 <ferror@plt+0xba0>
  4030b4:	b	4030d4 <ferror@plt+0xca4>
  4030b8:	ldr	w10, [x19, #8]
  4030bc:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4030c0:	add	x1, x1, #0xee7
  4030c4:	mov	x0, x20
  4030c8:	udiv	w3, w10, w9
  4030cc:	mov	w2, w8
  4030d0:	bl	402400 <fprintf@plt>
  4030d4:	ldp	x20, x19, [sp, #32]
  4030d8:	ldr	x21, [sp, #16]
  4030dc:	ldp	x29, x30, [sp], #48
  4030e0:	ret
  4030e4:	stp	x29, x30, [sp, #-32]!
  4030e8:	str	x19, [sp, #16]
  4030ec:	mov	x29, sp
  4030f0:	mov	w19, w0
  4030f4:	bl	40be48 <ferror@plt+0x9a18>
  4030f8:	adrp	x8, 411000 <ferror@plt+0xebd0>
  4030fc:	adrp	x9, 40f000 <ferror@plt+0xcbd0>
  403100:	add	x8, x8, #0xaf6
  403104:	add	x9, x9, #0xef3
  403108:	tst	w0, #0x1
  40310c:	csel	x1, x9, x8, ne  // ne = any
  403110:	mov	w0, #0x2                   	// #2
  403114:	bl	40bec4 <ferror@plt+0x9a94>
  403118:	tbnz	w19, #1, 403160 <ferror@plt+0xd30>
  40311c:	tbnz	w19, #7, 40317c <ferror@plt+0xd4c>
  403120:	tbnz	w19, #4, 403198 <ferror@plt+0xd68>
  403124:	tbnz	w19, #5, 4031b4 <ferror@plt+0xd84>
  403128:	tbnz	w19, #2, 4031d0 <ferror@plt+0xda0>
  40312c:	tbz	w19, #6, 403148 <ferror@plt+0xd18>
  403130:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403134:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  403138:	add	x1, x1, #0xe4f
  40313c:	add	x2, x2, #0xf1a
  403140:	mov	x0, xzr
  403144:	bl	403014 <ferror@plt+0xbe4>
  403148:	mov	w0, #0x2                   	// #2
  40314c:	mov	x1, xzr
  403150:	bl	40bf28 <ferror@plt+0x9af8>
  403154:	ldr	x19, [sp, #16]
  403158:	ldp	x29, x30, [sp], #32
  40315c:	ret
  403160:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403164:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  403168:	add	x1, x1, #0xe4f
  40316c:	add	x2, x2, #0xef9
  403170:	mov	x0, xzr
  403174:	bl	403014 <ferror@plt+0xbe4>
  403178:	tbz	w19, #7, 403120 <ferror@plt+0xcf0>
  40317c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403180:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  403184:	add	x1, x1, #0xe4f
  403188:	add	x2, x2, #0xefe
  40318c:	mov	x0, xzr
  403190:	bl	403014 <ferror@plt+0xbe4>
  403194:	tbz	w19, #4, 403124 <ferror@plt+0xcf4>
  403198:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  40319c:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  4031a0:	add	x1, x1, #0xe4f
  4031a4:	add	x2, x2, #0xf05
  4031a8:	mov	x0, xzr
  4031ac:	bl	403014 <ferror@plt+0xbe4>
  4031b0:	tbz	w19, #5, 403128 <ferror@plt+0xcf8>
  4031b4:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4031b8:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  4031bc:	add	x1, x1, #0xe4f
  4031c0:	add	x2, x2, #0xf12
  4031c4:	mov	x0, xzr
  4031c8:	bl	403014 <ferror@plt+0xbe4>
  4031cc:	tbz	w19, #2, 40312c <ferror@plt+0xcfc>
  4031d0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4031d4:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  4031d8:	add	x1, x1, #0xe4f
  4031dc:	add	x2, x2, #0xe70
  4031e0:	mov	x0, xzr
  4031e4:	bl	403014 <ferror@plt+0xbe4>
  4031e8:	tbnz	w19, #6, 403130 <ferror@plt+0xd00>
  4031ec:	b	403148 <ferror@plt+0xd18>
  4031f0:	stp	x29, x30, [sp, #-32]!
  4031f4:	str	x19, [sp, #16]
  4031f8:	mov	x29, sp
  4031fc:	tbnz	w0, #7, 40322c <ferror@plt+0xdfc>
  403200:	mov	w2, w0
  403204:	tbnz	w0, #6, 403238 <ferror@plt+0xe08>
  403208:	tbnz	w2, #2, 403244 <ferror@plt+0xe14>
  40320c:	tbnz	w2, #1, 403250 <ferror@plt+0xe20>
  403210:	adrp	x19, 422000 <ferror@plt+0x1fbd0>
  403214:	add	x19, x19, #0x3a8
  403218:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  40321c:	add	x1, x1, #0xf38
  403220:	mov	x0, x19
  403224:	bl	401f10 <sprintf@plt>
  403228:	b	403258 <ferror@plt+0xe28>
  40322c:	adrp	x19, 40f000 <ferror@plt+0xcbd0>
  403230:	add	x19, x19, #0xf21
  403234:	b	403258 <ferror@plt+0xe28>
  403238:	adrp	x19, 40f000 <ferror@plt+0xcbd0>
  40323c:	add	x19, x19, #0xf2b
  403240:	b	403258 <ferror@plt+0xe28>
  403244:	adrp	x19, 40f000 <ferror@plt+0xcbd0>
  403248:	add	x19, x19, #0xf32
  40324c:	b	403258 <ferror@plt+0xe28>
  403250:	adrp	x19, 411000 <ferror@plt+0xebd0>
  403254:	add	x19, x19, #0xaf6
  403258:	mov	x0, x19
  40325c:	ldr	x19, [sp, #16]
  403260:	ldp	x29, x30, [sp], #32
  403264:	ret
  403268:	stp	x29, x30, [sp, #-32]!
  40326c:	stp	x20, x19, [sp, #16]
  403270:	mov	w19, w0
  403274:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  403278:	add	x0, x0, #0x320
  40327c:	mov	x29, sp
  403280:	mov	x20, x1
  403284:	bl	40b1bc <ferror@plt+0x8d8c>
  403288:	subs	w19, w19, #0x1
  40328c:	b.lt	40333c <ferror@plt+0xf0c>  // b.tstop
  403290:	ldr	x0, [x20]
  403294:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403298:	add	x1, x1, #0xe82
  40329c:	bl	4093e0 <ferror@plt+0x6fb0>
  4032a0:	tbz	w0, #0, 40334c <ferror@plt+0xf1c>
  4032a4:	ldr	x0, [x20]
  4032a8:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4032ac:	add	x1, x1, #0xe86
  4032b0:	bl	4093e0 <ferror@plt+0x6fb0>
  4032b4:	tbz	w0, #0, 40335c <ferror@plt+0xf2c>
  4032b8:	ldr	x0, [x20]
  4032bc:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4032c0:	add	x1, x1, #0xe8d
  4032c4:	bl	4093e0 <ferror@plt+0x6fb0>
  4032c8:	tbz	w0, #0, 40336c <ferror@plt+0xf3c>
  4032cc:	ldr	x0, [x20]
  4032d0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4032d4:	add	x1, x1, #0xe95
  4032d8:	bl	4093e0 <ferror@plt+0x6fb0>
  4032dc:	tbz	w0, #0, 40337c <ferror@plt+0xf4c>
  4032e0:	ldr	x0, [x20]
  4032e4:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4032e8:	add	x1, x1, #0xe9c
  4032ec:	bl	4093e0 <ferror@plt+0x6fb0>
  4032f0:	tbz	w0, #0, 40339c <ferror@plt+0xf6c>
  4032f4:	ldr	x0, [x20]
  4032f8:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4032fc:	add	x1, x1, #0xc3b
  403300:	bl	4093e0 <ferror@plt+0x6fb0>
  403304:	tbz	w0, #0, 403330 <ferror@plt+0xf00>
  403308:	ldr	x0, [x20]
  40330c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403310:	add	x1, x1, #0xea0
  403314:	bl	4093e0 <ferror@plt+0x6fb0>
  403318:	tbz	w0, #0, 403330 <ferror@plt+0xf00>
  40331c:	ldr	x0, [x20]
  403320:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403324:	add	x1, x1, #0xea4
  403328:	bl	4093e0 <ferror@plt+0x6fb0>
  40332c:	tbnz	w0, #0, 4033ac <ferror@plt+0xf7c>
  403330:	add	x1, x20, #0x8
  403334:	mov	w0, w19
  403338:	b	403344 <ferror@plt+0xf14>
  40333c:	mov	w0, wzr
  403340:	mov	x1, xzr
  403344:	bl	403e90 <ferror@plt+0x1a60>
  403348:	b	403390 <ferror@plt+0xf60>
  40334c:	add	x3, x20, #0x8
  403350:	mov	w0, #0x1c                  	// #28
  403354:	mov	w1, #0x600                 	// #1536
  403358:	b	403388 <ferror@plt+0xf58>
  40335c:	add	x3, x20, #0x8
  403360:	mov	w0, #0x1c                  	// #28
  403364:	mov	w1, #0xc00                 	// #3072
  403368:	b	403388 <ferror@plt+0xf58>
  40336c:	add	x3, x20, #0x8
  403370:	mov	w0, #0x1c                  	// #28
  403374:	mov	w1, #0x500                 	// #1280
  403378:	b	403388 <ferror@plt+0xf58>
  40337c:	add	x3, x20, #0x8
  403380:	mov	w0, #0x1d                  	// #29
  403384:	mov	w1, wzr
  403388:	mov	w2, w19
  40338c:	bl	4033e4 <ferror@plt+0xfb4>
  403390:	ldp	x20, x19, [sp, #16]
  403394:	ldp	x29, x30, [sp], #32
  403398:	ret
  40339c:	add	x1, x20, #0x8
  4033a0:	mov	w0, w19
  4033a4:	bl	403a94 <ferror@plt+0x1664>
  4033a8:	b	403390 <ferror@plt+0xf60>
  4033ac:	ldr	x0, [x20]
  4033b0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4033b4:	add	x1, x1, #0xa7c
  4033b8:	bl	4093e0 <ferror@plt+0x6fb0>
  4033bc:	tbz	w0, #0, 4033e0 <ferror@plt+0xfb0>
  4033c0:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4033c4:	ldr	x0, [x8, #872]
  4033c8:	ldr	x2, [x20]
  4033cc:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4033d0:	add	x1, x1, #0xea9
  4033d4:	bl	402400 <fprintf@plt>
  4033d8:	mov	w0, #0xffffffff            	// #-1
  4033dc:	bl	401e70 <exit@plt>
  4033e0:	bl	40413c <ferror@plt+0x1d0c>
  4033e4:	stp	x29, x30, [sp, #-96]!
  4033e8:	stp	x28, x27, [sp, #16]
  4033ec:	stp	x26, x25, [sp, #32]
  4033f0:	stp	x24, x23, [sp, #48]
  4033f4:	stp	x22, x21, [sp, #64]
  4033f8:	stp	x20, x19, [sp, #80]
  4033fc:	mov	x29, sp
  403400:	sub	sp, sp, #0x260
  403404:	add	x8, sp, #0x130
  403408:	movi	v0.2d, #0x0
  40340c:	add	x9, x8, #0x10c
  403410:	str	q0, [x9]
  403414:	mov	w9, #0x1c                  	// #28
  403418:	orr	w10, w1, #0x1
  40341c:	stp	q0, q0, [x8, #224]
  403420:	stp	q0, q0, [x8, #192]
  403424:	stp	q0, q0, [x8, #160]
  403428:	stp	q0, q0, [x8, #128]
  40342c:	stp	q0, q0, [x8, #96]
  403430:	stp	q0, q0, [x8, #64]
  403434:	stp	q0, q0, [x8, #32]
  403438:	stp	q0, q0, [x8]
  40343c:	str	q0, [x8, #256]
  403440:	mov	w8, #0x7                   	// #7
  403444:	str	w9, [sp, #304]
  403448:	mov	w9, #0x40                  	// #64
  40344c:	cmp	w2, #0x1
  403450:	strh	w0, [sp, #308]
  403454:	strh	w10, [sp, #310]
  403458:	strb	w8, [sp, #320]
  40345c:	strh	w9, [sp, #328]
  403460:	b.lt	40383c <ferror@plt+0x140c>  // b.tstop
  403464:	adrp	x28, 40f000 <ferror@plt+0xcbd0>
  403468:	adrp	x23, 40f000 <ferror@plt+0xcbd0>
  40346c:	mov	x26, x3
  403470:	mov	w27, w2
  403474:	mov	x24, xzr
  403478:	mov	w25, wzr
  40347c:	mov	x19, xzr
  403480:	mov	x20, #0xffffffffffffffff    	// #-1
  403484:	mov	w8, #0xffff                	// #65535
  403488:	add	x28, x28, #0xf42
  40348c:	add	x23, x23, #0xdf7
  403490:	mov	x22, #0xffffffffffffffff    	// #-1
  403494:	str	wzr, [sp, #20]
  403498:	str	xzr, [sp, #8]
  40349c:	str	w8, [sp, #4]
  4034a0:	b	4034b8 <ferror@plt+0x1088>
  4034a4:	cmp	x24, #0x10, lsl #12
  4034a8:	b.cs	403a38 <ferror@plt+0x1608>  // b.hs, b.nlast
  4034ac:	subs	w27, w27, #0x1
  4034b0:	add	x26, x26, #0x8
  4034b4:	b.le	403860 <ferror@plt+0x1430>
  4034b8:	ldr	x21, [x26]
  4034bc:	mov	x1, x28
  4034c0:	mov	x0, x21
  4034c4:	bl	402170 <strcmp@plt>
  4034c8:	cbz	w0, 403664 <ferror@plt+0x1234>
  4034cc:	mov	x0, x21
  4034d0:	mov	x1, x23
  4034d4:	bl	402170 <strcmp@plt>
  4034d8:	cbz	w0, 403674 <ferror@plt+0x1244>
  4034dc:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4034e0:	mov	x0, x21
  4034e4:	add	x1, x1, #0x5f1
  4034e8:	bl	402170 <strcmp@plt>
  4034ec:	cbz	w0, 40369c <ferror@plt+0x126c>
  4034f0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4034f4:	mov	x0, x21
  4034f8:	add	x1, x1, #0xe1a
  4034fc:	bl	402170 <strcmp@plt>
  403500:	cbz	w0, 4036ec <ferror@plt+0x12bc>
  403504:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403508:	mov	x0, x21
  40350c:	add	x1, x1, #0xe16
  403510:	bl	402170 <strcmp@plt>
  403514:	cbz	w0, 403724 <ferror@plt+0x12f4>
  403518:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  40351c:	mov	x0, x21
  403520:	add	x1, x1, #0xf76
  403524:	bl	402170 <strcmp@plt>
  403528:	cbz	w0, 403758 <ferror@plt+0x1328>
  40352c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403530:	mov	x0, x21
  403534:	add	x1, x1, #0xef9
  403538:	bl	402170 <strcmp@plt>
  40353c:	cbz	w0, 40377c <ferror@plt+0x134c>
  403540:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403544:	mov	x0, x21
  403548:	add	x1, x1, #0xe70
  40354c:	bl	4093e0 <ferror@plt+0x6fb0>
  403550:	tbz	w0, #0, 40379c <ferror@plt+0x136c>
  403554:	ldr	x0, [x26]
  403558:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  40355c:	add	x1, x1, #0xefe
  403560:	bl	4093e0 <ferror@plt+0x6fb0>
  403564:	tbz	w0, #0, 4037ac <ferror@plt+0x137c>
  403568:	ldr	x0, [x26]
  40356c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403570:	add	x1, x1, #0xf7a
  403574:	bl	4093e0 <ferror@plt+0x6fb0>
  403578:	tbz	w0, #0, 4037bc <ferror@plt+0x138c>
  40357c:	ldr	x0, [x26]
  403580:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403584:	add	x1, x1, #0xf21
  403588:	bl	4093e0 <ferror@plt+0x6fb0>
  40358c:	tbz	w0, #0, 4037bc <ferror@plt+0x138c>
  403590:	ldr	x0, [x26]
  403594:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403598:	add	x1, x1, #0xf80
  40359c:	bl	4093e0 <ferror@plt+0x6fb0>
  4035a0:	tbz	w0, #0, 4037cc <ferror@plt+0x139c>
  4035a4:	ldr	x0, [x26]
  4035a8:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4035ac:	add	x1, x1, #0xf2b
  4035b0:	bl	4093e0 <ferror@plt+0x6fb0>
  4035b4:	tbz	w0, #0, 4037cc <ferror@plt+0x139c>
  4035b8:	ldr	x0, [x26]
  4035bc:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4035c0:	add	x1, x1, #0xf85
  4035c4:	bl	4093e0 <ferror@plt+0x6fb0>
  4035c8:	tbz	w0, #0, 4037dc <ferror@plt+0x13ac>
  4035cc:	ldr	x0, [x26]
  4035d0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4035d4:	add	x1, x1, #0xd03
  4035d8:	bl	4093e0 <ferror@plt+0x6fb0>
  4035dc:	tbz	w0, #0, 4037e8 <ferror@plt+0x13b8>
  4035e0:	ldr	x0, [x26]
  4035e4:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4035e8:	add	x1, x1, #0xf8d
  4035ec:	bl	4093e0 <ferror@plt+0x6fb0>
  4035f0:	tbz	w0, #0, 40380c <ferror@plt+0x13dc>
  4035f4:	ldr	x0, [x26]
  4035f8:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4035fc:	add	x1, x1, #0xf05
  403600:	bl	4093e0 <ferror@plt+0x6fb0>
  403604:	tbz	w0, #0, 40381c <ferror@plt+0x13ec>
  403608:	ldr	x0, [x26]
  40360c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403610:	add	x1, x1, #0xf1a
  403614:	bl	4093e0 <ferror@plt+0x6fb0>
  403618:	tbz	w0, #0, 40382c <ferror@plt+0x13fc>
  40361c:	ldr	x0, [x26]
  403620:	adrp	x1, 411000 <ferror@plt+0xebd0>
  403624:	add	x1, x1, #0x5d6
  403628:	bl	402170 <strcmp@plt>
  40362c:	cbnz	w0, 40363c <ferror@plt+0x120c>
  403630:	subs	w27, w27, #0x1
  403634:	b.le	403a28 <ferror@plt+0x15f8>
  403638:	add	x26, x26, #0x8
  40363c:	ldr	x0, [x26]
  403640:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403644:	add	x1, x1, #0xa7c
  403648:	bl	4093e0 <ferror@plt+0x6fb0>
  40364c:	tbz	w0, #0, 403a58 <ferror@plt+0x1628>
  403650:	ldr	x1, [x26]
  403654:	ldr	x8, [sp, #8]
  403658:	cbnz	x8, 403a5c <ferror@plt+0x162c>
  40365c:	str	x1, [sp, #8]
  403660:	b	4034ac <ferror@plt+0x107c>
  403664:	subs	w27, w27, #0x1
  403668:	b.le	403a28 <ferror@plt+0x15f8>
  40366c:	ldr	x19, [x26, #8]!
  403670:	b	4034ac <ferror@plt+0x107c>
  403674:	subs	w27, w27, #0x1
  403678:	b.le	403a28 <ferror@plt+0x15f8>
  40367c:	ldr	x1, [x26, #8]!
  403680:	cbnz	w25, 403a2c <ferror@plt+0x15fc>
  403684:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  403688:	ldr	w2, [x8, #904]
  40368c:	add	x0, sp, #0x20
  403690:	bl	408ef0 <ferror@plt+0x6ac0>
  403694:	mov	w25, #0x1                   	// #1
  403698:	b	4034ac <ferror@plt+0x107c>
  40369c:	subs	w27, w27, #0x1
  4036a0:	b.le	403a28 <ferror@plt+0x15f8>
  4036a4:	ldr	x0, [x26, #8]!
  4036a8:	add	x1, sp, #0x18
  4036ac:	mov	w2, wzr
  4036b0:	bl	401e50 <strtoul@plt>
  4036b4:	ldr	x8, [sp, #24]
  4036b8:	mov	x24, x0
  4036bc:	cbz	x8, 4034a4 <ferror@plt+0x1074>
  4036c0:	ldrb	w8, [x8]
  4036c4:	cbz	w8, 4034a4 <ferror@plt+0x1074>
  4036c8:	ldr	x0, [x26]
  4036cc:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4036d0:	add	x1, x1, #0xf46
  4036d4:	bl	4023f0 <getservbyname@plt>
  4036d8:	cbz	x0, 403a38 <ferror@plt+0x1608>
  4036dc:	ldr	w0, [x0, #16]
  4036e0:	bl	404168 <ferror@plt+0x1d38>
  4036e4:	and	x24, x0, #0xffff
  4036e8:	b	4034ac <ferror@plt+0x107c>
  4036ec:	subs	w27, w27, #0x1
  4036f0:	b.le	403a28 <ferror@plt+0x15f8>
  4036f4:	ldr	x0, [x26, #8]!
  4036f8:	add	x1, sp, #0x18
  4036fc:	mov	w2, wzr
  403700:	bl	401e50 <strtoul@plt>
  403704:	ldr	x8, [sp, #24]
  403708:	mov	x22, x0
  40370c:	lsr	x9, x0, #24
  403710:	cbz	x8, 403774 <ferror@plt+0x1344>
  403714:	cbnz	x9, 403a48 <ferror@plt+0x1618>
  403718:	ldrb	w8, [x8]
  40371c:	cbz	w8, 4034ac <ferror@plt+0x107c>
  403720:	b	403a48 <ferror@plt+0x1618>
  403724:	subs	w27, w27, #0x1
  403728:	b.le	403a28 <ferror@plt+0x15f8>
  40372c:	ldr	x0, [x26, #8]!
  403730:	add	x1, sp, #0x18
  403734:	mov	w2, wzr
  403738:	bl	401e50 <strtoul@plt>
  40373c:	ldr	x8, [sp, #24]
  403740:	cbz	x8, 40378c <ferror@plt+0x135c>
  403744:	lsr	x9, x0, #24
  403748:	cbnz	x9, 403a74 <ferror@plt+0x1644>
  40374c:	ldrb	w8, [x8]
  403750:	cbz	w8, 403794 <ferror@plt+0x1364>
  403754:	b	403a74 <ferror@plt+0x1644>
  403758:	subs	w27, w27, #0x1
  40375c:	b.le	403a28 <ferror@plt+0x15f8>
  403760:	ldr	x0, [x26, #8]!
  403764:	bl	40b078 <ferror@plt+0x8c48>
  403768:	str	w0, [sp, #20]
  40376c:	cbnz	w0, 4034ac <ferror@plt+0x107c>
  403770:	b	403a68 <ferror@plt+0x1638>
  403774:	cbz	x9, 4034ac <ferror@plt+0x107c>
  403778:	b	403a48 <ferror@plt+0x1618>
  40377c:	ldrb	w8, [sp, #330]
  403780:	orr	w8, w8, #0x2
  403784:	strb	w8, [sp, #330]
  403788:	b	4034ac <ferror@plt+0x107c>
  40378c:	lsr	x8, x0, #24
  403790:	cbnz	x8, 403a74 <ferror@plt+0x1644>
  403794:	mov	x20, x0
  403798:	b	4034ac <ferror@plt+0x107c>
  40379c:	ldrb	w8, [sp, #330]
  4037a0:	orr	w8, w8, #0x4
  4037a4:	strb	w8, [sp, #330]
  4037a8:	b	4034ac <ferror@plt+0x107c>
  4037ac:	ldrb	w8, [sp, #330]
  4037b0:	orr	w8, w8, #0x80
  4037b4:	strb	w8, [sp, #330]
  4037b8:	b	4034ac <ferror@plt+0x107c>
  4037bc:	ldrh	w8, [sp, #328]
  4037c0:	orr	w8, w8, #0x80
  4037c4:	strh	w8, [sp, #328]
  4037c8:	b	4034ac <ferror@plt+0x107c>
  4037cc:	ldrh	w8, [sp, #328]
  4037d0:	orr	w8, w8, #0x2
  4037d4:	strh	w8, [sp, #328]
  4037d8:	b	4034ac <ferror@plt+0x107c>
  4037dc:	ldrh	w8, [sp, #328]
  4037e0:	and	w8, w8, #0xffffffbf
  4037e4:	b	4037d0 <ferror@plt+0x13a0>
  4037e8:	ldr	w8, [sp, #4]
  4037ec:	sxth	w8, w8
  4037f0:	tbz	w8, #31, 403a84 <ferror@plt+0x1654>
  4037f4:	subs	w27, w27, #0x1
  4037f8:	b.le	403a28 <ferror@plt+0x15f8>
  4037fc:	ldr	x0, [x26, #8]!
  403800:	bl	401fd0 <atoi@plt>
  403804:	str	w0, [sp, #4]
  403808:	b	4034ac <ferror@plt+0x107c>
  40380c:	ldrb	w8, [sp, #330]
  403810:	orr	w8, w8, #0x1
  403814:	strb	w8, [sp, #330]
  403818:	b	4034ac <ferror@plt+0x107c>
  40381c:	ldrb	w8, [sp, #330]
  403820:	orr	w8, w8, #0x10
  403824:	strb	w8, [sp, #330]
  403828:	b	4034ac <ferror@plt+0x107c>
  40382c:	ldrb	w8, [sp, #330]
  403830:	orr	w8, w8, #0x40
  403834:	strb	w8, [sp, #330]
  403838:	b	4034ac <ferror@plt+0x107c>
  40383c:	mov	w8, #0xffff                	// #65535
  403840:	str	xzr, [sp, #8]
  403844:	mov	x19, xzr
  403848:	mov	w25, wzr
  40384c:	mov	x24, xzr
  403850:	str	wzr, [sp, #20]
  403854:	str	w8, [sp, #4]
  403858:	mov	x22, #0xffffffffffffffff    	// #-1
  40385c:	mov	x20, #0xffffffffffffffff    	// #-1
  403860:	ldr	x21, [sp, #8]
  403864:	cbz	x21, 4039e4 <ferror@plt+0x15b4>
  403868:	cbz	x19, 4039e4 <ferror@plt+0x15b4>
  40386c:	ldrb	w8, [sp, #330]
  403870:	tst	w8, #0x6
  403874:	b.ne	403880 <ferror@plt+0x1450>  // b.any
  403878:	orr	w8, w8, #0x2
  40387c:	strb	w8, [sp, #330]
  403880:	ldrh	w8, [sp, #328]
  403884:	mov	w9, #0x82                  	// #130
  403888:	tst	w8, w9
  40388c:	b.ne	403898 <ferror@plt+0x1468>  // b.any
  403890:	orr	w8, w8, #0x80
  403894:	strh	w8, [sp, #328]
  403898:	add	x8, sp, #0x128
  40389c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4038a0:	orr	x3, x8, #0x1
  4038a4:	orr	x4, x8, #0x2
  4038a8:	orr	x5, x8, #0x3
  4038ac:	add	x6, x8, #0x4
  4038b0:	add	x7, x8, #0x5
  4038b4:	add	x1, x1, #0xfbd
  4038b8:	add	x2, sp, #0x128
  4038bc:	mov	x0, x21
  4038c0:	bl	402350 <__isoc99_sscanf@plt>
  4038c4:	cmp	w0, #0x6
  4038c8:	b.ne	403a08 <ferror@plt+0x15d8>  // b.any
  4038cc:	add	x0, sp, #0x130
  4038d0:	add	x3, sp, #0x128
  4038d4:	mov	w1, #0x11c                 	// #284
  4038d8:	mov	w2, #0x2                   	// #2
  4038dc:	mov	w4, #0x6                   	// #6
  4038e0:	bl	40efa4 <ferror@plt+0xcb74>
  4038e4:	cbz	w25, 403904 <ferror@plt+0x14d4>
  4038e8:	ldrh	w4, [sp, #34]
  4038ec:	add	x8, sp, #0x20
  4038f0:	add	x3, x8, #0x8
  4038f4:	add	x0, sp, #0x130
  4038f8:	mov	w1, #0x11c                 	// #284
  4038fc:	mov	w2, #0x1                   	// #1
  403900:	bl	40efa4 <ferror@plt+0xcb74>
  403904:	ldr	w3, [sp, #4]
  403908:	sxth	w8, w3
  40390c:	tbnz	w8, #31, 403920 <ferror@plt+0x14f0>
  403910:	add	x0, sp, #0x130
  403914:	mov	w1, #0x11c                 	// #284
  403918:	mov	w2, #0x5                   	// #5
  40391c:	bl	40f05c <ferror@plt+0xcc2c>
  403920:	cbz	x24, 403940 <ferror@plt+0x1510>
  403924:	mov	w0, w24
  403928:	bl	404168 <ferror@plt+0x1d38>
  40392c:	mov	w3, w0
  403930:	add	x0, sp, #0x130
  403934:	mov	w1, #0x11c                 	// #284
  403938:	mov	w2, #0x6                   	// #6
  40393c:	bl	40f05c <ferror@plt+0xcc2c>
  403940:	cmn	x22, #0x1
  403944:	b.eq	40395c <ferror@plt+0x152c>  // b.none
  403948:	add	x0, sp, #0x130
  40394c:	mov	w1, #0x11c                 	// #284
  403950:	mov	w2, #0x7                   	// #7
  403954:	mov	w3, w22
  403958:	bl	40f084 <ferror@plt+0xcc54>
  40395c:	cmn	x20, #0x1
  403960:	b.eq	403978 <ferror@plt+0x1548>  // b.none
  403964:	add	x0, sp, #0x130
  403968:	mov	w1, #0x11c                 	// #284
  40396c:	mov	w2, #0xb                   	// #11
  403970:	mov	w3, w20
  403974:	bl	40f084 <ferror@plt+0xcc54>
  403978:	ldr	w3, [sp, #20]
  40397c:	cbz	w3, 403990 <ferror@plt+0x1560>
  403980:	add	x0, sp, #0x130
  403984:	mov	w1, #0x11c                 	// #284
  403988:	mov	w2, #0x8                   	// #8
  40398c:	bl	40f084 <ferror@plt+0xcc54>
  403990:	mov	x0, x19
  403994:	bl	40b078 <ferror@plt+0x8c48>
  403998:	str	w0, [sp, #324]
  40399c:	cbz	w0, 4039bc <ferror@plt+0x158c>
  4039a0:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  4039a4:	add	x0, x0, #0x320
  4039a8:	add	x1, sp, #0x130
  4039ac:	mov	x2, xzr
  4039b0:	bl	40e5fc <ferror@plt+0xc1cc>
  4039b4:	asr	w0, w0, #31
  4039b8:	b	4039c4 <ferror@plt+0x1594>
  4039bc:	mov	x0, x19
  4039c0:	bl	409258 <ferror@plt+0x6e28>
  4039c4:	add	sp, sp, #0x260
  4039c8:	ldp	x20, x19, [sp, #80]
  4039cc:	ldp	x22, x21, [sp, #64]
  4039d0:	ldp	x24, x23, [sp, #48]
  4039d4:	ldp	x26, x25, [sp, #32]
  4039d8:	ldp	x28, x27, [sp, #16]
  4039dc:	ldp	x29, x30, [sp], #96
  4039e0:	ret
  4039e4:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4039e8:	ldr	x3, [x8, #872]
  4039ec:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  4039f0:	add	x0, x0, #0xf91
  4039f4:	mov	w1, #0x2b                  	// #43
  4039f8:	mov	w2, #0x1                   	// #1
  4039fc:	bl	402260 <fwrite@plt>
  403a00:	mov	w0, #0xffffffff            	// #-1
  403a04:	b	4039c4 <ferror@plt+0x1594>
  403a08:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  403a0c:	ldr	x0, [x8, #872]
  403a10:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403a14:	add	x1, x1, #0xfdb
  403a18:	mov	x2, x21
  403a1c:	bl	402400 <fprintf@plt>
  403a20:	mov	w0, #0xffffffff            	// #-1
  403a24:	b	4039c4 <ferror@plt+0x1594>
  403a28:	bl	40915c <ferror@plt+0x6d2c>
  403a2c:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  403a30:	add	x0, x0, #0xdf7
  403a34:	bl	409224 <ferror@plt+0x6df4>
  403a38:	ldr	x1, [x26]
  403a3c:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  403a40:	add	x0, x0, #0xf4a
  403a44:	bl	4091bc <ferror@plt+0x6d8c>
  403a48:	ldr	x1, [x26]
  403a4c:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  403a50:	add	x0, x0, #0xf58
  403a54:	bl	4091bc <ferror@plt+0x6d8c>
  403a58:	bl	40413c <ferror@plt+0x1d0c>
  403a5c:	adrp	x0, 411000 <ferror@plt+0xebd0>
  403a60:	add	x0, x0, #0x5d6
  403a64:	bl	409224 <ferror@plt+0x6df4>
  403a68:	ldr	x0, [x26]
  403a6c:	bl	409258 <ferror@plt+0x6e28>
  403a70:	bl	401e70 <exit@plt>
  403a74:	ldr	x1, [x26]
  403a78:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  403a7c:	add	x0, x0, #0xf65
  403a80:	bl	4091bc <ferror@plt+0x6d8c>
  403a84:	ldr	x1, [x26]
  403a88:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  403a8c:	add	x0, x0, #0xd03
  403a90:	bl	409224 <ferror@plt+0x6df4>
  403a94:	stp	x29, x30, [sp, #-96]!
  403a98:	stp	x28, x27, [sp, #16]
  403a9c:	stp	x26, x25, [sp, #32]
  403aa0:	stp	x24, x23, [sp, #48]
  403aa4:	stp	x22, x21, [sp, #64]
  403aa8:	stp	x20, x19, [sp, #80]
  403aac:	mov	x29, sp
  403ab0:	sub	sp, sp, #0x450
  403ab4:	mov	x24, x1
  403ab8:	mov	w25, w0
  403abc:	add	x0, sp, #0x28
  403ac0:	mov	w2, #0x41c                 	// #1052
  403ac4:	mov	w1, wzr
  403ac8:	bl	402050 <memset@plt>
  403acc:	mov	x8, #0x1c                  	// #28
  403ad0:	movk	x8, #0x1e, lsl #32
  403ad4:	movk	x8, #0x1, lsl #48
  403ad8:	mov	w9, #0x7                   	// #7
  403adc:	cmp	w25, #0x1
  403ae0:	str	x8, [sp, #40]
  403ae4:	strb	w9, [sp, #56]
  403ae8:	b.lt	403c94 <ferror@plt+0x1864>  // b.tstop
  403aec:	adrp	x26, 40f000 <ferror@plt+0xcbd0>
  403af0:	adrp	x27, 40f000 <ferror@plt+0xcbd0>
  403af4:	adrp	x28, 40f000 <ferror@plt+0xcbd0>
  403af8:	mov	x23, xzr
  403afc:	mov	x19, xzr
  403b00:	mov	x20, xzr
  403b04:	mov	x21, #0xffffffffffffffff    	// #-1
  403b08:	mov	w8, #0xffff                	// #65535
  403b0c:	add	x26, x26, #0xff3
  403b10:	add	x27, x27, #0xf42
  403b14:	add	x28, x28, #0xffa
  403b18:	str	w8, [sp, #12]
  403b1c:	b	403b38 <ferror@plt+0x1708>
  403b20:	ldrb	w8, [sp, #66]
  403b24:	orr	w8, w8, #0x2
  403b28:	strb	w8, [sp, #66]
  403b2c:	subs	w25, w25, #0x1
  403b30:	add	x24, x24, #0x8
  403b34:	b.le	403cac <ferror@plt+0x187c>
  403b38:	ldr	x22, [x24]
  403b3c:	mov	x1, x26
  403b40:	mov	x0, x22
  403b44:	bl	402170 <strcmp@plt>
  403b48:	cbz	w0, 403c00 <ferror@plt+0x17d0>
  403b4c:	mov	x0, x22
  403b50:	mov	x1, x27
  403b54:	bl	402170 <strcmp@plt>
  403b58:	cbz	w0, 403c00 <ferror@plt+0x17d0>
  403b5c:	mov	x0, x22
  403b60:	mov	x1, x28
  403b64:	bl	402170 <strcmp@plt>
  403b68:	cbz	w0, 403c10 <ferror@plt+0x17e0>
  403b6c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403b70:	mov	x0, x22
  403b74:	add	x1, x1, #0xe1a
  403b78:	bl	402170 <strcmp@plt>
  403b7c:	cbz	w0, 403c20 <ferror@plt+0x17f0>
  403b80:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403b84:	mov	x0, x22
  403b88:	add	x1, x1, #0xef9
  403b8c:	bl	402170 <strcmp@plt>
  403b90:	cbz	w0, 403b20 <ferror@plt+0x16f0>
  403b94:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403b98:	mov	x0, x22
  403b9c:	add	x1, x1, #0xe70
  403ba0:	bl	4093e0 <ferror@plt+0x6fb0>
  403ba4:	tbz	w0, #0, 403c58 <ferror@plt+0x1828>
  403ba8:	ldr	x0, [x24]
  403bac:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403bb0:	add	x1, x1, #0xd03
  403bb4:	bl	4093e0 <ferror@plt+0x6fb0>
  403bb8:	tbz	w0, #0, 403c70 <ferror@plt+0x1840>
  403bbc:	ldr	x0, [x24]
  403bc0:	adrp	x1, 411000 <ferror@plt+0xebd0>
  403bc4:	add	x1, x1, #0x5d6
  403bc8:	bl	402170 <strcmp@plt>
  403bcc:	cbnz	w0, 403bdc <ferror@plt+0x17ac>
  403bd0:	subs	w25, w25, #0x1
  403bd4:	b.le	403e5c <ferror@plt+0x1a2c>
  403bd8:	add	x24, x24, #0x8
  403bdc:	ldr	x0, [x24]
  403be0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403be4:	add	x1, x1, #0xa7c
  403be8:	bl	4093e0 <ferror@plt+0x6fb0>
  403bec:	tbz	w0, #0, 403e70 <ferror@plt+0x1a40>
  403bf0:	ldr	x1, [x24]
  403bf4:	cbnz	x23, 403e74 <ferror@plt+0x1a44>
  403bf8:	mov	x23, x1
  403bfc:	b	403b2c <ferror@plt+0x16fc>
  403c00:	subs	w25, w25, #0x1
  403c04:	b.le	403e5c <ferror@plt+0x1a2c>
  403c08:	ldr	x20, [x24, #8]!
  403c0c:	b	403b2c <ferror@plt+0x16fc>
  403c10:	subs	w25, w25, #0x1
  403c14:	b.le	403e5c <ferror@plt+0x1a2c>
  403c18:	ldr	x19, [x24, #8]!
  403c1c:	b	403b2c <ferror@plt+0x16fc>
  403c20:	subs	w25, w25, #0x1
  403c24:	b.le	403e5c <ferror@plt+0x1a2c>
  403c28:	ldr	x0, [x24, #8]!
  403c2c:	add	x1, sp, #0x10
  403c30:	mov	w2, wzr
  403c34:	bl	401e50 <strtoul@plt>
  403c38:	ldr	x8, [sp, #16]
  403c3c:	mov	x21, x0
  403c40:	cbz	x8, 403c64 <ferror@plt+0x1834>
  403c44:	lsr	x9, x21, #24
  403c48:	cbnz	x9, 403e60 <ferror@plt+0x1a30>
  403c4c:	ldrb	w8, [x8]
  403c50:	cbz	w8, 403b2c <ferror@plt+0x16fc>
  403c54:	b	403e60 <ferror@plt+0x1a30>
  403c58:	ldrb	w8, [sp, #66]
  403c5c:	orr	w8, w8, #0x4
  403c60:	b	403b28 <ferror@plt+0x16f8>
  403c64:	lsr	x8, x21, #24
  403c68:	cbz	x8, 403b2c <ferror@plt+0x16fc>
  403c6c:	b	403e60 <ferror@plt+0x1a30>
  403c70:	ldr	w8, [sp, #12]
  403c74:	sxth	w8, w8
  403c78:	tbz	w8, #31, 403e80 <ferror@plt+0x1a50>
  403c7c:	subs	w25, w25, #0x1
  403c80:	b.le	403e5c <ferror@plt+0x1a2c>
  403c84:	ldr	x0, [x24, #8]!
  403c88:	bl	401fd0 <atoi@plt>
  403c8c:	str	w0, [sp, #12]
  403c90:	b	403b2c <ferror@plt+0x16fc>
  403c94:	mov	w8, #0xffff                	// #65535
  403c98:	mov	x20, xzr
  403c9c:	mov	x19, xzr
  403ca0:	mov	x23, xzr
  403ca4:	str	w8, [sp, #12]
  403ca8:	mov	x21, #0xffffffffffffffff    	// #-1
  403cac:	orr	x8, x20, x19
  403cb0:	cbz	x8, 403db0 <ferror@plt+0x1980>
  403cb4:	cbz	x23, 403db0 <ferror@plt+0x1980>
  403cb8:	add	x8, sp, #0x18
  403cbc:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403cc0:	orr	x3, x8, #0x1
  403cc4:	orr	x4, x8, #0x2
  403cc8:	orr	x5, x8, #0x3
  403ccc:	add	x6, x8, #0x4
  403cd0:	add	x7, x8, #0x5
  403cd4:	add	x1, x1, #0xfbd
  403cd8:	add	x2, sp, #0x18
  403cdc:	mov	x0, x23
  403ce0:	bl	402350 <__isoc99_sscanf@plt>
  403ce4:	cmp	w0, #0x6
  403ce8:	b.ne	403dc8 <ferror@plt+0x1998>  // b.any
  403cec:	add	x0, sp, #0x28
  403cf0:	add	x3, sp, #0x18
  403cf4:	mov	w1, #0x41c                 	// #1052
  403cf8:	mov	w2, #0x2                   	// #2
  403cfc:	mov	w4, #0x6                   	// #6
  403d00:	bl	40efa4 <ferror@plt+0xcb74>
  403d04:	ldr	w3, [sp, #12]
  403d08:	sxth	w8, w3
  403d0c:	tbnz	w8, #31, 403d20 <ferror@plt+0x18f0>
  403d10:	add	x0, sp, #0x28
  403d14:	mov	w1, #0x41c                 	// #1052
  403d18:	mov	w2, #0x5                   	// #5
  403d1c:	bl	40f05c <ferror@plt+0xcc2c>
  403d20:	cmn	x21, #0x1
  403d24:	b.eq	403d3c <ferror@plt+0x190c>  // b.none
  403d28:	add	x0, sp, #0x28
  403d2c:	mov	w1, #0x41c                 	// #1052
  403d30:	mov	w2, #0x7                   	// #7
  403d34:	mov	w3, w21
  403d38:	bl	40f084 <ferror@plt+0xcc54>
  403d3c:	cbz	x20, 403d50 <ferror@plt+0x1920>
  403d40:	mov	x0, x20
  403d44:	bl	40b078 <ferror@plt+0x8c48>
  403d48:	str	w0, [sp, #60]
  403d4c:	cbz	w0, 403de4 <ferror@plt+0x19b4>
  403d50:	cbz	x19, 403d74 <ferror@plt+0x1944>
  403d54:	mov	x0, x19
  403d58:	bl	40b078 <ferror@plt+0x8c48>
  403d5c:	cbz	w0, 403e00 <ferror@plt+0x19d0>
  403d60:	mov	w3, w0
  403d64:	add	x0, sp, #0x28
  403d68:	mov	w1, #0x41c                 	// #1052
  403d6c:	mov	w2, #0x9                   	// #9
  403d70:	bl	40f084 <ferror@plt+0xcc54>
  403d74:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  403d78:	add	x0, x0, #0x320
  403d7c:	add	x1, sp, #0x28
  403d80:	add	x2, sp, #0x20
  403d84:	bl	40e5fc <ferror@plt+0xc1cc>
  403d88:	tbnz	w0, #31, 403da8 <ferror@plt+0x1978>
  403d8c:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  403d90:	ldr	x0, [sp, #32]
  403d94:	ldr	x1, [x8, #880]
  403d98:	bl	402c0c <ferror@plt+0x7dc>
  403d9c:	tbnz	w0, #31, 403e1c <ferror@plt+0x19ec>
  403da0:	mov	w0, wzr
  403da4:	b	403e3c <ferror@plt+0x1a0c>
  403da8:	mov	w0, #0xfffffffe            	// #-2
  403dac:	b	403e3c <ferror@plt+0x1a0c>
  403db0:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  403db4:	ldr	x3, [x8, #872]
  403db8:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  403dbc:	add	x0, x0, #0xffd
  403dc0:	mov	w1, #0x35                  	// #53
  403dc4:	b	403e30 <ferror@plt+0x1a00>
  403dc8:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  403dcc:	ldr	x0, [x8, #872]
  403dd0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403dd4:	add	x1, x1, #0xfdb
  403dd8:	mov	x2, x23
  403ddc:	bl	402400 <fprintf@plt>
  403de0:	b	403e38 <ferror@plt+0x1a08>
  403de4:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  403de8:	ldr	x0, [x8, #872]
  403dec:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  403df0:	add	x1, x1, #0x33
  403df4:	mov	x2, x20
  403df8:	bl	402400 <fprintf@plt>
  403dfc:	b	403e38 <ferror@plt+0x1a08>
  403e00:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  403e04:	ldr	x0, [x8, #872]
  403e08:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  403e0c:	add	x1, x1, #0x4c
  403e10:	mov	x2, x19
  403e14:	bl	402400 <fprintf@plt>
  403e18:	b	403e38 <ferror@plt+0x1a08>
  403e1c:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  403e20:	ldr	x3, [x8, #872]
  403e24:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  403e28:	add	x0, x0, #0x6c
  403e2c:	mov	w1, #0xd                   	// #13
  403e30:	mov	w2, #0x1                   	// #1
  403e34:	bl	402260 <fwrite@plt>
  403e38:	mov	w0, #0xffffffff            	// #-1
  403e3c:	add	sp, sp, #0x450
  403e40:	ldp	x20, x19, [sp, #80]
  403e44:	ldp	x22, x21, [sp, #64]
  403e48:	ldp	x24, x23, [sp, #48]
  403e4c:	ldp	x26, x25, [sp, #32]
  403e50:	ldp	x28, x27, [sp, #16]
  403e54:	ldp	x29, x30, [sp], #96
  403e58:	ret
  403e5c:	bl	40915c <ferror@plt+0x6d2c>
  403e60:	ldr	x1, [x24]
  403e64:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  403e68:	add	x0, x0, #0xf58
  403e6c:	bl	4091bc <ferror@plt+0x6d8c>
  403e70:	bl	40413c <ferror@plt+0x1d0c>
  403e74:	adrp	x0, 411000 <ferror@plt+0xebd0>
  403e78:	add	x0, x0, #0x5d6
  403e7c:	bl	409224 <ferror@plt+0x6df4>
  403e80:	ldr	x1, [x24]
  403e84:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  403e88:	add	x0, x0, #0xd03
  403e8c:	bl	409224 <ferror@plt+0x6df4>
  403e90:	sub	sp, sp, #0x70
  403e94:	cmp	w0, #0x1
  403e98:	stp	x29, x30, [sp, #16]
  403e9c:	stp	x28, x27, [sp, #32]
  403ea0:	stp	x26, x25, [sp, #48]
  403ea4:	stp	x24, x23, [sp, #64]
  403ea8:	stp	x22, x21, [sp, #80]
  403eac:	stp	x20, x19, [sp, #96]
  403eb0:	add	x29, sp, #0x10
  403eb4:	b.lt	403fdc <ferror@plt+0x1bac>  // b.tstop
  403eb8:	adrp	x23, 40f000 <ferror@plt+0xcbd0>
  403ebc:	adrp	x24, 40f000 <ferror@plt+0xcbd0>
  403ec0:	adrp	x25, 40f000 <ferror@plt+0xcbd0>
  403ec4:	adrp	x26, 40f000 <ferror@plt+0xcbd0>
  403ec8:	mov	w21, w0
  403ecc:	mov	x22, x1
  403ed0:	mov	x20, xzr
  403ed4:	mov	x19, xzr
  403ed8:	add	x23, x23, #0xff3
  403edc:	add	x24, x24, #0xf42
  403ee0:	add	x25, x25, #0xffa
  403ee4:	add	x26, x26, #0xd03
  403ee8:	adrp	x27, 422000 <ferror@plt+0x1fbd0>
  403eec:	b	403f10 <ferror@plt+0x1ae0>
  403ef0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  403ef4:	mov	x0, x28
  403ef8:	add	x1, x1, #0xa7c
  403efc:	bl	4093e0 <ferror@plt+0x6fb0>
  403f00:	tbz	w0, #0, 4040e4 <ferror@plt+0x1cb4>
  403f04:	subs	w21, w21, #0x1
  403f08:	add	x22, x22, #0x8
  403f0c:	b.le	403fe4 <ferror@plt+0x1bb4>
  403f10:	ldr	x28, [x22]
  403f14:	mov	x1, x23
  403f18:	mov	x0, x28
  403f1c:	bl	402170 <strcmp@plt>
  403f20:	cbz	w0, 403f98 <ferror@plt+0x1b68>
  403f24:	mov	x0, x28
  403f28:	mov	x1, x24
  403f2c:	bl	402170 <strcmp@plt>
  403f30:	cbz	w0, 403f98 <ferror@plt+0x1b68>
  403f34:	mov	x0, x28
  403f38:	mov	x1, x25
  403f3c:	bl	402170 <strcmp@plt>
  403f40:	cbz	w0, 403fa8 <ferror@plt+0x1b78>
  403f44:	mov	x0, x28
  403f48:	mov	x1, x26
  403f4c:	bl	402170 <strcmp@plt>
  403f50:	cbz	w0, 403fb8 <ferror@plt+0x1b88>
  403f54:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  403f58:	mov	x0, x28
  403f5c:	add	x1, x1, #0x82
  403f60:	bl	402170 <strcmp@plt>
  403f64:	cbnz	w0, 403ef0 <ferror@plt+0x1ac0>
  403f68:	subs	w21, w21, #0x1
  403f6c:	b.le	4040e0 <ferror@plt+0x1cb0>
  403f70:	ldr	x1, [x22, #8]!
  403f74:	sub	x0, x29, #0x4
  403f78:	bl	4041a4 <ferror@plt+0x1d74>
  403f7c:	cbnz	w0, 4040e8 <ferror@plt+0x1cb8>
  403f80:	adrp	x10, 422000 <ferror@plt+0x1fbd0>
  403f84:	ldur	w8, [x29, #-4]
  403f88:	ldr	w9, [x10, #924]
  403f8c:	orr	w8, w9, w8
  403f90:	str	w8, [x10, #924]
  403f94:	b	403f04 <ferror@plt+0x1ad4>
  403f98:	subs	w21, w21, #0x1
  403f9c:	b.le	4040e0 <ferror@plt+0x1cb0>
  403fa0:	ldr	x19, [x22, #8]!
  403fa4:	b	403f04 <ferror@plt+0x1ad4>
  403fa8:	subs	w21, w21, #0x1
  403fac:	b.le	4040e0 <ferror@plt+0x1cb0>
  403fb0:	ldr	x20, [x22, #8]!
  403fb4:	b	403f04 <ferror@plt+0x1ad4>
  403fb8:	subs	w21, w21, #0x1
  403fbc:	b.le	4040e0 <ferror@plt+0x1cb0>
  403fc0:	ldr	w8, [x27, #928]
  403fc4:	ldr	x1, [x22, #8]!
  403fc8:	cbnz	w8, 4040f8 <ferror@plt+0x1cc8>
  403fcc:	mov	x0, x1
  403fd0:	bl	401fd0 <atoi@plt>
  403fd4:	str	w0, [x27, #928]
  403fd8:	b	403f04 <ferror@plt+0x1ad4>
  403fdc:	mov	x19, xzr
  403fe0:	mov	x20, xzr
  403fe4:	cbz	x20, 403ffc <ferror@plt+0x1bcc>
  403fe8:	mov	x0, x20
  403fec:	bl	40b078 <ferror@plt+0x8c48>
  403ff0:	cbz	w0, 4040c0 <ferror@plt+0x1c90>
  403ff4:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  403ff8:	str	w0, [x8, #968]
  403ffc:	cbz	x19, 404014 <ferror@plt+0x1be4>
  404000:	mov	x0, x19
  404004:	bl	40b078 <ferror@plt+0x8c48>
  404008:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  40400c:	str	w0, [x8, #920]
  404010:	cbz	w0, 404098 <ferror@plt+0x1c68>
  404014:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  404018:	ldrb	w8, [x8, #848]
  40401c:	tbnz	w8, #2, 404038 <ferror@plt+0x1c08>
  404020:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  404024:	adrp	x1, 404000 <ferror@plt+0x1bd0>
  404028:	add	x0, x0, #0x320
  40402c:	add	x1, x1, #0x2dc
  404030:	bl	40dffc <ferror@plt+0xbbcc>
  404034:	b	404050 <ferror@plt+0x1c20>
  404038:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  40403c:	adrp	x2, 404000 <ferror@plt+0x1bd0>
  404040:	add	x0, x0, #0x320
  404044:	add	x2, x2, #0x298
  404048:	mov	w1, #0x7                   	// #7
  40404c:	bl	40dc18 <ferror@plt+0xb7e8>
  404050:	tbnz	w0, #31, 404104 <ferror@plt+0x1cd4>
  404054:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  404058:	ldr	w0, [x8, #3668]
  40405c:	bl	40bd40 <ferror@plt+0x9910>
  404060:	adrp	x19, 422000 <ferror@plt+0x1fbd0>
  404064:	ldr	x2, [x19, #880]
  404068:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  40406c:	adrp	x1, 402000 <setsockopt@plt>
  404070:	add	x0, x0, #0x320
  404074:	add	x1, x1, #0xc0c
  404078:	mov	w3, wzr
  40407c:	bl	40e324 <ferror@plt+0xbef4>
  404080:	tbnz	w0, #31, 404118 <ferror@plt+0x1ce8>
  404084:	bl	40bdcc <ferror@plt+0x999c>
  404088:	ldr	x0, [x19, #880]
  40408c:	bl	402280 <fflush@plt>
  404090:	mov	w0, wzr
  404094:	b	4040a0 <ferror@plt+0x1c70>
  404098:	mov	x0, x19
  40409c:	bl	409258 <ferror@plt+0x6e28>
  4040a0:	ldp	x20, x19, [sp, #96]
  4040a4:	ldp	x22, x21, [sp, #80]
  4040a8:	ldp	x24, x23, [sp, #64]
  4040ac:	ldp	x26, x25, [sp, #48]
  4040b0:	ldp	x28, x27, [sp, #32]
  4040b4:	ldp	x29, x30, [sp, #16]
  4040b8:	add	sp, sp, #0x70
  4040bc:	ret
  4040c0:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4040c4:	ldr	x0, [x8, #872]
  4040c8:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4040cc:	add	x1, x1, #0x4c
  4040d0:	mov	x2, x20
  4040d4:	bl	402400 <fprintf@plt>
  4040d8:	mov	w0, #0xffffffff            	// #-1
  4040dc:	b	4040a0 <ferror@plt+0x1c70>
  4040e0:	bl	40915c <ferror@plt+0x6d2c>
  4040e4:	bl	40413c <ferror@plt+0x1d0c>
  4040e8:	ldr	x1, [x22]
  4040ec:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  4040f0:	add	x0, x0, #0x7a
  4040f4:	bl	4091bc <ferror@plt+0x6d8c>
  4040f8:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  4040fc:	add	x0, x0, #0xd03
  404100:	bl	4091f0 <ferror@plt+0x6dc0>
  404104:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  404108:	add	x0, x0, #0x88
  40410c:	bl	401e90 <perror@plt>
  404110:	mov	w0, #0x1                   	// #1
  404114:	bl	401e70 <exit@plt>
  404118:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  40411c:	ldr	x3, [x8, #872]
  404120:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  404124:	add	x0, x0, #0xa1
  404128:	mov	w1, #0x10                  	// #16
  40412c:	mov	w2, #0x1                   	// #1
  404130:	bl	402260 <fwrite@plt>
  404134:	mov	w0, #0x1                   	// #1
  404138:	bl	401e70 <exit@plt>
  40413c:	stp	x29, x30, [sp, #-16]!
  404140:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  404144:	ldr	x3, [x8, #872]
  404148:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  40414c:	add	x0, x0, #0xc0
  404150:	mov	w1, #0x1e1                 	// #481
  404154:	mov	w2, #0x1                   	// #1
  404158:	mov	x29, sp
  40415c:	bl	402260 <fwrite@plt>
  404160:	mov	w0, #0xffffffff            	// #-1
  404164:	bl	401e70 <exit@plt>
  404168:	rev	w8, w0
  40416c:	lsr	w0, w8, #16
  404170:	ret
  404174:	stp	x29, x30, [sp, #-32]!
  404178:	str	x19, [sp, #16]
  40417c:	adrp	x19, 426000 <stdin@@GLIBC_2.17+0x3c88>
  404180:	ldr	w8, [x19, #3712]
  404184:	mov	x29, sp
  404188:	cbnz	w8, 404194 <ferror@plt+0x1d64>
  40418c:	bl	409628 <ferror@plt+0x71f8>
  404190:	str	w0, [x19, #3712]
  404194:	ldr	w0, [x19, #3712]
  404198:	ldr	x19, [sp, #16]
  40419c:	ldp	x29, x30, [sp], #32
  4041a0:	ret
  4041a4:	stp	x29, x30, [sp, #-32]!
  4041a8:	stp	x20, x19, [sp, #16]
  4041ac:	mov	x20, x1
  4041b0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4041b4:	mov	x19, x0
  4041b8:	add	x1, x1, #0xf21
  4041bc:	mov	x0, x20
  4041c0:	mov	x29, sp
  4041c4:	bl	4093e0 <ferror@plt+0x6fb0>
  4041c8:	tbz	w0, #0, 404260 <ferror@plt+0x1e30>
  4041cc:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4041d0:	add	x1, x1, #0xf2b
  4041d4:	mov	x0, x20
  4041d8:	bl	4093e0 <ferror@plt+0x6fb0>
  4041dc:	tbz	w0, #0, 404268 <ferror@plt+0x1e38>
  4041e0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4041e4:	add	x1, x1, #0xf80
  4041e8:	mov	x0, x20
  4041ec:	bl	4093e0 <ferror@plt+0x6fb0>
  4041f0:	tbz	w0, #0, 404268 <ferror@plt+0x1e38>
  4041f4:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4041f8:	add	x1, x1, #0xf32
  4041fc:	mov	x0, x20
  404200:	bl	4093e0 <ferror@plt+0x6fb0>
  404204:	tbz	w0, #0, 404280 <ferror@plt+0x1e50>
  404208:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  40420c:	add	x1, x1, #0xb2
  404210:	mov	x0, x20
  404214:	bl	4093e0 <ferror@plt+0x6fb0>
  404218:	tbz	w0, #0, 404288 <ferror@plt+0x1e58>
  40421c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  404220:	add	x1, x1, #0xf85
  404224:	mov	x0, x20
  404228:	bl	4093e0 <ferror@plt+0x6fb0>
  40422c:	tbz	w0, #0, 404288 <ferror@plt+0x1e58>
  404230:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404234:	add	x1, x1, #0xbc
  404238:	mov	x0, x20
  40423c:	bl	402170 <strcmp@plt>
  404240:	cbz	w0, 404290 <ferror@plt+0x1e60>
  404244:	mov	x0, x19
  404248:	mov	x1, x20
  40424c:	mov	w2, wzr
  404250:	bl	408318 <ferror@plt+0x5ee8>
  404254:	cbz	w0, 404270 <ferror@plt+0x1e40>
  404258:	mov	w0, #0xffffffff            	// #-1
  40425c:	b	404274 <ferror@plt+0x1e44>
  404260:	mov	w8, #0x80                  	// #128
  404264:	b	40426c <ferror@plt+0x1e3c>
  404268:	mov	w8, #0x40                  	// #64
  40426c:	str	w8, [x19]
  404270:	mov	w0, wzr
  404274:	ldp	x20, x19, [sp, #16]
  404278:	ldp	x29, x30, [sp], #32
  40427c:	ret
  404280:	mov	w8, #0x4                   	// #4
  404284:	b	40426c <ferror@plt+0x1e3c>
  404288:	mov	w8, #0x2                   	// #2
  40428c:	b	40426c <ferror@plt+0x1e3c>
  404290:	mov	w8, #0xffffffff            	// #-1
  404294:	b	40426c <ferror@plt+0x1e3c>
  404298:	stp	x29, x30, [sp, #-16]!
  40429c:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4042a0:	ldr	w8, [x8, #920]
  4042a4:	mov	x29, sp
  4042a8:	cbz	w8, 4042b0 <ferror@plt+0x1e80>
  4042ac:	str	w8, [x0, #20]
  4042b0:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4042b4:	ldr	w3, [x8, #968]
  4042b8:	cbz	w3, 4042d0 <ferror@plt+0x1ea0>
  4042bc:	mov	w2, #0x9                   	// #9
  4042c0:	bl	40f084 <ferror@plt+0xcc54>
  4042c4:	cbz	w0, 4042d0 <ferror@plt+0x1ea0>
  4042c8:	ldp	x29, x30, [sp], #16
  4042cc:	ret
  4042d0:	mov	w0, wzr
  4042d4:	ldp	x29, x30, [sp], #16
  4042d8:	ret
  4042dc:	stp	x29, x30, [sp, #-16]!
  4042e0:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4042e4:	ldr	w8, [x8, #920]
  4042e8:	mov	x29, sp
  4042ec:	cbz	w8, 4042f4 <ferror@plt+0x1ec4>
  4042f0:	str	w8, [x0, #20]
  4042f4:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4042f8:	ldr	w3, [x8, #968]
  4042fc:	cbz	w3, 404314 <ferror@plt+0x1ee4>
  404300:	mov	w2, #0xa                   	// #10
  404304:	bl	40f084 <ferror@plt+0xcc54>
  404308:	cbz	w0, 404314 <ferror@plt+0x1ee4>
  40430c:	ldp	x29, x30, [sp], #16
  404310:	ret
  404314:	mov	w0, wzr
  404318:	ldp	x29, x30, [sp], #16
  40431c:	ret
  404320:	stp	x29, x30, [sp, #-96]!
  404324:	stp	x22, x21, [sp, #64]
  404328:	mov	w22, w0
  40432c:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  404330:	add	x0, x0, #0x320
  404334:	stp	x28, x27, [sp, #16]
  404338:	stp	x26, x25, [sp, #32]
  40433c:	stp	x24, x23, [sp, #48]
  404340:	stp	x20, x19, [sp, #80]
  404344:	mov	x29, sp
  404348:	mov	x21, x1
  40434c:	bl	40d7dc <ferror@plt+0xb3ac>
  404350:	cmp	w22, #0x1
  404354:	b.lt	404434 <ferror@plt+0x2004>  // b.tstop
  404358:	adrp	x23, 410000 <ferror@plt+0xdbd0>
  40435c:	adrp	x24, 411000 <ferror@plt+0xebd0>
  404360:	adrp	x25, 40f000 <ferror@plt+0xcbd0>
  404364:	mov	w28, wzr
  404368:	mov	w27, wzr
  40436c:	mov	w26, wzr
  404370:	mov	x19, xzr
  404374:	mov	w20, #0xfffffff7            	// #-9
  404378:	add	x23, x23, #0x2a2
  40437c:	add	x24, x24, #0xac0
  404380:	add	x25, x25, #0xcfb
  404384:	b	40439c <ferror@plt+0x1f6c>
  404388:	mov	w20, wzr
  40438c:	mov	w26, #0x1                   	// #1
  404390:	subs	w22, w22, #0x1
  404394:	add	x21, x21, #0x8
  404398:	b.le	404448 <ferror@plt+0x2018>
  40439c:	ldr	x0, [x21]
  4043a0:	mov	x1, x23
  4043a4:	bl	4093e0 <ferror@plt+0x6fb0>
  4043a8:	tbz	w0, #0, 40440c <ferror@plt+0x1fdc>
  4043ac:	ldr	x0, [x21]
  4043b0:	mov	x1, x24
  4043b4:	bl	4093e0 <ferror@plt+0x6fb0>
  4043b8:	tbz	w0, #0, 404388 <ferror@plt+0x1f58>
  4043bc:	ldr	x0, [x21]
  4043c0:	mov	x1, x25
  4043c4:	bl	4093e0 <ferror@plt+0x6fb0>
  4043c8:	tbz	w0, #0, 40441c <ferror@plt+0x1fec>
  4043cc:	ldr	x0, [x21]
  4043d0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4043d4:	add	x1, x1, #0xcff
  4043d8:	bl	4093e0 <ferror@plt+0x6fb0>
  4043dc:	tbz	w0, #0, 404428 <ferror@plt+0x1ff8>
  4043e0:	ldr	x20, [x21]
  4043e4:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4043e8:	add	x1, x1, #0xbc
  4043ec:	mov	x0, x20
  4043f0:	bl	402170 <strcmp@plt>
  4043f4:	cbnz	w0, 404520 <ferror@plt+0x20f0>
  4043f8:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4043fc:	mov	w9, #0x1                   	// #1
  404400:	strb	w9, [x8, #972]
  404404:	mov	w20, #0xfffffff7            	// #-9
  404408:	b	404390 <ferror@plt+0x1f60>
  40440c:	subs	w22, w22, #0x1
  404410:	b.le	40451c <ferror@plt+0x20ec>
  404414:	ldr	x19, [x21, #8]!
  404418:	b	404390 <ferror@plt+0x1f60>
  40441c:	mov	w20, wzr
  404420:	mov	w27, #0x1                   	// #1
  404424:	b	404390 <ferror@plt+0x1f60>
  404428:	mov	w20, wzr
  40442c:	mov	w28, #0x1                   	// #1
  404430:	b	404390 <ferror@plt+0x1f60>
  404434:	mov	x19, xzr
  404438:	mov	w26, wzr
  40443c:	mov	w27, wzr
  404440:	mov	w28, wzr
  404444:	mov	w20, #0xfffffff7            	// #-9
  404448:	cbz	w26, 404458 <ferror@plt+0x2028>
  40444c:	mov	w0, #0x1                   	// #1
  404450:	bl	4045a8 <ferror@plt+0x2178>
  404454:	orr	w20, w0, w20
  404458:	cbz	w27, 404468 <ferror@plt+0x2038>
  40445c:	mov	w0, #0x3                   	// #3
  404460:	bl	4045a8 <ferror@plt+0x2178>
  404464:	orr	w20, w0, w20
  404468:	cbz	w28, 404478 <ferror@plt+0x2048>
  40446c:	mov	w0, #0x1a                  	// #26
  404470:	bl	4045a8 <ferror@plt+0x2178>
  404474:	orr	w20, w0, w20
  404478:	cbz	x19, 4044b8 <ferror@plt+0x2088>
  40447c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  404480:	add	x1, x1, #0x732
  404484:	mov	x0, x19
  404488:	bl	4022a0 <fopen64@plt>
  40448c:	cbz	x0, 404554 <ferror@plt+0x2124>
  404490:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  404494:	ldr	x2, [x8, #880]
  404498:	adrp	x1, 404000 <ferror@plt+0x1bd0>
  40449c:	add	x1, x1, #0x5c0
  4044a0:	mov	x19, x0
  4044a4:	bl	40edf8 <ferror@plt+0xc9c8>
  4044a8:	mov	w20, w0
  4044ac:	mov	x0, x19
  4044b0:	bl	401fc0 <fclose@plt>
  4044b4:	b	4044fc <ferror@plt+0x20cc>
  4044b8:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  4044bc:	add	x0, x0, #0x320
  4044c0:	mov	w1, w20
  4044c4:	bl	40d9ac <ferror@plt+0xb57c>
  4044c8:	tbnz	w0, #31, 40456c <ferror@plt+0x213c>
  4044cc:	adrp	x19, 422000 <ferror@plt+0x1fbd0>
  4044d0:	add	x19, x19, #0x320
  4044d4:	mov	x0, x19
  4044d8:	bl	40b1bc <ferror@plt+0x8d8c>
  4044dc:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4044e0:	ldr	x2, [x8, #880]
  4044e4:	adrp	x1, 404000 <ferror@plt+0x1bd0>
  4044e8:	add	x1, x1, #0x5c0
  4044ec:	mov	x0, x19
  4044f0:	bl	40eaec <ferror@plt+0xc6bc>
  4044f4:	tbnz	w0, #31, 404574 <ferror@plt+0x2144>
  4044f8:	mov	w20, wzr
  4044fc:	mov	w0, w20
  404500:	ldp	x20, x19, [sp, #80]
  404504:	ldp	x22, x21, [sp, #64]
  404508:	ldp	x24, x23, [sp, #48]
  40450c:	ldp	x26, x25, [sp, #32]
  404510:	ldp	x28, x27, [sp, #16]
  404514:	ldp	x29, x30, [sp], #96
  404518:	ret
  40451c:	bl	40915c <ferror@plt+0x6d2c>
  404520:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  404524:	add	x1, x1, #0xa7c
  404528:	mov	x0, x20
  40452c:	bl	4093e0 <ferror@plt+0x6fb0>
  404530:	tbz	w0, #0, 404568 <ferror@plt+0x2138>
  404534:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  404538:	ldr	x0, [x8, #872]
  40453c:	ldr	x2, [x21]
  404540:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404544:	add	x1, x1, #0x2a7
  404548:	bl	402400 <fprintf@plt>
  40454c:	mov	w0, #0xffffffff            	// #-1
  404550:	bl	401e70 <exit@plt>
  404554:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  404558:	add	x0, x0, #0x2dd
  40455c:	bl	401e90 <perror@plt>
  404560:	mov	w0, #0xffffffff            	// #-1
  404564:	bl	401e70 <exit@plt>
  404568:	bl	40457c <ferror@plt+0x214c>
  40456c:	mov	w0, #0x1                   	// #1
  404570:	bl	401e70 <exit@plt>
  404574:	mov	w0, #0x2                   	// #2
  404578:	bl	401e70 <exit@plt>
  40457c:	stp	x29, x30, [sp, #-16]!
  404580:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  404584:	ldr	x3, [x8, #872]
  404588:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  40458c:	add	x0, x0, #0x2ea
  404590:	mov	w1, #0x36                  	// #54
  404594:	mov	w2, #0x1                   	// #1
  404598:	mov	x29, sp
  40459c:	bl	402260 <fwrite@plt>
  4045a0:	mov	w0, #0xffffffff            	// #-1
  4045a4:	bl	401e70 <exit@plt>
  4045a8:	sub	w8, w0, #0x1
  4045ac:	mov	w9, #0x1                   	// #1
  4045b0:	lsl	w8, w9, w8
  4045b4:	cmp	w0, #0x0
  4045b8:	csel	w0, wzr, w8, eq  // eq = none
  4045bc:	ret
  4045c0:	stp	x29, x30, [sp, #-32]!
  4045c4:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  4045c8:	ldr	w8, [x8, #3664]
  4045cc:	stp	x20, x19, [sp, #16]
  4045d0:	mov	x19, x2
  4045d4:	mov	x20, x1
  4045d8:	mov	x29, sp
  4045dc:	cbz	w8, 4045e8 <ferror@plt+0x21b8>
  4045e0:	mov	x0, x19
  4045e4:	bl	409e1c <ferror@plt+0x79ec>
  4045e8:	ldrh	w8, [x20, #4]
  4045ec:	mov	w0, wzr
  4045f0:	cmp	w8, #0x1b
  4045f4:	b.le	404648 <ferror@plt+0x2218>
  4045f8:	sub	w9, w8, #0x1c
  4045fc:	cmp	w9, #0x2
  404600:	b.cc	40468c <ferror@plt+0x225c>  // b.lo, b.ul, b.last
  404604:	sub	w8, w8, #0x54
  404608:	cmp	w8, #0x2
  40460c:	b.cs	4046dc <ferror@plt+0x22ac>  // b.hs, b.nlast
  404610:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  404614:	ldrb	w8, [x8, #972]
  404618:	cmp	w8, #0x1
  40461c:	b.ne	404638 <ferror@plt+0x2208>  // b.any
  404620:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  404624:	add	x0, x0, #0x330
  404628:	mov	w1, #0x5                   	// #5
  40462c:	mov	w2, #0x1                   	// #1
  404630:	mov	x3, x19
  404634:	bl	402260 <fwrite@plt>
  404638:	mov	x0, x20
  40463c:	mov	x1, x19
  404640:	bl	405d74 <ferror@plt+0x3944>
  404644:	b	4046dc <ferror@plt+0x22ac>
  404648:	sub	w9, w8, #0x10
  40464c:	cmp	w9, #0x2
  404650:	b.cs	4046c4 <ferror@plt+0x2294>  // b.hs, b.nlast
  404654:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  404658:	ldrb	w8, [x8, #972]
  40465c:	cmp	w8, #0x1
  404660:	b.ne	40467c <ferror@plt+0x224c>  // b.any
  404664:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  404668:	add	x0, x0, #0x321
  40466c:	mov	w1, #0x6                   	// #6
  404670:	mov	w2, #0x1                   	// #1
  404674:	mov	x3, x19
  404678:	bl	402260 <fwrite@plt>
  40467c:	mov	x0, x20
  404680:	mov	x1, x19
  404684:	bl	4046e8 <ferror@plt+0x22b8>
  404688:	b	4046dc <ferror@plt+0x22ac>
  40468c:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  404690:	ldrb	w8, [x8, #972]
  404694:	cmp	w8, #0x1
  404698:	b.ne	4046b4 <ferror@plt+0x2284>  // b.any
  40469c:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  4046a0:	add	x0, x0, #0x328
  4046a4:	mov	w1, #0x7                   	// #7
  4046a8:	mov	w2, #0x1                   	// #1
  4046ac:	mov	x3, x19
  4046b0:	bl	402260 <fwrite@plt>
  4046b4:	mov	x0, x20
  4046b8:	mov	x1, x19
  4046bc:	bl	402c0c <ferror@plt+0x7dc>
  4046c0:	b	4046dc <ferror@plt+0x22ac>
  4046c4:	cmp	w8, #0xf
  4046c8:	b.ne	4046dc <ferror@plt+0x22ac>  // b.any
  4046cc:	mov	x0, x19
  4046d0:	mov	x1, x20
  4046d4:	bl	40a330 <ferror@plt+0x7f00>
  4046d8:	mov	w0, wzr
  4046dc:	ldp	x20, x19, [sp, #16]
  4046e0:	ldp	x29, x30, [sp], #32
  4046e4:	ret
  4046e8:	sub	sp, sp, #0x1e0
  4046ec:	stp	x29, x30, [sp, #432]
  4046f0:	stp	x28, x21, [sp, #448]
  4046f4:	stp	x20, x19, [sp, #464]
  4046f8:	ldr	w8, [x0]
  4046fc:	add	x29, sp, #0x1b0
  404700:	subs	w3, w8, #0x20
  404704:	b.mi	404884 <ferror@plt+0x2454>  // b.first
  404708:	ldrb	w8, [x0, #16]
  40470c:	mov	x20, x0
  404710:	mov	x19, x1
  404714:	cmp	w8, #0x7
  404718:	b.eq	404720 <ferror@plt+0x22f0>  // b.none
  40471c:	cbnz	w8, 404864 <ferror@plt+0x2434>
  404720:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  404724:	ldr	w8, [x8, #976]
  404728:	cbz	w8, 404738 <ferror@plt+0x2308>
  40472c:	ldr	w9, [x20, #20]
  404730:	cmp	w8, w9
  404734:	b.ne	404864 <ferror@plt+0x2434>  // b.any
  404738:	add	x2, x20, #0x20
  40473c:	mov	x0, sp
  404740:	mov	w1, #0x35                  	// #53
  404744:	mov	w4, #0x8000                	// #32768
  404748:	bl	40f4f0 <ferror@plt+0xd0c0>
  40474c:	ldr	w0, [x20, #20]
  404750:	ldr	x1, [sp, #24]
  404754:	bl	409378 <ferror@plt+0x6f48>
  404758:	cbz	x0, 40487c <ferror@plt+0x244c>
  40475c:	mov	x21, x0
  404760:	mov	x0, xzr
  404764:	bl	40be68 <ferror@plt+0x9a38>
  404768:	ldrh	w8, [x20, #4]
  40476c:	cmp	w8, #0x11
  404770:	b.ne	404790 <ferror@plt+0x2360>  // b.any
  404774:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  404778:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  40477c:	add	x1, x1, #0xdd3
  404780:	add	x2, x2, #0xddb
  404784:	mov	w0, #0x4                   	// #4
  404788:	mov	w3, #0x1                   	// #1
  40478c:	bl	4048a8 <ferror@plt+0x2478>
  404790:	ldr	w2, [x20, #20]
  404794:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  404798:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  40479c:	add	x0, x0, #0x34a
  4047a0:	add	x1, x1, #0x352
  4047a4:	bl	4048d0 <ferror@plt+0x24a0>
  4047a8:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  4047ac:	add	x0, x0, #0xb36
  4047b0:	mov	x2, sp
  4047b4:	mov	x1, x21
  4047b8:	bl	409ec8 <ferror@plt+0x7a98>
  4047bc:	ldr	w8, [x20, #24]
  4047c0:	mov	w1, w0
  4047c4:	mov	w0, w8
  4047c8:	bl	4048f8 <ferror@plt+0x24c8>
  4047cc:	ldr	x0, [sp, #32]
  4047d0:	cbz	x0, 4047f0 <ferror@plt+0x23c0>
  4047d4:	bl	404ce8 <ferror@plt+0x28b8>
  4047d8:	mov	w2, w0
  4047dc:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  4047e0:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4047e4:	add	x0, x0, #0x357
  4047e8:	add	x1, x1, #0x35b
  4047ec:	bl	4048d0 <ferror@plt+0x24a0>
  4047f0:	ldr	x0, [sp, #80]
  4047f4:	cbz	x0, 40481c <ferror@plt+0x23ec>
  4047f8:	bl	404ce8 <ferror@plt+0x28b8>
  4047fc:	bl	40ae78 <ferror@plt+0x8a48>
  404800:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  404804:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  404808:	mov	x3, x0
  40480c:	add	x1, x1, #0xe70
  404810:	add	x2, x2, #0xe77
  404814:	mov	w0, #0x4                   	// #4
  404818:	bl	404cf0 <ferror@plt+0x28c0>
  40481c:	ldr	x1, [sp, #96]
  404820:	cbz	x1, 40482c <ferror@plt+0x23fc>
  404824:	mov	x0, x19
  404828:	bl	404d14 <ferror@plt+0x28e4>
  40482c:	ldr	x0, [sp, #208]
  404830:	cbz	x0, 40483c <ferror@plt+0x240c>
  404834:	ldr	w1, [x20, #20]
  404838:	bl	404f98 <ferror@plt+0x2b68>
  40483c:	adrp	x2, 411000 <ferror@plt+0xebd0>
  404840:	adrp	x3, 411000 <ferror@plt+0xebd0>
  404844:	add	x2, x2, #0xdb
  404848:	add	x3, x3, #0xaf5
  40484c:	mov	w0, #0x1                   	// #1
  404850:	mov	x1, xzr
  404854:	bl	404cf0 <ferror@plt+0x28c0>
  404858:	bl	40bea4 <ferror@plt+0x9a74>
  40485c:	mov	x0, x19
  404860:	bl	402280 <fflush@plt>
  404864:	mov	w0, wzr
  404868:	ldp	x20, x19, [sp, #464]
  40486c:	ldp	x28, x21, [sp, #448]
  404870:	ldp	x29, x30, [sp, #432]
  404874:	add	sp, sp, #0x1e0
  404878:	ret
  40487c:	mov	w0, #0xffffffff            	// #-1
  404880:	b	404868 <ferror@plt+0x2438>
  404884:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  404888:	ldr	x3, [x8, #872]
  40488c:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  404890:	add	x0, x0, #0x336
  404894:	mov	w1, #0x13                  	// #19
  404898:	mov	w2, #0x1                   	// #1
  40489c:	bl	402260 <fwrite@plt>
  4048a0:	mov	w0, #0xffffffff            	// #-1
  4048a4:	b	404868 <ferror@plt+0x2438>
  4048a8:	stp	x29, x30, [sp, #-16]!
  4048ac:	mov	x8, x2
  4048b0:	mov	x2, x1
  4048b4:	and	w4, w3, #0x1
  4048b8:	mov	w1, #0x6                   	// #6
  4048bc:	mov	x3, x8
  4048c0:	mov	x29, sp
  4048c4:	bl	40c55c <ferror@plt+0xa12c>
  4048c8:	ldp	x29, x30, [sp], #16
  4048cc:	ret
  4048d0:	stp	x29, x30, [sp, #-16]!
  4048d4:	mov	w4, w2
  4048d8:	mov	x3, x1
  4048dc:	mov	x2, x0
  4048e0:	mov	w0, #0x4                   	// #4
  4048e4:	mov	w1, #0x6                   	// #6
  4048e8:	mov	x29, sp
  4048ec:	bl	40bf7c <ferror@plt+0x9b4c>
  4048f0:	ldp	x29, x30, [sp], #16
  4048f4:	ret
  4048f8:	stp	x29, x30, [sp, #-64]!
  4048fc:	str	x23, [sp, #16]
  404900:	stp	x22, x21, [sp, #32]
  404904:	stp	x20, x19, [sp, #48]
  404908:	mov	x29, sp
  40490c:	mov	w19, w1
  404910:	mov	w21, w0
  404914:	bl	40be48 <ferror@plt+0x9a18>
  404918:	adrp	x8, 410000 <ferror@plt+0xdbd0>
  40491c:	adrp	x9, 40f000 <ferror@plt+0xcbd0>
  404920:	add	x8, x8, #0x3a0
  404924:	add	x9, x9, #0xef3
  404928:	tst	w0, #0x1
  40492c:	csel	x1, x9, x8, ne  // ne = any
  404930:	mov	w0, #0x4                   	// #4
  404934:	bl	40bec4 <ferror@plt+0x9a94>
  404938:	mov	w8, #0x41                  	// #65
  40493c:	and	w8, w21, w8
  404940:	adrp	x22, 410000 <ferror@plt+0xdbd0>
  404944:	adrp	x23, 411000 <ferror@plt+0xebd0>
  404948:	cmp	w8, #0x1
  40494c:	add	x22, x22, #0x3a2
  404950:	add	x23, x23, #0xdb
  404954:	b.ne	404974 <ferror@plt+0x2544>  // b.any
  404958:	cmp	w21, #0x0
  40495c:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404960:	csel	x2, x23, x22, eq  // eq = none
  404964:	add	x3, x3, #0x3a6
  404968:	mov	w0, #0x4                   	// #4
  40496c:	mov	x1, xzr
  404970:	bl	404cf0 <ferror@plt+0x28c0>
  404974:	tbnz	w21, #3, 404984 <ferror@plt+0x2554>
  404978:	and	w20, w21, #0xffffffbf
  40497c:	tbnz	w20, #1, 4049ac <ferror@plt+0x257c>
  404980:	b	4049d4 <ferror@plt+0x25a4>
  404984:	mov	w8, #0xffffffb7            	// #-73
  404988:	tst	w21, w8
  40498c:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404990:	csel	x2, x23, x22, eq  // eq = none
  404994:	add	x3, x3, #0x3b1
  404998:	mov	w0, #0x4                   	// #4
  40499c:	mov	x1, xzr
  4049a0:	and	w20, w21, w8
  4049a4:	bl	404cf0 <ferror@plt+0x28c0>
  4049a8:	tbz	w20, #1, 4049d4 <ferror@plt+0x25a4>
  4049ac:	mov	w8, #0xffffffbd            	// #-67
  4049b0:	tst	w20, w8
  4049b4:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  4049b8:	csel	x2, x23, x22, eq  // eq = none
  4049bc:	add	x3, x3, #0x3ba
  4049c0:	mov	w0, #0x4                   	// #4
  4049c4:	mov	x1, xzr
  4049c8:	and	w21, w20, w8
  4049cc:	bl	404cf0 <ferror@plt+0x28c0>
  4049d0:	mov	w20, w21
  4049d4:	tbnz	w20, #4, 404a64 <ferror@plt+0x2634>
  4049d8:	tbnz	w20, #12, 404a8c <ferror@plt+0x265c>
  4049dc:	tbnz	w20, #7, 404ab4 <ferror@plt+0x2684>
  4049e0:	tbnz	w20, #9, 404adc <ferror@plt+0x26ac>
  4049e4:	tbnz	w20, #8, 404b04 <ferror@plt+0x26d4>
  4049e8:	tbnz	w20, #10, 404b2c <ferror@plt+0x26fc>
  4049ec:	tbnz	w20, #11, 404b54 <ferror@plt+0x2724>
  4049f0:	tbnz	w20, #2, 404b7c <ferror@plt+0x274c>
  4049f4:	tbnz	w20, #15, 404ba4 <ferror@plt+0x2774>
  4049f8:	tbnz	w20, #14, 404bcc <ferror@plt+0x279c>
  4049fc:	tbnz	w20, #13, 404bf4 <ferror@plt+0x27c4>
  404a00:	tbnz	w20, #5, 404c1c <ferror@plt+0x27ec>
  404a04:	tbnz	w20, #0, 404c44 <ferror@plt+0x2814>
  404a08:	tbnz	w20, #16, 404c6c <ferror@plt+0x283c>
  404a0c:	tbnz	w20, #17, 404c94 <ferror@plt+0x2864>
  404a10:	tbnz	w20, #18, 404cbc <ferror@plt+0x288c>
  404a14:	cbz	w20, 404a20 <ferror@plt+0x25f0>
  404a18:	mov	w0, w20
  404a1c:	bl	405b2c <ferror@plt+0x36fc>
  404a20:	cbz	w19, 404a40 <ferror@plt+0x2610>
  404a24:	adrp	x2, 410000 <ferror@plt+0xdbd0>
  404a28:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404a2c:	add	x2, x2, #0x442
  404a30:	add	x3, x3, #0x446
  404a34:	mov	w0, #0x4                   	// #4
  404a38:	mov	x1, xzr
  404a3c:	bl	404cf0 <ferror@plt+0x28c0>
  404a40:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404a44:	add	x1, x1, #0x44d
  404a48:	mov	w0, #0x4                   	// #4
  404a4c:	bl	40bf28 <ferror@plt+0x9af8>
  404a50:	ldp	x20, x19, [sp, #48]
  404a54:	ldp	x22, x21, [sp, #32]
  404a58:	ldr	x23, [sp, #16]
  404a5c:	ldp	x29, x30, [sp], #64
  404a60:	ret
  404a64:	tst	w20, #0xffffffef
  404a68:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404a6c:	csel	x2, x23, x22, eq  // eq = none
  404a70:	add	x3, x3, #0x3c4
  404a74:	mov	w0, #0x4                   	// #4
  404a78:	mov	x1, xzr
  404a7c:	and	w21, w20, #0xffffffef
  404a80:	bl	404cf0 <ferror@plt+0x28c0>
  404a84:	mov	w20, w21
  404a88:	tbz	w20, #12, 4049dc <ferror@plt+0x25ac>
  404a8c:	tst	w20, #0xffffefff
  404a90:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404a94:	csel	x2, x23, x22, eq  // eq = none
  404a98:	add	x3, x3, #0x3d0
  404a9c:	mov	w0, #0x4                   	// #4
  404aa0:	mov	x1, xzr
  404aa4:	and	w21, w20, #0xffffefff
  404aa8:	bl	404cf0 <ferror@plt+0x28c0>
  404aac:	mov	w20, w21
  404ab0:	tbz	w20, #7, 4049e0 <ferror@plt+0x25b0>
  404ab4:	tst	w20, #0xffffff7f
  404ab8:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404abc:	csel	x2, x23, x22, eq  // eq = none
  404ac0:	add	x3, x3, #0x3da
  404ac4:	mov	w0, #0x4                   	// #4
  404ac8:	mov	x1, xzr
  404acc:	and	w21, w20, #0xffffff7f
  404ad0:	bl	404cf0 <ferror@plt+0x28c0>
  404ad4:	mov	w20, w21
  404ad8:	tbz	w20, #9, 4049e4 <ferror@plt+0x25b4>
  404adc:	tst	w20, #0xfffffdff
  404ae0:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404ae4:	csel	x2, x23, x22, eq  // eq = none
  404ae8:	add	x3, x3, #0x3e0
  404aec:	mov	w0, #0x4                   	// #4
  404af0:	mov	x1, xzr
  404af4:	and	w21, w20, #0xfffffdff
  404af8:	bl	404cf0 <ferror@plt+0x28c0>
  404afc:	mov	w20, w21
  404b00:	tbz	w20, #8, 4049e8 <ferror@plt+0x25b8>
  404b04:	tst	w20, #0xfffffeff
  404b08:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404b0c:	csel	x2, x23, x22, eq  // eq = none
  404b10:	add	x3, x3, #0x3e9
  404b14:	mov	w0, #0x4                   	// #4
  404b18:	mov	x1, xzr
  404b1c:	and	w21, w20, #0xfffffeff
  404b20:	bl	404cf0 <ferror@plt+0x28c0>
  404b24:	mov	w20, w21
  404b28:	tbz	w20, #10, 4049ec <ferror@plt+0x25bc>
  404b2c:	tst	w20, #0xfffffbff
  404b30:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404b34:	csel	x2, x23, x22, eq  // eq = none
  404b38:	add	x3, x3, #0x3f1
  404b3c:	mov	w0, #0x4                   	// #4
  404b40:	mov	x1, xzr
  404b44:	and	w21, w20, #0xfffffbff
  404b48:	bl	404cf0 <ferror@plt+0x28c0>
  404b4c:	mov	w20, w21
  404b50:	tbz	w20, #11, 4049f0 <ferror@plt+0x25c0>
  404b54:	tst	w20, #0xfffff7ff
  404b58:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404b5c:	csel	x2, x23, x22, eq  // eq = none
  404b60:	add	x3, x3, #0x3f8
  404b64:	mov	w0, #0x4                   	// #4
  404b68:	mov	x1, xzr
  404b6c:	and	w21, w20, #0xfffff7ff
  404b70:	bl	404cf0 <ferror@plt+0x28c0>
  404b74:	mov	w20, w21
  404b78:	tbz	w20, #2, 4049f4 <ferror@plt+0x25c4>
  404b7c:	tst	w20, #0xfffffffb
  404b80:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404b84:	csel	x2, x23, x22, eq  // eq = none
  404b88:	add	x3, x3, #0x3fe
  404b8c:	mov	w0, #0x4                   	// #4
  404b90:	mov	x1, xzr
  404b94:	and	w21, w20, #0xfffffffb
  404b98:	bl	404cf0 <ferror@plt+0x28c0>
  404b9c:	mov	w20, w21
  404ba0:	tbz	w20, #15, 4049f8 <ferror@plt+0x25c8>
  404ba4:	tst	w20, #0xffff7fff
  404ba8:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404bac:	csel	x2, x23, x22, eq  // eq = none
  404bb0:	add	x3, x3, #0x404
  404bb4:	mov	w0, #0x4                   	// #4
  404bb8:	mov	x1, xzr
  404bbc:	and	w21, w20, #0xffff7fff
  404bc0:	bl	404cf0 <ferror@plt+0x28c0>
  404bc4:	mov	w20, w21
  404bc8:	tbz	w20, #14, 4049fc <ferror@plt+0x25cc>
  404bcc:	tst	w20, #0xffffbfff
  404bd0:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404bd4:	csel	x2, x23, x22, eq  // eq = none
  404bd8:	add	x3, x3, #0x40c
  404bdc:	mov	w0, #0x4                   	// #4
  404be0:	mov	x1, xzr
  404be4:	and	w21, w20, #0xffffbfff
  404be8:	bl	404cf0 <ferror@plt+0x28c0>
  404bec:	mov	w20, w21
  404bf0:	tbz	w20, #13, 404a00 <ferror@plt+0x25d0>
  404bf4:	tst	w20, #0xffffdfff
  404bf8:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404bfc:	csel	x2, x23, x22, eq  // eq = none
  404c00:	add	x3, x3, #0x416
  404c04:	mov	w0, #0x4                   	// #4
  404c08:	mov	x1, xzr
  404c0c:	and	w21, w20, #0xffffdfff
  404c10:	bl	404cf0 <ferror@plt+0x28c0>
  404c14:	mov	w20, w21
  404c18:	tbz	w20, #5, 404a04 <ferror@plt+0x25d4>
  404c1c:	tst	w20, #0xffffffdf
  404c20:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404c24:	csel	x2, x23, x22, eq  // eq = none
  404c28:	add	x3, x3, #0x41e
  404c2c:	mov	w0, #0x4                   	// #4
  404c30:	mov	x1, xzr
  404c34:	and	w21, w20, #0xffffffdf
  404c38:	bl	404cf0 <ferror@plt+0x28c0>
  404c3c:	mov	w20, w21
  404c40:	tbz	w20, #0, 404a08 <ferror@plt+0x25d8>
  404c44:	tst	w20, #0xfffffffe
  404c48:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404c4c:	csel	x2, x23, x22, eq  // eq = none
  404c50:	add	x3, x3, #0x42f
  404c54:	mov	w0, #0x4                   	// #4
  404c58:	mov	x1, xzr
  404c5c:	and	w21, w20, #0xfffffffe
  404c60:	bl	404cf0 <ferror@plt+0x28c0>
  404c64:	mov	w20, w21
  404c68:	tbz	w20, #16, 404a0c <ferror@plt+0x25dc>
  404c6c:	tst	w20, #0xfffeffff
  404c70:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404c74:	csel	x2, x23, x22, eq  // eq = none
  404c78:	add	x3, x3, #0x429
  404c7c:	mov	w0, #0x4                   	// #4
  404c80:	mov	x1, xzr
  404c84:	and	w21, w20, #0xfffeffff
  404c88:	bl	404cf0 <ferror@plt+0x28c0>
  404c8c:	mov	w20, w21
  404c90:	tbz	w20, #17, 404a10 <ferror@plt+0x25e0>
  404c94:	tst	w20, #0xfffdffff
  404c98:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404c9c:	csel	x2, x23, x22, eq  // eq = none
  404ca0:	add	x3, x3, #0x432
  404ca4:	mov	w0, #0x4                   	// #4
  404ca8:	mov	x1, xzr
  404cac:	and	w21, w20, #0xfffdffff
  404cb0:	bl	404cf0 <ferror@plt+0x28c0>
  404cb4:	mov	w20, w21
  404cb8:	tbz	w20, #18, 404a14 <ferror@plt+0x25e4>
  404cbc:	tst	w20, #0xfffbffff
  404cc0:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  404cc4:	csel	x2, x23, x22, eq  // eq = none
  404cc8:	add	x3, x3, #0x43a
  404ccc:	mov	w0, #0x4                   	// #4
  404cd0:	mov	x1, xzr
  404cd4:	and	w21, w20, #0xfffbffff
  404cd8:	bl	404cf0 <ferror@plt+0x28c0>
  404cdc:	mov	w20, w21
  404ce0:	cbnz	w20, 404a18 <ferror@plt+0x25e8>
  404ce4:	b	404a20 <ferror@plt+0x25f0>
  404ce8:	ldr	w0, [x0, #4]
  404cec:	ret
  404cf0:	stp	x29, x30, [sp, #-16]!
  404cf4:	mov	x4, x3
  404cf8:	mov	x3, x2
  404cfc:	mov	x2, x1
  404d00:	mov	w1, #0x6                   	// #6
  404d04:	mov	x29, sp
  404d08:	bl	40c4c4 <ferror@plt+0xa094>
  404d0c:	ldp	x29, x30, [sp], #16
  404d10:	ret
  404d14:	sub	sp, sp, #0x140
  404d18:	stp	x29, x30, [sp, #288]
  404d1c:	stp	x28, x19, [sp, #304]
  404d20:	ldrsh	w8, [x1, #2]
  404d24:	mov	x2, x1
  404d28:	add	x29, sp, #0x120
  404d2c:	tbnz	w8, #31, 404d4c <ferror@plt+0x291c>
  404d30:	mov	x0, x2
  404d34:	bl	405bb8 <ferror@plt+0x3788>
  404d38:	bl	405b58 <ferror@plt+0x3728>
  404d3c:	ldp	x28, x19, [sp, #304]
  404d40:	ldp	x29, x30, [sp, #288]
  404d44:	add	sp, sp, #0x140
  404d48:	ret
  404d4c:	ldrh	w8, [x2], #4
  404d50:	mov	x19, x0
  404d54:	add	x0, sp, #0x8
  404d58:	mov	w1, #0x22                  	// #34
  404d5c:	sub	w3, w8, #0x4
  404d60:	bl	40f4d4 <ferror@plt+0xd0a4>
  404d64:	ldr	x0, [sp, #16]
  404d68:	cbz	x0, 404d74 <ferror@plt+0x2944>
  404d6c:	bl	405bb8 <ferror@plt+0x3788>
  404d70:	bl	405b58 <ferror@plt+0x3728>
  404d74:	ldr	x0, [sp, #24]
  404d78:	cbz	x0, 404d98 <ferror@plt+0x2968>
  404d7c:	bl	405be8 <ferror@plt+0x37b8>
  404d80:	and	w2, w0, #0xffff
  404d84:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  404d88:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404d8c:	add	x0, x0, #0x450
  404d90:	add	x1, x1, #0x459
  404d94:	bl	405bc0 <ferror@plt+0x3790>
  404d98:	ldr	x0, [sp, #32]
  404d9c:	cbz	x0, 404dbc <ferror@plt+0x298c>
  404da0:	bl	404ce8 <ferror@plt+0x28b8>
  404da4:	mov	w2, w0
  404da8:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  404dac:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404db0:	add	x0, x0, #0x466
  404db4:	add	x1, x1, #0x46b
  404db8:	bl	405bc0 <ferror@plt+0x3790>
  404dbc:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  404dc0:	ldr	w8, [x8, #3672]
  404dc4:	cbz	w8, 404d3c <ferror@plt+0x290c>
  404dc8:	bl	40be48 <ferror@plt+0x9a18>
  404dcc:	tbnz	w0, #0, 404de8 <ferror@plt+0x29b8>
  404dd0:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  404dd4:	ldr	x2, [x8, #856]
  404dd8:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404ddc:	add	x1, x1, #0x474
  404de0:	mov	x0, x19
  404de4:	bl	402400 <fprintf@plt>
  404de8:	ldr	x0, [sp, #40]
  404dec:	cbz	x0, 404e08 <ferror@plt+0x29d8>
  404df0:	bl	405bb8 <ferror@plt+0x3788>
  404df4:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404df8:	mov	w2, w0
  404dfc:	add	x1, x1, #0x47b
  404e00:	mov	x0, x19
  404e04:	bl	405bf0 <ferror@plt+0x37c0>
  404e08:	ldr	x0, [sp, #48]
  404e0c:	cbz	x0, 404e28 <ferror@plt+0x29f8>
  404e10:	bl	405bb8 <ferror@plt+0x3788>
  404e14:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404e18:	mov	w2, w0
  404e1c:	add	x1, x1, #0x483
  404e20:	mov	x0, x19
  404e24:	bl	405bf0 <ferror@plt+0x37c0>
  404e28:	ldr	x0, [sp, #56]
  404e2c:	cbz	x0, 404e48 <ferror@plt+0x2a18>
  404e30:	bl	405bb8 <ferror@plt+0x3788>
  404e34:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404e38:	mov	w2, w0
  404e3c:	add	x1, x1, #0x489
  404e40:	mov	x0, x19
  404e44:	bl	405bf0 <ferror@plt+0x37c0>
  404e48:	ldr	x0, [sp, #64]
  404e4c:	cbz	x0, 404e68 <ferror@plt+0x2a38>
  404e50:	bl	405bb8 <ferror@plt+0x3788>
  404e54:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404e58:	mov	w2, w0
  404e5c:	add	x1, x1, #0x494
  404e60:	mov	x0, x19
  404e64:	bl	405bf0 <ferror@plt+0x37c0>
  404e68:	ldr	x0, [sp, #72]
  404e6c:	cbz	x0, 404e88 <ferror@plt+0x2a58>
  404e70:	bl	405bb8 <ferror@plt+0x3788>
  404e74:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404e78:	mov	w2, w0
  404e7c:	add	x1, x1, #0x49e
  404e80:	mov	x0, x19
  404e84:	bl	405bf0 <ferror@plt+0x37c0>
  404e88:	ldr	x0, [sp, #96]
  404e8c:	cbz	x0, 404ea8 <ferror@plt+0x2a78>
  404e90:	bl	405bb8 <ferror@plt+0x3788>
  404e94:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404e98:	mov	w2, w0
  404e9c:	add	x1, x1, #0x4a7
  404ea0:	mov	x0, x19
  404ea4:	bl	405bf0 <ferror@plt+0x37c0>
  404ea8:	ldr	x0, [sp, #80]
  404eac:	cbz	x0, 404ec8 <ferror@plt+0x2a98>
  404eb0:	bl	405bb8 <ferror@plt+0x3788>
  404eb4:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404eb8:	mov	w2, w0
  404ebc:	add	x1, x1, #0x4bb
  404ec0:	mov	x0, x19
  404ec4:	bl	405bf0 <ferror@plt+0x37c0>
  404ec8:	ldr	x0, [sp, #224]
  404ecc:	cbz	x0, 404ee8 <ferror@plt+0x2ab8>
  404ed0:	bl	405bb8 <ferror@plt+0x3788>
  404ed4:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404ed8:	mov	w2, w0
  404edc:	add	x1, x1, #0x4b5
  404ee0:	mov	x0, x19
  404ee4:	bl	405bf0 <ferror@plt+0x37c0>
  404ee8:	ldr	x0, [sp, #232]
  404eec:	cbz	x0, 404f08 <ferror@plt+0x2ad8>
  404ef0:	bl	405bb8 <ferror@plt+0x3788>
  404ef4:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404ef8:	mov	w2, w0
  404efc:	add	x1, x1, #0x4c1
  404f00:	mov	x0, x19
  404f04:	bl	405bf0 <ferror@plt+0x37c0>
  404f08:	ldr	x0, [sp, #264]
  404f0c:	cbz	x0, 404f28 <ferror@plt+0x2af8>
  404f10:	bl	405bb8 <ferror@plt+0x3788>
  404f14:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404f18:	mov	w2, w0
  404f1c:	add	x1, x1, #0x4d2
  404f20:	mov	x0, x19
  404f24:	bl	405bf0 <ferror@plt+0x37c0>
  404f28:	ldr	x0, [sp, #240]
  404f2c:	cbz	x0, 404f48 <ferror@plt+0x2b18>
  404f30:	bl	405bb8 <ferror@plt+0x3788>
  404f34:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404f38:	mov	w2, w0
  404f3c:	add	x1, x1, #0x4e1
  404f40:	mov	x0, x19
  404f44:	bl	405bf0 <ferror@plt+0x37c0>
  404f48:	ldr	x0, [sp, #280]
  404f4c:	cbz	x0, 404f74 <ferror@plt+0x2b44>
  404f50:	bl	404ce8 <ferror@plt+0x28b8>
  404f54:	bl	40ae78 <ferror@plt+0x8a48>
  404f58:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404f5c:	adrp	x2, 410000 <ferror@plt+0xdbd0>
  404f60:	mov	x3, x0
  404f64:	add	x1, x1, #0x5ea
  404f68:	add	x2, x2, #0x4ed
  404f6c:	mov	w0, #0x4                   	// #4
  404f70:	bl	404cf0 <ferror@plt+0x28c0>
  404f74:	ldr	x0, [sp, #272]
  404f78:	cbz	x0, 404d3c <ferror@plt+0x290c>
  404f7c:	bl	405bb8 <ferror@plt+0x3788>
  404f80:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  404f84:	mov	w2, w0
  404f88:	add	x1, x1, #0x4fd
  404f8c:	mov	x0, x19
  404f90:	bl	405bf0 <ferror@plt+0x37c0>
  404f94:	b	404d3c <ferror@plt+0x290c>
  404f98:	sub	sp, sp, #0x40
  404f9c:	stp	x29, x30, [sp, #32]
  404fa0:	str	x19, [sp, #48]
  404fa4:	mov	x2, x0
  404fa8:	ldrh	w8, [x2], #4
  404fac:	mov	w19, w1
  404fb0:	mov	x0, sp
  404fb4:	mov	w1, #0x3                   	// #3
  404fb8:	sub	w3, w8, #0x4
  404fbc:	add	x29, sp, #0x20
  404fc0:	bl	40f4d4 <ferror@plt+0xd0a4>
  404fc4:	ldr	x0, [sp, #8]
  404fc8:	cbz	x0, 404fd4 <ferror@plt+0x2ba4>
  404fcc:	bl	405be8 <ferror@plt+0x37b8>
  404fd0:	bl	405c6c <ferror@plt+0x383c>
  404fd4:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  404fd8:	ldr	w8, [x8, #3672]
  404fdc:	cbz	w8, 404ff0 <ferror@plt+0x2bc0>
  404fe0:	ldr	x0, [sp, #16]
  404fe4:	cbz	x0, 404ff0 <ferror@plt+0x2bc0>
  404fe8:	mov	w1, w19
  404fec:	bl	406c88 <ferror@plt+0x4858>
  404ff0:	ldr	x19, [sp, #48]
  404ff4:	ldp	x29, x30, [sp, #32]
  404ff8:	add	sp, sp, #0x40
  404ffc:	ret
  405000:	stp	x29, x30, [sp, #-32]!
  405004:	stp	x20, x19, [sp, #16]
  405008:	mov	w20, w0
  40500c:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  405010:	add	x0, x0, #0x320
  405014:	mov	x29, sp
  405018:	mov	x19, x1
  40501c:	bl	40b1bc <ferror@plt+0x8d8c>
  405020:	subs	w20, w20, #0x1
  405024:	b.lt	4050a8 <ferror@plt+0x2c78>  // b.tstop
  405028:	ldr	x0, [x19]
  40502c:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405030:	add	x1, x1, #0x363
  405034:	bl	4093e0 <ferror@plt+0x6fb0>
  405038:	tbz	w0, #0, 405098 <ferror@plt+0x2c68>
  40503c:	ldr	x0, [x19]
  405040:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405044:	add	x1, x1, #0x367
  405048:	bl	4093e0 <ferror@plt+0x6fb0>
  40504c:	tbz	w0, #0, 405098 <ferror@plt+0x2c68>
  405050:	ldr	x0, [x19]
  405054:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405058:	add	x1, x1, #0xc3b
  40505c:	bl	4093e0 <ferror@plt+0x6fb0>
  405060:	tbz	w0, #0, 40508c <ferror@plt+0x2c5c>
  405064:	ldr	x0, [x19]
  405068:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  40506c:	add	x1, x1, #0xea0
  405070:	bl	4093e0 <ferror@plt+0x6fb0>
  405074:	tbz	w0, #0, 40508c <ferror@plt+0x2c5c>
  405078:	ldr	x0, [x19]
  40507c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  405080:	add	x1, x1, #0xea4
  405084:	bl	4093e0 <ferror@plt+0x6fb0>
  405088:	tbnz	w0, #0, 4050c0 <ferror@plt+0x2c90>
  40508c:	add	x1, x19, #0x8
  405090:	mov	w0, w20
  405094:	b	4050b0 <ferror@plt+0x2c80>
  405098:	add	x1, x19, #0x8
  40509c:	mov	w0, w20
  4050a0:	bl	4050f8 <ferror@plt+0x2cc8>
  4050a4:	b	4050b4 <ferror@plt+0x2c84>
  4050a8:	mov	w0, wzr
  4050ac:	mov	x1, xzr
  4050b0:	bl	405994 <ferror@plt+0x3564>
  4050b4:	ldp	x20, x19, [sp, #16]
  4050b8:	ldp	x29, x30, [sp], #32
  4050bc:	ret
  4050c0:	ldr	x0, [x19]
  4050c4:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4050c8:	add	x1, x1, #0xa7c
  4050cc:	bl	4093e0 <ferror@plt+0x6fb0>
  4050d0:	tbz	w0, #0, 4050f4 <ferror@plt+0x2cc4>
  4050d4:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4050d8:	ldr	x0, [x8, #872]
  4050dc:	ldr	x2, [x19]
  4050e0:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4050e4:	add	x1, x1, #0x36e
  4050e8:	bl	402400 <fprintf@plt>
  4050ec:	mov	w0, #0xffffffff            	// #-1
  4050f0:	bl	401e70 <exit@plt>
  4050f4:	bl	405b00 <ferror@plt+0x36d0>
  4050f8:	stp	x29, x30, [sp, #-96]!
  4050fc:	stp	x28, x27, [sp, #16]
  405100:	stp	x26, x25, [sp, #32]
  405104:	stp	x24, x23, [sp, #48]
  405108:	stp	x22, x21, [sp, #64]
  40510c:	stp	x20, x19, [sp, #80]
  405110:	mov	x29, sp
  405114:	sub	sp, sp, #0x270
  405118:	mov	x25, x1
  40511c:	mov	w26, w0
  405120:	add	x0, sp, #0x48
  405124:	mov	w2, #0x220                 	// #544
  405128:	mov	w1, wzr
  40512c:	bl	402050 <memset@plt>
  405130:	mov	x8, #0x20                  	// #32
  405134:	movk	x8, #0x13, lsl #32
  405138:	movk	x8, #0x1, lsl #48
  40513c:	str	x8, [sp, #72]
  405140:	mov	w8, #0x7                   	// #7
  405144:	mov	w22, #0xff                  	// #255
  405148:	cmp	w26, #0x1
  40514c:	strb	w8, [sp, #88]
  405150:	strb	w22, [sp, #68]
  405154:	strb	w22, [sp, #64]
  405158:	strb	w22, [sp, #60]
  40515c:	strb	w22, [sp, #56]
  405160:	strb	w22, [sp, #52]
  405164:	strb	w22, [sp, #48]
  405168:	strb	w22, [sp, #44]
  40516c:	strb	w22, [sp, #40]
  405170:	strb	w22, [sp, #36]
  405174:	strb	w22, [sp, #32]
  405178:	strb	w22, [sp, #28]
  40517c:	strb	w22, [sp, #24]
  405180:	b.lt	4051c8 <ferror@plt+0x2d98>  // b.tstop
  405184:	mov	w8, #0xffffffff            	// #-1
  405188:	adrp	x28, 40f000 <ferror@plt+0xcbd0>
  40518c:	adrp	x20, 410000 <ferror@plt+0xdbd0>
  405190:	adrp	x21, 410000 <ferror@plt+0xdbd0>
  405194:	adrp	x19, 410000 <ferror@plt+0xdbd0>
  405198:	mov	x27, xzr
  40519c:	str	w8, [sp]
  4051a0:	mov	w22, #0xff                  	// #255
  4051a4:	mov	w8, #0xffff                	// #65535
  4051a8:	add	x28, x28, #0xf42
  4051ac:	add	x20, x20, #0x483
  4051b0:	add	x21, x21, #0x47b
  4051b4:	add	x19, x19, #0x494
  4051b8:	mov	w24, #0xffff                	// #65535
  4051bc:	str	xzr, [sp, #8]
  4051c0:	str	w8, [sp, #4]
  4051c4:	b	405494 <ferror@plt+0x3064>
  4051c8:	mov	w8, #0xffffffff            	// #-1
  4051cc:	str	w8, [sp]
  4051d0:	mov	w8, #0xffff                	// #65535
  4051d4:	mov	x27, xzr
  4051d8:	str	xzr, [sp, #8]
  4051dc:	mov	w24, #0xffff                	// #65535
  4051e0:	str	w8, [sp, #4]
  4051e4:	cbz	x27, 405438 <ferror@plt+0x3008>
  4051e8:	mov	x0, x27
  4051ec:	bl	40b078 <ferror@plt+0x8c48>
  4051f0:	str	w0, [sp, #92]
  4051f4:	cbz	w0, 40545c <ferror@plt+0x302c>
  4051f8:	add	x0, sp, #0x48
  4051fc:	mov	w1, #0x220                 	// #544
  405200:	mov	w2, #0x800c                	// #32780
  405204:	bl	40f1e0 <ferror@plt+0xcdb0>
  405208:	ldrsb	w3, [sp, #32]
  40520c:	mov	x19, x0
  405210:	tbnz	w3, #31, 405224 <ferror@plt+0x2df4>
  405214:	add	x0, sp, #0x48
  405218:	mov	w1, #0x220                 	// #544
  40521c:	mov	w2, #0x5                   	// #5
  405220:	bl	40f034 <ferror@plt+0xcc04>
  405224:	ldrsb	w3, [sp, #36]
  405228:	tbnz	w3, #31, 40523c <ferror@plt+0x2e0c>
  40522c:	add	x0, sp, #0x48
  405230:	mov	w1, #0x220                 	// #544
  405234:	mov	w2, #0x4                   	// #4
  405238:	bl	40f034 <ferror@plt+0xcc04>
  40523c:	ldrsb	w3, [sp, #28]
  405240:	tbnz	w3, #31, 405254 <ferror@plt+0x2e24>
  405244:	add	x0, sp, #0x48
  405248:	mov	w1, #0x220                 	// #544
  40524c:	mov	w2, #0x7                   	// #7
  405250:	bl	40f034 <ferror@plt+0xcc04>
  405254:	ldrsb	w3, [sp, #24]
  405258:	tbnz	w3, #31, 40526c <ferror@plt+0x2e3c>
  40525c:	add	x0, sp, #0x48
  405260:	mov	w1, #0x220                 	// #544
  405264:	mov	w2, #0x6                   	// #6
  405268:	bl	40f034 <ferror@plt+0xcc04>
  40526c:	ldrsb	w3, [sp, #56]
  405270:	tbnz	w3, #31, 405284 <ferror@plt+0x2e54>
  405274:	add	x0, sp, #0x48
  405278:	mov	w1, #0x220                 	// #544
  40527c:	mov	w2, #0x9                   	// #9
  405280:	bl	40f034 <ferror@plt+0xcc04>
  405284:	ldrsb	w3, [sp, #48]
  405288:	tbnz	w3, #31, 40529c <ferror@plt+0x2e6c>
  40528c:	add	x0, sp, #0x48
  405290:	mov	w1, #0x220                 	// #544
  405294:	mov	w2, #0x1b                  	// #27
  405298:	bl	40f034 <ferror@plt+0xcc04>
  40529c:	ldrsb	w3, [sp, #44]
  4052a0:	tbnz	w3, #31, 4052b4 <ferror@plt+0x2e84>
  4052a4:	add	x0, sp, #0x48
  4052a8:	mov	w1, #0x220                 	// #544
  4052ac:	mov	w2, #0x1c                  	// #28
  4052b0:	bl	40f034 <ferror@plt+0xcc04>
  4052b4:	ldrsb	w3, [sp, #64]
  4052b8:	tbnz	w3, #31, 4052cc <ferror@plt+0x2e9c>
  4052bc:	add	x0, sp, #0x48
  4052c0:	mov	w1, #0x220                 	// #544
  4052c4:	mov	w2, #0x8                   	// #8
  4052c8:	bl	40f034 <ferror@plt+0xcc04>
  4052cc:	ldrsb	w3, [sp, #60]
  4052d0:	tbnz	w3, #31, 4052e4 <ferror@plt+0x2eb4>
  4052d4:	add	x0, sp, #0x48
  4052d8:	mov	w1, #0x220                 	// #544
  4052dc:	mov	w2, #0xb                   	// #11
  4052e0:	bl	40f034 <ferror@plt+0xcc04>
  4052e4:	ldr	w3, [sp, #12]
  4052e8:	cbz	w3, 4052fc <ferror@plt+0x2ecc>
  4052ec:	add	x0, sp, #0x48
  4052f0:	mov	w1, #0x220                 	// #544
  4052f4:	mov	w2, #0x3                   	// #3
  4052f8:	bl	40f084 <ferror@plt+0xcc54>
  4052fc:	sxth	w8, w24
  405300:	tbnz	w8, #31, 405318 <ferror@plt+0x2ee8>
  405304:	add	x0, sp, #0x48
  405308:	mov	w1, #0x220                 	// #544
  40530c:	mov	w2, #0x2                   	// #2
  405310:	mov	w3, w24
  405314:	bl	40f05c <ferror@plt+0xcc2c>
  405318:	sxtb	w8, w22
  40531c:	tbnz	w8, #31, 405334 <ferror@plt+0x2f04>
  405320:	add	x0, sp, #0x48
  405324:	mov	w1, #0x220                 	// #544
  405328:	mov	w2, #0x1                   	// #1
  40532c:	mov	w3, w22
  405330:	bl	40f034 <ferror@plt+0xcc04>
  405334:	ldrb	w3, [sp, #68]
  405338:	ldr	w23, [sp, #4]
  40533c:	cmp	w3, #0xff
  405340:	b.eq	405354 <ferror@plt+0x2f24>  // b.none
  405344:	add	x0, sp, #0x48
  405348:	mov	w1, #0x220                 	// #544
  40534c:	mov	w2, #0x20                  	// #32
  405350:	bl	40f034 <ferror@plt+0xcc04>
  405354:	ldrb	w3, [sp, #52]
  405358:	ldr	w22, [sp, #8]
  40535c:	cmp	w3, #0xff
  405360:	b.eq	405374 <ferror@plt+0x2f44>  // b.none
  405364:	add	x0, sp, #0x48
  405368:	mov	w1, #0x220                 	// #544
  40536c:	mov	w2, #0x1d                  	// #29
  405370:	bl	40f034 <ferror@plt+0xcc04>
  405374:	ldrb	w3, [sp, #40]
  405378:	cmp	w3, #0xff
  40537c:	b.eq	405390 <ferror@plt+0x2f60>  // b.none
  405380:	add	x0, sp, #0x48
  405384:	mov	w1, #0x220                 	// #544
  405388:	mov	w2, #0x21                  	// #33
  40538c:	bl	40f034 <ferror@plt+0xcc04>
  405390:	ldr	w3, [sp]
  405394:	cmn	w3, #0x1
  405398:	b.eq	4053ac <ferror@plt+0x2f7c>  // b.none
  40539c:	add	x0, sp, #0x48
  4053a0:	mov	w1, #0x220                 	// #544
  4053a4:	mov	w2, #0x22                  	// #34
  4053a8:	bl	40f084 <ferror@plt+0xcc54>
  4053ac:	add	x0, sp, #0x48
  4053b0:	mov	x1, x19
  4053b4:	bl	40f218 <ferror@plt+0xcde8>
  4053b8:	tst	w22, #0xffff
  4053bc:	sxth	w20, w23
  4053c0:	b.ne	4053c8 <ferror@plt+0x2f98>  // b.any
  4053c4:	tbnz	w20, #31, 40541c <ferror@plt+0x2fec>
  4053c8:	add	x0, sp, #0x48
  4053cc:	mov	w1, #0x220                 	// #544
  4053d0:	mov	w2, #0x1a                  	// #26
  4053d4:	and	w21, w22, #0xffff
  4053d8:	bl	40f1e0 <ferror@plt+0xcdb0>
  4053dc:	mov	x19, x0
  4053e0:	cbz	w21, 4053f8 <ferror@plt+0x2fc8>
  4053e4:	add	x0, sp, #0x48
  4053e8:	mov	w1, #0x220                 	// #544
  4053ec:	mov	w2, wzr
  4053f0:	mov	w3, w22
  4053f4:	bl	40f05c <ferror@plt+0xcc2c>
  4053f8:	tbnz	w20, #31, 405410 <ferror@plt+0x2fe0>
  4053fc:	add	x0, sp, #0x48
  405400:	mov	w1, #0x220                 	// #544
  405404:	mov	w2, #0x1                   	// #1
  405408:	mov	w3, w23
  40540c:	bl	40f05c <ferror@plt+0xcc2c>
  405410:	add	x0, sp, #0x48
  405414:	mov	x1, x19
  405418:	bl	40f218 <ferror@plt+0xcde8>
  40541c:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  405420:	add	x0, x0, #0x320
  405424:	add	x1, sp, #0x48
  405428:	mov	x2, xzr
  40542c:	bl	40e5fc <ferror@plt+0xc1cc>
  405430:	asr	w0, w0, #31
  405434:	b	405954 <ferror@plt+0x3524>
  405438:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  40543c:	ldr	x3, [x8, #872]
  405440:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  405444:	add	x0, x0, #0x5f6
  405448:	mov	w1, #0x1f                  	// #31
  40544c:	mov	w2, #0x1                   	// #1
  405450:	bl	402260 <fwrite@plt>
  405454:	mov	w0, #0xffffffff            	// #-1
  405458:	b	405954 <ferror@plt+0x3524>
  40545c:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  405460:	ldr	x0, [x8, #872]
  405464:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405468:	add	x1, x1, #0x4c
  40546c:	mov	x2, x27
  405470:	bl	402400 <fprintf@plt>
  405474:	mov	w0, #0xffffffff            	// #-1
  405478:	b	405954 <ferror@plt+0x3524>
  40547c:	ldr	w8, [sp, #8]
  405480:	orr	w8, w8, #0x2
  405484:	str	w8, [sp, #8]
  405488:	subs	w26, w26, #0x1
  40548c:	add	x25, x25, #0x8
  405490:	b.le	4051e4 <ferror@plt+0x2db4>
  405494:	ldr	x23, [x25]
  405498:	mov	x1, x28
  40549c:	mov	x0, x23
  4054a0:	bl	402170 <strcmp@plt>
  4054a4:	cbz	w0, 405634 <ferror@plt+0x3204>
  4054a8:	mov	x0, x23
  4054ac:	mov	x1, x20
  4054b0:	bl	402170 <strcmp@plt>
  4054b4:	cbz	w0, 405644 <ferror@plt+0x3214>
  4054b8:	mov	x0, x23
  4054bc:	mov	x1, x21
  4054c0:	bl	402170 <strcmp@plt>
  4054c4:	cbz	w0, 405664 <ferror@plt+0x3234>
  4054c8:	mov	x0, x23
  4054cc:	mov	x1, x19
  4054d0:	bl	402170 <strcmp@plt>
  4054d4:	cbz	w0, 405684 <ferror@plt+0x3254>
  4054d8:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4054dc:	mov	x0, x23
  4054e0:	add	x1, x1, #0x489
  4054e4:	bl	402170 <strcmp@plt>
  4054e8:	cbz	w0, 4056a4 <ferror@plt+0x3274>
  4054ec:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4054f0:	mov	x0, x23
  4054f4:	add	x1, x1, #0x49e
  4054f8:	bl	402170 <strcmp@plt>
  4054fc:	cbz	w0, 4056c8 <ferror@plt+0x3298>
  405500:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405504:	mov	x0, x23
  405508:	add	x1, x1, #0x4a7
  40550c:	bl	402170 <strcmp@plt>
  405510:	cbz	w0, 4056ec <ferror@plt+0x32bc>
  405514:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405518:	mov	x0, x23
  40551c:	add	x1, x1, #0x4bb
  405520:	bl	402170 <strcmp@plt>
  405524:	cbz	w0, 405710 <ferror@plt+0x32e0>
  405528:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  40552c:	mov	x0, x23
  405530:	add	x1, x1, #0x4b5
  405534:	bl	402170 <strcmp@plt>
  405538:	cbz	w0, 405734 <ferror@plt+0x3304>
  40553c:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405540:	mov	x0, x23
  405544:	add	x1, x1, #0x4c1
  405548:	bl	402170 <strcmp@plt>
  40554c:	cbz	w0, 405758 <ferror@plt+0x3328>
  405550:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405554:	mov	x0, x23
  405558:	add	x1, x1, #0x466
  40555c:	bl	402170 <strcmp@plt>
  405560:	cbz	w0, 40577c <ferror@plt+0x334c>
  405564:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405568:	mov	x0, x23
  40556c:	add	x1, x1, #0x450
  405570:	bl	402170 <strcmp@plt>
  405574:	cbz	w0, 405794 <ferror@plt+0x3364>
  405578:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  40557c:	mov	x0, x23
  405580:	add	x1, x1, #0x82
  405584:	bl	402170 <strcmp@plt>
  405588:	cbz	w0, 4057ac <ferror@plt+0x337c>
  40558c:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405590:	mov	x0, x23
  405594:	add	x1, x1, #0x54e
  405598:	bl	402170 <strcmp@plt>
  40559c:	cbz	w0, 40581c <ferror@plt+0x33ec>
  4055a0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4055a4:	mov	x0, x23
  4055a8:	add	x1, x1, #0xef9
  4055ac:	bl	402170 <strcmp@plt>
  4055b0:	cbz	w0, 40547c <ferror@plt+0x304c>
  4055b4:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4055b8:	mov	x0, x23
  4055bc:	add	x1, x1, #0xe70
  4055c0:	bl	402170 <strcmp@plt>
  4055c4:	cbz	w0, 40585c <ferror@plt+0x342c>
  4055c8:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4055cc:	mov	x0, x23
  4055d0:	add	x1, x1, #0x4d2
  4055d4:	bl	402170 <strcmp@plt>
  4055d8:	cbz	w0, 40588c <ferror@plt+0x345c>
  4055dc:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4055e0:	mov	x0, x23
  4055e4:	add	x1, x1, #0x4e1
  4055e8:	bl	402170 <strcmp@plt>
  4055ec:	cbz	w0, 4058b0 <ferror@plt+0x3480>
  4055f0:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4055f4:	mov	x0, x23
  4055f8:	add	x1, x1, #0x4fd
  4055fc:	bl	402170 <strcmp@plt>
  405600:	cbz	w0, 4058d4 <ferror@plt+0x34a4>
  405604:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405608:	mov	x0, x23
  40560c:	add	x1, x1, #0x5ea
  405610:	bl	402170 <strcmp@plt>
  405614:	cbz	w0, 405920 <ferror@plt+0x34f0>
  405618:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  40561c:	mov	x0, x23
  405620:	add	x1, x1, #0x5e8
  405624:	bl	402170 <strcmp@plt>
  405628:	cbnz	w0, 405990 <ferror@plt+0x3560>
  40562c:	str	wzr, [sp]
  405630:	b	405488 <ferror@plt+0x3058>
  405634:	subs	w26, w26, #0x1
  405638:	b.le	40598c <ferror@plt+0x355c>
  40563c:	ldr	x27, [x25, #8]!
  405640:	b	405488 <ferror@plt+0x3058>
  405644:	subs	w26, w26, #0x1
  405648:	b.le	40598c <ferror@plt+0x355c>
  40564c:	ldr	x2, [x25, #8]!
  405650:	add	x1, sp, #0x20
  405654:	mov	x0, x20
  405658:	bl	405cec <ferror@plt+0x38bc>
  40565c:	tbnz	w0, #0, 405488 <ferror@plt+0x3058>
  405660:	b	405950 <ferror@plt+0x3520>
  405664:	subs	w26, w26, #0x1
  405668:	b.le	40598c <ferror@plt+0x355c>
  40566c:	ldr	x2, [x25, #8]!
  405670:	add	x1, sp, #0x24
  405674:	mov	x0, x21
  405678:	bl	405cec <ferror@plt+0x38bc>
  40567c:	tbnz	w0, #0, 405488 <ferror@plt+0x3058>
  405680:	b	405950 <ferror@plt+0x3520>
  405684:	subs	w26, w26, #0x1
  405688:	b.le	40598c <ferror@plt+0x355c>
  40568c:	ldr	x2, [x25, #8]!
  405690:	add	x1, sp, #0x1c
  405694:	mov	x0, x19
  405698:	bl	405cec <ferror@plt+0x38bc>
  40569c:	tbnz	w0, #0, 405488 <ferror@plt+0x3058>
  4056a0:	b	405950 <ferror@plt+0x3520>
  4056a4:	subs	w26, w26, #0x1
  4056a8:	b.le	40598c <ferror@plt+0x355c>
  4056ac:	ldr	x2, [x25, #8]!
  4056b0:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  4056b4:	add	x1, sp, #0x18
  4056b8:	add	x0, x0, #0x489
  4056bc:	bl	405cec <ferror@plt+0x38bc>
  4056c0:	tbnz	w0, #0, 405488 <ferror@plt+0x3058>
  4056c4:	b	405950 <ferror@plt+0x3520>
  4056c8:	subs	w26, w26, #0x1
  4056cc:	b.le	40598c <ferror@plt+0x355c>
  4056d0:	ldr	x2, [x25, #8]!
  4056d4:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  4056d8:	add	x1, sp, #0x40
  4056dc:	add	x0, x0, #0x49e
  4056e0:	bl	405cec <ferror@plt+0x38bc>
  4056e4:	tbnz	w0, #0, 405488 <ferror@plt+0x3058>
  4056e8:	b	405950 <ferror@plt+0x3520>
  4056ec:	subs	w26, w26, #0x1
  4056f0:	b.le	40598c <ferror@plt+0x355c>
  4056f4:	ldr	x2, [x25, #8]!
  4056f8:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  4056fc:	add	x1, sp, #0x3c
  405700:	add	x0, x0, #0x4a7
  405704:	bl	405cec <ferror@plt+0x38bc>
  405708:	tbnz	w0, #0, 405488 <ferror@plt+0x3058>
  40570c:	b	405950 <ferror@plt+0x3520>
  405710:	subs	w26, w26, #0x1
  405714:	b.le	40598c <ferror@plt+0x355c>
  405718:	ldr	x2, [x25, #8]!
  40571c:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  405720:	add	x1, sp, #0x38
  405724:	add	x0, x0, #0x4bb
  405728:	bl	405cec <ferror@plt+0x38bc>
  40572c:	tbnz	w0, #0, 405488 <ferror@plt+0x3058>
  405730:	b	405950 <ferror@plt+0x3520>
  405734:	subs	w26, w26, #0x1
  405738:	b.le	40598c <ferror@plt+0x355c>
  40573c:	ldr	x2, [x25, #8]!
  405740:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  405744:	add	x1, sp, #0x30
  405748:	add	x0, x0, #0x4b5
  40574c:	bl	405cec <ferror@plt+0x38bc>
  405750:	tbnz	w0, #0, 405488 <ferror@plt+0x3058>
  405754:	b	405950 <ferror@plt+0x3520>
  405758:	subs	w26, w26, #0x1
  40575c:	b.le	40598c <ferror@plt+0x355c>
  405760:	ldr	x2, [x25, #8]!
  405764:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  405768:	add	x1, sp, #0x2c
  40576c:	add	x0, x0, #0x4c1
  405770:	bl	405cec <ferror@plt+0x38bc>
  405774:	tbnz	w0, #0, 405488 <ferror@plt+0x3058>
  405778:	b	405950 <ferror@plt+0x3520>
  40577c:	subs	w26, w26, #0x1
  405780:	b.le	40598c <ferror@plt+0x355c>
  405784:	ldr	x0, [x25, #8]!
  405788:	bl	401fd0 <atoi@plt>
  40578c:	str	w0, [sp, #12]
  405790:	b	405488 <ferror@plt+0x3058>
  405794:	subs	w26, w26, #0x1
  405798:	b.le	40598c <ferror@plt+0x355c>
  40579c:	ldr	x0, [x25, #8]!
  4057a0:	bl	401fd0 <atoi@plt>
  4057a4:	mov	w24, w0
  4057a8:	b	405488 <ferror@plt+0x3058>
  4057ac:	subs	w26, w26, #0x1
  4057b0:	b.le	40598c <ferror@plt+0x355c>
  4057b4:	ldr	x0, [x25, #8]!
  4057b8:	add	x1, sp, #0x10
  4057bc:	mov	w2, #0xa                   	// #10
  4057c0:	bl	402190 <strtol@plt>
  4057c4:	ldr	x23, [x25]
  4057c8:	ldrb	w8, [x23]
  4057cc:	cbz	w8, 4057dc <ferror@plt+0x33ac>
  4057d0:	ldr	x8, [sp, #16]
  4057d4:	ldrb	w8, [x8]
  4057d8:	cbz	w8, 405868 <ferror@plt+0x3438>
  4057dc:	mov	x22, xzr
  4057e0:	adrp	x8, 410000 <ferror@plt+0xdbd0>
  4057e4:	add	x8, x8, #0xa30
  4057e8:	ldr	x0, [x8, x22, lsl #3]
  4057ec:	mov	x1, x23
  4057f0:	bl	402170 <strcmp@plt>
  4057f4:	cbz	w0, 405804 <ferror@plt+0x33d4>
  4057f8:	add	x22, x22, #0x1
  4057fc:	cmp	x22, #0x5
  405800:	b.ne	4057e0 <ferror@plt+0x33b0>  // b.any
  405804:	and	w8, w22, #0xff
  405808:	cmp	w8, #0x5
  40580c:	b.eq	4058f8 <ferror@plt+0x34c8>  // b.none
  405810:	mov	w8, #0x1                   	// #1
  405814:	tbnz	w8, #0, 405488 <ferror@plt+0x3058>
  405818:	b	405950 <ferror@plt+0x3520>
  40581c:	subs	w26, w26, #0x1
  405820:	b.le	40598c <ferror@plt+0x355c>
  405824:	ldr	x23, [x25, #8]!
  405828:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  40582c:	add	x1, x1, #0x596
  405830:	mov	x0, x23
  405834:	bl	402170 <strcmp@plt>
  405838:	cbz	w0, 405878 <ferror@plt+0x3448>
  40583c:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405840:	mov	x0, x23
  405844:	add	x1, x1, #0x59b
  405848:	bl	402170 <strcmp@plt>
  40584c:	cbnz	w0, 405974 <ferror@plt+0x3544>
  405850:	mov	w8, #0x2                   	// #2
  405854:	stp	wzr, w8, [sp, #4]
  405858:	b	405488 <ferror@plt+0x3058>
  40585c:	ldr	w8, [sp, #8]
  405860:	orr	w8, w8, #0x1
  405864:	b	405484 <ferror@plt+0x3054>
  405868:	mov	x22, x0
  40586c:	mov	w8, #0x1                   	// #1
  405870:	tbnz	w8, #0, 405488 <ferror@plt+0x3058>
  405874:	b	405950 <ferror@plt+0x3520>
  405878:	mov	w8, #0x2                   	// #2
  40587c:	str	w8, [sp, #8]
  405880:	mov	w8, #0x1                   	// #1
  405884:	str	w8, [sp, #4]
  405888:	b	405488 <ferror@plt+0x3058>
  40588c:	subs	w26, w26, #0x1
  405890:	b.le	40598c <ferror@plt+0x355c>
  405894:	ldr	x2, [x25, #8]!
  405898:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  40589c:	add	x1, sp, #0x44
  4058a0:	add	x0, x0, #0x4d2
  4058a4:	bl	405cec <ferror@plt+0x38bc>
  4058a8:	tbnz	w0, #0, 405488 <ferror@plt+0x3058>
  4058ac:	b	405950 <ferror@plt+0x3520>
  4058b0:	subs	w26, w26, #0x1
  4058b4:	b.le	40598c <ferror@plt+0x355c>
  4058b8:	ldr	x2, [x25, #8]!
  4058bc:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  4058c0:	add	x1, sp, #0x34
  4058c4:	add	x0, x0, #0x4e1
  4058c8:	bl	405cec <ferror@plt+0x38bc>
  4058cc:	tbnz	w0, #0, 405488 <ferror@plt+0x3058>
  4058d0:	b	405950 <ferror@plt+0x3520>
  4058d4:	subs	w26, w26, #0x1
  4058d8:	b.le	40598c <ferror@plt+0x355c>
  4058dc:	ldr	x2, [x25, #8]!
  4058e0:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  4058e4:	add	x1, sp, #0x28
  4058e8:	add	x0, x0, #0x4fd
  4058ec:	bl	405cec <ferror@plt+0x38bc>
  4058f0:	tbnz	w0, #0, 405488 <ferror@plt+0x3058>
  4058f4:	b	405950 <ferror@plt+0x3520>
  4058f8:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4058fc:	ldr	x3, [x8, #872]
  405900:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  405904:	mov	w1, #0x1e                  	// #30
  405908:	mov	w2, #0x1                   	// #1
  40590c:	add	x0, x0, #0x577
  405910:	bl	402260 <fwrite@plt>
  405914:	mov	w8, wzr
  405918:	tbnz	w8, #0, 405488 <ferror@plt+0x3058>
  40591c:	b	405950 <ferror@plt+0x3520>
  405920:	subs	w26, w26, #0x1
  405924:	b.le	40598c <ferror@plt+0x355c>
  405928:	ldr	x0, [x25, #8]!
  40592c:	bl	40b078 <ferror@plt+0x8c48>
  405930:	str	w0, [sp]
  405934:	cbnz	w0, 405488 <ferror@plt+0x3058>
  405938:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  40593c:	ldr	x0, [x8, #872]
  405940:	ldr	x2, [x25]
  405944:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405948:	add	x1, x1, #0x5c7
  40594c:	b	405470 <ferror@plt+0x3040>
  405950:	mov	w0, #0xffffffff            	// #-1
  405954:	add	sp, sp, #0x270
  405958:	ldp	x20, x19, [sp, #80]
  40595c:	ldp	x22, x21, [sp, #64]
  405960:	ldp	x24, x23, [sp, #48]
  405964:	ldp	x26, x25, [sp, #32]
  405968:	ldp	x28, x27, [sp, #16]
  40596c:	ldp	x29, x30, [sp], #96
  405970:	ret
  405974:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  405978:	ldr	x3, [x8, #872]
  40597c:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  405980:	add	x0, x0, #0x59f
  405984:	mov	w1, #0x27                  	// #39
  405988:	b	40544c <ferror@plt+0x301c>
  40598c:	bl	40915c <ferror@plt+0x6d2c>
  405990:	bl	405b00 <ferror@plt+0x36d0>
  405994:	stp	x29, x30, [sp, #-48]!
  405998:	cmp	w0, #0x1
  40599c:	stp	x22, x21, [sp, #16]
  4059a0:	stp	x20, x19, [sp, #32]
  4059a4:	mov	x29, sp
  4059a8:	b.lt	405a00 <ferror@plt+0x35d0>  // b.tstop
  4059ac:	adrp	x22, 40f000 <ferror@plt+0xcbd0>
  4059b0:	mov	w20, w0
  4059b4:	mov	x21, x1
  4059b8:	mov	x19, xzr
  4059bc:	add	x22, x22, #0xf42
  4059c0:	b	4059d4 <ferror@plt+0x35a4>
  4059c4:	mov	x19, x1
  4059c8:	subs	w20, w20, #0x1
  4059cc:	add	x21, x21, #0x8
  4059d0:	b.le	405a04 <ferror@plt+0x35d4>
  4059d4:	ldr	x0, [x21]
  4059d8:	mov	x1, x22
  4059dc:	bl	402170 <strcmp@plt>
  4059e0:	cbnz	w0, 4059c8 <ferror@plt+0x3598>
  4059e4:	subs	w20, w20, #0x1
  4059e8:	b.le	405ad8 <ferror@plt+0x36a8>
  4059ec:	ldr	x1, [x21, #8]!
  4059f0:	cbz	x19, 4059c4 <ferror@plt+0x3594>
  4059f4:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  4059f8:	add	x0, x0, #0xf42
  4059fc:	bl	4091f0 <ferror@plt+0x6dc0>
  405a00:	mov	x19, xzr
  405a04:	cbz	x19, 405a1c <ferror@plt+0x35ec>
  405a08:	mov	x0, x19
  405a0c:	bl	40b078 <ferror@plt+0x8c48>
  405a10:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  405a14:	str	w0, [x8, #976]
  405a18:	cbz	w0, 405ac0 <ferror@plt+0x3690>
  405a1c:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  405a20:	ldr	w8, [x8, #3672]
  405a24:	cbz	w8, 405a98 <ferror@plt+0x3668>
  405a28:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  405a2c:	ldr	w8, [x8, #3676]
  405a30:	mov	w9, #0x4                   	// #4
  405a34:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  405a38:	add	x0, x0, #0x320
  405a3c:	cmp	w8, #0x0
  405a40:	mov	w8, #0x2                   	// #2
  405a44:	csel	w2, w8, w9, eq  // eq = none
  405a48:	mov	w1, #0x7                   	// #7
  405a4c:	bl	40de78 <ferror@plt+0xba48>
  405a50:	tbnz	w0, #31, 405aac <ferror@plt+0x367c>
  405a54:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  405a58:	ldr	w0, [x8, #3668]
  405a5c:	bl	40bd40 <ferror@plt+0x9910>
  405a60:	adrp	x19, 422000 <ferror@plt+0x1fbd0>
  405a64:	ldr	x2, [x19, #880]
  405a68:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  405a6c:	adrp	x1, 404000 <ferror@plt+0x1bd0>
  405a70:	add	x0, x0, #0x320
  405a74:	add	x1, x1, #0x6e8
  405a78:	mov	w3, wzr
  405a7c:	bl	40e324 <ferror@plt+0xbef4>
  405a80:	tbnz	w0, #31, 405adc <ferror@plt+0x36ac>
  405a84:	bl	40bdcc <ferror@plt+0x999c>
  405a88:	ldr	x0, [x19, #880]
  405a8c:	bl	402280 <fflush@plt>
  405a90:	mov	w0, wzr
  405a94:	b	405ac8 <ferror@plt+0x3698>
  405a98:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  405a9c:	add	x0, x0, #0x320
  405aa0:	mov	w1, #0x7                   	// #7
  405aa4:	bl	40de50 <ferror@plt+0xba20>
  405aa8:	tbz	w0, #31, 405a54 <ferror@plt+0x3624>
  405aac:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  405ab0:	add	x0, x0, #0x645
  405ab4:	bl	401e90 <perror@plt>
  405ab8:	mov	w0, #0x1                   	// #1
  405abc:	bl	401e70 <exit@plt>
  405ac0:	mov	x0, x19
  405ac4:	bl	409258 <ferror@plt+0x6e28>
  405ac8:	ldp	x20, x19, [sp, #32]
  405acc:	ldp	x22, x21, [sp, #16]
  405ad0:	ldp	x29, x30, [sp], #48
  405ad4:	ret
  405ad8:	bl	40915c <ferror@plt+0x6d2c>
  405adc:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  405ae0:	ldr	x3, [x8, #872]
  405ae4:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  405ae8:	add	x0, x0, #0xa1
  405aec:	mov	w1, #0x10                  	// #16
  405af0:	mov	w2, #0x1                   	// #1
  405af4:	bl	402260 <fwrite@plt>
  405af8:	mov	w0, #0x1                   	// #1
  405afc:	bl	401e70 <exit@plt>
  405b00:	stp	x29, x30, [sp, #-16]!
  405b04:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  405b08:	ldr	x3, [x8, #872]
  405b0c:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  405b10:	add	x0, x0, #0x65e
  405b14:	mov	w1, #0x3cc                 	// #972
  405b18:	mov	w2, #0x1                   	// #1
  405b1c:	mov	x29, sp
  405b20:	bl	402260 <fwrite@plt>
  405b24:	mov	w0, #0xffffffff            	// #-1
  405b28:	bl	401e70 <exit@plt>
  405b2c:	stp	x29, x30, [sp, #-16]!
  405b30:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  405b34:	mov	w4, w0
  405b38:	add	x3, x3, #0x43f
  405b3c:	mov	w0, #0x4                   	// #4
  405b40:	mov	w1, #0x6                   	// #6
  405b44:	mov	x2, xzr
  405b48:	mov	x29, sp
  405b4c:	bl	40c684 <ferror@plt+0xa254>
  405b50:	ldp	x29, x30, [sp], #16
  405b54:	ret
  405b58:	stp	x29, x30, [sp, #-16]!
  405b5c:	and	w2, w0, #0xff
  405b60:	cmp	w2, #0x4
  405b64:	mov	x29, sp
  405b68:	b.hi	405b9c <ferror@plt+0x376c>  // b.pmore
  405b6c:	adrp	x9, 410000 <ferror@plt+0xdbd0>
  405b70:	and	x8, x0, #0xff
  405b74:	add	x9, x9, #0xa30
  405b78:	ldr	x3, [x9, x8, lsl #3]
  405b7c:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405b80:	adrp	x2, 410000 <ferror@plt+0xdbd0>
  405b84:	add	x1, x1, #0x82
  405b88:	add	x2, x2, #0x506
  405b8c:	mov	w0, #0x4                   	// #4
  405b90:	bl	404cf0 <ferror@plt+0x28c0>
  405b94:	ldp	x29, x30, [sp], #16
  405b98:	ret
  405b9c:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  405ba0:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405ba4:	add	x0, x0, #0x82
  405ba8:	add	x1, x1, #0x510
  405bac:	bl	405bc0 <ferror@plt+0x3790>
  405bb0:	ldp	x29, x30, [sp], #16
  405bb4:	ret
  405bb8:	ldrb	w0, [x0, #4]
  405bbc:	ret
  405bc0:	stp	x29, x30, [sp, #-16]!
  405bc4:	mov	w4, w2
  405bc8:	mov	x3, x1
  405bcc:	mov	x2, x0
  405bd0:	mov	w0, #0x4                   	// #4
  405bd4:	mov	w1, #0x6                   	// #6
  405bd8:	mov	x29, sp
  405bdc:	bl	40c174 <ferror@plt+0x9d44>
  405be0:	ldp	x29, x30, [sp], #16
  405be4:	ret
  405be8:	ldrh	w0, [x0, #4]
  405bec:	ret
  405bf0:	stp	x29, x30, [sp, #-48]!
  405bf4:	str	x21, [sp, #16]
  405bf8:	stp	x20, x19, [sp, #32]
  405bfc:	mov	x29, sp
  405c00:	mov	w21, w2
  405c04:	mov	x19, x1
  405c08:	mov	x20, x0
  405c0c:	bl	40be48 <ferror@plt+0x9a18>
  405c10:	tbz	w0, #0, 405c30 <ferror@plt+0x3800>
  405c14:	tst	w21, #0xff
  405c18:	cset	w3, ne  // ne = any
  405c1c:	mov	w0, #0x2                   	// #2
  405c20:	mov	x1, x19
  405c24:	mov	x2, xzr
  405c28:	bl	4048a8 <ferror@plt+0x2478>
  405c2c:	b	405c5c <ferror@plt+0x382c>
  405c30:	adrp	x8, 40f000 <ferror@plt+0xcbd0>
  405c34:	adrp	x9, 410000 <ferror@plt+0xdbd0>
  405c38:	add	x8, x8, #0xa87
  405c3c:	add	x9, x9, #0x54a
  405c40:	tst	w21, #0xff
  405c44:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405c48:	csel	x3, x9, x8, eq  // eq = none
  405c4c:	add	x1, x1, #0x543
  405c50:	mov	x0, x20
  405c54:	mov	x2, x19
  405c58:	bl	402400 <fprintf@plt>
  405c5c:	ldp	x20, x19, [sp, #32]
  405c60:	ldr	x21, [sp, #16]
  405c64:	ldp	x29, x30, [sp], #48
  405c68:	ret
  405c6c:	stp	x29, x30, [sp, #-16]!
  405c70:	and	w8, w0, #0xffff
  405c74:	cmp	w8, #0x2
  405c78:	and	x0, x0, #0xffff
  405c7c:	mov	x29, sp
  405c80:	b.cc	405c90 <ferror@plt+0x3860>  // b.lo, b.ul, b.last
  405c84:	bl	405cbc <ferror@plt+0x388c>
  405c88:	ldp	x29, x30, [sp], #16
  405c8c:	ret
  405c90:	adrp	x8, 410000 <ferror@plt+0xdbd0>
  405c94:	add	x8, x8, #0xa58
  405c98:	ldr	x3, [x8, x0, lsl #3]
  405c9c:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405ca0:	adrp	x2, 410000 <ferror@plt+0xdbd0>
  405ca4:	add	x1, x1, #0x54e
  405ca8:	add	x2, x2, #0x563
  405cac:	mov	w0, #0x4                   	// #4
  405cb0:	bl	404cf0 <ferror@plt+0x28c0>
  405cb4:	ldp	x29, x30, [sp], #16
  405cb8:	ret
  405cbc:	stp	x29, x30, [sp, #-16]!
  405cc0:	adrp	x2, 410000 <ferror@plt+0xdbd0>
  405cc4:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  405cc8:	mov	x4, x0
  405ccc:	add	x2, x2, #0x54e
  405cd0:	add	x3, x3, #0x555
  405cd4:	mov	w0, #0x4                   	// #4
  405cd8:	mov	w1, #0x6                   	// #6
  405cdc:	mov	x29, sp
  405ce0:	bl	40c5f4 <ferror@plt+0xa1c4>
  405ce4:	ldp	x29, x30, [sp], #16
  405ce8:	ret
  405cec:	stp	x29, x30, [sp, #-48]!
  405cf0:	stp	x20, x19, [sp, #32]
  405cf4:	mov	x19, x1
  405cf8:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  405cfc:	mov	x20, x0
  405d00:	add	x1, x1, #0xa87
  405d04:	mov	x0, x2
  405d08:	str	x21, [sp, #16]
  405d0c:	mov	x29, sp
  405d10:	mov	x21, x2
  405d14:	bl	402170 <strcmp@plt>
  405d18:	cbz	w0, 405d38 <ferror@plt+0x3908>
  405d1c:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405d20:	add	x1, x1, #0x54a
  405d24:	mov	x0, x21
  405d28:	bl	402170 <strcmp@plt>
  405d2c:	cbnz	w0, 405d54 <ferror@plt+0x3924>
  405d30:	mov	w8, wzr
  405d34:	b	405d3c <ferror@plt+0x390c>
  405d38:	mov	w8, #0x1                   	// #1
  405d3c:	mov	w0, #0x1                   	// #1
  405d40:	strb	w8, [x19]
  405d44:	ldp	x20, x19, [sp, #32]
  405d48:	ldr	x21, [sp, #16]
  405d4c:	ldp	x29, x30, [sp], #48
  405d50:	ret
  405d54:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  405d58:	ldr	x0, [x8, #872]
  405d5c:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405d60:	add	x1, x1, #0x616
  405d64:	mov	x2, x20
  405d68:	bl	402400 <fprintf@plt>
  405d6c:	mov	w0, wzr
  405d70:	b	405d44 <ferror@plt+0x3914>
  405d74:	sub	sp, sp, #0x40
  405d78:	stp	x20, x19, [sp, #48]
  405d7c:	mov	x20, x1
  405d80:	add	x1, sp, #0x8
  405d84:	stp	x29, x30, [sp, #32]
  405d88:	add	x29, sp, #0x20
  405d8c:	mov	x19, x0
  405d90:	bl	405de8 <ferror@plt+0x39b8>
  405d94:	cmp	w0, #0x1
  405d98:	b.ne	405dd8 <ferror@plt+0x39a8>  // b.any
  405d9c:	ldrh	w8, [x19, #4]
  405da0:	cmp	w8, #0x55
  405da4:	b.ne	405dac <ferror@plt+0x397c>  // b.any
  405da8:	bl	405e90 <ferror@plt+0x3a60>
  405dac:	ldr	x1, [sp, #16]
  405db0:	cbz	x1, 405dbc <ferror@plt+0x398c>
  405db4:	ldr	w0, [x19, #20]
  405db8:	bl	405ec0 <ferror@plt+0x3a90>
  405dbc:	ldr	x3, [sp, #24]
  405dc0:	cbz	x3, 405dd4 <ferror@plt+0x39a4>
  405dc4:	ldr	w2, [x19, #20]
  405dc8:	mov	x0, x20
  405dcc:	mov	x1, x19
  405dd0:	bl	405f34 <ferror@plt+0x3b04>
  405dd4:	mov	w0, wzr
  405dd8:	ldp	x20, x19, [sp, #48]
  405ddc:	ldp	x29, x30, [sp, #32]
  405de0:	add	sp, sp, #0x40
  405de4:	ret
  405de8:	stp	x29, x30, [sp, #-16]!
  405dec:	ldrh	w3, [x0, #4]
  405df0:	ldr	w2, [x0]
  405df4:	mov	x29, sp
  405df8:	sub	w8, w3, #0x54
  405dfc:	cmp	w8, #0x3
  405e00:	b.cs	405e44 <ferror@plt+0x3a14>  // b.hs, b.nlast
  405e04:	subs	w3, w2, #0x18
  405e08:	b.mi	405e6c <ferror@plt+0x3a3c>  // b.first
  405e0c:	adrp	x9, 422000 <ferror@plt+0x1fbd0>
  405e10:	ldr	w9, [x9, #980]
  405e14:	mov	x8, x1
  405e18:	cbz	w9, 405e28 <ferror@plt+0x39f8>
  405e1c:	ldr	w10, [x0, #20]
  405e20:	cmp	w9, w10
  405e24:	b.ne	405e60 <ferror@plt+0x3a30>  // b.any
  405e28:	add	x2, x0, #0x18
  405e2c:	mov	w1, #0x2                   	// #2
  405e30:	mov	x0, x8
  405e34:	bl	40f4d4 <ferror@plt+0xd0a4>
  405e38:	mov	w0, #0x1                   	// #1
  405e3c:	ldp	x29, x30, [sp], #16
  405e40:	ret
  405e44:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  405e48:	ldr	x8, [x8, #872]
  405e4c:	ldrh	w4, [x0, #6]
  405e50:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405e54:	add	x1, x1, #0xa99
  405e58:	mov	x0, x8
  405e5c:	bl	402400 <fprintf@plt>
  405e60:	mov	w0, wzr
  405e64:	ldp	x29, x30, [sp], #16
  405e68:	ret
  405e6c:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  405e70:	ldr	x0, [x8, #872]
  405e74:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  405e78:	add	x1, x1, #0xdba
  405e7c:	mov	w2, w3
  405e80:	bl	402400 <fprintf@plt>
  405e84:	mov	w0, #0xffffffff            	// #-1
  405e88:	ldp	x29, x30, [sp], #16
  405e8c:	ret
  405e90:	stp	x29, x30, [sp, #-16]!
  405e94:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  405e98:	adrp	x3, 40f000 <ferror@plt+0xcbd0>
  405e9c:	add	x2, x2, #0xdd3
  405ea0:	add	x3, x3, #0xddb
  405ea4:	mov	w0, #0x4                   	// #4
  405ea8:	mov	w1, #0x6                   	// #6
  405eac:	mov	w4, #0x1                   	// #1
  405eb0:	mov	x29, sp
  405eb4:	bl	40c55c <ferror@plt+0xa12c>
  405eb8:	ldp	x29, x30, [sp], #16
  405ebc:	ret
  405ec0:	stp	x29, x30, [sp, #-48]!
  405ec4:	stp	x20, x19, [sp, #32]
  405ec8:	ldrh	w8, [x1]
  405ecc:	str	x21, [sp, #16]
  405ed0:	mov	x29, sp
  405ed4:	cmp	w8, #0x8
  405ed8:	b.cc	405f24 <ferror@plt+0x3af4>  // b.lo, b.ul, b.last
  405edc:	mov	w19, w0
  405ee0:	add	x20, x1, #0x4
  405ee4:	sub	w21, w8, #0x4
  405ee8:	ldrh	w8, [x20]
  405eec:	cmp	w8, #0x4
  405ef0:	b.cc	405f24 <ferror@plt+0x3af4>  // b.lo, b.ul, b.last
  405ef4:	cmp	w21, w8
  405ef8:	b.lt	405f24 <ferror@plt+0x3af4>  // b.tstop
  405efc:	mov	w0, w19
  405f00:	mov	x1, x20
  405f04:	bl	406608 <ferror@plt+0x41d8>
  405f08:	ldrh	w8, [x20]
  405f0c:	add	w8, w8, #0x3
  405f10:	and	x8, x8, #0x1fffc
  405f14:	sub	w21, w21, w8
  405f18:	cmp	w21, #0x3
  405f1c:	add	x20, x20, x8
  405f20:	b.gt	405ee8 <ferror@plt+0x3ab8>
  405f24:	ldp	x20, x19, [sp, #32]
  405f28:	ldr	x21, [sp, #16]
  405f2c:	ldp	x29, x30, [sp], #48
  405f30:	ret
  405f34:	stp	x29, x30, [sp, #-48]!
  405f38:	stp	x20, x19, [sp, #32]
  405f3c:	mov	x20, x0
  405f40:	mov	w0, w2
  405f44:	str	x21, [sp, #16]
  405f48:	mov	x29, sp
  405f4c:	mov	x21, x3
  405f50:	mov	x19, x1
  405f54:	bl	40ae78 <ferror@plt+0x8a48>
  405f58:	ldrh	w8, [x19, #4]
  405f5c:	mov	x19, x0
  405f60:	cmp	w8, #0x56
  405f64:	b.ne	405f88 <ferror@plt+0x3b58>  // b.any
  405f68:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  405f6c:	ldr	w8, [x8, #3672]
  405f70:	cbz	w8, 405ff4 <ferror@plt+0x3bc4>
  405f74:	mov	x0, x20
  405f78:	mov	x1, x21
  405f7c:	mov	x2, x19
  405f80:	bl	40699c <ferror@plt+0x456c>
  405f84:	b	405ff4 <ferror@plt+0x3bc4>
  405f88:	ldr	w0, [x21, #8]
  405f8c:	bl	40ae78 <ferror@plt+0x8a48>
  405f90:	mov	x21, x0
  405f94:	bl	40be48 <ferror@plt+0x9a18>
  405f98:	tbz	w0, #0, 405fdc <ferror@plt+0x3bac>
  405f9c:	mov	w0, #0x2                   	// #2
  405fa0:	mov	x1, x19
  405fa4:	bl	40bec4 <ferror@plt+0x9a94>
  405fa8:	mov	x0, xzr
  405fac:	bl	40be68 <ferror@plt+0x9a38>
  405fb0:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405fb4:	add	x1, x1, #0x5f1
  405fb8:	mov	w0, #0x2                   	// #2
  405fbc:	mov	x2, xzr
  405fc0:	mov	x3, x21
  405fc4:	bl	4068b4 <ferror@plt+0x4484>
  405fc8:	bl	40bea4 <ferror@plt+0x9a74>
  405fcc:	mov	w0, #0x2                   	// #2
  405fd0:	mov	x1, xzr
  405fd4:	bl	40bf28 <ferror@plt+0x9af8>
  405fd8:	b	405ff4 <ferror@plt+0x3bc4>
  405fdc:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  405fe0:	add	x1, x1, #0xb08
  405fe4:	mov	x0, x20
  405fe8:	mov	x2, x21
  405fec:	mov	x3, x19
  405ff0:	bl	402400 <fprintf@plt>
  405ff4:	ldp	x20, x19, [sp, #32]
  405ff8:	ldr	x21, [sp, #16]
  405ffc:	ldp	x29, x30, [sp], #48
  406000:	ret
  406004:	stp	x29, x30, [sp, #-32]!
  406008:	stp	x20, x19, [sp, #16]
  40600c:	mov	w20, w0
  406010:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  406014:	add	x0, x0, #0x320
  406018:	mov	x29, sp
  40601c:	mov	x19, x1
  406020:	bl	40b1bc <ferror@plt+0x8d8c>
  406024:	subs	w20, w20, #0x1
  406028:	b.lt	40609c <ferror@plt+0x3c6c>  // b.tstop
  40602c:	ldr	x0, [x19]
  406030:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  406034:	add	x1, x1, #0xe82
  406038:	bl	4093e0 <ferror@plt+0x6fb0>
  40603c:	tbz	w0, #0, 4060ac <ferror@plt+0x3c7c>
  406040:	ldr	x0, [x19]
  406044:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  406048:	add	x1, x1, #0xe95
  40604c:	bl	4093e0 <ferror@plt+0x6fb0>
  406050:	tbz	w0, #0, 4060bc <ferror@plt+0x3c8c>
  406054:	ldr	x0, [x19]
  406058:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  40605c:	add	x1, x1, #0xc3b
  406060:	bl	4093e0 <ferror@plt+0x6fb0>
  406064:	tbz	w0, #0, 406090 <ferror@plt+0x3c60>
  406068:	ldr	x0, [x19]
  40606c:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  406070:	add	x1, x1, #0xea0
  406074:	bl	4093e0 <ferror@plt+0x6fb0>
  406078:	tbz	w0, #0, 406090 <ferror@plt+0x3c60>
  40607c:	ldr	x0, [x19]
  406080:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  406084:	add	x1, x1, #0xea4
  406088:	bl	4093e0 <ferror@plt+0x6fb0>
  40608c:	tbnz	w0, #0, 4060dc <ferror@plt+0x3cac>
  406090:	add	x1, x19, #0x8
  406094:	mov	w0, w20
  406098:	b	4060a4 <ferror@plt+0x3c74>
  40609c:	mov	w0, wzr
  4060a0:	mov	x1, xzr
  4060a4:	bl	4063dc <ferror@plt+0x3fac>
  4060a8:	b	4060d0 <ferror@plt+0x3ca0>
  4060ac:	add	x3, x19, #0x8
  4060b0:	mov	w0, #0x54                  	// #84
  4060b4:	mov	w1, #0x600                 	// #1536
  4060b8:	b	4060c8 <ferror@plt+0x3c98>
  4060bc:	add	x3, x19, #0x8
  4060c0:	mov	w0, #0x55                  	// #85
  4060c4:	mov	w1, wzr
  4060c8:	mov	w2, w20
  4060cc:	bl	406114 <ferror@plt+0x3ce4>
  4060d0:	ldp	x20, x19, [sp, #16]
  4060d4:	ldp	x29, x30, [sp], #32
  4060d8:	ret
  4060dc:	ldr	x0, [x19]
  4060e0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4060e4:	add	x1, x1, #0xa7c
  4060e8:	bl	4093e0 <ferror@plt+0x6fb0>
  4060ec:	tbz	w0, #0, 406110 <ferror@plt+0x3ce0>
  4060f0:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4060f4:	ldr	x0, [x8, #872]
  4060f8:	ldr	x2, [x19]
  4060fc:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  406100:	add	x1, x1, #0xa68
  406104:	bl	402400 <fprintf@plt>
  406108:	mov	w0, #0xffffffff            	// #-1
  40610c:	bl	401e70 <exit@plt>
  406110:	bl	4065dc <ferror@plt+0x41ac>
  406114:	stp	x29, x30, [sp, #-96]!
  406118:	stp	x28, x27, [sp, #16]
  40611c:	stp	x26, x25, [sp, #32]
  406120:	stp	x24, x23, [sp, #48]
  406124:	stp	x22, x21, [sp, #64]
  406128:	stp	x20, x19, [sp, #80]
  40612c:	mov	x29, sp
  406130:	sub	sp, sp, #0x450
  406134:	mov	w23, w2
  406138:	mov	w19, w1
  40613c:	mov	w24, w0
  406140:	add	x0, sp, #0x30
  406144:	mov	w2, #0x418                 	// #1048
  406148:	mov	w1, wzr
  40614c:	mov	x22, x3
  406150:	bl	402050 <memset@plt>
  406154:	mov	w8, #0x18                  	// #24
  406158:	orr	w9, w19, #0x1
  40615c:	mov	w10, #0x7                   	// #7
  406160:	cmp	w23, #0x1
  406164:	strh	w24, [sp, #52]
  406168:	stp	xzr, xzr, [sp, #16]
  40616c:	str	wzr, [sp, #40]
  406170:	str	w8, [sp, #48]
  406174:	strh	w9, [sp, #54]
  406178:	strb	w10, [sp, #64]
  40617c:	str	xzr, [sp, #32]
  406180:	b.lt	4062a0 <ferror@plt+0x3e70>  // b.tstop
  406184:	adrp	x26, 40f000 <ferror@plt+0xcbd0>
  406188:	adrp	x27, 410000 <ferror@plt+0xdbd0>
  40618c:	adrp	x28, 410000 <ferror@plt+0xdbd0>
  406190:	mov	x20, xzr
  406194:	mov	x21, xzr
  406198:	mov	x25, xzr
  40619c:	add	x26, x26, #0xf42
  4061a0:	add	x27, x27, #0xae3
  4061a4:	add	x28, x28, #0x5f1
  4061a8:	str	wzr, [sp, #12]
  4061ac:	b	4061d0 <ferror@plt+0x3da0>
  4061b0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4061b4:	mov	x0, x19
  4061b8:	add	x1, x1, #0xa7c
  4061bc:	bl	4093e0 <ferror@plt+0x6fb0>
  4061c0:	tbz	w0, #0, 4063d8 <ferror@plt+0x3fa8>
  4061c4:	subs	w23, w23, #0x1
  4061c8:	add	x22, x22, #0x8
  4061cc:	b.le	4062b0 <ferror@plt+0x3e80>
  4061d0:	ldr	x19, [x22]
  4061d4:	mov	x1, x26
  4061d8:	mov	x0, x19
  4061dc:	bl	402170 <strcmp@plt>
  4061e0:	cbz	w0, 406258 <ferror@plt+0x3e28>
  4061e4:	mov	x0, x19
  4061e8:	mov	x1, x27
  4061ec:	bl	402170 <strcmp@plt>
  4061f0:	cbz	w0, 406268 <ferror@plt+0x3e38>
  4061f4:	mov	x0, x19
  4061f8:	mov	x1, x28
  4061fc:	bl	402170 <strcmp@plt>
  406200:	cbz	w0, 406278 <ferror@plt+0x3e48>
  406204:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  406208:	mov	x0, x19
  40620c:	add	x1, x1, #0xf21
  406210:	bl	402170 <strcmp@plt>
  406214:	cbz	w0, 406288 <ferror@plt+0x3e58>
  406218:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  40621c:	mov	x0, x19
  406220:	add	x1, x1, #0xf80
  406224:	bl	402170 <strcmp@plt>
  406228:	cbz	w0, 4061c4 <ferror@plt+0x3d94>
  40622c:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  406230:	mov	x0, x19
  406234:	add	x1, x1, #0xc9f
  406238:	bl	402170 <strcmp@plt>
  40623c:	cbnz	w0, 4061b0 <ferror@plt+0x3d80>
  406240:	subs	w23, w23, #0x1
  406244:	b.le	4063d4 <ferror@plt+0x3fa4>
  406248:	ldr	x0, [x22, #8]!
  40624c:	bl	401fd0 <atoi@plt>
  406250:	str	w0, [sp, #12]
  406254:	b	4061c4 <ferror@plt+0x3d94>
  406258:	subs	w23, w23, #0x1
  40625c:	b.le	4063d4 <ferror@plt+0x3fa4>
  406260:	ldr	x25, [x22, #8]!
  406264:	b	4061c4 <ferror@plt+0x3d94>
  406268:	subs	w23, w23, #0x1
  40626c:	b.le	4063d4 <ferror@plt+0x3fa4>
  406270:	ldr	x20, [x22, #8]!
  406274:	b	4061c4 <ferror@plt+0x3d94>
  406278:	subs	w23, w23, #0x1
  40627c:	b.le	4063d4 <ferror@plt+0x3fa4>
  406280:	ldr	x21, [x22, #8]!
  406284:	b	4061c4 <ferror@plt+0x3d94>
  406288:	cmp	w24, #0x54
  40628c:	b.ne	4061c4 <ferror@plt+0x3d94>  // b.any
  406290:	ldrb	w8, [sp, #20]
  406294:	orr	w8, w8, #0x1
  406298:	strb	w8, [sp, #20]
  40629c:	b	4061c4 <ferror@plt+0x3d94>
  4062a0:	mov	x25, xzr
  4062a4:	mov	x21, xzr
  4062a8:	mov	x20, xzr
  4062ac:	str	wzr, [sp, #12]
  4062b0:	cbz	x21, 406390 <ferror@plt+0x3f60>
  4062b4:	cbz	x25, 406390 <ferror@plt+0x3f60>
  4062b8:	cbz	x20, 406390 <ferror@plt+0x3f60>
  4062bc:	mov	x0, x25
  4062c0:	bl	40b078 <ferror@plt+0x8c48>
  4062c4:	str	w0, [sp, #68]
  4062c8:	cbz	w0, 406300 <ferror@plt+0x3ed0>
  4062cc:	mov	x0, x21
  4062d0:	bl	40b078 <ferror@plt+0x8c48>
  4062d4:	str	w0, [sp, #16]
  4062d8:	cbz	w0, 40630c <ferror@plt+0x3edc>
  4062dc:	add	x8, sp, #0x10
  4062e0:	add	x19, x8, #0x8
  4062e4:	mov	w0, #0x2                   	// #2
  4062e8:	mov	x1, x20
  4062ec:	mov	x2, x19
  4062f0:	bl	402200 <inet_pton@plt>
  4062f4:	cbz	w0, 406318 <ferror@plt+0x3ee8>
  4062f8:	mov	w0, #0x800                 	// #2048
  4062fc:	b	406330 <ferror@plt+0x3f00>
  406300:	mov	x0, x25
  406304:	bl	409258 <ferror@plt+0x6e28>
  406308:	b	406370 <ferror@plt+0x3f40>
  40630c:	mov	x0, x21
  406310:	bl	409258 <ferror@plt+0x6e28>
  406314:	b	406370 <ferror@plt+0x3f40>
  406318:	mov	w0, #0xa                   	// #10
  40631c:	mov	x1, x20
  406320:	mov	x2, x19
  406324:	bl	402200 <inet_pton@plt>
  406328:	cbz	w0, 4063b4 <ferror@plt+0x3f84>
  40632c:	mov	w0, #0x86dd                	// #34525
  406330:	bl	40687c <ferror@plt+0x444c>
  406334:	ldr	w8, [sp, #12]
  406338:	strh	w0, [sp, #40]
  40633c:	add	x0, sp, #0x30
  406340:	add	x3, sp, #0x10
  406344:	mov	w1, #0x418                 	// #1048
  406348:	mov	w2, #0x1                   	// #1
  40634c:	mov	w4, #0x1c                  	// #28
  406350:	strh	w8, [sp, #22]
  406354:	bl	40efa4 <ferror@plt+0xcb74>
  406358:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  40635c:	add	x0, x0, #0x320
  406360:	add	x1, sp, #0x30
  406364:	mov	x2, xzr
  406368:	bl	40e5fc <ferror@plt+0xc1cc>
  40636c:	asr	w0, w0, #31
  406370:	add	sp, sp, #0x450
  406374:	ldp	x20, x19, [sp, #80]
  406378:	ldp	x22, x21, [sp, #64]
  40637c:	ldp	x24, x23, [sp, #48]
  406380:	ldp	x26, x25, [sp, #32]
  406384:	ldp	x28, x27, [sp, #16]
  406388:	ldp	x29, x30, [sp], #96
  40638c:	ret
  406390:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  406394:	ldr	x3, [x8, #872]
  406398:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  40639c:	add	x0, x0, #0xb57
  4063a0:	mov	w1, #0x3c                  	// #60
  4063a4:	mov	w2, #0x1                   	// #1
  4063a8:	bl	402260 <fwrite@plt>
  4063ac:	mov	w0, #0xffffffff            	// #-1
  4063b0:	b	406370 <ferror@plt+0x3f40>
  4063b4:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4063b8:	ldr	x0, [x8, #872]
  4063bc:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4063c0:	add	x1, x1, #0xb94
  4063c4:	mov	x2, x20
  4063c8:	bl	402400 <fprintf@plt>
  4063cc:	mov	w0, #0xffffffff            	// #-1
  4063d0:	b	406370 <ferror@plt+0x3f40>
  4063d4:	bl	40915c <ferror@plt+0x6d2c>
  4063d8:	bl	4065dc <ferror@plt+0x41ac>
  4063dc:	stp	x29, x30, [sp, #-80]!
  4063e0:	cmp	w0, #0x1
  4063e4:	str	x25, [sp, #16]
  4063e8:	stp	x24, x23, [sp, #32]
  4063ec:	stp	x22, x21, [sp, #48]
  4063f0:	stp	x20, x19, [sp, #64]
  4063f4:	mov	x29, sp
  4063f8:	b.lt	40648c <ferror@plt+0x405c>  // b.tstop
  4063fc:	adrp	x22, 40f000 <ferror@plt+0xcbd0>
  406400:	adrp	x23, 410000 <ferror@plt+0xdbd0>
  406404:	mov	w20, w0
  406408:	mov	x21, x1
  40640c:	mov	x19, xzr
  406410:	add	x22, x22, #0xf42
  406414:	add	x23, x23, #0xc9f
  406418:	adrp	x25, 422000 <ferror@plt+0x1fbd0>
  40641c:	b	406438 <ferror@plt+0x4008>
  406420:	mov	x0, x1
  406424:	bl	401fd0 <atoi@plt>
  406428:	str	w0, [x25, #984]
  40642c:	subs	w20, w20, #0x1
  406430:	add	x21, x21, #0x8
  406434:	b.le	406490 <ferror@plt+0x4060>
  406438:	ldr	x24, [x21]
  40643c:	mov	x1, x22
  406440:	mov	x0, x24
  406444:	bl	402170 <strcmp@plt>
  406448:	cbz	w0, 406474 <ferror@plt+0x4044>
  40644c:	mov	x0, x24
  406450:	mov	x1, x23
  406454:	bl	402170 <strcmp@plt>
  406458:	cbnz	w0, 40642c <ferror@plt+0x3ffc>
  40645c:	subs	w20, w20, #0x1
  406460:	b.le	4065c0 <ferror@plt+0x4190>
  406464:	ldr	w8, [x25, #984]
  406468:	ldr	x1, [x21, #8]!
  40646c:	cbz	w8, 406420 <ferror@plt+0x3ff0>
  406470:	b	4065d0 <ferror@plt+0x41a0>
  406474:	subs	w20, w20, #0x1
  406478:	b.le	4065c0 <ferror@plt+0x4190>
  40647c:	ldr	x1, [x21, #8]!
  406480:	cbnz	x19, 4065c4 <ferror@plt+0x4194>
  406484:	mov	x19, x1
  406488:	b	40642c <ferror@plt+0x3ffc>
  40648c:	mov	x19, xzr
  406490:	cbz	x19, 4064a8 <ferror@plt+0x4078>
  406494:	mov	x0, x19
  406498:	bl	40b078 <ferror@plt+0x8c48>
  40649c:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4064a0:	str	w0, [x8, #980]
  4064a4:	cbz	w0, 40656c <ferror@plt+0x413c>
  4064a8:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  4064ac:	ldr	w0, [x8, #3668]
  4064b0:	bl	40bd40 <ferror@plt+0x9910>
  4064b4:	mov	x0, xzr
  4064b8:	bl	40be68 <ferror@plt+0x9a38>
  4064bc:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  4064c0:	add	x0, x0, #0x320
  4064c4:	mov	w1, #0x7                   	// #7
  4064c8:	bl	40dd14 <ferror@plt+0xb8e4>
  4064cc:	tbnz	w0, #31, 406578 <ferror@plt+0x4148>
  4064d0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4064d4:	add	x1, x1, #0xcff
  4064d8:	mov	w0, #0x2                   	// #2
  4064dc:	bl	40bec4 <ferror@plt+0x9a94>
  4064e0:	adrp	x19, 422000 <ferror@plt+0x1fbd0>
  4064e4:	ldr	x2, [x19, #880]
  4064e8:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  4064ec:	adrp	x1, 406000 <ferror@plt+0x3bd0>
  4064f0:	add	x0, x0, #0x320
  4064f4:	add	x1, x1, #0xbec
  4064f8:	mov	w3, wzr
  4064fc:	bl	40e324 <ferror@plt+0xbef4>
  406500:	tbnz	w0, #31, 406588 <ferror@plt+0x4158>
  406504:	mov	w0, #0x2                   	// #2
  406508:	mov	x1, xzr
  40650c:	bl	40bf28 <ferror@plt+0x9af8>
  406510:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  406514:	add	x0, x0, #0x320
  406518:	mov	w1, #0x7                   	// #7
  40651c:	bl	40dd14 <ferror@plt+0xb8e4>
  406520:	tbnz	w0, #31, 406578 <ferror@plt+0x4148>
  406524:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  406528:	add	x0, x0, #0xefe
  40652c:	bl	40be68 <ferror@plt+0x9a38>
  406530:	ldr	x2, [x19, #880]
  406534:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  406538:	adrp	x1, 406000 <ferror@plt+0x3bd0>
  40653c:	add	x0, x0, #0x320
  406540:	add	x1, x1, #0xc34
  406544:	mov	w3, wzr
  406548:	bl	40e324 <ferror@plt+0xbef4>
  40654c:	tbnz	w0, #31, 406588 <ferror@plt+0x4158>
  406550:	bl	40bea4 <ferror@plt+0x9a74>
  406554:	bl	40bea4 <ferror@plt+0x9a74>
  406558:	bl	40bdcc <ferror@plt+0x999c>
  40655c:	ldr	x0, [x19, #880]
  406560:	bl	402280 <fflush@plt>
  406564:	mov	w0, wzr
  406568:	b	4065a8 <ferror@plt+0x4178>
  40656c:	mov	x0, x19
  406570:	bl	409258 <ferror@plt+0x6e28>
  406574:	b	4065a8 <ferror@plt+0x4178>
  406578:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  40657c:	add	x0, x0, #0x88
  406580:	bl	401e90 <perror@plt>
  406584:	b	4065a4 <ferror@plt+0x4174>
  406588:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  40658c:	ldr	x3, [x8, #872]
  406590:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  406594:	add	x0, x0, #0xa1
  406598:	mov	w1, #0x10                  	// #16
  40659c:	mov	w2, #0x1                   	// #1
  4065a0:	bl	402260 <fwrite@plt>
  4065a4:	mov	w0, #0xffffffff            	// #-1
  4065a8:	ldp	x20, x19, [sp, #64]
  4065ac:	ldp	x22, x21, [sp, #48]
  4065b0:	ldp	x24, x23, [sp, #32]
  4065b4:	ldr	x25, [sp, #16]
  4065b8:	ldp	x29, x30, [sp], #80
  4065bc:	ret
  4065c0:	bl	40915c <ferror@plt+0x6d2c>
  4065c4:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  4065c8:	add	x0, x0, #0xf42
  4065cc:	bl	4091f0 <ferror@plt+0x6dc0>
  4065d0:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  4065d4:	add	x0, x0, #0xc9f
  4065d8:	bl	4091f0 <ferror@plt+0x6dc0>
  4065dc:	stp	x29, x30, [sp, #-16]!
  4065e0:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4065e4:	ldr	x3, [x8, #872]
  4065e8:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  4065ec:	add	x0, x0, #0xbaa
  4065f0:	mov	w1, #0x8a                  	// #138
  4065f4:	mov	w2, #0x1                   	// #1
  4065f8:	mov	x29, sp
  4065fc:	bl	402260 <fwrite@plt>
  406600:	mov	w0, #0xffffffff            	// #-1
  406604:	bl	401e70 <exit@plt>
  406608:	sub	sp, sp, #0x40
  40660c:	stp	x29, x30, [sp, #16]
  406610:	stp	x22, x21, [sp, #32]
  406614:	stp	x20, x19, [sp, #48]
  406618:	ldrh	w8, [x1]
  40661c:	add	x29, sp, #0x10
  406620:	cmp	w8, #0x8
  406624:	b.cc	40668c <ferror@plt+0x425c>  // b.lo, b.ul, b.last
  406628:	mov	w19, w0
  40662c:	sub	w21, w8, #0x4
  406630:	add	x22, x1, #0x4
  406634:	ldrh	w8, [x22]
  406638:	cmp	w8, #0x4
  40663c:	b.cc	40668c <ferror@plt+0x425c>  // b.lo, b.ul, b.last
  406640:	cmp	w21, w8
  406644:	b.lt	40668c <ferror@plt+0x425c>  // b.tstop
  406648:	add	x2, x22, #0x20
  40664c:	sub	w3, w8, #0x20
  406650:	mov	x0, sp
  406654:	mov	w1, #0x1                   	// #1
  406658:	add	x20, x22, #0x4
  40665c:	bl	40f4d4 <ferror@plt+0xd0a4>
  406660:	mov	x2, sp
  406664:	mov	w0, w19
  406668:	mov	x1, x20
  40666c:	bl	4066a0 <ferror@plt+0x4270>
  406670:	ldrh	w8, [x22]
  406674:	add	w8, w8, #0x3
  406678:	and	x8, x8, #0x1fffc
  40667c:	sub	w21, w21, w8
  406680:	cmp	w21, #0x3
  406684:	add	x22, x22, x8
  406688:	b.gt	406634 <ferror@plt+0x4204>
  40668c:	ldp	x20, x19, [sp, #48]
  406690:	ldp	x22, x21, [sp, #32]
  406694:	ldp	x29, x30, [sp, #16]
  406698:	add	sp, sp, #0x40
  40669c:	ret
  4066a0:	sub	sp, sp, #0x80
  4066a4:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4066a8:	ldr	w8, [x8, #984]
  4066ac:	stp	x22, x21, [sp, #96]
  4066b0:	stp	x20, x19, [sp, #112]
  4066b4:	mov	x19, x2
  4066b8:	mov	x20, x1
  4066bc:	mov	w21, w0
  4066c0:	stp	x29, x30, [sp, #64]
  4066c4:	stp	x24, x23, [sp, #80]
  4066c8:	add	x29, sp, #0x40
  4066cc:	cbz	w8, 4066dc <ferror@plt+0x42ac>
  4066d0:	ldrh	w9, [x20, #6]
  4066d4:	cmp	w8, w9
  4066d8:	b.ne	406864 <ferror@plt+0x4434>  // b.any
  4066dc:	ldrh	w23, [x20, #24]
  4066e0:	mov	w0, #0x800                 	// #2048
  4066e4:	add	x22, x20, #0x8
  4066e8:	bl	40687c <ferror@plt+0x444c>
  4066ec:	cmp	w23, w0, uxth
  4066f0:	mov	w8, #0xa                   	// #10
  4066f4:	mov	w9, #0x2                   	// #2
  4066f8:	mov	w0, w21
  4066fc:	csel	w23, w9, w8, eq  // eq = none
  406700:	bl	40ae78 <ferror@plt+0x8a48>
  406704:	mov	x24, x0
  406708:	mov	x0, xzr
  40670c:	bl	40be68 <ferror@plt+0x9a38>
  406710:	mov	w0, w21
  406714:	bl	406888 <ferror@plt+0x4458>
  406718:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  40671c:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  406720:	add	x2, x2, #0xf42
  406724:	add	x3, x3, #0xad3
  406728:	mov	w0, #0x4                   	// #4
  40672c:	mov	w1, wzr
  406730:	mov	x4, x24
  406734:	bl	40c4c4 <ferror@plt+0xa094>
  406738:	ldr	w0, [x20]
  40673c:	bl	40ae78 <ferror@plt+0x8a48>
  406740:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  406744:	adrp	x2, 410000 <ferror@plt+0xdbd0>
  406748:	mov	x3, x0
  40674c:	add	x1, x1, #0x5f1
  406750:	add	x2, x2, #0xada
  406754:	mov	w0, #0x4                   	// #4
  406758:	bl	4068b4 <ferror@plt+0x4484>
  40675c:	mov	w0, w23
  406760:	bl	40ca54 <ferror@plt+0xa624>
  406764:	mov	w21, w0
  406768:	mov	x2, sp
  40676c:	mov	w3, #0x40                  	// #64
  406770:	mov	w0, w23
  406774:	mov	x1, x22
  406778:	bl	402420 <inet_ntop@plt>
  40677c:	adrp	x2, 410000 <ferror@plt+0xdbd0>
  406780:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  406784:	mov	x4, x0
  406788:	add	x2, x2, #0xae3
  40678c:	add	x3, x3, #0xae7
  406790:	mov	w0, #0x4                   	// #4
  406794:	mov	w1, w21
  406798:	bl	40c4c4 <ferror@plt+0xa094>
  40679c:	ldrb	w8, [x20, #4]
  4067a0:	adrp	x9, 40f000 <ferror@plt+0xcbd0>
  4067a4:	adrp	x10, 40f000 <ferror@plt+0xcbd0>
  4067a8:	add	x9, x9, #0xf21
  4067ac:	add	x10, x10, #0xf80
  4067b0:	tst	w8, #0x1
  4067b4:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4067b8:	adrp	x2, 411000 <ferror@plt+0xebd0>
  4067bc:	csel	x3, x10, x9, eq  // eq = none
  4067c0:	add	x1, x1, #0x82
  4067c4:	add	x2, x2, #0xda
  4067c8:	mov	w0, #0x4                   	// #4
  4067cc:	bl	4068b4 <ferror@plt+0x4484>
  4067d0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4067d4:	add	x1, x1, #0xef3
  4067d8:	mov	w0, #0x2                   	// #2
  4067dc:	bl	40bec4 <ferror@plt+0x9a94>
  4067e0:	ldrb	w8, [x20, #5]
  4067e4:	tbz	w8, #0, 406804 <ferror@plt+0x43d4>
  4067e8:	adrp	x2, 411000 <ferror@plt+0xebd0>
  4067ec:	adrp	x3, 40f000 <ferror@plt+0xcbd0>
  4067f0:	add	x2, x2, #0xda
  4067f4:	add	x3, x3, #0xf12
  4067f8:	mov	w0, #0x4                   	// #4
  4067fc:	mov	x1, xzr
  406800:	bl	4068b4 <ferror@plt+0x4484>
  406804:	mov	w0, #0x2                   	// #2
  406808:	mov	x1, xzr
  40680c:	bl	40bf28 <ferror@plt+0x9af8>
  406810:	ldrh	w0, [x20, #6]
  406814:	cbz	w0, 40681c <ferror@plt+0x43ec>
  406818:	bl	4068d8 <ferror@plt+0x44a8>
  40681c:	cbz	x19, 40685c <ferror@plt+0x442c>
  406820:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  406824:	ldr	w8, [x8, #3688]
  406828:	cbz	w8, 40685c <ferror@plt+0x442c>
  40682c:	ldr	x0, [x19, #8]
  406830:	cbz	x0, 40685c <ferror@plt+0x442c>
  406834:	bl	406908 <ferror@plt+0x44d8>
  406838:	bl	406910 <ferror@plt+0x44e0>
  40683c:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  406840:	adrp	x2, 411000 <ferror@plt+0xebd0>
  406844:	adrp	x3, 422000 <ferror@plt+0x1fbd0>
  406848:	add	x1, x1, #0xaf7
  40684c:	add	x2, x2, #0xda
  406850:	add	x3, x3, #0x3dc
  406854:	mov	w0, #0x4                   	// #4
  406858:	bl	4068b4 <ferror@plt+0x4484>
  40685c:	bl	40c794 <ferror@plt+0xa364>
  406860:	bl	40bea4 <ferror@plt+0x9a74>
  406864:	ldp	x20, x19, [sp, #112]
  406868:	ldp	x22, x21, [sp, #96]
  40686c:	ldp	x24, x23, [sp, #80]
  406870:	ldp	x29, x30, [sp, #64]
  406874:	add	sp, sp, #0x80
  406878:	ret
  40687c:	rev	w8, w0
  406880:	lsr	w0, w8, #16
  406884:	ret
  406888:	stp	x29, x30, [sp, #-16]!
  40688c:	adrp	x2, 411000 <ferror@plt+0xebd0>
  406890:	mov	w4, w0
  406894:	add	x2, x2, #0x390
  406898:	mov	w0, #0x2                   	// #2
  40689c:	mov	w1, #0x6                   	// #6
  4068a0:	mov	x3, xzr
  4068a4:	mov	x29, sp
  4068a8:	bl	40bf7c <ferror@plt+0x9b4c>
  4068ac:	ldp	x29, x30, [sp], #16
  4068b0:	ret
  4068b4:	stp	x29, x30, [sp, #-16]!
  4068b8:	mov	x4, x3
  4068bc:	mov	x3, x2
  4068c0:	mov	x2, x1
  4068c4:	mov	w1, #0x6                   	// #6
  4068c8:	mov	x29, sp
  4068cc:	bl	40c4c4 <ferror@plt+0xa094>
  4068d0:	ldp	x29, x30, [sp], #16
  4068d4:	ret
  4068d8:	stp	x29, x30, [sp, #-16]!
  4068dc:	adrp	x2, 410000 <ferror@plt+0xdbd0>
  4068e0:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  4068e4:	mov	w4, w0
  4068e8:	add	x2, x2, #0xc9f
  4068ec:	add	x3, x3, #0xaef
  4068f0:	mov	w0, #0x4                   	// #4
  4068f4:	mov	w1, #0x6                   	// #6
  4068f8:	mov	x29, sp
  4068fc:	bl	40c174 <ferror@plt+0x9d44>
  406900:	ldp	x29, x30, [sp], #16
  406904:	ret
  406908:	ldr	w0, [x0, #4]
  40690c:	ret
  406910:	sub	sp, sp, #0x20
  406914:	mov	w1, w0
  406918:	mov	x0, sp
  40691c:	stp	x29, x30, [sp, #16]
  406920:	add	x29, sp, #0x10
  406924:	bl	406968 <ferror@plt+0x4538>
  406928:	ldp	x3, x8, [sp]
  40692c:	mov	x9, #0x594b                	// #22859
  406930:	movk	x9, #0x3886, lsl #16
  406934:	movk	x9, #0xc5d6, lsl #32
  406938:	movk	x9, #0x346d, lsl #48
  40693c:	umulh	x8, x8, x9
  406940:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  406944:	adrp	x2, 410000 <ferror@plt+0xdbd0>
  406948:	lsr	x4, x8, #11
  40694c:	add	x0, x0, #0x3dc
  406950:	add	x2, x2, #0xafd
  406954:	mov	w1, #0x20                  	// #32
  406958:	bl	401f80 <snprintf@plt>
  40695c:	ldp	x29, x30, [sp, #16]
  406960:	add	sp, sp, #0x20
  406964:	ret
  406968:	mov	x9, #0x34db                	// #13531
  40696c:	movk	x9, #0xd7b6, lsl #16
  406970:	mov	w8, #0x2710                	// #10000
  406974:	movk	x9, #0xde82, lsl #32
  406978:	movk	x9, #0x431b, lsl #48
  40697c:	mul	x8, x1, x8
  406980:	mov	x10, #0xffffffffffffbdc0    	// #-16960
  406984:	umulh	x9, x8, x9
  406988:	movk	x10, #0xfff0, lsl #16
  40698c:	lsr	x9, x9, #18
  406990:	madd	x8, x9, x10, x8
  406994:	stp	x9, x8, [x0]
  406998:	ret
  40699c:	stp	x29, x30, [sp, #-96]!
  4069a0:	stp	x26, x25, [sp, #32]
  4069a4:	stp	x24, x23, [sp, #48]
  4069a8:	stp	x22, x21, [sp, #64]
  4069ac:	stp	x20, x19, [sp, #80]
  4069b0:	ldrh	w22, [x1]
  4069b4:	str	x27, [sp, #16]
  4069b8:	mov	x29, sp
  4069bc:	mov	x19, x2
  4069c0:	mov	x21, x1
  4069c4:	mov	x20, x0
  4069c8:	bl	40be48 <ferror@plt+0x9a18>
  4069cc:	adrp	x26, 426000 <stdin@@GLIBC_2.17+0x3c88>
  4069d0:	tbz	w0, #0, 4069ec <ferror@plt+0x45bc>
  4069d4:	mov	w0, #0x2                   	// #2
  4069d8:	mov	x1, x19
  4069dc:	bl	40bec4 <ferror@plt+0x9a94>
  4069e0:	cmp	w22, #0x8
  4069e4:	b.cs	4069fc <ferror@plt+0x45cc>  // b.hs, b.nlast
  4069e8:	b	406afc <ferror@plt+0x46cc>
  4069ec:	ldr	w8, [x26, #3688]
  4069f0:	cbz	w8, 406ae0 <ferror@plt+0x46b0>
  4069f4:	cmp	w22, #0x8
  4069f8:	b.cc	406afc <ferror@plt+0x46cc>  // b.lo, b.ul, b.last
  4069fc:	sub	w27, w22, #0x4
  406a00:	adrp	x22, 410000 <ferror@plt+0xdbd0>
  406a04:	adrp	x23, 40f000 <ferror@plt+0xcbd0>
  406a08:	adrp	x24, 410000 <ferror@plt+0xdbd0>
  406a0c:	add	x21, x21, #0x4
  406a10:	add	x22, x22, #0x5f1
  406a14:	add	x23, x23, #0xe4f
  406a18:	add	x24, x24, #0xb3b
  406a1c:	b	406a40 <ferror@plt+0x4610>
  406a20:	bl	40bea4 <ferror@plt+0x9a74>
  406a24:	ldrh	w8, [x21]
  406a28:	add	w8, w8, #0x3
  406a2c:	and	x8, x8, #0x1fffc
  406a30:	sub	w27, w27, w8
  406a34:	cmp	w27, #0x3
  406a38:	add	x21, x21, x8
  406a3c:	b.le	406afc <ferror@plt+0x46cc>
  406a40:	ldrh	w8, [x21]
  406a44:	cmp	w8, #0x4
  406a48:	b.cc	406afc <ferror@plt+0x46cc>  // b.lo, b.ul, b.last
  406a4c:	cmp	w27, w8
  406a50:	b.lt	406afc <ferror@plt+0x46cc>  // b.tstop
  406a54:	ldr	w0, [x21, #4]
  406a58:	bl	40ae78 <ferror@plt+0x8a48>
  406a5c:	mov	x25, x0
  406a60:	bl	40be48 <ferror@plt+0x9a18>
  406a64:	tbz	w0, #0, 406a98 <ferror@plt+0x4668>
  406a68:	mov	x0, xzr
  406a6c:	bl	40be68 <ferror@plt+0x9a38>
  406a70:	mov	w0, #0x2                   	// #2
  406a74:	mov	x1, x22
  406a78:	mov	x2, xzr
  406a7c:	mov	x3, x25
  406a80:	bl	4068b4 <ferror@plt+0x4484>
  406a84:	ldr	w8, [x26, #3688]
  406a88:	cbz	w8, 406a20 <ferror@plt+0x45f0>
  406a8c:	mov	x0, x21
  406a90:	bl	406b30 <ferror@plt+0x4700>
  406a94:	b	406a20 <ferror@plt+0x45f0>
  406a98:	ldr	w8, [x26, #3688]
  406a9c:	cbz	w8, 406acc <ferror@plt+0x469c>
  406aa0:	mov	x0, x20
  406aa4:	mov	x1, x24
  406aa8:	mov	x2, x19
  406aac:	mov	x3, x25
  406ab0:	bl	402400 <fprintf@plt>
  406ab4:	mov	x0, x21
  406ab8:	bl	406b30 <ferror@plt+0x4700>
  406abc:	mov	w0, #0xa                   	// #10
  406ac0:	mov	x1, x20
  406ac4:	bl	401f60 <fputc@plt>
  406ac8:	b	406a24 <ferror@plt+0x45f4>
  406acc:	mov	x0, x20
  406ad0:	mov	x1, x23
  406ad4:	mov	x2, x25
  406ad8:	bl	402400 <fprintf@plt>
  406adc:	b	406a24 <ferror@plt+0x45f4>
  406ae0:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  406ae4:	add	x1, x1, #0xb26
  406ae8:	mov	x0, x20
  406aec:	mov	x2, x19
  406af0:	bl	402400 <fprintf@plt>
  406af4:	cmp	w22, #0x8
  406af8:	b.cs	4069fc <ferror@plt+0x45cc>  // b.hs, b.nlast
  406afc:	ldr	w8, [x26, #3688]
  406b00:	cbnz	w8, 406b08 <ferror@plt+0x46d8>
  406b04:	bl	40c794 <ferror@plt+0xa364>
  406b08:	mov	w0, #0x2                   	// #2
  406b0c:	mov	x1, xzr
  406b10:	bl	40bf28 <ferror@plt+0x9af8>
  406b14:	ldp	x20, x19, [sp, #80]
  406b18:	ldp	x22, x21, [sp, #64]
  406b1c:	ldp	x24, x23, [sp, #48]
  406b20:	ldp	x26, x25, [sp, #32]
  406b24:	ldr	x27, [sp, #16]
  406b28:	ldp	x29, x30, [sp], #96
  406b2c:	ret
  406b30:	sub	sp, sp, #0x30
  406b34:	stp	x29, x30, [sp, #32]
  406b38:	mov	x2, x0
  406b3c:	ldrh	w8, [x2], #8
  406b40:	add	x0, sp, #0x8
  406b44:	mov	w1, #0x2                   	// #2
  406b48:	add	x29, sp, #0x20
  406b4c:	sub	w3, w8, #0x8
  406b50:	bl	40f4d4 <ferror@plt+0xd0a4>
  406b54:	ldr	x0, [sp, #16]
  406b58:	cbz	x0, 406b84 <ferror@plt+0x4754>
  406b5c:	bl	406908 <ferror@plt+0x44d8>
  406b60:	bl	406910 <ferror@plt+0x44e0>
  406b64:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  406b68:	adrp	x2, 411000 <ferror@plt+0xebd0>
  406b6c:	adrp	x3, 422000 <ferror@plt+0x1fbd0>
  406b70:	add	x1, x1, #0xaf7
  406b74:	add	x2, x2, #0xda
  406b78:	add	x3, x3, #0x3dc
  406b7c:	mov	w0, #0x4                   	// #4
  406b80:	bl	4068b4 <ferror@plt+0x4484>
  406b84:	ldr	x0, [sp, #24]
  406b88:	cbz	x0, 406bc4 <ferror@plt+0x4794>
  406b8c:	bl	406bd0 <ferror@plt+0x47a0>
  406b90:	bl	406bd8 <ferror@plt+0x47a8>
  406b94:	adrp	x8, 40f000 <ferror@plt+0xcbd0>
  406b98:	adrp	x9, 40f000 <ferror@plt+0xcbd0>
  406b9c:	add	x8, x8, #0xf21
  406ba0:	add	x9, x9, #0xf80
  406ba4:	tst	w0, #0x1
  406ba8:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  406bac:	adrp	x2, 411000 <ferror@plt+0xebd0>
  406bb0:	csel	x3, x9, x8, ne  // ne = any
  406bb4:	add	x1, x1, #0xb52
  406bb8:	add	x2, x2, #0xda
  406bbc:	mov	w0, #0x4                   	// #4
  406bc0:	bl	4068b4 <ferror@plt+0x4484>
  406bc4:	ldp	x29, x30, [sp, #32]
  406bc8:	add	sp, sp, #0x30
  406bcc:	ret
  406bd0:	ldrb	w0, [x0, #4]
  406bd4:	ret
  406bd8:	orr	w8, w0, #0x2
  406bdc:	and	w8, w8, #0xff
  406be0:	cmp	w8, #0x3
  406be4:	cset	w0, eq  // eq = none
  406be8:	ret
  406bec:	sub	sp, sp, #0x40
  406bf0:	add	x1, sp, #0x8
  406bf4:	stp	x29, x30, [sp, #32]
  406bf8:	str	x19, [sp, #48]
  406bfc:	add	x29, sp, #0x20
  406c00:	mov	x19, x0
  406c04:	bl	405de8 <ferror@plt+0x39b8>
  406c08:	cmp	w0, #0x1
  406c0c:	b.ne	406c24 <ferror@plt+0x47f4>  // b.any
  406c10:	ldr	x1, [sp, #16]
  406c14:	cbz	x1, 406c20 <ferror@plt+0x47f0>
  406c18:	ldr	w0, [x19, #20]
  406c1c:	bl	405ec0 <ferror@plt+0x3a90>
  406c20:	mov	w0, wzr
  406c24:	ldr	x19, [sp, #48]
  406c28:	ldp	x29, x30, [sp, #32]
  406c2c:	add	sp, sp, #0x40
  406c30:	ret
  406c34:	sub	sp, sp, #0x40
  406c38:	stp	x20, x19, [sp, #48]
  406c3c:	mov	x20, x1
  406c40:	add	x1, sp, #0x8
  406c44:	stp	x29, x30, [sp, #32]
  406c48:	add	x29, sp, #0x20
  406c4c:	mov	x19, x0
  406c50:	bl	405de8 <ferror@plt+0x39b8>
  406c54:	cmp	w0, #0x1
  406c58:	b.ne	406c78 <ferror@plt+0x4848>  // b.any
  406c5c:	ldr	x3, [sp, #24]
  406c60:	cbz	x3, 406c74 <ferror@plt+0x4844>
  406c64:	ldr	w2, [x19, #20]
  406c68:	mov	x0, x20
  406c6c:	mov	x1, x19
  406c70:	bl	405f34 <ferror@plt+0x3b04>
  406c74:	mov	w0, wzr
  406c78:	ldp	x20, x19, [sp, #48]
  406c7c:	ldp	x29, x30, [sp, #32]
  406c80:	add	sp, sp, #0x40
  406c84:	ret
  406c88:	stp	x29, x30, [sp, #-64]!
  406c8c:	stp	x24, x23, [sp, #16]
  406c90:	stp	x22, x21, [sp, #32]
  406c94:	stp	x20, x19, [sp, #48]
  406c98:	ldrh	w20, [x0]
  406c9c:	mov	x19, x0
  406ca0:	mov	w0, w1
  406ca4:	adrp	x1, 411000 <ferror@plt+0xebd0>
  406ca8:	add	x1, x1, #0xdb
  406cac:	mov	w2, wzr
  406cb0:	mov	x29, sp
  406cb4:	bl	406d9c <ferror@plt+0x496c>
  406cb8:	cmp	w20, #0x8
  406cbc:	b.cc	406d84 <ferror@plt+0x4954>  // b.lo, b.ul, b.last
  406cc0:	add	x21, x19, #0x4
  406cc4:	sub	w23, w20, #0x4
  406cc8:	adrp	x19, 40f000 <ferror@plt+0xcbd0>
  406ccc:	adrp	x20, 411000 <ferror@plt+0xebd0>
  406cd0:	mov	w22, wzr
  406cd4:	add	x19, x19, #0xd03
  406cd8:	adrp	x24, 422000 <ferror@plt+0x1fbd0>
  406cdc:	add	x20, x20, #0xdb
  406ce0:	ldrh	w8, [x21]
  406ce4:	cmp	w8, #0x4
  406ce8:	b.cc	406d84 <ferror@plt+0x4954>  // b.lo, b.ul, b.last
  406cec:	cmp	w23, w8
  406cf0:	b.lt	406d84 <ferror@plt+0x4954>  // b.tstop
  406cf4:	ldrh	w8, [x21, #2]
  406cf8:	cmp	w8, #0x2
  406cfc:	b.ne	406d54 <ferror@plt+0x4924>  // b.any
  406d00:	ldrh	w1, [x21, #4]
  406d04:	tbnz	w1, #4, 406d0c <ferror@plt+0x48dc>
  406d08:	ldrh	w22, [x21, #6]
  406d0c:	ldrh	w0, [x21, #6]
  406d10:	bl	406e14 <ferror@plt+0x49e4>
  406d14:	cmn	w0, #0x1
  406d18:	b.eq	406d7c <ferror@plt+0x494c>  // b.none
  406d1c:	cbz	w0, 406d54 <ferror@plt+0x4924>
  406d20:	mov	x0, xzr
  406d24:	bl	40be68 <ferror@plt+0x9a38>
  406d28:	ldrh	w2, [x21, #6]
  406d2c:	and	w1, w22, #0xffff
  406d30:	mov	x0, x19
  406d34:	bl	406e50 <ferror@plt+0x4a20>
  406d38:	ldrh	w0, [x21, #4]
  406d3c:	bl	406ecc <ferror@plt+0x4a9c>
  406d40:	bl	40bea4 <ferror@plt+0x9a74>
  406d44:	ldr	x2, [x24, #856]
  406d48:	mov	w0, #0x1                   	// #1
  406d4c:	mov	x1, x20
  406d50:	bl	406f40 <ferror@plt+0x4b10>
  406d54:	mov	w8, wzr
  406d58:	tbnz	w8, #0, 406d84 <ferror@plt+0x4954>
  406d5c:	ldrh	w8, [x21]
  406d60:	add	w8, w8, #0x3
  406d64:	and	x8, x8, #0x1fffc
  406d68:	sub	w23, w23, w8
  406d6c:	cmp	w23, #0x3
  406d70:	add	x21, x21, x8
  406d74:	b.gt	406ce0 <ferror@plt+0x48b0>
  406d78:	b	406d84 <ferror@plt+0x4954>
  406d7c:	mov	w8, #0x1                   	// #1
  406d80:	tbz	w8, #0, 406d5c <ferror@plt+0x492c>
  406d84:	bl	406f64 <ferror@plt+0x4b34>
  406d88:	ldp	x20, x19, [sp, #48]
  406d8c:	ldp	x22, x21, [sp, #32]
  406d90:	ldp	x24, x23, [sp, #16]
  406d94:	ldp	x29, x30, [sp], #64
  406d98:	ret
  406d9c:	stp	x29, x30, [sp, #-48]!
  406da0:	str	x21, [sp, #16]
  406da4:	mov	w21, w0
  406da8:	mov	x0, xzr
  406dac:	stp	x20, x19, [sp, #32]
  406db0:	mov	x29, sp
  406db4:	mov	w19, w2
  406db8:	mov	x20, x1
  406dbc:	bl	40be68 <ferror@plt+0x9a38>
  406dc0:	mov	w0, w21
  406dc4:	bl	40ae78 <ferror@plt+0x8a48>
  406dc8:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  406dcc:	mov	x4, x0
  406dd0:	add	x2, x2, #0xde8
  406dd4:	mov	w0, #0x4                   	// #4
  406dd8:	mov	w1, wzr
  406ddc:	mov	x3, x20
  406de0:	bl	40c4c4 <ferror@plt+0xa094>
  406de4:	adrp	x8, 410000 <ferror@plt+0xdbd0>
  406de8:	adrp	x9, 40f000 <ferror@plt+0xcbd0>
  406dec:	add	x8, x8, #0xc72
  406df0:	add	x9, x9, #0xafb
  406df4:	cmp	w19, #0x0
  406df8:	csel	x1, x9, x8, eq  // eq = none
  406dfc:	mov	w0, #0x2                   	// #2
  406e00:	bl	40bec4 <ferror@plt+0x9a94>
  406e04:	ldp	x20, x19, [sp, #32]
  406e08:	ldr	x21, [sp, #16]
  406e0c:	ldp	x29, x30, [sp], #48
  406e10:	ret
  406e14:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  406e18:	ldr	w8, [x8, #1020]
  406e1c:	and	w9, w0, #0xffff
  406e20:	tbnz	w1, #4, 406e38 <ferror@plt+0x4a08>
  406e24:	cbz	w8, 406e38 <ferror@plt+0x4a08>
  406e28:	cmp	w8, w9
  406e2c:	b.cs	406e38 <ferror@plt+0x4a08>  // b.hs, b.nlast
  406e30:	mov	w0, #0xffffffff            	// #-1
  406e34:	ret
  406e38:	tbnz	w1, #3, 406e48 <ferror@plt+0x4a18>
  406e3c:	cmp	w8, w9
  406e40:	cset	w0, ls  // ls = plast
  406e44:	ret
  406e48:	mov	w0, wzr
  406e4c:	ret
  406e50:	sub	sp, sp, #0x70
  406e54:	str	x21, [sp, #80]
  406e58:	stp	x20, x19, [sp, #96]
  406e5c:	mov	w19, w2
  406e60:	mov	x21, x0
  406e64:	adrp	x2, 410000 <ferror@plt+0xdbd0>
  406e68:	mov	w20, w1
  406e6c:	add	x2, x2, #0xc7a
  406e70:	mov	x0, sp
  406e74:	mov	w1, #0x40                  	// #64
  406e78:	mov	x3, x21
  406e7c:	stp	x29, x30, [sp, #64]
  406e80:	add	x29, sp, #0x40
  406e84:	bl	401f80 <snprintf@plt>
  406e88:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  406e8c:	add	x1, x1, #0xc80
  406e90:	mov	x0, x21
  406e94:	mov	w2, w20
  406e98:	bl	407750 <ferror@plt+0x5320>
  406e9c:	cmp	w20, w19
  406ea0:	b.eq	406eb8 <ferror@plt+0x4a88>  // b.none
  406ea4:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  406ea8:	add	x1, x1, #0xc85
  406eac:	mov	x0, sp
  406eb0:	mov	w2, w19
  406eb4:	bl	407750 <ferror@plt+0x5320>
  406eb8:	ldp	x20, x19, [sp, #96]
  406ebc:	ldr	x21, [sp, #80]
  406ec0:	ldp	x29, x30, [sp, #64]
  406ec4:	add	sp, sp, #0x70
  406ec8:	ret
  406ecc:	stp	x29, x30, [sp, #-32]!
  406ed0:	str	x19, [sp, #16]
  406ed4:	ands	w19, w0, #0xffff
  406ed8:	mov	x29, sp
  406edc:	b.eq	406f34 <ferror@plt+0x4b04>  // b.none
  406ee0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  406ee4:	add	x1, x1, #0xef3
  406ee8:	mov	w0, #0x2                   	// #2
  406eec:	bl	40bec4 <ferror@plt+0x9a94>
  406ef0:	tbz	w19, #1, 406f0c <ferror@plt+0x4adc>
  406ef4:	adrp	x1, 411000 <ferror@plt+0xebd0>
  406ef8:	adrp	x2, 410000 <ferror@plt+0xdbd0>
  406efc:	add	x1, x1, #0xda
  406f00:	add	x2, x2, #0xc89
  406f04:	mov	w0, #0x4                   	// #4
  406f08:	bl	406f40 <ferror@plt+0x4b10>
  406f0c:	tbz	w19, #2, 406f28 <ferror@plt+0x4af8>
  406f10:	adrp	x1, 411000 <ferror@plt+0xebd0>
  406f14:	adrp	x2, 410000 <ferror@plt+0xdbd0>
  406f18:	add	x1, x1, #0xda
  406f1c:	add	x2, x2, #0xc8e
  406f20:	mov	w0, #0x4                   	// #4
  406f24:	bl	406f40 <ferror@plt+0x4b10>
  406f28:	mov	w0, #0x2                   	// #2
  406f2c:	mov	x1, xzr
  406f30:	bl	40bf28 <ferror@plt+0x9af8>
  406f34:	ldr	x19, [sp, #16]
  406f38:	ldp	x29, x30, [sp], #32
  406f3c:	ret
  406f40:	stp	x29, x30, [sp, #-16]!
  406f44:	mov	x4, x2
  406f48:	mov	x3, x1
  406f4c:	mov	w1, #0x6                   	// #6
  406f50:	mov	x2, xzr
  406f54:	mov	x29, sp
  406f58:	bl	40c4c4 <ferror@plt+0xa094>
  406f5c:	ldp	x29, x30, [sp], #16
  406f60:	ret
  406f64:	stp	x29, x30, [sp, #-16]!
  406f68:	mov	w0, #0x2                   	// #2
  406f6c:	mov	x1, xzr
  406f70:	mov	x29, sp
  406f74:	bl	40bf28 <ferror@plt+0x9af8>
  406f78:	bl	40bea4 <ferror@plt+0x9a74>
  406f7c:	ldp	x29, x30, [sp], #16
  406f80:	ret
  406f84:	stp	x29, x30, [sp, #-32]!
  406f88:	stp	x20, x19, [sp, #16]
  406f8c:	mov	w20, w0
  406f90:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  406f94:	add	x0, x0, #0x320
  406f98:	mov	x29, sp
  406f9c:	mov	x19, x1
  406fa0:	bl	40b1bc <ferror@plt+0x8d8c>
  406fa4:	subs	w20, w20, #0x1
  406fa8:	b.lt	407034 <ferror@plt+0x4c04>  // b.tstop
  406fac:	ldr	x0, [x19]
  406fb0:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  406fb4:	add	x1, x1, #0xe82
  406fb8:	bl	4093e0 <ferror@plt+0x6fb0>
  406fbc:	tbz	w0, #0, 407040 <ferror@plt+0x4c10>
  406fc0:	ldr	x0, [x19]
  406fc4:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  406fc8:	add	x1, x1, #0xe95
  406fcc:	bl	4093e0 <ferror@plt+0x6fb0>
  406fd0:	tbz	w0, #0, 40704c <ferror@plt+0x4c1c>
  406fd4:	ldr	x0, [x19]
  406fd8:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  406fdc:	add	x1, x1, #0xc3b
  406fe0:	bl	4093e0 <ferror@plt+0x6fb0>
  406fe4:	tbz	w0, #0, 407060 <ferror@plt+0x4c30>
  406fe8:	ldr	x0, [x19]
  406fec:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  406ff0:	add	x1, x1, #0xea0
  406ff4:	bl	4093e0 <ferror@plt+0x6fb0>
  406ff8:	tbz	w0, #0, 407060 <ferror@plt+0x4c30>
  406ffc:	ldr	x0, [x19]
  407000:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  407004:	add	x1, x1, #0xea4
  407008:	bl	4093e0 <ferror@plt+0x6fb0>
  40700c:	tbz	w0, #0, 407060 <ferror@plt+0x4c30>
  407010:	ldr	x0, [x19]
  407014:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  407018:	add	x1, x1, #0xc35
  40701c:	bl	4093e0 <ferror@plt+0x6fb0>
  407020:	tbnz	w0, #0, 40707c <ferror@plt+0x4c4c>
  407024:	add	x1, x19, #0x8
  407028:	mov	w2, #0x1                   	// #1
  40702c:	mov	w0, w20
  407030:	b	40706c <ferror@plt+0x4c3c>
  407034:	mov	w0, wzr
  407038:	mov	x1, xzr
  40703c:	b	407068 <ferror@plt+0x4c38>
  407040:	add	x2, x19, #0x8
  407044:	mov	w0, #0x13                  	// #19
  407048:	b	407054 <ferror@plt+0x4c24>
  40704c:	add	x2, x19, #0x8
  407050:	mov	w0, #0x11                  	// #17
  407054:	mov	w1, w20
  407058:	bl	4070b4 <ferror@plt+0x4c84>
  40705c:	b	407070 <ferror@plt+0x4c40>
  407060:	add	x1, x19, #0x8
  407064:	mov	w0, w20
  407068:	mov	w2, wzr
  40706c:	bl	407480 <ferror@plt+0x5050>
  407070:	ldp	x20, x19, [sp, #16]
  407074:	ldp	x29, x30, [sp], #32
  407078:	ret
  40707c:	ldr	x0, [x19]
  407080:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  407084:	add	x1, x1, #0xa7c
  407088:	bl	4093e0 <ferror@plt+0x6fb0>
  40708c:	tbz	w0, #0, 4070b0 <ferror@plt+0x4c80>
  407090:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  407094:	ldr	x0, [x8, #872]
  407098:	ldr	x2, [x19]
  40709c:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4070a0:	add	x1, x1, #0xc40
  4070a4:	bl	402400 <fprintf@plt>
  4070a8:	mov	w0, #0xffffffff            	// #-1
  4070ac:	bl	401e70 <exit@plt>
  4070b0:	bl	407724 <ferror@plt+0x52f4>
  4070b4:	stp	x29, x30, [sp, #-96]!
  4070b8:	stp	x28, x27, [sp, #16]
  4070bc:	stp	x26, x25, [sp, #32]
  4070c0:	stp	x24, x23, [sp, #48]
  4070c4:	stp	x22, x21, [sp, #64]
  4070c8:	stp	x20, x19, [sp, #80]
  4070cc:	mov	x29, sp
  4070d0:	sub	sp, sp, #0x450
  4070d4:	mov	w19, w0
  4070d8:	stur	w1, [x29, #-12]
  4070dc:	stur	x2, [x29, #-24]
  4070e0:	add	x0, sp, #0x18
  4070e4:	mov	w2, #0x420                 	// #1056
  4070e8:	mov	w1, wzr
  4070ec:	bl	402050 <memset@plt>
  4070f0:	ldur	w27, [x29, #-12]
  4070f4:	mov	w8, #0x20                  	// #32
  4070f8:	mov	w9, #0x1                   	// #1
  4070fc:	str	w8, [sp, #24]
  407100:	mov	w8, #0x7                   	// #7
  407104:	cmp	w27, #0x1
  407108:	strh	w19, [sp, #28]
  40710c:	strh	w9, [sp, #30]
  407110:	strb	w8, [sp, #40]
  407114:	str	xzr, [sp, #16]
  407118:	b.lt	4072d4 <ferror@plt+0x4ea4>  // b.tstop
  40711c:	adrp	x24, 40f000 <ferror@plt+0xcbd0>
  407120:	adrp	x25, 410000 <ferror@plt+0xdbd0>
  407124:	mov	w20, wzr
  407128:	mov	w19, wzr
  40712c:	mov	x23, xzr
  407130:	mov	w21, #0xffff                	// #65535
  407134:	add	x24, x24, #0xf42
  407138:	add	x25, x25, #0xc9f
  40713c:	mov	w22, #0xffff                	// #65535
  407140:	str	wzr, [sp, #12]
  407144:	b	407168 <ferror@plt+0x4d38>
  407148:	orr	w20, w20, #0x2
  40714c:	ldur	w8, [x29, #-12]
  407150:	ldur	x9, [x29, #-24]
  407154:	subs	w27, w8, #0x1
  407158:	add	x8, x9, #0x8
  40715c:	stur	w27, [x29, #-12]
  407160:	stur	x8, [x29, #-24]
  407164:	b.le	4072ec <ferror@plt+0x4ebc>
  407168:	ldur	x26, [x29, #-24]
  40716c:	mov	x1, x24
  407170:	ldr	x28, [x26]
  407174:	mov	x0, x28
  407178:	bl	402170 <strcmp@plt>
  40717c:	cbz	w0, 407220 <ferror@plt+0x4df0>
  407180:	mov	x0, x28
  407184:	mov	x1, x25
  407188:	bl	402170 <strcmp@plt>
  40718c:	cbz	w0, 40723c <ferror@plt+0x4e0c>
  407190:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  407194:	mov	x0, x28
  407198:	add	x1, x1, #0xef9
  40719c:	bl	402170 <strcmp@plt>
  4071a0:	cbz	w0, 407148 <ferror@plt+0x4d18>
  4071a4:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4071a8:	mov	x0, x28
  4071ac:	add	x1, x1, #0xe70
  4071b0:	bl	402170 <strcmp@plt>
  4071b4:	cbz	w0, 40728c <ferror@plt+0x4e5c>
  4071b8:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4071bc:	mov	x0, x28
  4071c0:	add	x1, x1, #0xc9e
  4071c4:	bl	402170 <strcmp@plt>
  4071c8:	cbz	w0, 4072a4 <ferror@plt+0x4e74>
  4071cc:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4071d0:	mov	x0, x28
  4071d4:	add	x1, x1, #0xca3
  4071d8:	bl	402170 <strcmp@plt>
  4071dc:	cbz	w0, 4072ac <ferror@plt+0x4e7c>
  4071e0:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4071e4:	mov	x0, x28
  4071e8:	add	x1, x1, #0xcac
  4071ec:	bl	402170 <strcmp@plt>
  4071f0:	cbz	w0, 4072b4 <ferror@plt+0x4e84>
  4071f4:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  4071f8:	mov	x0, x28
  4071fc:	add	x1, x1, #0xa7c
  407200:	bl	4093e0 <ferror@plt+0x6fb0>
  407204:	tbnz	w0, #0, 40714c <ferror@plt+0x4d1c>
  407208:	add	x8, x26, #0x8
  40720c:	subs	w9, w27, #0x1
  407210:	stur	x8, [x29, #-24]
  407214:	stur	w9, [x29, #-12]
  407218:	b.gt	40714c <ferror@plt+0x4d1c>
  40721c:	b	40747c <ferror@plt+0x504c>
  407220:	add	x8, x26, #0x8
  407224:	subs	w9, w27, #0x1
  407228:	stur	x8, [x29, #-24]
  40722c:	stur	w9, [x29, #-12]
  407230:	b.le	40747c <ferror@plt+0x504c>
  407234:	ldr	x23, [x8]
  407238:	b	40714c <ferror@plt+0x4d1c>
  40723c:	add	x26, x26, #0x8
  407240:	subs	w8, w27, #0x1
  407244:	stur	x26, [x29, #-24]
  407248:	stur	w8, [x29, #-12]
  40724c:	b.le	40747c <ferror@plt+0x504c>
  407250:	ldr	x22, [x26]
  407254:	mov	w1, #0x2d                  	// #45
  407258:	mov	x0, x22
  40725c:	bl	402240 <strchr@plt>
  407260:	cbz	x0, 407294 <ferror@plt+0x4e64>
  407264:	mov	x28, x0
  407268:	strb	wzr, [x28], #1
  40726c:	ldr	x0, [x26]
  407270:	bl	401fd0 <atoi@plt>
  407274:	mov	w22, w0
  407278:	mov	x0, x28
  40727c:	bl	401fd0 <atoi@plt>
  407280:	mov	w21, w0
  407284:	orr	w19, w19, #0x8
  407288:	b	40714c <ferror@plt+0x4d1c>
  40728c:	orr	w20, w20, #0x1
  407290:	b	40714c <ferror@plt+0x4d1c>
  407294:	mov	x0, x22
  407298:	bl	401fd0 <atoi@plt>
  40729c:	mov	w22, w0
  4072a0:	b	40714c <ferror@plt+0x4d1c>
  4072a4:	orr	w19, w19, #0x2
  4072a8:	b	40714c <ferror@plt+0x4d1c>
  4072ac:	orr	w19, w19, #0x4
  4072b0:	b	40714c <ferror@plt+0x4d1c>
  4072b4:	sub	x0, x29, #0xc
  4072b8:	sub	x1, x29, #0x18
  4072bc:	add	x2, sp, #0x14
  4072c0:	add	x3, sp, #0x10
  4072c4:	bl	407778 <ferror@plt+0x5348>
  4072c8:	mov	w8, #0x1                   	// #1
  4072cc:	str	w8, [sp, #12]
  4072d0:	b	40714c <ferror@plt+0x4d1c>
  4072d4:	mov	x23, xzr
  4072d8:	mov	w19, wzr
  4072dc:	str	wzr, [sp, #12]
  4072e0:	mov	w20, wzr
  4072e4:	mov	w22, #0xffff                	// #65535
  4072e8:	mov	w21, #0xffff                	// #65535
  4072ec:	cbz	x23, 4073ec <ferror@plt+0x4fbc>
  4072f0:	mvn	w8, w22
  4072f4:	tst	w8, #0xffff
  4072f8:	b.eq	4073ec <ferror@plt+0x4fbc>  // b.none
  4072fc:	mov	x0, x23
  407300:	bl	40b078 <ferror@plt+0x8c48>
  407304:	str	w0, [sp, #44]
  407308:	cbz	w0, 407410 <ferror@plt+0x4fe0>
  40730c:	sxth	w2, w22
  407310:	cmp	w2, #0x1, lsl #12
  407314:	b.ge	407430 <ferror@plt+0x5000>  // b.tcont
  407318:	tbz	w19, #3, 407344 <ferror@plt+0x4f14>
  40731c:	cmp	w2, w21, sxth
  407320:	sxth	w3, w21
  407324:	b.ge	40744c <ferror@plt+0x501c>  // b.tcont
  407328:	mvn	w8, w21
  40732c:	tst	w8, #0xffff
  407330:	b.eq	40744c <ferror@plt+0x501c>  // b.none
  407334:	cmp	w3, #0x1, lsl #12
  407338:	b.ge	40744c <ferror@plt+0x501c>  // b.tcont
  40733c:	and	w8, w19, #0xffff
  407340:	tbnz	w8, #1, 407468 <ferror@plt+0x5038>
  407344:	add	x0, sp, #0x18
  407348:	mov	w1, #0x420                 	// #1056
  40734c:	mov	w2, #0x1a                  	// #26
  407350:	bl	40f1e0 <ferror@plt+0xcdb0>
  407354:	tst	w20, #0xffff
  407358:	mov	x23, x0
  40735c:	b.eq	407374 <ferror@plt+0x4f44>  // b.none
  407360:	add	x0, sp, #0x18
  407364:	mov	w1, #0x420                 	// #1056
  407368:	mov	w2, wzr
  40736c:	mov	w3, w20
  407370:	bl	40f05c <ferror@plt+0xcc2c>
  407374:	ldr	w8, [sp, #12]
  407378:	tbz	w8, #0, 407394 <ferror@plt+0x4f64>
  40737c:	ldp	w4, w3, [sp, #16]
  407380:	add	x0, sp, #0x18
  407384:	mov	w1, w22
  407388:	mov	w2, w21
  40738c:	bl	407888 <ferror@plt+0x5458>
  407390:	b	4073a8 <ferror@plt+0x4f78>
  407394:	add	x0, sp, #0x18
  407398:	mov	w1, w22
  40739c:	mov	w2, w21
  4073a0:	mov	w3, w19
  4073a4:	bl	407904 <ferror@plt+0x54d4>
  4073a8:	add	x0, sp, #0x18
  4073ac:	mov	x1, x23
  4073b0:	bl	40f218 <ferror@plt+0xcde8>
  4073b4:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  4073b8:	add	x0, x0, #0x320
  4073bc:	add	x1, sp, #0x18
  4073c0:	mov	x2, xzr
  4073c4:	bl	40e5fc <ferror@plt+0xc1cc>
  4073c8:	asr	w0, w0, #31
  4073cc:	add	sp, sp, #0x450
  4073d0:	ldp	x20, x19, [sp, #80]
  4073d4:	ldp	x22, x21, [sp, #64]
  4073d8:	ldp	x24, x23, [sp, #48]
  4073dc:	ldp	x26, x25, [sp, #32]
  4073e0:	ldp	x28, x27, [sp, #16]
  4073e4:	ldp	x29, x30, [sp], #96
  4073e8:	ret
  4073ec:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4073f0:	ldr	x3, [x8, #872]
  4073f4:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  4073f8:	add	x0, x0, #0xcb8
  4073fc:	mov	w1, #0x2b                  	// #43
  407400:	mov	w2, #0x1                   	// #1
  407404:	bl	402260 <fwrite@plt>
  407408:	mov	w0, #0xffffffff            	// #-1
  40740c:	b	4073cc <ferror@plt+0x4f9c>
  407410:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  407414:	ldr	x0, [x8, #872]
  407418:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  40741c:	add	x1, x1, #0x4c
  407420:	mov	x2, x23
  407424:	bl	402400 <fprintf@plt>
  407428:	mov	w0, #0xffffffff            	// #-1
  40742c:	b	4073cc <ferror@plt+0x4f9c>
  407430:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  407434:	ldr	x0, [x8, #872]
  407438:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  40743c:	add	x1, x1, #0xce4
  407440:	bl	402400 <fprintf@plt>
  407444:	mov	w0, #0xffffffff            	// #-1
  407448:	b	4073cc <ferror@plt+0x4f9c>
  40744c:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  407450:	ldr	x0, [x8, #872]
  407454:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  407458:	add	x1, x1, #0xcfb
  40745c:	bl	402400 <fprintf@plt>
  407460:	mov	w0, #0xffffffff            	// #-1
  407464:	b	4073cc <ferror@plt+0x4f9c>
  407468:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  40746c:	ldr	x3, [x8, #872]
  407470:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  407474:	add	x0, x0, #0xd19
  407478:	b	4073fc <ferror@plt+0x4fcc>
  40747c:	bl	40915c <ferror@plt+0x6d2c>
  407480:	stp	x29, x30, [sp, #-80]!
  407484:	mov	x29, sp
  407488:	cmp	w0, #0x1
  40748c:	str	x25, [sp, #16]
  407490:	stp	x24, x23, [sp, #32]
  407494:	stp	x22, x21, [sp, #48]
  407498:	stp	x20, x19, [sp, #64]
  40749c:	str	w2, [x29, #28]
  4074a0:	b.lt	407534 <ferror@plt+0x5104>  // b.tstop
  4074a4:	adrp	x22, 40f000 <ferror@plt+0xcbd0>
  4074a8:	adrp	x23, 410000 <ferror@plt+0xdbd0>
  4074ac:	mov	x20, x1
  4074b0:	mov	w21, w0
  4074b4:	mov	x19, xzr
  4074b8:	add	x22, x22, #0xf42
  4074bc:	add	x23, x23, #0xc9f
  4074c0:	adrp	x25, 422000 <ferror@plt+0x1fbd0>
  4074c4:	b	4074d4 <ferror@plt+0x50a4>
  4074c8:	subs	w21, w21, #0x1
  4074cc:	add	x20, x20, #0x8
  4074d0:	b.le	407538 <ferror@plt+0x5108>
  4074d4:	ldr	x24, [x20]
  4074d8:	mov	x1, x22
  4074dc:	mov	x0, x24
  4074e0:	bl	402170 <strcmp@plt>
  4074e4:	cbz	w0, 40751c <ferror@plt+0x50ec>
  4074e8:	mov	x0, x24
  4074ec:	mov	x1, x23
  4074f0:	bl	402170 <strcmp@plt>
  4074f4:	cbnz	w0, 4074c8 <ferror@plt+0x5098>
  4074f8:	subs	w21, w21, #0x1
  4074fc:	b.le	4076c4 <ferror@plt+0x5294>
  407500:	ldr	w8, [x25, #1020]
  407504:	ldr	x1, [x20, #8]!
  407508:	cbnz	w8, 4076d4 <ferror@plt+0x52a4>
  40750c:	mov	x0, x1
  407510:	bl	401fd0 <atoi@plt>
  407514:	str	w0, [x25, #1020]
  407518:	b	4074c8 <ferror@plt+0x5098>
  40751c:	subs	w21, w21, #0x1
  407520:	b.le	4076c4 <ferror@plt+0x5294>
  407524:	ldr	x1, [x20, #8]!
  407528:	cbnz	x19, 4076c8 <ferror@plt+0x5298>
  40752c:	mov	x19, x1
  407530:	b	4074c8 <ferror@plt+0x5098>
  407534:	mov	x19, xzr
  407538:	cbz	x19, 407550 <ferror@plt+0x5120>
  40753c:	mov	x0, x19
  407540:	bl	40b078 <ferror@plt+0x8c48>
  407544:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  407548:	str	w0, [x8, #1024]
  40754c:	cbz	w0, 4076a4 <ferror@plt+0x5274>
  407550:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  407554:	ldr	w0, [x8, #3668]
  407558:	bl	40bd40 <ferror@plt+0x9910>
  40755c:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  407560:	ldr	w8, [x8, #3688]
  407564:	adrp	x19, 422000 <ferror@plt+0x1fbd0>
  407568:	cbz	w8, 407610 <ferror@plt+0x51e0>
  40756c:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  407570:	add	x0, x0, #0x320
  407574:	mov	w2, #0x2                   	// #2
  407578:	mov	w1, wzr
  40757c:	bl	40e088 <ferror@plt+0xbc58>
  407580:	tbnz	w0, #31, 4076e0 <ferror@plt+0x52b0>
  407584:	bl	40be48 <ferror@plt+0x9a18>
  407588:	tbnz	w0, #0, 4075a0 <ferror@plt+0x5170>
  40758c:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  407590:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  407594:	add	x0, x0, #0xd92
  407598:	add	x1, x1, #0x5f1
  40759c:	bl	402390 <printf@plt>
  4075a0:	ldr	x2, [x19, #880]
  4075a4:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  4075a8:	adrp	x1, 407000 <ferror@plt+0x4bd0>
  4075ac:	add	x0, x0, #0x320
  4075b0:	add	x1, x1, #0xb78
  4075b4:	mov	w3, wzr
  4075b8:	bl	40e324 <ferror@plt+0xbef4>
  4075bc:	tbnz	w0, #31, 4075f8 <ferror@plt+0x51c8>
  4075c0:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  4075c4:	add	x0, x0, #0x320
  4075c8:	mov	w2, #0x4                   	// #4
  4075cc:	mov	w1, wzr
  4075d0:	bl	40e088 <ferror@plt+0xbc58>
  4075d4:	tbnz	w0, #31, 4076ec <ferror@plt+0x52bc>
  4075d8:	ldr	x2, [x19, #880]
  4075dc:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  4075e0:	adrp	x1, 407000 <ferror@plt+0x4bd0>
  4075e4:	add	x0, x0, #0x320
  4075e8:	add	x1, x1, #0xb78
  4075ec:	mov	w3, wzr
  4075f0:	bl	40e324 <ferror@plt+0xbef4>
  4075f4:	tbz	w0, #31, 407690 <ferror@plt+0x5260>
  4075f8:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  4075fc:	ldr	x3, [x8, #872]
  407600:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  407604:	add	x0, x0, #0xa1
  407608:	mov	w1, #0x10                  	// #16
  40760c:	b	407714 <ferror@plt+0x52e4>
  407610:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  407614:	ldr	w8, [x8, #3676]
  407618:	mov	w9, #0x4                   	// #4
  40761c:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  407620:	add	x0, x0, #0x320
  407624:	cmp	w8, #0x0
  407628:	mov	w8, #0x2                   	// #2
  40762c:	csel	w2, w8, w9, eq  // eq = none
  407630:	mov	w1, #0x7                   	// #7
  407634:	bl	40de78 <ferror@plt+0xba48>
  407638:	tbnz	w0, #31, 4076e0 <ferror@plt+0x52b0>
  40763c:	bl	40be48 <ferror@plt+0x9a18>
  407640:	tbnz	w0, #0, 407670 <ferror@plt+0x5240>
  407644:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  407648:	add	x0, x0, #0xd67
  40764c:	bl	402390 <printf@plt>
  407650:	ldr	w8, [x29, #28]
  407654:	cmp	w8, #0x1
  407658:	b.ne	407668 <ferror@plt+0x5238>  // b.any
  40765c:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  407660:	add	x0, x0, #0xd75
  407664:	bl	402390 <printf@plt>
  407668:	mov	w0, #0xa                   	// #10
  40766c:	bl	4023d0 <putchar@plt>
  407670:	adrp	x0, 422000 <ferror@plt+0x1fbd0>
  407674:	adrp	x1, 407000 <ferror@plt+0x4bd0>
  407678:	add	x0, x0, #0x320
  40767c:	add	x1, x1, #0xa14
  407680:	add	x2, x29, #0x1c
  407684:	mov	w3, wzr
  407688:	bl	40e324 <ferror@plt+0xbef4>
  40768c:	tbnz	w0, #31, 407700 <ferror@plt+0x52d0>
  407690:	bl	40bdcc <ferror@plt+0x999c>
  407694:	ldr	x0, [x19, #880]
  407698:	bl	402280 <fflush@plt>
  40769c:	mov	w0, wzr
  4076a0:	b	4076ac <ferror@plt+0x527c>
  4076a4:	mov	x0, x19
  4076a8:	bl	409258 <ferror@plt+0x6e28>
  4076ac:	ldp	x20, x19, [sp, #64]
  4076b0:	ldp	x22, x21, [sp, #48]
  4076b4:	ldp	x24, x23, [sp, #32]
  4076b8:	ldr	x25, [sp, #16]
  4076bc:	ldp	x29, x30, [sp], #80
  4076c0:	ret
  4076c4:	bl	40915c <ferror@plt+0x6d2c>
  4076c8:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  4076cc:	add	x0, x0, #0xf42
  4076d0:	bl	4091f0 <ferror@plt+0x6dc0>
  4076d4:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  4076d8:	add	x0, x0, #0xc9f
  4076dc:	bl	4091f0 <ferror@plt+0x6dc0>
  4076e0:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  4076e4:	add	x0, x0, #0x88
  4076e8:	b	4076f4 <ferror@plt+0x52c4>
  4076ec:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  4076f0:	add	x0, x0, #0xda1
  4076f4:	bl	401e90 <perror@plt>
  4076f8:	mov	w0, #0x1                   	// #1
  4076fc:	bl	401e70 <exit@plt>
  407700:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  407704:	ldr	x3, [x8, #872]
  407708:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  40770c:	add	x0, x0, #0xd80
  407710:	mov	w1, #0x11                  	// #17
  407714:	mov	w2, #0x1                   	// #1
  407718:	bl	402260 <fwrite@plt>
  40771c:	mov	w0, #0x1                   	// #1
  407720:	bl	401e70 <exit@plt>
  407724:	stp	x29, x30, [sp, #-16]!
  407728:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  40772c:	ldr	x3, [x8, #872]
  407730:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  407734:	add	x0, x0, #0xe75
  407738:	mov	w1, #0x15c                 	// #348
  40773c:	mov	w2, #0x1                   	// #1
  407740:	mov	x29, sp
  407744:	bl	402260 <fwrite@plt>
  407748:	mov	w0, #0xffffffff            	// #-1
  40774c:	bl	401e70 <exit@plt>
  407750:	stp	x29, x30, [sp, #-16]!
  407754:	mov	w4, w2
  407758:	mov	x3, x1
  40775c:	mov	x2, x0
  407760:	mov	w0, #0x4                   	// #4
  407764:	mov	w1, #0x6                   	// #6
  407768:	mov	x29, sp
  40776c:	bl	40c174 <ferror@plt+0x9d44>
  407770:	ldp	x29, x30, [sp], #16
  407774:	ret
  407778:	stp	x29, x30, [sp, #-80]!
  40777c:	stp	x26, x25, [sp, #16]
  407780:	stp	x24, x23, [sp, #32]
  407784:	stp	x22, x21, [sp, #48]
  407788:	stp	x20, x19, [sp, #64]
  40778c:	ldr	w24, [x0]
  407790:	mov	x29, sp
  407794:	cmp	w24, #0x1
  407798:	b.le	407874 <ferror@plt+0x5444>
  40779c:	ldr	x23, [x1]
  4077a0:	mov	x19, x0
  4077a4:	mov	x20, x1
  4077a8:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  4077ac:	ldr	x0, [x23, #8]
  4077b0:	add	x1, x1, #0xd7d
  4077b4:	mov	x21, x3
  4077b8:	mov	x22, x2
  4077bc:	bl	4093e0 <ferror@plt+0x6fb0>
  4077c0:	tbnz	w0, #0, 407878 <ferror@plt+0x5448>
  4077c4:	subs	w26, w24, #0x2
  4077c8:	b.le	407874 <ferror@plt+0x5444>
  4077cc:	add	x25, x23, #0x10
  4077d0:	ldr	x24, [x25]
  4077d4:	mov	w1, #0x2d                  	// #45
  4077d8:	mov	x0, x24
  4077dc:	bl	402240 <strchr@plt>
  4077e0:	cbz	x0, 407828 <ferror@plt+0x53f8>
  4077e4:	strb	wzr, [x0]
  4077e8:	ldr	x1, [x25]
  4077ec:	mov	x23, x0
  4077f0:	mov	x0, x22
  4077f4:	mov	w2, wzr
  4077f8:	bl	4085bc <ferror@plt+0x618c>
  4077fc:	cbnz	w0, 407864 <ferror@plt+0x5434>
  407800:	ldrb	w8, [x22, #3]
  407804:	cbnz	w8, 407864 <ferror@plt+0x5434>
  407808:	add	x1, x23, #0x1
  40780c:	mov	x0, x21
  407810:	mov	w2, wzr
  407814:	bl	4085bc <ferror@plt+0x618c>
  407818:	cbnz	w0, 407864 <ferror@plt+0x5434>
  40781c:	ldrb	w8, [x21, #3]
  407820:	cbz	w8, 407844 <ferror@plt+0x5414>
  407824:	b	407864 <ferror@plt+0x5434>
  407828:	mov	x0, x22
  40782c:	mov	x1, x24
  407830:	mov	w2, wzr
  407834:	bl	4085bc <ferror@plt+0x618c>
  407838:	cbnz	w0, 407864 <ferror@plt+0x5434>
  40783c:	ldrb	w8, [x22, #3]
  407840:	cbnz	w8, 407864 <ferror@plt+0x5434>
  407844:	str	w26, [x19]
  407848:	str	x25, [x20]
  40784c:	ldp	x20, x19, [sp, #64]
  407850:	ldp	x22, x21, [sp, #48]
  407854:	ldp	x24, x23, [sp, #32]
  407858:	ldp	x26, x25, [sp, #16]
  40785c:	ldp	x29, x30, [sp], #80
  407860:	ret
  407864:	ldr	x1, [x25]
  407868:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  40786c:	add	x0, x0, #0xd45
  407870:	bl	4091bc <ferror@plt+0x6d8c>
  407874:	bl	40915c <ferror@plt+0x6d2c>
  407878:	ldr	x1, [x23, #8]
  40787c:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  407880:	add	x0, x0, #0xd54
  407884:	bl	4091bc <ferror@plt+0x6d8c>
  407888:	stp	x29, x30, [sp, #-48]!
  40788c:	mvn	w9, w2
  407890:	str	x21, [sp, #16]
  407894:	mov	w8, w3
  407898:	tst	w9, #0xffff
  40789c:	mov	x21, x0
  4078a0:	stp	x20, x19, [sp, #32]
  4078a4:	mov	x29, sp
  4078a8:	b.eq	4078e4 <ferror@plt+0x54b4>  // b.none
  4078ac:	sxth	w9, w2
  4078b0:	mov	w20, w2
  4078b4:	cmp	w9, w1, uxth
  4078b8:	b.le	4078e4 <ferror@plt+0x54b4>
  4078bc:	mov	w3, #0x8                   	// #8
  4078c0:	mov	x0, x21
  4078c4:	mov	w2, w8
  4078c8:	mov	w19, w4
  4078cc:	bl	407984 <ferror@plt+0x5554>
  4078d0:	mov	w3, #0x10                  	// #16
  4078d4:	mov	x0, x21
  4078d8:	mov	w1, w20
  4078dc:	mov	w2, w19
  4078e0:	b	4078f0 <ferror@plt+0x54c0>
  4078e4:	mov	x0, x21
  4078e8:	mov	w2, w8
  4078ec:	mov	w3, wzr
  4078f0:	bl	407984 <ferror@plt+0x5554>
  4078f4:	ldp	x20, x19, [sp, #32]
  4078f8:	ldr	x21, [sp, #16]
  4078fc:	ldp	x29, x30, [sp], #48
  407900:	ret
  407904:	stp	x29, x30, [sp, #-48]!
  407908:	mov	x29, sp
  40790c:	stp	x20, x19, [sp, #32]
  407910:	mov	w20, w2
  407914:	mvn	w8, w2
  407918:	str	wzr, [x29, #28]
  40791c:	strh	w3, [x29, #28]
  407920:	strh	w1, [x29, #30]
  407924:	add	x3, x29, #0x1c
  407928:	mov	w1, #0x420                 	// #1056
  40792c:	mov	w2, #0x2                   	// #2
  407930:	mov	w4, #0x4                   	// #4
  407934:	str	x21, [sp, #16]
  407938:	mov	x19, x0
  40793c:	and	w21, w8, #0xffff
  407940:	bl	40efa4 <ferror@plt+0xcb74>
  407944:	cbz	w21, 407974 <ferror@plt+0x5544>
  407948:	ldrh	w8, [x29, #28]
  40794c:	add	x3, x29, #0x1c
  407950:	mov	w1, #0x420                 	// #1056
  407954:	mov	w2, #0x2                   	// #2
  407958:	and	w8, w8, #0xffffffe7
  40795c:	orr	w8, w8, #0x10
  407960:	mov	w4, #0x4                   	// #4
  407964:	mov	x0, x19
  407968:	strh	w8, [x29, #28]
  40796c:	strh	w20, [x29, #30]
  407970:	bl	40efa4 <ferror@plt+0xcb74>
  407974:	ldp	x20, x19, [sp, #32]
  407978:	ldr	x21, [sp, #16]
  40797c:	ldp	x29, x30, [sp], #48
  407980:	ret
  407984:	stp	x29, x30, [sp, #-64]!
  407988:	stp	x22, x21, [sp, #32]
  40798c:	stp	x20, x19, [sp, #48]
  407990:	mov	w20, w2
  407994:	mov	w21, w1
  407998:	mov	w1, #0x420                 	// #1056
  40799c:	mov	w2, #0x3                   	// #3
  4079a0:	str	x23, [sp, #16]
  4079a4:	mov	x29, sp
  4079a8:	mov	w19, w3
  4079ac:	mov	x22, x0
  4079b0:	bl	40f1e0 <ferror@plt+0xcdb0>
  4079b4:	mov	x23, x0
  4079b8:	mov	w1, #0x420                 	// #1056
  4079bc:	mov	w2, #0x1                   	// #1
  4079c0:	mov	x0, x22
  4079c4:	mov	w3, w20
  4079c8:	bl	40f084 <ferror@plt+0xcc54>
  4079cc:	mov	w1, #0x420                 	// #1056
  4079d0:	mov	w2, #0x2                   	// #2
  4079d4:	mov	x0, x22
  4079d8:	mov	w3, w21
  4079dc:	bl	40f05c <ferror@plt+0xcc2c>
  4079e0:	mov	w1, #0x420                 	// #1056
  4079e4:	mov	w2, #0x3                   	// #3
  4079e8:	mov	x0, x22
  4079ec:	mov	w3, w19
  4079f0:	bl	40f05c <ferror@plt+0xcc2c>
  4079f4:	mov	x0, x22
  4079f8:	mov	x1, x23
  4079fc:	bl	40f218 <ferror@plt+0xcde8>
  407a00:	ldp	x20, x19, [sp, #48]
  407a04:	ldp	x22, x21, [sp, #32]
  407a08:	ldr	x23, [sp, #16]
  407a0c:	ldp	x29, x30, [sp], #64
  407a10:	ret
  407a14:	sub	sp, sp, #0x1e0
  407a18:	stp	x29, x30, [sp, #432]
  407a1c:	stp	x28, x21, [sp, #448]
  407a20:	stp	x20, x19, [sp, #464]
  407a24:	ldrh	w3, [x0, #4]
  407a28:	ldr	w2, [x0]
  407a2c:	mov	x19, x0
  407a30:	add	x29, sp, #0x1b0
  407a34:	cmp	w3, #0x10
  407a38:	b.ne	407b28 <ferror@plt+0x56f8>  // b.any
  407a3c:	subs	w3, w2, #0x20
  407a40:	b.mi	407b58 <ferror@plt+0x5728>  // b.first
  407a44:	ldrb	w8, [x19, #16]
  407a48:	cmp	w8, #0x7
  407a4c:	b.ne	407b40 <ferror@plt+0x5710>  // b.any
  407a50:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  407a54:	ldr	w8, [x8, #1024]
  407a58:	mov	x20, x1
  407a5c:	cbz	w8, 407a6c <ferror@plt+0x563c>
  407a60:	ldr	w9, [x19, #20]
  407a64:	cmp	w8, w9
  407a68:	b.ne	407b40 <ferror@plt+0x5710>  // b.any
  407a6c:	add	x2, x19, #0x20
  407a70:	mov	x0, sp
  407a74:	mov	w1, #0x35                  	// #53
  407a78:	bl	40f4d4 <ferror@plt+0xd0a4>
  407a7c:	ldr	x0, [sp, #208]
  407a80:	cbz	x0, 407aa0 <ferror@plt+0x5670>
  407a84:	ldr	w8, [x20]
  407a88:	cmp	w8, #0x1
  407a8c:	b.eq	407af8 <ferror@plt+0x56c8>  // b.none
  407a90:	cbnz	w8, 407b00 <ferror@plt+0x56d0>
  407a94:	ldr	w1, [x19, #20]
  407a98:	bl	406c88 <ferror@plt+0x4858>
  407a9c:	b	407b00 <ferror@plt+0x56d0>
  407aa0:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  407aa4:	ldr	w8, [x8, #1020]
  407aa8:	cbnz	w8, 407b40 <ferror@plt+0x5710>
  407aac:	bl	40be48 <ferror@plt+0x9a18>
  407ab0:	tbnz	w0, #0, 407b40 <ferror@plt+0x5710>
  407ab4:	adrp	x21, 422000 <ferror@plt+0x1fbd0>
  407ab8:	ldr	w0, [x19, #20]
  407abc:	ldr	x20, [x21, #880]
  407ac0:	bl	40ae78 <ferror@plt+0x8a48>
  407ac4:	adrp	x2, 411000 <ferror@plt+0xebd0>
  407ac8:	mov	x3, x0
  407acc:	add	x2, x2, #0xdb
  407ad0:	mov	x0, x20
  407ad4:	mov	w1, wzr
  407ad8:	bl	40c92c <ferror@plt+0xa4fc>
  407adc:	ldr	x3, [x21, #880]
  407ae0:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  407ae4:	add	x0, x0, #0xde1
  407ae8:	mov	w1, #0x6                   	// #6
  407aec:	mov	w2, #0x1                   	// #1
  407af0:	bl	402260 <fwrite@plt>
  407af4:	b	407b40 <ferror@plt+0x5710>
  407af8:	ldr	w1, [x19, #20]
  407afc:	bl	407c20 <ferror@plt+0x57f0>
  407b00:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  407b04:	ldr	x2, [x8, #856]
  407b08:	adrp	x1, 411000 <ferror@plt+0xebd0>
  407b0c:	add	x1, x1, #0xdb
  407b10:	mov	w0, #0x1                   	// #1
  407b14:	bl	406f40 <ferror@plt+0x4b10>
  407b18:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  407b1c:	ldr	x0, [x8, #880]
  407b20:	bl	402280 <fflush@plt>
  407b24:	b	407b40 <ferror@plt+0x5710>
  407b28:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  407b2c:	ldr	x0, [x8, #872]
  407b30:	ldrh	w4, [x19, #6]
  407b34:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  407b38:	add	x1, x1, #0xdc0
  407b3c:	bl	402400 <fprintf@plt>
  407b40:	mov	w0, wzr
  407b44:	ldp	x20, x19, [sp, #464]
  407b48:	ldp	x28, x21, [sp, #448]
  407b4c:	ldp	x29, x30, [sp, #432]
  407b50:	add	sp, sp, #0x1e0
  407b54:	ret
  407b58:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  407b5c:	ldr	x0, [x8, #872]
  407b60:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  407b64:	add	x1, x1, #0xdba
  407b68:	mov	w2, w3
  407b6c:	bl	402400 <fprintf@plt>
  407b70:	mov	w0, #0xffffffff            	// #-1
  407b74:	b	407b44 <ferror@plt+0x5714>
  407b78:	sub	sp, sp, #0x50
  407b7c:	stp	x29, x30, [sp, #48]
  407b80:	stp	x20, x19, [sp, #64]
  407b84:	ldr	w8, [x0]
  407b88:	add	x29, sp, #0x30
  407b8c:	subs	w3, w8, #0x1c
  407b90:	b.mi	407c00 <ferror@plt+0x57d0>  // b.first
  407b94:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  407b98:	ldr	w8, [x8, #1024]
  407b9c:	mov	x20, x0
  407ba0:	mov	x19, x1
  407ba4:	cbz	w8, 407bb4 <ferror@plt+0x5784>
  407ba8:	ldr	w9, [x20, #20]
  407bac:	cmp	w8, w9
  407bb0:	b.ne	407bec <ferror@plt+0x57bc>  // b.any
  407bb4:	add	x2, x20, #0x1c
  407bb8:	mov	x0, sp
  407bbc:	mov	w1, #0x5                   	// #5
  407bc0:	bl	40f4d4 <ferror@plt+0xd0a4>
  407bc4:	ldr	x0, [sp, #16]
  407bc8:	cbz	x0, 407bd4 <ferror@plt+0x57a4>
  407bcc:	ldr	w1, [x20, #20]
  407bd0:	bl	407dd0 <ferror@plt+0x59a0>
  407bd4:	ldr	x0, [sp, #24]
  407bd8:	cbz	x0, 407be4 <ferror@plt+0x57b4>
  407bdc:	ldr	w1, [x20, #20]
  407be0:	bl	407dd0 <ferror@plt+0x59a0>
  407be4:	mov	x0, x19
  407be8:	bl	402280 <fflush@plt>
  407bec:	mov	w0, wzr
  407bf0:	ldp	x20, x19, [sp, #64]
  407bf4:	ldp	x29, x30, [sp, #48]
  407bf8:	add	sp, sp, #0x50
  407bfc:	ret
  407c00:	adrp	x8, 422000 <ferror@plt+0x1fbd0>
  407c04:	ldr	x0, [x8, #872]
  407c08:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  407c0c:	add	x1, x1, #0xdba
  407c10:	mov	w2, w3
  407c14:	bl	402400 <fprintf@plt>
  407c18:	mov	w0, #0xffffffff            	// #-1
  407c1c:	b	407bf0 <ferror@plt+0x57c0>
  407c20:	sub	sp, sp, #0x80
  407c24:	stp	x29, x30, [sp, #32]
  407c28:	stp	x28, x27, [sp, #48]
  407c2c:	stp	x26, x25, [sp, #64]
  407c30:	stp	x24, x23, [sp, #80]
  407c34:	stp	x22, x21, [sp, #96]
  407c38:	stp	x20, x19, [sp, #112]
  407c3c:	ldrh	w21, [x0]
  407c40:	mov	x20, x0
  407c44:	mov	w0, w1
  407c48:	adrp	x1, 411000 <ferror@plt+0xebd0>
  407c4c:	add	x1, x1, #0xdb
  407c50:	mov	w2, #0x1                   	// #1
  407c54:	add	x29, sp, #0x20
  407c58:	bl	406d9c <ferror@plt+0x496c>
  407c5c:	cmp	w21, #0x8
  407c60:	b.cc	407d9c <ferror@plt+0x596c>  // b.lo, b.ul, b.last
  407c64:	sub	w26, w21, #0x4
  407c68:	add	x27, x20, #0x4
  407c6c:	adrp	x20, 40f000 <ferror@plt+0xcbd0>
  407c70:	adrp	x21, 410000 <ferror@plt+0xdbd0>
  407c74:	adrp	x22, 411000 <ferror@plt+0xebd0>
  407c78:	mov	w19, wzr
  407c7c:	mov	w25, wzr
  407c80:	add	x20, x20, #0xd03
  407c84:	add	x21, x21, #0xde8
  407c88:	adrp	x28, 422000 <ferror@plt+0x1fbd0>
  407c8c:	add	x22, x22, #0xdb
  407c90:	ldrh	w8, [x27]
  407c94:	cmp	w8, #0x4
  407c98:	b.cc	407d9c <ferror@plt+0x596c>  // b.lo, b.ul, b.last
  407c9c:	cmp	w26, w8
  407ca0:	b.lt	407d9c <ferror@plt+0x596c>  // b.tstop
  407ca4:	ldrh	w8, [x27, #2]
  407ca8:	cmp	w8, #0x3
  407cac:	b.ne	407d6c <ferror@plt+0x593c>  // b.any
  407cb0:	mov	x2, x27
  407cb4:	ldrh	w8, [x2], #4
  407cb8:	mov	x0, sp
  407cbc:	mov	w1, #0x3                   	// #3
  407cc0:	sub	w3, w8, #0x4
  407cc4:	bl	40f4d4 <ferror@plt+0xd0a4>
  407cc8:	ldr	x0, [sp, #16]
  407ccc:	cbz	x0, 407d6c <ferror@plt+0x593c>
  407cd0:	bl	407dc0 <ferror@plt+0x5990>
  407cd4:	ldr	x8, [sp, #8]
  407cd8:	mov	w23, w0
  407cdc:	cbz	x8, 407d00 <ferror@plt+0x58d0>
  407ce0:	mov	x0, x8
  407ce4:	bl	407dc8 <ferror@plt+0x5998>
  407ce8:	mov	w24, w0
  407cec:	ldr	x0, [sp, #24]
  407cf0:	cbz	x0, 407d0c <ferror@plt+0x58dc>
  407cf4:	bl	407dc0 <ferror@plt+0x5990>
  407cf8:	mov	w1, w0
  407cfc:	b	407d10 <ferror@plt+0x58e0>
  407d00:	mov	w24, wzr
  407d04:	ldr	x0, [sp, #24]
  407d08:	cbnz	x0, 407cf4 <ferror@plt+0x58c4>
  407d0c:	mov	w1, wzr
  407d10:	tst	w1, #0x10
  407d14:	mov	w0, w23
  407d18:	csel	w25, w23, w25, eq  // eq = none
  407d1c:	csel	w19, w24, w19, eq  // eq = none
  407d20:	bl	406e14 <ferror@plt+0x49e4>
  407d24:	cmn	w0, #0x1
  407d28:	b.eq	407d94 <ferror@plt+0x5964>  // b.none
  407d2c:	cbz	w0, 407d6c <ferror@plt+0x593c>
  407d30:	mov	x0, xzr
  407d34:	bl	40be68 <ferror@plt+0x9a38>
  407d38:	and	w1, w25, #0xffff
  407d3c:	and	w2, w23, #0xffff
  407d40:	mov	x0, x20
  407d44:	bl	406e50 <ferror@plt+0x4a20>
  407d48:	mov	x0, x21
  407d4c:	mov	w1, w19
  407d50:	mov	w2, w24
  407d54:	bl	406e50 <ferror@plt+0x4a20>
  407d58:	bl	40bea4 <ferror@plt+0x9a74>
  407d5c:	ldr	x2, [x28, #856]
  407d60:	mov	w0, #0x1                   	// #1
  407d64:	mov	x1, x22
  407d68:	bl	406f40 <ferror@plt+0x4b10>
  407d6c:	mov	w8, wzr
  407d70:	tbnz	w8, #0, 407d9c <ferror@plt+0x596c>
  407d74:	ldrh	w8, [x27]
  407d78:	add	w8, w8, #0x3
  407d7c:	and	x8, x8, #0x1fffc
  407d80:	sub	w26, w26, w8
  407d84:	cmp	w26, #0x3
  407d88:	add	x27, x27, x8
  407d8c:	b.gt	407c90 <ferror@plt+0x5860>
  407d90:	b	407d9c <ferror@plt+0x596c>
  407d94:	mov	w8, #0x1                   	// #1
  407d98:	tbz	w8, #0, 407d74 <ferror@plt+0x5944>
  407d9c:	bl	406f64 <ferror@plt+0x4b34>
  407da0:	ldp	x20, x19, [sp, #112]
  407da4:	ldp	x22, x21, [sp, #96]
  407da8:	ldp	x24, x23, [sp, #80]
  407dac:	ldp	x26, x25, [sp, #64]
  407db0:	ldp	x28, x27, [sp, #48]
  407db4:	ldp	x29, x30, [sp, #32]
  407db8:	add	sp, sp, #0x80
  407dbc:	ret
  407dc0:	ldrh	w0, [x0, #4]
  407dc4:	ret
  407dc8:	ldr	w0, [x0, #4]
  407dcc:	ret
  407dd0:	sub	sp, sp, #0x80
  407dd4:	stp	x29, x30, [sp, #32]
  407dd8:	str	x27, [sp, #48]
  407ddc:	stp	x26, x25, [sp, #64]
  407de0:	stp	x24, x23, [sp, #80]
  407de4:	stp	x22, x21, [sp, #96]
  407de8:	stp	x20, x19, [sp, #112]
  407dec:	mov	x2, x0
  407df0:	ldrh	w8, [x2], #4
  407df4:	mov	w19, w1
  407df8:	add	x0, sp, #0x8
  407dfc:	mov	w1, #0x2                   	// #2
  407e00:	sub	w3, w8, #0x4
  407e04:	add	x29, sp, #0x20
  407e08:	bl	40f4d4 <ferror@plt+0xd0a4>
  407e0c:	ldr	x8, [sp, #16]
  407e10:	cbz	x8, 407ee8 <ferror@plt+0x5ab8>
  407e14:	ldrh	w9, [x8]
  407e18:	cmp	w9, #0x8
  407e1c:	b.cc	407ee8 <ferror@plt+0x5ab8>  // b.lo, b.ul, b.last
  407e20:	adrp	x20, 410000 <ferror@plt+0xdbd0>
  407e24:	adrp	x21, 411000 <ferror@plt+0xebd0>
  407e28:	mov	w23, wzr
  407e2c:	add	x24, x8, #0x4
  407e30:	sub	w25, w9, #0x4
  407e34:	adrp	x26, 422000 <ferror@plt+0x1fbd0>
  407e38:	mov	w27, #0x21                  	// #33
  407e3c:	add	x20, x20, #0xdee
  407e40:	add	x21, x21, #0xaf6
  407e44:	b	407e7c <ferror@plt+0x5a4c>
  407e48:	mov	w0, #0x1                   	// #1
  407e4c:	mov	x1, x20
  407e50:	mov	x2, x21
  407e54:	bl	406f40 <ferror@plt+0x4b10>
  407e58:	mov	x0, x22
  407e5c:	bl	407f08 <ferror@plt+0x5ad8>
  407e60:	ldrh	w8, [x24]
  407e64:	add	w8, w8, #0x3
  407e68:	and	x8, x8, #0x1fffc
  407e6c:	sub	w25, w25, w8
  407e70:	cmp	w25, #0x3
  407e74:	add	x24, x24, x8
  407e78:	b.le	407ee0 <ferror@plt+0x5ab0>
  407e7c:	ldrh	w8, [x24]
  407e80:	cmp	w8, #0x4
  407e84:	b.cc	407ee0 <ferror@plt+0x5ab0>  // b.lo, b.ul, b.last
  407e88:	cmp	w25, w8
  407e8c:	b.lt	407ee0 <ferror@plt+0x5ab0>  // b.tstop
  407e90:	ldrh	w8, [x24, #2]
  407e94:	cmp	w8, #0x1
  407e98:	b.ne	407e60 <ferror@plt+0x5a30>  // b.any
  407e9c:	ldr	w8, [x26, #1020]
  407ea0:	cbz	w8, 407eb0 <ferror@plt+0x5a80>
  407ea4:	ldrh	w9, [x24, #36]
  407ea8:	cmp	w8, w9
  407eac:	b.ne	407e60 <ferror@plt+0x5a30>  // b.any
  407eb0:	ldrh	w8, [x24, #38]
  407eb4:	and	w8, w8, w27
  407eb8:	cmp	w8, #0x1
  407ebc:	b.eq	407e60 <ferror@plt+0x5a30>  // b.none
  407ec0:	add	x22, x24, #0x4
  407ec4:	tbnz	w23, #0, 407e48 <ferror@plt+0x5a18>
  407ec8:	mov	w0, w19
  407ecc:	mov	x1, x20
  407ed0:	mov	w2, wzr
  407ed4:	bl	406d9c <ferror@plt+0x496c>
  407ed8:	mov	w23, #0x1                   	// #1
  407edc:	b	407e58 <ferror@plt+0x5a28>
  407ee0:	tbz	w23, #0, 407ee8 <ferror@plt+0x5ab8>
  407ee4:	bl	406f64 <ferror@plt+0x4b34>
  407ee8:	ldp	x20, x19, [sp, #112]
  407eec:	ldp	x22, x21, [sp, #96]
  407ef0:	ldp	x24, x23, [sp, #80]
  407ef4:	ldp	x26, x25, [sp, #64]
  407ef8:	ldr	x27, [sp, #48]
  407efc:	ldp	x29, x30, [sp, #32]
  407f00:	add	sp, sp, #0x80
  407f04:	ret
  407f08:	stp	x29, x30, [sp, #-32]!
  407f0c:	stp	x20, x19, [sp, #16]
  407f10:	mov	x19, x0
  407f14:	mov	x0, xzr
  407f18:	mov	x29, sp
  407f1c:	bl	40be68 <ferror@plt+0x9a38>
  407f20:	ldrh	w0, [x19, #32]
  407f24:	bl	407fa0 <ferror@plt+0x5b70>
  407f28:	ldrh	w0, [x19, #34]
  407f2c:	bl	406ecc <ferror@plt+0x4a9c>
  407f30:	ldr	x2, [x19]
  407f34:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  407f38:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  407f3c:	add	x0, x0, #0xdf9
  407f40:	add	x1, x1, #0xe02
  407f44:	bl	407fd0 <ferror@plt+0x5ba0>
  407f48:	ldr	x2, [x19, #8]
  407f4c:	adrp	x20, 410000 <ferror@plt+0xdbd0>
  407f50:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  407f54:	add	x20, x20, #0xe30
  407f58:	add	x0, x0, #0xe25
  407f5c:	mov	x1, x20
  407f60:	bl	407fd0 <ferror@plt+0x5ba0>
  407f64:	ldr	x2, [x19, #16]
  407f68:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  407f6c:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  407f70:	add	x0, x0, #0xe3f
  407f74:	add	x1, x1, #0xe48
  407f78:	bl	407fd0 <ferror@plt+0x5ba0>
  407f7c:	ldr	x2, [x19, #24]
  407f80:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  407f84:	add	x0, x0, #0xe6a
  407f88:	mov	x1, x20
  407f8c:	bl	407fd0 <ferror@plt+0x5ba0>
  407f90:	bl	40bea4 <ferror@plt+0x9a74>
  407f94:	ldp	x20, x19, [sp, #16]
  407f98:	ldp	x29, x30, [sp], #32
  407f9c:	ret
  407fa0:	stp	x29, x30, [sp, #-16]!
  407fa4:	adrp	x2, 410000 <ferror@plt+0xdbd0>
  407fa8:	adrp	x3, 410000 <ferror@plt+0xdbd0>
  407fac:	mov	w4, w0
  407fb0:	add	x2, x2, #0xc9f
  407fb4:	add	x3, x3, #0xdf4
  407fb8:	mov	w0, #0x4                   	// #4
  407fbc:	mov	w1, #0x6                   	// #6
  407fc0:	mov	x29, sp
  407fc4:	bl	40c0f4 <ferror@plt+0x9cc4>
  407fc8:	ldp	x29, x30, [sp], #16
  407fcc:	ret
  407fd0:	stp	x29, x30, [sp, #-16]!
  407fd4:	mov	x4, x2
  407fd8:	mov	x3, x1
  407fdc:	mov	x2, x0
  407fe0:	mov	w0, #0x4                   	// #4
  407fe4:	mov	w1, #0x6                   	// #6
  407fe8:	mov	x29, sp
  407fec:	bl	40c2e8 <ferror@plt+0x9eb8>
  407ff0:	ldp	x29, x30, [sp], #16
  407ff4:	ret
  407ff8:	sub	sp, sp, #0x110
  407ffc:	stp	x20, x19, [sp, #256]
  408000:	mov	x19, x2
  408004:	mov	x20, x1
  408008:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40800c:	mov	x3, x0
  408010:	add	x2, x2, #0x30
  408014:	add	x0, sp, #0x60
  408018:	mov	w1, #0x80                  	// #128
  40801c:	mov	x4, x20
  408020:	stp	x29, x30, [sp, #224]
  408024:	stp	x28, x21, [sp, #240]
  408028:	add	x29, sp, #0xe0
  40802c:	bl	401f80 <snprintf@plt>
  408030:	cmp	w0, #0x1
  408034:	b.lt	4080e0 <ferror@plt+0x5cb0>  // b.tstop
  408038:	cmp	w0, #0x80
  40803c:	b.cs	4080e0 <ferror@plt+0x5cb0>  // b.hs, b.nlast
  408040:	adrp	x1, 411000 <ferror@plt+0xebd0>
  408044:	add	x1, x1, #0x732
  408048:	add	x0, sp, #0x60
  40804c:	bl	4022a0 <fopen64@plt>
  408050:	cbz	x0, 408104 <ferror@plt+0x5cd4>
  408054:	mov	x21, x0
  408058:	add	x0, sp, #0x10
  40805c:	mov	w1, #0x50                  	// #80
  408060:	mov	x2, x21
  408064:	bl	402410 <fgets@plt>
  408068:	cbz	x0, 408138 <ferror@plt+0x5d08>
  40806c:	add	x0, sp, #0x10
  408070:	mov	w1, #0xa                   	// #10
  408074:	add	x20, sp, #0x10
  408078:	bl	402240 <strchr@plt>
  40807c:	cbz	x0, 408084 <ferror@plt+0x5c54>
  408080:	strb	wzr, [x0]
  408084:	mov	x0, x21
  408088:	bl	401fc0 <fclose@plt>
  40808c:	add	x0, sp, #0x10
  408090:	add	x1, sp, #0x8
  408094:	mov	w2, wzr
  408098:	bl	402190 <strtol@plt>
  40809c:	ldr	x8, [sp, #8]
  4080a0:	cmp	x20, x8
  4080a4:	b.eq	408164 <ferror@plt+0x5d34>  // b.none
  4080a8:	ldrb	w8, [x8]
  4080ac:	cbnz	w8, 408164 <ferror@plt+0x5d34>
  4080b0:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  4080b4:	add	x8, x0, x8
  4080b8:	mov	x20, x0
  4080bc:	cmp	x8, #0x1
  4080c0:	b.hi	4080d4 <ferror@plt+0x5ca4>  // b.pmore
  4080c4:	bl	4023b0 <__errno_location@plt>
  4080c8:	ldr	w8, [x0]
  4080cc:	cmp	w8, #0x22
  4080d0:	b.eq	408184 <ferror@plt+0x5d54>  // b.none
  4080d4:	mov	w0, wzr
  4080d8:	str	x20, [x19]
  4080dc:	b	4081d0 <ferror@plt+0x5da0>
  4080e0:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  4080e4:	ldr	x8, [x8, #3992]
  4080e8:	adrp	x0, 411000 <ferror@plt+0xebd0>
  4080ec:	add	x0, x0, #0x45
  4080f0:	mov	w1, #0x26                  	// #38
  4080f4:	ldr	x3, [x8]
  4080f8:	mov	w2, #0x1                   	// #1
  4080fc:	bl	402260 <fwrite@plt>
  408100:	b	4081cc <ferror@plt+0x5d9c>
  408104:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  408108:	ldr	x8, [x8, #3992]
  40810c:	ldr	x19, [x8]
  408110:	bl	4023b0 <__errno_location@plt>
  408114:	ldr	w0, [x0]
  408118:	bl	4020f0 <strerror@plt>
  40811c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  408120:	mov	x3, x0
  408124:	add	x1, x1, #0x6c
  408128:	add	x2, sp, #0x60
  40812c:	mov	x0, x19
  408130:	bl	402400 <fprintf@plt>
  408134:	b	4081cc <ferror@plt+0x5d9c>
  408138:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40813c:	ldr	x8, [x8, #3992]
  408140:	adrp	x1, 411000 <ferror@plt+0xebd0>
  408144:	add	x1, x1, #0x7a
  408148:	add	x3, sp, #0x60
  40814c:	ldr	x0, [x8]
  408150:	mov	x2, x20
  408154:	bl	402400 <fprintf@plt>
  408158:	mov	x0, x21
  40815c:	bl	401fc0 <fclose@plt>
  408160:	b	4081b0 <ferror@plt+0x5d80>
  408164:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  408168:	ldr	x8, [x8, #3992]
  40816c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  408170:	add	x1, x1, #0xa9
  408174:	add	x2, sp, #0x10
  408178:	ldr	x0, [x8]
  40817c:	add	x3, sp, #0x60
  408180:	b	4081ac <ferror@plt+0x5d7c>
  408184:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  408188:	ldr	x8, [x8, #3992]
  40818c:	mov	w0, #0x22                  	// #34
  408190:	ldr	x19, [x8]
  408194:	bl	4020f0 <strerror@plt>
  408198:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40819c:	mov	x3, x0
  4081a0:	add	x1, x1, #0xd0
  4081a4:	add	x2, sp, #0x60
  4081a8:	mov	x0, x19
  4081ac:	bl	402400 <fprintf@plt>
  4081b0:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  4081b4:	ldr	x8, [x8, #3992]
  4081b8:	adrp	x1, 411000 <ferror@plt+0xebd0>
  4081bc:	add	x1, x1, #0xde
  4081c0:	add	x2, sp, #0x60
  4081c4:	ldr	x0, [x8]
  4081c8:	bl	402400 <fprintf@plt>
  4081cc:	mov	w0, #0xffffffff            	// #-1
  4081d0:	ldp	x20, x19, [sp, #256]
  4081d4:	ldp	x28, x21, [sp, #240]
  4081d8:	ldp	x29, x30, [sp, #224]
  4081dc:	add	sp, sp, #0x110
  4081e0:	ret
  4081e4:	sub	w8, w0, #0x41
  4081e8:	and	w8, w8, #0xff
  4081ec:	cmp	w8, #0x6
  4081f0:	and	w8, w0, #0xff
  4081f4:	b.cs	408204 <ferror@plt+0x5dd4>  // b.hs, b.nlast
  4081f8:	mov	w9, #0xffffffc9            	// #-55
  4081fc:	add	w0, w9, w8
  408200:	ret
  408204:	sub	w9, w0, #0x61
  408208:	and	w9, w9, #0xff
  40820c:	cmp	w9, #0x6
  408210:	b.cs	408220 <ferror@plt+0x5df0>  // b.hs, b.nlast
  408214:	mov	w9, #0xffffffa9            	// #-87
  408218:	add	w0, w9, w8
  40821c:	ret
  408220:	sub	w9, w0, #0x30
  408224:	and	w9, w9, #0xff
  408228:	sub	w8, w8, #0x30
  40822c:	cmp	w9, #0xa
  408230:	csinv	w0, w8, wzr, cc  // cc = lo, ul, last
  408234:	ret
  408238:	stp	x29, x30, [sp, #-48]!
  40823c:	str	x21, [sp, #16]
  408240:	stp	x20, x19, [sp, #32]
  408244:	mov	x29, sp
  408248:	cbz	x1, 408288 <ferror@plt+0x5e58>
  40824c:	ldrb	w8, [x1]
  408250:	mov	x21, x1
  408254:	cbz	w8, 408288 <ferror@plt+0x5e58>
  408258:	mov	x19, x0
  40825c:	add	x1, x29, #0x18
  408260:	mov	x0, x21
  408264:	bl	402190 <strtol@plt>
  408268:	ldr	x8, [x29, #24]
  40826c:	mov	x20, x0
  408270:	mov	w0, #0xffffffff            	// #-1
  408274:	cbz	x8, 40828c <ferror@plt+0x5e5c>
  408278:	cmp	x8, x21
  40827c:	b.eq	40828c <ferror@plt+0x5e5c>  // b.none
  408280:	ldrb	w8, [x8]
  408284:	cbz	w8, 40829c <ferror@plt+0x5e6c>
  408288:	mov	w0, #0xffffffff            	// #-1
  40828c:	ldp	x20, x19, [sp, #32]
  408290:	ldr	x21, [sp, #16]
  408294:	ldp	x29, x30, [sp], #48
  408298:	ret
  40829c:	mov	x8, #0x8000000000000001    	// #-9223372036854775807
  4082a0:	add	x8, x20, x8
  4082a4:	cmp	x8, #0x1
  4082a8:	b.hi	4082bc <ferror@plt+0x5e8c>  // b.pmore
  4082ac:	bl	4023b0 <__errno_location@plt>
  4082b0:	ldr	w8, [x0]
  4082b4:	cmp	w8, #0x22
  4082b8:	b.eq	408288 <ferror@plt+0x5e58>  // b.none
  4082bc:	cmp	x20, w20, sxtw
  4082c0:	b.ne	408288 <ferror@plt+0x5e58>  // b.any
  4082c4:	mov	w0, wzr
  4082c8:	str	w20, [x19]
  4082cc:	b	40828c <ferror@plt+0x5e5c>
  4082d0:	stp	x29, x30, [sp, #-16]!
  4082d4:	mov	x29, sp
  4082d8:	bl	408310 <ferror@plt+0x5ee0>
  4082dc:	neg	w8, w0
  4082e0:	bics	wzr, w8, w0
  4082e4:	b.eq	4082f4 <ferror@plt+0x5ec4>  // b.none
  4082e8:	mov	w0, #0xffffffff            	// #-1
  4082ec:	ldp	x29, x30, [sp], #16
  4082f0:	ret
  4082f4:	cbz	w0, 408308 <ferror@plt+0x5ed8>
  4082f8:	rbit	w8, w0
  4082fc:	clz	w8, w8
  408300:	mov	w9, #0x20                  	// #32
  408304:	sub	w0, w9, w8
  408308:	ldp	x29, x30, [sp], #16
  40830c:	ret
  408310:	rev	w0, w0
  408314:	ret
  408318:	sub	sp, sp, #0x30
  40831c:	stp	x29, x30, [sp, #16]
  408320:	stp	x20, x19, [sp, #32]
  408324:	add	x29, sp, #0x10
  408328:	cbz	x1, 408380 <ferror@plt+0x5f50>
  40832c:	ldrb	w8, [x1]
  408330:	mov	x20, x1
  408334:	cbz	w8, 408380 <ferror@plt+0x5f50>
  408338:	mov	x19, x0
  40833c:	add	x1, sp, #0x8
  408340:	mov	x0, x20
  408344:	bl	401e50 <strtoul@plt>
  408348:	ldr	x9, [sp, #8]
  40834c:	mov	x8, x0
  408350:	mov	w0, #0xffffffff            	// #-1
  408354:	cbz	x9, 408384 <ferror@plt+0x5f54>
  408358:	cmp	x9, x20
  40835c:	b.eq	408384 <ferror@plt+0x5f54>  // b.none
  408360:	ldrb	w9, [x9]
  408364:	mov	w0, #0xffffffff            	// #-1
  408368:	cbnz	w9, 408384 <ferror@plt+0x5f54>
  40836c:	lsr	x9, x8, #32
  408370:	cbnz	x9, 408384 <ferror@plt+0x5f54>
  408374:	mov	w0, wzr
  408378:	str	w8, [x19]
  40837c:	b	408384 <ferror@plt+0x5f54>
  408380:	mov	w0, #0xffffffff            	// #-1
  408384:	ldp	x20, x19, [sp, #32]
  408388:	ldp	x29, x30, [sp, #16]
  40838c:	add	sp, sp, #0x30
  408390:	ret
  408394:	str	d8, [sp, #-64]!
  408398:	stp	x22, x21, [sp, #32]
  40839c:	mov	x21, x1
  4083a0:	stp	x20, x19, [sp, #48]
  4083a4:	mov	x19, x0
  4083a8:	mov	w1, #0x2e                  	// #46
  4083ac:	mov	x0, x21
  4083b0:	stp	x29, x30, [sp, #16]
  4083b4:	mov	x29, sp
  4083b8:	mov	x20, x2
  4083bc:	bl	402240 <strchr@plt>
  4083c0:	add	x1, x29, #0x8
  4083c4:	cbz	x0, 408414 <ferror@plt+0x5fe4>
  4083c8:	mov	x0, x21
  4083cc:	bl	401ec0 <strtod@plt>
  4083d0:	fcmp	d0, #0.0
  4083d4:	b.mi	4084ec <ferror@plt+0x60bc>  // b.first
  4083d8:	ldr	x8, [x29, #8]
  4083dc:	mov	w0, #0xffffffff            	// #-1
  4083e0:	cbz	x8, 408520 <ferror@plt+0x60f0>
  4083e4:	cmp	x8, x21
  4083e8:	b.eq	408520 <ferror@plt+0x60f0>  // b.none
  4083ec:	mov	x8, #0x7ff0000000000000    	// #9218868437227405312
  4083f0:	mov	v8.16b, v0.16b
  4083f4:	fmov	d0, x8
  4083f8:	fcmp	d8, d0
  4083fc:	b.ne	408454 <ferror@plt+0x6024>  // b.any
  408400:	bl	4023b0 <__errno_location@plt>
  408404:	ldr	w8, [x0]
  408408:	cmp	w8, #0x22
  40840c:	b.ne	408454 <ferror@plt+0x6024>  // b.any
  408410:	b	4084ec <ferror@plt+0x60bc>
  408414:	mov	x0, x21
  408418:	mov	w2, wzr
  40841c:	bl	401e50 <strtoul@plt>
  408420:	ldr	x8, [x29, #8]
  408424:	mov	x22, x0
  408428:	mov	w0, #0xffffffff            	// #-1
  40842c:	cbz	x8, 408520 <ferror@plt+0x60f0>
  408430:	cmp	x8, x21
  408434:	b.eq	408520 <ferror@plt+0x60f0>  // b.none
  408438:	cmn	x22, #0x1
  40843c:	b.ne	408450 <ferror@plt+0x6020>  // b.any
  408440:	bl	4023b0 <__errno_location@plt>
  408444:	ldr	w8, [x0]
  408448:	cmp	w8, #0x22
  40844c:	b.eq	4084ec <ferror@plt+0x60bc>  // b.none
  408450:	ucvtf	d8, x22
  408454:	ldr	x22, [x29, #8]
  408458:	cmp	x22, x21
  40845c:	b.eq	4084ec <ferror@plt+0x60bc>  // b.none
  408460:	mov	w8, #0x1                   	// #1
  408464:	str	w8, [x20]
  408468:	ldrb	w8, [x22]
  40846c:	cbz	w8, 408504 <ferror@plt+0x60d4>
  408470:	adrp	x1, 411000 <ferror@plt+0xebd0>
  408474:	add	x1, x1, #0xdc
  408478:	mov	x0, x22
  40847c:	str	wzr, [x20]
  408480:	bl	4020a0 <strcasecmp@plt>
  408484:	cbz	w0, 4084f4 <ferror@plt+0x60c4>
  408488:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40848c:	add	x1, x1, #0xf3
  408490:	mov	x0, x22
  408494:	bl	4020a0 <strcasecmp@plt>
  408498:	cbz	w0, 4084f4 <ferror@plt+0x60c4>
  40849c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  4084a0:	add	x1, x1, #0xf8
  4084a4:	mov	x0, x22
  4084a8:	bl	4020a0 <strcasecmp@plt>
  4084ac:	cbz	w0, 4084f4 <ferror@plt+0x60c4>
  4084b0:	adrp	x1, 411000 <ferror@plt+0xebd0>
  4084b4:	add	x1, x1, #0x458
  4084b8:	mov	x0, x22
  4084bc:	bl	4020a0 <strcasecmp@plt>
  4084c0:	cbz	w0, 408504 <ferror@plt+0x60d4>
  4084c4:	adrp	x1, 411000 <ferror@plt+0xebd0>
  4084c8:	add	x1, x1, #0xf2
  4084cc:	mov	x0, x22
  4084d0:	bl	4020a0 <strcasecmp@plt>
  4084d4:	cbz	w0, 408504 <ferror@plt+0x60d4>
  4084d8:	adrp	x1, 411000 <ferror@plt+0xebd0>
  4084dc:	add	x1, x1, #0xf7
  4084e0:	mov	x0, x22
  4084e4:	bl	4020a0 <strcasecmp@plt>
  4084e8:	cbz	w0, 408504 <ferror@plt+0x60d4>
  4084ec:	mov	w0, #0xffffffff            	// #-1
  4084f0:	b	408520 <ferror@plt+0x60f0>
  4084f4:	mov	x8, #0x400000000000        	// #70368744177664
  4084f8:	movk	x8, #0x408f, lsl #48
  4084fc:	fmov	d0, x8
  408500:	fmul	d8, d8, d0
  408504:	fcvtzu	w8, d8
  408508:	ucvtf	d0, w8
  40850c:	fcmp	d8, d0
  408510:	cset	w9, gt
  408514:	add	w8, w9, w8
  408518:	mov	w0, wzr
  40851c:	str	w8, [x19]
  408520:	ldp	x20, x19, [sp, #48]
  408524:	ldp	x22, x21, [sp, #32]
  408528:	ldp	x29, x30, [sp, #16]
  40852c:	ldr	d8, [sp], #64
  408530:	ret
  408534:	stp	x29, x30, [sp, #-48]!
  408538:	str	x21, [sp, #16]
  40853c:	stp	x20, x19, [sp, #32]
  408540:	mov	x29, sp
  408544:	cbz	x1, 408584 <ferror@plt+0x6154>
  408548:	ldrb	w8, [x1]
  40854c:	mov	x21, x1
  408550:	cbz	w8, 408584 <ferror@plt+0x6154>
  408554:	mov	x19, x0
  408558:	add	x1, x29, #0x18
  40855c:	mov	x0, x21
  408560:	bl	402250 <strtoull@plt>
  408564:	ldr	x8, [x29, #24]
  408568:	mov	x20, x0
  40856c:	mov	w0, #0xffffffff            	// #-1
  408570:	cbz	x8, 408588 <ferror@plt+0x6158>
  408574:	cmp	x8, x21
  408578:	b.eq	408588 <ferror@plt+0x6158>  // b.none
  40857c:	ldrb	w8, [x8]
  408580:	cbz	w8, 408598 <ferror@plt+0x6168>
  408584:	mov	w0, #0xffffffff            	// #-1
  408588:	ldp	x20, x19, [sp, #32]
  40858c:	ldr	x21, [sp, #16]
  408590:	ldp	x29, x30, [sp], #48
  408594:	ret
  408598:	cmn	x20, #0x1
  40859c:	b.ne	4085b0 <ferror@plt+0x6180>  // b.any
  4085a0:	bl	4023b0 <__errno_location@plt>
  4085a4:	ldr	w8, [x0]
  4085a8:	cmp	w8, #0x22
  4085ac:	b.eq	408584 <ferror@plt+0x6154>  // b.none
  4085b0:	mov	w0, wzr
  4085b4:	str	x20, [x19]
  4085b8:	b	408588 <ferror@plt+0x6158>
  4085bc:	sub	sp, sp, #0x30
  4085c0:	stp	x29, x30, [sp, #16]
  4085c4:	stp	x20, x19, [sp, #32]
  4085c8:	add	x29, sp, #0x10
  4085cc:	cbz	x1, 408624 <ferror@plt+0x61f4>
  4085d0:	ldrb	w8, [x1]
  4085d4:	mov	x20, x1
  4085d8:	cbz	w8, 408624 <ferror@plt+0x61f4>
  4085dc:	mov	x19, x0
  4085e0:	add	x1, sp, #0x8
  4085e4:	mov	x0, x20
  4085e8:	bl	401e50 <strtoul@plt>
  4085ec:	ldr	x9, [sp, #8]
  4085f0:	mov	x8, x0
  4085f4:	mov	w0, #0xffffffff            	// #-1
  4085f8:	cbz	x9, 408628 <ferror@plt+0x61f8>
  4085fc:	cmp	x9, x20
  408600:	b.eq	408628 <ferror@plt+0x61f8>  // b.none
  408604:	ldrb	w9, [x9]
  408608:	mov	w0, #0xffffffff            	// #-1
  40860c:	cbnz	w9, 408628 <ferror@plt+0x61f8>
  408610:	lsr	x9, x8, #32
  408614:	cbnz	x9, 408628 <ferror@plt+0x61f8>
  408618:	mov	w0, wzr
  40861c:	str	w8, [x19]
  408620:	b	408628 <ferror@plt+0x61f8>
  408624:	mov	w0, #0xffffffff            	// #-1
  408628:	ldp	x20, x19, [sp, #32]
  40862c:	ldp	x29, x30, [sp, #16]
  408630:	add	sp, sp, #0x30
  408634:	ret
  408638:	sub	sp, sp, #0x30
  40863c:	stp	x29, x30, [sp, #16]
  408640:	stp	x20, x19, [sp, #32]
  408644:	add	x29, sp, #0x10
  408648:	cbz	x1, 4086a0 <ferror@plt+0x6270>
  40864c:	ldrb	w8, [x1]
  408650:	mov	x20, x1
  408654:	cbz	w8, 4086a0 <ferror@plt+0x6270>
  408658:	mov	x19, x0
  40865c:	add	x1, sp, #0x8
  408660:	mov	x0, x20
  408664:	bl	401e50 <strtoul@plt>
  408668:	ldr	x9, [sp, #8]
  40866c:	mov	x8, x0
  408670:	mov	w0, #0xffffffff            	// #-1
  408674:	cbz	x9, 4086a4 <ferror@plt+0x6274>
  408678:	cmp	x9, x20
  40867c:	b.eq	4086a4 <ferror@plt+0x6274>  // b.none
  408680:	ldrb	w9, [x9]
  408684:	mov	w0, #0xffffffff            	// #-1
  408688:	cbnz	w9, 4086a4 <ferror@plt+0x6274>
  40868c:	lsr	x9, x8, #16
  408690:	cbnz	x9, 4086a4 <ferror@plt+0x6274>
  408694:	mov	w0, wzr
  408698:	strh	w8, [x19]
  40869c:	b	4086a4 <ferror@plt+0x6274>
  4086a0:	mov	w0, #0xffffffff            	// #-1
  4086a4:	ldp	x20, x19, [sp, #32]
  4086a8:	ldp	x29, x30, [sp, #16]
  4086ac:	add	sp, sp, #0x30
  4086b0:	ret
  4086b4:	sub	sp, sp, #0x30
  4086b8:	stp	x29, x30, [sp, #16]
  4086bc:	stp	x20, x19, [sp, #32]
  4086c0:	add	x29, sp, #0x10
  4086c4:	cbz	x1, 40871c <ferror@plt+0x62ec>
  4086c8:	ldrb	w8, [x1]
  4086cc:	mov	x20, x1
  4086d0:	cbz	w8, 40871c <ferror@plt+0x62ec>
  4086d4:	mov	x19, x0
  4086d8:	add	x1, sp, #0x8
  4086dc:	mov	x0, x20
  4086e0:	bl	401e50 <strtoul@plt>
  4086e4:	ldr	x9, [sp, #8]
  4086e8:	mov	x8, x0
  4086ec:	mov	w0, #0xffffffff            	// #-1
  4086f0:	cbz	x9, 408720 <ferror@plt+0x62f0>
  4086f4:	cmp	x9, x20
  4086f8:	b.eq	408720 <ferror@plt+0x62f0>  // b.none
  4086fc:	ldrb	w9, [x9]
  408700:	mov	w0, #0xffffffff            	// #-1
  408704:	cbnz	w9, 408720 <ferror@plt+0x62f0>
  408708:	cmp	x8, #0xff
  40870c:	b.hi	408720 <ferror@plt+0x62f0>  // b.pmore
  408710:	mov	w0, wzr
  408714:	strb	w8, [x19]
  408718:	b	408720 <ferror@plt+0x62f0>
  40871c:	mov	w0, #0xffffffff            	// #-1
  408720:	ldp	x20, x19, [sp, #32]
  408724:	ldp	x29, x30, [sp, #16]
  408728:	add	sp, sp, #0x30
  40872c:	ret
  408730:	sub	sp, sp, #0x40
  408734:	stp	x29, x30, [sp, #16]
  408738:	stp	x22, x21, [sp, #32]
  40873c:	stp	x20, x19, [sp, #48]
  408740:	add	x29, sp, #0x10
  408744:	mov	w22, w2
  408748:	mov	x21, x1
  40874c:	mov	x19, x0
  408750:	bl	4023b0 <__errno_location@plt>
  408754:	str	wzr, [x0]
  408758:	cbz	x21, 408798 <ferror@plt+0x6368>
  40875c:	ldrb	w8, [x21]
  408760:	cbz	w8, 408798 <ferror@plt+0x6368>
  408764:	mov	x20, x0
  408768:	add	x1, sp, #0x8
  40876c:	mov	x0, x21
  408770:	mov	w2, w22
  408774:	bl	401eb0 <strtoll@plt>
  408778:	ldr	x9, [sp, #8]
  40877c:	mov	x8, x0
  408780:	mov	w0, #0xffffffff            	// #-1
  408784:	cbz	x9, 40879c <ferror@plt+0x636c>
  408788:	cmp	x9, x21
  40878c:	b.eq	40879c <ferror@plt+0x636c>  // b.none
  408790:	ldrb	w9, [x9]
  408794:	cbz	w9, 4087b0 <ferror@plt+0x6380>
  408798:	mov	w0, #0xffffffff            	// #-1
  40879c:	ldp	x20, x19, [sp, #48]
  4087a0:	ldp	x22, x21, [sp, #32]
  4087a4:	ldp	x29, x30, [sp, #16]
  4087a8:	add	sp, sp, #0x40
  4087ac:	ret
  4087b0:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  4087b4:	add	x9, x8, x9
  4087b8:	cmp	x9, #0x1
  4087bc:	b.hi	4087cc <ferror@plt+0x639c>  // b.pmore
  4087c0:	ldr	w9, [x20]
  4087c4:	cmp	w9, #0x22
  4087c8:	b.eq	408798 <ferror@plt+0x6368>  // b.none
  4087cc:	mov	w0, wzr
  4087d0:	str	x8, [x19]
  4087d4:	b	40879c <ferror@plt+0x636c>
  4087d8:	sub	sp, sp, #0x40
  4087dc:	stp	x29, x30, [sp, #16]
  4087e0:	stp	x22, x21, [sp, #32]
  4087e4:	stp	x20, x19, [sp, #48]
  4087e8:	add	x29, sp, #0x10
  4087ec:	mov	w22, w2
  4087f0:	mov	x21, x1
  4087f4:	mov	x19, x0
  4087f8:	bl	4023b0 <__errno_location@plt>
  4087fc:	str	wzr, [x0]
  408800:	cbz	x21, 408840 <ferror@plt+0x6410>
  408804:	ldrb	w8, [x21]
  408808:	cbz	w8, 408840 <ferror@plt+0x6410>
  40880c:	mov	x20, x0
  408810:	add	x1, sp, #0x8
  408814:	mov	x0, x21
  408818:	mov	w2, w22
  40881c:	bl	402190 <strtol@plt>
  408820:	ldr	x9, [sp, #8]
  408824:	mov	x8, x0
  408828:	mov	w0, #0xffffffff            	// #-1
  40882c:	cbz	x9, 408844 <ferror@plt+0x6414>
  408830:	cmp	x9, x21
  408834:	b.eq	408844 <ferror@plt+0x6414>  // b.none
  408838:	ldrb	w9, [x9]
  40883c:	cbz	w9, 408858 <ferror@plt+0x6428>
  408840:	mov	w0, #0xffffffff            	// #-1
  408844:	ldp	x20, x19, [sp, #48]
  408848:	ldp	x22, x21, [sp, #32]
  40884c:	ldp	x29, x30, [sp, #16]
  408850:	add	sp, sp, #0x40
  408854:	ret
  408858:	mov	x9, #0x8000000000000001    	// #-9223372036854775807
  40885c:	add	x9, x8, x9
  408860:	cmp	x9, #0x1
  408864:	b.hi	408874 <ferror@plt+0x6444>  // b.pmore
  408868:	ldr	w9, [x20]
  40886c:	cmp	w9, #0x22
  408870:	b.eq	408840 <ferror@plt+0x6410>  // b.none
  408874:	cmp	x8, w8, sxtw
  408878:	b.ne	408840 <ferror@plt+0x6410>  // b.any
  40887c:	mov	w0, wzr
  408880:	str	w8, [x19]
  408884:	b	408844 <ferror@plt+0x6414>
  408888:	sub	sp, sp, #0x40
  40888c:	stp	x20, x19, [sp, #48]
  408890:	mov	x19, x0
  408894:	add	x0, sp, #0x8
  408898:	stp	x29, x30, [sp, #16]
  40889c:	stp	x22, x21, [sp, #32]
  4088a0:	add	x29, sp, #0x10
  4088a4:	bl	408534 <ferror@plt+0x6104>
  4088a8:	mov	w20, w0
  4088ac:	cbnz	w0, 4088e4 <ferror@plt+0x64b4>
  4088b0:	mov	w0, #0x1                   	// #1
  4088b4:	bl	408310 <ferror@plt+0x5ee0>
  4088b8:	ldr	x21, [sp, #8]
  4088bc:	cmp	w0, #0x1
  4088c0:	b.eq	4088e0 <ferror@plt+0x64b0>  // b.none
  4088c4:	mov	w0, w21
  4088c8:	bl	408310 <ferror@plt+0x5ee0>
  4088cc:	mov	w22, w0
  4088d0:	lsr	x0, x21, #32
  4088d4:	bl	408310 <ferror@plt+0x5ee0>
  4088d8:	mov	w21, w0
  4088dc:	bfi	x21, x22, #32, #32
  4088e0:	str	x21, [x19]
  4088e4:	mov	w0, w20
  4088e8:	ldp	x20, x19, [sp, #48]
  4088ec:	ldp	x22, x21, [sp, #32]
  4088f0:	ldp	x29, x30, [sp, #16]
  4088f4:	add	sp, sp, #0x40
  4088f8:	ret
  4088fc:	sub	sp, sp, #0x30
  408900:	stp	x29, x30, [sp, #16]
  408904:	add	x29, sp, #0x10
  408908:	stp	x20, x19, [sp, #32]
  40890c:	mov	x19, x0
  408910:	sub	x0, x29, #0x4
  408914:	bl	4085bc <ferror@plt+0x618c>
  408918:	mov	w20, w0
  40891c:	cbnz	w0, 40892c <ferror@plt+0x64fc>
  408920:	ldur	w0, [x29, #-4]
  408924:	bl	408310 <ferror@plt+0x5ee0>
  408928:	str	w0, [x19]
  40892c:	mov	w0, w20
  408930:	ldp	x20, x19, [sp, #32]
  408934:	ldp	x29, x30, [sp, #16]
  408938:	add	sp, sp, #0x30
  40893c:	ret
  408940:	sub	sp, sp, #0x30
  408944:	stp	x29, x30, [sp, #16]
  408948:	add	x29, sp, #0x10
  40894c:	stp	x20, x19, [sp, #32]
  408950:	mov	x19, x0
  408954:	sub	x0, x29, #0x4
  408958:	bl	408638 <ferror@plt+0x6208>
  40895c:	mov	w20, w0
  408960:	cbnz	w0, 408970 <ferror@plt+0x6540>
  408964:	ldurh	w0, [x29, #-4]
  408968:	bl	408984 <ferror@plt+0x6554>
  40896c:	strh	w0, [x19]
  408970:	mov	w0, w20
  408974:	ldp	x20, x19, [sp, #32]
  408978:	ldp	x29, x30, [sp, #16]
  40897c:	add	sp, sp, #0x30
  408980:	ret
  408984:	rev	w8, w0
  408988:	lsr	w0, w8, #16
  40898c:	ret
  408990:	sub	sp, sp, #0x50
  408994:	stp	x29, x30, [sp, #16]
  408998:	add	x29, sp, #0x10
  40899c:	stp	x22, x21, [sp, #48]
  4089a0:	stp	x20, x19, [sp, #64]
  4089a4:	mov	x20, x1
  4089a8:	mov	x19, x0
  4089ac:	mov	x21, xzr
  4089b0:	add	x22, x29, #0x18
  4089b4:	str	x23, [sp, #32]
  4089b8:	add	x1, sp, #0x8
  4089bc:	mov	w2, #0x10                  	// #16
  4089c0:	mov	x0, x20
  4089c4:	bl	401e50 <strtoul@plt>
  4089c8:	lsr	x9, x0, #16
  4089cc:	mov	w8, #0x1                   	// #1
  4089d0:	cbnz	x9, 408a10 <ferror@plt+0x65e0>
  4089d4:	ldr	x23, [sp, #8]
  4089d8:	cmp	x23, x20
  4089dc:	b.eq	408a10 <ferror@plt+0x65e0>  // b.none
  4089e0:	bl	408984 <ferror@plt+0x6554>
  4089e4:	strh	w0, [x22, x21]
  4089e8:	ldrb	w8, [x23]
  4089ec:	cbz	w8, 408a24 <ferror@plt+0x65f4>
  4089f0:	cmp	x21, #0x6
  4089f4:	cset	w9, ne  // ne = any
  4089f8:	cmp	w8, #0x3a
  4089fc:	cset	w8, eq  // eq = none
  408a00:	and	w10, w9, w8
  408a04:	tst	w9, w8
  408a08:	csinc	x20, x20, x23, eq  // eq = none
  408a0c:	eor	w8, w10, #0x1
  408a10:	cbnz	w8, 408a2c <ferror@plt+0x65fc>
  408a14:	add	x21, x21, #0x2
  408a18:	cmp	x21, #0x8
  408a1c:	b.ne	4089b8 <ferror@plt+0x6588>  // b.any
  408a20:	b	408a34 <ferror@plt+0x6604>
  408a24:	mov	w8, #0x2                   	// #2
  408a28:	cbz	w8, 408a14 <ferror@plt+0x65e4>
  408a2c:	cmp	w8, #0x2
  408a30:	b.ne	408a44 <ferror@plt+0x6614>  // b.any
  408a34:	ldr	x8, [x29, #24]
  408a38:	mov	w0, #0x1                   	// #1
  408a3c:	str	x8, [x19]
  408a40:	b	408a48 <ferror@plt+0x6618>
  408a44:	mov	w0, #0xffffffff            	// #-1
  408a48:	ldp	x20, x19, [sp, #64]
  408a4c:	ldp	x22, x21, [sp, #48]
  408a50:	ldr	x23, [sp, #32]
  408a54:	ldp	x29, x30, [sp, #16]
  408a58:	add	sp, sp, #0x50
  408a5c:	ret
  408a60:	stp	x29, x30, [sp, #-32]!
  408a64:	str	x19, [sp, #16]
  408a68:	mov	x29, sp
  408a6c:	mov	x19, x0
  408a70:	bl	408a90 <ferror@plt+0x6660>
  408a74:	cbnz	w0, 408a84 <ferror@plt+0x6654>
  408a78:	mov	x0, x19
  408a7c:	bl	408ca4 <ferror@plt+0x6874>
  408a80:	mov	w0, wzr
  408a84:	ldr	x19, [sp, #16]
  408a88:	ldp	x29, x30, [sp], #32
  408a8c:	ret
  408a90:	stp	x29, x30, [sp, #-48]!
  408a94:	stp	x20, x19, [sp, #32]
  408a98:	mov	x20, x1
  408a9c:	movi	v0.2d, #0x0
  408aa0:	adrp	x1, 411000 <ferror@plt+0xebd0>
  408aa4:	str	x21, [sp, #16]
  408aa8:	mov	x19, x0
  408aac:	str	xzr, [x0, #256]
  408ab0:	stp	q0, q0, [x0, #224]
  408ab4:	stp	q0, q0, [x0, #192]
  408ab8:	stp	q0, q0, [x0, #160]
  408abc:	stp	q0, q0, [x0, #128]
  408ac0:	stp	q0, q0, [x0, #96]
  408ac4:	stp	q0, q0, [x0, #64]
  408ac8:	stp	q0, q0, [x0, #32]
  408acc:	stp	q0, q0, [x0]
  408ad0:	add	x1, x1, #0x438
  408ad4:	mov	x0, x20
  408ad8:	mov	x29, sp
  408adc:	mov	w21, w2
  408ae0:	bl	402170 <strcmp@plt>
  408ae4:	cbz	w0, 408b6c <ferror@plt+0x673c>
  408ae8:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  408aec:	add	x1, x1, #0xbc
  408af0:	mov	x0, x20
  408af4:	bl	402170 <strcmp@plt>
  408af8:	cbz	w0, 408b4c <ferror@plt+0x671c>
  408afc:	adrp	x1, 411000 <ferror@plt+0xebd0>
  408b00:	add	x1, x1, #0x440
  408b04:	mov	x0, x20
  408b08:	bl	402170 <strcmp@plt>
  408b0c:	cbz	w0, 408b4c <ferror@plt+0x671c>
  408b10:	cmp	w21, #0x11
  408b14:	b.ne	408bbc <ferror@plt+0x678c>  // b.any
  408b18:	add	x0, x19, #0x8
  408b1c:	mov	w1, #0x100                 	// #256
  408b20:	mov	x2, x20
  408b24:	bl	40b71c <ferror@plt+0x92ec>
  408b28:	tbnz	w0, #31, 408b78 <ferror@plt+0x6748>
  408b2c:	mov	w8, w0
  408b30:	mov	w9, #0x11                  	// #17
  408b34:	strh	w8, [x19, #2]
  408b38:	lsl	w8, w8, #3
  408b3c:	mov	w0, wzr
  408b40:	strh	w9, [x19, #6]
  408b44:	strh	w8, [x19, #4]
  408b48:	b	408bac <ferror@plt+0x677c>
  408b4c:	orr	w8, w21, #0x10
  408b50:	cmp	w8, #0x1c
  408b54:	b.eq	408b78 <ferror@plt+0x6748>  // b.none
  408b58:	mov	w0, wzr
  408b5c:	strh	w21, [x19, #6]
  408b60:	mov	w8, #0xfffe0000            	// #-131072
  408b64:	stur	w8, [x19, #2]
  408b68:	b	408bac <ferror@plt+0x677c>
  408b6c:	orr	w8, w21, #0x10
  408b70:	cmp	w8, #0x1c
  408b74:	b.ne	408b80 <ferror@plt+0x6750>  // b.any
  408b78:	mov	w0, #0xffffffff            	// #-1
  408b7c:	b	408bac <ferror@plt+0x677c>
  408b80:	and	w0, w21, #0xffff
  408b84:	strh	w21, [x19, #6]
  408b88:	bl	40991c <ferror@plt+0x74ec>
  408b8c:	ldrh	w9, [x19]
  408b90:	mov	w8, w0
  408b94:	strh	w8, [x19, #2]
  408b98:	mov	w8, #0xfffe                	// #65534
  408b9c:	strh	w8, [x19, #4]
  408ba0:	orr	w8, w9, #0x1
  408ba4:	mov	w0, wzr
  408ba8:	strh	w8, [x19]
  408bac:	ldp	x20, x19, [sp, #32]
  408bb0:	ldr	x21, [sp, #16]
  408bb4:	ldp	x29, x30, [sp], #48
  408bb8:	ret
  408bbc:	mov	w1, #0x3a                  	// #58
  408bc0:	mov	x0, x20
  408bc4:	bl	402240 <strchr@plt>
  408bc8:	cbz	x0, 408c04 <ferror@plt+0x67d4>
  408bcc:	mov	w8, #0xa                   	// #10
  408bd0:	cmp	w21, #0xa
  408bd4:	strh	w8, [x19, #6]
  408bd8:	b.eq	408be0 <ferror@plt+0x67b0>  // b.none
  408bdc:	cbnz	w21, 408b78 <ferror@plt+0x6748>
  408be0:	add	x2, x19, #0x8
  408be4:	mov	w0, #0xa                   	// #10
  408be8:	mov	x1, x20
  408bec:	bl	402200 <inet_pton@plt>
  408bf0:	cmp	w0, #0x1
  408bf4:	b.lt	408b78 <ferror@plt+0x6748>  // b.tstop
  408bf8:	mov	w0, wzr
  408bfc:	mov	w8, #0xffff0010            	// #-65520
  408c00:	b	408b64 <ferror@plt+0x6734>
  408c04:	cmp	w21, #0x1c
  408c08:	b.ne	408c6c <ferror@plt+0x683c>  // b.any
  408c0c:	add	x21, x19, #0x8
  408c10:	mov	w8, #0x1c                  	// #28
  408c14:	mov	w0, #0x1c                  	// #28
  408c18:	mov	w3, #0x100                 	// #256
  408c1c:	mov	x1, x20
  408c20:	mov	x2, x21
  408c24:	strh	w8, [x19, #6]
  408c28:	bl	40cc3c <ferror@plt+0xa80c>
  408c2c:	cmp	w0, #0x1
  408c30:	b.lt	408b78 <ferror@plt+0x6748>  // b.tstop
  408c34:	mov	w8, #0x4                   	// #4
  408c38:	mov	x20, xzr
  408c3c:	movk	w8, #0x14, lsl #16
  408c40:	stur	w8, [x19, #2]
  408c44:	cmp	x20, #0x40
  408c48:	b.eq	408c9c <ferror@plt+0x686c>  // b.none
  408c4c:	ldr	w0, [x21, x20, lsl #2]
  408c50:	bl	408310 <ferror@plt+0x5ee0>
  408c54:	add	x20, x20, #0x1
  408c58:	tbz	w0, #8, 408c44 <ferror@plt+0x6814>
  408c5c:	lsl	w8, w20, #2
  408c60:	mov	w0, wzr
  408c64:	strh	w8, [x19, #2]
  408c68:	b	408bac <ferror@plt+0x677c>
  408c6c:	mov	w8, #0x2                   	// #2
  408c70:	tst	w21, #0xfffffffd
  408c74:	strh	w8, [x19, #6]
  408c78:	b.ne	408b78 <ferror@plt+0x6748>  // b.any
  408c7c:	add	x0, x19, #0x8
  408c80:	mov	x1, x20
  408c84:	bl	40ab8c <ferror@plt+0x875c>
  408c88:	cmp	w0, #0x1
  408c8c:	b.lt	408b78 <ferror@plt+0x6748>  // b.tstop
  408c90:	mov	w0, wzr
  408c94:	mov	w8, #0xffff0004            	// #-65532
  408c98:	b	408b64 <ferror@plt+0x6734>
  408c9c:	mov	w0, wzr
  408ca0:	b	408bac <ferror@plt+0x677c>
  408ca4:	stp	x29, x30, [sp, #-32]!
  408ca8:	ldrh	w8, [x0, #6]
  408cac:	str	x19, [sp, #16]
  408cb0:	mov	x19, x0
  408cb4:	mov	x29, sp
  408cb8:	cmp	w8, #0xa
  408cbc:	b.eq	408cf0 <ferror@plt+0x68c0>  // b.none
  408cc0:	cmp	w8, #0x2
  408cc4:	b.ne	408d34 <ferror@plt+0x6904>  // b.any
  408cc8:	ldr	w0, [x19, #8]
  408ccc:	cbz	w0, 408d28 <ferror@plt+0x68f8>
  408cd0:	bl	408310 <ferror@plt+0x5ee0>
  408cd4:	ldrh	w8, [x19]
  408cd8:	lsr	w9, w0, #28
  408cdc:	cmp	w9, #0xe
  408ce0:	b.ne	408d20 <ferror@plt+0x68f0>  // b.any
  408ce4:	mov	w9, #0xa                   	// #10
  408ce8:	orr	w8, w8, w9
  408cec:	b	408d30 <ferror@plt+0x6900>
  408cf0:	ldr	w8, [x19, #8]
  408cf4:	cbnz	w8, 408d10 <ferror@plt+0x68e0>
  408cf8:	ldr	w8, [x19, #12]
  408cfc:	cbnz	w8, 408d10 <ferror@plt+0x68e0>
  408d00:	ldr	w8, [x19, #16]
  408d04:	cbnz	w8, 408d10 <ferror@plt+0x68e0>
  408d08:	ldr	w8, [x19, #20]
  408d0c:	cbz	w8, 408d28 <ferror@plt+0x68f8>
  408d10:	ldrb	w9, [x19, #8]
  408d14:	ldrh	w8, [x19]
  408d18:	cmp	w9, #0xff
  408d1c:	b.eq	408ce4 <ferror@plt+0x68b4>  // b.none
  408d20:	orr	w8, w8, #0x2
  408d24:	b	408d30 <ferror@plt+0x6900>
  408d28:	ldrh	w8, [x19]
  408d2c:	orr	w8, w8, #0x6
  408d30:	strh	w8, [x19]
  408d34:	ldr	x19, [sp, #16]
  408d38:	ldp	x29, x30, [sp], #32
  408d3c:	ret
  408d40:	sub	w8, w0, #0x2
  408d44:	cmp	w8, #0x1a
  408d48:	b.hi	408d70 <ferror@plt+0x6940>  // b.pmore
  408d4c:	adrp	x9, 410000 <ferror@plt+0xdbd0>
  408d50:	add	x9, x9, #0xfd2
  408d54:	adr	x10, 408d68 <ferror@plt+0x6938>
  408d58:	ldrb	w11, [x9, x8]
  408d5c:	add	x10, x10, x11, lsl #2
  408d60:	mov	w0, #0x80                  	// #128
  408d64:	br	x10
  408d68:	mov	w0, #0x20                  	// #32
  408d6c:	ret
  408d70:	mov	w0, wzr
  408d74:	ret
  408d78:	mov	w0, #0x50                  	// #80
  408d7c:	ret
  408d80:	mov	w0, #0x10                  	// #16
  408d84:	ret
  408d88:	mov	w0, #0x14                  	// #20
  408d8c:	ret
  408d90:	sub	sp, sp, #0x40
  408d94:	stp	x22, x21, [sp, #32]
  408d98:	mov	x22, x1
  408d9c:	stp	x20, x19, [sp, #48]
  408da0:	mov	x19, x0
  408da4:	mov	w1, #0x2f                  	// #47
  408da8:	mov	x0, x22
  408dac:	stp	x29, x30, [sp, #16]
  408db0:	add	x29, sp, #0x10
  408db4:	mov	w20, w2
  408db8:	bl	402240 <strchr@plt>
  408dbc:	mov	x21, x0
  408dc0:	cbz	x0, 408dc8 <ferror@plt+0x6998>
  408dc4:	strb	wzr, [x21]
  408dc8:	mov	x0, x19
  408dcc:	mov	x1, x22
  408dd0:	mov	w2, w20
  408dd4:	bl	408a60 <ferror@plt+0x6630>
  408dd8:	cbz	x21, 408de4 <ferror@plt+0x69b4>
  408ddc:	mov	w8, #0x2f                  	// #47
  408de0:	strb	w8, [x21]
  408de4:	cbnz	w0, 408e60 <ferror@plt+0x6a30>
  408de8:	ldrh	w0, [x19, #6]
  408dec:	bl	408d40 <ferror@plt+0x6910>
  408df0:	mov	w20, w0
  408df4:	cbz	x21, 408e20 <ferror@plt+0x69f0>
  408df8:	ldrsh	w8, [x19, #4]
  408dfc:	cmn	w8, #0x2
  408e00:	b.eq	408e14 <ferror@plt+0x69e4>  // b.none
  408e04:	add	x1, x21, #0x1
  408e08:	sub	x0, x29, #0x4
  408e0c:	bl	408e74 <ferror@plt+0x6a44>
  408e10:	cbz	w0, 408e48 <ferror@plt+0x6a18>
  408e14:	mov	w8, wzr
  408e18:	tbz	w8, #0, 408e5c <ferror@plt+0x6a2c>
  408e1c:	b	408e30 <ferror@plt+0x6a00>
  408e20:	ldrsh	w9, [x19, #4]
  408e24:	mov	w8, wzr
  408e28:	cmn	w9, #0x2
  408e2c:	csel	w20, wzr, w20, eq  // eq = none
  408e30:	ldrh	w9, [x19]
  408e34:	mov	w0, wzr
  408e38:	strh	w20, [x19, #4]
  408e3c:	orr	w8, w9, w8
  408e40:	strh	w8, [x19]
  408e44:	b	408e60 <ferror@plt+0x6a30>
  408e48:	ldur	w9, [x29, #-4]
  408e4c:	cmp	w9, w20
  408e50:	cset	w8, ls  // ls = plast
  408e54:	csel	w20, w20, w9, hi  // hi = pmore
  408e58:	tbnz	w8, #0, 408e30 <ferror@plt+0x6a00>
  408e5c:	mov	w0, #0xffffffff            	// #-1
  408e60:	ldp	x20, x19, [sp, #48]
  408e64:	ldp	x22, x21, [sp, #32]
  408e68:	ldp	x29, x30, [sp, #16]
  408e6c:	add	sp, sp, #0x40
  408e70:	ret
  408e74:	sub	sp, sp, #0x140
  408e78:	mov	w2, wzr
  408e7c:	stp	x29, x30, [sp, #272]
  408e80:	str	x28, [sp, #288]
  408e84:	stp	x20, x19, [sp, #304]
  408e88:	add	x29, sp, #0x110
  408e8c:	mov	x20, x1
  408e90:	mov	x19, x0
  408e94:	bl	408318 <ferror@plt+0x5ee8>
  408e98:	cbz	w0, 408edc <ferror@plt+0x6aac>
  408e9c:	add	x0, sp, #0x8
  408ea0:	mov	w2, #0x2                   	// #2
  408ea4:	mov	x1, x20
  408ea8:	bl	408a60 <ferror@plt+0x6630>
  408eac:	cbnz	w0, 408ed8 <ferror@plt+0x6aa8>
  408eb0:	ldrh	w8, [sp, #14]
  408eb4:	cmp	w8, #0x2
  408eb8:	b.ne	408ed8 <ferror@plt+0x6aa8>  // b.any
  408ebc:	ldr	w0, [sp, #16]
  408ec0:	bl	4082d0 <ferror@plt+0x5ea0>
  408ec4:	tbnz	w0, #31, 408ed8 <ferror@plt+0x6aa8>
  408ec8:	mov	w8, w0
  408ecc:	mov	w0, wzr
  408ed0:	str	w8, [x19]
  408ed4:	b	408edc <ferror@plt+0x6aac>
  408ed8:	mov	w0, #0xffffffff            	// #-1
  408edc:	ldp	x20, x19, [sp, #304]
  408ee0:	ldr	x28, [sp, #288]
  408ee4:	ldp	x29, x30, [sp, #272]
  408ee8:	add	sp, sp, #0x140
  408eec:	ret
  408ef0:	stp	x29, x30, [sp, #-48]!
  408ef4:	str	x21, [sp, #16]
  408ef8:	stp	x20, x19, [sp, #32]
  408efc:	mov	x29, sp
  408f00:	mov	w20, w2
  408f04:	mov	x19, x1
  408f08:	bl	408a60 <ferror@plt+0x6630>
  408f0c:	cbnz	w0, 408f20 <ferror@plt+0x6af0>
  408f10:	ldp	x20, x19, [sp, #32]
  408f14:	ldr	x21, [sp, #16]
  408f18:	ldp	x29, x30, [sp], #48
  408f1c:	ret
  408f20:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  408f24:	ldr	x8, [x8, #3992]
  408f28:	mov	w0, w20
  408f2c:	ldr	x21, [x8]
  408f30:	bl	408f54 <ferror@plt+0x6b24>
  408f34:	adrp	x1, 411000 <ferror@plt+0xebd0>
  408f38:	mov	x2, x0
  408f3c:	add	x1, x1, #0xfd
  408f40:	mov	x0, x21
  408f44:	mov	x3, x19
  408f48:	bl	402400 <fprintf@plt>
  408f4c:	mov	w0, #0x1                   	// #1
  408f50:	bl	401e70 <exit@plt>
  408f54:	cbz	w0, 408f6c <ferror@plt+0x6b3c>
  408f58:	stp	x29, x30, [sp, #-16]!
  408f5c:	mov	x29, sp
  408f60:	bl	4097f4 <ferror@plt+0x73c4>
  408f64:	ldp	x29, x30, [sp], #16
  408f68:	ret
  408f6c:	adrp	x0, 411000 <ferror@plt+0xebd0>
  408f70:	add	x0, x0, #0x444
  408f74:	ret
  408f78:	stp	x29, x30, [sp, #-16]!
  408f7c:	ldrh	w8, [x1], #4
  408f80:	mov	x29, sp
  408f84:	sub	w8, w8, #0x6
  408f88:	ror	w9, w8, #1
  408f8c:	cmp	w9, #0x7
  408f90:	mov	w8, #0xffffffff            	// #-1
  408f94:	b.hi	40905c <ferror@plt+0x6c2c>  // b.pmore
  408f98:	adrp	x10, 410000 <ferror@plt+0xdbd0>
  408f9c:	add	x10, x10, #0xfed
  408fa0:	adr	x11, 408fb0 <ferror@plt+0x6b80>
  408fa4:	ldrb	w12, [x10, x9]
  408fa8:	add	x11, x11, x12, lsl #2
  408fac:	br	x11
  408fb0:	mov	w8, #0xc                   	// #12
  408fb4:	mov	w9, #0x2                   	// #2
  408fb8:	strh	w8, [x0, #6]
  408fbc:	strh	w9, [x0, #2]
  408fc0:	ldrh	w8, [x1]
  408fc4:	strh	w8, [x0, #8]
  408fc8:	cbnz	w2, 409034 <ferror@plt+0x6c04>
  408fcc:	b	409040 <ferror@plt+0x6c10>
  408fd0:	mov	w8, #0x2                   	// #2
  408fd4:	mov	w9, #0x4                   	// #4
  408fd8:	strh	w8, [x0, #6]
  408fdc:	strh	w9, [x0, #2]
  408fe0:	ldr	w8, [x1]
  408fe4:	str	w8, [x0, #8]
  408fe8:	cbnz	w2, 409034 <ferror@plt+0x6c04>
  408fec:	b	409040 <ferror@plt+0x6c10>
  408ff0:	mov	w8, #0x4                   	// #4
  408ff4:	mov	w9, #0xa                   	// #10
  408ff8:	strh	w8, [x0, #6]
  408ffc:	strh	w9, [x0, #2]
  409000:	ldrh	w8, [x1, #8]
  409004:	ldr	x9, [x1]
  409008:	strh	w8, [x0, #16]
  40900c:	str	x9, [x0, #8]
  409010:	cbnz	w2, 409034 <ferror@plt+0x6c04>
  409014:	b	409040 <ferror@plt+0x6c10>
  409018:	mov	w8, #0xa                   	// #10
  40901c:	mov	w9, #0x10                  	// #16
  409020:	strh	w8, [x0, #6]
  409024:	strh	w9, [x0, #2]
  409028:	ldr	q0, [x1]
  40902c:	stur	q0, [x0, #8]
  409030:	cbz	w2, 409040 <ferror@plt+0x6c10>
  409034:	ldrh	w8, [x0, #6]
  409038:	cmp	w8, w2
  40903c:	b.ne	409058 <ferror@plt+0x6c28>  // b.any
  409040:	mov	w8, #0xffff                	// #65535
  409044:	strh	w8, [x0, #4]
  409048:	strh	wzr, [x0]
  40904c:	bl	408ca4 <ferror@plt+0x6874>
  409050:	mov	w8, wzr
  409054:	b	40905c <ferror@plt+0x6c2c>
  409058:	mov	w8, #0xfffffffe            	// #-2
  40905c:	mov	w0, w8
  409060:	ldp	x29, x30, [sp], #16
  409064:	ret
  409068:	stp	x29, x30, [sp, #-48]!
  40906c:	stp	x20, x19, [sp, #32]
  409070:	mov	x19, x1
  409074:	cmp	w2, #0x11
  409078:	str	x21, [sp, #16]
  40907c:	mov	x29, sp
  409080:	b.eq	4090a4 <ferror@plt+0x6c74>  // b.none
  409084:	mov	x1, x19
  409088:	mov	w20, w2
  40908c:	bl	408d90 <ferror@plt+0x6960>
  409090:	cbnz	w0, 4090c8 <ferror@plt+0x6c98>
  409094:	ldp	x20, x19, [sp, #32]
  409098:	ldr	x21, [sp, #16]
  40909c:	ldp	x29, x30, [sp], #48
  4090a0:	ret
  4090a4:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  4090a8:	ldr	x8, [x8, #3992]
  4090ac:	adrp	x1, 411000 <ferror@plt+0xebd0>
  4090b0:	add	x1, x1, #0x12e
  4090b4:	mov	x2, x19
  4090b8:	ldr	x0, [x8]
  4090bc:	bl	402400 <fprintf@plt>
  4090c0:	mov	w0, #0x1                   	// #1
  4090c4:	bl	401e70 <exit@plt>
  4090c8:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  4090cc:	ldr	x8, [x8, #3992]
  4090d0:	mov	w0, w20
  4090d4:	ldr	x21, [x8]
  4090d8:	bl	408f54 <ferror@plt+0x6b24>
  4090dc:	adrp	x1, 411000 <ferror@plt+0xebd0>
  4090e0:	mov	x2, x0
  4090e4:	add	x1, x1, #0x176
  4090e8:	mov	x0, x21
  4090ec:	mov	x3, x19
  4090f0:	bl	402400 <fprintf@plt>
  4090f4:	mov	w0, #0x1                   	// #1
  4090f8:	bl	401e70 <exit@plt>
  4090fc:	sub	sp, sp, #0x130
  409100:	stp	x28, x19, [sp, #288]
  409104:	mov	x19, x0
  409108:	add	x0, sp, #0x8
  40910c:	mov	w2, #0x2                   	// #2
  409110:	mov	x1, x19
  409114:	stp	x29, x30, [sp, #272]
  409118:	add	x29, sp, #0x110
  40911c:	bl	408a60 <ferror@plt+0x6630>
  409120:	cbnz	w0, 409138 <ferror@plt+0x6d08>
  409124:	ldr	w0, [sp, #16]
  409128:	ldp	x28, x19, [sp, #288]
  40912c:	ldp	x29, x30, [sp, #272]
  409130:	add	sp, sp, #0x130
  409134:	ret
  409138:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40913c:	ldr	x8, [x8, #3992]
  409140:	adrp	x1, 411000 <ferror@plt+0xebd0>
  409144:	add	x1, x1, #0x1a6
  409148:	mov	x2, x19
  40914c:	ldr	x0, [x8]
  409150:	bl	402400 <fprintf@plt>
  409154:	mov	w0, #0x1                   	// #1
  409158:	bl	401e70 <exit@plt>
  40915c:	stp	x29, x30, [sp, #-16]!
  409160:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  409164:	ldr	x8, [x8, #3992]
  409168:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40916c:	add	x0, x0, #0x1d9
  409170:	mov	w1, #0x30                  	// #48
  409174:	ldr	x3, [x8]
  409178:	mov	w2, #0x1                   	// #1
  40917c:	mov	x29, sp
  409180:	bl	402260 <fwrite@plt>
  409184:	mov	w0, #0xffffffff            	// #-1
  409188:	bl	401e70 <exit@plt>
  40918c:	stp	x29, x30, [sp, #-16]!
  409190:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  409194:	ldr	x8, [x8, #3992]
  409198:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40919c:	mov	x2, x0
  4091a0:	add	x1, x1, #0x20a
  4091a4:	ldr	x8, [x8]
  4091a8:	mov	x29, sp
  4091ac:	mov	x0, x8
  4091b0:	bl	402400 <fprintf@plt>
  4091b4:	mov	w0, #0xffffffff            	// #-1
  4091b8:	bl	401e70 <exit@plt>
  4091bc:	stp	x29, x30, [sp, #-16]!
  4091c0:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  4091c4:	ldr	x8, [x8, #3992]
  4091c8:	mov	x2, x1
  4091cc:	adrp	x1, 411000 <ferror@plt+0xebd0>
  4091d0:	mov	x3, x0
  4091d4:	ldr	x8, [x8]
  4091d8:	add	x1, x1, #0x22c
  4091dc:	mov	x29, sp
  4091e0:	mov	x0, x8
  4091e4:	bl	402400 <fprintf@plt>
  4091e8:	mov	w0, #0xffffffff            	// #-1
  4091ec:	bl	401e70 <exit@plt>
  4091f0:	stp	x29, x30, [sp, #-16]!
  4091f4:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  4091f8:	ldr	x8, [x8, #3992]
  4091fc:	mov	x3, x1
  409200:	adrp	x1, 411000 <ferror@plt+0xebd0>
  409204:	mov	x2, x0
  409208:	ldr	x8, [x8]
  40920c:	add	x1, x1, #0x24f
  409210:	mov	x29, sp
  409214:	mov	x0, x8
  409218:	bl	402400 <fprintf@plt>
  40921c:	mov	w0, #0xffffffff            	// #-1
  409220:	bl	401e70 <exit@plt>
  409224:	stp	x29, x30, [sp, #-16]!
  409228:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40922c:	ldr	x8, [x8, #3992]
  409230:	mov	x3, x1
  409234:	adrp	x1, 411000 <ferror@plt+0xebd0>
  409238:	mov	x2, x0
  40923c:	ldr	x8, [x8]
  409240:	add	x1, x1, #0x281
  409244:	mov	x29, sp
  409248:	mov	x0, x8
  40924c:	bl	402400 <fprintf@plt>
  409250:	mov	w0, #0xffffffff            	// #-1
  409254:	bl	401e70 <exit@plt>
  409258:	stp	x29, x30, [sp, #-16]!
  40925c:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  409260:	ldr	x8, [x8, #3992]
  409264:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  409268:	mov	x2, x0
  40926c:	add	x1, x1, #0x33
  409270:	ldr	x8, [x8]
  409274:	mov	x29, sp
  409278:	mov	x0, x8
  40927c:	bl	402400 <fprintf@plt>
  409280:	mov	w0, #0xffffffff            	// #-1
  409284:	ldp	x29, x30, [sp], #16
  409288:	ret
  40928c:	stp	x29, x30, [sp, #-32]!
  409290:	str	x19, [sp, #16]
  409294:	mov	x29, sp
  409298:	mov	x19, x0
  40929c:	bl	401e60 <strlen@plt>
  4092a0:	cmp	x0, #0xf
  4092a4:	b.ls	4092b0 <ferror@plt+0x6e80>  // b.plast
  4092a8:	mov	w0, #0xffffffff            	// #-1
  4092ac:	b	4092b8 <ferror@plt+0x6e88>
  4092b0:	mov	x0, x19
  4092b4:	bl	4092c4 <ferror@plt+0x6e94>
  4092b8:	ldr	x19, [sp, #16]
  4092bc:	ldp	x29, x30, [sp], #32
  4092c0:	ret
  4092c4:	stp	x29, x30, [sp, #-32]!
  4092c8:	stp	x20, x19, [sp, #16]
  4092cc:	ldrb	w8, [x0]
  4092d0:	mov	x29, sp
  4092d4:	cbz	w8, 409300 <ferror@plt+0x6ed0>
  4092d8:	mov	x19, x0
  4092dc:	ldrb	w20, [x19]
  4092e0:	cbz	w20, 409310 <ferror@plt+0x6ee0>
  4092e4:	cmp	w20, #0x2f
  4092e8:	b.eq	409300 <ferror@plt+0x6ed0>  // b.none
  4092ec:	bl	402180 <__ctype_b_loc@plt>
  4092f0:	ldr	x8, [x0]
  4092f4:	add	x19, x19, #0x1
  4092f8:	ldrh	w8, [x8, x20, lsl #1]
  4092fc:	tbz	w8, #13, 4092dc <ferror@plt+0x6eac>
  409300:	mov	w0, #0xffffffff            	// #-1
  409304:	ldp	x20, x19, [sp, #16]
  409308:	ldp	x29, x30, [sp], #32
  40930c:	ret
  409310:	mov	w0, wzr
  409314:	b	409304 <ferror@plt+0x6ed4>
  409318:	stp	x29, x30, [sp, #-16]!
  40931c:	mov	x29, sp
  409320:	bl	4092c4 <ferror@plt+0x6e94>
  409324:	ldp	x29, x30, [sp], #16
  409328:	ret
  40932c:	stp	x29, x30, [sp, #-48]!
  409330:	stp	x20, x19, [sp, #32]
  409334:	mov	x20, x0
  409338:	mov	x0, x1
  40933c:	str	x21, [sp, #16]
  409340:	mov	x29, sp
  409344:	mov	x19, x1
  409348:	bl	40928c <ferror@plt+0x6e5c>
  40934c:	mov	w21, w0
  409350:	cbnz	w0, 409364 <ferror@plt+0x6f34>
  409354:	mov	w2, #0x10                  	// #16
  409358:	mov	x0, x20
  40935c:	mov	x1, x19
  409360:	bl	402360 <strncpy@plt>
  409364:	mov	w0, w21
  409368:	ldp	x20, x19, [sp, #32]
  40936c:	ldr	x21, [sp, #16]
  409370:	ldp	x29, x30, [sp], #48
  409374:	ret
  409378:	stp	x29, x30, [sp, #-32]!
  40937c:	str	x19, [sp, #16]
  409380:	mov	x29, sp
  409384:	cbz	x1, 4093ac <ferror@plt+0x6f7c>
  409388:	mov	x0, x1
  40938c:	bl	4093d8 <ferror@plt+0x6fa8>
  409390:	mov	x19, x0
  409394:	bl	40928c <ferror@plt+0x6e5c>
  409398:	cmp	w0, #0x0
  40939c:	csel	x0, x19, xzr, eq  // eq = none
  4093a0:	ldr	x19, [sp, #16]
  4093a4:	ldp	x29, x30, [sp], #32
  4093a8:	ret
  4093ac:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  4093b0:	ldr	x8, [x8, #3992]
  4093b4:	mov	w19, w0
  4093b8:	adrp	x1, 411000 <ferror@plt+0xebd0>
  4093bc:	add	x1, x1, #0x2b9
  4093c0:	ldr	x0, [x8]
  4093c4:	mov	w2, w19
  4093c8:	bl	402400 <fprintf@plt>
  4093cc:	mov	w0, w19
  4093d0:	bl	40ae3c <ferror@plt+0x8a0c>
  4093d4:	b	409390 <ferror@plt+0x6f60>
  4093d8:	add	x0, x0, #0x4
  4093dc:	ret
  4093e0:	ldrb	w8, [x0]
  4093e4:	cbz	w8, 40941c <ferror@plt+0x6fec>
  4093e8:	ldrb	w9, [x1]
  4093ec:	cbz	w9, 40940c <ferror@plt+0x6fdc>
  4093f0:	add	x8, x1, #0x1
  4093f4:	ldrb	w10, [x0]
  4093f8:	cmp	w10, w9, uxtb
  4093fc:	b.ne	40940c <ferror@plt+0x6fdc>  // b.any
  409400:	ldrb	w9, [x8], #1
  409404:	add	x0, x0, #0x1
  409408:	cbnz	w9, 4093f4 <ferror@plt+0x6fc4>
  40940c:	ldrb	w8, [x0]
  409410:	cmp	w8, #0x0
  409414:	cset	w0, ne  // ne = any
  409418:	ret
  40941c:	mov	w0, #0x1                   	// #1
  409420:	ret
  409424:	stp	x29, x30, [sp, #-48]!
  409428:	stp	x22, x21, [sp, #16]
  40942c:	stp	x20, x19, [sp, #32]
  409430:	mov	w21, w2
  409434:	mov	x19, x1
  409438:	asr	w22, w2, #5
  40943c:	mov	x20, x0
  409440:	mov	x29, sp
  409444:	cbz	w22, 409468 <ferror@plt+0x7038>
  409448:	lsl	w8, w22, #2
  40944c:	add	x1, x19, #0x8
  409450:	add	x0, x20, #0x8
  409454:	sxtw	x2, w8
  409458:	bl	402090 <bcmp@plt>
  40945c:	cbz	w0, 409468 <ferror@plt+0x7038>
  409460:	mov	w0, #0xffffffff            	// #-1
  409464:	b	4094ac <ferror@plt+0x707c>
  409468:	and	w8, w21, #0x1f
  40946c:	cbz	w8, 4094a8 <ferror@plt+0x7078>
  409470:	sbfiz	x9, x22, #2, #32
  409474:	add	x10, x20, x9
  409478:	add	x9, x19, x9
  40947c:	ldr	w19, [x10, #8]
  409480:	ldr	w20, [x9, #8]
  409484:	neg	w8, w8
  409488:	mov	w9, #0xffffffff            	// #-1
  40948c:	lsl	w0, w9, w8
  409490:	bl	408310 <ferror@plt+0x5ee0>
  409494:	eor	w8, w20, w19
  409498:	tst	w8, w0
  40949c:	b.eq	4094a8 <ferror@plt+0x7078>  // b.none
  4094a0:	mov	w0, #0x1                   	// #1
  4094a4:	b	4094ac <ferror@plt+0x707c>
  4094a8:	mov	w0, wzr
  4094ac:	ldp	x20, x19, [sp, #32]
  4094b0:	ldp	x22, x21, [sp, #16]
  4094b4:	ldp	x29, x30, [sp], #48
  4094b8:	ret
  4094bc:	sub	sp, sp, #0x130
  4094c0:	stp	x29, x30, [sp, #272]
  4094c4:	stp	x28, x19, [sp, #288]
  4094c8:	add	x29, sp, #0x110
  4094cc:	cbz	x1, 4094fc <ferror@plt+0x70cc>
  4094d0:	ldrh	w2, [x0, #6]
  4094d4:	mov	x19, x0
  4094d8:	cbz	w2, 4094fc <ferror@plt+0x70cc>
  4094dc:	ldrsh	w8, [x19, #4]
  4094e0:	cmp	w8, #0x1
  4094e4:	b.lt	4094fc <ferror@plt+0x70cc>  // b.tstop
  4094e8:	add	x0, sp, #0x8
  4094ec:	bl	408f78 <ferror@plt+0x6b48>
  4094f0:	cbz	w0, 409510 <ferror@plt+0x70e0>
  4094f4:	mov	w0, #0xffffffff            	// #-1
  4094f8:	b	409500 <ferror@plt+0x70d0>
  4094fc:	mov	w0, wzr
  409500:	ldp	x28, x19, [sp, #288]
  409504:	ldp	x29, x30, [sp, #272]
  409508:	add	sp, sp, #0x130
  40950c:	ret
  409510:	ldrsh	w2, [x19, #4]
  409514:	add	x0, sp, #0x8
  409518:	mov	x1, x19
  40951c:	bl	409424 <ferror@plt+0x6ff4>
  409520:	b	409500 <ferror@plt+0x70d0>
  409524:	stp	x29, x30, [sp, #-48]!
  409528:	str	x28, [sp, #16]
  40952c:	stp	x20, x19, [sp, #32]
  409530:	mov	x29, sp
  409534:	sub	sp, sp, #0x400
  409538:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40953c:	add	x0, x0, #0x2e5
  409540:	bl	4023c0 <getenv@plt>
  409544:	cbz	x0, 409554 <ferror@plt+0x7124>
  409548:	bl	401fd0 <atoi@plt>
  40954c:	mov	w20, w0
  409550:	b	4095f0 <ferror@plt+0x71c0>
  409554:	adrp	x0, 411000 <ferror@plt+0xebd0>
  409558:	add	x0, x0, #0x2e8
  40955c:	bl	4023c0 <getenv@plt>
  409560:	cbz	x0, 409574 <ferror@plt+0x7144>
  409564:	adrp	x2, 411000 <ferror@plt+0xebd0>
  409568:	mov	x3, x0
  40956c:	add	x2, x2, #0xdb
  409570:	b	409590 <ferror@plt+0x7160>
  409574:	adrp	x0, 411000 <ferror@plt+0xebd0>
  409578:	add	x0, x0, #0x2f8
  40957c:	bl	4023c0 <getenv@plt>
  409580:	cbz	x0, 409610 <ferror@plt+0x71e0>
  409584:	adrp	x2, 411000 <ferror@plt+0xebd0>
  409588:	mov	x3, x0
  40958c:	add	x2, x2, #0x302
  409590:	mov	x0, sp
  409594:	mov	w1, #0x3ff                 	// #1023
  409598:	bl	401f80 <snprintf@plt>
  40959c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  4095a0:	add	x1, x1, #0x732
  4095a4:	mov	x0, sp
  4095a8:	bl	4022a0 <fopen64@plt>
  4095ac:	cbz	x0, 4095ec <ferror@plt+0x71bc>
  4095b0:	adrp	x1, 411000 <ferror@plt+0xebd0>
  4095b4:	add	x1, x1, #0x321
  4095b8:	add	x2, x29, #0x1c
  4095bc:	add	x3, x29, #0x18
  4095c0:	mov	x19, x0
  4095c4:	bl	402010 <__isoc99_fscanf@plt>
  4095c8:	ldp	w9, w8, [x29, #24]
  4095cc:	mov	w10, #0x4240                	// #16960
  4095d0:	movk	w10, #0xf, lsl #16
  4095d4:	cmp	w8, w10
  4095d8:	ccmp	w0, #0x2, #0x0, eq  // eq = none
  4095dc:	mov	x0, x19
  4095e0:	csel	w20, w9, wzr, eq  // eq = none
  4095e4:	bl	401fc0 <fclose@plt>
  4095e8:	b	4095f0 <ferror@plt+0x71c0>
  4095ec:	mov	w20, wzr
  4095f0:	cmp	w20, #0x0
  4095f4:	mov	w8, #0x64                  	// #100
  4095f8:	csel	w0, w8, w20, eq  // eq = none
  4095fc:	add	sp, sp, #0x400
  409600:	ldp	x20, x19, [sp, #32]
  409604:	ldr	x28, [sp, #16]
  409608:	ldp	x29, x30, [sp], #48
  40960c:	ret
  409610:	adrp	x8, 411000 <ferror@plt+0xebd0>
  409614:	add	x8, x8, #0x310
  409618:	ldr	q0, [x8]
  40961c:	strb	wzr, [sp, #16]
  409620:	str	q0, [sp]
  409624:	b	40959c <ferror@plt+0x716c>
  409628:	stp	x29, x30, [sp, #-16]!
  40962c:	mov	w0, #0x2                   	// #2
  409630:	mov	x29, sp
  409634:	bl	4022e0 <sysconf@plt>
  409638:	ldp	x29, x30, [sp], #16
  40963c:	ret
  409640:	stp	x29, x30, [sp, #-16]!
  409644:	sub	w9, w0, #0x2
  409648:	cmp	w9, #0x1a
  40964c:	mov	x29, sp
  409650:	b.hi	4096f8 <ferror@plt+0x72c8>  // b.pmore
  409654:	adrp	x10, 410000 <ferror@plt+0xdbd0>
  409658:	add	x10, x10, #0xff5
  40965c:	adr	x11, 409670 <ferror@plt+0x7240>
  409660:	ldrb	w12, [x10, x9]
  409664:	add	x11, x11, x12, lsl #2
  409668:	mov	x8, x2
  40966c:	br	x11
  409670:	mov	x1, x8
  409674:	mov	x2, x3
  409678:	mov	w3, w4
  40967c:	bl	402420 <inet_ntop@plt>
  409680:	ldp	x29, x30, [sp], #16
  409684:	ret
  409688:	ldrh	w9, [x8]
  40968c:	cmp	w9, #0x2
  409690:	b.eq	4096d8 <ferror@plt+0x72a8>  // b.none
  409694:	cmp	w9, #0xa
  409698:	b.ne	409708 <ferror@plt+0x72d8>  // b.any
  40969c:	mov	w0, #0xa                   	// #10
  4096a0:	mov	w9, #0x8                   	// #8
  4096a4:	b	4096e0 <ferror@plt+0x72b0>
  4096a8:	mov	w2, #0xffff                	// #65535
  4096ac:	mov	x0, x8
  4096b0:	bl	40b5fc <ferror@plt+0x91cc>
  4096b4:	ldp	x29, x30, [sp], #16
  4096b8:	ret
  4096bc:	sxtw	x9, w4
  4096c0:	mov	x1, x8
  4096c4:	mov	x2, x3
  4096c8:	mov	x3, x9
  4096cc:	bl	40caf8 <ferror@plt+0xa6c8>
  4096d0:	ldp	x29, x30, [sp], #16
  4096d4:	ret
  4096d8:	mov	w0, #0x2                   	// #2
  4096dc:	mov	w9, #0x4                   	// #4
  4096e0:	add	x1, x8, x9
  4096e4:	mov	x2, x3
  4096e8:	mov	w3, w4
  4096ec:	bl	402420 <inet_ntop@plt>
  4096f0:	mov	w8, wzr
  4096f4:	cbz	w8, 409700 <ferror@plt+0x72d0>
  4096f8:	adrp	x0, 411000 <ferror@plt+0xebd0>
  4096fc:	add	x0, x0, #0x334
  409700:	ldp	x29, x30, [sp], #16
  409704:	ret
  409708:	mov	w8, #0x1                   	// #1
  40970c:	cbnz	w8, 4096f8 <ferror@plt+0x72c8>
  409710:	b	409700 <ferror@plt+0x72d0>
  409714:	stp	x29, x30, [sp, #-16]!
  409718:	adrp	x3, 422000 <ferror@plt+0x1fbd0>
  40971c:	add	x3, x3, #0x408
  409720:	mov	w4, #0x100                 	// #256
  409724:	mov	x29, sp
  409728:	bl	409640 <ferror@plt+0x7210>
  40972c:	ldp	x29, x30, [sp], #16
  409730:	ret
  409734:	stp	x29, x30, [sp, #-32]!
  409738:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  40973c:	add	x1, x1, #0xac2
  409740:	str	x19, [sp, #16]
  409744:	mov	x29, sp
  409748:	mov	x19, x0
  40974c:	bl	402170 <strcmp@plt>
  409750:	cbz	w0, 4097c4 <ferror@plt+0x7394>
  409754:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  409758:	add	x1, x1, #0xac7
  40975c:	mov	x0, x19
  409760:	bl	402170 <strcmp@plt>
  409764:	cbz	w0, 4097cc <ferror@plt+0x739c>
  409768:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40976c:	add	x1, x1, #0xac0
  409770:	mov	x0, x19
  409774:	bl	402170 <strcmp@plt>
  409778:	cbz	w0, 4097d4 <ferror@plt+0x73a4>
  40977c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  409780:	add	x1, x1, #0x338
  409784:	mov	x0, x19
  409788:	bl	402170 <strcmp@plt>
  40978c:	cbz	w0, 4097dc <ferror@plt+0x73ac>
  409790:	adrp	x1, 411000 <ferror@plt+0xebd0>
  409794:	add	x1, x1, #0x33c
  409798:	mov	x0, x19
  40979c:	bl	402170 <strcmp@plt>
  4097a0:	cbz	w0, 4097e4 <ferror@plt+0x73b4>
  4097a4:	adrp	x1, 411000 <ferror@plt+0xebd0>
  4097a8:	add	x1, x1, #0x341
  4097ac:	mov	x0, x19
  4097b0:	bl	402170 <strcmp@plt>
  4097b4:	cmp	w0, #0x0
  4097b8:	mov	w8, #0x7                   	// #7
  4097bc:	csel	w0, w8, wzr, eq  // eq = none
  4097c0:	b	4097e8 <ferror@plt+0x73b8>
  4097c4:	mov	w0, #0x2                   	// #2
  4097c8:	b	4097e8 <ferror@plt+0x73b8>
  4097cc:	mov	w0, #0xa                   	// #10
  4097d0:	b	4097e8 <ferror@plt+0x73b8>
  4097d4:	mov	w0, #0x11                  	// #17
  4097d8:	b	4097e8 <ferror@plt+0x73b8>
  4097dc:	mov	w0, #0x4                   	// #4
  4097e0:	b	4097e8 <ferror@plt+0x73b8>
  4097e4:	mov	w0, #0x1c                  	// #28
  4097e8:	ldr	x19, [sp, #16]
  4097ec:	ldp	x29, x30, [sp], #32
  4097f0:	ret
  4097f4:	sub	w8, w0, #0x2
  4097f8:	cmp	w8, #0x1a
  4097fc:	b.hi	40982c <ferror@plt+0x73fc>  // b.pmore
  409800:	adrp	x9, 411000 <ferror@plt+0xebd0>
  409804:	add	x9, x9, #0x10
  409808:	adr	x10, 409820 <ferror@plt+0x73f0>
  40980c:	ldrb	w11, [x9, x8]
  409810:	add	x10, x10, x11, lsl #2
  409814:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  409818:	add	x0, x0, #0xac2
  40981c:	br	x10
  409820:	adrp	x0, 411000 <ferror@plt+0xebd0>
  409824:	add	x0, x0, #0x338
  409828:	ret
  40982c:	adrp	x0, 411000 <ferror@plt+0xebd0>
  409830:	add	x0, x0, #0x334
  409834:	ret
  409838:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40983c:	add	x0, x0, #0x341
  409840:	ret
  409844:	adrp	x0, 40f000 <ferror@plt+0xcbd0>
  409848:	add	x0, x0, #0xac7
  40984c:	ret
  409850:	adrp	x0, 411000 <ferror@plt+0xebd0>
  409854:	add	x0, x0, #0xac0
  409858:	ret
  40985c:	adrp	x0, 411000 <ferror@plt+0xebd0>
  409860:	add	x0, x0, #0x33c
  409864:	ret
  409868:	stp	x29, x30, [sp, #-64]!
  40986c:	str	x23, [sp, #16]
  409870:	stp	x22, x21, [sp, #32]
  409874:	stp	x20, x19, [sp, #48]
  409878:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40987c:	ldr	x8, [x8, #4064]
  409880:	mov	w19, w4
  409884:	mov	x20, x3
  409888:	mov	x21, x2
  40988c:	ldr	w8, [x8]
  409890:	mov	w23, w1
  409894:	mov	w22, w0
  409898:	mov	x29, sp
  40989c:	cbz	w8, 4098f0 <ferror@plt+0x74c0>
  4098a0:	cmp	w23, #0x0
  4098a4:	b.le	4098b4 <ferror@plt+0x7484>
  4098a8:	cmp	w23, #0x1
  4098ac:	b.ge	4098c8 <ferror@plt+0x7498>  // b.tcont
  4098b0:	b	4098e8 <ferror@plt+0x74b8>
  4098b4:	mov	w0, w22
  4098b8:	bl	40991c <ferror@plt+0x74ec>
  4098bc:	mov	w23, w0
  4098c0:	cmp	w23, #0x1
  4098c4:	b.lt	4098e8 <ferror@plt+0x74b8>  // b.tstop
  4098c8:	mov	x0, x21
  4098cc:	mov	w1, w23
  4098d0:	mov	w2, w22
  4098d4:	bl	409940 <ferror@plt+0x7510>
  4098d8:	cbz	x0, 4098e8 <ferror@plt+0x74b8>
  4098dc:	mov	w8, wzr
  4098e0:	cbnz	w8, 4098f0 <ferror@plt+0x74c0>
  4098e4:	b	409908 <ferror@plt+0x74d8>
  4098e8:	mov	w8, #0x1                   	// #1
  4098ec:	cbz	w8, 409908 <ferror@plt+0x74d8>
  4098f0:	mov	w0, w22
  4098f4:	mov	w1, w23
  4098f8:	mov	x2, x21
  4098fc:	mov	x3, x20
  409900:	mov	w4, w19
  409904:	bl	409640 <ferror@plt+0x7210>
  409908:	ldp	x20, x19, [sp, #48]
  40990c:	ldp	x22, x21, [sp, #32]
  409910:	ldr	x23, [sp, #16]
  409914:	ldp	x29, x30, [sp], #64
  409918:	ret
  40991c:	stp	x29, x30, [sp, #-16]!
  409920:	mov	x29, sp
  409924:	bl	408d40 <ferror@plt+0x6910>
  409928:	add	w8, w0, #0x7
  40992c:	cmp	w0, #0x0
  409930:	csel	w8, w8, w0, lt  // lt = tstop
  409934:	asr	w0, w8, #3
  409938:	ldp	x29, x30, [sp], #16
  40993c:	ret
  409940:	stp	x29, x30, [sp, #-80]!
  409944:	stp	x22, x21, [sp, #48]
  409948:	stp	x20, x19, [sp, #64]
  40994c:	mov	w21, w1
  409950:	cmp	w2, #0xa
  409954:	mov	x19, x0
  409958:	str	x25, [sp, #16]
  40995c:	stp	x24, x23, [sp, #32]
  409960:	mov	x29, sp
  409964:	b.ne	409978 <ferror@plt+0x7548>  // b.any
  409968:	ldr	w8, [x19]
  40996c:	cbz	w8, 409a94 <ferror@plt+0x7664>
  409970:	mov	w20, #0xa                   	// #10
  409974:	b	40997c <ferror@plt+0x754c>
  409978:	mov	w20, w2
  40997c:	sxtw	x21, w21
  409980:	add	x8, x19, x21
  409984:	ldur	w8, [x8, #-4]
  409988:	mov	w9, #0xff01                	// #65281
  40998c:	movk	w9, #0xff00, lsl #16
  409990:	adrp	x23, 422000 <ferror@plt+0x1fbd0>
  409994:	mul	x9, x8, x9
  409998:	lsr	x9, x9, #40
  40999c:	add	w9, w9, w9, lsl #8
  4099a0:	sub	w24, w8, w9
  4099a4:	add	x23, x23, #0x610
  4099a8:	ldr	x22, [x23, w24, uxtw #3]
  4099ac:	cbnz	x22, 409a48 <ferror@plt+0x7618>
  4099b0:	mov	w0, #0x118                 	// #280
  4099b4:	bl	401ff0 <malloc@plt>
  4099b8:	cbz	x0, 409a7c <ferror@plt+0x764c>
  4099bc:	mov	x22, x0
  4099c0:	strh	w20, [x0, #22]
  4099c4:	strh	w21, [x0, #18]
  4099c8:	mov	x25, x0
  4099cc:	add	x0, x0, #0x18
  4099d0:	mov	x1, x19
  4099d4:	mov	x2, x21
  4099d8:	str	xzr, [x25, #8]!
  4099dc:	bl	401e20 <memcpy@plt>
  4099e0:	adrp	x9, 422000 <ferror@plt+0x1fbd0>
  4099e4:	lsl	x8, x24, #3
  4099e8:	ldr	w11, [x9, #1544]
  4099ec:	ldr	x10, [x23, x8]
  4099f0:	str	x22, [x23, x8]
  4099f4:	add	w8, w11, #0x1
  4099f8:	str	x10, [x22]
  4099fc:	str	w8, [x9, #1544]
  409a00:	cbnz	w11, 409a0c <ferror@plt+0x75dc>
  409a04:	mov	w0, #0x1                   	// #1
  409a08:	bl	401ee0 <sethostent@plt>
  409a0c:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  409a10:	ldr	x8, [x8, #4016]
  409a14:	ldr	x0, [x8]
  409a18:	bl	402280 <fflush@plt>
  409a1c:	mov	x0, x19
  409a20:	mov	w1, w21
  409a24:	mov	w2, w20
  409a28:	bl	4021d0 <gethostbyaddr@plt>
  409a2c:	cbz	x0, 409a78 <ferror@plt+0x7648>
  409a30:	ldr	x0, [x0]
  409a34:	bl	4020d0 <strdup@plt>
  409a38:	str	x0, [x25]
  409a3c:	b	409a78 <ferror@plt+0x7648>
  409a40:	ldr	x22, [x22]
  409a44:	cbz	x22, 4099b0 <ferror@plt+0x7580>
  409a48:	ldrh	w8, [x22, #22]
  409a4c:	cmp	w20, w8
  409a50:	b.ne	409a40 <ferror@plt+0x7610>  // b.any
  409a54:	ldrh	w8, [x22, #18]
  409a58:	cmp	w21, w8
  409a5c:	b.ne	409a40 <ferror@plt+0x7610>  // b.any
  409a60:	add	x0, x22, #0x18
  409a64:	mov	x1, x19
  409a68:	mov	x2, x21
  409a6c:	bl	402090 <bcmp@plt>
  409a70:	cbnz	w0, 409a40 <ferror@plt+0x7610>
  409a74:	add	x25, x22, #0x8
  409a78:	ldr	x0, [x25]
  409a7c:	ldp	x20, x19, [sp, #64]
  409a80:	ldp	x22, x21, [sp, #48]
  409a84:	ldp	x24, x23, [sp, #32]
  409a88:	ldr	x25, [sp, #16]
  409a8c:	ldp	x29, x30, [sp], #80
  409a90:	ret
  409a94:	ldr	w8, [x19, #4]
  409a98:	mov	w20, #0xa                   	// #10
  409a9c:	cbnz	w8, 40997c <ferror@plt+0x754c>
  409aa0:	ldr	w22, [x19, #8]
  409aa4:	mov	w0, #0xffff                	// #65535
  409aa8:	bl	408310 <ferror@plt+0x5ee0>
  409aac:	add	x8, x19, #0xc
  409ab0:	cmp	w22, w0
  409ab4:	mov	w9, #0x4                   	// #4
  409ab8:	mov	w10, #0x2                   	// #2
  409abc:	csel	w21, w9, w21, eq  // eq = none
  409ac0:	csel	w20, w10, w20, eq  // eq = none
  409ac4:	csel	x19, x8, x19, eq  // eq = none
  409ac8:	b	40997c <ferror@plt+0x754c>
  409acc:	stp	x29, x30, [sp, #-16]!
  409ad0:	adrp	x3, 422000 <ferror@plt+0x1fbd0>
  409ad4:	add	x3, x3, #0x508
  409ad8:	mov	w4, #0x100                 	// #256
  409adc:	mov	x29, sp
  409ae0:	bl	409868 <ferror@plt+0x7438>
  409ae4:	ldp	x29, x30, [sp], #16
  409ae8:	ret
  409aec:	stp	x29, x30, [sp, #-80]!
  409af0:	stp	x20, x19, [sp, #64]
  409af4:	mov	x19, x2
  409af8:	cmp	w3, #0x3
  409afc:	str	x25, [sp, #16]
  409b00:	stp	x24, x23, [sp, #32]
  409b04:	stp	x22, x21, [sp, #48]
  409b08:	mov	x29, sp
  409b0c:	b.lt	409b60 <ferror@plt+0x7730>  // b.tstop
  409b10:	cmp	w1, #0x1
  409b14:	b.lt	409b60 <ferror@plt+0x7730>  // b.tstop
  409b18:	adrp	x22, 411000 <ferror@plt+0xebd0>
  409b1c:	mov	w20, w3
  409b20:	mov	x21, x0
  409b24:	mov	x24, xzr
  409b28:	sxtw	x25, w1
  409b2c:	add	x22, x22, #0x483
  409b30:	mov	x23, x19
  409b34:	ldrb	w2, [x21, x24]
  409b38:	mov	x0, x23
  409b3c:	mov	x1, x22
  409b40:	bl	401f10 <sprintf@plt>
  409b44:	cmp	w20, #0x5
  409b48:	b.lt	409b60 <ferror@plt+0x7730>  // b.tstop
  409b4c:	add	x24, x24, #0x1
  409b50:	add	x23, x23, #0x2
  409b54:	cmp	x24, x25
  409b58:	sub	w20, w20, #0x2
  409b5c:	b.lt	409b34 <ferror@plt+0x7704>  // b.tstop
  409b60:	mov	x0, x19
  409b64:	ldp	x20, x19, [sp, #64]
  409b68:	ldp	x22, x21, [sp, #48]
  409b6c:	ldp	x24, x23, [sp, #32]
  409b70:	ldr	x25, [sp, #16]
  409b74:	ldp	x29, x30, [sp], #80
  409b78:	ret
  409b7c:	sub	sp, sp, #0x50
  409b80:	stp	x29, x30, [sp, #16]
  409b84:	stp	x24, x23, [sp, #32]
  409b88:	stp	x22, x21, [sp, #48]
  409b8c:	stp	x20, x19, [sp, #64]
  409b90:	add	x29, sp, #0x10
  409b94:	mov	x20, x3
  409b98:	mov	w21, w2
  409b9c:	mov	x19, x1
  409ba0:	mov	x22, x0
  409ba4:	bl	401e60 <strlen@plt>
  409ba8:	tbnz	w0, #0, 409c38 <ferror@plt+0x7808>
  409bac:	mov	w24, wzr
  409bb0:	b	409bc8 <ferror@plt+0x7798>
  409bb4:	strb	w0, [x19, w24, uxtw]
  409bb8:	add	w24, w24, #0x1
  409bbc:	add	x22, x22, #0x2
  409bc0:	mov	w8, #0x1                   	// #1
  409bc4:	tbz	w8, #0, 409c38 <ferror@plt+0x7808>
  409bc8:	cmp	w24, w21
  409bcc:	b.cs	409c40 <ferror@plt+0x7810>  // b.hs, b.nlast
  409bd0:	mov	x0, x22
  409bd4:	bl	401e60 <strlen@plt>
  409bd8:	cmp	x0, #0x2
  409bdc:	b.cc	409c40 <ferror@plt+0x7810>  // b.lo, b.ul, b.last
  409be0:	add	x0, sp, #0x4
  409be4:	mov	w2, #0x2                   	// #2
  409be8:	mov	x1, x22
  409bec:	bl	402360 <strncpy@plt>
  409bf0:	strb	wzr, [sp, #6]
  409bf4:	bl	4023b0 <__errno_location@plt>
  409bf8:	mov	x23, x0
  409bfc:	str	wzr, [x0]
  409c00:	add	x0, sp, #0x4
  409c04:	add	x1, sp, #0x8
  409c08:	mov	w2, #0x10                  	// #16
  409c0c:	bl	401e50 <strtoul@plt>
  409c10:	ldr	w9, [x23]
  409c14:	mov	w8, wzr
  409c18:	cbnz	w9, 409bc4 <ferror@plt+0x7794>
  409c1c:	cmp	w0, #0xff
  409c20:	b.hi	409bc4 <ferror@plt+0x7794>  // b.pmore
  409c24:	ldr	x8, [sp, #8]
  409c28:	ldrb	w8, [x8]
  409c2c:	cbz	w8, 409bb4 <ferror@plt+0x7784>
  409c30:	mov	w8, wzr
  409c34:	b	409bc4 <ferror@plt+0x7794>
  409c38:	mov	x19, xzr
  409c3c:	b	409c48 <ferror@plt+0x7818>
  409c40:	cbz	x20, 409c48 <ferror@plt+0x7818>
  409c44:	str	w24, [x20]
  409c48:	mov	x0, x19
  409c4c:	ldp	x20, x19, [sp, #64]
  409c50:	ldp	x22, x21, [sp, #48]
  409c54:	ldp	x24, x23, [sp, #32]
  409c58:	ldp	x29, x30, [sp, #16]
  409c5c:	add	sp, sp, #0x50
  409c60:	ret
  409c64:	stp	x29, x30, [sp, #-48]!
  409c68:	cmp	w2, #0x1
  409c6c:	stp	x22, x21, [sp, #16]
  409c70:	stp	x20, x19, [sp, #32]
  409c74:	mov	x29, sp
  409c78:	b.lt	409cbc <ferror@plt+0x788c>  // b.tstop
  409c7c:	mov	x19, x1
  409c80:	mov	w20, w2
  409c84:	add	x21, x0, #0x1
  409c88:	ldurb	w0, [x21, #-1]
  409c8c:	bl	4081e4 <ferror@plt+0x5db4>
  409c90:	tbnz	w0, #31, 409cc4 <ferror@plt+0x7894>
  409c94:	lsl	w22, w0, #4
  409c98:	strb	w22, [x19]
  409c9c:	ldrb	w0, [x21]
  409ca0:	bl	4081e4 <ferror@plt+0x5db4>
  409ca4:	tbnz	w0, #31, 409cc4 <ferror@plt+0x7894>
  409ca8:	orr	w8, w22, w0
  409cac:	subs	x20, x20, #0x1
  409cb0:	strb	w8, [x19], #1
  409cb4:	add	x21, x21, #0x2
  409cb8:	b.ne	409c88 <ferror@plt+0x7858>  // b.any
  409cbc:	mov	w0, wzr
  409cc0:	b	409cc8 <ferror@plt+0x7898>
  409cc4:	mov	w0, #0xffffffff            	// #-1
  409cc8:	ldp	x20, x19, [sp, #32]
  409ccc:	ldp	x22, x21, [sp, #16]
  409cd0:	ldp	x29, x30, [sp], #48
  409cd4:	ret
  409cd8:	sub	sp, sp, #0x60
  409cdc:	stp	x26, x25, [sp, #32]
  409ce0:	stp	x22, x21, [sp, #64]
  409ce4:	adrp	x21, 411000 <ferror@plt+0xebd0>
  409ce8:	adrp	x26, 411000 <ferror@plt+0xebd0>
  409cec:	adrp	x22, 411000 <ferror@plt+0xebd0>
  409cf0:	stp	x24, x23, [sp, #48]
  409cf4:	stp	x20, x19, [sp, #80]
  409cf8:	mov	x19, x2
  409cfc:	mov	x20, x1
  409d00:	mov	x24, xzr
  409d04:	mov	x23, xzr
  409d08:	add	x21, x21, #0x348
  409d0c:	add	x25, sp, #0x8
  409d10:	add	x26, x26, #0xaf6
  409d14:	add	x22, x22, #0x34a
  409d18:	stp	x29, x30, [sp, #16]
  409d1c:	add	x29, sp, #0x10
  409d20:	str	x0, [sp, #8]
  409d24:	ldrh	w0, [x25, x24]
  409d28:	bl	408984 <ferror@plt+0x6554>
  409d2c:	cmp	x24, #0x6
  409d30:	add	x8, x20, x23
  409d34:	csel	x21, x26, x21, eq  // eq = none
  409d38:	sub	x1, x19, x23
  409d3c:	and	w3, w0, #0xffff
  409d40:	mov	x0, x8
  409d44:	mov	x2, x22
  409d48:	mov	x4, x21
  409d4c:	bl	401f80 <snprintf@plt>
  409d50:	tbnz	w0, #31, 409d68 <ferror@plt+0x7938>
  409d54:	add	x24, x24, #0x2
  409d58:	cmp	x24, #0x8
  409d5c:	add	x23, x23, w0, sxtw
  409d60:	b.ne	409d24 <ferror@plt+0x78f4>  // b.any
  409d64:	mov	w0, w23
  409d68:	ldp	x20, x19, [sp, #80]
  409d6c:	ldp	x22, x21, [sp, #64]
  409d70:	ldp	x24, x23, [sp, #48]
  409d74:	ldp	x26, x25, [sp, #32]
  409d78:	ldp	x29, x30, [sp, #16]
  409d7c:	add	sp, sp, #0x60
  409d80:	ret
  409d84:	stp	x29, x30, [sp, #-64]!
  409d88:	stp	x24, x23, [sp, #16]
  409d8c:	stp	x22, x21, [sp, #32]
  409d90:	stp	x20, x19, [sp, #48]
  409d94:	mov	x29, sp
  409d98:	cbz	x1, 409e08 <ferror@plt+0x79d8>
  409d9c:	mov	x19, x2
  409da0:	mov	x20, x1
  409da4:	mov	x21, x0
  409da8:	bl	402180 <__ctype_b_loc@plt>
  409dac:	adrp	x23, 411000 <ferror@plt+0xebd0>
  409db0:	mov	x22, x0
  409db4:	add	x23, x23, #0x34f
  409db8:	b	409dd4 <ferror@plt+0x79a4>
  409dbc:	mov	x0, x23
  409dc0:	mov	w1, w24
  409dc4:	bl	402390 <printf@plt>
  409dc8:	subs	x20, x20, #0x1
  409dcc:	add	x21, x21, #0x1
  409dd0:	b.eq	409e08 <ferror@plt+0x79d8>  // b.none
  409dd4:	ldrb	w24, [x21]
  409dd8:	cmp	x24, #0x5c
  409ddc:	b.eq	409dbc <ferror@plt+0x798c>  // b.none
  409de0:	ldr	x8, [x22]
  409de4:	ldrh	w8, [x8, x24, lsl #1]
  409de8:	tbz	w8, #14, 409dbc <ferror@plt+0x798c>
  409dec:	mov	x0, x19
  409df0:	mov	w1, w24
  409df4:	bl	402240 <strchr@plt>
  409df8:	cbnz	x0, 409dbc <ferror@plt+0x798c>
  409dfc:	mov	w0, w24
  409e00:	bl	4023d0 <putchar@plt>
  409e04:	b	409dc8 <ferror@plt+0x7998>
  409e08:	ldp	x20, x19, [sp, #48]
  409e0c:	ldp	x22, x21, [sp, #32]
  409e10:	ldp	x24, x23, [sp, #16]
  409e14:	ldp	x29, x30, [sp], #64
  409e18:	ret
  409e1c:	sub	sp, sp, #0x60
  409e20:	stp	x29, x30, [sp, #64]
  409e24:	add	x29, sp, #0x40
  409e28:	stp	x20, x19, [sp, #80]
  409e2c:	mov	x19, x0
  409e30:	sub	x0, x29, #0x10
  409e34:	mov	x1, xzr
  409e38:	bl	402060 <gettimeofday@plt>
  409e3c:	sub	x0, x29, #0x10
  409e40:	bl	401fb0 <localtime@plt>
  409e44:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  409e48:	ldr	x8, [x8, #4032]
  409e4c:	mov	x3, x0
  409e50:	ldr	w8, [x8]
  409e54:	cbz	w8, 409e84 <ferror@plt+0x7a54>
  409e58:	adrp	x2, 411000 <ferror@plt+0xebd0>
  409e5c:	add	x2, x2, #0x355
  409e60:	add	x0, sp, #0x8
  409e64:	mov	w1, #0x28                  	// #40
  409e68:	bl	401f50 <strftime@plt>
  409e6c:	ldur	x3, [x29, #-8]
  409e70:	adrp	x1, 411000 <ferror@plt+0xebd0>
  409e74:	add	x1, x1, #0x367
  409e78:	add	x2, sp, #0x8
  409e7c:	mov	x0, x19
  409e80:	b	409eb0 <ferror@plt+0x7a80>
  409e84:	mov	x0, x3
  409e88:	bl	402300 <asctime@plt>
  409e8c:	mov	x20, x0
  409e90:	bl	401e60 <strlen@plt>
  409e94:	add	x8, x0, x20
  409e98:	sturb	wzr, [x8, #-1]
  409e9c:	ldur	x3, [x29, #-8]
  409ea0:	adrp	x1, 411000 <ferror@plt+0xebd0>
  409ea4:	add	x1, x1, #0x373
  409ea8:	mov	x0, x19
  409eac:	mov	x2, x20
  409eb0:	bl	402400 <fprintf@plt>
  409eb4:	ldp	x20, x19, [sp, #80]
  409eb8:	ldp	x29, x30, [sp, #64]
  409ebc:	mov	w0, wzr
  409ec0:	add	sp, sp, #0x60
  409ec4:	ret
  409ec8:	sub	sp, sp, #0x70
  409ecc:	stp	x29, x30, [sp, #64]
  409ed0:	stp	x22, x21, [sp, #80]
  409ed4:	stp	x20, x19, [sp, #96]
  409ed8:	ldr	x8, [x2, #40]
  409edc:	mov	x20, x1
  409ee0:	mov	x19, x0
  409ee4:	add	x29, sp, #0x40
  409ee8:	cbz	x8, 409f1c <ferror@plt+0x7aec>
  409eec:	mov	x0, x8
  409ef0:	mov	x22, x2
  409ef4:	bl	409ff4 <ferror@plt+0x7bc4>
  409ef8:	cbz	w0, 409f24 <ferror@plt+0x7af4>
  409efc:	ldr	x8, [x22, #296]
  409f00:	mov	w21, w0
  409f04:	cbz	x8, 409f40 <ferror@plt+0x7b10>
  409f08:	bl	40be48 <ferror@plt+0x9a18>
  409f0c:	tbz	w0, #0, 409f78 <ferror@plt+0x7b48>
  409f10:	mov	w0, w21
  409f14:	bl	409ffc <ferror@plt+0x7bcc>
  409f18:	b	409f30 <ferror@plt+0x7b00>
  409f1c:	mov	w21, wzr
  409f20:	b	409fac <ferror@plt+0x7b7c>
  409f24:	bl	40be48 <ferror@plt+0x9a18>
  409f28:	tbz	w0, #0, 409fe0 <ferror@plt+0x7bb0>
  409f2c:	bl	40a054 <ferror@plt+0x7c24>
  409f30:	mov	x22, xzr
  409f34:	mov	w21, wzr
  409f38:	cbnz	x22, 409f8c <ferror@plt+0x7b5c>
  409f3c:	b	409fac <ferror@plt+0x7b7c>
  409f40:	mov	w0, w21
  409f44:	bl	40ae78 <ferror@plt+0x8a48>
  409f48:	mov	x22, x0
  409f4c:	bl	40be48 <ferror@plt+0x9a18>
  409f50:	tbz	w0, #0, 409f60 <ferror@plt+0x7b30>
  409f54:	mov	x0, x22
  409f58:	bl	40a028 <ferror@plt+0x7bf8>
  409f5c:	mov	x22, xzr
  409f60:	mov	w0, w21
  409f64:	bl	40b04c <ferror@plt+0x8c1c>
  409f68:	mvn	w8, w0
  409f6c:	and	w21, w8, #0x1
  409f70:	cbnz	x22, 409f8c <ferror@plt+0x7b5c>
  409f74:	b	409fac <ferror@plt+0x7b7c>
  409f78:	mov	w0, w21
  409f7c:	bl	40ae3c <ferror@plt+0x8a0c>
  409f80:	mov	x22, x0
  409f84:	mov	w21, wzr
  409f88:	cbz	x22, 409fac <ferror@plt+0x7b7c>
  409f8c:	adrp	x2, 411000 <ferror@plt+0xebd0>
  409f90:	add	x2, x2, #0x39b
  409f94:	mov	x0, sp
  409f98:	mov	w1, #0x40                  	// #64
  409f9c:	mov	x3, x20
  409fa0:	mov	x4, x22
  409fa4:	bl	401f80 <snprintf@plt>
  409fa8:	mov	x20, sp
  409fac:	adrp	x2, 40f000 <ferror@plt+0xcbd0>
  409fb0:	add	x2, x2, #0xde8
  409fb4:	mov	w0, #0x4                   	// #4
  409fb8:	mov	w1, wzr
  409fbc:	mov	x3, x19
  409fc0:	mov	x4, x20
  409fc4:	bl	40c4c4 <ferror@plt+0xa094>
  409fc8:	mov	w0, w21
  409fcc:	ldp	x20, x19, [sp, #96]
  409fd0:	ldp	x22, x21, [sp, #80]
  409fd4:	ldp	x29, x30, [sp, #64]
  409fd8:	add	sp, sp, #0x70
  409fdc:	ret
  409fe0:	adrp	x22, 411000 <ferror@plt+0xebd0>
  409fe4:	mov	w21, wzr
  409fe8:	add	x22, x22, #0x396
  409fec:	cbnz	x22, 409f8c <ferror@plt+0x7b5c>
  409ff0:	b	409fac <ferror@plt+0x7b7c>
  409ff4:	ldr	w0, [x0, #4]
  409ff8:	ret
  409ffc:	stp	x29, x30, [sp, #-16]!
  40a000:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40a004:	mov	w4, w0
  40a008:	add	x2, x2, #0x38b
  40a00c:	mov	w0, #0x2                   	// #2
  40a010:	mov	w1, #0x6                   	// #6
  40a014:	mov	x3, xzr
  40a018:	mov	x29, sp
  40a01c:	bl	40bf7c <ferror@plt+0x9b4c>
  40a020:	ldp	x29, x30, [sp], #16
  40a024:	ret
  40a028:	stp	x29, x30, [sp, #-16]!
  40a02c:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40a030:	mov	x4, x0
  40a034:	add	x2, x2, #0xac0
  40a038:	mov	w0, #0x2                   	// #2
  40a03c:	mov	w1, #0x6                   	// #6
  40a040:	mov	x3, xzr
  40a044:	mov	x29, sp
  40a048:	bl	40c4c4 <ferror@plt+0xa094>
  40a04c:	ldp	x29, x30, [sp], #16
  40a050:	ret
  40a054:	stp	x29, x30, [sp, #-16]!
  40a058:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40a05c:	add	x2, x2, #0xac0
  40a060:	mov	w0, #0x2                   	// #2
  40a064:	mov	w1, #0x6                   	// #6
  40a068:	mov	x3, xzr
  40a06c:	mov	x4, xzr
  40a070:	mov	x29, sp
  40a074:	bl	40c720 <ferror@plt+0xa2f0>
  40a078:	ldp	x29, x30, [sp], #16
  40a07c:	ret
  40a080:	sub	sp, sp, #0x70
  40a084:	stp	x29, x30, [sp, #16]
  40a088:	stp	x28, x27, [sp, #32]
  40a08c:	stp	x26, x25, [sp, #48]
  40a090:	stp	x24, x23, [sp, #64]
  40a094:	stp	x22, x21, [sp, #80]
  40a098:	stp	x20, x19, [sp, #96]
  40a09c:	add	x29, sp, #0x10
  40a0a0:	mov	x19, x2
  40a0a4:	mov	x20, x1
  40a0a8:	mov	x21, x0
  40a0ac:	bl	4021c0 <getline@plt>
  40a0b0:	mov	x22, x0
  40a0b4:	tbnz	x0, #63, 40a1f4 <ferror@plt+0x7dc4>
  40a0b8:	adrp	x25, 421000 <ferror@plt+0x1ebd0>
  40a0bc:	ldr	x25, [x25, #4000]
  40a0c0:	mov	w1, #0x23                  	// #35
  40a0c4:	ldr	w8, [x25]
  40a0c8:	add	w8, w8, #0x1
  40a0cc:	str	w8, [x25]
  40a0d0:	ldr	x0, [x21]
  40a0d4:	bl	402240 <strchr@plt>
  40a0d8:	cbz	x0, 40a0e0 <ferror@plt+0x7cb0>
  40a0dc:	strb	wzr, [x0]
  40a0e0:	adrp	x23, 411000 <ferror@plt+0xebd0>
  40a0e4:	add	x23, x23, #0x3a1
  40a0e8:	ldr	x0, [x21]
  40a0ec:	mov	x1, x23
  40a0f0:	bl	402340 <strstr@plt>
  40a0f4:	cbz	x0, 40a1f4 <ferror@plt+0x7dc4>
  40a0f8:	mov	x28, x0
  40a0fc:	add	x0, sp, #0x8
  40a100:	mov	x1, sp
  40a104:	mov	x2, x19
  40a108:	stp	xzr, xzr, [sp]
  40a10c:	bl	4021c0 <getline@plt>
  40a110:	mov	x27, x0
  40a114:	tbnz	x0, #63, 40a198 <ferror@plt+0x7d68>
  40a118:	ldr	w8, [x25]
  40a11c:	mov	w1, #0x23                  	// #35
  40a120:	add	w8, w8, #0x1
  40a124:	str	w8, [x25]
  40a128:	strb	wzr, [x28]
  40a12c:	ldr	x0, [sp, #8]
  40a130:	bl	402240 <strchr@plt>
  40a134:	cbz	x0, 40a13c <ferror@plt+0x7d0c>
  40a138:	strb	wzr, [x0]
  40a13c:	ldr	x28, [x21]
  40a140:	mov	x0, x28
  40a144:	bl	401e60 <strlen@plt>
  40a148:	ldr	x8, [sp, #8]
  40a14c:	mov	x24, x0
  40a150:	mov	x0, x8
  40a154:	bl	401e60 <strlen@plt>
  40a158:	add	x8, x24, x0
  40a15c:	add	x1, x8, #0x1
  40a160:	mov	x0, x28
  40a164:	str	x1, [x20]
  40a168:	bl	4020b0 <realloc@plt>
  40a16c:	str	x0, [x21]
  40a170:	cbz	x0, 40a1c4 <ferror@plt+0x7d94>
  40a174:	ldr	x1, [sp, #8]
  40a178:	add	x8, x22, x27
  40a17c:	sub	x22, x8, #0x2
  40a180:	bl	402030 <strcat@plt>
  40a184:	ldr	x0, [sp, #8]
  40a188:	bl	4021f0 <free@plt>
  40a18c:	mov	w8, #0x1                   	// #1
  40a190:	tbnz	w8, #0, 40a0e8 <ferror@plt+0x7cb8>
  40a194:	b	40a1f8 <ferror@plt+0x7dc8>
  40a198:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40a19c:	ldr	x8, [x8, #3992]
  40a1a0:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40a1a4:	mov	w1, #0x1a                  	// #26
  40a1a8:	mov	w2, #0x1                   	// #1
  40a1ac:	ldr	x3, [x8]
  40a1b0:	add	x0, x0, #0x3a4
  40a1b4:	bl	402260 <fwrite@plt>
  40a1b8:	mov	w8, wzr
  40a1bc:	mov	x26, x27
  40a1c0:	b	40a190 <ferror@plt+0x7d60>
  40a1c4:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40a1c8:	ldr	x8, [x8, #3992]
  40a1cc:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40a1d0:	mov	w1, #0xe                   	// #14
  40a1d4:	mov	w2, #0x1                   	// #1
  40a1d8:	ldr	x3, [x8]
  40a1dc:	add	x0, x0, #0x3bf
  40a1e0:	bl	402260 <fwrite@plt>
  40a1e4:	mov	w8, wzr
  40a1e8:	str	xzr, [x20]
  40a1ec:	mov	x26, #0xffffffffffffffff    	// #-1
  40a1f0:	b	40a190 <ferror@plt+0x7d60>
  40a1f4:	mov	x26, x22
  40a1f8:	mov	x0, x26
  40a1fc:	ldp	x20, x19, [sp, #96]
  40a200:	ldp	x22, x21, [sp, #80]
  40a204:	ldp	x24, x23, [sp, #64]
  40a208:	ldp	x26, x25, [sp, #48]
  40a20c:	ldp	x28, x27, [sp, #32]
  40a210:	ldp	x29, x30, [sp, #16]
  40a214:	add	sp, sp, #0x70
  40a218:	ret
  40a21c:	stp	x29, x30, [sp, #-64]!
  40a220:	stp	x24, x23, [sp, #16]
  40a224:	stp	x22, x21, [sp, #32]
  40a228:	stp	x20, x19, [sp, #48]
  40a22c:	ldrb	w8, [x0]
  40a230:	mov	x19, x1
  40a234:	mov	x29, sp
  40a238:	cbz	w8, 40a2d0 <ferror@plt+0x7ea0>
  40a23c:	adrp	x21, 411000 <ferror@plt+0xebd0>
  40a240:	mov	x22, x0
  40a244:	mov	w20, wzr
  40a248:	sub	w23, w2, #0x1
  40a24c:	add	x21, x21, #0x2b
  40a250:	b	40a288 <ferror@plt+0x7e58>
  40a254:	mov	x0, x22
  40a258:	mov	x1, x21
  40a25c:	add	w24, w20, #0x1
  40a260:	str	x22, [x19, w20, sxtw #3]
  40a264:	bl	402370 <strcspn@plt>
  40a268:	add	x0, x22, x0
  40a26c:	ldrb	w8, [x0]
  40a270:	mov	w20, w24
  40a274:	cbz	w8, 40a2d4 <ferror@plt+0x7ea4>
  40a278:	mov	x22, x0
  40a27c:	ldrb	w8, [x22, #1]!
  40a280:	strb	wzr, [x0]
  40a284:	cbz	w8, 40a2d4 <ferror@plt+0x7ea4>
  40a288:	mov	x0, x22
  40a28c:	mov	x1, x21
  40a290:	bl	402230 <strspn@plt>
  40a294:	add	x22, x22, x0
  40a298:	ldrb	w1, [x22]
  40a29c:	cbz	w1, 40a2d4 <ferror@plt+0x7ea4>
  40a2a0:	cmp	w20, w23
  40a2a4:	b.ge	40a2f0 <ferror@plt+0x7ec0>  // b.tcont
  40a2a8:	cmp	w1, #0x27
  40a2ac:	b.eq	40a2b8 <ferror@plt+0x7e88>  // b.none
  40a2b0:	cmp	w1, #0x22
  40a2b4:	b.ne	40a254 <ferror@plt+0x7e24>  // b.any
  40a2b8:	add	x0, x22, #0x1
  40a2bc:	str	x0, [x19, w20, sxtw #3]
  40a2c0:	bl	402240 <strchr@plt>
  40a2c4:	cbz	x0, 40a308 <ferror@plt+0x7ed8>
  40a2c8:	add	w20, w20, #0x1
  40a2cc:	b	40a278 <ferror@plt+0x7e48>
  40a2d0:	mov	w20, wzr
  40a2d4:	str	xzr, [x19, w20, sxtw #3]
  40a2d8:	mov	w0, w20
  40a2dc:	ldp	x20, x19, [sp, #48]
  40a2e0:	ldp	x22, x21, [sp, #32]
  40a2e4:	ldp	x24, x23, [sp, #16]
  40a2e8:	ldp	x29, x30, [sp], #64
  40a2ec:	ret
  40a2f0:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40a2f4:	ldr	x8, [x8, #3992]
  40a2f8:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40a2fc:	add	x0, x0, #0x3ce
  40a300:	mov	w1, #0x1e                  	// #30
  40a304:	b	40a31c <ferror@plt+0x7eec>
  40a308:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40a30c:	ldr	x8, [x8, #3992]
  40a310:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40a314:	add	x0, x0, #0x3ed
  40a318:	mov	w1, #0x1b                  	// #27
  40a31c:	ldr	x3, [x8]
  40a320:	mov	w2, #0x1                   	// #1
  40a324:	bl	402260 <fwrite@plt>
  40a328:	mov	w0, #0x1                   	// #1
  40a32c:	bl	401e70 <exit@plt>
  40a330:	stp	x29, x30, [sp, #-48]!
  40a334:	str	x21, [sp, #16]
  40a338:	stp	x20, x19, [sp, #32]
  40a33c:	ldp	w8, w19, [x1, #16]
  40a340:	mov	x29, sp
  40a344:	mov	x20, x0
  40a348:	add	x0, x29, #0x18
  40a34c:	str	x8, [x29, #24]
  40a350:	bl	401fb0 <localtime@plt>
  40a354:	bl	402300 <asctime@plt>
  40a358:	mov	x21, x0
  40a35c:	bl	401e60 <strlen@plt>
  40a360:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a364:	add	x8, x0, x21
  40a368:	add	x1, x1, #0x409
  40a36c:	mov	x0, x20
  40a370:	mov	x2, x21
  40a374:	mov	x3, x19
  40a378:	sturb	wzr, [x8, #-1]
  40a37c:	bl	402400 <fprintf@plt>
  40a380:	ldp	x20, x19, [sp, #32]
  40a384:	ldr	x21, [sp, #16]
  40a388:	ldp	x29, x30, [sp], #48
  40a38c:	ret
  40a390:	stp	x29, x30, [sp, #-32]!
  40a394:	str	x19, [sp, #16]
  40a398:	mov	x19, x1
  40a39c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a3a0:	mov	w2, w0
  40a3a4:	add	x1, x1, #0x41f
  40a3a8:	mov	x0, x19
  40a3ac:	mov	x29, sp
  40a3b0:	bl	401f10 <sprintf@plt>
  40a3b4:	mov	x0, x19
  40a3b8:	ldr	x19, [sp, #16]
  40a3bc:	ldp	x29, x30, [sp], #32
  40a3c0:	ret
  40a3c4:	stp	x29, x30, [sp, #-48]!
  40a3c8:	stp	x20, x19, [sp, #32]
  40a3cc:	mov	x20, x0
  40a3d0:	mov	x0, x1
  40a3d4:	str	x21, [sp, #16]
  40a3d8:	mov	x29, sp
  40a3dc:	mov	x19, x1
  40a3e0:	bl	401e60 <strlen@plt>
  40a3e4:	cmp	x0, #0x17
  40a3e8:	b.ne	40a468 <ferror@plt+0x8038>  // b.any
  40a3ec:	mov	w8, #0x2                   	// #2
  40a3f0:	ldrb	w9, [x19, x8]
  40a3f4:	cmp	w9, #0x3a
  40a3f8:	b.ne	40a468 <ferror@plt+0x8038>  // b.any
  40a3fc:	add	x8, x8, #0x3
  40a400:	cmp	x8, #0x17
  40a404:	b.ne	40a3f0 <ferror@plt+0x7fc0>  // b.any
  40a408:	mov	w21, #0x38                  	// #56
  40a40c:	str	xzr, [x20]
  40a410:	add	x1, x29, #0x18
  40a414:	mov	w2, #0x10                  	// #16
  40a418:	mov	x0, x19
  40a41c:	bl	401e50 <strtoul@plt>
  40a420:	mov	x8, x0
  40a424:	cmp	x0, #0xff
  40a428:	mov	w0, #0xffffffff            	// #-1
  40a42c:	b.hi	40a46c <ferror@plt+0x803c>  // b.pmore
  40a430:	ldr	x9, [x29, #24]
  40a434:	add	x10, x19, #0x2
  40a438:	cmp	x10, x9
  40a43c:	b.ne	40a46c <ferror@plt+0x803c>  // b.any
  40a440:	ldr	x9, [x20]
  40a444:	lsl	x8, x8, x21
  40a448:	sub	x21, x21, #0x8
  40a44c:	cmn	x21, #0x8
  40a450:	orr	x8, x9, x8
  40a454:	add	x19, x19, #0x3
  40a458:	str	x8, [x20]
  40a45c:	b.ne	40a410 <ferror@plt+0x7fe0>  // b.any
  40a460:	mov	w0, wzr
  40a464:	b	40a46c <ferror@plt+0x803c>
  40a468:	mov	w0, #0xffffffff            	// #-1
  40a46c:	ldp	x20, x19, [sp, #32]
  40a470:	ldr	x21, [sp, #16]
  40a474:	ldp	x29, x30, [sp], #48
  40a478:	ret
  40a47c:	cmp	w0, #0x5
  40a480:	mov	w0, w1
  40a484:	b.ne	40a49c <ferror@plt+0x806c>  // b.any
  40a488:	cmp	w0, #0x80
  40a48c:	b.eq	40a4a0 <ferror@plt+0x8070>  // b.none
  40a490:	cmp	w0, #0x81
  40a494:	b.ne	40a49c <ferror@plt+0x806c>  // b.any
  40a498:	mov	w0, #0xa                   	// #10
  40a49c:	ret
  40a4a0:	mov	w0, #0x2                   	// #2
  40a4a4:	ret
  40a4a8:	stp	x29, x30, [sp, #-64]!
  40a4ac:	stp	x28, x23, [sp, #16]
  40a4b0:	stp	x22, x21, [sp, #32]
  40a4b4:	stp	x20, x19, [sp, #48]
  40a4b8:	mov	x29, sp
  40a4bc:	sub	sp, sp, #0x9b0
  40a4c0:	ldr	x22, [x1, #184]
  40a4c4:	mov	x19, x0
  40a4c8:	cbz	x22, 40a4d8 <ferror@plt+0x80a8>
  40a4cc:	mov	w20, #0xc0                  	// #192
  40a4d0:	mov	x21, x19
  40a4d4:	b	40a4e8 <ferror@plt+0x80b8>
  40a4d8:	ldr	x22, [x1, #56]
  40a4dc:	cbz	x22, 40a550 <ferror@plt+0x8120>
  40a4e0:	sub	x21, x29, #0x60
  40a4e4:	mov	w20, #0x60                  	// #96
  40a4e8:	ldrh	w8, [x22]
  40a4ec:	sub	x23, x8, #0x4
  40a4f0:	subs	w9, w20, w23
  40a4f4:	mov	w8, w20
  40a4f8:	b.le	40a510 <ferror@plt+0x80e0>
  40a4fc:	add	x0, x21, x23
  40a500:	sxtw	x2, w9
  40a504:	mov	w1, wzr
  40a508:	bl	402050 <memset@plt>
  40a50c:	mov	w8, w23
  40a510:	add	x1, x22, #0x4
  40a514:	sxtw	x2, w8
  40a518:	mov	x0, x21
  40a51c:	bl	401e20 <memcpy@plt>
  40a520:	cmp	x21, x19
  40a524:	b.eq	40a534 <ferror@plt+0x8104>  // b.none
  40a528:	mov	x0, x19
  40a52c:	mov	x1, x21
  40a530:	bl	40a5ec <ferror@plt+0x81bc>
  40a534:	mov	w0, w20
  40a538:	add	sp, sp, #0x9b0
  40a53c:	ldp	x20, x19, [sp, #48]
  40a540:	ldp	x22, x21, [sp, #32]
  40a544:	ldp	x28, x23, [sp, #16]
  40a548:	ldp	x29, x30, [sp], #64
  40a54c:	ret
  40a550:	ldr	x2, [x1, #96]
  40a554:	cbz	x2, 40a584 <ferror@plt+0x8154>
  40a558:	ldrh	w8, [x2], #4
  40a55c:	add	x0, sp, #0x8
  40a560:	mov	w1, #0x128                 	// #296
  40a564:	sub	w3, w8, #0x4
  40a568:	bl	40f4d4 <ferror@plt+0xd0a4>
  40a56c:	ldr	x1, [sp, #32]
  40a570:	cbz	x1, 40a57c <ferror@plt+0x814c>
  40a574:	mov	x0, x19
  40a578:	bl	40a58c <ferror@plt+0x815c>
  40a57c:	mov	w20, #0xc0                  	// #192
  40a580:	b	40a534 <ferror@plt+0x8104>
  40a584:	mov	w20, #0xffffffff            	// #-1
  40a588:	b	40a534 <ferror@plt+0x8104>
  40a58c:	movi	v0.2d, #0x0
  40a590:	stp	q0, q0, [x0, #160]
  40a594:	stp	q0, q0, [x0, #128]
  40a598:	stp	q0, q0, [x0, #96]
  40a59c:	stp	q0, q0, [x0, #64]
  40a5a0:	stp	q0, q0, [x0, #32]
  40a5a4:	stp	q0, q0, [x0]
  40a5a8:	ldur	x8, [x1, #12]
  40a5ac:	str	x8, [x0]
  40a5b0:	ldur	x8, [x1, #20]
  40a5b4:	str	x8, [x0, #16]
  40a5b8:	ldur	x8, [x1, #44]
  40a5bc:	str	x8, [x0, #8]
  40a5c0:	ldur	x8, [x1, #52]
  40a5c4:	str	x8, [x0, #24]
  40a5c8:	ldur	x8, [x1, #108]
  40a5cc:	str	x8, [x0, #32]
  40a5d0:	ldur	x8, [x1, #116]
  40a5d4:	str	x8, [x0, #40]
  40a5d8:	ldur	x8, [x1, #188]
  40a5dc:	str	x8, [x0, #64]
  40a5e0:	ldur	x8, [x1, #252]
  40a5e4:	str	x8, [x0, #104]
  40a5e8:	ret
  40a5ec:	add	x8, x1, #0x60
  40a5f0:	ldr	w9, [x1], #4
  40a5f4:	cmp	x1, x8
  40a5f8:	str	x9, [x0], #8
  40a5fc:	b.cc	40a5f0 <ferror@plt+0x81c0>  // b.lo, b.ul, b.last
  40a600:	ret
  40a604:	stp	x29, x30, [sp, #-48]!
  40a608:	stp	x20, x19, [sp, #32]
  40a60c:	mov	x19, x0
  40a610:	mov	x0, x1
  40a614:	stp	x22, x21, [sp, #16]
  40a618:	mov	x29, sp
  40a61c:	mov	x22, x2
  40a620:	mov	x21, x1
  40a624:	bl	401e60 <strlen@plt>
  40a628:	mov	x20, x0
  40a62c:	cbz	x22, 40a650 <ferror@plt+0x8220>
  40a630:	sub	x8, x22, #0x1
  40a634:	cmp	x20, x8
  40a638:	csel	x22, x20, x8, cc  // cc = lo, ul, last
  40a63c:	mov	x0, x19
  40a640:	mov	x1, x21
  40a644:	mov	x2, x22
  40a648:	bl	401e20 <memcpy@plt>
  40a64c:	strb	wzr, [x19, x22]
  40a650:	mov	x0, x20
  40a654:	ldp	x20, x19, [sp, #32]
  40a658:	ldp	x22, x21, [sp, #16]
  40a65c:	ldp	x29, x30, [sp], #48
  40a660:	ret
  40a664:	stp	x29, x30, [sp, #-48]!
  40a668:	stp	x22, x21, [sp, #16]
  40a66c:	stp	x20, x19, [sp, #32]
  40a670:	mov	x29, sp
  40a674:	mov	x21, x2
  40a678:	mov	x20, x1
  40a67c:	mov	x22, x0
  40a680:	bl	401e60 <strlen@plt>
  40a684:	mov	x19, x0
  40a688:	cmp	x0, x21
  40a68c:	b.cs	40a6a4 <ferror@plt+0x8274>  // b.hs, b.nlast
  40a690:	add	x0, x22, x19
  40a694:	sub	x2, x21, x19
  40a698:	mov	x1, x20
  40a69c:	bl	40a604 <ferror@plt+0x81d4>
  40a6a0:	b	40a6ac <ferror@plt+0x827c>
  40a6a4:	mov	x0, x20
  40a6a8:	bl	401e60 <strlen@plt>
  40a6ac:	add	x0, x0, x19
  40a6b0:	ldp	x20, x19, [sp, #32]
  40a6b4:	ldp	x22, x21, [sp, #16]
  40a6b8:	ldp	x29, x30, [sp], #48
  40a6bc:	ret
  40a6c0:	stp	x29, x30, [sp, #-32]!
  40a6c4:	str	x19, [sp, #16]
  40a6c8:	mov	x29, sp
  40a6cc:	bl	401f20 <getuid@plt>
  40a6d0:	cbz	w0, 40a724 <ferror@plt+0x82f4>
  40a6d4:	bl	401ed0 <geteuid@plt>
  40a6d8:	cbz	w0, 40a724 <ferror@plt+0x82f4>
  40a6dc:	bl	4021a0 <cap_get_proc@plt>
  40a6e0:	cbz	x0, 40a730 <ferror@plt+0x8300>
  40a6e4:	add	x3, x29, #0x1c
  40a6e8:	mov	w1, #0xc                   	// #12
  40a6ec:	mov	w2, #0x2                   	// #2
  40a6f0:	mov	x19, x0
  40a6f4:	bl	402080 <cap_get_flag@plt>
  40a6f8:	cbnz	w0, 40a730 <ferror@plt+0x8300>
  40a6fc:	ldr	w8, [x29, #28]
  40a700:	cbnz	w8, 40a71c <ferror@plt+0x82ec>
  40a704:	mov	x0, x19
  40a708:	bl	4022c0 <cap_clear@plt>
  40a70c:	cbnz	w0, 40a730 <ferror@plt+0x8300>
  40a710:	mov	x0, x19
  40a714:	bl	4020c0 <cap_set_proc@plt>
  40a718:	cbnz	w0, 40a730 <ferror@plt+0x8300>
  40a71c:	mov	x0, x19
  40a720:	bl	402310 <cap_free@plt>
  40a724:	ldr	x19, [sp, #16]
  40a728:	ldp	x29, x30, [sp], #32
  40a72c:	ret
  40a730:	mov	w0, #0x1                   	// #1
  40a734:	bl	401e70 <exit@plt>
  40a738:	sub	sp, sp, #0x40
  40a73c:	str	x21, [sp, #40]
  40a740:	mov	x21, x1
  40a744:	stp	x20, x19, [sp, #48]
  40a748:	mov	x19, x0
  40a74c:	add	x1, sp, #0x8
  40a750:	mov	x0, x21
  40a754:	str	d8, [sp, #16]
  40a758:	stp	x29, x30, [sp, #24]
  40a75c:	add	x29, sp, #0x10
  40a760:	bl	401ec0 <strtod@plt>
  40a764:	ldr	x20, [sp, #8]
  40a768:	cmp	x20, x21
  40a76c:	b.eq	40a830 <ferror@plt+0x8400>  // b.none
  40a770:	ldrb	w8, [x20]
  40a774:	mov	v8.16b, v0.16b
  40a778:	cbz	w8, 40a848 <ferror@plt+0x8418>
  40a77c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a780:	add	x1, x1, #0xdc
  40a784:	mov	x0, x20
  40a788:	bl	4020a0 <strcasecmp@plt>
  40a78c:	cbz	w0, 40a838 <ferror@plt+0x8408>
  40a790:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a794:	add	x1, x1, #0xf3
  40a798:	mov	x0, x20
  40a79c:	bl	4020a0 <strcasecmp@plt>
  40a7a0:	cbz	w0, 40a838 <ferror@plt+0x8408>
  40a7a4:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a7a8:	add	x1, x1, #0xf8
  40a7ac:	mov	x0, x20
  40a7b0:	bl	4020a0 <strcasecmp@plt>
  40a7b4:	cbz	w0, 40a838 <ferror@plt+0x8408>
  40a7b8:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a7bc:	add	x1, x1, #0x458
  40a7c0:	mov	x0, x20
  40a7c4:	bl	4020a0 <strcasecmp@plt>
  40a7c8:	cbz	w0, 40a86c <ferror@plt+0x843c>
  40a7cc:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a7d0:	add	x1, x1, #0xf2
  40a7d4:	mov	x0, x20
  40a7d8:	bl	4020a0 <strcasecmp@plt>
  40a7dc:	cbz	w0, 40a86c <ferror@plt+0x843c>
  40a7e0:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a7e4:	add	x1, x1, #0xf7
  40a7e8:	mov	x0, x20
  40a7ec:	bl	4020a0 <strcasecmp@plt>
  40a7f0:	cbz	w0, 40a86c <ferror@plt+0x843c>
  40a7f4:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a7f8:	add	x1, x1, #0x471
  40a7fc:	mov	x0, x20
  40a800:	bl	4020a0 <strcasecmp@plt>
  40a804:	cbz	w0, 40a848 <ferror@plt+0x8418>
  40a808:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a80c:	add	x1, x1, #0x422
  40a810:	mov	x0, x20
  40a814:	bl	4020a0 <strcasecmp@plt>
  40a818:	cbz	w0, 40a848 <ferror@plt+0x8418>
  40a81c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a820:	add	x1, x1, #0x427
  40a824:	mov	x0, x20
  40a828:	bl	4020a0 <strcasecmp@plt>
  40a82c:	cbz	w0, 40a848 <ferror@plt+0x8418>
  40a830:	mov	w0, #0xffffffff            	// #-1
  40a834:	b	40a854 <ferror@plt+0x8424>
  40a838:	mov	x8, #0x848000000000        	// #145685290680320
  40a83c:	movk	x8, #0x412e, lsl #48
  40a840:	fmov	d0, x8
  40a844:	fmul	d8, d8, d0
  40a848:	fcvtzu	w8, d8
  40a84c:	mov	w0, wzr
  40a850:	str	w8, [x19]
  40a854:	ldp	x20, x19, [sp, #48]
  40a858:	ldr	x21, [sp, #40]
  40a85c:	ldp	x29, x30, [sp, #24]
  40a860:	ldr	d8, [sp, #16]
  40a864:	add	sp, sp, #0x40
  40a868:	ret
  40a86c:	mov	x8, #0x400000000000        	// #70368744177664
  40a870:	movk	x8, #0x408f, lsl #48
  40a874:	b	40a840 <ferror@plt+0x8410>
  40a878:	stp	x29, x30, [sp, #-32]!
  40a87c:	str	x19, [sp, #16]
  40a880:	mov	x19, x1
  40a884:	mov	w1, w0
  40a888:	mov	x0, x19
  40a88c:	mov	x29, sp
  40a890:	bl	40a8a4 <ferror@plt+0x8474>
  40a894:	mov	x0, x19
  40a898:	ldr	x19, [sp, #16]
  40a89c:	ldp	x29, x30, [sp], #32
  40a8a0:	ret
  40a8a4:	stp	x29, x30, [sp, #-16]!
  40a8a8:	mov	w8, #0x4240                	// #16960
  40a8ac:	movk	w8, #0xf, lsl #16
  40a8b0:	cmp	w1, w8
  40a8b4:	ucvtf	d0, w1
  40a8b8:	mov	x29, sp
  40a8bc:	b.cc	40a8dc <ferror@plt+0x84ac>  // b.lo, b.ul, b.last
  40a8c0:	mov	x8, #0x848000000000        	// #145685290680320
  40a8c4:	movk	x8, #0x412e, lsl #48
  40a8c8:	fmov	d1, x8
  40a8cc:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40a8d0:	fdiv	d0, d0, d1
  40a8d4:	add	x2, x2, #0x44e
  40a8d8:	b	40a900 <ferror@plt+0x84d0>
  40a8dc:	mov	w3, w1
  40a8e0:	cmp	w1, #0x3e8
  40a8e4:	b.cc	40a910 <ferror@plt+0x84e0>  // b.lo, b.ul, b.last
  40a8e8:	mov	x8, #0x400000000000        	// #70368744177664
  40a8ec:	movk	x8, #0x408f, lsl #48
  40a8f0:	fmov	d1, x8
  40a8f4:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40a8f8:	fdiv	d0, d0, d1
  40a8fc:	add	x2, x2, #0x454
  40a900:	mov	w1, #0x3f                  	// #63
  40a904:	bl	401f80 <snprintf@plt>
  40a908:	ldp	x29, x30, [sp], #16
  40a90c:	ret
  40a910:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40a914:	add	x2, x2, #0x45b
  40a918:	mov	w1, #0x3f                  	// #63
  40a91c:	bl	401f80 <snprintf@plt>
  40a920:	ldp	x29, x30, [sp], #16
  40a924:	ret
  40a928:	sub	sp, sp, #0x40
  40a92c:	str	x21, [sp, #40]
  40a930:	mov	x21, x1
  40a934:	stp	x20, x19, [sp, #48]
  40a938:	mov	x19, x0
  40a93c:	add	x1, sp, #0x8
  40a940:	mov	x0, x21
  40a944:	str	d8, [sp, #16]
  40a948:	stp	x29, x30, [sp, #24]
  40a94c:	add	x29, sp, #0x10
  40a950:	bl	401ec0 <strtod@plt>
  40a954:	ldr	x20, [sp, #8]
  40a958:	cmp	x20, x21
  40a95c:	b.eq	40aa5c <ferror@plt+0x862c>  // b.none
  40a960:	ldrb	w8, [x20]
  40a964:	mov	v8.16b, v0.16b
  40a968:	cbz	w8, 40aa74 <ferror@plt+0x8644>
  40a96c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a970:	add	x1, x1, #0xdc
  40a974:	mov	x0, x20
  40a978:	bl	4020a0 <strcasecmp@plt>
  40a97c:	cbz	w0, 40aa64 <ferror@plt+0x8634>
  40a980:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a984:	add	x1, x1, #0xf3
  40a988:	mov	x0, x20
  40a98c:	bl	4020a0 <strcasecmp@plt>
  40a990:	cbz	w0, 40aa64 <ferror@plt+0x8634>
  40a994:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a998:	add	x1, x1, #0xf8
  40a99c:	mov	x0, x20
  40a9a0:	bl	4020a0 <strcasecmp@plt>
  40a9a4:	cbz	w0, 40aa64 <ferror@plt+0x8634>
  40a9a8:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a9ac:	add	x1, x1, #0x458
  40a9b0:	mov	x0, x20
  40a9b4:	bl	4020a0 <strcasecmp@plt>
  40a9b8:	cbz	w0, 40aa98 <ferror@plt+0x8668>
  40a9bc:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a9c0:	add	x1, x1, #0xf2
  40a9c4:	mov	x0, x20
  40a9c8:	bl	4020a0 <strcasecmp@plt>
  40a9cc:	cbz	w0, 40aa98 <ferror@plt+0x8668>
  40a9d0:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a9d4:	add	x1, x1, #0xf7
  40a9d8:	mov	x0, x20
  40a9dc:	bl	4020a0 <strcasecmp@plt>
  40a9e0:	cbz	w0, 40aa98 <ferror@plt+0x8668>
  40a9e4:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a9e8:	add	x1, x1, #0x471
  40a9ec:	mov	x0, x20
  40a9f0:	bl	4020a0 <strcasecmp@plt>
  40a9f4:	cbz	w0, 40aaa4 <ferror@plt+0x8674>
  40a9f8:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40a9fc:	add	x1, x1, #0x422
  40aa00:	mov	x0, x20
  40aa04:	bl	4020a0 <strcasecmp@plt>
  40aa08:	cbz	w0, 40aaa4 <ferror@plt+0x8674>
  40aa0c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40aa10:	add	x1, x1, #0x427
  40aa14:	mov	x0, x20
  40aa18:	bl	4020a0 <strcasecmp@plt>
  40aa1c:	cbz	w0, 40aaa4 <ferror@plt+0x8674>
  40aa20:	adrp	x1, 40f000 <ferror@plt+0xcbd0>
  40aa24:	add	x1, x1, #0xafe
  40aa28:	mov	x0, x20
  40aa2c:	bl	4020a0 <strcasecmp@plt>
  40aa30:	cbz	w0, 40aa74 <ferror@plt+0x8644>
  40aa34:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40aa38:	add	x1, x1, #0x42d
  40aa3c:	mov	x0, x20
  40aa40:	bl	4020a0 <strcasecmp@plt>
  40aa44:	cbz	w0, 40aa74 <ferror@plt+0x8644>
  40aa48:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40aa4c:	add	x1, x1, #0x432
  40aa50:	mov	x0, x20
  40aa54:	bl	4020a0 <strcasecmp@plt>
  40aa58:	cbz	w0, 40aa74 <ferror@plt+0x8644>
  40aa5c:	mov	w0, #0xffffffff            	// #-1
  40aa60:	b	40aa80 <ferror@plt+0x8650>
  40aa64:	mov	x8, #0xcd6500000000        	// #225833675390976
  40aa68:	movk	x8, #0x41cd, lsl #48
  40aa6c:	fmov	d0, x8
  40aa70:	fmul	d8, d8, d0
  40aa74:	fcvtzs	x8, d8
  40aa78:	mov	w0, wzr
  40aa7c:	str	x8, [x19]
  40aa80:	ldp	x20, x19, [sp, #48]
  40aa84:	ldr	x21, [sp, #40]
  40aa88:	ldp	x29, x30, [sp, #24]
  40aa8c:	ldr	d8, [sp, #16]
  40aa90:	add	sp, sp, #0x40
  40aa94:	ret
  40aa98:	mov	x8, #0x848000000000        	// #145685290680320
  40aa9c:	movk	x8, #0x412e, lsl #48
  40aaa0:	b	40aa6c <ferror@plt+0x863c>
  40aaa4:	mov	x8, #0x400000000000        	// #70368744177664
  40aaa8:	movk	x8, #0x408f, lsl #48
  40aaac:	b	40aa6c <ferror@plt+0x863c>
  40aab0:	stp	x29, x30, [sp, #-32]!
  40aab4:	str	x19, [sp, #16]
  40aab8:	mov	x19, x1
  40aabc:	mov	x1, x0
  40aac0:	mov	x0, x19
  40aac4:	mov	x29, sp
  40aac8:	bl	40aadc <ferror@plt+0x86ac>
  40aacc:	mov	x0, x19
  40aad0:	ldr	x19, [sp, #16]
  40aad4:	ldp	x29, x30, [sp], #32
  40aad8:	ret
  40aadc:	stp	x29, x30, [sp, #-16]!
  40aae0:	mov	w8, #0xca00                	// #51712
  40aae4:	movk	w8, #0x3b9a, lsl #16
  40aae8:	cmp	x1, x8
  40aaec:	scvtf	d0, x1
  40aaf0:	mov	x29, sp
  40aaf4:	b.lt	40ab14 <ferror@plt+0x86e4>  // b.tstop
  40aaf8:	mov	x8, #0xcd6500000000        	// #225833675390976
  40aafc:	movk	x8, #0x41cd, lsl #48
  40ab00:	fmov	d1, x8
  40ab04:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40ab08:	fdiv	d0, d0, d1
  40ab0c:	add	x2, x2, #0x460
  40ab10:	b	40ab64 <ferror@plt+0x8734>
  40ab14:	mov	w8, #0x4240                	// #16960
  40ab18:	movk	w8, #0xf, lsl #16
  40ab1c:	mov	x3, x1
  40ab20:	cmp	x1, x8
  40ab24:	b.lt	40ab44 <ferror@plt+0x8714>  // b.tstop
  40ab28:	mov	x8, #0x848000000000        	// #145685290680320
  40ab2c:	movk	x8, #0x412e, lsl #48
  40ab30:	fmov	d1, x8
  40ab34:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40ab38:	fdiv	d0, d0, d1
  40ab3c:	add	x2, x2, #0x466
  40ab40:	b	40ab64 <ferror@plt+0x8734>
  40ab44:	cmp	x3, #0x3e8
  40ab48:	b.lt	40ab74 <ferror@plt+0x8744>  // b.tstop
  40ab4c:	mov	x8, #0x400000000000        	// #70368744177664
  40ab50:	movk	x8, #0x408f, lsl #48
  40ab54:	fmov	d1, x8
  40ab58:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40ab5c:	fdiv	d0, d0, d1
  40ab60:	add	x2, x2, #0x46d
  40ab64:	mov	w1, #0x3f                  	// #63
  40ab68:	bl	401f80 <snprintf@plt>
  40ab6c:	ldp	x29, x30, [sp], #16
  40ab70:	ret
  40ab74:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40ab78:	add	x2, x2, #0x474
  40ab7c:	mov	w1, #0x3f                  	// #63
  40ab80:	bl	401f80 <snprintf@plt>
  40ab84:	ldp	x29, x30, [sp], #16
  40ab88:	ret
  40ab8c:	stp	x29, x30, [sp, #-48]!
  40ab90:	str	x21, [sp, #16]
  40ab94:	stp	x20, x19, [sp, #32]
  40ab98:	mov	x19, x1
  40ab9c:	mov	x20, x0
  40aba0:	mov	x21, xzr
  40aba4:	mov	x29, sp
  40aba8:	add	x1, x29, #0x18
  40abac:	mov	x0, x19
  40abb0:	mov	w2, wzr
  40abb4:	bl	401e50 <strtoul@plt>
  40abb8:	cmp	x0, #0xff
  40abbc:	mov	w8, #0x1                   	// #1
  40abc0:	b.hi	40abfc <ferror@plt+0x87cc>  // b.pmore
  40abc4:	ldr	x9, [x29, #24]
  40abc8:	cmp	x9, x19
  40abcc:	b.eq	40abfc <ferror@plt+0x87cc>  // b.none
  40abd0:	strb	w0, [x20, x21]
  40abd4:	ldrb	w8, [x9]
  40abd8:	cbz	w8, 40ac10 <ferror@plt+0x87e0>
  40abdc:	cmp	x21, #0x3
  40abe0:	cset	w10, ne  // ne = any
  40abe4:	cmp	w8, #0x2e
  40abe8:	cset	w8, eq  // eq = none
  40abec:	and	w11, w10, w8
  40abf0:	tst	w10, w8
  40abf4:	csinc	x19, x19, x9, eq  // eq = none
  40abf8:	eor	w8, w11, #0x1
  40abfc:	cbnz	w8, 40ac18 <ferror@plt+0x87e8>
  40ac00:	add	x21, x21, #0x1
  40ac04:	cmp	x21, #0x4
  40ac08:	b.ne	40aba8 <ferror@plt+0x8778>  // b.any
  40ac0c:	b	40ac20 <ferror@plt+0x87f0>
  40ac10:	mov	w8, #0x2                   	// #2
  40ac14:	cbz	w8, 40ac00 <ferror@plt+0x87d0>
  40ac18:	cmp	w8, #0x2
  40ac1c:	b.ne	40ac28 <ferror@plt+0x87f8>  // b.any
  40ac20:	mov	w0, #0x1                   	// #1
  40ac24:	b	40ac2c <ferror@plt+0x87fc>
  40ac28:	mov	w0, #0xffffffff            	// #-1
  40ac2c:	ldp	x20, x19, [sp, #32]
  40ac30:	ldr	x21, [sp, #16]
  40ac34:	ldp	x29, x30, [sp], #48
  40ac38:	ret
  40ac3c:	ldrb	w8, [x0]
  40ac40:	cbz	w8, 40ac60 <ferror@plt+0x8830>
  40ac44:	add	x9, x0, #0x1
  40ac48:	mov	w0, #0x1505                	// #5381
  40ac4c:	add	w10, w0, w0, lsl #5
  40ac50:	add	w0, w10, w8, uxtb
  40ac54:	ldrb	w8, [x9], #1
  40ac58:	cbnz	w8, 40ac4c <ferror@plt+0x881c>
  40ac5c:	ret
  40ac60:	mov	w0, #0x1505                	// #5381
  40ac64:	ret
  40ac68:	sub	sp, sp, #0x1f0
  40ac6c:	stp	x29, x30, [sp, #432]
  40ac70:	stp	x22, x21, [sp, #464]
  40ac74:	stp	x20, x19, [sp, #480]
  40ac78:	ldrh	w19, [x0, #4]
  40ac7c:	str	x28, [sp, #448]
  40ac80:	add	x29, sp, #0x1b0
  40ac84:	and	w8, w19, #0xfffe
  40ac88:	cmp	w8, #0x10
  40ac8c:	b.ne	40ad0c <ferror@plt+0x88dc>  // b.any
  40ac90:	ldr	w8, [x0]
  40ac94:	mov	x22, x0
  40ac98:	subs	w21, w8, #0x20
  40ac9c:	b.cs	40aca8 <ferror@plt+0x8878>  // b.hs, b.nlast
  40aca0:	mov	w0, #0xffffffff            	// #-1
  40aca4:	b	40ad10 <ferror@plt+0x88e0>
  40aca8:	ldr	w0, [x22, #20]
  40acac:	bl	40ad28 <ferror@plt+0x88f8>
  40acb0:	cmp	w19, #0x11
  40acb4:	mov	x19, x0
  40acb8:	b.ne	40accc <ferror@plt+0x889c>  // b.any
  40acbc:	cbz	x19, 40ad0c <ferror@plt+0x88dc>
  40acc0:	mov	x0, x19
  40acc4:	bl	40ad64 <ferror@plt+0x8934>
  40acc8:	b	40ad0c <ferror@plt+0x88dc>
  40accc:	add	x2, x22, #0x20
  40acd0:	mov	x0, sp
  40acd4:	mov	w1, #0x35                  	// #53
  40acd8:	mov	w4, #0x8000                	// #32768
  40acdc:	mov	w3, w21
  40ace0:	add	x20, x22, #0x10
  40ace4:	bl	40f4f0 <ferror@plt+0xd0c0>
  40ace8:	cbz	x19, 40ad00 <ferror@plt+0x88d0>
  40acec:	mov	x2, sp
  40acf0:	mov	x0, x19
  40acf4:	mov	x1, x20
  40acf8:	bl	40ad90 <ferror@plt+0x8960>
  40acfc:	b	40ad0c <ferror@plt+0x88dc>
  40ad00:	mov	x1, sp
  40ad04:	mov	x0, x20
  40ad08:	bl	40adec <ferror@plt+0x89bc>
  40ad0c:	mov	w0, wzr
  40ad10:	ldp	x20, x19, [sp, #480]
  40ad14:	ldp	x22, x21, [sp, #464]
  40ad18:	ldr	x28, [sp, #448]
  40ad1c:	ldp	x29, x30, [sp, #432]
  40ad20:	add	sp, sp, #0x1f0
  40ad24:	ret
  40ad28:	adrp	x9, 422000 <ferror@plt+0x1fbd0>
  40ad2c:	and	w8, w0, #0x3ff
  40ad30:	add	x9, x9, #0xe40
  40ad34:	ldr	x9, [x9, w8, uxtw #3]
  40ad38:	cbz	x9, 40ad54 <ferror@plt+0x8924>
  40ad3c:	ldr	w10, [x9, #36]
  40ad40:	cmp	w10, w0
  40ad44:	csel	x8, x9, x8, eq  // eq = none
  40ad48:	b.eq	40ad5c <ferror@plt+0x892c>  // b.none
  40ad4c:	ldr	x9, [x9]
  40ad50:	cbnz	x9, 40ad3c <ferror@plt+0x890c>
  40ad54:	mov	x0, xzr
  40ad58:	ret
  40ad5c:	mov	x0, x8
  40ad60:	ret
  40ad64:	stp	x29, x30, [sp, #-32]!
  40ad68:	str	x19, [sp, #16]
  40ad6c:	mov	x29, sp
  40ad70:	mov	x19, x0
  40ad74:	bl	40b250 <ferror@plt+0x8e20>
  40ad78:	mov	w1, #0x1                   	// #1
  40ad7c:	mov	x0, x19
  40ad80:	bl	40b28c <ferror@plt+0x8e5c>
  40ad84:	ldr	x19, [sp, #16]
  40ad88:	ldp	x29, x30, [sp], #32
  40ad8c:	ret
  40ad90:	stp	x29, x30, [sp, #-48]!
  40ad94:	stp	x20, x19, [sp, #32]
  40ad98:	ldr	x8, [x2, #24]
  40ad9c:	str	x21, [sp, #16]
  40ada0:	mov	x19, x2
  40ada4:	mov	x20, x1
  40ada8:	mov	x21, x0
  40adac:	mov	x29, sp
  40adb0:	cbz	x8, 40adcc <ferror@plt+0x899c>
  40adb4:	mov	x0, x8
  40adb8:	bl	40b360 <ferror@plt+0x8f30>
  40adbc:	mov	x2, x0
  40adc0:	mov	x0, x21
  40adc4:	mov	x1, x20
  40adc8:	bl	40b2fc <ferror@plt+0x8ecc>
  40adcc:	mov	x0, x21
  40add0:	mov	x1, x20
  40add4:	mov	x2, x19
  40add8:	bl	40b368 <ferror@plt+0x8f38>
  40addc:	ldp	x20, x19, [sp, #32]
  40ade0:	ldr	x21, [sp, #16]
  40ade4:	ldp	x29, x30, [sp], #48
  40ade8:	ret
  40adec:	stp	x29, x30, [sp, #-32]!
  40adf0:	stp	x20, x19, [sp, #16]
  40adf4:	ldr	x8, [x1, #24]
  40adf8:	mov	x29, sp
  40adfc:	cbz	x8, 40ae30 <ferror@plt+0x8a00>
  40ae00:	mov	x20, x0
  40ae04:	mov	x0, x8
  40ae08:	mov	x19, x1
  40ae0c:	bl	40b360 <ferror@plt+0x8f30>
  40ae10:	mov	x1, x0
  40ae14:	mov	x0, x20
  40ae18:	mov	x2, xzr
  40ae1c:	bl	40b504 <ferror@plt+0x90d4>
  40ae20:	cbz	x0, 40ae30 <ferror@plt+0x8a00>
  40ae24:	mov	x1, x20
  40ae28:	mov	x2, x19
  40ae2c:	bl	40b464 <ferror@plt+0x9034>
  40ae30:	ldp	x20, x19, [sp, #16]
  40ae34:	ldp	x29, x30, [sp], #32
  40ae38:	ret
  40ae3c:	stp	x29, x30, [sp, #-32]!
  40ae40:	str	x19, [sp, #16]
  40ae44:	adrp	x19, 422000 <ferror@plt+0x1fbd0>
  40ae48:	add	x19, x19, #0xe18
  40ae4c:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40ae50:	mov	w3, w0
  40ae54:	add	x2, x2, #0x47b
  40ae58:	mov	w1, #0x10                  	// #16
  40ae5c:	mov	x0, x19
  40ae60:	mov	x29, sp
  40ae64:	bl	401f80 <snprintf@plt>
  40ae68:	mov	x0, x19
  40ae6c:	ldr	x19, [sp, #16]
  40ae70:	ldp	x29, x30, [sp], #32
  40ae74:	ret
  40ae78:	stp	x29, x30, [sp, #-32]!
  40ae7c:	stp	x20, x19, [sp, #16]
  40ae80:	mov	x29, sp
  40ae84:	cbz	w0, 40ae9c <ferror@plt+0x8a6c>
  40ae88:	mov	w19, w0
  40ae8c:	bl	40ad28 <ferror@plt+0x88f8>
  40ae90:	cbz	x0, 40aea8 <ferror@plt+0x8a78>
  40ae94:	add	x20, x0, #0x40
  40ae98:	b	40aefc <ferror@plt+0x8acc>
  40ae9c:	adrp	x20, 411000 <ferror@plt+0xebd0>
  40aea0:	add	x20, x20, #0x480
  40aea4:	b	40aefc <ferror@plt+0x8acc>
  40aea8:	mov	w1, w19
  40aeac:	bl	40af0c <ferror@plt+0x8adc>
  40aeb0:	cmp	w0, w19
  40aeb4:	b.ne	40aec4 <ferror@plt+0x8a94>  // b.any
  40aeb8:	mov	w0, w19
  40aebc:	bl	40ad28 <ferror@plt+0x88f8>
  40aec0:	cbnz	x0, 40ae94 <ferror@plt+0x8a64>
  40aec4:	adrp	x20, 422000 <ferror@plt+0x1fbd0>
  40aec8:	add	x20, x20, #0xe28
  40aecc:	mov	w0, w19
  40aed0:	mov	x1, x20
  40aed4:	bl	402040 <if_indextoname@plt>
  40aed8:	cbnz	x0, 40aefc <ferror@plt+0x8acc>
  40aedc:	adrp	x20, 422000 <ferror@plt+0x1fbd0>
  40aee0:	add	x20, x20, #0xe28
  40aee4:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40aee8:	add	x2, x2, #0x47b
  40aeec:	mov	w1, #0x10                  	// #16
  40aef0:	mov	x0, x20
  40aef4:	mov	w3, w19
  40aef8:	bl	401f80 <snprintf@plt>
  40aefc:	mov	x0, x20
  40af00:	ldp	x20, x19, [sp, #16]
  40af04:	ldp	x29, x30, [sp], #32
  40af08:	ret
  40af0c:	stp	x29, x30, [sp, #-48]!
  40af10:	str	x28, [sp, #16]
  40af14:	stp	x20, x19, [sp, #32]
  40af18:	mov	x29, sp
  40af1c:	sub	sp, sp, #0x460
  40af20:	mov	w20, w1
  40af24:	mov	x19, x0
  40af28:	add	x0, sp, #0x40
  40af2c:	mov	w2, #0x420                 	// #1056
  40af30:	mov	w1, wzr
  40af34:	bl	402050 <memset@plt>
  40af38:	mov	x8, #0x20                  	// #32
  40af3c:	movk	x8, #0x12, lsl #32
  40af40:	movk	x8, #0x1, lsl #48
  40af44:	movi	v0.2d, #0x0
  40af48:	mov	x0, sp
  40af4c:	mov	w1, wzr
  40af50:	str	w20, [sp, #84]
  40af54:	str	xzr, [sp, #48]
  40af58:	str	x8, [sp, #64]
  40af5c:	stp	q0, q0, [sp, #16]
  40af60:	str	q0, [sp]
  40af64:	bl	40d9ac <ferror@plt+0xb57c>
  40af68:	tbnz	w0, #31, 40aff4 <ferror@plt+0x8bc4>
  40af6c:	add	x0, sp, #0x40
  40af70:	mov	w1, #0x420                 	// #1056
  40af74:	mov	w2, #0x1d                  	// #29
  40af78:	mov	w3, #0x9                   	// #9
  40af7c:	bl	40f084 <ferror@plt+0xcc54>
  40af80:	cbz	x19, 40afbc <ferror@plt+0x8b8c>
  40af84:	mov	x0, x19
  40af88:	bl	40928c <ferror@plt+0x6e5c>
  40af8c:	cmp	w0, #0x0
  40af90:	mov	w8, #0x35                  	// #53
  40af94:	mov	w9, #0x3                   	// #3
  40af98:	mov	x0, x19
  40af9c:	csel	w20, w9, w8, eq  // eq = none
  40afa0:	bl	401e60 <strlen@plt>
  40afa4:	add	w4, w0, #0x1
  40afa8:	add	x0, sp, #0x40
  40afac:	mov	w1, #0x420                 	// #1056
  40afb0:	mov	w2, w20
  40afb4:	mov	x3, x19
  40afb8:	bl	40efa4 <ferror@plt+0xcb74>
  40afbc:	mov	x0, sp
  40afc0:	add	x1, sp, #0x40
  40afc4:	add	x2, x29, #0x18
  40afc8:	bl	40ea70 <ferror@plt+0xc640>
  40afcc:	tbnz	w0, #31, 40affc <ferror@plt+0x8bcc>
  40afd0:	ldr	x0, [x29, #24]
  40afd4:	bl	40ac68 <ferror@plt+0x8838>
  40afd8:	mov	w19, w0
  40afdc:	cbnz	w0, 40afe8 <ferror@plt+0x8bb8>
  40afe0:	ldr	x8, [x29, #24]
  40afe4:	ldr	w19, [x8, #20]
  40afe8:	ldr	x0, [x29, #24]
  40afec:	bl	4021f0 <free@plt>
  40aff0:	b	40b000 <ferror@plt+0x8bd0>
  40aff4:	mov	w19, wzr
  40aff8:	b	40b008 <ferror@plt+0x8bd8>
  40affc:	mov	w19, wzr
  40b000:	mov	x0, sp
  40b004:	bl	40d7dc <ferror@plt+0xb3ac>
  40b008:	mov	w0, w19
  40b00c:	add	sp, sp, #0x460
  40b010:	ldp	x20, x19, [sp, #32]
  40b014:	ldr	x28, [sp, #16]
  40b018:	ldp	x29, x30, [sp], #48
  40b01c:	ret
  40b020:	stp	x29, x30, [sp, #-16]!
  40b024:	mov	x29, sp
  40b028:	cbz	w0, 40b040 <ferror@plt+0x8c10>
  40b02c:	bl	40ad28 <ferror@plt+0x88f8>
  40b030:	cbz	x0, 40b040 <ferror@plt+0x8c10>
  40b034:	ldrh	w0, [x0, #40]
  40b038:	ldp	x29, x30, [sp], #16
  40b03c:	ret
  40b040:	mov	w0, #0xffffffff            	// #-1
  40b044:	ldp	x29, x30, [sp], #16
  40b048:	ret
  40b04c:	stp	x29, x30, [sp, #-16]!
  40b050:	mov	x29, sp
  40b054:	cbz	w0, 40b064 <ferror@plt+0x8c34>
  40b058:	bl	40ad28 <ferror@plt+0x88f8>
  40b05c:	cbz	x0, 40b06c <ferror@plt+0x8c3c>
  40b060:	ldr	w0, [x0, #32]
  40b064:	ldp	x29, x30, [sp], #16
  40b068:	ret
  40b06c:	mov	w0, #0xffffffff            	// #-1
  40b070:	ldp	x29, x30, [sp], #16
  40b074:	ret
  40b078:	stp	x29, x30, [sp, #-32]!
  40b07c:	str	x19, [sp, #16]
  40b080:	mov	x29, sp
  40b084:	cbz	x0, 40b0b0 <ferror@plt+0x8c80>
  40b088:	mov	x19, x0
  40b08c:	bl	40b0d4 <ferror@plt+0x8ca4>
  40b090:	cbz	x0, 40b09c <ferror@plt+0x8c6c>
  40b094:	ldr	w0, [x0, #36]
  40b098:	b	40b0b0 <ferror@plt+0x8c80>
  40b09c:	mov	x0, x19
  40b0a0:	mov	w1, wzr
  40b0a4:	bl	40af0c <ferror@plt+0x8adc>
  40b0a8:	cbz	w0, 40b0bc <ferror@plt+0x8c8c>
  40b0ac:	cbz	w0, 40b0c8 <ferror@plt+0x8c98>
  40b0b0:	ldr	x19, [sp, #16]
  40b0b4:	ldp	x29, x30, [sp], #32
  40b0b8:	ret
  40b0bc:	mov	x0, x19
  40b0c0:	bl	402320 <if_nametoindex@plt>
  40b0c4:	cbnz	w0, 40b0b0 <ferror@plt+0x8c80>
  40b0c8:	mov	x0, x19
  40b0cc:	bl	40b13c <ferror@plt+0x8d0c>
  40b0d0:	b	40b0b0 <ferror@plt+0x8c80>
  40b0d4:	stp	x29, x30, [sp, #-48]!
  40b0d8:	str	x21, [sp, #16]
  40b0dc:	stp	x20, x19, [sp, #32]
  40b0e0:	mov	x29, sp
  40b0e4:	mov	x19, x0
  40b0e8:	bl	40ac3c <ferror@plt+0x880c>
  40b0ec:	adrp	x9, 424000 <stdin@@GLIBC_2.17+0x1c88>
  40b0f0:	and	w8, w0, #0x3ff
  40b0f4:	add	x9, x9, #0xe40
  40b0f8:	ldr	x21, [x9, w8, uxtw #3]
  40b0fc:	cbz	x21, 40b124 <ferror@plt+0x8cf4>
  40b100:	add	x0, x21, #0x30
  40b104:	mov	x1, x19
  40b108:	bl	402170 <strcmp@plt>
  40b10c:	sub	x8, x21, #0x10
  40b110:	cmp	w0, #0x0
  40b114:	csel	x20, x8, x20, eq  // eq = none
  40b118:	cbz	w0, 40b128 <ferror@plt+0x8cf8>
  40b11c:	ldr	x21, [x21]
  40b120:	cbnz	x21, 40b100 <ferror@plt+0x8cd0>
  40b124:	mov	x20, xzr
  40b128:	mov	x0, x20
  40b12c:	ldp	x20, x19, [sp, #32]
  40b130:	ldr	x21, [sp, #16]
  40b134:	ldp	x29, x30, [sp], #48
  40b138:	ret
  40b13c:	sub	sp, sp, #0x20
  40b140:	stp	x29, x30, [sp, #16]
  40b144:	add	x29, sp, #0x10
  40b148:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40b14c:	add	x1, x1, #0x47b
  40b150:	sub	x2, x29, #0x4
  40b154:	bl	402350 <__isoc99_sscanf@plt>
  40b158:	ldur	w8, [x29, #-4]
  40b15c:	ldp	x29, x30, [sp, #16]
  40b160:	cmp	w0, #0x1
  40b164:	csel	w0, w8, wzr, eq  // eq = none
  40b168:	add	sp, sp, #0x20
  40b16c:	ret
  40b170:	stp	x29, x30, [sp, #-32]!
  40b174:	str	x19, [sp, #16]
  40b178:	mov	x29, sp
  40b17c:	bl	40ad28 <ferror@plt+0x88f8>
  40b180:	cbz	x0, 40b19c <ferror@plt+0x8d6c>
  40b184:	mov	x19, x0
  40b188:	bl	40b1a8 <ferror@plt+0x8d78>
  40b18c:	add	x0, x19, #0x10
  40b190:	bl	40b1a8 <ferror@plt+0x8d78>
  40b194:	mov	x0, x19
  40b198:	bl	4021f0 <free@plt>
  40b19c:	ldr	x19, [sp, #16]
  40b1a0:	ldp	x29, x30, [sp], #32
  40b1a4:	ret
  40b1a8:	ldp	x8, x9, [x0]
  40b1ac:	str	x8, [x9]
  40b1b0:	cbz	x8, 40b1b8 <ferror@plt+0x8d88>
  40b1b4:	str	x9, [x8, #8]
  40b1b8:	ret
  40b1bc:	stp	x29, x30, [sp, #-32]!
  40b1c0:	stp	x20, x19, [sp, #16]
  40b1c4:	adrp	x20, 422000 <ferror@plt+0x1fbd0>
  40b1c8:	ldrb	w8, [x20, #3640]
  40b1cc:	mov	x29, sp
  40b1d0:	tbnz	w8, #0, 40b208 <ferror@plt+0x8dd8>
  40b1d4:	mov	w1, wzr
  40b1d8:	mov	x19, x0
  40b1dc:	bl	40de50 <ferror@plt+0xba20>
  40b1e0:	tbnz	w0, #31, 40b214 <ferror@plt+0x8de4>
  40b1e4:	adrp	x1, 421000 <ferror@plt+0x1ebd0>
  40b1e8:	ldr	x1, [x1, #4008]
  40b1ec:	mov	x0, x19
  40b1f0:	mov	x2, xzr
  40b1f4:	mov	w3, wzr
  40b1f8:	bl	40e324 <ferror@plt+0xbef4>
  40b1fc:	tbnz	w0, #31, 40b228 <ferror@plt+0x8df8>
  40b200:	mov	w8, #0x1                   	// #1
  40b204:	strb	w8, [x20, #3640]
  40b208:	ldp	x20, x19, [sp, #16]
  40b20c:	ldp	x29, x30, [sp], #32
  40b210:	ret
  40b214:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  40b218:	add	x0, x0, #0x88
  40b21c:	bl	401e90 <perror@plt>
  40b220:	mov	w0, #0x1                   	// #1
  40b224:	bl	401e70 <exit@plt>
  40b228:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40b22c:	ldr	x8, [x8, #3992]
  40b230:	adrp	x0, 410000 <ferror@plt+0xdbd0>
  40b234:	add	x0, x0, #0xa1
  40b238:	mov	w1, #0x10                  	// #16
  40b23c:	ldr	x3, [x8]
  40b240:	mov	w2, #0x1                   	// #1
  40b244:	bl	402260 <fwrite@plt>
  40b248:	mov	w0, #0x1                   	// #1
  40b24c:	bl	401e70 <exit@plt>
  40b250:	stp	x29, x30, [sp, #-32]!
  40b254:	stp	x20, x19, [sp, #16]
  40b258:	ldr	x20, [x0, #48]
  40b25c:	mov	x29, sp
  40b260:	mov	x19, x0
  40b264:	sub	x0, x20, #0x30
  40b268:	cmp	x0, x19
  40b26c:	b.eq	40b280 <ferror@plt+0x8e50>  // b.none
  40b270:	ldr	x20, [x20]
  40b274:	mov	w1, wzr
  40b278:	bl	40b28c <ferror@plt+0x8e5c>
  40b27c:	b	40b264 <ferror@plt+0x8e34>
  40b280:	ldp	x20, x19, [sp, #16]
  40b284:	ldp	x29, x30, [sp], #32
  40b288:	ret
  40b28c:	stp	x29, x30, [sp, #-32]!
  40b290:	stp	x20, x19, [sp, #16]
  40b294:	mov	x19, x0
  40b298:	add	x0, x0, #0x10
  40b29c:	mov	x29, sp
  40b2a0:	mov	w20, w1
  40b2a4:	bl	40b1a8 <ferror@plt+0x8d78>
  40b2a8:	tbz	w20, #0, 40b2b8 <ferror@plt+0x8e88>
  40b2ac:	mov	x0, x19
  40b2b0:	bl	40b1a8 <ferror@plt+0x8d78>
  40b2b4:	b	40b2c0 <ferror@plt+0x8e90>
  40b2b8:	add	x0, x19, #0x30
  40b2bc:	bl	40b2d4 <ferror@plt+0x8ea4>
  40b2c0:	mov	x0, x19
  40b2c4:	bl	4021f0 <free@plt>
  40b2c8:	ldp	x20, x19, [sp, #16]
  40b2cc:	ldp	x29, x30, [sp], #32
  40b2d0:	ret
  40b2d4:	stp	x29, x30, [sp, #-16]!
  40b2d8:	ldp	x1, x8, [x0]
  40b2dc:	mov	x29, sp
  40b2e0:	mov	x0, x8
  40b2e4:	bl	40b2f0 <ferror@plt+0x8ec0>
  40b2e8:	ldp	x29, x30, [sp], #16
  40b2ec:	ret
  40b2f0:	str	x0, [x1, #8]
  40b2f4:	str	x1, [x0]
  40b2f8:	ret
  40b2fc:	stp	x29, x30, [sp, #-32]!
  40b300:	stp	x20, x19, [sp, #16]
  40b304:	ldr	w8, [x1, #8]
  40b308:	mov	x20, x0
  40b30c:	mov	x1, x2
  40b310:	mov	x29, sp
  40b314:	str	w8, [x0, #32]
  40b318:	add	x0, x0, #0x40
  40b31c:	mov	x19, x2
  40b320:	bl	402170 <strcmp@plt>
  40b324:	cbz	w0, 40b354 <ferror@plt+0x8f24>
  40b328:	add	x20, x20, #0x10
  40b32c:	mov	x0, x20
  40b330:	bl	40b1a8 <ferror@plt+0x8d78>
  40b334:	mov	x0, x19
  40b338:	bl	40ac3c <ferror@plt+0x880c>
  40b33c:	adrp	x9, 424000 <stdin@@GLIBC_2.17+0x1c88>
  40b340:	and	w8, w0, #0x3ff
  40b344:	add	x9, x9, #0xe40
  40b348:	add	x1, x9, w8, uxtw #3
  40b34c:	mov	x0, x20
  40b350:	bl	40b448 <ferror@plt+0x9018>
  40b354:	ldp	x20, x19, [sp, #16]
  40b358:	ldp	x29, x30, [sp], #32
  40b35c:	ret
  40b360:	add	x0, x0, #0x4
  40b364:	ret
  40b368:	stp	x29, x30, [sp, #-80]!
  40b36c:	stp	x24, x23, [sp, #32]
  40b370:	stp	x22, x21, [sp, #48]
  40b374:	stp	x20, x19, [sp, #64]
  40b378:	ldr	x8, [x2, #416]
  40b37c:	mov	x21, x0
  40b380:	str	x25, [sp, #16]
  40b384:	mov	x29, sp
  40b388:	cbz	x8, 40b428 <ferror@plt+0x8ff8>
  40b38c:	ldrh	w9, [x8]
  40b390:	mov	x19, x2
  40b394:	mov	x20, x1
  40b398:	cmp	w9, #0x8
  40b39c:	b.cc	40b40c <ferror@plt+0x8fdc>  // b.lo, b.ul, b.last
  40b3a0:	ldr	x10, [x21, #48]
  40b3a4:	add	x22, x8, #0x4
  40b3a8:	sub	w23, w9, #0x4
  40b3ac:	sub	x24, x10, #0x30
  40b3b0:	b	40b3d4 <ferror@plt+0x8fa4>
  40b3b4:	ldr	x8, [x24, #48]
  40b3b8:	sub	x24, x8, #0x30
  40b3bc:	add	w8, w25, #0x3
  40b3c0:	and	x8, x8, #0x1fffc
  40b3c4:	sub	w23, w23, w8
  40b3c8:	cmp	w23, #0x3
  40b3cc:	add	x22, x22, x8
  40b3d0:	b.le	40b40c <ferror@plt+0x8fdc>
  40b3d4:	ldrh	w25, [x22]
  40b3d8:	cmp	w25, #0x4
  40b3dc:	b.cc	40b40c <ferror@plt+0x8fdc>  // b.lo, b.ul, b.last
  40b3e0:	cmp	w23, w25
  40b3e4:	b.lt	40b40c <ferror@plt+0x8fdc>  // b.tstop
  40b3e8:	ldrh	w8, [x22, #2]
  40b3ec:	cmp	w8, #0x35
  40b3f0:	b.ne	40b3bc <ferror@plt+0x8f8c>  // b.any
  40b3f4:	cbz	x24, 40b40c <ferror@plt+0x8fdc>
  40b3f8:	mov	x0, x22
  40b3fc:	bl	40b360 <ferror@plt+0x8f30>
  40b400:	add	x1, x24, #0x40
  40b404:	bl	402170 <strcmp@plt>
  40b408:	cbz	w0, 40b3b4 <ferror@plt+0x8f84>
  40b40c:	mov	x0, x21
  40b410:	bl	40b250 <ferror@plt+0x8e20>
  40b414:	mov	x0, x21
  40b418:	mov	x1, x20
  40b41c:	mov	x2, x19
  40b420:	bl	40b464 <ferror@plt+0x9034>
  40b424:	b	40b430 <ferror@plt+0x9000>
  40b428:	mov	x0, x21
  40b42c:	bl	40b250 <ferror@plt+0x8e20>
  40b430:	ldp	x20, x19, [sp, #64]
  40b434:	ldp	x22, x21, [sp, #48]
  40b438:	ldp	x24, x23, [sp, #32]
  40b43c:	ldr	x25, [sp, #16]
  40b440:	ldp	x29, x30, [sp], #80
  40b444:	ret
  40b448:	ldr	x8, [x1]
  40b44c:	str	x8, [x0]
  40b450:	cbz	x8, 40b458 <ferror@plt+0x9028>
  40b454:	str	x0, [x8, #8]
  40b458:	str	x0, [x1]
  40b45c:	str	x1, [x0, #8]
  40b460:	ret
  40b464:	stp	x29, x30, [sp, #-48]!
  40b468:	stp	x22, x21, [sp, #16]
  40b46c:	stp	x20, x19, [sp, #32]
  40b470:	ldr	x8, [x2, #416]
  40b474:	mov	x29, sp
  40b478:	cbz	x8, 40b4f4 <ferror@plt+0x90c4>
  40b47c:	ldrh	w9, [x8]
  40b480:	cmp	w9, #0x8
  40b484:	b.cc	40b4f4 <ferror@plt+0x90c4>  // b.lo, b.ul, b.last
  40b488:	mov	x19, x1
  40b48c:	mov	x20, x0
  40b490:	add	x21, x8, #0x4
  40b494:	sub	w22, w9, #0x4
  40b498:	b	40b4b8 <ferror@plt+0x9088>
  40b49c:	ldrh	w8, [x21]
  40b4a0:	add	w8, w8, #0x3
  40b4a4:	and	x8, x8, #0x1fffc
  40b4a8:	sub	w22, w22, w8
  40b4ac:	cmp	w22, #0x3
  40b4b0:	add	x21, x21, x8
  40b4b4:	b.le	40b4f4 <ferror@plt+0x90c4>
  40b4b8:	ldrh	w8, [x21]
  40b4bc:	cmp	w8, #0x4
  40b4c0:	b.cc	40b4f4 <ferror@plt+0x90c4>  // b.lo, b.ul, b.last
  40b4c4:	cmp	w22, w8
  40b4c8:	b.lt	40b4f4 <ferror@plt+0x90c4>  // b.tstop
  40b4cc:	ldrh	w8, [x21, #2]
  40b4d0:	cmp	w8, #0x35
  40b4d4:	b.ne	40b49c <ferror@plt+0x906c>  // b.any
  40b4d8:	mov	x0, x21
  40b4dc:	bl	40b360 <ferror@plt+0x8f30>
  40b4e0:	mov	x1, x0
  40b4e4:	mov	x0, x19
  40b4e8:	mov	x2, x20
  40b4ec:	bl	40b504 <ferror@plt+0x90d4>
  40b4f0:	b	40b49c <ferror@plt+0x906c>
  40b4f4:	ldp	x20, x19, [sp, #32]
  40b4f8:	ldp	x22, x21, [sp, #16]
  40b4fc:	ldp	x29, x30, [sp], #48
  40b500:	ret
  40b504:	stp	x29, x30, [sp, #-48]!
  40b508:	stp	x22, x21, [sp, #16]
  40b50c:	mov	x22, x0
  40b510:	mov	x0, x1
  40b514:	stp	x20, x19, [sp, #32]
  40b518:	mov	x29, sp
  40b51c:	mov	x21, x2
  40b520:	mov	x20, x1
  40b524:	bl	401e60 <strlen@plt>
  40b528:	add	x0, x0, #0x41
  40b52c:	bl	401ff0 <malloc@plt>
  40b530:	mov	x19, x0
  40b534:	cbz	x0, 40b5b4 <ferror@plt+0x9184>
  40b538:	ldr	w8, [x22, #4]
  40b53c:	add	x0, x19, #0x40
  40b540:	mov	x1, x20
  40b544:	str	w8, [x19, #36]
  40b548:	bl	402290 <strcpy@plt>
  40b54c:	ldrh	w8, [x22, #2]
  40b550:	strh	w8, [x19, #40]
  40b554:	ldr	w8, [x22, #8]
  40b558:	str	w8, [x19, #32]
  40b55c:	cbz	x21, 40b570 <ferror@plt+0x9140>
  40b560:	add	x0, x19, #0x30
  40b564:	add	x1, x21, #0x30
  40b568:	bl	40b5c8 <ferror@plt+0x9198>
  40b56c:	b	40b594 <ferror@plt+0x9164>
  40b570:	ldr	w8, [x22, #4]
  40b574:	adrp	x9, 422000 <ferror@plt+0x1fbd0>
  40b578:	add	x9, x9, #0xe40
  40b57c:	mov	x0, x19
  40b580:	and	x8, x8, #0x3ff
  40b584:	add	x1, x9, x8, lsl #3
  40b588:	bl	40b448 <ferror@plt+0x9018>
  40b58c:	add	x0, x19, #0x30
  40b590:	bl	40b5e4 <ferror@plt+0x91b4>
  40b594:	mov	x0, x20
  40b598:	bl	40ac3c <ferror@plt+0x880c>
  40b59c:	adrp	x9, 424000 <stdin@@GLIBC_2.17+0x1c88>
  40b5a0:	and	w8, w0, #0x3ff
  40b5a4:	add	x9, x9, #0xe40
  40b5a8:	add	x0, x19, #0x10
  40b5ac:	add	x1, x9, w8, uxtw #3
  40b5b0:	bl	40b448 <ferror@plt+0x9018>
  40b5b4:	mov	x0, x19
  40b5b8:	ldp	x20, x19, [sp, #32]
  40b5bc:	ldp	x22, x21, [sp, #16]
  40b5c0:	ldp	x29, x30, [sp], #48
  40b5c4:	ret
  40b5c8:	stp	x29, x30, [sp, #-16]!
  40b5cc:	mov	x2, x1
  40b5d0:	ldr	x1, [x1, #8]
  40b5d4:	mov	x29, sp
  40b5d8:	bl	40b5ec <ferror@plt+0x91bc>
  40b5dc:	ldp	x29, x30, [sp], #16
  40b5e0:	ret
  40b5e4:	stp	x0, x0, [x0]
  40b5e8:	ret
  40b5ec:	str	x0, [x2, #8]
  40b5f0:	stp	x2, x1, [x0]
  40b5f4:	str	x0, [x1]
  40b5f8:	ret
  40b5fc:	stp	x29, x30, [sp, #-80]!
  40b600:	stp	x22, x21, [sp, #48]
  40b604:	stp	x20, x19, [sp, #64]
  40b608:	mov	w20, w4
  40b60c:	mov	x19, x3
  40b610:	mov	w22, w1
  40b614:	cmp	w1, #0x10
  40b618:	mov	x21, x0
  40b61c:	stp	x26, x25, [sp, #16]
  40b620:	stp	x24, x23, [sp, #32]
  40b624:	mov	x29, sp
  40b628:	b.eq	40b664 <ferror@plt+0x9234>  // b.none
  40b62c:	cmp	w22, #0x4
  40b630:	b.ne	40b6a8 <ferror@plt+0x9278>  // b.any
  40b634:	sub	w8, w2, #0x300
  40b638:	cmp	w8, #0xa
  40b63c:	b.hi	40b65c <ferror@plt+0x922c>  // b.pmore
  40b640:	mov	w9, #0x1                   	// #1
  40b644:	lsl	w8, w9, w8
  40b648:	mov	w9, #0x501                 	// #1281
  40b64c:	tst	w8, w9
  40b650:	b.eq	40b65c <ferror@plt+0x922c>  // b.none
  40b654:	mov	w0, #0x2                   	// #2
  40b658:	b	40b678 <ferror@plt+0x9248>
  40b65c:	cmp	w22, #0x10
  40b660:	b.ne	40b6a8 <ferror@plt+0x9278>  // b.any
  40b664:	cmp	w2, #0x337
  40b668:	b.eq	40b674 <ferror@plt+0x9244>  // b.none
  40b66c:	cmp	w2, #0x301
  40b670:	b.ne	40b6a8 <ferror@plt+0x9278>  // b.any
  40b674:	mov	w0, #0xa                   	// #10
  40b678:	mov	x1, x21
  40b67c:	mov	x2, x19
  40b680:	mov	w3, w20
  40b684:	bl	402420 <inet_ntop@plt>
  40b688:	mov	x19, x0
  40b68c:	mov	x0, x19
  40b690:	ldp	x20, x19, [sp, #64]
  40b694:	ldp	x22, x21, [sp, #48]
  40b698:	ldp	x24, x23, [sp, #32]
  40b69c:	ldp	x26, x25, [sp, #16]
  40b6a0:	ldp	x29, x30, [sp], #80
  40b6a4:	ret
  40b6a8:	ldrb	w3, [x21]
  40b6ac:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40b6b0:	sxtw	x1, w20
  40b6b4:	add	x2, x2, #0x483
  40b6b8:	mov	x0, x19
  40b6bc:	bl	401f80 <snprintf@plt>
  40b6c0:	cmp	w22, #0x2
  40b6c4:	b.lt	40b68c <ferror@plt+0x925c>  // b.tstop
  40b6c8:	cmp	w20, #0x3
  40b6cc:	b.lt	40b68c <ferror@plt+0x925c>  // b.tstop
  40b6d0:	sxtw	x23, w22
  40b6d4:	adrp	x22, 411000 <ferror@plt+0xebd0>
  40b6d8:	sub	w24, w20, #0x2
  40b6dc:	mov	w25, #0x2                   	// #2
  40b6e0:	mov	w26, #0x1                   	// #1
  40b6e4:	add	x22, x22, #0x482
  40b6e8:	ldrb	w3, [x21, x26]
  40b6ec:	add	x0, x19, x25
  40b6f0:	sxtw	x1, w24
  40b6f4:	mov	x2, x22
  40b6f8:	bl	401f80 <snprintf@plt>
  40b6fc:	add	x26, x26, #0x1
  40b700:	cmp	x26, x23
  40b704:	b.ge	40b68c <ferror@plt+0x925c>  // b.tcont
  40b708:	add	x25, x25, #0x3
  40b70c:	cmp	w25, w20
  40b710:	sub	w24, w24, #0x3
  40b714:	b.lt	40b6e8 <ferror@plt+0x92b8>  // b.tstop
  40b718:	b	40b68c <ferror@plt+0x925c>
  40b71c:	sub	sp, sp, #0x170
  40b720:	stp	x22, x21, [sp, #336]
  40b724:	stp	x20, x19, [sp, #352]
  40b728:	mov	w21, w1
  40b72c:	mov	x20, x0
  40b730:	mov	w1, #0x2e                  	// #46
  40b734:	mov	x0, x2
  40b738:	stp	x29, x30, [sp, #272]
  40b73c:	str	x28, [sp, #288]
  40b740:	stp	x26, x25, [sp, #304]
  40b744:	stp	x24, x23, [sp, #320]
  40b748:	add	x29, sp, #0x110
  40b74c:	mov	x19, x2
  40b750:	bl	402240 <strchr@plt>
  40b754:	cbz	x0, 40b77c <ferror@plt+0x934c>
  40b758:	add	x0, sp, #0x8
  40b75c:	mov	w2, #0x2                   	// #2
  40b760:	mov	x1, x19
  40b764:	bl	408a60 <ferror@plt+0x6630>
  40b768:	cbnz	w0, 40b868 <ferror@plt+0x9438>
  40b76c:	cmp	w21, #0x4
  40b770:	b.ge	40b830 <ferror@plt+0x9400>  // b.tcont
  40b774:	mov	w0, #0xffffffff            	// #-1
  40b778:	b	40b848 <ferror@plt+0x9418>
  40b77c:	cmp	w21, #0x1
  40b780:	b.lt	40b840 <ferror@plt+0x9410>  // b.tstop
  40b784:	adrp	x26, 421000 <ferror@plt+0x1ebd0>
  40b788:	ldr	x26, [x26, #3992]
  40b78c:	mov	w24, w21
  40b790:	adrp	x21, 410000 <ferror@plt+0xdbd0>
  40b794:	adrp	x22, 411000 <ferror@plt+0xebd0>
  40b798:	mov	x25, xzr
  40b79c:	add	x21, x21, #0x43f
  40b7a0:	add	x22, x22, #0x488
  40b7a4:	mov	w1, #0x3a                  	// #58
  40b7a8:	mov	x0, x19
  40b7ac:	bl	402240 <strchr@plt>
  40b7b0:	mov	x23, x0
  40b7b4:	cbz	x0, 40b7bc <ferror@plt+0x938c>
  40b7b8:	strb	wzr, [x23], #1
  40b7bc:	add	x2, sp, #0x8
  40b7c0:	mov	x0, x19
  40b7c4:	mov	x1, x21
  40b7c8:	bl	402350 <__isoc99_sscanf@plt>
  40b7cc:	cmp	w0, #0x1
  40b7d0:	b.ne	40b808 <ferror@plt+0x93d8>  // b.any
  40b7d4:	ldr	w8, [sp, #8]
  40b7d8:	cmp	w8, #0x100
  40b7dc:	b.cs	40b808 <ferror@plt+0x93d8>  // b.hs, b.nlast
  40b7e0:	cmp	x23, #0x0
  40b7e4:	strb	w8, [x20, x25]
  40b7e8:	cset	w8, eq  // eq = none
  40b7ec:	csel	x19, x19, x23, eq  // eq = none
  40b7f0:	lsl	w8, w8, #1
  40b7f4:	cbnz	w8, 40b820 <ferror@plt+0x93f0>
  40b7f8:	add	x25, x25, #0x1
  40b7fc:	cmp	x24, x25
  40b800:	b.ne	40b7a4 <ferror@plt+0x9374>  // b.any
  40b804:	b	40b844 <ferror@plt+0x9414>
  40b808:	ldr	x0, [x26]
  40b80c:	mov	x1, x22
  40b810:	mov	x2, x19
  40b814:	bl	402400 <fprintf@plt>
  40b818:	mov	w8, #0x1                   	// #1
  40b81c:	cbz	w8, 40b7f8 <ferror@plt+0x93c8>
  40b820:	cmp	w8, #0x2
  40b824:	b.ne	40b774 <ferror@plt+0x9344>  // b.any
  40b828:	mov	w24, w25
  40b82c:	b	40b844 <ferror@plt+0x9414>
  40b830:	ldr	w8, [sp, #16]
  40b834:	mov	w0, #0x4                   	// #4
  40b838:	str	w8, [x20]
  40b83c:	b	40b848 <ferror@plt+0x9418>
  40b840:	mov	w24, wzr
  40b844:	add	w0, w24, #0x1
  40b848:	ldp	x20, x19, [sp, #352]
  40b84c:	ldp	x22, x21, [sp, #336]
  40b850:	ldp	x24, x23, [sp, #320]
  40b854:	ldp	x26, x25, [sp, #304]
  40b858:	ldr	x28, [sp, #288]
  40b85c:	ldp	x29, x30, [sp, #272]
  40b860:	add	sp, sp, #0x170
  40b864:	ret
  40b868:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40b86c:	ldr	x8, [x8, #3992]
  40b870:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40b874:	add	x1, x1, #0x488
  40b878:	mov	x2, x19
  40b87c:	ldr	x0, [x8]
  40b880:	bl	402400 <fprintf@plt>
  40b884:	b	40b774 <ferror@plt+0x9344>
  40b888:	stp	x29, x30, [sp, #-48]!
  40b88c:	stp	x28, x21, [sp, #16]
  40b890:	stp	x20, x19, [sp, #32]
  40b894:	mov	x29, sp
  40b898:	sub	sp, sp, #0x1, lsl #12
  40b89c:	sub	sp, sp, #0x70
  40b8a0:	mov	x19, x0
  40b8a4:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40b8a8:	adrp	x3, 411000 <ferror@plt+0xebd0>
  40b8ac:	add	x2, x2, #0x3f
  40b8b0:	add	x3, x3, #0x4a1
  40b8b4:	add	x0, sp, #0x70
  40b8b8:	mov	w1, #0x1000                	// #4096
  40b8bc:	mov	x4, x19
  40b8c0:	bl	401f80 <snprintf@plt>
  40b8c4:	add	x0, sp, #0x70
  40b8c8:	mov	w1, #0x80000               	// #524288
  40b8cc:	bl	4022f0 <open64@plt>
  40b8d0:	tbnz	w0, #31, 40b9a0 <ferror@plt+0x9570>
  40b8d4:	mov	w1, #0x40000000            	// #1073741824
  40b8d8:	mov	w20, w0
  40b8dc:	bl	4022b0 <setns@plt>
  40b8e0:	tbnz	w0, #31, 40b9d8 <ferror@plt+0x95a8>
  40b8e4:	mov	w0, w20
  40b8e8:	bl	402100 <close@plt>
  40b8ec:	mov	w0, #0x20000               	// #131072
  40b8f0:	bl	401f70 <unshare@plt>
  40b8f4:	tbnz	w0, #31, 40ba18 <ferror@plt+0x95e8>
  40b8f8:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40b8fc:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40b900:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40b904:	mov	w3, #0x4000                	// #16384
  40b908:	add	x0, x0, #0xaf6
  40b90c:	add	x1, x1, #0x51b
  40b910:	add	x2, x2, #0x51d
  40b914:	movk	w3, #0x8, lsl #16
  40b918:	mov	x4, xzr
  40b91c:	bl	401e80 <mount@plt>
  40b920:	cbnz	w0, 40ba40 <ferror@plt+0x9610>
  40b924:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40b928:	add	x0, x0, #0x546
  40b92c:	mov	w1, #0x2                   	// #2
  40b930:	bl	401f90 <umount2@plt>
  40b934:	tbz	w0, #31, 40b94c <ferror@plt+0x951c>
  40b938:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40b93c:	add	x0, x0, #0x546
  40b940:	mov	x1, sp
  40b944:	bl	4021e0 <statvfs64@plt>
  40b948:	cbz	w0, 40b994 <ferror@plt+0x9564>
  40b94c:	mov	x3, xzr
  40b950:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40b954:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40b958:	add	x1, x1, #0x546
  40b95c:	add	x2, x2, #0x54b
  40b960:	mov	x0, x19
  40b964:	mov	x4, xzr
  40b968:	bl	401e80 <mount@plt>
  40b96c:	tbnz	w0, #31, 40ba68 <ferror@plt+0x9638>
  40b970:	mov	x0, x19
  40b974:	bl	40ba9c <ferror@plt+0x966c>
  40b978:	mov	w0, wzr
  40b97c:	add	sp, sp, #0x1, lsl #12
  40b980:	add	sp, sp, #0x70
  40b984:	ldp	x20, x19, [sp, #32]
  40b988:	ldp	x28, x21, [sp, #16]
  40b98c:	ldp	x29, x30, [sp], #48
  40b990:	ret
  40b994:	ldr	x8, [sp, #72]
  40b998:	and	x3, x8, #0x1
  40b99c:	b	40b950 <ferror@plt+0x9520>
  40b9a0:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40b9a4:	ldr	x8, [x8, #3992]
  40b9a8:	ldr	x20, [x8]
  40b9ac:	bl	4023b0 <__errno_location@plt>
  40b9b0:	ldr	w0, [x0]
  40b9b4:	bl	4020f0 <strerror@plt>
  40b9b8:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40b9bc:	mov	x3, x0
  40b9c0:	add	x1, x1, #0x4b0
  40b9c4:	mov	x0, x20
  40b9c8:	mov	x2, x19
  40b9cc:	bl	402400 <fprintf@plt>
  40b9d0:	mov	w0, #0xffffffff            	// #-1
  40b9d4:	b	40b97c <ferror@plt+0x954c>
  40b9d8:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40b9dc:	ldr	x8, [x8, #3992]
  40b9e0:	ldr	x21, [x8]
  40b9e4:	bl	4023b0 <__errno_location@plt>
  40b9e8:	ldr	w0, [x0]
  40b9ec:	bl	4020f0 <strerror@plt>
  40b9f0:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40b9f4:	mov	x3, x0
  40b9f8:	add	x1, x1, #0x4d8
  40b9fc:	mov	x0, x21
  40ba00:	mov	x2, x19
  40ba04:	bl	402400 <fprintf@plt>
  40ba08:	mov	w0, w20
  40ba0c:	bl	402100 <close@plt>
  40ba10:	mov	w0, #0xffffffff            	// #-1
  40ba14:	b	40b97c <ferror@plt+0x954c>
  40ba18:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40ba1c:	ldr	x8, [x8, #3992]
  40ba20:	ldr	x19, [x8]
  40ba24:	bl	4023b0 <__errno_location@plt>
  40ba28:	ldr	w0, [x0]
  40ba2c:	bl	4020f0 <strerror@plt>
  40ba30:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40ba34:	mov	x2, x0
  40ba38:	add	x1, x1, #0x507
  40ba3c:	b	40ba8c <ferror@plt+0x965c>
  40ba40:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40ba44:	ldr	x8, [x8, #3992]
  40ba48:	ldr	x19, [x8]
  40ba4c:	bl	4023b0 <__errno_location@plt>
  40ba50:	ldr	w0, [x0]
  40ba54:	bl	4020f0 <strerror@plt>
  40ba58:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40ba5c:	mov	x2, x0
  40ba60:	add	x1, x1, #0x522
  40ba64:	b	40ba8c <ferror@plt+0x965c>
  40ba68:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40ba6c:	ldr	x8, [x8, #3992]
  40ba70:	ldr	x19, [x8]
  40ba74:	bl	4023b0 <__errno_location@plt>
  40ba78:	ldr	w0, [x0]
  40ba7c:	bl	4020f0 <strerror@plt>
  40ba80:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40ba84:	mov	x2, x0
  40ba88:	add	x1, x1, #0x551
  40ba8c:	mov	x0, x19
  40ba90:	bl	402400 <fprintf@plt>
  40ba94:	mov	w0, #0xffffffff            	// #-1
  40ba98:	b	40b97c <ferror@plt+0x954c>
  40ba9c:	stp	x29, x30, [sp, #-96]!
  40baa0:	stp	x28, x27, [sp, #16]
  40baa4:	stp	x26, x25, [sp, #32]
  40baa8:	stp	x24, x23, [sp, #48]
  40baac:	stp	x22, x21, [sp, #64]
  40bab0:	stp	x20, x19, [sp, #80]
  40bab4:	mov	x29, sp
  40bab8:	sub	sp, sp, #0x2, lsl #12
  40babc:	sub	sp, sp, #0x110
  40bac0:	mov	x19, x0
  40bac4:	bl	401e60 <strlen@plt>
  40bac8:	cmp	x0, #0xfe
  40bacc:	b.hi	40bc08 <ferror@plt+0x97d8>  // b.pmore
  40bad0:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40bad4:	adrp	x3, 411000 <ferror@plt+0xebd0>
  40bad8:	add	x0, sp, #0x2, lsl #12
  40badc:	add	x2, x2, #0x3f
  40bae0:	add	x3, x3, #0x56e
  40bae4:	add	x0, x0, #0x4
  40bae8:	mov	w1, #0x10a                 	// #266
  40baec:	mov	x4, x19
  40baf0:	bl	401f80 <snprintf@plt>
  40baf4:	add	x0, sp, #0x2, lsl #12
  40baf8:	add	x0, x0, #0x4
  40bafc:	bl	401f40 <opendir@plt>
  40bb00:	cbz	x0, 40bc08 <ferror@plt+0x97d8>
  40bb04:	mov	x19, x0
  40bb08:	bl	402210 <readdir64@plt>
  40bb0c:	cbz	x0, 40bc00 <ferror@plt+0x97d0>
  40bb10:	adrp	x27, 421000 <ferror@plt+0x1ebd0>
  40bb14:	ldr	x27, [x27, #3992]
  40bb18:	adrp	x20, 411000 <ferror@plt+0xebd0>
  40bb1c:	adrp	x21, 411000 <ferror@plt+0xebd0>
  40bb20:	adrp	x22, 411000 <ferror@plt+0xebd0>
  40bb24:	adrp	x23, 411000 <ferror@plt+0xebd0>
  40bb28:	adrp	x24, 411000 <ferror@plt+0xebd0>
  40bb2c:	adrp	x25, 411000 <ferror@plt+0xebd0>
  40bb30:	add	x20, x20, #0x56c
  40bb34:	add	x21, x21, #0x56b
  40bb38:	add	x22, x22, #0x3f
  40bb3c:	add	x23, x23, #0x579
  40bb40:	add	x24, x24, #0x51d
  40bb44:	add	x25, x25, #0x581
  40bb48:	b	40bb58 <ferror@plt+0x9728>
  40bb4c:	mov	x0, x19
  40bb50:	bl	402210 <readdir64@plt>
  40bb54:	cbz	x0, 40bc00 <ferror@plt+0x97d0>
  40bb58:	add	x26, x0, #0x13
  40bb5c:	mov	x0, x26
  40bb60:	mov	x1, x20
  40bb64:	bl	402170 <strcmp@plt>
  40bb68:	cbz	w0, 40bb4c <ferror@plt+0x971c>
  40bb6c:	mov	x0, x26
  40bb70:	mov	x1, x21
  40bb74:	bl	402170 <strcmp@plt>
  40bb78:	cbz	w0, 40bb4c <ferror@plt+0x971c>
  40bb7c:	add	x0, sp, #0x1, lsl #12
  40bb80:	add	x3, sp, #0x2, lsl #12
  40bb84:	add	x0, x0, #0x4
  40bb88:	add	x3, x3, #0x4
  40bb8c:	mov	w1, #0x1000                	// #4096
  40bb90:	mov	x2, x22
  40bb94:	mov	x4, x26
  40bb98:	bl	401f80 <snprintf@plt>
  40bb9c:	add	x0, sp, #0x4
  40bba0:	mov	w1, #0x1000                	// #4096
  40bba4:	mov	x2, x23
  40bba8:	mov	x3, x26
  40bbac:	bl	401f80 <snprintf@plt>
  40bbb0:	add	x0, sp, #0x1, lsl #12
  40bbb4:	add	x0, x0, #0x4
  40bbb8:	add	x1, sp, #0x4
  40bbbc:	mov	w3, #0x1000                	// #4096
  40bbc0:	mov	x2, x24
  40bbc4:	mov	x4, xzr
  40bbc8:	bl	401e80 <mount@plt>
  40bbcc:	tbz	w0, #31, 40bb4c <ferror@plt+0x971c>
  40bbd0:	ldr	x26, [x27]
  40bbd4:	bl	4023b0 <__errno_location@plt>
  40bbd8:	ldr	w0, [x0]
  40bbdc:	bl	4020f0 <strerror@plt>
  40bbe0:	add	x2, sp, #0x1, lsl #12
  40bbe4:	mov	x4, x0
  40bbe8:	add	x2, x2, #0x4
  40bbec:	add	x3, sp, #0x4
  40bbf0:	mov	x0, x26
  40bbf4:	mov	x1, x25
  40bbf8:	bl	402400 <fprintf@plt>
  40bbfc:	b	40bb4c <ferror@plt+0x971c>
  40bc00:	mov	x0, x19
  40bc04:	bl	4020e0 <closedir@plt>
  40bc08:	add	sp, sp, #0x2, lsl #12
  40bc0c:	add	sp, sp, #0x110
  40bc10:	ldp	x20, x19, [sp, #80]
  40bc14:	ldp	x22, x21, [sp, #64]
  40bc18:	ldp	x24, x23, [sp, #48]
  40bc1c:	ldp	x26, x25, [sp, #32]
  40bc20:	ldp	x28, x27, [sp, #16]
  40bc24:	ldp	x29, x30, [sp], #96
  40bc28:	ret
  40bc2c:	stp	x29, x30, [sp, #-32]!
  40bc30:	stp	x28, x19, [sp, #16]
  40bc34:	mov	x29, sp
  40bc38:	sub	sp, sp, #0x1, lsl #12
  40bc3c:	mov	w1, #0x2f                  	// #47
  40bc40:	mov	x19, x0
  40bc44:	bl	402240 <strchr@plt>
  40bc48:	cbnz	x0, 40bc70 <ferror@plt+0x9840>
  40bc4c:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40bc50:	adrp	x3, 411000 <ferror@plt+0xebd0>
  40bc54:	add	x2, x2, #0x3f
  40bc58:	add	x3, x3, #0x4a1
  40bc5c:	mov	x0, sp
  40bc60:	mov	w1, #0x1000                	// #4096
  40bc64:	mov	x4, x19
  40bc68:	bl	401f80 <snprintf@plt>
  40bc6c:	mov	x19, sp
  40bc70:	mov	x0, x19
  40bc74:	mov	w1, wzr
  40bc78:	bl	4022f0 <open64@plt>
  40bc7c:	add	sp, sp, #0x1, lsl #12
  40bc80:	ldp	x28, x19, [sp, #16]
  40bc84:	ldp	x29, x30, [sp], #32
  40bc88:	ret
  40bc8c:	stp	x29, x30, [sp, #-64]!
  40bc90:	stp	x20, x19, [sp, #48]
  40bc94:	mov	x20, x0
  40bc98:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40bc9c:	add	x0, x0, #0x4a1
  40bca0:	stp	x24, x23, [sp, #16]
  40bca4:	stp	x22, x21, [sp, #32]
  40bca8:	mov	x29, sp
  40bcac:	mov	x19, x1
  40bcb0:	bl	401f40 <opendir@plt>
  40bcb4:	cbz	x0, 40bd28 <ferror@plt+0x98f8>
  40bcb8:	mov	x21, x0
  40bcbc:	bl	402210 <readdir64@plt>
  40bcc0:	cbz	x0, 40bd18 <ferror@plt+0x98e8>
  40bcc4:	adrp	x22, 411000 <ferror@plt+0xebd0>
  40bcc8:	adrp	x23, 411000 <ferror@plt+0xebd0>
  40bccc:	add	x22, x22, #0x56c
  40bcd0:	add	x23, x23, #0x56b
  40bcd4:	b	40bce4 <ferror@plt+0x98b4>
  40bcd8:	mov	x0, x21
  40bcdc:	bl	402210 <readdir64@plt>
  40bce0:	cbz	x0, 40bd18 <ferror@plt+0x98e8>
  40bce4:	add	x24, x0, #0x13
  40bce8:	mov	x0, x24
  40bcec:	mov	x1, x22
  40bcf0:	bl	402170 <strcmp@plt>
  40bcf4:	cbz	w0, 40bcd8 <ferror@plt+0x98a8>
  40bcf8:	mov	x0, x24
  40bcfc:	mov	x1, x23
  40bd00:	bl	402170 <strcmp@plt>
  40bd04:	cbz	w0, 40bcd8 <ferror@plt+0x98a8>
  40bd08:	mov	x0, x24
  40bd0c:	mov	x1, x19
  40bd10:	blr	x20
  40bd14:	cbz	w0, 40bcd8 <ferror@plt+0x98a8>
  40bd18:	mov	x0, x21
  40bd1c:	bl	4020e0 <closedir@plt>
  40bd20:	mov	w0, wzr
  40bd24:	b	40bd2c <ferror@plt+0x98fc>
  40bd28:	mov	w0, #0xffffffff            	// #-1
  40bd2c:	ldp	x20, x19, [sp, #48]
  40bd30:	ldp	x22, x21, [sp, #32]
  40bd34:	ldp	x24, x23, [sp, #16]
  40bd38:	ldp	x29, x30, [sp], #64
  40bd3c:	ret
  40bd40:	stp	x29, x30, [sp, #-16]!
  40bd44:	mov	w1, #0x1                   	// #1
  40bd48:	mov	x29, sp
  40bd4c:	bl	40bd58 <ferror@plt+0x9928>
  40bd50:	ldp	x29, x30, [sp], #16
  40bd54:	ret
  40bd58:	stp	x29, x30, [sp, #-32]!
  40bd5c:	stp	x20, x19, [sp, #16]
  40bd60:	mov	x29, sp
  40bd64:	cbz	w0, 40bdac <ferror@plt+0x997c>
  40bd68:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40bd6c:	ldr	x8, [x8, #4016]
  40bd70:	mov	w19, w1
  40bd74:	ldr	x0, [x8]
  40bd78:	bl	40cdac <ferror@plt+0xa97c>
  40bd7c:	adrp	x20, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40bd80:	str	x0, [x20, #3648]
  40bd84:	cbz	x0, 40bdb8 <ferror@plt+0x9988>
  40bd88:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40bd8c:	ldr	x8, [x8, #4056]
  40bd90:	ldr	w8, [x8]
  40bd94:	cbz	w8, 40bda0 <ferror@plt+0x9970>
  40bd98:	mov	w1, #0x1                   	// #1
  40bd9c:	bl	40ce48 <ferror@plt+0xaa18>
  40bda0:	tbz	w19, #0, 40bdac <ferror@plt+0x997c>
  40bda4:	ldr	x0, [x20, #3648]
  40bda8:	bl	40d244 <ferror@plt+0xae14>
  40bdac:	ldp	x20, x19, [sp, #16]
  40bdb0:	ldp	x29, x30, [sp], #32
  40bdb4:	ret
  40bdb8:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40bdbc:	add	x0, x0, #0x5ba
  40bdc0:	bl	401e90 <perror@plt>
  40bdc4:	mov	w0, #0x1                   	// #1
  40bdc8:	bl	401e70 <exit@plt>
  40bdcc:	stp	x29, x30, [sp, #-16]!
  40bdd0:	mov	w0, #0x1                   	// #1
  40bdd4:	mov	x29, sp
  40bdd8:	bl	40bde4 <ferror@plt+0x99b4>
  40bddc:	ldp	x29, x30, [sp], #16
  40bde0:	ret
  40bde4:	stp	x29, x30, [sp, #-16]!
  40bde8:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40bdec:	ldr	x8, [x8, #3648]
  40bdf0:	mov	x29, sp
  40bdf4:	cbz	x8, 40be10 <ferror@plt+0x99e0>
  40bdf8:	tbz	w0, #0, 40be04 <ferror@plt+0x99d4>
  40bdfc:	mov	x0, x8
  40be00:	bl	40d27c <ferror@plt+0xae4c>
  40be04:	adrp	x0, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40be08:	add	x0, x0, #0xe40
  40be0c:	bl	40cde0 <ferror@plt+0xa9b0>
  40be10:	ldp	x29, x30, [sp], #16
  40be14:	ret
  40be18:	stp	x29, x30, [sp, #-16]!
  40be1c:	mov	w1, wzr
  40be20:	mov	x29, sp
  40be24:	bl	40bd58 <ferror@plt+0x9928>
  40be28:	ldp	x29, x30, [sp], #16
  40be2c:	ret
  40be30:	stp	x29, x30, [sp, #-16]!
  40be34:	mov	w0, wzr
  40be38:	mov	x29, sp
  40be3c:	bl	40bde4 <ferror@plt+0x99b4>
  40be40:	ldp	x29, x30, [sp], #16
  40be44:	ret
  40be48:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40be4c:	ldr	x8, [x8, #3648]
  40be50:	cmp	x8, #0x0
  40be54:	cset	w0, ne  // ne = any
  40be58:	ret
  40be5c:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40be60:	ldr	x0, [x8, #3648]
  40be64:	ret
  40be68:	stp	x29, x30, [sp, #-32]!
  40be6c:	str	x19, [sp, #16]
  40be70:	adrp	x19, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40be74:	ldr	x8, [x19, #3648]
  40be78:	mov	x29, sp
  40be7c:	cbz	x8, 40be98 <ferror@plt+0x9a68>
  40be80:	mov	x1, x0
  40be84:	cbz	x0, 40be90 <ferror@plt+0x9a60>
  40be88:	mov	x0, x8
  40be8c:	bl	40ce54 <ferror@plt+0xaa24>
  40be90:	ldr	x0, [x19, #3648]
  40be94:	bl	40d160 <ferror@plt+0xad30>
  40be98:	ldr	x19, [sp, #16]
  40be9c:	ldp	x29, x30, [sp], #32
  40bea0:	ret
  40bea4:	stp	x29, x30, [sp, #-16]!
  40bea8:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40beac:	ldr	x0, [x8, #3648]
  40beb0:	mov	x29, sp
  40beb4:	cbz	x0, 40bebc <ferror@plt+0x9a8c>
  40beb8:	bl	40d1b8 <ferror@plt+0xad88>
  40bebc:	ldp	x29, x30, [sp], #16
  40bec0:	ret
  40bec4:	stp	x29, x30, [sp, #-32]!
  40bec8:	str	x19, [sp, #16]
  40becc:	tst	w0, #0x6
  40bed0:	adrp	x19, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40bed4:	mov	x29, sp
  40bed8:	b.eq	40befc <ferror@plt+0x9acc>  // b.none
  40bedc:	ldr	x8, [x19, #3648]
  40bee0:	cbz	x8, 40befc <ferror@plt+0x9acc>
  40bee4:	cbz	x1, 40bef0 <ferror@plt+0x9ac0>
  40bee8:	mov	x0, x8
  40beec:	bl	40ce54 <ferror@plt+0xaa24>
  40bef0:	ldr	x0, [x19, #3648]
  40bef4:	bl	40d244 <ferror@plt+0xae14>
  40bef8:	b	40bf1c <ferror@plt+0x9aec>
  40befc:	mov	w8, #0x5                   	// #5
  40bf00:	tst	w0, w8
  40bf04:	b.eq	40bf1c <ferror@plt+0x9aec>  // b.none
  40bf08:	ldr	x8, [x19, #3648]
  40bf0c:	cbnz	x8, 40bf1c <ferror@plt+0x9aec>
  40bf10:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40bf14:	add	x0, x0, #0xdb
  40bf18:	bl	402390 <printf@plt>
  40bf1c:	ldr	x19, [sp, #16]
  40bf20:	ldp	x29, x30, [sp], #32
  40bf24:	ret
  40bf28:	stp	x29, x30, [sp, #-16]!
  40bf2c:	tst	w0, #0x6
  40bf30:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40bf34:	mov	x29, sp
  40bf38:	b.eq	40bf54 <ferror@plt+0x9b24>  // b.none
  40bf3c:	ldr	x8, [x9, #3648]
  40bf40:	cbz	x8, 40bf54 <ferror@plt+0x9b24>
  40bf44:	mov	x0, x8
  40bf48:	bl	40d27c <ferror@plt+0xae4c>
  40bf4c:	ldp	x29, x30, [sp], #16
  40bf50:	ret
  40bf54:	mov	w8, #0x5                   	// #5
  40bf58:	tst	w0, w8
  40bf5c:	b.eq	40bf74 <ferror@plt+0x9b44>  // b.none
  40bf60:	ldr	x8, [x9, #3648]
  40bf64:	cbnz	x8, 40bf74 <ferror@plt+0x9b44>
  40bf68:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40bf6c:	add	x0, x0, #0xdb
  40bf70:	bl	402390 <printf@plt>
  40bf74:	ldp	x29, x30, [sp], #16
  40bf78:	ret
  40bf7c:	stp	x29, x30, [sp, #-16]!
  40bf80:	mov	w8, w0
  40bf84:	tst	w0, #0x6
  40bf88:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40bf8c:	mov	x29, sp
  40bf90:	b.eq	40bfb4 <ferror@plt+0x9b84>  // b.none
  40bf94:	ldr	x0, [x9, #3648]
  40bf98:	cbz	x0, 40bfb4 <ferror@plt+0x9b84>
  40bf9c:	cbz	x2, 40bfe8 <ferror@plt+0x9bb8>
  40bfa0:	mov	x1, x2
  40bfa4:	mov	w2, w4
  40bfa8:	bl	40d668 <ferror@plt+0xb238>
  40bfac:	ldp	x29, x30, [sp], #16
  40bfb0:	ret
  40bfb4:	mov	w10, #0x5                   	// #5
  40bfb8:	tst	w8, w10
  40bfbc:	b.eq	40bfe0 <ferror@plt+0x9bb0>  // b.none
  40bfc0:	ldr	x8, [x9, #3648]
  40bfc4:	cbnz	x8, 40bfe0 <ferror@plt+0x9bb0>
  40bfc8:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40bfcc:	ldr	x8, [x8, #4016]
  40bfd0:	mov	x2, x3
  40bfd4:	mov	w3, w4
  40bfd8:	ldr	x0, [x8]
  40bfdc:	bl	40c92c <ferror@plt+0xa4fc>
  40bfe0:	ldp	x29, x30, [sp], #16
  40bfe4:	ret
  40bfe8:	mov	w1, w4
  40bfec:	bl	40d440 <ferror@plt+0xb010>
  40bff0:	ldp	x29, x30, [sp], #16
  40bff4:	ret
  40bff8:	stp	x29, x30, [sp, #-16]!
  40bffc:	mov	w8, w0
  40c000:	tst	w0, #0x6
  40c004:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c008:	mov	x29, sp
  40c00c:	b.eq	40c030 <ferror@plt+0x9c00>  // b.none
  40c010:	ldr	x0, [x9, #3648]
  40c014:	cbz	x0, 40c030 <ferror@plt+0x9c00>
  40c018:	cbz	x2, 40c064 <ferror@plt+0x9c34>
  40c01c:	mov	x1, x2
  40c020:	mov	x2, x4
  40c024:	bl	40d698 <ferror@plt+0xb268>
  40c028:	ldp	x29, x30, [sp], #16
  40c02c:	ret
  40c030:	mov	w10, #0x5                   	// #5
  40c034:	tst	w8, w10
  40c038:	b.eq	40c05c <ferror@plt+0x9c2c>  // b.none
  40c03c:	ldr	x8, [x9, #3648]
  40c040:	cbnz	x8, 40c05c <ferror@plt+0x9c2c>
  40c044:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40c048:	ldr	x8, [x8, #4016]
  40c04c:	mov	x2, x3
  40c050:	mov	x3, x4
  40c054:	ldr	x0, [x8]
  40c058:	bl	40c92c <ferror@plt+0xa4fc>
  40c05c:	ldp	x29, x30, [sp], #16
  40c060:	ret
  40c064:	mov	x1, x4
  40c068:	bl	40d460 <ferror@plt+0xb030>
  40c06c:	ldp	x29, x30, [sp], #16
  40c070:	ret
  40c074:	stp	x29, x30, [sp, #-16]!
  40c078:	mov	w8, w0
  40c07c:	tst	w0, #0x6
  40c080:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c084:	mov	x29, sp
  40c088:	b.eq	40c0ac <ferror@plt+0x9c7c>  // b.none
  40c08c:	ldr	x0, [x9, #3648]
  40c090:	cbz	x0, 40c0ac <ferror@plt+0x9c7c>
  40c094:	cbz	x2, 40c0e4 <ferror@plt+0x9cb4>
  40c098:	mov	x1, x2
  40c09c:	mov	w2, w4
  40c0a0:	bl	40d5a8 <ferror@plt+0xb178>
  40c0a4:	ldp	x29, x30, [sp], #16
  40c0a8:	ret
  40c0ac:	mov	w10, #0x5                   	// #5
  40c0b0:	tst	w8, w10
  40c0b4:	b.eq	40c0dc <ferror@plt+0x9cac>  // b.none
  40c0b8:	ldr	x8, [x9, #3648]
  40c0bc:	cbnz	x8, 40c0dc <ferror@plt+0x9cac>
  40c0c0:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40c0c4:	ldr	x8, [x8, #4016]
  40c0c8:	mov	x2, x3
  40c0cc:	ldr	x0, [x8]
  40c0d0:	and	w8, w4, #0xff
  40c0d4:	mov	w3, w8
  40c0d8:	bl	40c92c <ferror@plt+0xa4fc>
  40c0dc:	ldp	x29, x30, [sp], #16
  40c0e0:	ret
  40c0e4:	mov	w1, w4
  40c0e8:	bl	40d360 <ferror@plt+0xaf30>
  40c0ec:	ldp	x29, x30, [sp], #16
  40c0f0:	ret
  40c0f4:	stp	x29, x30, [sp, #-16]!
  40c0f8:	mov	w8, w0
  40c0fc:	tst	w0, #0x6
  40c100:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c104:	mov	x29, sp
  40c108:	b.eq	40c12c <ferror@plt+0x9cfc>  // b.none
  40c10c:	ldr	x0, [x9, #3648]
  40c110:	cbz	x0, 40c12c <ferror@plt+0x9cfc>
  40c114:	cbz	x2, 40c164 <ferror@plt+0x9d34>
  40c118:	mov	x1, x2
  40c11c:	mov	w2, w4
  40c120:	bl	40d5d8 <ferror@plt+0xb1a8>
  40c124:	ldp	x29, x30, [sp], #16
  40c128:	ret
  40c12c:	mov	w10, #0x5                   	// #5
  40c130:	tst	w8, w10
  40c134:	b.eq	40c15c <ferror@plt+0x9d2c>  // b.none
  40c138:	ldr	x8, [x9, #3648]
  40c13c:	cbnz	x8, 40c15c <ferror@plt+0x9d2c>
  40c140:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40c144:	ldr	x8, [x8, #4016]
  40c148:	mov	x2, x3
  40c14c:	ldr	x0, [x8]
  40c150:	and	w8, w4, #0xffff
  40c154:	mov	w3, w8
  40c158:	bl	40c92c <ferror@plt+0xa4fc>
  40c15c:	ldp	x29, x30, [sp], #16
  40c160:	ret
  40c164:	mov	w1, w4
  40c168:	bl	40d380 <ferror@plt+0xaf50>
  40c16c:	ldp	x29, x30, [sp], #16
  40c170:	ret
  40c174:	stp	x29, x30, [sp, #-16]!
  40c178:	mov	w8, w0
  40c17c:	tst	w0, #0x6
  40c180:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c184:	mov	x29, sp
  40c188:	b.eq	40c1ac <ferror@plt+0x9d7c>  // b.none
  40c18c:	ldr	x0, [x9, #3648]
  40c190:	cbz	x0, 40c1ac <ferror@plt+0x9d7c>
  40c194:	cbz	x2, 40c1e0 <ferror@plt+0x9db0>
  40c198:	mov	x1, x2
  40c19c:	mov	w2, w4
  40c1a0:	bl	40d518 <ferror@plt+0xb0e8>
  40c1a4:	ldp	x29, x30, [sp], #16
  40c1a8:	ret
  40c1ac:	mov	w10, #0x5                   	// #5
  40c1b0:	tst	w8, w10
  40c1b4:	b.eq	40c1d8 <ferror@plt+0x9da8>  // b.none
  40c1b8:	ldr	x8, [x9, #3648]
  40c1bc:	cbnz	x8, 40c1d8 <ferror@plt+0x9da8>
  40c1c0:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40c1c4:	ldr	x8, [x8, #4016]
  40c1c8:	mov	x2, x3
  40c1cc:	mov	w3, w4
  40c1d0:	ldr	x0, [x8]
  40c1d4:	bl	40c92c <ferror@plt+0xa4fc>
  40c1d8:	ldp	x29, x30, [sp], #16
  40c1dc:	ret
  40c1e0:	mov	w1, w4
  40c1e4:	bl	40d3a0 <ferror@plt+0xaf70>
  40c1e8:	ldp	x29, x30, [sp], #16
  40c1ec:	ret
  40c1f0:	stp	x29, x30, [sp, #-16]!
  40c1f4:	mov	w8, w0
  40c1f8:	tst	w0, #0x6
  40c1fc:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c200:	mov	x29, sp
  40c204:	b.eq	40c228 <ferror@plt+0x9df8>  // b.none
  40c208:	ldr	x0, [x9, #3648]
  40c20c:	cbz	x0, 40c228 <ferror@plt+0x9df8>
  40c210:	cbz	x2, 40c25c <ferror@plt+0x9e2c>
  40c214:	mov	x1, x2
  40c218:	mov	x2, x4
  40c21c:	bl	40d548 <ferror@plt+0xb118>
  40c220:	ldp	x29, x30, [sp], #16
  40c224:	ret
  40c228:	mov	w10, #0x5                   	// #5
  40c22c:	tst	w8, w10
  40c230:	b.eq	40c254 <ferror@plt+0x9e24>  // b.none
  40c234:	ldr	x8, [x9, #3648]
  40c238:	cbnz	x8, 40c254 <ferror@plt+0x9e24>
  40c23c:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40c240:	ldr	x8, [x8, #4016]
  40c244:	mov	x2, x3
  40c248:	mov	x3, x4
  40c24c:	ldr	x0, [x8]
  40c250:	bl	40c92c <ferror@plt+0xa4fc>
  40c254:	ldp	x29, x30, [sp], #16
  40c258:	ret
  40c25c:	mov	x1, x4
  40c260:	bl	40d3c0 <ferror@plt+0xaf90>
  40c264:	ldp	x29, x30, [sp], #16
  40c268:	ret
  40c26c:	stp	x29, x30, [sp, #-16]!
  40c270:	mov	w8, w0
  40c274:	tst	w0, #0x6
  40c278:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c27c:	mov	x29, sp
  40c280:	b.eq	40c2a4 <ferror@plt+0x9e74>  // b.none
  40c284:	ldr	x0, [x9, #3648]
  40c288:	cbz	x0, 40c2a4 <ferror@plt+0x9e74>
  40c28c:	cbz	x2, 40c2d8 <ferror@plt+0x9ea8>
  40c290:	mov	x1, x2
  40c294:	mov	x2, x4
  40c298:	bl	40d608 <ferror@plt+0xb1d8>
  40c29c:	ldp	x29, x30, [sp], #16
  40c2a0:	ret
  40c2a4:	mov	w10, #0x5                   	// #5
  40c2a8:	tst	w8, w10
  40c2ac:	b.eq	40c2d0 <ferror@plt+0x9ea0>  // b.none
  40c2b0:	ldr	x8, [x9, #3648]
  40c2b4:	cbnz	x8, 40c2d0 <ferror@plt+0x9ea0>
  40c2b8:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40c2bc:	ldr	x8, [x8, #4016]
  40c2c0:	mov	x2, x3
  40c2c4:	mov	x3, x4
  40c2c8:	ldr	x0, [x8]
  40c2cc:	bl	40c92c <ferror@plt+0xa4fc>
  40c2d0:	ldp	x29, x30, [sp], #16
  40c2d4:	ret
  40c2d8:	mov	x1, x4
  40c2dc:	bl	40d400 <ferror@plt+0xafd0>
  40c2e0:	ldp	x29, x30, [sp], #16
  40c2e4:	ret
  40c2e8:	stp	x29, x30, [sp, #-16]!
  40c2ec:	mov	w8, w0
  40c2f0:	tst	w0, #0x6
  40c2f4:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c2f8:	mov	x29, sp
  40c2fc:	b.eq	40c320 <ferror@plt+0x9ef0>  // b.none
  40c300:	ldr	x0, [x9, #3648]
  40c304:	cbz	x0, 40c320 <ferror@plt+0x9ef0>
  40c308:	cbz	x2, 40c354 <ferror@plt+0x9f24>
  40c30c:	mov	x1, x2
  40c310:	mov	x2, x4
  40c314:	bl	40d638 <ferror@plt+0xb208>
  40c318:	ldp	x29, x30, [sp], #16
  40c31c:	ret
  40c320:	mov	w10, #0x5                   	// #5
  40c324:	tst	w8, w10
  40c328:	b.eq	40c34c <ferror@plt+0x9f1c>  // b.none
  40c32c:	ldr	x8, [x9, #3648]
  40c330:	cbnz	x8, 40c34c <ferror@plt+0x9f1c>
  40c334:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40c338:	ldr	x8, [x8, #4016]
  40c33c:	mov	x2, x3
  40c340:	mov	x3, x4
  40c344:	ldr	x0, [x8]
  40c348:	bl	40c92c <ferror@plt+0xa4fc>
  40c34c:	ldp	x29, x30, [sp], #16
  40c350:	ret
  40c354:	mov	x1, x4
  40c358:	bl	40d420 <ferror@plt+0xaff0>
  40c35c:	ldp	x29, x30, [sp], #16
  40c360:	ret
  40c364:	stp	x29, x30, [sp, #-16]!
  40c368:	mov	w8, w0
  40c36c:	tst	w0, #0x6
  40c370:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c374:	mov	x29, sp
  40c378:	b.eq	40c398 <ferror@plt+0x9f68>  // b.none
  40c37c:	ldr	x0, [x9, #3648]
  40c380:	cbz	x0, 40c398 <ferror@plt+0x9f68>
  40c384:	cbz	x2, 40c3c8 <ferror@plt+0x9f98>
  40c388:	mov	x1, x2
  40c38c:	bl	40d4e0 <ferror@plt+0xb0b0>
  40c390:	ldp	x29, x30, [sp], #16
  40c394:	ret
  40c398:	mov	w10, #0x5                   	// #5
  40c39c:	tst	w8, w10
  40c3a0:	b.eq	40c3c0 <ferror@plt+0x9f90>  // b.none
  40c3a4:	ldr	x8, [x9, #3648]
  40c3a8:	cbnz	x8, 40c3c0 <ferror@plt+0x9f90>
  40c3ac:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40c3b0:	ldr	x8, [x8, #4016]
  40c3b4:	mov	x2, x3
  40c3b8:	ldr	x0, [x8]
  40c3bc:	bl	40c92c <ferror@plt+0xa4fc>
  40c3c0:	ldp	x29, x30, [sp], #16
  40c3c4:	ret
  40c3c8:	bl	40d344 <ferror@plt+0xaf14>
  40c3cc:	ldp	x29, x30, [sp], #16
  40c3d0:	ret
  40c3d4:	sub	sp, sp, #0x60
  40c3d8:	stp	x20, x19, [sp, #80]
  40c3dc:	mov	x20, x0
  40c3e0:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40c3e4:	mov	w19, w1
  40c3e8:	add	x2, x2, #0x59b
  40c3ec:	mov	x0, sp
  40c3f0:	mov	w1, #0x40                  	// #64
  40c3f4:	mov	x3, x20
  40c3f8:	stp	x29, x30, [sp, #64]
  40c3fc:	add	x29, sp, #0x40
  40c400:	bl	401f80 <snprintf@plt>
  40c404:	mov	x1, sp
  40c408:	mov	x0, x20
  40c40c:	mov	w2, w19
  40c410:	bl	40c424 <ferror@plt+0x9ff4>
  40c414:	ldp	x20, x19, [sp, #80]
  40c418:	ldp	x29, x30, [sp, #64]
  40c41c:	add	sp, sp, #0x60
  40c420:	ret
  40c424:	stp	x29, x30, [sp, #-16]!
  40c428:	mov	w4, w2
  40c42c:	mov	x3, x1
  40c430:	mov	x2, x0
  40c434:	mov	w0, #0x4                   	// #4
  40c438:	mov	w1, #0x6                   	// #6
  40c43c:	mov	x29, sp
  40c440:	bl	40c174 <ferror@plt+0x9d44>
  40c444:	ldp	x29, x30, [sp], #16
  40c448:	ret
  40c44c:	sub	sp, sp, #0x60
  40c450:	stp	x20, x19, [sp, #80]
  40c454:	mov	x20, x0
  40c458:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40c45c:	mov	x19, x1
  40c460:	add	x2, x2, #0x5a2
  40c464:	mov	x0, sp
  40c468:	mov	w1, #0x40                  	// #64
  40c46c:	mov	x3, x20
  40c470:	stp	x29, x30, [sp, #64]
  40c474:	add	x29, sp, #0x40
  40c478:	bl	401f80 <snprintf@plt>
  40c47c:	mov	x2, sp
  40c480:	mov	w0, #0x4                   	// #4
  40c484:	mov	x1, x20
  40c488:	mov	x3, x19
  40c48c:	bl	40c4a0 <ferror@plt+0xa070>
  40c490:	ldp	x20, x19, [sp, #80]
  40c494:	ldp	x29, x30, [sp, #64]
  40c498:	add	sp, sp, #0x60
  40c49c:	ret
  40c4a0:	stp	x29, x30, [sp, #-16]!
  40c4a4:	mov	x4, x3
  40c4a8:	mov	x3, x2
  40c4ac:	mov	x2, x1
  40c4b0:	mov	w1, #0x6                   	// #6
  40c4b4:	mov	x29, sp
  40c4b8:	bl	40c4c4 <ferror@plt+0xa094>
  40c4bc:	ldp	x29, x30, [sp], #16
  40c4c0:	ret
  40c4c4:	stp	x29, x30, [sp, #-16]!
  40c4c8:	mov	w8, w0
  40c4cc:	tst	w0, #0x6
  40c4d0:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c4d4:	mov	x29, sp
  40c4d8:	b.eq	40c4fc <ferror@plt+0xa0cc>  // b.none
  40c4dc:	ldr	x0, [x9, #3648]
  40c4e0:	cbz	x0, 40c4fc <ferror@plt+0xa0cc>
  40c4e4:	cbz	x2, 40c530 <ferror@plt+0xa100>
  40c4e8:	cbnz	x4, 40c530 <ferror@plt+0xa100>
  40c4ec:	mov	x1, x2
  40c4f0:	bl	40ce54 <ferror@plt+0xaa24>
  40c4f4:	ldp	x29, x30, [sp], #16
  40c4f8:	ret
  40c4fc:	mov	w10, #0x5                   	// #5
  40c500:	tst	w8, w10
  40c504:	b.eq	40c528 <ferror@plt+0xa0f8>  // b.none
  40c508:	ldr	x8, [x9, #3648]
  40c50c:	cbnz	x8, 40c528 <ferror@plt+0xa0f8>
  40c510:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40c514:	ldr	x8, [x8, #4016]
  40c518:	mov	x2, x3
  40c51c:	mov	x3, x4
  40c520:	ldr	x0, [x8]
  40c524:	bl	40c92c <ferror@plt+0xa4fc>
  40c528:	ldp	x29, x30, [sp], #16
  40c52c:	ret
  40c530:	cbnz	x2, 40c548 <ferror@plt+0xa118>
  40c534:	cbz	x4, 40c548 <ferror@plt+0xa118>
  40c538:	mov	x1, x4
  40c53c:	bl	40d2c4 <ferror@plt+0xae94>
  40c540:	ldp	x29, x30, [sp], #16
  40c544:	ret
  40c548:	mov	x1, x2
  40c54c:	mov	x2, x4
  40c550:	bl	40d480 <ferror@plt+0xb050>
  40c554:	ldp	x29, x30, [sp], #16
  40c558:	ret
  40c55c:	stp	x29, x30, [sp, #-16]!
  40c560:	mov	w8, w0
  40c564:	tst	w0, #0x6
  40c568:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c56c:	mov	x29, sp
  40c570:	b.eq	40c598 <ferror@plt+0xa168>  // b.none
  40c574:	ldr	x0, [x9, #3648]
  40c578:	cbz	x0, 40c598 <ferror@plt+0xa168>
  40c57c:	cbz	x2, 40c5e4 <ferror@plt+0xa1b4>
  40c580:	and	w8, w4, #0x1
  40c584:	mov	x1, x2
  40c588:	mov	w2, w8
  40c58c:	bl	40d4b0 <ferror@plt+0xb080>
  40c590:	ldp	x29, x30, [sp], #16
  40c594:	ret
  40c598:	mov	w10, #0x5                   	// #5
  40c59c:	tst	w8, w10
  40c5a0:	b.eq	40c5dc <ferror@plt+0xa1ac>  // b.none
  40c5a4:	ldr	x8, [x9, #3648]
  40c5a8:	cbnz	x8, 40c5dc <ferror@plt+0xa1ac>
  40c5ac:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40c5b0:	ldr	x8, [x8, #4016]
  40c5b4:	adrp	x9, 411000 <ferror@plt+0xebd0>
  40c5b8:	add	x9, x9, #0x5a9
  40c5bc:	tst	w4, #0x1
  40c5c0:	ldr	x0, [x8]
  40c5c4:	adrp	x8, 411000 <ferror@plt+0xebd0>
  40c5c8:	add	x8, x8, #0x5ae
  40c5cc:	csel	x8, x9, x8, ne  // ne = any
  40c5d0:	mov	x2, x3
  40c5d4:	mov	x3, x8
  40c5d8:	bl	40c92c <ferror@plt+0xa4fc>
  40c5dc:	ldp	x29, x30, [sp], #16
  40c5e0:	ret
  40c5e4:	and	w1, w4, #0x1
  40c5e8:	bl	40d2f4 <ferror@plt+0xaec4>
  40c5ec:	ldp	x29, x30, [sp], #16
  40c5f0:	ret
  40c5f4:	sub	sp, sp, #0x60
  40c5f8:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c5fc:	ldr	x8, [x8, #3648]
  40c600:	tst	w0, #0x6
  40c604:	stp	x29, x30, [sp, #64]
  40c608:	str	x19, [sp, #80]
  40c60c:	add	x29, sp, #0x40
  40c610:	b.eq	40c64c <ferror@plt+0xa21c>  // b.none
  40c614:	cbz	x8, 40c64c <ferror@plt+0xa21c>
  40c618:	mov	x19, x2
  40c61c:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40c620:	add	x2, x2, #0x5b4
  40c624:	mov	x0, sp
  40c628:	mov	w1, #0x40                  	// #64
  40c62c:	mov	x3, x4
  40c630:	bl	401f80 <snprintf@plt>
  40c634:	mov	x3, sp
  40c638:	mov	w0, #0x2                   	// #2
  40c63c:	mov	x1, x19
  40c640:	mov	x2, xzr
  40c644:	bl	40c4a0 <ferror@plt+0xa070>
  40c648:	b	40c674 <ferror@plt+0xa244>
  40c64c:	mov	w9, #0x5                   	// #5
  40c650:	tst	w0, w9
  40c654:	b.eq	40c674 <ferror@plt+0xa244>  // b.none
  40c658:	cbnz	x8, 40c674 <ferror@plt+0xa244>
  40c65c:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40c660:	ldr	x8, [x8, #4016]
  40c664:	mov	x2, x3
  40c668:	mov	x3, x4
  40c66c:	ldr	x0, [x8]
  40c670:	bl	40c92c <ferror@plt+0xa4fc>
  40c674:	ldr	x19, [sp, #80]
  40c678:	ldp	x29, x30, [sp, #64]
  40c67c:	add	sp, sp, #0x60
  40c680:	ret
  40c684:	sub	sp, sp, #0x60
  40c688:	stp	x20, x19, [sp, #80]
  40c68c:	adrp	x20, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c690:	ldr	x8, [x20, #3648]
  40c694:	tst	w0, #0x6
  40c698:	stp	x29, x30, [sp, #64]
  40c69c:	add	x29, sp, #0x40
  40c6a0:	b.eq	40c6dc <ferror@plt+0xa2ac>  // b.none
  40c6a4:	cbz	x8, 40c6dc <ferror@plt+0xa2ac>
  40c6a8:	mov	x19, x2
  40c6ac:	adrp	x2, 410000 <ferror@plt+0xdbd0>
  40c6b0:	add	x2, x2, #0x43f
  40c6b4:	mov	x0, sp
  40c6b8:	mov	w1, #0x40                  	// #64
  40c6bc:	mov	w3, w4
  40c6c0:	bl	401f80 <snprintf@plt>
  40c6c4:	ldr	x0, [x20, #3648]
  40c6c8:	cbz	x19, 40c708 <ferror@plt+0xa2d8>
  40c6cc:	mov	x2, sp
  40c6d0:	mov	x1, x19
  40c6d4:	bl	40d480 <ferror@plt+0xb050>
  40c6d8:	b	40c710 <ferror@plt+0xa2e0>
  40c6dc:	mov	w9, #0x5                   	// #5
  40c6e0:	tst	w0, w9
  40c6e4:	b.eq	40c710 <ferror@plt+0xa2e0>  // b.none
  40c6e8:	cbnz	x8, 40c710 <ferror@plt+0xa2e0>
  40c6ec:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40c6f0:	ldr	x8, [x8, #4016]
  40c6f4:	mov	x2, x3
  40c6f8:	mov	w3, w4
  40c6fc:	ldr	x0, [x8]
  40c700:	bl	40c92c <ferror@plt+0xa4fc>
  40c704:	b	40c710 <ferror@plt+0xa2e0>
  40c708:	mov	x1, sp
  40c70c:	bl	40d2c4 <ferror@plt+0xae94>
  40c710:	ldp	x20, x19, [sp, #80]
  40c714:	ldp	x29, x30, [sp, #64]
  40c718:	add	sp, sp, #0x60
  40c71c:	ret
  40c720:	stp	x29, x30, [sp, #-16]!
  40c724:	mov	w8, w0
  40c728:	tst	w0, #0x6
  40c72c:	adrp	x9, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c730:	mov	x29, sp
  40c734:	b.eq	40c754 <ferror@plt+0xa324>  // b.none
  40c738:	ldr	x0, [x9, #3648]
  40c73c:	cbz	x0, 40c754 <ferror@plt+0xa324>
  40c740:	cbz	x2, 40c788 <ferror@plt+0xa358>
  40c744:	mov	x1, x2
  40c748:	bl	40d6c8 <ferror@plt+0xb298>
  40c74c:	ldp	x29, x30, [sp], #16
  40c750:	ret
  40c754:	mov	w10, #0x5                   	// #5
  40c758:	tst	w8, w10
  40c75c:	b.eq	40c780 <ferror@plt+0xa350>  // b.none
  40c760:	ldr	x8, [x9, #3648]
  40c764:	cbnz	x8, 40c780 <ferror@plt+0xa350>
  40c768:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40c76c:	ldr	x8, [x8, #4016]
  40c770:	mov	x2, x3
  40c774:	mov	x3, x4
  40c778:	ldr	x0, [x8]
  40c77c:	bl	40c92c <ferror@plt+0xa4fc>
  40c780:	ldp	x29, x30, [sp], #16
  40c784:	ret
  40c788:	bl	40d328 <ferror@plt+0xaef8>
  40c78c:	ldp	x29, x30, [sp], #16
  40c790:	ret
  40c794:	stp	x29, x30, [sp, #-16]!
  40c798:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c79c:	ldr	x8, [x8, #3648]
  40c7a0:	mov	x29, sp
  40c7a4:	cbz	x8, 40c7b0 <ferror@plt+0xa380>
  40c7a8:	ldp	x29, x30, [sp], #16
  40c7ac:	ret
  40c7b0:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40c7b4:	ldr	x8, [x8, #4048]
  40c7b8:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40c7bc:	add	x0, x0, #0xdb
  40c7c0:	ldr	x1, [x8]
  40c7c4:	bl	402390 <printf@plt>
  40c7c8:	ldp	x29, x30, [sp], #16
  40c7cc:	ret
  40c7d0:	stp	x29, x30, [sp, #-16]!
  40c7d4:	mov	w8, w0
  40c7d8:	mov	w0, wzr
  40c7dc:	mov	x29, sp
  40c7e0:	cbz	w8, 40c810 <ferror@plt+0xa3e0>
  40c7e4:	cbnz	w1, 40c810 <ferror@plt+0xa3e0>
  40c7e8:	cmp	w8, #0x2
  40c7ec:	b.eq	40c808 <ferror@plt+0xa3d8>  // b.none
  40c7f0:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40c7f4:	ldr	x8, [x8, #4016]
  40c7f8:	ldr	x0, [x8]
  40c7fc:	bl	401fa0 <fileno@plt>
  40c800:	bl	4022d0 <isatty@plt>
  40c804:	cbz	w0, 40c810 <ferror@plt+0xa3e0>
  40c808:	bl	40c818 <ferror@plt+0xa3e8>
  40c80c:	mov	w0, #0x1                   	// #1
  40c810:	ldp	x29, x30, [sp], #16
  40c814:	ret
  40c818:	stp	x29, x30, [sp, #-16]!
  40c81c:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c820:	mov	w9, #0x1                   	// #1
  40c824:	mov	x29, sp
  40c828:	strb	w9, [x8, #3656]
  40c82c:	bl	40ca94 <ferror@plt+0xa664>
  40c830:	ldp	x29, x30, [sp], #16
  40c834:	ret
  40c838:	stp	x29, x30, [sp, #-48]!
  40c83c:	str	x21, [sp, #16]
  40c840:	stp	x20, x19, [sp, #32]
  40c844:	mov	x29, sp
  40c848:	cbz	x1, 40c8ac <ferror@plt+0xa47c>
  40c84c:	mov	x19, x1
  40c850:	mov	x20, x0
  40c854:	bl	401e60 <strlen@plt>
  40c858:	add	x9, x0, #0x10
  40c85c:	mov	x8, sp
  40c860:	and	x9, x9, #0xfffffffffffffff0
  40c864:	sub	x21, x8, x9
  40c868:	add	x2, x0, #0x1
  40c86c:	mov	sp, x21
  40c870:	mov	x0, x21
  40c874:	mov	x1, x20
  40c878:	bl	401e20 <memcpy@plt>
  40c87c:	mov	w1, #0x3d                  	// #61
  40c880:	mov	x0, x21
  40c884:	bl	402330 <strchrnul@plt>
  40c888:	ldrb	w8, [x0]
  40c88c:	mov	x20, x0
  40c890:	cbz	w8, 40c898 <ferror@plt+0xa468>
  40c894:	strb	wzr, [x20], #1
  40c898:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40c89c:	add	x1, x1, #0x5c6
  40c8a0:	mov	x0, x21
  40c8a4:	bl	4093e0 <ferror@plt+0x6fb0>
  40c8a8:	tbz	w0, #0, 40c8b4 <ferror@plt+0xa484>
  40c8ac:	mov	w0, wzr
  40c8b0:	b	40c90c <ferror@plt+0xa4dc>
  40c8b4:	ldrb	w8, [x20]
  40c8b8:	cbz	w8, 40c900 <ferror@plt+0xa4d0>
  40c8bc:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40c8c0:	add	x1, x1, #0x5cd
  40c8c4:	mov	x0, x20
  40c8c8:	bl	402170 <strcmp@plt>
  40c8cc:	cbz	w0, 40c900 <ferror@plt+0xa4d0>
  40c8d0:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40c8d4:	add	x1, x1, #0x5d4
  40c8d8:	mov	x0, x20
  40c8dc:	bl	402170 <strcmp@plt>
  40c8e0:	cbz	w0, 40c920 <ferror@plt+0xa4f0>
  40c8e4:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40c8e8:	add	x1, x1, #0x5d9
  40c8ec:	mov	x0, x20
  40c8f0:	bl	402170 <strcmp@plt>
  40c8f4:	cbnz	w0, 40c8ac <ferror@plt+0xa47c>
  40c8f8:	str	wzr, [x19]
  40c8fc:	b	40c908 <ferror@plt+0xa4d8>
  40c900:	mov	w8, #0x2                   	// #2
  40c904:	str	w8, [x19]
  40c908:	mov	w0, #0x1                   	// #1
  40c90c:	mov	sp, x29
  40c910:	ldp	x20, x19, [sp, #32]
  40c914:	ldr	x21, [sp, #16]
  40c918:	ldp	x29, x30, [sp], #48
  40c91c:	ret
  40c920:	mov	w0, #0x1                   	// #1
  40c924:	str	w0, [x19]
  40c928:	b	40c90c <ferror@plt+0xa4dc>
  40c92c:	sub	sp, sp, #0x130
  40c930:	stp	x29, x30, [sp, #240]
  40c934:	add	x29, sp, #0xf0
  40c938:	mov	x8, #0xffffffffffffffd8    	// #-40
  40c93c:	mov	x9, sp
  40c940:	sub	x10, x29, #0x68
  40c944:	stp	x20, x19, [sp, #288]
  40c948:	mov	x20, x2
  40c94c:	mov	x19, x0
  40c950:	movk	x8, #0xff80, lsl #32
  40c954:	add	x11, x29, #0x40
  40c958:	cmp	w1, #0x6
  40c95c:	add	x9, x9, #0x80
  40c960:	add	x10, x10, #0x28
  40c964:	str	x28, [sp, #256]
  40c968:	stp	x22, x21, [sp, #272]
  40c96c:	stp	x3, x4, [x29, #-104]
  40c970:	stp	x5, x6, [x29, #-88]
  40c974:	stur	x7, [x29, #-72]
  40c978:	stp	q1, q2, [sp, #16]
  40c97c:	stp	q3, q4, [sp, #48]
  40c980:	str	q0, [sp]
  40c984:	stp	q5, q6, [sp, #80]
  40c988:	str	q7, [sp, #112]
  40c98c:	stp	x9, x8, [x29, #-16]
  40c990:	stp	x11, x10, [x29, #-32]
  40c994:	b.eq	40ca24 <ferror@plt+0xa5f4>  // b.none
  40c998:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c99c:	ldrb	w8, [x8, #3656]
  40c9a0:	cbz	w8, 40ca24 <ferror@plt+0xa5f4>
  40c9a4:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40c9a8:	ldrb	w8, [x8, #3660]
  40c9ac:	adrp	x9, 411000 <ferror@plt+0xebd0>
  40c9b0:	adrp	x10, 411000 <ferror@plt+0xebd0>
  40c9b4:	add	x9, x9, #0x66c
  40c9b8:	add	x10, x10, #0x650
  40c9bc:	cmp	w8, #0x0
  40c9c0:	csel	x8, x10, x9, ne  // ne = any
  40c9c4:	ldr	w8, [x8, w1, uxtw #2]
  40c9c8:	adrp	x9, 421000 <ferror@plt+0x1ebd0>
  40c9cc:	add	x9, x9, #0xd20
  40c9d0:	adrp	x21, 411000 <ferror@plt+0xebd0>
  40c9d4:	ldr	x2, [x9, x8, lsl #3]
  40c9d8:	add	x21, x21, #0xdb
  40c9dc:	mov	x0, x19
  40c9e0:	mov	x1, x21
  40c9e4:	bl	402400 <fprintf@plt>
  40c9e8:	ldp	q0, q1, [x29, #-32]
  40c9ec:	mov	w22, w0
  40c9f0:	sub	x2, x29, #0x40
  40c9f4:	mov	x0, x19
  40c9f8:	mov	x1, x20
  40c9fc:	stp	q0, q1, [x29, #-64]
  40ca00:	bl	402380 <vfprintf@plt>
  40ca04:	adrp	x2, 411000 <ferror@plt+0xebd0>
  40ca08:	add	w20, w0, w22
  40ca0c:	add	x2, x2, #0x64b
  40ca10:	mov	x0, x19
  40ca14:	mov	x1, x21
  40ca18:	bl	402400 <fprintf@plt>
  40ca1c:	add	w0, w20, w0
  40ca20:	b	40ca3c <ferror@plt+0xa60c>
  40ca24:	ldp	q0, q1, [x29, #-32]
  40ca28:	sub	x2, x29, #0x40
  40ca2c:	mov	x0, x19
  40ca30:	mov	x1, x20
  40ca34:	stp	q0, q1, [x29, #-64]
  40ca38:	bl	402380 <vfprintf@plt>
  40ca3c:	ldp	x20, x19, [sp, #288]
  40ca40:	ldp	x22, x21, [sp, #272]
  40ca44:	ldr	x28, [sp, #256]
  40ca48:	ldp	x29, x30, [sp, #240]
  40ca4c:	add	sp, sp, #0x130
  40ca50:	ret
  40ca54:	and	w8, w0, #0xff
  40ca58:	mov	w9, #0x6                   	// #6
  40ca5c:	mov	w10, #0x3                   	// #3
  40ca60:	cmp	w8, #0xa
  40ca64:	csel	w9, w10, w9, eq  // eq = none
  40ca68:	cmp	w8, #0x2
  40ca6c:	csel	w0, w8, w9, eq  // eq = none
  40ca70:	ret
  40ca74:	and	w8, w0, #0xff
  40ca78:	mov	w9, #0x5                   	// #5
  40ca7c:	cmp	w8, #0x2
  40ca80:	cinc	w9, w9, ne  // ne = any
  40ca84:	cmp	w8, #0x6
  40ca88:	mov	w8, #0x4                   	// #4
  40ca8c:	csel	w0, w8, w9, eq  // eq = none
  40ca90:	ret
  40ca94:	stp	x29, x30, [sp, #-16]!
  40ca98:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40ca9c:	add	x0, x0, #0x5df
  40caa0:	mov	x29, sp
  40caa4:	bl	4023c0 <getenv@plt>
  40caa8:	cbz	x0, 40cad0 <ferror@plt+0xa6a0>
  40caac:	mov	w1, #0x3b                  	// #59
  40cab0:	bl	402110 <strrchr@plt>
  40cab4:	cbz	x0, 40cad0 <ferror@plt+0xa6a0>
  40cab8:	ldrb	w8, [x0, #1]
  40cabc:	sub	w9, w8, #0x30
  40cac0:	cmp	w9, #0x7
  40cac4:	b.cs	40caec <ferror@plt+0xa6bc>  // b.hs, b.nlast
  40cac8:	ldrb	w8, [x0, #2]
  40cacc:	cbz	w8, 40cad8 <ferror@plt+0xa6a8>
  40cad0:	ldp	x29, x30, [sp], #16
  40cad4:	ret
  40cad8:	adrp	x8, 426000 <stdin@@GLIBC_2.17+0x3c88>
  40cadc:	mov	w9, #0x1                   	// #1
  40cae0:	strb	w9, [x8, #3660]
  40cae4:	ldp	x29, x30, [sp], #16
  40cae8:	ret
  40caec:	cmp	w8, #0x38
  40caf0:	b.eq	40cac8 <ferror@plt+0xa698>  // b.none
  40caf4:	b	40cad0 <ferror@plt+0xa6a0>
  40caf8:	stp	x29, x30, [sp, #-48]!
  40cafc:	stp	x22, x21, [sp, #16]
  40cb00:	stp	x20, x19, [sp, #32]
  40cb04:	mov	x29, sp
  40cb08:	mov	x19, x3
  40cb0c:	mov	x20, x2
  40cb10:	mov	x21, x1
  40cb14:	mov	w22, w0
  40cb18:	bl	4023b0 <__errno_location@plt>
  40cb1c:	cmp	w22, #0x1c
  40cb20:	mov	x8, x0
  40cb24:	b.ne	40cb40 <ferror@plt+0xa710>  // b.any
  40cb28:	mov	x0, x21
  40cb2c:	mov	x1, x20
  40cb30:	mov	x2, x19
  40cb34:	str	wzr, [x8]
  40cb38:	bl	40cb5c <ferror@plt+0xa72c>
  40cb3c:	b	40cb4c <ferror@plt+0xa71c>
  40cb40:	mov	x0, xzr
  40cb44:	mov	w9, #0x61                  	// #97
  40cb48:	str	w9, [x8]
  40cb4c:	ldp	x20, x19, [sp, #32]
  40cb50:	ldp	x22, x21, [sp, #16]
  40cb54:	ldp	x29, x30, [sp], #48
  40cb58:	ret
  40cb5c:	stp	x29, x30, [sp, #-80]!
  40cb60:	stp	x22, x21, [sp, #48]
  40cb64:	adrp	x21, 410000 <ferror@plt+0xdbd0>
  40cb68:	str	x25, [sp, #16]
  40cb6c:	stp	x24, x23, [sp, #32]
  40cb70:	stp	x20, x19, [sp, #64]
  40cb74:	mov	x23, x2
  40cb78:	mov	x19, x1
  40cb7c:	mov	x20, x0
  40cb80:	add	x21, x21, #0xc82
  40cb84:	mov	w25, #0x2f                  	// #47
  40cb88:	mov	x22, x1
  40cb8c:	mov	x29, sp
  40cb90:	b	40cba0 <ferror@plt+0xa770>
  40cb94:	mov	w8, #0x3                   	// #3
  40cb98:	add	x20, x20, #0x4
  40cb9c:	cbnz	w8, 40cc00 <ferror@plt+0xa7d0>
  40cba0:	ldr	w0, [x20]
  40cba4:	bl	40cc34 <ferror@plt+0xa804>
  40cba8:	mov	w24, w0
  40cbac:	lsr	w3, w0, #12
  40cbb0:	mov	x0, x22
  40cbb4:	mov	x1, x23
  40cbb8:	mov	x2, x21
  40cbbc:	bl	401f80 <snprintf@plt>
  40cbc0:	sxtw	x8, w0
  40cbc4:	cmp	x23, x8
  40cbc8:	b.ls	40cb94 <ferror@plt+0xa764>  // b.plast
  40cbcc:	tbnz	w24, #8, 40cbec <ferror@plt+0xa7bc>
  40cbd0:	subs	x9, x23, x8
  40cbd4:	add	x22, x22, x8
  40cbd8:	b.eq	40cbf4 <ferror@plt+0xa7c4>  // b.none
  40cbdc:	mov	w8, wzr
  40cbe0:	strb	w25, [x22], #1
  40cbe4:	sub	x23, x9, #0x1
  40cbe8:	b	40cb98 <ferror@plt+0xa768>
  40cbec:	mov	w8, #0x1                   	// #1
  40cbf0:	b	40cb98 <ferror@plt+0xa768>
  40cbf4:	mov	x23, xzr
  40cbf8:	mov	w8, wzr
  40cbfc:	b	40cb98 <ferror@plt+0xa768>
  40cc00:	cmp	w8, #0x3
  40cc04:	b.ne	40cc18 <ferror@plt+0xa7e8>  // b.any
  40cc08:	bl	4023b0 <__errno_location@plt>
  40cc0c:	mov	x19, xzr
  40cc10:	mov	w8, #0xfffffff9            	// #-7
  40cc14:	str	w8, [x0]
  40cc18:	mov	x0, x19
  40cc1c:	ldp	x20, x19, [sp, #64]
  40cc20:	ldp	x22, x21, [sp, #48]
  40cc24:	ldp	x24, x23, [sp, #32]
  40cc28:	ldr	x25, [sp, #16]
  40cc2c:	ldp	x29, x30, [sp], #80
  40cc30:	ret
  40cc34:	rev	w0, w0
  40cc38:	ret
  40cc3c:	stp	x29, x30, [sp, #-48]!
  40cc40:	stp	x22, x21, [sp, #16]
  40cc44:	stp	x20, x19, [sp, #32]
  40cc48:	mov	x29, sp
  40cc4c:	mov	x21, x3
  40cc50:	mov	x19, x2
  40cc54:	mov	x20, x1
  40cc58:	mov	w22, w0
  40cc5c:	bl	4023b0 <__errno_location@plt>
  40cc60:	cmp	w22, #0x1c
  40cc64:	b.ne	40cc80 <ferror@plt+0xa850>  // b.any
  40cc68:	lsr	x2, x21, #2
  40cc6c:	str	wzr, [x0]
  40cc70:	mov	x0, x20
  40cc74:	mov	x1, x19
  40cc78:	bl	40cc9c <ferror@plt+0xa86c>
  40cc7c:	b	40cc8c <ferror@plt+0xa85c>
  40cc80:	mov	w8, #0x61                  	// #97
  40cc84:	str	w8, [x0]
  40cc88:	mov	w0, #0xffffffff            	// #-1
  40cc8c:	ldp	x20, x19, [sp, #32]
  40cc90:	ldp	x22, x21, [sp, #16]
  40cc94:	ldp	x29, x30, [sp], #48
  40cc98:	ret
  40cc9c:	sub	sp, sp, #0x50
  40cca0:	stp	x29, x30, [sp, #16]
  40cca4:	stp	x24, x23, [sp, #32]
  40cca8:	stp	x22, x21, [sp, #48]
  40ccac:	stp	x20, x19, [sp, #64]
  40ccb0:	add	x29, sp, #0x10
  40ccb4:	cbz	w2, 40cd64 <ferror@plt+0xa934>
  40ccb8:	mov	w19, w2
  40ccbc:	mov	x20, x1
  40ccc0:	mov	x21, x0
  40ccc4:	b	40ccd8 <ferror@plt+0xa8a8>
  40ccc8:	mov	w22, w8
  40cccc:	tbz	w8, #0, 40cd88 <ferror@plt+0xa958>
  40ccd0:	subs	w19, w19, #0x1
  40ccd4:	b.eq	40cd64 <ferror@plt+0xa934>  // b.none
  40ccd8:	add	x1, sp, #0x8
  40ccdc:	mov	x0, x21
  40cce0:	mov	w2, wzr
  40cce4:	bl	401e50 <strtoul@plt>
  40cce8:	lsr	x9, x0, #20
  40ccec:	mov	w8, wzr
  40ccf0:	cbnz	x9, 40ccc8 <ferror@plt+0xa898>
  40ccf4:	ldr	x24, [sp, #8]
  40ccf8:	cmp	x24, x21
  40ccfc:	b.eq	40ccc8 <ferror@plt+0xa898>  // b.none
  40cd00:	lsl	w0, w0, #12
  40cd04:	bl	40cda4 <ferror@plt+0xa974>
  40cd08:	str	w0, [x20]
  40cd0c:	ldrb	w8, [x24]
  40cd10:	cmp	w8, #0x2f
  40cd14:	b.eq	40cd40 <ferror@plt+0xa910>  // b.none
  40cd18:	cbnz	w8, 40cd54 <ferror@plt+0xa924>
  40cd1c:	mov	w23, w0
  40cd20:	mov	w0, #0x100                 	// #256
  40cd24:	bl	40cda4 <ferror@plt+0xa974>
  40cd28:	orr	w9, w0, w23
  40cd2c:	mov	w22, #0x1                   	// #1
  40cd30:	mov	w8, wzr
  40cd34:	str	w9, [x20]
  40cd38:	tbnz	wzr, #0, 40ccd0 <ferror@plt+0xa8a0>
  40cd3c:	b	40cd88 <ferror@plt+0xa958>
  40cd40:	add	x21, x24, #0x1
  40cd44:	add	x20, x20, #0x4
  40cd48:	mov	w8, #0x1                   	// #1
  40cd4c:	tbnz	w8, #0, 40ccd0 <ferror@plt+0xa8a0>
  40cd50:	b	40cd88 <ferror@plt+0xa958>
  40cd54:	mov	w22, wzr
  40cd58:	mov	w8, wzr
  40cd5c:	tbnz	wzr, #0, 40ccd0 <ferror@plt+0xa8a0>
  40cd60:	b	40cd88 <ferror@plt+0xa958>
  40cd64:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40cd68:	ldr	x8, [x8, #3992]
  40cd6c:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40cd70:	add	x0, x0, #0x688
  40cd74:	mov	w1, #0x18                  	// #24
  40cd78:	ldr	x3, [x8]
  40cd7c:	mov	w2, #0x1                   	// #1
  40cd80:	bl	402260 <fwrite@plt>
  40cd84:	mov	w22, wzr
  40cd88:	mov	w0, w22
  40cd8c:	ldp	x20, x19, [sp, #64]
  40cd90:	ldp	x22, x21, [sp, #48]
  40cd94:	ldp	x24, x23, [sp, #32]
  40cd98:	ldp	x29, x30, [sp, #16]
  40cd9c:	add	sp, sp, #0x50
  40cda0:	ret
  40cda4:	rev	w0, w0
  40cda8:	ret
  40cdac:	stp	x29, x30, [sp, #-32]!
  40cdb0:	str	x19, [sp, #16]
  40cdb4:	mov	x19, x0
  40cdb8:	mov	w0, #0x10                  	// #16
  40cdbc:	mov	x29, sp
  40cdc0:	bl	401ff0 <malloc@plt>
  40cdc4:	cbz	x0, 40cdd4 <ferror@plt+0xa9a4>
  40cdc8:	str	x19, [x0]
  40cdcc:	str	wzr, [x0, #8]
  40cdd0:	strh	wzr, [x0, #12]
  40cdd4:	ldr	x19, [sp, #16]
  40cdd8:	ldp	x29, x30, [sp], #32
  40cddc:	ret
  40cde0:	stp	x29, x30, [sp, #-32]!
  40cde4:	stp	x20, x19, [sp, #16]
  40cde8:	ldr	x20, [x0]
  40cdec:	mov	x29, sp
  40cdf0:	ldr	w8, [x20, #8]
  40cdf4:	cbnz	w8, 40ce28 <ferror@plt+0xa9f8>
  40cdf8:	ldr	x1, [x20]
  40cdfc:	mov	x19, x0
  40ce00:	mov	w0, #0xa                   	// #10
  40ce04:	bl	401f60 <fputc@plt>
  40ce08:	ldr	x0, [x20]
  40ce0c:	bl	402280 <fflush@plt>
  40ce10:	mov	x0, x20
  40ce14:	bl	4021f0 <free@plt>
  40ce18:	str	xzr, [x19]
  40ce1c:	ldp	x20, x19, [sp, #16]
  40ce20:	ldp	x29, x30, [sp], #32
  40ce24:	ret
  40ce28:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40ce2c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40ce30:	adrp	x3, 411000 <ferror@plt+0xebd0>
  40ce34:	add	x0, x0, #0x6c9
  40ce38:	add	x1, x1, #0x6da
  40ce3c:	add	x3, x3, #0x6e8
  40ce40:	mov	w2, #0x6e                  	// #110
  40ce44:	bl	4023a0 <__assert_fail@plt>
  40ce48:	and	w8, w1, #0x1
  40ce4c:	strb	w8, [x0, #12]
  40ce50:	ret
  40ce54:	stp	x29, x30, [sp, #-32]!
  40ce58:	stp	x20, x19, [sp, #16]
  40ce5c:	mov	x29, sp
  40ce60:	mov	x20, x1
  40ce64:	mov	x19, x0
  40ce68:	bl	40ceb0 <ferror@plt+0xaa80>
  40ce6c:	mov	x0, x19
  40ce70:	bl	40cee4 <ferror@plt+0xaab4>
  40ce74:	mov	x0, x19
  40ce78:	mov	x1, x20
  40ce7c:	strb	wzr, [x19, #13]
  40ce80:	bl	40cf1c <ferror@plt+0xaaec>
  40ce84:	ldr	x1, [x19]
  40ce88:	mov	w0, #0x3a                  	// #58
  40ce8c:	bl	401f30 <putc@plt>
  40ce90:	ldrb	w8, [x19, #12]
  40ce94:	cbz	w8, 40cea4 <ferror@plt+0xaa74>
  40ce98:	ldr	x1, [x19]
  40ce9c:	mov	w0, #0x20                  	// #32
  40cea0:	bl	401f30 <putc@plt>
  40cea4:	ldp	x20, x19, [sp, #16]
  40cea8:	ldp	x29, x30, [sp], #32
  40ceac:	ret
  40ceb0:	stp	x29, x30, [sp, #-32]!
  40ceb4:	str	x19, [sp, #16]
  40ceb8:	mov	x19, x0
  40cebc:	ldrb	w0, [x0, #13]
  40cec0:	mov	x29, sp
  40cec4:	cbz	w0, 40ced0 <ferror@plt+0xaaa0>
  40cec8:	ldr	x1, [x19]
  40cecc:	bl	401f30 <putc@plt>
  40ced0:	mov	w8, #0x2c                  	// #44
  40ced4:	strb	w8, [x19, #13]
  40ced8:	ldr	x19, [sp, #16]
  40cedc:	ldp	x29, x30, [sp], #32
  40cee0:	ret
  40cee4:	stp	x29, x30, [sp, #-32]!
  40cee8:	ldrb	w8, [x0, #12]
  40ceec:	str	x19, [sp, #16]
  40cef0:	mov	x29, sp
  40cef4:	cbz	w8, 40cf10 <ferror@plt+0xaae0>
  40cef8:	ldr	x1, [x0]
  40cefc:	mov	x19, x0
  40cf00:	mov	w0, #0xa                   	// #10
  40cf04:	bl	401f30 <putc@plt>
  40cf08:	mov	x0, x19
  40cf0c:	bl	40d6f0 <ferror@plt+0xb2c0>
  40cf10:	ldr	x19, [sp, #16]
  40cf14:	ldp	x29, x30, [sp], #32
  40cf18:	ret
  40cf1c:	stp	x29, x30, [sp, #-96]!
  40cf20:	stp	x28, x27, [sp, #16]
  40cf24:	stp	x26, x25, [sp, #32]
  40cf28:	stp	x24, x23, [sp, #48]
  40cf2c:	stp	x22, x21, [sp, #64]
  40cf30:	stp	x20, x19, [sp, #80]
  40cf34:	ldr	x8, [x0]
  40cf38:	mov	x19, x0
  40cf3c:	mov	x20, x1
  40cf40:	mov	w0, #0x22                  	// #34
  40cf44:	mov	x1, x8
  40cf48:	mov	x29, sp
  40cf4c:	bl	401f30 <putc@plt>
  40cf50:	adrp	x21, 411000 <ferror@plt+0xebd0>
  40cf54:	adrp	x22, 411000 <ferror@plt+0xebd0>
  40cf58:	adrp	x23, 411000 <ferror@plt+0xebd0>
  40cf5c:	adrp	x24, 411000 <ferror@plt+0xebd0>
  40cf60:	adrp	x25, 411000 <ferror@plt+0xebd0>
  40cf64:	adrp	x26, 411000 <ferror@plt+0xebd0>
  40cf68:	adrp	x27, 411000 <ferror@plt+0xebd0>
  40cf6c:	adrp	x28, 411000 <ferror@plt+0xebd0>
  40cf70:	add	x21, x21, #0x6a1
  40cf74:	add	x22, x22, #0x737
  40cf78:	add	x23, x23, #0x72b
  40cf7c:	add	x24, x24, #0x72e
  40cf80:	add	x25, x25, #0x734
  40cf84:	add	x26, x26, #0x731
  40cf88:	add	x27, x27, #0x73d
  40cf8c:	add	x28, x28, #0x740
  40cf90:	b	40cfa0 <ferror@plt+0xab70>
  40cf94:	ldr	x1, [x19]
  40cf98:	bl	401f30 <putc@plt>
  40cf9c:	add	x20, x20, #0x1
  40cfa0:	ldrb	w0, [x20]
  40cfa4:	cmp	w0, #0x27
  40cfa8:	b.hi	40cfd8 <ferror@plt+0xaba8>  // b.pmore
  40cfac:	adr	x8, 40cf94 <ferror@plt+0xab64>
  40cfb0:	ldrb	w9, [x21, x0]
  40cfb4:	add	x8, x8, x9, lsl #2
  40cfb8:	br	x8
  40cfbc:	ldr	x3, [x19]
  40cfc0:	mov	w1, #0x2                   	// #2
  40cfc4:	mov	w2, #0x1                   	// #1
  40cfc8:	mov	x0, x22
  40cfcc:	bl	402260 <fwrite@plt>
  40cfd0:	add	x20, x20, #0x1
  40cfd4:	b	40cfa0 <ferror@plt+0xab70>
  40cfd8:	cmp	w0, #0x5c
  40cfdc:	b.ne	40cf94 <ferror@plt+0xab64>  // b.any
  40cfe0:	ldr	x3, [x19]
  40cfe4:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40cfe8:	mov	w1, #0x2                   	// #2
  40cfec:	mov	w2, #0x1                   	// #1
  40cff0:	add	x0, x0, #0x73a
  40cff4:	bl	402260 <fwrite@plt>
  40cff8:	add	x20, x20, #0x1
  40cffc:	b	40cfa0 <ferror@plt+0xab70>
  40d000:	ldr	x3, [x19]
  40d004:	mov	w1, #0x2                   	// #2
  40d008:	mov	w2, #0x1                   	// #1
  40d00c:	mov	x0, x23
  40d010:	bl	402260 <fwrite@plt>
  40d014:	add	x20, x20, #0x1
  40d018:	b	40cfa0 <ferror@plt+0xab70>
  40d01c:	ldr	x3, [x19]
  40d020:	mov	w1, #0x2                   	// #2
  40d024:	mov	w2, #0x1                   	// #1
  40d028:	mov	x0, x24
  40d02c:	bl	402260 <fwrite@plt>
  40d030:	add	x20, x20, #0x1
  40d034:	b	40cfa0 <ferror@plt+0xab70>
  40d038:	ldr	x3, [x19]
  40d03c:	mov	w1, #0x2                   	// #2
  40d040:	mov	w2, #0x1                   	// #1
  40d044:	mov	x0, x25
  40d048:	bl	402260 <fwrite@plt>
  40d04c:	add	x20, x20, #0x1
  40d050:	b	40cfa0 <ferror@plt+0xab70>
  40d054:	ldr	x3, [x19]
  40d058:	mov	w1, #0x2                   	// #2
  40d05c:	mov	w2, #0x1                   	// #1
  40d060:	mov	x0, x26
  40d064:	bl	402260 <fwrite@plt>
  40d068:	add	x20, x20, #0x1
  40d06c:	b	40cfa0 <ferror@plt+0xab70>
  40d070:	ldr	x3, [x19]
  40d074:	mov	w1, #0x2                   	// #2
  40d078:	mov	w2, #0x1                   	// #1
  40d07c:	mov	x0, x27
  40d080:	bl	402260 <fwrite@plt>
  40d084:	add	x20, x20, #0x1
  40d088:	b	40cfa0 <ferror@plt+0xab70>
  40d08c:	ldr	x3, [x19]
  40d090:	mov	w1, #0x2                   	// #2
  40d094:	mov	w2, #0x1                   	// #1
  40d098:	mov	x0, x28
  40d09c:	bl	402260 <fwrite@plt>
  40d0a0:	add	x20, x20, #0x1
  40d0a4:	b	40cfa0 <ferror@plt+0xab70>
  40d0a8:	ldr	x1, [x19]
  40d0ac:	mov	w0, #0x22                  	// #34
  40d0b0:	bl	401f30 <putc@plt>
  40d0b4:	ldp	x20, x19, [sp, #80]
  40d0b8:	ldp	x22, x21, [sp, #64]
  40d0bc:	ldp	x24, x23, [sp, #48]
  40d0c0:	ldp	x26, x25, [sp, #32]
  40d0c4:	ldp	x28, x27, [sp, #16]
  40d0c8:	ldp	x29, x30, [sp], #96
  40d0cc:	ret
  40d0d0:	sub	sp, sp, #0x120
  40d0d4:	stp	x29, x30, [sp, #240]
  40d0d8:	add	x29, sp, #0xf0
  40d0dc:	mov	x8, #0xffffffffffffffd0    	// #-48
  40d0e0:	mov	x9, sp
  40d0e4:	sub	x10, x29, #0x70
  40d0e8:	movk	x8, #0xff80, lsl #32
  40d0ec:	add	x11, x29, #0x30
  40d0f0:	add	x9, x9, #0x80
  40d0f4:	add	x10, x10, #0x30
  40d0f8:	str	x28, [sp, #256]
  40d0fc:	stp	x20, x19, [sp, #272]
  40d100:	mov	x19, x1
  40d104:	mov	x20, x0
  40d108:	stp	x2, x3, [x29, #-112]
  40d10c:	stp	x4, x5, [x29, #-96]
  40d110:	stp	x6, x7, [x29, #-80]
  40d114:	stp	q1, q2, [sp, #16]
  40d118:	stp	q3, q4, [sp, #48]
  40d11c:	str	q0, [sp]
  40d120:	stp	q5, q6, [sp, #80]
  40d124:	str	q7, [sp, #112]
  40d128:	stp	x9, x8, [x29, #-16]
  40d12c:	stp	x11, x10, [x29, #-32]
  40d130:	bl	40ceb0 <ferror@plt+0xaa80>
  40d134:	ldp	q0, q1, [x29, #-32]
  40d138:	ldr	x0, [x20]
  40d13c:	sub	x2, x29, #0x40
  40d140:	mov	x1, x19
  40d144:	stp	q0, q1, [x29, #-64]
  40d148:	bl	402380 <vfprintf@plt>
  40d14c:	ldp	x20, x19, [sp, #272]
  40d150:	ldr	x28, [sp, #256]
  40d154:	ldp	x29, x30, [sp, #240]
  40d158:	add	sp, sp, #0x120
  40d15c:	ret
  40d160:	stp	x29, x30, [sp, #-16]!
  40d164:	mov	w1, #0x7b                  	// #123
  40d168:	mov	x29, sp
  40d16c:	bl	40d178 <ferror@plt+0xad48>
  40d170:	ldp	x29, x30, [sp], #16
  40d174:	ret
  40d178:	stp	x29, x30, [sp, #-32]!
  40d17c:	stp	x20, x19, [sp, #16]
  40d180:	mov	x29, sp
  40d184:	mov	w19, w1
  40d188:	mov	x20, x0
  40d18c:	bl	40ceb0 <ferror@plt+0xaa80>
  40d190:	ldr	x1, [x20]
  40d194:	mov	w0, w19
  40d198:	bl	401f30 <putc@plt>
  40d19c:	ldr	w8, [x20, #8]
  40d1a0:	strb	wzr, [x20, #13]
  40d1a4:	add	w8, w8, #0x1
  40d1a8:	str	w8, [x20, #8]
  40d1ac:	ldp	x20, x19, [sp, #16]
  40d1b0:	ldp	x29, x30, [sp], #32
  40d1b4:	ret
  40d1b8:	stp	x29, x30, [sp, #-16]!
  40d1bc:	mov	w1, #0x7d                  	// #125
  40d1c0:	mov	x29, sp
  40d1c4:	bl	40d1d0 <ferror@plt+0xada0>
  40d1c8:	ldp	x29, x30, [sp], #16
  40d1cc:	ret
  40d1d0:	stp	x29, x30, [sp, #-32]!
  40d1d4:	stp	x20, x19, [sp, #16]
  40d1d8:	ldr	w8, [x0, #8]
  40d1dc:	mov	x29, sp
  40d1e0:	cbz	w8, 40d224 <ferror@plt+0xadf4>
  40d1e4:	ldrb	w9, [x0, #13]
  40d1e8:	mov	x19, x0
  40d1ec:	mov	w20, w1
  40d1f0:	sub	w8, w8, #0x1
  40d1f4:	str	w8, [x0, #8]
  40d1f8:	cbz	w9, 40d204 <ferror@plt+0xadd4>
  40d1fc:	mov	x0, x19
  40d200:	bl	40cee4 <ferror@plt+0xaab4>
  40d204:	ldr	x1, [x19]
  40d208:	mov	w0, w20
  40d20c:	bl	401f30 <putc@plt>
  40d210:	mov	w8, #0x2c                  	// #44
  40d214:	strb	w8, [x19, #13]
  40d218:	ldp	x20, x19, [sp, #16]
  40d21c:	ldp	x29, x30, [sp], #32
  40d220:	ret
  40d224:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40d228:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40d22c:	adrp	x3, 411000 <ferror@plt+0xebd0>
  40d230:	add	x0, x0, #0x743
  40d234:	add	x1, x1, #0x6da
  40d238:	add	x3, x3, #0x753
  40d23c:	mov	w2, #0x85                  	// #133
  40d240:	bl	4023a0 <__assert_fail@plt>
  40d244:	stp	x29, x30, [sp, #-32]!
  40d248:	mov	w1, #0x5b                  	// #91
  40d24c:	str	x19, [sp, #16]
  40d250:	mov	x29, sp
  40d254:	mov	x19, x0
  40d258:	bl	40d178 <ferror@plt+0xad48>
  40d25c:	ldrb	w8, [x19, #12]
  40d260:	cbz	w8, 40d270 <ferror@plt+0xae40>
  40d264:	ldr	x1, [x19]
  40d268:	mov	w0, #0x20                  	// #32
  40d26c:	bl	401f30 <putc@plt>
  40d270:	ldr	x19, [sp, #16]
  40d274:	ldp	x29, x30, [sp], #32
  40d278:	ret
  40d27c:	stp	x29, x30, [sp, #-32]!
  40d280:	ldrb	w8, [x0, #12]
  40d284:	str	x19, [sp, #16]
  40d288:	mov	x19, x0
  40d28c:	mov	x29, sp
  40d290:	cbz	w8, 40d2a8 <ferror@plt+0xae78>
  40d294:	ldrb	w8, [x19, #13]
  40d298:	cbz	w8, 40d2a8 <ferror@plt+0xae78>
  40d29c:	ldr	x1, [x19]
  40d2a0:	mov	w0, #0x20                  	// #32
  40d2a4:	bl	401f30 <putc@plt>
  40d2a8:	mov	w1, #0x5d                  	// #93
  40d2ac:	mov	x0, x19
  40d2b0:	strb	wzr, [x19, #13]
  40d2b4:	bl	40d1d0 <ferror@plt+0xada0>
  40d2b8:	ldr	x19, [sp, #16]
  40d2bc:	ldp	x29, x30, [sp], #32
  40d2c0:	ret
  40d2c4:	stp	x29, x30, [sp, #-32]!
  40d2c8:	stp	x20, x19, [sp, #16]
  40d2cc:	mov	x29, sp
  40d2d0:	mov	x19, x1
  40d2d4:	mov	x20, x0
  40d2d8:	bl	40ceb0 <ferror@plt+0xaa80>
  40d2dc:	mov	x0, x20
  40d2e0:	mov	x1, x19
  40d2e4:	bl	40cf1c <ferror@plt+0xaaec>
  40d2e8:	ldp	x20, x19, [sp, #16]
  40d2ec:	ldp	x29, x30, [sp], #32
  40d2f0:	ret
  40d2f4:	stp	x29, x30, [sp, #-16]!
  40d2f8:	adrp	x8, 411000 <ferror@plt+0xebd0>
  40d2fc:	adrp	x9, 411000 <ferror@plt+0xebd0>
  40d300:	add	x8, x8, #0x5ae
  40d304:	add	x9, x9, #0x5a9
  40d308:	tst	w1, #0x1
  40d30c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40d310:	csel	x2, x9, x8, ne  // ne = any
  40d314:	add	x1, x1, #0xdb
  40d318:	mov	x29, sp
  40d31c:	bl	40d0d0 <ferror@plt+0xaca0>
  40d320:	ldp	x29, x30, [sp], #16
  40d324:	ret
  40d328:	stp	x29, x30, [sp, #-16]!
  40d32c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40d330:	add	x1, x1, #0x70d
  40d334:	mov	x29, sp
  40d338:	bl	40d0d0 <ferror@plt+0xaca0>
  40d33c:	ldp	x29, x30, [sp], #16
  40d340:	ret
  40d344:	stp	x29, x30, [sp, #-16]!
  40d348:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40d34c:	add	x1, x1, #0x712
  40d350:	mov	x29, sp
  40d354:	bl	40d0d0 <ferror@plt+0xaca0>
  40d358:	ldp	x29, x30, [sp], #16
  40d35c:	ret
  40d360:	stp	x29, x30, [sp, #-16]!
  40d364:	and	w2, w1, #0xff
  40d368:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40d36c:	add	x1, x1, #0x715
  40d370:	mov	x29, sp
  40d374:	bl	40d0d0 <ferror@plt+0xaca0>
  40d378:	ldp	x29, x30, [sp], #16
  40d37c:	ret
  40d380:	stp	x29, x30, [sp, #-16]!
  40d384:	and	w2, w1, #0xffff
  40d388:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  40d38c:	add	x1, x1, #0xdf5
  40d390:	mov	x29, sp
  40d394:	bl	40d0d0 <ferror@plt+0xaca0>
  40d398:	ldp	x29, x30, [sp], #16
  40d39c:	ret
  40d3a0:	stp	x29, x30, [sp, #-16]!
  40d3a4:	mov	w2, w1
  40d3a8:	adrp	x1, 410000 <ferror@plt+0xdbd0>
  40d3ac:	add	x1, x1, #0xc82
  40d3b0:	mov	x29, sp
  40d3b4:	bl	40d0d0 <ferror@plt+0xaca0>
  40d3b8:	ldp	x29, x30, [sp], #16
  40d3bc:	ret
  40d3c0:	stp	x29, x30, [sp, #-16]!
  40d3c4:	mov	x2, x1
  40d3c8:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40d3cc:	add	x1, x1, #0x71a
  40d3d0:	mov	x29, sp
  40d3d4:	bl	40d0d0 <ferror@plt+0xaca0>
  40d3d8:	ldp	x29, x30, [sp], #16
  40d3dc:	ret
  40d3e0:	stp	x29, x30, [sp, #-16]!
  40d3e4:	mov	x2, x1
  40d3e8:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40d3ec:	add	x1, x1, #0x71e
  40d3f0:	mov	x29, sp
  40d3f4:	bl	40d0d0 <ferror@plt+0xaca0>
  40d3f8:	ldp	x29, x30, [sp], #16
  40d3fc:	ret
  40d400:	stp	x29, x30, [sp, #-16]!
  40d404:	mov	x2, x1
  40d408:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40d40c:	add	x1, x1, #0x71a
  40d410:	mov	x29, sp
  40d414:	bl	40d0d0 <ferror@plt+0xaca0>
  40d418:	ldp	x29, x30, [sp], #16
  40d41c:	ret
  40d420:	stp	x29, x30, [sp, #-16]!
  40d424:	mov	x2, x1
  40d428:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40d42c:	add	x1, x1, #0x722
  40d430:	mov	x29, sp
  40d434:	bl	40d0d0 <ferror@plt+0xaca0>
  40d438:	ldp	x29, x30, [sp], #16
  40d43c:	ret
  40d440:	stp	x29, x30, [sp, #-16]!
  40d444:	mov	w2, w1
  40d448:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40d44c:	add	x1, x1, #0x41f
  40d450:	mov	x29, sp
  40d454:	bl	40d0d0 <ferror@plt+0xaca0>
  40d458:	ldp	x29, x30, [sp], #16
  40d45c:	ret
  40d460:	stp	x29, x30, [sp, #-16]!
  40d464:	mov	x2, x1
  40d468:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40d46c:	add	x1, x1, #0x727
  40d470:	mov	x29, sp
  40d474:	bl	40d0d0 <ferror@plt+0xaca0>
  40d478:	ldp	x29, x30, [sp], #16
  40d47c:	ret
  40d480:	stp	x29, x30, [sp, #-32]!
  40d484:	stp	x20, x19, [sp, #16]
  40d488:	mov	x29, sp
  40d48c:	mov	x19, x2
  40d490:	mov	x20, x0
  40d494:	bl	40ce54 <ferror@plt+0xaa24>
  40d498:	mov	x0, x20
  40d49c:	mov	x1, x19
  40d4a0:	bl	40d2c4 <ferror@plt+0xae94>
  40d4a4:	ldp	x20, x19, [sp, #16]
  40d4a8:	ldp	x29, x30, [sp], #32
  40d4ac:	ret
  40d4b0:	stp	x29, x30, [sp, #-32]!
  40d4b4:	stp	x20, x19, [sp, #16]
  40d4b8:	mov	x29, sp
  40d4bc:	mov	w19, w2
  40d4c0:	mov	x20, x0
  40d4c4:	bl	40ce54 <ferror@plt+0xaa24>
  40d4c8:	and	w1, w19, #0x1
  40d4cc:	mov	x0, x20
  40d4d0:	bl	40d2f4 <ferror@plt+0xaec4>
  40d4d4:	ldp	x20, x19, [sp, #16]
  40d4d8:	ldp	x29, x30, [sp], #32
  40d4dc:	ret
  40d4e0:	str	d8, [sp, #-32]!
  40d4e4:	stp	x29, x30, [sp, #8]
  40d4e8:	str	x19, [sp, #24]
  40d4ec:	mov	x29, sp
  40d4f0:	mov	v8.16b, v0.16b
  40d4f4:	mov	x19, x0
  40d4f8:	bl	40ce54 <ferror@plt+0xaa24>
  40d4fc:	mov	x0, x19
  40d500:	mov	v0.16b, v8.16b
  40d504:	bl	40d344 <ferror@plt+0xaf14>
  40d508:	ldr	x19, [sp, #24]
  40d50c:	ldp	x29, x30, [sp, #8]
  40d510:	ldr	d8, [sp], #32
  40d514:	ret
  40d518:	stp	x29, x30, [sp, #-32]!
  40d51c:	stp	x20, x19, [sp, #16]
  40d520:	mov	x29, sp
  40d524:	mov	w19, w2
  40d528:	mov	x20, x0
  40d52c:	bl	40ce54 <ferror@plt+0xaa24>
  40d530:	mov	x0, x20
  40d534:	mov	w1, w19
  40d538:	bl	40d3a0 <ferror@plt+0xaf70>
  40d53c:	ldp	x20, x19, [sp, #16]
  40d540:	ldp	x29, x30, [sp], #32
  40d544:	ret
  40d548:	stp	x29, x30, [sp, #-32]!
  40d54c:	stp	x20, x19, [sp, #16]
  40d550:	mov	x29, sp
  40d554:	mov	x19, x2
  40d558:	mov	x20, x0
  40d55c:	bl	40ce54 <ferror@plt+0xaa24>
  40d560:	mov	x0, x20
  40d564:	mov	x1, x19
  40d568:	bl	40d3c0 <ferror@plt+0xaf90>
  40d56c:	ldp	x20, x19, [sp, #16]
  40d570:	ldp	x29, x30, [sp], #32
  40d574:	ret
  40d578:	stp	x29, x30, [sp, #-32]!
  40d57c:	stp	x20, x19, [sp, #16]
  40d580:	mov	x29, sp
  40d584:	mov	x19, x2
  40d588:	mov	x20, x0
  40d58c:	bl	40ce54 <ferror@plt+0xaa24>
  40d590:	mov	x0, x20
  40d594:	mov	x1, x19
  40d598:	bl	40d3e0 <ferror@plt+0xafb0>
  40d59c:	ldp	x20, x19, [sp, #16]
  40d5a0:	ldp	x29, x30, [sp], #32
  40d5a4:	ret
  40d5a8:	stp	x29, x30, [sp, #-32]!
  40d5ac:	stp	x20, x19, [sp, #16]
  40d5b0:	mov	x29, sp
  40d5b4:	mov	w19, w2
  40d5b8:	mov	x20, x0
  40d5bc:	bl	40ce54 <ferror@plt+0xaa24>
  40d5c0:	mov	x0, x20
  40d5c4:	mov	w1, w19
  40d5c8:	bl	40d360 <ferror@plt+0xaf30>
  40d5cc:	ldp	x20, x19, [sp, #16]
  40d5d0:	ldp	x29, x30, [sp], #32
  40d5d4:	ret
  40d5d8:	stp	x29, x30, [sp, #-32]!
  40d5dc:	stp	x20, x19, [sp, #16]
  40d5e0:	mov	x29, sp
  40d5e4:	mov	w19, w2
  40d5e8:	mov	x20, x0
  40d5ec:	bl	40ce54 <ferror@plt+0xaa24>
  40d5f0:	mov	x0, x20
  40d5f4:	mov	w1, w19
  40d5f8:	bl	40d380 <ferror@plt+0xaf50>
  40d5fc:	ldp	x20, x19, [sp, #16]
  40d600:	ldp	x29, x30, [sp], #32
  40d604:	ret
  40d608:	stp	x29, x30, [sp, #-32]!
  40d60c:	stp	x20, x19, [sp, #16]
  40d610:	mov	x29, sp
  40d614:	mov	x19, x2
  40d618:	mov	x20, x0
  40d61c:	bl	40ce54 <ferror@plt+0xaa24>
  40d620:	mov	x0, x20
  40d624:	mov	x1, x19
  40d628:	bl	40d400 <ferror@plt+0xafd0>
  40d62c:	ldp	x20, x19, [sp, #16]
  40d630:	ldp	x29, x30, [sp], #32
  40d634:	ret
  40d638:	stp	x29, x30, [sp, #-32]!
  40d63c:	stp	x20, x19, [sp, #16]
  40d640:	mov	x29, sp
  40d644:	mov	x19, x2
  40d648:	mov	x20, x0
  40d64c:	bl	40ce54 <ferror@plt+0xaa24>
  40d650:	mov	x0, x20
  40d654:	mov	x1, x19
  40d658:	bl	40d420 <ferror@plt+0xaff0>
  40d65c:	ldp	x20, x19, [sp, #16]
  40d660:	ldp	x29, x30, [sp], #32
  40d664:	ret
  40d668:	stp	x29, x30, [sp, #-32]!
  40d66c:	stp	x20, x19, [sp, #16]
  40d670:	mov	x29, sp
  40d674:	mov	w19, w2
  40d678:	mov	x20, x0
  40d67c:	bl	40ce54 <ferror@plt+0xaa24>
  40d680:	mov	x0, x20
  40d684:	mov	w1, w19
  40d688:	bl	40d440 <ferror@plt+0xb010>
  40d68c:	ldp	x20, x19, [sp, #16]
  40d690:	ldp	x29, x30, [sp], #32
  40d694:	ret
  40d698:	stp	x29, x30, [sp, #-32]!
  40d69c:	stp	x20, x19, [sp, #16]
  40d6a0:	mov	x29, sp
  40d6a4:	mov	x19, x2
  40d6a8:	mov	x20, x0
  40d6ac:	bl	40ce54 <ferror@plt+0xaa24>
  40d6b0:	mov	x0, x20
  40d6b4:	mov	x1, x19
  40d6b8:	bl	40d460 <ferror@plt+0xb030>
  40d6bc:	ldp	x20, x19, [sp, #16]
  40d6c0:	ldp	x29, x30, [sp], #32
  40d6c4:	ret
  40d6c8:	stp	x29, x30, [sp, #-32]!
  40d6cc:	str	x19, [sp, #16]
  40d6d0:	mov	x29, sp
  40d6d4:	mov	x19, x0
  40d6d8:	bl	40ce54 <ferror@plt+0xaa24>
  40d6dc:	mov	x0, x19
  40d6e0:	bl	40d328 <ferror@plt+0xaef8>
  40d6e4:	ldr	x19, [sp, #16]
  40d6e8:	ldp	x29, x30, [sp], #32
  40d6ec:	ret
  40d6f0:	stp	x29, x30, [sp, #-48]!
  40d6f4:	stp	x20, x19, [sp, #32]
  40d6f8:	ldr	w8, [x0, #8]
  40d6fc:	str	x21, [sp, #16]
  40d700:	mov	x29, sp
  40d704:	cbz	w8, 40d73c <ferror@plt+0xb30c>
  40d708:	adrp	x20, 410000 <ferror@plt+0xdbd0>
  40d70c:	mov	x19, x0
  40d710:	mov	w21, wzr
  40d714:	add	x20, x20, #0x476
  40d718:	ldr	x3, [x19]
  40d71c:	mov	w1, #0x4                   	// #4
  40d720:	mov	w2, #0x1                   	// #1
  40d724:	mov	x0, x20
  40d728:	bl	402260 <fwrite@plt>
  40d72c:	ldr	w8, [x19, #8]
  40d730:	add	w21, w21, #0x1
  40d734:	cmp	w21, w8
  40d738:	b.cc	40d718 <ferror@plt+0xb2e8>  // b.lo, b.ul, b.last
  40d73c:	ldp	x20, x19, [sp, #32]
  40d740:	ldr	x21, [sp, #16]
  40d744:	ldp	x29, x30, [sp], #48
  40d748:	ret
  40d74c:	mov	w0, wzr
  40d750:	ret
  40d754:	mov	w0, wzr
  40d758:	ret
  40d75c:	stp	x29, x30, [sp, #-32]!
  40d760:	mov	x29, sp
  40d764:	mov	w8, #0x1                   	// #1
  40d768:	str	w8, [x29, #28]
  40d76c:	str	x19, [sp, #16]
  40d770:	mov	x19, x0
  40d774:	ldr	w0, [x0]
  40d778:	add	x3, x29, #0x1c
  40d77c:	mov	w1, #0x10e                 	// #270
  40d780:	mov	w2, #0xc                   	// #12
  40d784:	mov	w4, #0x4                   	// #4
  40d788:	bl	402000 <setsockopt@plt>
  40d78c:	tbnz	w0, #31, 40d79c <ferror@plt+0xb36c>
  40d790:	ldr	w8, [x19, #48]
  40d794:	orr	w8, w8, #0x4
  40d798:	str	w8, [x19, #48]
  40d79c:	ldr	x19, [sp, #16]
  40d7a0:	ldp	x29, x30, [sp], #32
  40d7a4:	ret
  40d7a8:	sub	sp, sp, #0x20
  40d7ac:	stp	x29, x30, [sp, #16]
  40d7b0:	add	x29, sp, #0x10
  40d7b4:	stur	w1, [x29, #-4]
  40d7b8:	ldr	w0, [x0]
  40d7bc:	sub	x3, x29, #0x4
  40d7c0:	mov	w1, #0x10e                 	// #270
  40d7c4:	mov	w2, #0x1                   	// #1
  40d7c8:	mov	w4, #0x4                   	// #4
  40d7cc:	bl	402000 <setsockopt@plt>
  40d7d0:	ldp	x29, x30, [sp, #16]
  40d7d4:	add	sp, sp, #0x20
  40d7d8:	ret
  40d7dc:	stp	x29, x30, [sp, #-32]!
  40d7e0:	str	x19, [sp, #16]
  40d7e4:	mov	x19, x0
  40d7e8:	ldr	w0, [x0]
  40d7ec:	mov	x29, sp
  40d7f0:	tbnz	w0, #31, 40d800 <ferror@plt+0xb3d0>
  40d7f4:	bl	402100 <close@plt>
  40d7f8:	mov	w8, #0xffffffff            	// #-1
  40d7fc:	str	w8, [x19]
  40d800:	ldr	x19, [sp, #16]
  40d804:	ldp	x29, x30, [sp], #32
  40d808:	ret
  40d80c:	sub	sp, sp, #0x40
  40d810:	stp	x29, x30, [sp, #16]
  40d814:	stp	x20, x19, [sp, #48]
  40d818:	add	x29, sp, #0x10
  40d81c:	mov	w20, w1
  40d820:	mov	w8, #0x8000                	// #32768
  40d824:	mov	w9, #0x1                   	// #1
  40d828:	movi	v0.2d, #0x0
  40d82c:	mov	w1, #0x3                   	// #3
  40d830:	str	x21, [sp, #32]
  40d834:	mov	x19, x0
  40d838:	str	w8, [x29, #24]
  40d83c:	stur	w9, [x29, #-4]
  40d840:	stp	q0, q0, [x0, #16]
  40d844:	str	xzr, [x0, #48]
  40d848:	str	q0, [x0]
  40d84c:	str	w2, [x0, #36]
  40d850:	mov	w0, #0x10                  	// #16
  40d854:	movk	w1, #0x8, lsl #16
  40d858:	bl	402270 <socket@plt>
  40d85c:	str	w0, [x19]
  40d860:	tbnz	w0, #31, 40d928 <ferror@plt+0xb4f8>
  40d864:	add	x3, x29, #0x18
  40d868:	mov	w1, #0x1                   	// #1
  40d86c:	mov	w2, #0x7                   	// #7
  40d870:	mov	w4, #0x4                   	// #4
  40d874:	bl	402000 <setsockopt@plt>
  40d878:	tbnz	w0, #31, 40d934 <ferror@plt+0xb504>
  40d87c:	adrp	x3, 421000 <ferror@plt+0x1ebd0>
  40d880:	ldr	w0, [x19]
  40d884:	ldr	x3, [x3, #4024]
  40d888:	mov	w1, #0x1                   	// #1
  40d88c:	mov	w2, #0x8                   	// #8
  40d890:	mov	w4, #0x4                   	// #4
  40d894:	bl	402000 <setsockopt@plt>
  40d898:	tbnz	w0, #31, 40d940 <ferror@plt+0xb510>
  40d89c:	ldr	w0, [x19]
  40d8a0:	sub	x3, x29, #0x4
  40d8a4:	mov	w1, #0x10e                 	// #270
  40d8a8:	mov	w2, #0xb                   	// #11
  40d8ac:	mov	w4, #0x4                   	// #4
  40d8b0:	bl	402000 <setsockopt@plt>
  40d8b4:	mov	x21, x19
  40d8b8:	str	xzr, [x21, #4]!
  40d8bc:	mov	w8, #0x10                  	// #16
  40d8c0:	strh	w8, [x21]
  40d8c4:	ldr	w0, [x19]
  40d8c8:	mov	w2, #0xc                   	// #12
  40d8cc:	mov	x1, x21
  40d8d0:	str	w20, [x19, #12]
  40d8d4:	mov	w20, #0xc                   	// #12
  40d8d8:	bl	401ef0 <bind@plt>
  40d8dc:	tbnz	w0, #31, 40d94c <ferror@plt+0xb51c>
  40d8e0:	str	w20, [x29, #28]
  40d8e4:	ldr	w0, [x19]
  40d8e8:	add	x2, x29, #0x1c
  40d8ec:	mov	x1, x21
  40d8f0:	bl	4023e0 <getsockname@plt>
  40d8f4:	tbnz	w0, #31, 40d958 <ferror@plt+0xb528>
  40d8f8:	ldr	w2, [x29, #28]
  40d8fc:	cmp	w2, #0xc
  40d900:	b.ne	40d968 <ferror@plt+0xb538>  // b.any
  40d904:	ldrh	w2, [x21]
  40d908:	cmp	w2, #0x10
  40d90c:	b.ne	40d97c <ferror@plt+0xb54c>  // b.any
  40d910:	mov	x0, xzr
  40d914:	bl	401fe0 <time@plt>
  40d918:	mov	x8, x0
  40d91c:	mov	w0, wzr
  40d920:	str	w8, [x19, #28]
  40d924:	b	40d998 <ferror@plt+0xb568>
  40d928:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40d92c:	add	x0, x0, #0x778
  40d930:	b	40d960 <ferror@plt+0xb530>
  40d934:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40d938:	add	x0, x0, #0x793
  40d93c:	b	40d960 <ferror@plt+0xb530>
  40d940:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40d944:	add	x0, x0, #0x79d
  40d948:	b	40d960 <ferror@plt+0xb530>
  40d94c:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40d950:	add	x0, x0, #0x7a7
  40d954:	b	40d960 <ferror@plt+0xb530>
  40d958:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40d95c:	add	x0, x0, #0x7c2
  40d960:	bl	401e90 <perror@plt>
  40d964:	b	40d994 <ferror@plt+0xb564>
  40d968:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40d96c:	ldr	x8, [x8, #3992]
  40d970:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40d974:	add	x1, x1, #0x7d5
  40d978:	b	40d98c <ferror@plt+0xb55c>
  40d97c:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40d980:	ldr	x8, [x8, #3992]
  40d984:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40d988:	add	x1, x1, #0x7ee
  40d98c:	ldr	x0, [x8]
  40d990:	bl	402400 <fprintf@plt>
  40d994:	mov	w0, #0xffffffff            	// #-1
  40d998:	ldp	x20, x19, [sp, #48]
  40d99c:	ldr	x21, [sp, #32]
  40d9a0:	ldp	x29, x30, [sp, #16]
  40d9a4:	add	sp, sp, #0x40
  40d9a8:	ret
  40d9ac:	stp	x29, x30, [sp, #-16]!
  40d9b0:	mov	w2, wzr
  40d9b4:	mov	x29, sp
  40d9b8:	bl	40d80c <ferror@plt+0xb3dc>
  40d9bc:	ldp	x29, x30, [sp], #16
  40d9c0:	ret
  40d9c4:	sub	sp, sp, #0xc0
  40d9c8:	mov	x8, #0x18                  	// #24
  40d9cc:	movk	x8, #0x6a, lsl #32
  40d9d0:	movi	v0.2d, #0x0
  40d9d4:	movk	x8, #0x301, lsl #48
  40d9d8:	stp	x29, x30, [sp, #160]
  40d9dc:	str	xzr, [sp, #144]
  40d9e0:	stp	q0, q0, [sp, #112]
  40d9e4:	stp	q0, q0, [sp, #80]
  40d9e8:	stp	q0, q0, [sp, #48]
  40d9ec:	stp	q0, q0, [sp, #16]
  40d9f0:	str	q0, [sp]
  40d9f4:	str	x8, [sp]
  40d9f8:	ldr	w8, [x0, #28]
  40d9fc:	str	x19, [sp, #176]
  40da00:	mov	x19, x0
  40da04:	add	x29, sp, #0xa0
  40da08:	add	w8, w8, #0x1
  40da0c:	stp	w8, w8, [x0, #28]
  40da10:	str	w8, [sp, #8]
  40da14:	strb	w1, [sp, #16]
  40da18:	cbz	x2, 40da2c <ferror@plt+0xb5fc>
  40da1c:	mov	x0, sp
  40da20:	mov	w1, #0x98                  	// #152
  40da24:	blr	x2
  40da28:	cbnz	w0, 40da40 <ferror@plt+0xb610>
  40da2c:	ldr	w0, [x19]
  40da30:	mov	x1, sp
  40da34:	mov	w2, #0x98                  	// #152
  40da38:	mov	w3, wzr
  40da3c:	bl	402220 <send@plt>
  40da40:	ldr	x19, [sp, #176]
  40da44:	ldp	x29, x30, [sp, #160]
  40da48:	add	sp, sp, #0xc0
  40da4c:	ret
  40da50:	sub	sp, sp, #0xc0
  40da54:	mov	x8, #0x18                  	// #24
  40da58:	movk	x8, #0x16, lsl #32
  40da5c:	movi	v0.2d, #0x0
  40da60:	movk	x8, #0x301, lsl #48
  40da64:	stp	x29, x30, [sp, #160]
  40da68:	str	xzr, [sp, #144]
  40da6c:	stp	q0, q0, [sp, #112]
  40da70:	stp	q0, q0, [sp, #80]
  40da74:	stp	q0, q0, [sp, #48]
  40da78:	stp	q0, q0, [sp, #16]
  40da7c:	str	q0, [sp]
  40da80:	str	x8, [sp]
  40da84:	ldr	w8, [x0, #28]
  40da88:	str	x19, [sp, #176]
  40da8c:	mov	x19, x0
  40da90:	add	x29, sp, #0xa0
  40da94:	add	w8, w8, #0x1
  40da98:	stp	w8, w8, [x0, #28]
  40da9c:	str	w8, [sp, #8]
  40daa0:	strb	w1, [sp, #16]
  40daa4:	cbz	x2, 40dab8 <ferror@plt+0xb688>
  40daa8:	mov	x0, sp
  40daac:	mov	w1, #0x98                  	// #152
  40dab0:	blr	x2
  40dab4:	cbnz	w0, 40dacc <ferror@plt+0xb69c>
  40dab8:	ldr	w0, [x19]
  40dabc:	mov	x1, sp
  40dac0:	mov	w2, #0x98                  	// #152
  40dac4:	mov	w3, wzr
  40dac8:	bl	402220 <send@plt>
  40dacc:	ldr	x19, [sp, #176]
  40dad0:	ldp	x29, x30, [sp, #160]
  40dad4:	add	sp, sp, #0xc0
  40dad8:	ret
  40dadc:	sub	sp, sp, #0x30
  40dae0:	mov	x8, #0x1c                  	// #28
  40dae4:	movk	x8, #0x4a, lsl #32
  40dae8:	movk	x8, #0x301, lsl #48
  40daec:	stp	x29, x30, [sp, #32]
  40daf0:	str	x8, [sp]
  40daf4:	ldr	w8, [x0, #28]
  40daf8:	mov	w2, #0x1c                  	// #28
  40dafc:	mov	w3, wzr
  40db00:	add	x29, sp, #0x20
  40db04:	add	w8, w8, #0x1
  40db08:	stp	w8, w8, [x0, #28]
  40db0c:	stp	w8, wzr, [sp, #8]
  40db10:	strb	w1, [sp, #16]
  40db14:	stur	xzr, [sp, #17]
  40db18:	str	wzr, [sp, #24]
  40db1c:	ldr	w0, [x0]
  40db20:	mov	x1, sp
  40db24:	bl	402220 <send@plt>
  40db28:	ldp	x29, x30, [sp, #32]
  40db2c:	add	sp, sp, #0x30
  40db30:	ret
  40db34:	sub	sp, sp, #0xc0
  40db38:	mov	x8, #0x1c                  	// #28
  40db3c:	movk	x8, #0x1a, lsl #32
  40db40:	movi	v0.2d, #0x0
  40db44:	movk	x8, #0x301, lsl #48
  40db48:	stp	x29, x30, [sp, #160]
  40db4c:	stur	q0, [sp, #140]
  40db50:	stp	q0, q0, [sp, #112]
  40db54:	stp	q0, q0, [sp, #80]
  40db58:	stp	q0, q0, [sp, #48]
  40db5c:	stp	q0, q0, [sp, #16]
  40db60:	str	q0, [sp]
  40db64:	str	x8, [sp]
  40db68:	ldr	w8, [x0, #28]
  40db6c:	str	x19, [sp, #176]
  40db70:	mov	x19, x0
  40db74:	add	x29, sp, #0xa0
  40db78:	add	w8, w8, #0x1
  40db7c:	stp	w8, w8, [x0, #28]
  40db80:	str	w8, [sp, #8]
  40db84:	strb	w1, [sp, #16]
  40db88:	cbz	x2, 40db9c <ferror@plt+0xb76c>
  40db8c:	mov	x0, sp
  40db90:	mov	w1, #0x9c                  	// #156
  40db94:	blr	x2
  40db98:	cbnz	w0, 40dbb0 <ferror@plt+0xb780>
  40db9c:	ldr	w0, [x19]
  40dba0:	mov	x1, sp
  40dba4:	mov	w2, #0x9c                  	// #156
  40dba8:	mov	w3, wzr
  40dbac:	bl	402220 <send@plt>
  40dbb0:	ldr	x19, [sp, #176]
  40dbb4:	ldp	x29, x30, [sp, #160]
  40dbb8:	add	sp, sp, #0xc0
  40dbbc:	ret
  40dbc0:	sub	sp, sp, #0x30
  40dbc4:	mov	x8, #0x1c                  	// #28
  40dbc8:	movk	x8, #0x22, lsl #32
  40dbcc:	movk	x8, #0x301, lsl #48
  40dbd0:	stp	x29, x30, [sp, #32]
  40dbd4:	str	x8, [sp]
  40dbd8:	ldr	w8, [x0, #28]
  40dbdc:	mov	w2, #0x1c                  	// #28
  40dbe0:	mov	w3, wzr
  40dbe4:	add	x29, sp, #0x20
  40dbe8:	add	w8, w8, #0x1
  40dbec:	stp	w8, w8, [x0, #28]
  40dbf0:	stp	w8, wzr, [sp, #8]
  40dbf4:	strb	w1, [sp, #16]
  40dbf8:	stur	xzr, [sp, #17]
  40dbfc:	str	wzr, [sp, #24]
  40dc00:	ldr	w0, [x0]
  40dc04:	mov	x1, sp
  40dc08:	bl	402220 <send@plt>
  40dc0c:	ldp	x29, x30, [sp, #32]
  40dc10:	add	sp, sp, #0x30
  40dc14:	ret
  40dc18:	sub	sp, sp, #0x140
  40dc1c:	mov	x8, sp
  40dc20:	movi	v0.2d, #0x0
  40dc24:	add	x8, x8, #0x10c
  40dc28:	str	q0, [x8]
  40dc2c:	mov	x8, #0x1c                  	// #28
  40dc30:	movk	x8, #0x1e, lsl #32
  40dc34:	movk	x8, #0x301, lsl #48
  40dc38:	stp	x29, x30, [sp, #288]
  40dc3c:	stp	x28, x19, [sp, #304]
  40dc40:	stp	q0, q0, [sp, #224]
  40dc44:	stp	q0, q0, [sp, #192]
  40dc48:	stp	q0, q0, [sp, #160]
  40dc4c:	stp	q0, q0, [sp, #128]
  40dc50:	stp	q0, q0, [sp, #96]
  40dc54:	stp	q0, q0, [sp, #64]
  40dc58:	stp	q0, q0, [sp, #32]
  40dc5c:	stp	q0, q0, [sp]
  40dc60:	str	q0, [sp, #256]
  40dc64:	str	x8, [sp]
  40dc68:	ldr	w8, [x0, #28]
  40dc6c:	mov	x19, x0
  40dc70:	add	x29, sp, #0x120
  40dc74:	add	w8, w8, #0x1
  40dc78:	stp	w8, w8, [x0, #28]
  40dc7c:	str	w8, [sp, #8]
  40dc80:	strb	w1, [sp, #16]
  40dc84:	cbz	x2, 40dc98 <ferror@plt+0xb868>
  40dc88:	mov	x0, sp
  40dc8c:	mov	w1, #0x11c                 	// #284
  40dc90:	blr	x2
  40dc94:	cbnz	w0, 40dcac <ferror@plt+0xb87c>
  40dc98:	ldr	w0, [x19]
  40dc9c:	mov	x1, sp
  40dca0:	mov	w2, #0x11c                 	// #284
  40dca4:	mov	w3, wzr
  40dca8:	bl	402220 <send@plt>
  40dcac:	ldp	x28, x19, [sp, #304]
  40dcb0:	ldp	x29, x30, [sp, #288]
  40dcb4:	add	sp, sp, #0x140
  40dcb8:	ret
  40dcbc:	sub	sp, sp, #0x30
  40dcc0:	mov	x8, #0x14                  	// #20
  40dcc4:	movk	x8, #0x42, lsl #32
  40dcc8:	movk	x8, #0x301, lsl #48
  40dccc:	stp	x29, x30, [sp, #32]
  40dcd0:	str	x8, [sp, #8]
  40dcd4:	ldr	w8, [x0, #28]
  40dcd8:	mov	w2, #0x14                  	// #20
  40dcdc:	mov	w3, wzr
  40dce0:	add	x29, sp, #0x20
  40dce4:	add	w8, w8, #0x1
  40dce8:	stp	w8, w8, [x0, #28]
  40dcec:	stp	w8, wzr, [sp, #16]
  40dcf0:	strb	w1, [sp, #24]
  40dcf4:	strb	wzr, [sp, #25]
  40dcf8:	strh	wzr, [sp, #26]
  40dcfc:	ldr	w0, [x0]
  40dd00:	add	x1, sp, #0x8
  40dd04:	bl	402220 <send@plt>
  40dd08:	ldp	x29, x30, [sp, #32]
  40dd0c:	add	sp, sp, #0x30
  40dd10:	ret
  40dd14:	sub	sp, sp, #0x30
  40dd18:	mov	x8, #0x18                  	// #24
  40dd1c:	movk	x8, #0x56, lsl #32
  40dd20:	movk	x8, #0x301, lsl #48
  40dd24:	stp	x29, x30, [sp, #32]
  40dd28:	str	x8, [sp, #8]
  40dd2c:	ldr	w8, [x0, #28]
  40dd30:	mov	w2, #0x18                  	// #24
  40dd34:	mov	w3, wzr
  40dd38:	add	x29, sp, #0x20
  40dd3c:	add	w8, w8, #0x1
  40dd40:	stp	w8, w8, [x0, #28]
  40dd44:	stp	w8, wzr, [sp, #16]
  40dd48:	strb	w1, [sp, #24]
  40dd4c:	str	wzr, [sp, #28]
  40dd50:	ldr	w0, [x0]
  40dd54:	add	x1, sp, #0x8
  40dd58:	bl	402220 <send@plt>
  40dd5c:	ldp	x29, x30, [sp, #32]
  40dd60:	add	sp, sp, #0x30
  40dd64:	ret
  40dd68:	sub	sp, sp, #0x30
  40dd6c:	mov	x8, #0x14                  	// #20
  40dd70:	movk	x8, #0x52, lsl #32
  40dd74:	movk	x8, #0x301, lsl #48
  40dd78:	stp	x29, x30, [sp, #32]
  40dd7c:	str	x8, [sp, #8]
  40dd80:	ldr	w8, [x0, #28]
  40dd84:	mov	w2, #0x14                  	// #20
  40dd88:	mov	w3, wzr
  40dd8c:	add	x29, sp, #0x20
  40dd90:	add	w8, w8, #0x1
  40dd94:	stp	w8, w8, [x0, #28]
  40dd98:	stp	w8, wzr, [sp, #16]
  40dd9c:	strb	w1, [sp, #24]
  40dda0:	ldr	w0, [x0]
  40dda4:	add	x1, sp, #0x8
  40dda8:	bl	402220 <send@plt>
  40ddac:	ldp	x29, x30, [sp, #32]
  40ddb0:	add	sp, sp, #0x30
  40ddb4:	ret
  40ddb8:	stp	x29, x30, [sp, #-48]!
  40ddbc:	stp	x28, x21, [sp, #16]
  40ddc0:	stp	x20, x19, [sp, #32]
  40ddc4:	mov	x29, sp
  40ddc8:	sub	sp, sp, #0x420
  40ddcc:	mov	x20, x2
  40ddd0:	mov	w21, w1
  40ddd4:	mov	x19, x0
  40ddd8:	add	x0, sp, #0x8
  40dddc:	mov	w2, #0x414                 	// #1044
  40dde0:	mov	w1, wzr
  40dde4:	bl	402050 <memset@plt>
  40dde8:	mov	x8, #0x14                  	// #20
  40ddec:	movk	x8, #0x5a, lsl #32
  40ddf0:	movk	x8, #0x301, lsl #48
  40ddf4:	str	x8, [sp, #8]
  40ddf8:	ldr	w8, [x19, #28]
  40ddfc:	add	w8, w8, #0x1
  40de00:	stp	w8, w8, [x19, #28]
  40de04:	str	w8, [sp, #16]
  40de08:	strb	w21, [sp, #24]
  40de0c:	cbz	x20, 40de38 <ferror@plt+0xba08>
  40de10:	add	x0, sp, #0x8
  40de14:	mov	w1, #0x414                 	// #1044
  40de18:	blr	x20
  40de1c:	cbnz	w0, 40de3c <ferror@plt+0xba0c>
  40de20:	ldr	w0, [x19]
  40de24:	ldr	w2, [sp, #8]
  40de28:	add	x1, sp, #0x8
  40de2c:	mov	w3, wzr
  40de30:	bl	402220 <send@plt>
  40de34:	b	40de3c <ferror@plt+0xba0c>
  40de38:	mov	w0, #0xffffffea            	// #-22
  40de3c:	add	sp, sp, #0x420
  40de40:	ldp	x20, x19, [sp, #32]
  40de44:	ldp	x28, x21, [sp, #16]
  40de48:	ldp	x29, x30, [sp], #48
  40de4c:	ret
  40de50:	stp	x29, x30, [sp, #-16]!
  40de54:	mov	x29, sp
  40de58:	cbz	w1, 40de68 <ferror@plt+0xba38>
  40de5c:	bl	40def0 <ferror@plt+0xbac0>
  40de60:	ldp	x29, x30, [sp], #16
  40de64:	ret
  40de68:	mov	w2, #0x1                   	// #1
  40de6c:	bl	40de78 <ferror@plt+0xba48>
  40de70:	ldp	x29, x30, [sp], #16
  40de74:	ret
  40de78:	sub	sp, sp, #0x40
  40de7c:	cmp	w1, #0x7
  40de80:	stp	x29, x30, [sp, #48]
  40de84:	add	x29, sp, #0x30
  40de88:	b.eq	40de90 <ferror@plt+0xba60>  // b.none
  40de8c:	cbnz	w1, 40dee0 <ferror@plt+0xbab0>
  40de90:	mov	x8, #0x28                  	// #40
  40de94:	movk	x8, #0x12, lsl #32
  40de98:	movk	x8, #0x301, lsl #48
  40de9c:	str	x8, [sp, #8]
  40dea0:	ldr	w8, [x0, #28]
  40dea4:	mov	w9, #0x8                   	// #8
  40dea8:	movk	w9, #0x1d, lsl #16
  40deac:	mov	w3, wzr
  40deb0:	add	w8, w8, #0x1
  40deb4:	stp	w8, w8, [x0, #28]
  40deb8:	stp	w8, wzr, [sp, #16]
  40debc:	strb	w1, [sp, #24]
  40dec0:	stur	xzr, [sp, #25]
  40dec4:	str	xzr, [sp, #32]
  40dec8:	stp	w9, w2, [sp, #40]
  40decc:	ldr	w0, [x0]
  40ded0:	add	x1, sp, #0x8
  40ded4:	mov	w2, #0x28                  	// #40
  40ded8:	bl	402220 <send@plt>
  40dedc:	b	40dee4 <ferror@plt+0xbab4>
  40dee0:	bl	40def0 <ferror@plt+0xbac0>
  40dee4:	ldp	x29, x30, [sp, #48]
  40dee8:	add	sp, sp, #0x40
  40deec:	ret
  40def0:	sub	sp, sp, #0x30
  40def4:	mov	x8, #0x20                  	// #32
  40def8:	movk	x8, #0x12, lsl #32
  40defc:	movk	x8, #0x301, lsl #48
  40df00:	stp	x29, x30, [sp, #32]
  40df04:	str	x8, [sp]
  40df08:	ldr	w8, [x0, #28]
  40df0c:	mov	w2, #0x20                  	// #32
  40df10:	mov	w3, wzr
  40df14:	add	x29, sp, #0x20
  40df18:	add	w8, w8, #0x1
  40df1c:	stp	w8, w8, [x0, #28]
  40df20:	stp	w8, wzr, [sp, #8]
  40df24:	strb	w1, [sp, #16]
  40df28:	stur	xzr, [sp, #17]
  40df2c:	str	xzr, [sp, #24]
  40df30:	ldr	w0, [x0]
  40df34:	mov	x1, sp
  40df38:	bl	402220 <send@plt>
  40df3c:	ldp	x29, x30, [sp, #32]
  40df40:	add	sp, sp, #0x30
  40df44:	ret
  40df48:	stp	x29, x30, [sp, #-48]!
  40df4c:	stp	x28, x21, [sp, #16]
  40df50:	stp	x20, x19, [sp, #32]
  40df54:	mov	x29, sp
  40df58:	sub	sp, sp, #0x420
  40df5c:	mov	x20, x2
  40df60:	mov	w21, w1
  40df64:	cmp	w1, #0x11
  40df68:	mov	x19, x0
  40df6c:	b.eq	40df74 <ferror@plt+0xbb44>  // b.none
  40df70:	cbnz	w21, 40dfd4 <ferror@plt+0xbba4>
  40df74:	mov	x0, sp
  40df78:	mov	w2, #0x420                 	// #1056
  40df7c:	mov	w1, wzr
  40df80:	bl	402050 <memset@plt>
  40df84:	mov	x8, #0x20                  	// #32
  40df88:	movk	x8, #0x12, lsl #32
  40df8c:	movk	x8, #0x301, lsl #48
  40df90:	str	x8, [sp]
  40df94:	ldr	w8, [x19, #28]
  40df98:	add	w8, w8, #0x1
  40df9c:	stp	w8, w8, [x19, #28]
  40dfa0:	str	w8, [sp, #8]
  40dfa4:	strb	w21, [sp, #16]
  40dfa8:	cbz	x20, 40dfe4 <ferror@plt+0xbbb4>
  40dfac:	mov	x0, sp
  40dfb0:	mov	w1, #0x420                 	// #1056
  40dfb4:	blr	x20
  40dfb8:	cbnz	w0, 40dfe8 <ferror@plt+0xbbb8>
  40dfbc:	ldr	w0, [x19]
  40dfc0:	ldr	w2, [sp]
  40dfc4:	mov	x1, sp
  40dfc8:	mov	w3, wzr
  40dfcc:	bl	402220 <send@plt>
  40dfd0:	b	40dfe8 <ferror@plt+0xbbb8>
  40dfd4:	mov	x0, x19
  40dfd8:	mov	w1, w21
  40dfdc:	bl	40def0 <ferror@plt+0xbac0>
  40dfe0:	b	40dfe8 <ferror@plt+0xbbb8>
  40dfe4:	mov	w0, #0xffffffea            	// #-22
  40dfe8:	add	sp, sp, #0x420
  40dfec:	ldp	x20, x19, [sp, #32]
  40dff0:	ldp	x28, x21, [sp, #16]
  40dff4:	ldp	x29, x30, [sp], #48
  40dff8:	ret
  40dffc:	sub	sp, sp, #0xc0
  40e000:	mov	x9, #0x20                  	// #32
  40e004:	movk	x9, #0x1e, lsl #32
  40e008:	movi	v0.2d, #0x0
  40e00c:	movk	x9, #0x301, lsl #48
  40e010:	stp	x29, x30, [sp, #160]
  40e014:	stp	q0, q0, [sp, #128]
  40e018:	stp	q0, q0, [sp, #96]
  40e01c:	stp	q0, q0, [sp, #64]
  40e020:	stp	q0, q0, [sp, #32]
  40e024:	stp	q0, q0, [sp]
  40e028:	str	x9, [sp]
  40e02c:	ldr	w9, [x0, #28]
  40e030:	str	x19, [sp, #176]
  40e034:	mov	x8, x1
  40e038:	mov	x19, x0
  40e03c:	add	w9, w9, #0x1
  40e040:	stp	w9, w9, [x0, #28]
  40e044:	str	w9, [sp, #8]
  40e048:	mov	w9, #0x7                   	// #7
  40e04c:	mov	x0, sp
  40e050:	mov	w1, #0xa0                  	// #160
  40e054:	add	x29, sp, #0xa0
  40e058:	strb	w9, [sp, #16]
  40e05c:	blr	x8
  40e060:	cbnz	w0, 40e078 <ferror@plt+0xbc48>
  40e064:	ldr	w0, [x19]
  40e068:	mov	x1, sp
  40e06c:	mov	w2, #0xa0                  	// #160
  40e070:	mov	w3, wzr
  40e074:	bl	402220 <send@plt>
  40e078:	ldr	x19, [sp, #176]
  40e07c:	ldp	x29, x30, [sp, #160]
  40e080:	add	sp, sp, #0xc0
  40e084:	ret
  40e088:	sub	sp, sp, #0x30
  40e08c:	mov	x8, #0x1c                  	// #28
  40e090:	movk	x8, #0x5e, lsl #32
  40e094:	movk	x8, #0x301, lsl #48
  40e098:	stp	x29, x30, [sp, #32]
  40e09c:	stp	xzr, xzr, [sp, #8]
  40e0a0:	str	wzr, [sp, #24]
  40e0a4:	str	x8, [sp]
  40e0a8:	ldr	w8, [x0, #28]
  40e0ac:	mov	w3, wzr
  40e0b0:	add	x29, sp, #0x20
  40e0b4:	add	w8, w8, #0x1
  40e0b8:	stp	w8, w8, [x0, #28]
  40e0bc:	stp	w8, wzr, [sp, #8]
  40e0c0:	strb	w1, [sp, #16]
  40e0c4:	str	w2, [sp, #24]
  40e0c8:	ldr	w0, [x0]
  40e0cc:	mov	x1, sp
  40e0d0:	mov	w2, #0x1c                  	// #28
  40e0d4:	bl	402220 <send@plt>
  40e0d8:	ldp	x29, x30, [sp, #32]
  40e0dc:	add	sp, sp, #0x30
  40e0e0:	ret
  40e0e4:	stp	x29, x30, [sp, #-16]!
  40e0e8:	ldr	w0, [x0]
  40e0ec:	mov	w3, wzr
  40e0f0:	sxtw	x2, w2
  40e0f4:	mov	x29, sp
  40e0f8:	bl	402220 <send@plt>
  40e0fc:	ldp	x29, x30, [sp], #16
  40e100:	ret
  40e104:	stp	x29, x30, [sp, #-32]!
  40e108:	stp	x28, x19, [sp, #16]
  40e10c:	mov	x29, sp
  40e110:	sub	sp, sp, #0x400
  40e114:	mov	x19, x0
  40e118:	ldr	w0, [x0]
  40e11c:	mov	w3, wzr
  40e120:	sxtw	x2, w2
  40e124:	bl	402220 <send@plt>
  40e128:	mov	x8, x0
  40e12c:	tbnz	w8, #31, 40e1c8 <ferror@plt+0xbd98>
  40e130:	ldr	w0, [x19]
  40e134:	mov	x1, sp
  40e138:	mov	w2, #0x400                 	// #1024
  40e13c:	mov	w3, #0x42                  	// #66
  40e140:	bl	402120 <recv@plt>
  40e144:	tbnz	w0, #31, 40e198 <ferror@plt+0xbd68>
  40e148:	cmp	w0, #0x10
  40e14c:	b.lt	40e190 <ferror@plt+0xbd60>  // b.tstop
  40e150:	mov	x9, sp
  40e154:	ldr	w10, [x9]
  40e158:	mov	w8, wzr
  40e15c:	cmp	w10, #0x10
  40e160:	b.cc	40e1c8 <ferror@plt+0xbd98>  // b.lo, b.ul, b.last
  40e164:	cmp	w10, w0
  40e168:	b.hi	40e1c8 <ferror@plt+0xbd98>  // b.pmore
  40e16c:	ldrh	w8, [x9, #4]
  40e170:	cmp	w8, #0x2
  40e174:	b.eq	40e1ac <ferror@plt+0xbd7c>  // b.none
  40e178:	add	w8, w10, #0x3
  40e17c:	and	w8, w8, #0xfffffffc
  40e180:	sub	w0, w0, w8
  40e184:	cmp	w0, #0xf
  40e188:	add	x9, x9, x8
  40e18c:	b.gt	40e154 <ferror@plt+0xbd24>
  40e190:	mov	w8, wzr
  40e194:	b	40e1c8 <ferror@plt+0xbd98>
  40e198:	bl	4023b0 <__errno_location@plt>
  40e19c:	ldr	w8, [x0]
  40e1a0:	cmp	w8, #0xb
  40e1a4:	csetm	w8, ne  // ne = any
  40e1a8:	b	40e1c8 <ferror@plt+0xbd98>
  40e1ac:	cmp	w10, #0x23
  40e1b0:	b.ls	40e1dc <ferror@plt+0xbdac>  // b.plast
  40e1b4:	ldr	w8, [x9, #16]
  40e1b8:	neg	w19, w8
  40e1bc:	bl	4023b0 <__errno_location@plt>
  40e1c0:	str	w19, [x0]
  40e1c4:	mov	w8, #0xffffffff            	// #-1
  40e1c8:	mov	w0, w8
  40e1cc:	add	sp, sp, #0x400
  40e1d0:	ldp	x28, x19, [sp, #16]
  40e1d4:	ldp	x29, x30, [sp], #32
  40e1d8:	ret
  40e1dc:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40e1e0:	ldr	x8, [x8, #3992]
  40e1e4:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40e1e8:	add	x0, x0, #0x807
  40e1ec:	mov	w1, #0x10                  	// #16
  40e1f0:	ldr	x3, [x8]
  40e1f4:	mov	w2, #0x1                   	// #1
  40e1f8:	bl	402260 <fwrite@plt>
  40e1fc:	b	40e1c4 <ferror@plt+0xbd94>
  40e200:	sub	sp, sp, #0x90
  40e204:	stp	x29, x30, [sp, #128]
  40e208:	add	x29, sp, #0x80
  40e20c:	add	w8, w3, #0x10
  40e210:	mov	w9, #0x301                 	// #769
  40e214:	sturh	w1, [x29, #-12]
  40e218:	adrp	x10, 411000 <ferror@plt+0xebd0>
  40e21c:	stur	w8, [x29, #-16]
  40e220:	sturh	w9, [x29, #-10]
  40e224:	add	x10, x10, #0xb10
  40e228:	ldr	w8, [x0, #28]
  40e22c:	ldr	x13, [x10]
  40e230:	ldr	w10, [x10, #8]
  40e234:	sub	x11, x29, #0x10
  40e238:	mov	w12, #0x10                  	// #16
  40e23c:	sxtw	x9, w3
  40e240:	add	w8, w8, #0x1
  40e244:	stp	w8, w8, [x0, #28]
  40e248:	stur	x13, [x29, #-32]
  40e24c:	sub	x13, x29, #0x20
  40e250:	stur	w10, [x29, #-24]
  40e254:	mov	w10, #0xc                   	// #12
  40e258:	stp	x11, x12, [sp, #64]
  40e25c:	add	x11, sp, #0x40
  40e260:	stp	x2, x9, [sp, #80]
  40e264:	mov	w9, #0x2                   	// #2
  40e268:	stp	w8, wzr, [x29, #-8]
  40e26c:	str	x13, [sp, #8]
  40e270:	str	w10, [sp, #16]
  40e274:	stp	x11, x9, [sp, #24]
  40e278:	stp	xzr, xzr, [sp, #40]
  40e27c:	str	wzr, [sp, #56]
  40e280:	ldr	w0, [x0]
  40e284:	add	x1, sp, #0x8
  40e288:	mov	w2, wzr
  40e28c:	bl	402070 <sendmsg@plt>
  40e290:	ldp	x29, x30, [sp, #128]
  40e294:	add	sp, sp, #0x90
  40e298:	ret
  40e29c:	sub	sp, sp, #0x70
  40e2a0:	adrp	x8, 411000 <ferror@plt+0xebd0>
  40e2a4:	add	x8, x8, #0xb1c
  40e2a8:	ldr	x9, [x8]
  40e2ac:	ldr	w8, [x8, #8]
  40e2b0:	stp	x29, x30, [sp, #96]
  40e2b4:	add	x29, sp, #0x60
  40e2b8:	stur	x9, [x29, #-16]
  40e2bc:	stur	w8, [x29, #-8]
  40e2c0:	ldr	w8, [x1]
  40e2c4:	sub	x10, x29, #0x10
  40e2c8:	mov	w9, #0xc                   	// #12
  40e2cc:	str	x10, [sp, #8]
  40e2d0:	sub	x10, x29, #0x20
  40e2d4:	str	w9, [sp, #16]
  40e2d8:	mov	w9, #0x1                   	// #1
  40e2dc:	stp	x10, x9, [sp, #24]
  40e2e0:	mov	w9, #0x301                 	// #769
  40e2e4:	stp	xzr, xzr, [sp, #40]
  40e2e8:	str	wzr, [sp, #56]
  40e2ec:	stp	x1, x8, [x29, #-32]
  40e2f0:	strh	w9, [x1, #6]
  40e2f4:	str	wzr, [x1, #12]
  40e2f8:	ldr	w8, [x0, #28]
  40e2fc:	mov	w2, wzr
  40e300:	add	w8, w8, #0x1
  40e304:	stp	w8, w8, [x0, #28]
  40e308:	str	w8, [x1, #8]
  40e30c:	ldr	w0, [x0]
  40e310:	add	x1, sp, #0x8
  40e314:	bl	402070 <sendmsg@plt>
  40e318:	ldp	x29, x30, [sp, #96]
  40e31c:	add	sp, sp, #0x70
  40e320:	ret
  40e324:	sub	sp, sp, #0x40
  40e328:	stp	x1, x2, [sp]
  40e32c:	mov	x1, sp
  40e330:	stp	x29, x30, [sp, #48]
  40e334:	add	x29, sp, #0x30
  40e338:	strh	w3, [sp, #16]
  40e33c:	stp	xzr, xzr, [sp, #32]
  40e340:	str	xzr, [sp, #24]
  40e344:	bl	40e354 <ferror@plt+0xbf24>
  40e348:	ldp	x29, x30, [sp, #48]
  40e34c:	add	sp, sp, #0x40
  40e350:	ret
  40e354:	sub	sp, sp, #0xd0
  40e358:	stp	x29, x30, [sp, #112]
  40e35c:	add	x29, sp, #0x70
  40e360:	stp	x28, x27, [sp, #128]
  40e364:	stp	x20, x19, [sp, #192]
  40e368:	mov	x19, x1
  40e36c:	mov	x20, x0
  40e370:	mov	w28, wzr
  40e374:	sub	x8, x29, #0x10
  40e378:	mov	w9, #0xc                   	// #12
  40e37c:	sub	x10, x29, #0x20
  40e380:	mov	w11, #0x1                   	// #1
  40e384:	stp	x26, x25, [sp, #144]
  40e388:	stp	x24, x23, [sp, #160]
  40e38c:	stp	x22, x21, [sp, #176]
  40e390:	stp	xzr, xzr, [sp, #56]
  40e394:	str	wzr, [sp, #72]
  40e398:	str	x8, [sp, #24]
  40e39c:	str	w9, [sp, #32]
  40e3a0:	stp	x10, x11, [sp, #40]
  40e3a4:	str	x1, [sp, #8]
  40e3a8:	b	40e3c0 <ferror@plt+0xbf90>
  40e3ac:	mov	w21, #0x1                   	// #1
  40e3b0:	mov	w23, w24
  40e3b4:	orr	w8, w21, #0x2
  40e3b8:	cmp	w8, #0x2
  40e3bc:	b.ne	40e5b4 <ferror@plt+0xc184>  // b.any
  40e3c0:	ldr	w0, [x20]
  40e3c4:	add	x1, sp, #0x18
  40e3c8:	add	x2, sp, #0x10
  40e3cc:	bl	40f6b0 <ferror@plt+0xd280>
  40e3d0:	mov	w24, w0
  40e3d4:	tbnz	w0, #31, 40e3ac <ferror@plt+0xbf7c>
  40e3d8:	ldr	x3, [x20, #40]
  40e3dc:	cbz	x3, 40e3f4 <ferror@plt+0xbfc4>
  40e3e0:	ldr	x0, [sp, #16]
  40e3e4:	add	w8, w24, #0x3
  40e3e8:	and	w2, w8, #0xfffffffc
  40e3ec:	mov	w1, #0x1                   	// #1
  40e3f0:	bl	402260 <fwrite@plt>
  40e3f4:	ldr	x8, [x19]
  40e3f8:	cbz	x8, 40e524 <ferror@plt+0xc0f4>
  40e3fc:	mov	w22, wzr
  40e400:	ldr	x26, [sp, #16]
  40e404:	mov	w25, w24
  40e408:	cmp	w25, #0x10
  40e40c:	b.lt	40e510 <ferror@plt+0xc0e0>  // b.tstop
  40e410:	ldr	w8, [x26]
  40e414:	cmp	w8, #0x10
  40e418:	b.cc	40e510 <ferror@plt+0xc0e0>  // b.lo, b.ul, b.last
  40e41c:	cmp	w8, w25
  40e420:	b.hi	40e510 <ferror@plt+0xc0e0>  // b.pmore
  40e424:	ldrh	w8, [x19, #16]
  40e428:	ldrh	w9, [x26, #6]
  40e42c:	bic	w8, w9, w8
  40e430:	strh	w8, [x26, #6]
  40e434:	ldur	w9, [x29, #-12]
  40e438:	cbnz	w9, 40e4d0 <ferror@plt+0xc0a0>
  40e43c:	ldr	w9, [x26, #12]
  40e440:	ldr	w10, [x20, #8]
  40e444:	cmp	w9, w10
  40e448:	b.ne	40e4d0 <ferror@plt+0xc0a0>  // b.any
  40e44c:	ldr	w9, [x26, #8]
  40e450:	ldr	w10, [x20, #32]
  40e454:	cmp	w9, w10
  40e458:	b.ne	40e4d0 <ferror@plt+0xc0a0>  // b.any
  40e45c:	ldrh	w9, [x26, #4]
  40e460:	tst	w8, #0x10
  40e464:	csinc	w28, w28, wzr, eq  // eq = none
  40e468:	cmp	w9, #0x2
  40e46c:	b.eq	40e494 <ferror@plt+0xc064>  // b.none
  40e470:	cmp	w9, #0x3
  40e474:	b.ne	40e4b8 <ferror@plt+0xc088>  // b.any
  40e478:	mov	x0, x26
  40e47c:	bl	40f774 <ferror@plt+0xd344>
  40e480:	tbnz	w0, #31, 40e4a0 <ferror@plt+0xc070>
  40e484:	mov	w21, #0x8                   	// #8
  40e488:	mov	w22, #0x1                   	// #1
  40e48c:	cbz	w21, 40e408 <ferror@plt+0xbfd8>
  40e490:	b	40e508 <ferror@plt+0xc0d8>
  40e494:	mov	x0, x20
  40e498:	mov	x1, x26
  40e49c:	bl	40f82c <ferror@plt+0xd3fc>
  40e4a0:	ldr	x0, [sp, #16]
  40e4a4:	bl	4021f0 <free@plt>
  40e4a8:	mov	w21, #0x1                   	// #1
  40e4ac:	mov	w23, #0xffffffff            	// #-1
  40e4b0:	cbz	w21, 40e408 <ferror@plt+0xbfd8>
  40e4b4:	b	40e508 <ferror@plt+0xc0d8>
  40e4b8:	ldr	x8, [x20, #40]
  40e4bc:	cbnz	x8, 40e4d0 <ferror@plt+0xc0a0>
  40e4c0:	ldp	x8, x1, [x19]
  40e4c4:	mov	x0, x26
  40e4c8:	blr	x8
  40e4cc:	tbnz	w0, #31, 40e4f0 <ferror@plt+0xc0c0>
  40e4d0:	ldr	w8, [x26]
  40e4d4:	mov	w21, wzr
  40e4d8:	add	w8, w8, #0x3
  40e4dc:	and	w8, w8, #0xfffffffc
  40e4e0:	sub	w25, w25, w8
  40e4e4:	add	x26, x26, x8
  40e4e8:	cbz	w21, 40e408 <ferror@plt+0xbfd8>
  40e4ec:	b	40e508 <ferror@plt+0xc0d8>
  40e4f0:	mov	w27, w0
  40e4f4:	ldr	x0, [sp, #16]
  40e4f8:	bl	4021f0 <free@plt>
  40e4fc:	mov	w21, #0x1                   	// #1
  40e500:	mov	w23, w27
  40e504:	cbz	w21, 40e408 <ferror@plt+0xbfd8>
  40e508:	cmp	w21, #0x8
  40e50c:	b.ne	40e514 <ferror@plt+0xc0e4>  // b.any
  40e510:	mov	w21, wzr
  40e514:	cbnz	w21, 40e558 <ferror@plt+0xc128>
  40e518:	ldr	x8, [x19, #24]!
  40e51c:	cbnz	x8, 40e400 <ferror@plt+0xbfd0>
  40e520:	b	40e52c <ferror@plt+0xc0fc>
  40e524:	mov	w22, wzr
  40e528:	mov	w25, wzr
  40e52c:	ldr	x0, [sp, #16]
  40e530:	bl	4021f0 <free@plt>
  40e534:	cbz	w22, 40e548 <ferror@plt+0xc118>
  40e538:	cbnz	w28, 40e560 <ferror@plt+0xc130>
  40e53c:	mov	w23, wzr
  40e540:	mov	w21, #0x1                   	// #1
  40e544:	b	40e558 <ferror@plt+0xc128>
  40e548:	ldrb	w8, [sp, #72]
  40e54c:	tbnz	w8, #5, 40e58c <ferror@plt+0xc15c>
  40e550:	cbnz	w25, 40e5d8 <ferror@plt+0xc1a8>
  40e554:	mov	w21, wzr
  40e558:	ldr	x19, [sp, #8]
  40e55c:	b	40e3b4 <ferror@plt+0xbf84>
  40e560:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40e564:	ldr	x8, [x8, #3992]
  40e568:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40e56c:	mov	w1, #0x2e                  	// #46
  40e570:	mov	w2, #0x1                   	// #1
  40e574:	ldr	x3, [x8]
  40e578:	add	x0, x0, #0xa15
  40e57c:	mov	w21, #0x1                   	// #1
  40e580:	bl	402260 <fwrite@plt>
  40e584:	mov	w23, wzr
  40e588:	b	40e558 <ferror@plt+0xc128>
  40e58c:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40e590:	ldr	x8, [x8, #3992]
  40e594:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40e598:	mov	w1, #0x12                  	// #18
  40e59c:	mov	w2, #0x1                   	// #1
  40e5a0:	ldr	x3, [x8]
  40e5a4:	add	x0, x0, #0x8ad
  40e5a8:	bl	402260 <fwrite@plt>
  40e5ac:	mov	w21, #0x2                   	// #2
  40e5b0:	b	40e558 <ferror@plt+0xc128>
  40e5b4:	mov	w0, w23
  40e5b8:	ldp	x20, x19, [sp, #192]
  40e5bc:	ldp	x22, x21, [sp, #176]
  40e5c0:	ldp	x24, x23, [sp, #160]
  40e5c4:	ldp	x26, x25, [sp, #144]
  40e5c8:	ldp	x28, x27, [sp, #128]
  40e5cc:	ldp	x29, x30, [sp, #112]
  40e5d0:	add	sp, sp, #0xd0
  40e5d4:	ret
  40e5d8:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40e5dc:	ldr	x8, [x8, #3992]
  40e5e0:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40e5e4:	add	x1, x1, #0x8c0
  40e5e8:	mov	w2, w25
  40e5ec:	ldr	x0, [x8]
  40e5f0:	bl	402400 <fprintf@plt>
  40e5f4:	mov	w0, #0x1                   	// #1
  40e5f8:	bl	401e70 <exit@plt>
  40e5fc:	stp	x29, x30, [sp, #-16]!
  40e600:	mov	w3, #0x1                   	// #1
  40e604:	mov	x29, sp
  40e608:	bl	40e614 <ferror@plt+0xc1e4>
  40e60c:	ldp	x29, x30, [sp], #16
  40e610:	ret
  40e614:	sub	sp, sp, #0x20
  40e618:	stp	x29, x30, [sp, #16]
  40e61c:	ldr	w9, [x1]
  40e620:	mov	x8, x2
  40e624:	and	w4, w3, #0x1
  40e628:	mov	w2, #0x1                   	// #1
  40e62c:	stp	x1, x9, [sp]
  40e630:	mov	x1, sp
  40e634:	mov	x3, x8
  40e638:	add	x29, sp, #0x10
  40e63c:	bl	40e664 <ferror@plt+0xc234>
  40e640:	ldp	x29, x30, [sp, #16]
  40e644:	add	sp, sp, #0x20
  40e648:	ret
  40e64c:	stp	x29, x30, [sp, #-16]!
  40e650:	mov	w4, #0x1                   	// #1
  40e654:	mov	x29, sp
  40e658:	bl	40e664 <ferror@plt+0xc234>
  40e65c:	ldp	x29, x30, [sp], #16
  40e660:	ret
  40e664:	sub	sp, sp, #0xf0
  40e668:	stp	x29, x30, [sp, #144]
  40e66c:	add	x29, sp, #0x90
  40e670:	adrp	x8, 411000 <ferror@plt+0xebd0>
  40e674:	sub	x9, x29, #0x10
  40e678:	add	x8, x8, #0xb34
  40e67c:	str	x9, [sp, #56]
  40e680:	mov	w9, #0xc                   	// #12
  40e684:	str	w9, [sp, #64]
  40e688:	ldr	x9, [x8]
  40e68c:	ldr	w8, [x8, #8]
  40e690:	stp	x22, x21, [sp, #208]
  40e694:	stp	x20, x19, [sp, #224]
  40e698:	mov	w22, w4
  40e69c:	mov	x19, x3
  40e6a0:	mov	x20, x2
  40e6a4:	mov	x21, x0
  40e6a8:	stp	x28, x27, [sp, #160]
  40e6ac:	stp	x26, x25, [sp, #176]
  40e6b0:	stp	x24, x23, [sp, #192]
  40e6b4:	stp	x1, x2, [sp, #72]
  40e6b8:	stp	xzr, xzr, [sp, #88]
  40e6bc:	stur	x9, [x29, #-16]
  40e6c0:	stur	w8, [x29, #-8]
  40e6c4:	str	wzr, [sp, #104]
  40e6c8:	cbz	x2, 40e70c <ferror@plt+0xc2dc>
  40e6cc:	ldr	w26, [x21, #28]
  40e6d0:	mov	x8, x20
  40e6d4:	b	40e6e4 <ferror@plt+0xc2b4>
  40e6d8:	subs	x8, x8, #0x1
  40e6dc:	add	x1, x1, #0x10
  40e6e0:	b.eq	40e704 <ferror@plt+0xc2d4>  // b.none
  40e6e4:	ldr	x9, [x1]
  40e6e8:	add	w26, w26, #0x1
  40e6ec:	str	w26, [x9, #8]
  40e6f0:	cbnz	x19, 40e6d8 <ferror@plt+0xc2a8>
  40e6f4:	ldrh	w10, [x9, #6]
  40e6f8:	orr	w10, w10, #0x4
  40e6fc:	strh	w10, [x9, #6]
  40e700:	b	40e6d8 <ferror@plt+0xc2a8>
  40e704:	str	w26, [x21, #28]
  40e708:	b	40e710 <ferror@plt+0xc2e0>
  40e70c:	mov	w26, wzr
  40e710:	ldr	w0, [x21]
  40e714:	add	x1, sp, #0x38
  40e718:	mov	w2, wzr
  40e71c:	bl	402070 <sendmsg@plt>
  40e720:	tbnz	w0, #31, 40ea10 <ferror@plt+0xc5e0>
  40e724:	sub	x8, x29, #0x20
  40e728:	mov	w9, #0x1                   	// #1
  40e72c:	stp	x8, x9, [sp, #72]
  40e730:	ldr	w0, [x21]
  40e734:	add	x1, sp, #0x38
  40e738:	add	x2, sp, #0x30
  40e73c:	bl	40f6b0 <ferror@plt+0xd280>
  40e740:	mov	w23, w0
  40e744:	tbnz	w0, #31, 40e9ec <ferror@plt+0xc5bc>
  40e748:	mov	w8, w26
  40e74c:	eor	w9, w22, #0x1
  40e750:	adrp	x22, 411000 <ferror@plt+0xebd0>
  40e754:	mov	w25, wzr
  40e758:	str	w9, [sp, #12]
  40e75c:	mov	w9, #0x1                   	// #1
  40e760:	add	x22, x22, #0x87c
  40e764:	mov	w24, #0x7                   	// #7
  40e768:	sub	x8, x8, x20
  40e76c:	str	x20, [sp, #16]
  40e770:	str	x8, [sp, #32]
  40e774:	mov	w8, w25
  40e778:	sxtw	x9, w9
  40e77c:	ldr	w2, [sp, #64]
  40e780:	cmp	w2, #0xc
  40e784:	b.ne	40ea38 <ferror@plt+0xc608>  // b.any
  40e788:	cmp	w23, #0x10
  40e78c:	mov	w25, w20
  40e790:	str	x9, [sp, #40]
  40e794:	b.cc	40e988 <ferror@plt+0xc558>  // b.lo, b.ul, b.last
  40e798:	ldr	x27, [sp, #48]
  40e79c:	mvn	w8, w8
  40e7a0:	str	w8, [sp, #28]
  40e7a4:	b	40e7b0 <ferror@plt+0xc380>
  40e7a8:	cmp	w23, #0xf
  40e7ac:	b.ls	40e988 <ferror@plt+0xc558>  // b.plast
  40e7b0:	ldr	w28, [x27]
  40e7b4:	cmp	w28, w23
  40e7b8:	b.gt	40e884 <ferror@plt+0xc454>
  40e7bc:	sub	w8, w28, #0x10
  40e7c0:	tbnz	w8, #31, 40e884 <ferror@plt+0xc454>
  40e7c4:	ldur	w9, [x29, #-12]
  40e7c8:	cbnz	w9, 40e860 <ferror@plt+0xc430>
  40e7cc:	ldr	w9, [x27, #12]
  40e7d0:	ldr	w10, [x21, #8]
  40e7d4:	cmp	w9, w10
  40e7d8:	b.ne	40e860 <ferror@plt+0xc430>  // b.any
  40e7dc:	ldr	w9, [x27, #8]
  40e7e0:	cmp	w9, w26
  40e7e4:	b.hi	40e860 <ferror@plt+0xc430>  // b.pmore
  40e7e8:	ldr	x10, [sp, #32]
  40e7ec:	cmp	x10, x9
  40e7f0:	b.hi	40e860 <ferror@plt+0xc430>  // b.pmore
  40e7f4:	ldrh	w9, [x27, #4]
  40e7f8:	cmp	w9, #0x2
  40e7fc:	b.ne	40e8bc <ferror@plt+0xc48c>  // b.any
  40e800:	mov	x28, x27
  40e804:	ldr	w20, [x28, #16]!
  40e808:	cmp	w8, #0x13
  40e80c:	b.ls	40e8fc <ferror@plt+0xc4cc>  // b.plast
  40e810:	cbz	w20, 40e850 <ferror@plt+0xc420>
  40e814:	mov	x24, x22
  40e818:	neg	w22, w20
  40e81c:	bl	4023b0 <__errno_location@plt>
  40e820:	str	w22, [x0]
  40e824:	ldr	w8, [x21, #36]
  40e828:	ldr	w9, [sp, #12]
  40e82c:	mov	x22, x24
  40e830:	mov	w24, #0x7                   	// #7
  40e834:	cmp	w8, #0x4
  40e838:	cset	w8, eq  // eq = none
  40e83c:	orr	w8, w8, w9
  40e840:	tbnz	w8, #0, 40e850 <ferror@plt+0xc420>
  40e844:	mov	x0, x27
  40e848:	mov	x1, x28
  40e84c:	bl	40f980 <ferror@plt+0xd550>
  40e850:	ldr	x0, [sp, #48]
  40e854:	cbz	x19, 40e8d4 <ferror@plt+0xc4a4>
  40e858:	str	x0, [x19]
  40e85c:	b	40e8d8 <ferror@plt+0xc4a8>
  40e860:	add	w8, w28, #0x3
  40e864:	and	w8, w8, #0xfffffffc
  40e868:	sub	w23, w23, w8
  40e86c:	add	x27, x27, x8
  40e870:	mov	w20, #0x9                   	// #9
  40e874:	cbz	w20, 40e7a8 <ferror@plt+0xc378>
  40e878:	cmp	w20, #0x9
  40e87c:	b.eq	40e7a8 <ferror@plt+0xc378>  // b.none
  40e880:	b	40e958 <ferror@plt+0xc528>
  40e884:	adrp	x9, 421000 <ferror@plt+0x1ebd0>
  40e888:	ldrb	w8, [sp, #104]
  40e88c:	ldr	x9, [x9, #3992]
  40e890:	ldr	x3, [x9]
  40e894:	tbz	w8, #5, 40ea24 <ferror@plt+0xc5f4>
  40e898:	mov	w1, #0x12                  	// #18
  40e89c:	mov	w2, #0x1                   	// #1
  40e8a0:	mov	w20, #0x1                   	// #1
  40e8a4:	mov	x0, x22
  40e8a8:	bl	402260 <fwrite@plt>
  40e8ac:	ldr	x0, [sp, #48]
  40e8b0:	bl	4021f0 <free@plt>
  40e8b4:	mov	w25, #0xffffffff            	// #-1
  40e8b8:	b	40e874 <ferror@plt+0xc444>
  40e8bc:	cbz	x19, 40e920 <ferror@plt+0xc4f0>
  40e8c0:	ldr	x8, [sp, #48]
  40e8c4:	mov	w25, wzr
  40e8c8:	mov	w20, #0x1                   	// #1
  40e8cc:	str	x8, [x19]
  40e8d0:	b	40e874 <ferror@plt+0xc444>
  40e8d4:	bl	4021f0 <free@plt>
  40e8d8:	ldr	w8, [sp, #28]
  40e8dc:	ldr	x9, [sp, #16]
  40e8e0:	ldr	x10, [sp, #40]
  40e8e4:	cmp	w20, #0x0
  40e8e8:	csel	w8, w8, wzr, ne  // ne = any
  40e8ec:	cmp	x10, x9
  40e8f0:	csinc	w20, w24, wzr, cc  // cc = lo, ul, last
  40e8f4:	csel	w25, w25, w8, cc  // cc = lo, ul, last
  40e8f8:	b	40e874 <ferror@plt+0xc444>
  40e8fc:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40e900:	ldr	x8, [x8, #3992]
  40e904:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40e908:	mov	w1, #0x10                  	// #16
  40e90c:	mov	w2, #0x1                   	// #1
  40e910:	ldr	x3, [x8]
  40e914:	mov	w20, #0x1                   	// #1
  40e918:	add	x0, x0, #0x807
  40e91c:	b	40e8a8 <ferror@plt+0xc478>
  40e920:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40e924:	ldr	x8, [x8, #3992]
  40e928:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40e92c:	mov	w1, #0x14                  	// #20
  40e930:	mov	w2, #0x1                   	// #1
  40e934:	ldr	x3, [x8]
  40e938:	add	x0, x0, #0xae2
  40e93c:	bl	402260 <fwrite@plt>
  40e940:	add	w8, w28, #0x3
  40e944:	and	w8, w8, #0xfffffffc
  40e948:	mov	w20, wzr
  40e94c:	sub	w23, w23, w8
  40e950:	add	x27, x27, x8
  40e954:	b	40e874 <ferror@plt+0xc444>
  40e958:	cmp	w20, #0x7
  40e95c:	b.ne	40e9e8 <ferror@plt+0xc5b8>  // b.any
  40e960:	ldr	w0, [x21]
  40e964:	add	x1, sp, #0x38
  40e968:	add	x2, sp, #0x30
  40e96c:	mov	w20, w25
  40e970:	bl	40f6b0 <ferror@plt+0xd280>
  40e974:	ldr	x8, [sp, #40]
  40e978:	mov	w23, w0
  40e97c:	add	x9, x8, #0x1
  40e980:	tbz	w0, #31, 40e77c <ferror@plt+0xc34c>
  40e984:	b	40e9ec <ferror@plt+0xc5bc>
  40e988:	ldr	x0, [sp, #48]
  40e98c:	mov	w20, w25
  40e990:	bl	4021f0 <free@plt>
  40e994:	ldrb	w8, [sp, #104]
  40e998:	ldr	x25, [sp, #40]
  40e99c:	tbnz	w8, #5, 40e9c4 <ferror@plt+0xc594>
  40e9a0:	cbnz	w23, 40ea4c <ferror@plt+0xc61c>
  40e9a4:	ldr	w0, [x21]
  40e9a8:	add	x1, sp, #0x38
  40e9ac:	add	x2, sp, #0x30
  40e9b0:	bl	40f6b0 <ferror@plt+0xd280>
  40e9b4:	mov	w23, w0
  40e9b8:	add	x9, x25, #0x1
  40e9bc:	tbz	w0, #31, 40e774 <ferror@plt+0xc344>
  40e9c0:	b	40e9ec <ferror@plt+0xc5bc>
  40e9c4:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40e9c8:	ldr	x8, [x8, #3992]
  40e9cc:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40e9d0:	mov	w1, #0x12                  	// #18
  40e9d4:	mov	w2, #0x1                   	// #1
  40e9d8:	ldr	x3, [x8]
  40e9dc:	add	x0, x0, #0x8ad
  40e9e0:	bl	402260 <fwrite@plt>
  40e9e4:	b	40e9a4 <ferror@plt+0xc574>
  40e9e8:	mov	w23, w25
  40e9ec:	mov	w0, w23
  40e9f0:	ldp	x20, x19, [sp, #224]
  40e9f4:	ldp	x22, x21, [sp, #208]
  40e9f8:	ldp	x24, x23, [sp, #192]
  40e9fc:	ldp	x26, x25, [sp, #176]
  40ea00:	ldp	x28, x27, [sp, #160]
  40ea04:	ldp	x29, x30, [sp, #144]
  40ea08:	add	sp, sp, #0xf0
  40ea0c:	ret
  40ea10:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40ea14:	add	x0, x0, #0xaac
  40ea18:	bl	401e90 <perror@plt>
  40ea1c:	mov	w23, #0xffffffff            	// #-1
  40ea20:	b	40e9ec <ferror@plt+0xc5bc>
  40ea24:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40ea28:	add	x1, x1, #0x88f
  40ea2c:	mov	x0, x3
  40ea30:	mov	w2, w28
  40ea34:	b	40ea64 <ferror@plt+0xc634>
  40ea38:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40ea3c:	ldr	x8, [x8, #3992]
  40ea40:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40ea44:	add	x1, x1, #0xac5
  40ea48:	b	40ea60 <ferror@plt+0xc630>
  40ea4c:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40ea50:	ldr	x8, [x8, #3992]
  40ea54:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40ea58:	add	x1, x1, #0x8c0
  40ea5c:	mov	w2, w23
  40ea60:	ldr	x0, [x8]
  40ea64:	bl	402400 <fprintf@plt>
  40ea68:	mov	w0, #0x1                   	// #1
  40ea6c:	bl	401e70 <exit@plt>
  40ea70:	stp	x29, x30, [sp, #-16]!
  40ea74:	mov	w3, wzr
  40ea78:	mov	x29, sp
  40ea7c:	bl	40e614 <ferror@plt+0xc1e4>
  40ea80:	ldp	x29, x30, [sp], #16
  40ea84:	ret
  40ea88:	stp	x29, x30, [sp, #-32]!
  40ea8c:	mov	x29, sp
  40ea90:	mov	w8, #0x1                   	// #1
  40ea94:	str	w8, [x29, #28]
  40ea98:	str	x19, [sp, #16]
  40ea9c:	mov	x19, x0
  40eaa0:	ldr	w0, [x0]
  40eaa4:	add	x3, x29, #0x1c
  40eaa8:	mov	w1, #0x10e                 	// #270
  40eaac:	mov	w2, #0x8                   	// #8
  40eab0:	mov	w4, #0x4                   	// #4
  40eab4:	bl	402000 <setsockopt@plt>
  40eab8:	tbnz	w0, #31, 40ead8 <ferror@plt+0xc6a8>
  40eabc:	ldr	w8, [x19, #48]
  40eac0:	mov	w0, wzr
  40eac4:	orr	w8, w8, #0x1
  40eac8:	str	w8, [x19, #48]
  40eacc:	ldr	x19, [sp, #16]
  40ead0:	ldp	x29, x30, [sp], #32
  40ead4:	ret
  40ead8:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40eadc:	add	x0, x0, #0x818
  40eae0:	bl	401e90 <perror@plt>
  40eae4:	mov	w0, #0xffffffff            	// #-1
  40eae8:	b	40eacc <ferror@plt+0xc69c>
  40eaec:	stp	x29, x30, [sp, #-96]!
  40eaf0:	stp	x28, x27, [sp, #16]
  40eaf4:	stp	x26, x25, [sp, #32]
  40eaf8:	stp	x24, x23, [sp, #48]
  40eafc:	stp	x22, x21, [sp, #64]
  40eb00:	stp	x20, x19, [sp, #80]
  40eb04:	mov	x29, sp
  40eb08:	sub	sp, sp, #0x6, lsl #12
  40eb0c:	sub	sp, sp, #0x70
  40eb10:	adrp	x8, 411000 <ferror@plt+0xebd0>
  40eb14:	add	x8, x8, #0xb28
  40eb18:	ldr	x10, [x8]
  40eb1c:	ldr	w8, [x8, #8]
  40eb20:	sub	x9, x29, #0x18
  40eb24:	sub	x22, x29, #0x60
  40eb28:	stur	x9, [x29, #-96]
  40eb2c:	mov	w9, #0xc                   	// #12
  40eb30:	str	w9, [x22, #8]
  40eb34:	sub	x9, x29, #0x28
  40eb38:	stur	x10, [x29, #-24]
  40eb3c:	mov	w10, #0x1                   	// #1
  40eb40:	stp	x9, x10, [x29, #-80]
  40eb44:	stp	xzr, xzr, [x29, #-64]
  40eb48:	str	w8, [x22, #80]
  40eb4c:	str	wzr, [x22, #48]
  40eb50:	ldrb	w8, [x0, #48]
  40eb54:	mov	x19, x2
  40eb58:	mov	x20, x0
  40eb5c:	mov	x21, x1
  40eb60:	tbz	w8, #0, 40eb70 <ferror@plt+0xc740>
  40eb64:	add	x8, sp, #0x10
  40eb68:	mov	w9, #0x2000                	// #8192
  40eb6c:	stp	x8, x9, [x29, #-64]
  40eb70:	add	x8, sp, #0x2, lsl #12
  40eb74:	add	x8, x8, #0x10
  40eb78:	mov	w24, #0x4000                	// #16384
  40eb7c:	stur	x8, [x29, #-40]
  40eb80:	b	40ebb8 <ferror@plt+0xc788>
  40eb84:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40eb88:	ldr	x8, [x8, #3992]
  40eb8c:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40eb90:	mov	w1, #0xf                   	// #15
  40eb94:	mov	w2, #0x1                   	// #1
  40eb98:	ldr	x3, [x8]
  40eb9c:	add	x0, x0, #0x84f
  40eba0:	mov	w23, #0x1                   	// #1
  40eba4:	bl	402260 <fwrite@plt>
  40eba8:	mov	w26, #0xffffffff            	// #-1
  40ebac:	orr	w8, w23, #0x2
  40ebb0:	cmp	w8, #0x2
  40ebb4:	b.ne	40ed84 <ferror@plt+0xc954>  // b.any
  40ebb8:	stur	x24, [x29, #-32]
  40ebbc:	ldr	w0, [x20]
  40ebc0:	sub	x1, x29, #0x60
  40ebc4:	mov	w2, wzr
  40ebc8:	bl	401e40 <recvmsg@plt>
  40ebcc:	mov	x27, x0
  40ebd0:	tbnz	w27, #31, 40ec88 <ferror@plt+0xc858>
  40ebd4:	cbz	w27, 40eb84 <ferror@plt+0xc754>
  40ebd8:	ldr	w2, [x22, #8]
  40ebdc:	cmp	w2, #0xc
  40ebe0:	b.ne	40edac <ferror@plt+0xc97c>  // b.any
  40ebe4:	ldrb	w8, [x20, #48]
  40ebe8:	tbnz	w8, #0, 40ecfc <ferror@plt+0xc8cc>
  40ebec:	add	x28, sp, #0x2, lsl #12
  40ebf0:	add	x28, x28, #0x10
  40ebf4:	b	40ec04 <ferror@plt+0xc7d4>
  40ebf8:	mov	w23, #0x1                   	// #1
  40ebfc:	mov	w26, w0
  40ec00:	cbnz	w23, 40ebac <ferror@plt+0xc77c>
  40ec04:	cmp	w27, #0x10
  40ec08:	b.cc	40ece8 <ferror@plt+0xc8b8>  // b.lo, b.ul, b.last
  40ec0c:	ldr	w25, [x28]
  40ec10:	cmp	w25, w27
  40ec14:	b.gt	40ec50 <ferror@plt+0xc820>
  40ec18:	sub	w8, w25, #0x10
  40ec1c:	tbnz	w8, #31, 40ec50 <ferror@plt+0xc820>
  40ec20:	add	x0, sp, #0x8
  40ec24:	mov	x1, x28
  40ec28:	mov	x2, x19
  40ec2c:	blr	x21
  40ec30:	tbnz	w0, #31, 40ebf8 <ferror@plt+0xc7c8>
  40ec34:	add	w8, w25, #0x3
  40ec38:	and	w8, w8, #0xfffffffc
  40ec3c:	mov	w23, wzr
  40ec40:	sub	w27, w27, w8
  40ec44:	add	x28, x28, x8
  40ec48:	cbz	wzr, 40ec04 <ferror@plt+0xc7d4>
  40ec4c:	b	40ebac <ferror@plt+0xc77c>
  40ec50:	adrp	x9, 421000 <ferror@plt+0x1ebd0>
  40ec54:	ldrb	w8, [x22, #48]
  40ec58:	ldr	x9, [x9, #3992]
  40ec5c:	ldr	x3, [x9]
  40ec60:	tbz	w8, #5, 40edc0 <ferror@plt+0xc990>
  40ec64:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40ec68:	mov	w1, #0x12                  	// #18
  40ec6c:	mov	w2, #0x1                   	// #1
  40ec70:	add	x0, x0, #0x87c
  40ec74:	mov	w23, #0x1                   	// #1
  40ec78:	bl	402260 <fwrite@plt>
  40ec7c:	mov	w26, #0xffffffff            	// #-1
  40ec80:	cbz	w23, 40ec04 <ferror@plt+0xc7d4>
  40ec84:	b	40ebac <ferror@plt+0xc77c>
  40ec88:	bl	4023b0 <__errno_location@plt>
  40ec8c:	mov	x25, x0
  40ec90:	ldr	w0, [x0]
  40ec94:	mov	w23, #0x2                   	// #2
  40ec98:	cmp	w0, #0x4
  40ec9c:	b.eq	40ebac <ferror@plt+0xc77c>  // b.none
  40eca0:	cmp	w0, #0xb
  40eca4:	b.eq	40ebac <ferror@plt+0xc77c>  // b.none
  40eca8:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40ecac:	ldr	x8, [x8, #3992]
  40ecb0:	ldr	x27, [x8]
  40ecb4:	bl	4020f0 <strerror@plt>
  40ecb8:	ldr	w3, [x25]
  40ecbc:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40ecc0:	mov	x2, x0
  40ecc4:	mov	x0, x27
  40ecc8:	add	x1, x1, #0x830
  40eccc:	bl	402400 <fprintf@plt>
  40ecd0:	ldr	w8, [x25]
  40ecd4:	cmp	w8, #0x69
  40ecd8:	mov	w8, #0x1                   	// #1
  40ecdc:	cinc	w23, w8, eq  // eq = none
  40ece0:	csinv	w26, w26, wzr, eq  // eq = none
  40ece4:	b	40ebac <ferror@plt+0xc77c>
  40ece8:	ldrb	w8, [x22, #48]
  40ecec:	tbnz	w8, #5, 40ed5c <ferror@plt+0xc92c>
  40ecf0:	cbnz	w27, 40edd4 <ferror@plt+0xc9a4>
  40ecf4:	mov	w23, wzr
  40ecf8:	b	40ebac <ferror@plt+0xc77c>
  40ecfc:	ldur	x1, [x29, #-64]
  40ed00:	mov	w8, #0xffffffff            	// #-1
  40ed04:	str	w8, [sp, #8]
  40ed08:	cbz	x1, 40ebec <ferror@plt+0xc7bc>
  40ed0c:	ldur	x8, [x29, #-56]
  40ed10:	cmp	x8, #0x10
  40ed14:	b.cs	40ed2c <ferror@plt+0xc8fc>  // b.hs, b.nlast
  40ed18:	b	40ebec <ferror@plt+0xc7bc>
  40ed1c:	sub	x0, x29, #0x60
  40ed20:	bl	401ea0 <__cmsg_nxthdr@plt>
  40ed24:	mov	x1, x0
  40ed28:	cbz	x0, 40ebec <ferror@plt+0xc7bc>
  40ed2c:	ldr	w8, [x1, #8]
  40ed30:	cmp	w8, #0x10e
  40ed34:	b.ne	40ed1c <ferror@plt+0xc8ec>  // b.any
  40ed38:	ldr	w8, [x1, #12]
  40ed3c:	cmp	w8, #0x8
  40ed40:	b.ne	40ed1c <ferror@plt+0xc8ec>  // b.any
  40ed44:	ldr	x8, [x1]
  40ed48:	cmp	x8, #0x14
  40ed4c:	b.ne	40ed1c <ferror@plt+0xc8ec>  // b.any
  40ed50:	ldr	w8, [x1, #16]
  40ed54:	str	w8, [sp, #8]
  40ed58:	b	40ed1c <ferror@plt+0xc8ec>
  40ed5c:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40ed60:	ldr	x8, [x8, #3992]
  40ed64:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40ed68:	mov	w1, #0x12                  	// #18
  40ed6c:	mov	w2, #0x1                   	// #1
  40ed70:	ldr	x3, [x8]
  40ed74:	add	x0, x0, #0x8ad
  40ed78:	bl	402260 <fwrite@plt>
  40ed7c:	mov	w23, #0x2                   	// #2
  40ed80:	b	40ebac <ferror@plt+0xc77c>
  40ed84:	mov	w0, w26
  40ed88:	add	sp, sp, #0x6, lsl #12
  40ed8c:	add	sp, sp, #0x70
  40ed90:	ldp	x20, x19, [sp, #80]
  40ed94:	ldp	x22, x21, [sp, #64]
  40ed98:	ldp	x24, x23, [sp, #48]
  40ed9c:	ldp	x26, x25, [sp, #32]
  40eda0:	ldp	x28, x27, [sp, #16]
  40eda4:	ldp	x29, x30, [sp], #96
  40eda8:	ret
  40edac:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40edb0:	ldr	x8, [x8, #3992]
  40edb4:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40edb8:	add	x1, x1, #0x85f
  40edbc:	b	40ede8 <ferror@plt+0xc9b8>
  40edc0:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40edc4:	add	x1, x1, #0x88f
  40edc8:	mov	x0, x3
  40edcc:	mov	w2, w25
  40edd0:	b	40edec <ferror@plt+0xc9bc>
  40edd4:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40edd8:	ldr	x8, [x8, #3992]
  40eddc:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40ede0:	add	x1, x1, #0x8c0
  40ede4:	mov	w2, w27
  40ede8:	ldr	x0, [x8]
  40edec:	bl	402400 <fprintf@plt>
  40edf0:	mov	w0, #0x1                   	// #1
  40edf4:	bl	401e70 <exit@plt>
  40edf8:	stp	x29, x30, [sp, #-96]!
  40edfc:	stp	x28, x27, [sp, #16]
  40ee00:	stp	x26, x25, [sp, #32]
  40ee04:	stp	x24, x23, [sp, #48]
  40ee08:	stp	x22, x21, [sp, #64]
  40ee0c:	stp	x20, x19, [sp, #80]
  40ee10:	mov	x29, sp
  40ee14:	sub	sp, sp, #0x4, lsl #12
  40ee18:	sub	sp, sp, #0x10
  40ee1c:	adrp	x28, 421000 <ferror@plt+0x1ebd0>
  40ee20:	ldr	x28, [x28, #3992]
  40ee24:	add	x8, sp, #0x8
  40ee28:	adrp	x22, 411000 <ferror@plt+0xebd0>
  40ee2c:	adrp	x23, 411000 <ferror@plt+0xebd0>
  40ee30:	adrp	x25, 411000 <ferror@plt+0xebd0>
  40ee34:	mov	x19, x2
  40ee38:	mov	x20, x1
  40ee3c:	mov	x21, x0
  40ee40:	add	x22, x22, #0x910
  40ee44:	add	x23, x23, #0x8ed
  40ee48:	add	x24, x8, #0x10
  40ee4c:	add	x25, x25, #0x8d7
  40ee50:	b	40ee78 <ferror@plt+0xca48>
  40ee54:	add	x1, sp, #0x8
  40ee58:	mov	x0, xzr
  40ee5c:	mov	x2, x19
  40ee60:	blr	x20
  40ee64:	cmp	w0, #0x0
  40ee68:	mvn	w8, w0
  40ee6c:	csel	w26, w0, w26, lt  // lt = tstop
  40ee70:	lsr	w8, w8, #31
  40ee74:	tbz	w8, #0, 40ef60 <ferror@plt+0xcb30>
  40ee78:	add	x0, sp, #0x8
  40ee7c:	mov	w1, #0x1                   	// #1
  40ee80:	mov	w2, #0x10                  	// #16
  40ee84:	mov	x3, x21
  40ee88:	bl	4021b0 <fread@plt>
  40ee8c:	cmp	x0, #0x10
  40ee90:	b.eq	40eebc <ferror@plt+0xca8c>  // b.none
  40ee94:	mov	x27, x0
  40ee98:	cbnz	x0, 40eef4 <ferror@plt+0xcac4>
  40ee9c:	mov	x0, x21
  40eea0:	bl	402150 <feof@plt>
  40eea4:	cbz	w0, 40eeb4 <ferror@plt+0xca84>
  40eea8:	mov	w26, wzr
  40eeac:	mov	w8, wzr
  40eeb0:	b	40ee74 <ferror@plt+0xca44>
  40eeb4:	cmp	x27, #0x10
  40eeb8:	b.ne	40eef4 <ferror@plt+0xcac4>  // b.any
  40eebc:	ldr	w27, [sp, #8]
  40eec0:	cmp	w27, #0x4, lsl #12
  40eec4:	b.hi	40ef3c <ferror@plt+0xcb0c>  // b.pmore
  40eec8:	sub	w8, w27, #0x10
  40eecc:	tbnz	w8, #31, 40ef3c <ferror@plt+0xcb0c>
  40eed0:	sub	w8, w27, #0xd
  40eed4:	and	w27, w8, #0xfffffffc
  40eed8:	mov	w1, #0x1                   	// #1
  40eedc:	mov	x0, x24
  40eee0:	mov	x2, x27
  40eee4:	mov	x3, x21
  40eee8:	bl	4021b0 <fread@plt>
  40eeec:	cmp	x0, x27
  40eef0:	b.eq	40ee54 <ferror@plt+0xca24>  // b.none
  40eef4:	mov	x0, x21
  40eef8:	bl	402430 <ferror@plt>
  40eefc:	cbnz	w0, 40ef18 <ferror@plt+0xcae8>
  40ef00:	mov	x0, x21
  40ef04:	bl	402150 <feof@plt>
  40ef08:	cbnz	w0, 40ef24 <ferror@plt+0xcaf4>
  40ef0c:	mov	w8, wzr
  40ef10:	mov	w26, #0xffffffff            	// #-1
  40ef14:	b	40ee74 <ferror@plt+0xca44>
  40ef18:	mov	x0, x25
  40ef1c:	bl	401e90 <perror@plt>
  40ef20:	b	40ef00 <ferror@plt+0xcad0>
  40ef24:	ldr	x3, [x28]
  40ef28:	mov	w1, #0x22                  	// #34
  40ef2c:	mov	w2, #0x1                   	// #1
  40ef30:	mov	x0, x23
  40ef34:	bl	402260 <fwrite@plt>
  40ef38:	b	40ef0c <ferror@plt+0xcadc>
  40ef3c:	ldr	x26, [x28]
  40ef40:	mov	x0, x21
  40ef44:	bl	401f00 <ftell@plt>
  40ef48:	mov	x3, x0
  40ef4c:	mov	x0, x26
  40ef50:	mov	x1, x22
  40ef54:	mov	w2, w27
  40ef58:	bl	402400 <fprintf@plt>
  40ef5c:	b	40ef0c <ferror@plt+0xcadc>
  40ef60:	mov	w0, w26
  40ef64:	add	sp, sp, #0x4, lsl #12
  40ef68:	add	sp, sp, #0x10
  40ef6c:	ldp	x20, x19, [sp, #80]
  40ef70:	ldp	x22, x21, [sp, #64]
  40ef74:	ldp	x24, x23, [sp, #48]
  40ef78:	ldp	x26, x25, [sp, #32]
  40ef7c:	ldp	x28, x27, [sp, #16]
  40ef80:	ldp	x29, x30, [sp], #96
  40ef84:	ret
  40ef88:	stp	x29, x30, [sp, #-16]!
  40ef8c:	mov	x3, xzr
  40ef90:	mov	w4, wzr
  40ef94:	mov	x29, sp
  40ef98:	bl	40efa4 <ferror@plt+0xcb74>
  40ef9c:	ldp	x29, x30, [sp], #16
  40efa0:	ret
  40efa4:	stp	x29, x30, [sp, #-32]!
  40efa8:	stp	x20, x19, [sp, #16]
  40efac:	ldr	w9, [x0]
  40efb0:	add	w10, w4, #0x7
  40efb4:	and	w10, w10, #0xfffffffc
  40efb8:	mov	x29, sp
  40efbc:	add	w9, w9, #0x3
  40efc0:	and	x9, x9, #0xfffffffc
  40efc4:	add	w20, w9, w10
  40efc8:	cmp	w20, w1
  40efcc:	b.hi	40f00c <ferror@plt+0xcbdc>  // b.pmore
  40efd0:	mov	x19, x0
  40efd4:	add	x8, x0, x9
  40efd8:	add	w9, w4, #0x4
  40efdc:	strh	w2, [x8, #2]
  40efe0:	strh	w9, [x8]
  40efe4:	cbz	w4, 40eff8 <ferror@plt+0xcbc8>
  40efe8:	sxtw	x2, w4
  40efec:	add	x0, x8, #0x4
  40eff0:	mov	x1, x3
  40eff4:	bl	401e20 <memcpy@plt>
  40eff8:	mov	w0, wzr
  40effc:	str	w20, [x19]
  40f000:	ldp	x20, x19, [sp, #16]
  40f004:	ldp	x29, x30, [sp], #32
  40f008:	ret
  40f00c:	adrp	x9, 421000 <ferror@plt+0x1ebd0>
  40f010:	ldr	x9, [x9, #3992]
  40f014:	mov	w8, w1
  40f018:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40f01c:	add	x1, x1, #0x933
  40f020:	ldr	x0, [x9]
  40f024:	mov	w2, w8
  40f028:	bl	402400 <fprintf@plt>
  40f02c:	mov	w0, #0xffffffff            	// #-1
  40f030:	b	40f000 <ferror@plt+0xcbd0>
  40f034:	sub	sp, sp, #0x20
  40f038:	stp	x29, x30, [sp, #16]
  40f03c:	add	x29, sp, #0x10
  40f040:	sturb	w3, [x29, #-4]
  40f044:	sub	x3, x29, #0x4
  40f048:	mov	w4, #0x1                   	// #1
  40f04c:	bl	40efa4 <ferror@plt+0xcb74>
  40f050:	ldp	x29, x30, [sp, #16]
  40f054:	add	sp, sp, #0x20
  40f058:	ret
  40f05c:	sub	sp, sp, #0x20
  40f060:	stp	x29, x30, [sp, #16]
  40f064:	add	x29, sp, #0x10
  40f068:	sturh	w3, [x29, #-4]
  40f06c:	sub	x3, x29, #0x4
  40f070:	mov	w4, #0x2                   	// #2
  40f074:	bl	40efa4 <ferror@plt+0xcb74>
  40f078:	ldp	x29, x30, [sp, #16]
  40f07c:	add	sp, sp, #0x20
  40f080:	ret
  40f084:	sub	sp, sp, #0x20
  40f088:	stp	x29, x30, [sp, #16]
  40f08c:	add	x29, sp, #0x10
  40f090:	stur	w3, [x29, #-4]
  40f094:	sub	x3, x29, #0x4
  40f098:	mov	w4, #0x4                   	// #4
  40f09c:	bl	40efa4 <ferror@plt+0xcb74>
  40f0a0:	ldp	x29, x30, [sp, #16]
  40f0a4:	add	sp, sp, #0x20
  40f0a8:	ret
  40f0ac:	sub	sp, sp, #0x20
  40f0b0:	str	x3, [sp, #8]
  40f0b4:	add	x3, sp, #0x8
  40f0b8:	mov	w4, #0x8                   	// #8
  40f0bc:	stp	x29, x30, [sp, #16]
  40f0c0:	add	x29, sp, #0x10
  40f0c4:	bl	40efa4 <ferror@plt+0xcb74>
  40f0c8:	ldp	x29, x30, [sp, #16]
  40f0cc:	add	sp, sp, #0x20
  40f0d0:	ret
  40f0d4:	stp	x29, x30, [sp, #-48]!
  40f0d8:	stp	x22, x21, [sp, #16]
  40f0dc:	mov	x22, x0
  40f0e0:	mov	x0, x3
  40f0e4:	stp	x20, x19, [sp, #32]
  40f0e8:	mov	x29, sp
  40f0ec:	mov	x19, x3
  40f0f0:	mov	w20, w2
  40f0f4:	mov	w21, w1
  40f0f8:	bl	401e60 <strlen@plt>
  40f0fc:	add	w4, w0, #0x1
  40f100:	mov	x0, x22
  40f104:	mov	w1, w21
  40f108:	mov	w2, w20
  40f10c:	mov	x3, x19
  40f110:	bl	40efa4 <ferror@plt+0xcb74>
  40f114:	ldp	x20, x19, [sp, #32]
  40f118:	ldp	x22, x21, [sp, #16]
  40f11c:	ldp	x29, x30, [sp], #48
  40f120:	ret
  40f124:	stp	x29, x30, [sp, #-48]!
  40f128:	stp	x22, x21, [sp, #16]
  40f12c:	stp	x20, x19, [sp, #32]
  40f130:	ldr	w9, [x0]
  40f134:	add	w10, w3, #0x3
  40f138:	and	w22, w10, #0xfffffffc
  40f13c:	mov	x29, sp
  40f140:	add	w9, w9, #0x3
  40f144:	and	w9, w9, #0xfffffffc
  40f148:	add	w10, w9, w22
  40f14c:	cmp	w10, w1
  40f150:	b.hi	40f1b8 <ferror@plt+0xcd88>  // b.pmore
  40f154:	mov	w20, w3
  40f158:	sxtw	x21, w20
  40f15c:	mov	x19, x0
  40f160:	add	x0, x0, w9, uxtw
  40f164:	mov	x1, x2
  40f168:	mov	x2, x21
  40f16c:	bl	401e20 <memcpy@plt>
  40f170:	ldr	w8, [x19]
  40f174:	sub	w2, w22, w20
  40f178:	mov	w1, wzr
  40f17c:	add	w8, w8, #0x3
  40f180:	and	w8, w8, #0xfffffffc
  40f184:	add	x8, x19, x8
  40f188:	add	x0, x8, x21
  40f18c:	bl	402050 <memset@plt>
  40f190:	ldr	w8, [x19]
  40f194:	mov	w0, wzr
  40f198:	add	w8, w8, #0x3
  40f19c:	and	w8, w8, #0xfffffffc
  40f1a0:	add	w8, w8, w22
  40f1a4:	str	w8, [x19]
  40f1a8:	ldp	x20, x19, [sp, #32]
  40f1ac:	ldp	x22, x21, [sp, #16]
  40f1b0:	ldp	x29, x30, [sp], #48
  40f1b4:	ret
  40f1b8:	adrp	x9, 421000 <ferror@plt+0x1ebd0>
  40f1bc:	ldr	x9, [x9, #3992]
  40f1c0:	mov	w8, w1
  40f1c4:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40f1c8:	add	x1, x1, #0x962
  40f1cc:	ldr	x0, [x9]
  40f1d0:	mov	w2, w8
  40f1d4:	bl	402400 <fprintf@plt>
  40f1d8:	mov	w0, #0xffffffff            	// #-1
  40f1dc:	b	40f1a8 <ferror@plt+0xcd78>
  40f1e0:	stp	x29, x30, [sp, #-32]!
  40f1e4:	ldr	w8, [x0]
  40f1e8:	mov	x3, xzr
  40f1ec:	mov	w4, wzr
  40f1f0:	str	x19, [sp, #16]
  40f1f4:	add	w8, w8, #0x3
  40f1f8:	and	w8, w8, #0xfffffffc
  40f1fc:	mov	x29, sp
  40f200:	add	x19, x0, x8
  40f204:	bl	40efa4 <ferror@plt+0xcb74>
  40f208:	mov	x0, x19
  40f20c:	ldr	x19, [sp, #16]
  40f210:	ldp	x29, x30, [sp], #32
  40f214:	ret
  40f218:	ldr	w8, [x0]
  40f21c:	add	w9, w8, #0x3
  40f220:	and	w9, w9, #0xfffc
  40f224:	add	w9, w0, w9
  40f228:	sub	w9, w9, w1
  40f22c:	mov	w0, w8
  40f230:	strh	w9, [x1]
  40f234:	ret
  40f238:	stp	x29, x30, [sp, #-48]!
  40f23c:	stp	x22, x21, [sp, #16]
  40f240:	stp	x20, x19, [sp, #32]
  40f244:	ldr	w8, [x0]
  40f248:	mov	x29, sp
  40f24c:	mov	w19, w2
  40f250:	mov	w20, w1
  40f254:	add	w8, w8, #0x3
  40f258:	and	w8, w8, #0xfffffffc
  40f25c:	mov	x21, x0
  40f260:	add	x22, x0, x8
  40f264:	bl	40efa4 <ferror@plt+0xcb74>
  40f268:	mov	x0, x21
  40f26c:	mov	w1, w20
  40f270:	mov	w2, w19
  40f274:	bl	40f1e0 <ferror@plt+0xcdb0>
  40f278:	mov	x0, x22
  40f27c:	ldp	x20, x19, [sp, #32]
  40f280:	ldp	x22, x21, [sp, #16]
  40f284:	ldp	x29, x30, [sp], #48
  40f288:	ret
  40f28c:	stp	x29, x30, [sp, #-32]!
  40f290:	ldr	w9, [x0]
  40f294:	ldrh	w8, [x1]
  40f298:	str	x19, [sp, #16]
  40f29c:	mov	x19, x0
  40f2a0:	add	w9, w9, #0x3
  40f2a4:	add	w8, w8, #0x3
  40f2a8:	and	w9, w9, #0xfffc
  40f2ac:	and	x8, x8, #0x1fffc
  40f2b0:	add	w9, w19, w9
  40f2b4:	add	x8, x1, x8
  40f2b8:	sub	w9, w9, w1
  40f2bc:	strh	w9, [x1]
  40f2c0:	mov	x1, x8
  40f2c4:	mov	x29, sp
  40f2c8:	bl	40f218 <ferror@plt+0xcde8>
  40f2cc:	ldr	w0, [x19]
  40f2d0:	ldr	x19, [sp, #16]
  40f2d4:	ldp	x29, x30, [sp], #32
  40f2d8:	ret
  40f2dc:	stp	x29, x30, [sp, #-16]!
  40f2e0:	ldrh	w9, [x0]
  40f2e4:	mov	x29, sp
  40f2e8:	add	w9, w9, #0x3
  40f2ec:	and	x9, x9, #0x1fffc
  40f2f0:	add	w10, w9, #0x8
  40f2f4:	cmp	w10, w1
  40f2f8:	b.hi	40f330 <ferror@plt+0xcf00>  // b.pmore
  40f2fc:	add	x9, x0, x9
  40f300:	mov	w10, #0x8                   	// #8
  40f304:	strh	w2, [x9, #2]
  40f308:	strh	w10, [x9]
  40f30c:	str	w3, [x9, #4]
  40f310:	ldrh	w9, [x0]
  40f314:	mov	w8, wzr
  40f318:	add	w9, w9, #0xb
  40f31c:	and	w9, w9, #0xfffc
  40f320:	strh	w9, [x0]
  40f324:	mov	w0, w8
  40f328:	ldp	x29, x30, [sp], #16
  40f32c:	ret
  40f330:	adrp	x9, 421000 <ferror@plt+0x1ebd0>
  40f334:	ldr	x9, [x9, #3992]
  40f338:	mov	w8, w1
  40f33c:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40f340:	add	x1, x1, #0x990
  40f344:	ldr	x0, [x9]
  40f348:	mov	w2, w8
  40f34c:	bl	402400 <fprintf@plt>
  40f350:	mov	w8, #0xffffffff            	// #-1
  40f354:	b	40f324 <ferror@plt+0xcef4>
  40f358:	stp	x29, x30, [sp, #-32]!
  40f35c:	stp	x20, x19, [sp, #16]
  40f360:	ldrh	w9, [x0]
  40f364:	add	w10, w4, #0x7
  40f368:	and	w20, w10, #0xfffffffc
  40f36c:	mov	x29, sp
  40f370:	add	w9, w9, #0x3
  40f374:	and	x9, x9, #0x1fffc
  40f378:	add	w10, w9, w20
  40f37c:	cmp	w10, w1
  40f380:	b.hi	40f3d0 <ferror@plt+0xcfa0>  // b.pmore
  40f384:	mov	x19, x0
  40f388:	add	x8, x0, x9
  40f38c:	add	w9, w4, #0x4
  40f390:	strh	w2, [x8, #2]
  40f394:	strh	w9, [x8]
  40f398:	cbz	w4, 40f3ac <ferror@plt+0xcf7c>
  40f39c:	sxtw	x2, w4
  40f3a0:	add	x0, x8, #0x4
  40f3a4:	mov	x1, x3
  40f3a8:	bl	401e20 <memcpy@plt>
  40f3ac:	ldrh	w8, [x19]
  40f3b0:	mov	w0, wzr
  40f3b4:	add	w8, w8, #0x3
  40f3b8:	and	w8, w8, #0xfffc
  40f3bc:	add	w8, w8, w20
  40f3c0:	strh	w8, [x19]
  40f3c4:	ldp	x20, x19, [sp, #16]
  40f3c8:	ldp	x29, x30, [sp], #32
  40f3cc:	ret
  40f3d0:	adrp	x9, 421000 <ferror@plt+0x1ebd0>
  40f3d4:	ldr	x9, [x9, #3992]
  40f3d8:	mov	w8, w1
  40f3dc:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40f3e0:	add	x1, x1, #0x9c5
  40f3e4:	ldr	x0, [x9]
  40f3e8:	mov	w2, w8
  40f3ec:	bl	402400 <fprintf@plt>
  40f3f0:	mov	w0, #0xffffffff            	// #-1
  40f3f4:	b	40f3c4 <ferror@plt+0xcf94>
  40f3f8:	sub	sp, sp, #0x20
  40f3fc:	stp	x29, x30, [sp, #16]
  40f400:	add	x29, sp, #0x10
  40f404:	sturb	w3, [x29, #-4]
  40f408:	sub	x3, x29, #0x4
  40f40c:	mov	w4, #0x1                   	// #1
  40f410:	bl	40f358 <ferror@plt+0xcf28>
  40f414:	ldp	x29, x30, [sp, #16]
  40f418:	add	sp, sp, #0x20
  40f41c:	ret
  40f420:	sub	sp, sp, #0x20
  40f424:	stp	x29, x30, [sp, #16]
  40f428:	add	x29, sp, #0x10
  40f42c:	sturh	w3, [x29, #-4]
  40f430:	sub	x3, x29, #0x4
  40f434:	mov	w4, #0x2                   	// #2
  40f438:	bl	40f358 <ferror@plt+0xcf28>
  40f43c:	ldp	x29, x30, [sp, #16]
  40f440:	add	sp, sp, #0x20
  40f444:	ret
  40f448:	sub	sp, sp, #0x20
  40f44c:	str	x3, [sp, #8]
  40f450:	add	x3, sp, #0x8
  40f454:	mov	w4, #0x8                   	// #8
  40f458:	stp	x29, x30, [sp, #16]
  40f45c:	add	x29, sp, #0x10
  40f460:	bl	40f358 <ferror@plt+0xcf28>
  40f464:	ldp	x29, x30, [sp, #16]
  40f468:	add	sp, sp, #0x20
  40f46c:	ret
  40f470:	stp	x29, x30, [sp, #-32]!
  40f474:	ldrh	w8, [x0]
  40f478:	mov	x3, xzr
  40f47c:	mov	w4, wzr
  40f480:	str	x19, [sp, #16]
  40f484:	add	w8, w8, #0x3
  40f488:	and	x8, x8, #0x1fffc
  40f48c:	mov	x29, sp
  40f490:	add	x19, x0, x8
  40f494:	bl	40f358 <ferror@plt+0xcf28>
  40f498:	ldrh	w8, [x19, #2]
  40f49c:	mov	x0, x19
  40f4a0:	orr	w8, w8, #0x8000
  40f4a4:	strh	w8, [x19, #2]
  40f4a8:	ldr	x19, [sp, #16]
  40f4ac:	ldp	x29, x30, [sp], #32
  40f4b0:	ret
  40f4b4:	ldrh	w8, [x0]
  40f4b8:	add	w8, w8, #0x3
  40f4bc:	and	w8, w8, #0xfffc
  40f4c0:	add	w8, w0, w8
  40f4c4:	sub	w8, w8, w1
  40f4c8:	strh	w8, [x1]
  40f4cc:	ldrh	w0, [x0]
  40f4d0:	ret
  40f4d4:	stp	x29, x30, [sp, #-16]!
  40f4d8:	mov	w4, wzr
  40f4dc:	mov	x29, sp
  40f4e0:	bl	40f4f0 <ferror@plt+0xd0c0>
  40f4e4:	mov	w0, wzr
  40f4e8:	ldp	x29, x30, [sp], #16
  40f4ec:	ret
  40f4f0:	stp	x29, x30, [sp, #-64]!
  40f4f4:	add	w8, w1, #0x1
  40f4f8:	stp	x22, x21, [sp, #32]
  40f4fc:	stp	x20, x19, [sp, #48]
  40f500:	mov	x20, x2
  40f504:	mov	w21, w1
  40f508:	sbfiz	x2, x8, #3, #32
  40f50c:	mov	w1, wzr
  40f510:	str	x23, [sp, #16]
  40f514:	mov	x29, sp
  40f518:	mov	w23, w4
  40f51c:	mov	w19, w3
  40f520:	mov	x22, x0
  40f524:	bl	402050 <memset@plt>
  40f528:	cmp	w19, #0x4
  40f52c:	b.lt	40f588 <ferror@plt+0xd158>  // b.tstop
  40f530:	mvn	w8, w23
  40f534:	b	40f550 <ferror@plt+0xd120>
  40f538:	add	w9, w9, #0x3
  40f53c:	and	x9, x9, #0x1fffc
  40f540:	sub	w19, w19, w9
  40f544:	cmp	w19, #0x3
  40f548:	add	x20, x20, x9
  40f54c:	b.le	40f588 <ferror@plt+0xd158>
  40f550:	ldrh	w9, [x20]
  40f554:	cmp	w9, #0x4
  40f558:	b.cc	40f588 <ferror@plt+0xd158>  // b.lo, b.ul, b.last
  40f55c:	cmp	w19, w9
  40f560:	b.lt	40f588 <ferror@plt+0xd158>  // b.tstop
  40f564:	ldrh	w10, [x20, #2]
  40f568:	and	w10, w10, w8
  40f56c:	cmp	w21, w10, uxth
  40f570:	b.lt	40f538 <ferror@plt+0xd108>  // b.tstop
  40f574:	and	x10, x10, #0xffff
  40f578:	ldr	x11, [x22, x10, lsl #3]
  40f57c:	cbnz	x11, 40f538 <ferror@plt+0xd108>
  40f580:	str	x20, [x22, x10, lsl #3]
  40f584:	b	40f538 <ferror@plt+0xd108>
  40f588:	cbnz	w19, 40f5a4 <ferror@plt+0xd174>
  40f58c:	ldp	x20, x19, [sp, #48]
  40f590:	ldp	x22, x21, [sp, #32]
  40f594:	ldr	x23, [sp, #16]
  40f598:	mov	w0, wzr
  40f59c:	ldp	x29, x30, [sp], #64
  40f5a0:	ret
  40f5a4:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40f5a8:	ldr	x8, [x8, #3992]
  40f5ac:	ldrh	w3, [x20]
  40f5b0:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40f5b4:	add	x1, x1, #0x9fa
  40f5b8:	ldr	x0, [x8]
  40f5bc:	mov	w2, w19
  40f5c0:	bl	402400 <fprintf@plt>
  40f5c4:	b	40f58c <ferror@plt+0xd15c>
  40f5c8:	stp	x29, x30, [sp, #-16]!
  40f5cc:	cmp	w2, #0x4
  40f5d0:	mov	x29, sp
  40f5d4:	b.lt	40f610 <ferror@plt+0xd1e0>  // b.tstop
  40f5d8:	ldrh	w8, [x1]
  40f5dc:	cmp	w8, #0x4
  40f5e0:	b.cc	40f610 <ferror@plt+0xd1e0>  // b.lo, b.ul, b.last
  40f5e4:	cmp	w2, w8
  40f5e8:	b.lt	40f610 <ferror@plt+0xd1e0>  // b.tstop
  40f5ec:	ldrh	w9, [x1, #2]
  40f5f0:	cmp	w9, w0
  40f5f4:	b.eq	40f618 <ferror@plt+0xd1e8>  // b.none
  40f5f8:	add	w8, w8, #0x3
  40f5fc:	and	x8, x8, #0x1fffc
  40f600:	sub	w2, w2, w8
  40f604:	cmp	w2, #0x3
  40f608:	add	x1, x1, x8
  40f60c:	b.gt	40f5d8 <ferror@plt+0xd1a8>
  40f610:	cbnz	w2, 40f624 <ferror@plt+0xd1f4>
  40f614:	mov	x1, xzr
  40f618:	mov	x0, x1
  40f61c:	ldp	x29, x30, [sp], #16
  40f620:	ret
  40f624:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40f628:	ldr	x8, [x8, #3992]
  40f62c:	ldrh	w3, [x1]
  40f630:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40f634:	add	x1, x1, #0x9fa
  40f638:	ldr	x0, [x8]
  40f63c:	bl	402400 <fprintf@plt>
  40f640:	b	40f614 <ferror@plt+0xd1e4>
  40f644:	stp	x29, x30, [sp, #-16]!
  40f648:	ldrh	w8, [x2]
  40f64c:	mov	x29, sp
  40f650:	sub	x8, x8, #0x4
  40f654:	cmp	x8, w3, sxtw
  40f658:	b.cs	40f668 <ferror@plt+0xd238>  // b.hs, b.nlast
  40f65c:	mov	w0, #0xffffffff            	// #-1
  40f660:	ldp	x29, x30, [sp], #16
  40f664:	ret
  40f668:	add	w9, w3, #0x3
  40f66c:	and	x9, x9, #0xfffffffc
  40f670:	add	x10, x9, #0x4
  40f674:	cmp	x8, x10
  40f678:	b.cs	40f690 <ferror@plt+0xd260>  // b.hs, b.nlast
  40f67c:	add	w8, w1, #0x1
  40f680:	sbfiz	x2, x8, #3, #32
  40f684:	mov	w1, wzr
  40f688:	bl	402050 <memset@plt>
  40f68c:	b	40f6a4 <ferror@plt+0xd274>
  40f690:	add	x8, x2, x9
  40f694:	ldrh	w9, [x8, #4]
  40f698:	add	x2, x8, #0x8
  40f69c:	sub	w3, w9, #0x4
  40f6a0:	bl	40f4d4 <ferror@plt+0xd0a4>
  40f6a4:	mov	w0, wzr
  40f6a8:	ldp	x29, x30, [sp], #16
  40f6ac:	ret
  40f6b0:	stp	x29, x30, [sp, #-64]!
  40f6b4:	stp	x24, x23, [sp, #16]
  40f6b8:	stp	x22, x21, [sp, #32]
  40f6bc:	stp	x20, x19, [sp, #48]
  40f6c0:	ldr	x24, [x1, #16]
  40f6c4:	mov	x19, x2
  40f6c8:	mov	w2, #0x22                  	// #34
  40f6cc:	mov	x29, sp
  40f6d0:	mov	x21, x1
  40f6d4:	mov	w22, w0
  40f6d8:	stp	xzr, xzr, [x24]
  40f6dc:	bl	40f8bc <ferror@plt+0xd48c>
  40f6e0:	mov	w20, w0
  40f6e4:	tbnz	w0, #31, 40f734 <ferror@plt+0xd304>
  40f6e8:	cmp	w20, #0x8, lsl #12
  40f6ec:	mov	w8, #0x8000                	// #32768
  40f6f0:	csel	w20, w20, w8, gt
  40f6f4:	mov	x0, x20
  40f6f8:	bl	401ff0 <malloc@plt>
  40f6fc:	cbz	x0, 40f74c <ferror@plt+0xd31c>
  40f700:	mov	x23, x0
  40f704:	stp	x0, x20, [x24]
  40f708:	mov	w0, w22
  40f70c:	mov	x1, x21
  40f710:	mov	w2, wzr
  40f714:	bl	40f8bc <ferror@plt+0xd48c>
  40f718:	mov	w20, w0
  40f71c:	tbnz	w0, #31, 40f72c <ferror@plt+0xd2fc>
  40f720:	cbz	x19, 40f72c <ferror@plt+0xd2fc>
  40f724:	str	x23, [x19]
  40f728:	b	40f734 <ferror@plt+0xd304>
  40f72c:	mov	x0, x23
  40f730:	bl	4021f0 <free@plt>
  40f734:	mov	w0, w20
  40f738:	ldp	x20, x19, [sp, #48]
  40f73c:	ldp	x22, x21, [sp, #32]
  40f740:	ldp	x24, x23, [sp, #16]
  40f744:	ldp	x29, x30, [sp], #64
  40f748:	ret
  40f74c:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40f750:	ldr	x8, [x8, #3992]
  40f754:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40f758:	add	x0, x0, #0xa44
  40f75c:	mov	w1, #0x20                  	// #32
  40f760:	ldr	x3, [x8]
  40f764:	mov	w2, #0x1                   	// #1
  40f768:	bl	402260 <fwrite@plt>
  40f76c:	mov	w20, #0xfffffff4            	// #-12
  40f770:	b	40f734 <ferror@plt+0xd304>
  40f774:	stp	x29, x30, [sp, #-32]!
  40f778:	stp	x20, x19, [sp, #16]
  40f77c:	ldr	w8, [x0]
  40f780:	mov	x29, sp
  40f784:	cmp	w8, #0x13
  40f788:	b.ls	40f7e8 <ferror@plt+0xd3b8>  // b.plast
  40f78c:	ldr	w19, [x0, #16]
  40f790:	tbnz	w19, #31, 40f79c <ferror@plt+0xd36c>
  40f794:	mov	w0, wzr
  40f798:	b	40f820 <ferror@plt+0xd3f0>
  40f79c:	neg	w20, w19
  40f7a0:	bl	4023b0 <__errno_location@plt>
  40f7a4:	str	w20, [x0]
  40f7a8:	cmn	w19, #0x2
  40f7ac:	mov	w0, #0xffffffff            	// #-1
  40f7b0:	b.eq	40f820 <ferror@plt+0xd3f0>  // b.none
  40f7b4:	cmp	w20, #0x5f
  40f7b8:	b.eq	40f820 <ferror@plt+0xd3f0>  // b.none
  40f7bc:	cmp	w20, #0x5a
  40f7c0:	b.ne	40f810 <ferror@plt+0xd3e0>  // b.any
  40f7c4:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40f7c8:	ldr	x8, [x8, #3992]
  40f7cc:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40f7d0:	add	x0, x0, #0xa75
  40f7d4:	mov	w1, #0x24                  	// #36
  40f7d8:	ldr	x3, [x8]
  40f7dc:	mov	w2, #0x1                   	// #1
  40f7e0:	bl	402260 <fwrite@plt>
  40f7e4:	b	40f81c <ferror@plt+0xd3ec>
  40f7e8:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40f7ec:	ldr	x8, [x8, #3992]
  40f7f0:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40f7f4:	add	x0, x0, #0xa65
  40f7f8:	mov	w1, #0xf                   	// #15
  40f7fc:	ldr	x3, [x8]
  40f800:	mov	w2, #0x1                   	// #1
  40f804:	bl	402260 <fwrite@plt>
  40f808:	mov	w0, #0xffffffff            	// #-1
  40f80c:	b	40f820 <ferror@plt+0xd3f0>
  40f810:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40f814:	add	x0, x0, #0xa9a
  40f818:	bl	401e90 <perror@plt>
  40f81c:	mov	w0, w19
  40f820:	ldp	x20, x19, [sp, #16]
  40f824:	ldp	x29, x30, [sp], #32
  40f828:	ret
  40f82c:	stp	x29, x30, [sp, #-32]!
  40f830:	stp	x20, x19, [sp, #16]
  40f834:	ldr	w8, [x1]
  40f838:	mov	x29, sp
  40f83c:	cmp	w8, #0x23
  40f840:	b.ls	40f888 <ferror@plt+0xd458>  // b.plast
  40f844:	ldr	w8, [x1, #16]
  40f848:	mov	x19, x0
  40f84c:	neg	w20, w8
  40f850:	bl	4023b0 <__errno_location@plt>
  40f854:	str	w20, [x0]
  40f858:	ldr	w8, [x19, #36]
  40f85c:	cmp	w8, #0x4
  40f860:	b.ne	40f874 <ferror@plt+0xd444>  // b.any
  40f864:	cmp	w20, #0x2
  40f868:	b.eq	40f87c <ferror@plt+0xd44c>  // b.none
  40f86c:	cmp	w20, #0x5f
  40f870:	b.eq	40f87c <ferror@plt+0xd44c>  // b.none
  40f874:	ldrb	w8, [x19, #48]
  40f878:	tbz	w8, #1, 40f8ac <ferror@plt+0xd47c>
  40f87c:	ldp	x20, x19, [sp, #16]
  40f880:	ldp	x29, x30, [sp], #32
  40f884:	ret
  40f888:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40f88c:	ldr	x8, [x8, #3992]
  40f890:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40f894:	add	x0, x0, #0x807
  40f898:	mov	w1, #0x10                  	// #16
  40f89c:	ldr	x3, [x8]
  40f8a0:	mov	w2, #0x1                   	// #1
  40f8a4:	bl	402260 <fwrite@plt>
  40f8a8:	b	40f87c <ferror@plt+0xd44c>
  40f8ac:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40f8b0:	add	x0, x0, #0xa9a
  40f8b4:	bl	401e90 <perror@plt>
  40f8b8:	b	40f87c <ferror@plt+0xd44c>
  40f8bc:	stp	x29, x30, [sp, #-48]!
  40f8c0:	stp	x22, x21, [sp, #16]
  40f8c4:	stp	x20, x19, [sp, #32]
  40f8c8:	mov	x29, sp
  40f8cc:	mov	w20, w2
  40f8d0:	mov	x21, x1
  40f8d4:	mov	w22, w0
  40f8d8:	bl	401e40 <recvmsg@plt>
  40f8dc:	tbnz	w0, #31, 40f90c <ferror@plt+0xd4dc>
  40f8e0:	cbnz	w0, 40f970 <ferror@plt+0xd540>
  40f8e4:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40f8e8:	ldr	x8, [x8, #3992]
  40f8ec:	adrp	x0, 411000 <ferror@plt+0xebd0>
  40f8f0:	add	x0, x0, #0x84f
  40f8f4:	mov	w1, #0xf                   	// #15
  40f8f8:	ldr	x3, [x8]
  40f8fc:	mov	w2, #0x1                   	// #1
  40f900:	bl	402260 <fwrite@plt>
  40f904:	mov	w0, #0xffffffc3            	// #-61
  40f908:	b	40f970 <ferror@plt+0xd540>
  40f90c:	bl	4023b0 <__errno_location@plt>
  40f910:	mov	x19, x0
  40f914:	b	40f92c <ferror@plt+0xd4fc>
  40f918:	mov	w0, w22
  40f91c:	mov	x1, x21
  40f920:	mov	w2, w20
  40f924:	bl	401e40 <recvmsg@plt>
  40f928:	tbz	w0, #31, 40f8e0 <ferror@plt+0xd4b0>
  40f92c:	ldr	w0, [x19]
  40f930:	cmp	w0, #0xb
  40f934:	b.eq	40f918 <ferror@plt+0xd4e8>  // b.none
  40f938:	cmp	w0, #0x4
  40f93c:	b.eq	40f918 <ferror@plt+0xd4e8>  // b.none
  40f940:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40f944:	ldr	x8, [x8, #3992]
  40f948:	ldr	x20, [x8]
  40f94c:	bl	4020f0 <strerror@plt>
  40f950:	ldr	w3, [x19]
  40f954:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40f958:	mov	x2, x0
  40f95c:	add	x1, x1, #0x830
  40f960:	mov	x0, x20
  40f964:	bl	402400 <fprintf@plt>
  40f968:	ldr	w8, [x19]
  40f96c:	neg	w0, w8
  40f970:	ldp	x20, x19, [sp, #32]
  40f974:	ldp	x22, x21, [sp, #16]
  40f978:	ldp	x29, x30, [sp], #48
  40f97c:	ret
  40f980:	stp	x29, x30, [sp, #-32]!
  40f984:	str	x19, [sp, #16]
  40f988:	adrp	x8, 421000 <ferror@plt+0x1ebd0>
  40f98c:	ldr	x8, [x8, #3992]
  40f990:	ldr	w9, [x1]
  40f994:	mov	x29, sp
  40f998:	ldr	x19, [x8]
  40f99c:	neg	w0, w9
  40f9a0:	bl	4020f0 <strerror@plt>
  40f9a4:	adrp	x1, 411000 <ferror@plt+0xebd0>
  40f9a8:	mov	x2, x0
  40f9ac:	add	x1, x1, #0xaf7
  40f9b0:	mov	x0, x19
  40f9b4:	bl	402400 <fprintf@plt>
  40f9b8:	ldr	x19, [sp, #16]
  40f9bc:	ldp	x29, x30, [sp], #32
  40f9c0:	ret
  40f9c4:	nop
  40f9c8:	stp	x29, x30, [sp, #-64]!
  40f9cc:	mov	x29, sp
  40f9d0:	stp	x19, x20, [sp, #16]
  40f9d4:	adrp	x20, 421000 <ferror@plt+0x1ebd0>
  40f9d8:	add	x20, x20, #0xd18
  40f9dc:	stp	x21, x22, [sp, #32]
  40f9e0:	adrp	x21, 421000 <ferror@plt+0x1ebd0>
  40f9e4:	add	x21, x21, #0xd10
  40f9e8:	sub	x20, x20, x21
  40f9ec:	mov	w22, w0
  40f9f0:	stp	x23, x24, [sp, #48]
  40f9f4:	mov	x23, x1
  40f9f8:	mov	x24, x2
  40f9fc:	bl	401de0 <memcpy@plt-0x40>
  40fa00:	cmp	xzr, x20, asr #3
  40fa04:	b.eq	40fa30 <ferror@plt+0xd600>  // b.none
  40fa08:	asr	x20, x20, #3
  40fa0c:	mov	x19, #0x0                   	// #0
  40fa10:	ldr	x3, [x21, x19, lsl #3]
  40fa14:	mov	x2, x24
  40fa18:	add	x19, x19, #0x1
  40fa1c:	mov	x1, x23
  40fa20:	mov	w0, w22
  40fa24:	blr	x3
  40fa28:	cmp	x20, x19
  40fa2c:	b.ne	40fa10 <ferror@plt+0xd5e0>  // b.any
  40fa30:	ldp	x19, x20, [sp, #16]
  40fa34:	ldp	x21, x22, [sp, #32]
  40fa38:	ldp	x23, x24, [sp, #48]
  40fa3c:	ldp	x29, x30, [sp], #64
  40fa40:	ret
  40fa44:	nop
  40fa48:	ret

Disassembly of section .fini:

000000000040fa4c <.fini>:
  40fa4c:	stp	x29, x30, [sp, #-16]!
  40fa50:	mov	x29, sp
  40fa54:	ldp	x29, x30, [sp], #16
  40fa58:	ret
