-- VHDL for IBM SMS ALD page 14.18.14.1
-- Title: 1401 FULL BINARY 2-5 TRANS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/27/2020 2:35:30 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_18_14_1_1401_FULL_BINARY_2_5_TRANS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_AUX_BIN_ADDER_8_BIT:	 in STD_LOGIC;
		PS_AUX_BIN_ADDER_4_BIT:	 in STD_LOGIC;
		MS_ASSEMBLY_CH_B_BIT:	 in STD_LOGIC;
		MS_AUX_BIN_ADDER_8_BIT:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_B_BIT:	 in STD_LOGIC;
		PS_TSLT_BINARY_TO_TH_POS_1:	 in STD_LOGIC;
		MS_ASSEMBLY_CH_A_BIT:	 in STD_LOGIC;
		MS_AUX_BIN_ADDER_4_BIT:	 in STD_LOGIC;
		MS_COMPAT_TSLTR_THP_2_BIT_A:	 out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_2_BIT_B:	 out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_2_BIT_C:	 out STD_LOGIC;
		MS_COMPAT_TSLTR_THP_2_BIT_D:	 out STD_LOGIC);
end ALD_14_18_14_1_1401_FULL_BINARY_2_5_TRANS;

architecture behavioral of ALD_14_18_14_1_1401_FULL_BINARY_2_5_TRANS is 

	signal OUT_3A_G: STD_LOGIC;
	signal OUT_3B_R: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_3D_D: STD_LOGIC;
	signal OUT_3F_K: STD_LOGIC;
	signal OUT_3G_E: STD_LOGIC;
	signal OUT_3H_P: STD_LOGIC;
	signal OUT_3I_C: STD_LOGIC;
	signal OUT_DOT_1A: STD_LOGIC;
	signal OUT_DOT_1C: STD_LOGIC;
	signal OUT_DOT_1F: STD_LOGIC;
	signal OUT_DOT_1H: STD_LOGIC;

begin

	OUT_3A_G <= NOT(PS_AUX_BIN_ADDER_8_BIT AND PS_AUX_BIN_ADDER_4_BIT );
	OUT_3B_R <= NOT(MS_ASSEMBLY_CH_B_BIT AND PS_TSLT_BINARY_TO_TH_POS_1 );
	OUT_3C_C <= NOT(MS_AUX_BIN_ADDER_8_BIT );
	OUT_3D_D <= NOT(PS_ASSEMBLY_CH_B_BIT AND MS_ASSEMBLY_CH_A_BIT AND PS_TSLT_BINARY_TO_TH_POS_1 );
	OUT_3F_K <= NOT(MS_AUX_BIN_ADDER_8_BIT );
	OUT_3G_E <= NOT(MS_ASSEMBLY_CH_A_BIT AND MS_AUX_BIN_ADDER_4_BIT AND PS_TSLT_BINARY_TO_TH_POS_1 );
	OUT_3H_P <= NOT(MS_AUX_BIN_ADDER_8_BIT );
	OUT_3I_C <= NOT(MS_AUX_BIN_ADDER_4_BIT AND PS_ASSEMBLY_CH_B_BIT AND PS_TSLT_BINARY_TO_TH_POS_1 );
	OUT_DOT_1A <= OUT_3A_G OR OUT_3B_R;
	OUT_DOT_1C <= OUT_3C_C OR OUT_3D_D;
	OUT_DOT_1F <= OUT_3F_K OR OUT_3G_E;
	OUT_DOT_1H <= OUT_3H_P OR OUT_3I_C;

	MS_COMPAT_TSLTR_THP_2_BIT_A <= OUT_DOT_1A;
	MS_COMPAT_TSLTR_THP_2_BIT_B <= OUT_DOT_1C;
	MS_COMPAT_TSLTR_THP_2_BIT_C <= OUT_DOT_1F;
	MS_COMPAT_TSLTR_THP_2_BIT_D <= OUT_DOT_1H;


end;
