

================================================================
== Vivado HLS Report for 'generate_udp_512_s'
================================================================
* Date:           Mon Mar  1 13:04:10 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.957|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     752|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     153|    -|
|Register         |        -|      -|     668|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     668|     905|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln87_fu_441_p2                |     +    |      0|  0|   23|          16|           1|
    |ap_condition_142                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_196                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_201                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_233                  |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op14_read_state1     |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op21_read_state1     |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op6_read_state1      |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op71_write_state2    |    and   |      0|  0|    2|           1|           1|
    |ap_predicate_op75_write_state2    |    and   |      0|  0|    2|           1|           1|
    |grp_nbreadreq_fu_100_p5           |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op21          |    and   |      0|  0|    2|           1|           1|
    |io_acc_block_signal_op71          |    and   |      0|  0|    2|           1|           1|
    |p_Result_80_fu_423_p2             |    and   |      0|  0|   64|          64|          64|
    |icmp_ln647_fu_377_p2              |   icmp   |      0|  0|   20|          26|           1|
    |icmp_ln84_fu_359_p2               |   icmp   |      0|  0|   20|          19|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|    2|           1|           1|
    |currWord_data_V_1_fu_455_p3       |  select  |      0|  0|  505|           1|         512|
    |select_ln145_fu_193_p3            |  select  |      0|  0|    2|           1|           2|
    |select_ln647_5_fu_407_p3          |  select  |      0|  0|   64|           1|          64|
    |select_ln647_6_fu_415_p3          |  select  |      0|  0|    2|           1|           1|
    |select_ln647_fu_395_p3            |  select  |      0|  0|    2|           1|           1|
    |select_ln84_fu_447_p3             |  select  |      0|  0|   16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    |xor_ln145_fu_187_p2               |    xor   |      0|  0|    2|           1|           2|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  752|         148|         682|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done                      |   9|          2|    1|          2|
    |header_idx_5                 |   9|          2|   16|         32|
    |state_4                      |  15|          3|    2|          6|
    |tx_shift2udpFifo_V_d_blk_n   |   9|          2|    1|          2|
    |tx_shift2udpFifo_V_k_blk_n   |   9|          2|    1|          2|
    |tx_shift2udpFifo_V_l_blk_n   |   9|          2|    1|          2|
    |tx_udp2ipFifo_V_data_blk_n   |   9|          2|    1|          2|
    |tx_udp2ipFifo_V_data_din     |  15|          3|  512|       1536|
    |tx_udp2ipFifo_V_keep_blk_n   |   9|          2|    1|          2|
    |tx_udp2ipFifo_V_last_blk_n   |   9|          2|    1|          2|
    |tx_udp2ipFifo_V_last_din     |  15|          3|    1|          3|
    |tx_udpMetaFifo_V_len_blk_n   |   9|          2|    1|          2|
    |tx_udpMetaFifo_V_my_s_blk_n  |   9|          2|    1|          2|
    |tx_udpMetaFifo_V_the_blk_n   |   9|          2|    1|          2|
    |tx_udpMetaFifo_V_val_blk_n   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 153|         33|  542|       1599|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |header_header_V_7        |   64|   0|   64|          0|
    |header_idx_5             |   16|   0|   16|          0|
    |reg_173                  |  512|   0|  512|          0|
    |reg_178                  |   64|   0|   64|          0|
    |state_4                  |    2|   0|    2|          0|
    |state_4_load_reg_476     |    2|   0|    2|          0|
    |tmp_85_reg_489           |    1|   0|    1|          0|
    |tmp_86_reg_480           |    1|   0|    1|          0|
    |tmp_last_V_41_reg_484    |    1|   0|    1|          0|
    |tmp_last_V_reg_493       |    1|   0|    1|          0|
    |tmp_reg_498              |    1|   0|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  668|   0|  668|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |   generate_udp<512>   | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |   generate_udp<512>   | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |   generate_udp<512>   | return value |
|ap_done                        | out |    1| ap_ctrl_hs |   generate_udp<512>   | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |   generate_udp<512>   | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |   generate_udp<512>   | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |   generate_udp<512>   | return value |
|tx_shift2udpFifo_V_d_dout      |  in |  512|   ap_fifo  |  tx_shift2udpFifo_V_d |    pointer   |
|tx_shift2udpFifo_V_d_empty_n   |  in |    1|   ap_fifo  |  tx_shift2udpFifo_V_d |    pointer   |
|tx_shift2udpFifo_V_d_read      | out |    1|   ap_fifo  |  tx_shift2udpFifo_V_d |    pointer   |
|tx_shift2udpFifo_V_k_dout      |  in |   64|   ap_fifo  |  tx_shift2udpFifo_V_k |    pointer   |
|tx_shift2udpFifo_V_k_empty_n   |  in |    1|   ap_fifo  |  tx_shift2udpFifo_V_k |    pointer   |
|tx_shift2udpFifo_V_k_read      | out |    1|   ap_fifo  |  tx_shift2udpFifo_V_k |    pointer   |
|tx_shift2udpFifo_V_l_dout      |  in |    1|   ap_fifo  |  tx_shift2udpFifo_V_l |    pointer   |
|tx_shift2udpFifo_V_l_empty_n   |  in |    1|   ap_fifo  |  tx_shift2udpFifo_V_l |    pointer   |
|tx_shift2udpFifo_V_l_read      | out |    1|   ap_fifo  |  tx_shift2udpFifo_V_l |    pointer   |
|tx_udpMetaFifo_V_the_dout      |  in |   16|   ap_fifo  |  tx_udpMetaFifo_V_the |    pointer   |
|tx_udpMetaFifo_V_the_empty_n   |  in |    1|   ap_fifo  |  tx_udpMetaFifo_V_the |    pointer   |
|tx_udpMetaFifo_V_the_read      | out |    1|   ap_fifo  |  tx_udpMetaFifo_V_the |    pointer   |
|tx_udpMetaFifo_V_my_s_dout     |  in |   16|   ap_fifo  | tx_udpMetaFifo_V_my_s |    pointer   |
|tx_udpMetaFifo_V_my_s_empty_n  |  in |    1|   ap_fifo  | tx_udpMetaFifo_V_my_s |    pointer   |
|tx_udpMetaFifo_V_my_s_read     | out |    1|   ap_fifo  | tx_udpMetaFifo_V_my_s |    pointer   |
|tx_udpMetaFifo_V_len_dout      |  in |   16|   ap_fifo  |  tx_udpMetaFifo_V_len |    pointer   |
|tx_udpMetaFifo_V_len_empty_n   |  in |    1|   ap_fifo  |  tx_udpMetaFifo_V_len |    pointer   |
|tx_udpMetaFifo_V_len_read      | out |    1|   ap_fifo  |  tx_udpMetaFifo_V_len |    pointer   |
|tx_udpMetaFifo_V_val_dout      |  in |    1|   ap_fifo  |  tx_udpMetaFifo_V_val |    pointer   |
|tx_udpMetaFifo_V_val_empty_n   |  in |    1|   ap_fifo  |  tx_udpMetaFifo_V_val |    pointer   |
|tx_udpMetaFifo_V_val_read      | out |    1|   ap_fifo  |  tx_udpMetaFifo_V_val |    pointer   |
|tx_udp2ipFifo_V_data_din       | out |  512|   ap_fifo  |  tx_udp2ipFifo_V_data |    pointer   |
|tx_udp2ipFifo_V_data_full_n    |  in |    1|   ap_fifo  |  tx_udp2ipFifo_V_data |    pointer   |
|tx_udp2ipFifo_V_data_write     | out |    1|   ap_fifo  |  tx_udp2ipFifo_V_data |    pointer   |
|tx_udp2ipFifo_V_keep_din       | out |   64|   ap_fifo  |  tx_udp2ipFifo_V_keep |    pointer   |
|tx_udp2ipFifo_V_keep_full_n    |  in |    1|   ap_fifo  |  tx_udp2ipFifo_V_keep |    pointer   |
|tx_udp2ipFifo_V_keep_write     | out |    1|   ap_fifo  |  tx_udp2ipFifo_V_keep |    pointer   |
|tx_udp2ipFifo_V_last_din       | out |    1|   ap_fifo  |  tx_udp2ipFifo_V_last |    pointer   |
|tx_udp2ipFifo_V_last_full_n    |  in |    1|   ap_fifo  |  tx_udp2ipFifo_V_last |    pointer   |
|tx_udp2ipFifo_V_last_write     | out |    1|   ap_fifo  |  tx_udp2ipFifo_V_last |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%state_4_load = load i2* @state_4, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:108]   --->   Operation 3 'load' 'state_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.72ns)   --->   "switch i2 %state_4_load, label %"generate_udp<512>.exit" [
    i2 0, label %0
    i2 -1, label %3
    i2 -2, label %2
  ]" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:108]   --->   Operation 4 'switch' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @tx_shift2udpFifo_V_d, i64* @tx_shift2udpFifo_V_k, i1* @tx_shift2udpFifo_V_l, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:139]   --->   Operation 5 'nbreadreq' 'tmp_86' <Predicate = (state_4_load == 2)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%empty_444 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_shift2udpFifo_V_d, i64* @tx_shift2udpFifo_V_k, i1* @tx_shift2udpFifo_V_l) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:141]   --->   Operation 6 'read' 'empty_444' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_data_V_59 = extractvalue { i512, i64, i1 } %empty_444, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:141]   --->   Operation 7 'extractvalue' 'tmp_data_V_59' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_keep_V_53 = extractvalue { i512, i64, i1 } %empty_444, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:141]   --->   Operation 8 'extractvalue' 'tmp_keep_V_53' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_last_V_41 = extractvalue { i512, i64, i1 } %empty_444, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:141]   --->   Operation 9 'extractvalue' 'tmp_last_V_41' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node select_ln145)   --->   "%xor_ln145 = xor i1 %tmp_last_V_41, true" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:145]   --->   Operation 10 'xor' 'xor_ln145' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln145 = select i1 %xor_ln145, i2 -1, i2 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:145]   --->   Operation 11 'select' 'select_ln145' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.67ns)   --->   "store i2 %select_ln145, i2* @state_4, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:144]   --->   Operation 12 'store' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.67>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_85 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P(i512* @tx_shift2udpFifo_V_d, i64* @tx_shift2udpFifo_V_k, i1* @tx_shift2udpFifo_V_l, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:152]   --->   Operation 13 'nbreadreq' 'tmp_85' <Predicate = (state_4_load == 3)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%empty_445 = call { i512, i64, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_shift2udpFifo_V_d, i64* @tx_shift2udpFifo_V_k, i1* @tx_shift2udpFifo_V_l) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:154]   --->   Operation 14 'read' 'empty_445' <Predicate = (state_4_load == 3 & tmp_85)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i64, i1 } %empty_445, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:154]   --->   Operation 15 'extractvalue' 'tmp_data_V' <Predicate = (state_4_load == 3 & tmp_85)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i512, i64, i1 } %empty_445, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:154]   --->   Operation 16 'extractvalue' 'tmp_keep_V' <Predicate = (state_4_load == 3 & tmp_85)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i1 } %empty_445, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:154]   --->   Operation 17 'extractvalue' 'tmp_last_V' <Predicate = (state_4_load == 3 & tmp_85)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.67ns)   --->   "store i2 0, i2* @state_4, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:158]   --->   Operation 18 'store' <Predicate = (state_4_load == 3 & tmp_85 & tmp_last_V)> <Delay = 0.67>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P.i16P.i16P.i1P(i16* @tx_udpMetaFifo_V_the, i16* @tx_udpMetaFifo_V_my_s, i16* @tx_udpMetaFifo_V_len, i1* @tx_udpMetaFifo_V_val, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:111]   --->   Operation 19 'nbreadreq' 'tmp' <Predicate = (state_4_load == 0)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:111]   --->   Operation 20 'br' <Predicate = (state_4_load == 0)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.83ns)   --->   "%empty = call { i16, i16, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i1P(i16* @tx_udpMetaFifo_V_the, i16* @tx_udpMetaFifo_V_my_s, i16* @tx_udpMetaFifo_V_len, i1* @tx_udpMetaFifo_V_val) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:114]   --->   Operation 21 'read' 'empty' <Predicate = (state_4_load == 0 & tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_their_port_V = extractvalue { i16, i16, i16, i1 } %empty, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:114]   --->   Operation 22 'extractvalue' 'tmp_their_port_V' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_my_port_V = extractvalue { i16, i16, i16, i1 } %empty, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:114]   --->   Operation 23 'extractvalue' 'tmp_my_port_V' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_length_V = extractvalue { i16, i16, i16, i1 } %empty, 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:114]   --->   Operation 24 'extractvalue' 'tmp_length_V' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_128_i_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_my_port_V, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:95->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:116]   --->   Operation 25 'partselect' 'p_Result_128_i_i_i' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i16 %tmp_my_port_V to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:95->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:116]   --->   Operation 26 'trunc' 'trunc_ln647' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i_i = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %trunc_ln647, i8 %p_Result_128_i_i_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:95->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:116]   --->   Operation 27 'bitconcatenate' 'agg_result_V_0_1_i_i' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_48 = load i64* @header_header_V_7, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:95->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:116]   --->   Operation 28 'load' 'p_Val2_48' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_78 = call i64 @llvm.part.set.i64.i16(i64 %p_Val2_48, i16 %agg_result_V_0_1_i_i, i32 16, i32 31) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:95->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:116]   --->   Operation 29 'partset' 'p_Result_78' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_128_i_i = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_their_port_V, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:87->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:117]   --->   Operation 30 'partselect' 'p_Result_128_i_i' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln647_16 = trunc i16 %tmp_their_port_V to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:87->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:117]   --->   Operation 31 'trunc' 'trunc_ln647_16' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i_i_1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %trunc_ln647_16, i8 %p_Result_128_i_i) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:87->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:117]   --->   Operation 32 'bitconcatenate' 'agg_result_V_0_1_i_i_1' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_79 = call i64 @llvm.part.set.i64.i16(i64 %p_Result_78, i16 %agg_result_V_0_1_i_i_1, i32 0, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:87->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:117]   --->   Operation 33 'partset' 'p_Result_79' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_128_i_i2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_length_V, i32 8, i32 15) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:103->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:118]   --->   Operation 34 'partselect' 'p_Result_128_i_i2' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln647_17 = trunc i16 %tmp_length_V to i8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:103->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:118]   --->   Operation 35 'trunc' 'trunc_ln647_17' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%agg_result_V_0_1_i_i_2 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %trunc_ln647_17, i8 %p_Result_128_i_i2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../axi_utils.hpp:79->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:103->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:118]   --->   Operation 36 'bitconcatenate' 'agg_result_V_0_1_i_i_2' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @llvm.part.set.i64.i16(i64 %p_Result_79, i16 %agg_result_V_0_1_i_i_2, i32 32, i32 47) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:103->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:118]   --->   Operation 37 'partset' 'p_Result_s' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "store i64 %p_Result_s, i64* @header_header_V_7, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.hpp:103->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:118]   --->   Operation 38 'store' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "store i2 -2, i2* @state_4, align 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:125]   --->   Operation 39 'store' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.67>

State 2 <SV = 1> <Delay = 3.95>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_shift2udpFifo_V_d, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_shift2udpFifo_V_k, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_shift2udpFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* @tx_udp2ipFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @tx_udp2ipFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_udp2ipFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @tx_udpMetaFifo_V_len, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @tx_udpMetaFifo_V_my_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @tx_udpMetaFifo_V_the, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @tx_udpMetaFifo_V_val, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str177) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:99]   --->   Operation 50 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%header_idx_5_load = load i16* @header_idx_5, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:130]   --->   Operation 51 'load' 'header_idx_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_86, label %._crit_edge5.i_ifconv, label %._crit_edge4.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:139]   --->   Operation 52 'br' <Predicate = (state_4_load == 2)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_53 = load i64* @header_header_V_7, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 53 'load' 'p_Val2_53' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_87 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %header_idx_5_load, i3 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:84->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 54 'bitconcatenate' 'tmp_87' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.08ns)   --->   "%icmp_ln84 = icmp eq i19 %tmp_87, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:84->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 55 'icmp' 'icmp_ln84' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_88 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %header_idx_5_load, i3 0)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 56 'bitconcatenate' 'tmp_88' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln647 = zext i19 %tmp_88 to i26" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 57 'zext' 'zext_ln647' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.08ns)   --->   "%icmp_ln647 = icmp ne i26 %zext_ln647, 0" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 58 'icmp' 'icmp_ln647' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_Result_80)   --->   "%trunc_ln647_18 = trunc i64 %p_Val2_53 to i1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 59 'trunc' 'trunc_ln647_18' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Result_80)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_53, i32 63)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 60 'bitselect' 'tmp_89' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Result_80)   --->   "%select_ln647 = select i1 %icmp_ln647, i1 %trunc_ln647_18, i1 %tmp_89" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 61 'select' 'select_ln647' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Result_80)   --->   "%zext_ln647_1 = zext i1 %select_ln647 to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 62 'zext' 'zext_ln647_1' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Result_80)   --->   "%select_ln647_5 = select i1 %icmp_ln647, i64 %zext_ln647_1, i64 %p_Val2_53" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 63 'select' 'select_ln647_5' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node p_Result_80)   --->   "%select_ln647_6 = select i1 %icmp_ln647, i64 undef, i64 -1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 64 'select' 'select_ln647_6' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.42ns) (out node of the LUT)   --->   "%p_Result_80 = and i64 %select_ln647_5, %select_ln647_6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 65 'and' 'p_Result_80' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.42> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node currWord_data_V_1)   --->   "%p_Result_77 = call i512 @llvm.part.set.i512.i64(i512 %tmp_data_V_59, i64 %p_Result_80, i32 0, i32 63) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:86->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 66 'partset' 'p_Result_77' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.85ns)   --->   "%add_ln87 = add i16 %header_idx_5_load, 1" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:87->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 67 'add' 'add_ln87' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.35ns)   --->   "%select_ln84 = select i1 %icmp_ln84, i16 %add_ln87, i16 %header_idx_5_load" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:84->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 68 'select' 'select_ln84' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.61ns) (out node of the LUT)   --->   "%currWord_data_V_1 = select i1 %icmp_ln84, i512 %p_Result_77, i512 %tmp_data_V_59" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/../packet.hpp:84->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 69 'select' 'currWord_data_V_1' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.65ns)   --->   "store i16 %select_ln84, i16* @header_idx_5, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:142]   --->   Operation 70 'store' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.65>
ST_2 : Operation 71 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_udp2ipFifo_V_data, i64* @tx_udp2ipFifo_V_keep, i1* @tx_udp2ipFifo_V_last, i512 %currWord_data_V_1, i64 %tmp_keep_V_53, i1 %tmp_last_V_41) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:143]   --->   Operation 71 'write' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "br label %._crit_edge4.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:149]   --->   Operation 72 'br' <Predicate = (state_4_load == 2 & tmp_86)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "br label %"generate_udp<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:150]   --->   Operation 73 'br' <Predicate = (state_4_load == 2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_85, label %4, label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:152]   --->   Operation 74 'br' <Predicate = (state_4_load == 3)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P(i512* @tx_udp2ipFifo_V_data, i64* @tx_udp2ipFifo_V_keep, i1* @tx_udp2ipFifo_V_last, i512 %tmp_data_V, i64 %tmp_keep_V, i1 %tmp_last_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:155]   --->   Operation 75 'write' <Predicate = (state_4_load == 3 & tmp_85)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %5, label %._crit_edge7.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:156]   --->   Operation 76 'br' <Predicate = (state_4_load == 3 & tmp_85)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "br label %._crit_edge7.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:159]   --->   Operation 77 'br' <Predicate = (state_4_load == 3 & tmp_85 & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:160]   --->   Operation 78 'br' <Predicate = (state_4_load == 3 & tmp_85)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br label %"generate_udp<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:161]   --->   Operation 79 'br' <Predicate = (state_4_load == 3)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.65ns)   --->   "store i16 0, i16* @header_idx_5, align 2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:115]   --->   Operation 80 'store' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.65>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "br label %._crit_edge2.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:127]   --->   Operation 81 'br' <Predicate = (state_4_load == 0 & tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br label %"generate_udp<512>.exit"" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../udp/udp.cpp:128]   --->   Operation 82 'br' <Predicate = (state_4_load == 0)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 83 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ header_idx_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tx_udpMetaFifo_V_the]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_udpMetaFifo_V_my_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_udpMetaFifo_V_len]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_udpMetaFifo_V_val]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ header_header_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tx_shift2udpFifo_V_d]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_shift2udpFifo_V_k]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_shift2udpFifo_V_l]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_udp2ipFifo_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_udp2ipFifo_V_keep]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_udp2ipFifo_V_last]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
state_4_load           (load          ) [ 011]
switch_ln108           (switch        ) [ 000]
tmp_86                 (nbreadreq     ) [ 011]
empty_444              (read          ) [ 000]
tmp_data_V_59          (extractvalue  ) [ 011]
tmp_keep_V_53          (extractvalue  ) [ 011]
tmp_last_V_41          (extractvalue  ) [ 011]
xor_ln145              (xor           ) [ 000]
select_ln145           (select        ) [ 000]
store_ln144            (store         ) [ 000]
tmp_85                 (nbreadreq     ) [ 011]
empty_445              (read          ) [ 000]
tmp_data_V             (extractvalue  ) [ 011]
tmp_keep_V             (extractvalue  ) [ 011]
tmp_last_V             (extractvalue  ) [ 011]
store_ln158            (store         ) [ 000]
tmp                    (nbreadreq     ) [ 011]
br_ln111               (br            ) [ 000]
empty                  (read          ) [ 000]
tmp_their_port_V       (extractvalue  ) [ 000]
tmp_my_port_V          (extractvalue  ) [ 000]
tmp_length_V           (extractvalue  ) [ 000]
p_Result_128_i_i_i     (partselect    ) [ 000]
trunc_ln647            (trunc         ) [ 000]
agg_result_V_0_1_i_i   (bitconcatenate) [ 000]
p_Val2_48              (load          ) [ 000]
p_Result_78            (partset       ) [ 000]
p_Result_128_i_i       (partselect    ) [ 000]
trunc_ln647_16         (trunc         ) [ 000]
agg_result_V_0_1_i_i_1 (bitconcatenate) [ 000]
p_Result_79            (partset       ) [ 000]
p_Result_128_i_i2      (partselect    ) [ 000]
trunc_ln647_17         (trunc         ) [ 000]
agg_result_V_0_1_i_i_2 (bitconcatenate) [ 000]
p_Result_s             (partset       ) [ 000]
store_ln103            (store         ) [ 000]
store_ln125            (store         ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specinterface_ln0      (specinterface ) [ 000]
specpipeline_ln99      (specpipeline  ) [ 000]
header_idx_5_load      (load          ) [ 000]
br_ln139               (br            ) [ 000]
p_Val2_53              (load          ) [ 000]
tmp_87                 (bitconcatenate) [ 000]
icmp_ln84              (icmp          ) [ 000]
tmp_88                 (bitconcatenate) [ 000]
zext_ln647             (zext          ) [ 000]
icmp_ln647             (icmp          ) [ 000]
trunc_ln647_18         (trunc         ) [ 000]
tmp_89                 (bitselect     ) [ 000]
select_ln647           (select        ) [ 000]
zext_ln647_1           (zext          ) [ 000]
select_ln647_5         (select        ) [ 000]
select_ln647_6         (select        ) [ 000]
p_Result_80            (and           ) [ 000]
p_Result_77            (partset       ) [ 000]
add_ln87               (add           ) [ 000]
select_ln84            (select        ) [ 000]
currWord_data_V_1      (select        ) [ 000]
store_ln142            (store         ) [ 000]
write_ln143            (write         ) [ 000]
br_ln149               (br            ) [ 000]
br_ln150               (br            ) [ 000]
br_ln152               (br            ) [ 000]
write_ln155            (write         ) [ 000]
br_ln156               (br            ) [ 000]
br_ln159               (br            ) [ 000]
br_ln160               (br            ) [ 000]
br_ln161               (br            ) [ 000]
store_ln115            (store         ) [ 000]
br_ln127               (br            ) [ 000]
br_ln128               (br            ) [ 000]
ret_ln0                (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="header_idx_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_idx_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tx_udpMetaFifo_V_the">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_udpMetaFifo_V_the"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tx_udpMetaFifo_V_my_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_udpMetaFifo_V_my_s"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tx_udpMetaFifo_V_len">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_udpMetaFifo_V_len"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tx_udpMetaFifo_V_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_udpMetaFifo_V_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="header_header_V_7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="header_header_V_7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_shift2udpFifo_V_d">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_shift2udpFifo_V_d"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tx_shift2udpFifo_V_k">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_shift2udpFifo_V_k"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tx_shift2udpFifo_V_l">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_shift2udpFifo_V_l"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tx_udp2ipFifo_V_data">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_udp2ipFifo_V_data"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tx_udp2ipFifo_V_keep">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_udp2ipFifo_V_keep"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tx_udp2ipFifo_V_last">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_udp2ipFifo_V_last"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P.i16P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str177"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i512.i64"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P.i64P.i1P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="grp_nbreadreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="512" slack="0"/>
<pin id="103" dir="0" index="2" bw="64" slack="0"/>
<pin id="104" dir="0" index="3" bw="1" slack="0"/>
<pin id="105" dir="0" index="4" bw="1" slack="0"/>
<pin id="106" dir="1" index="5" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_86/1 tmp_85/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="577" slack="0"/>
<pin id="114" dir="0" index="1" bw="512" slack="0"/>
<pin id="115" dir="0" index="2" bw="64" slack="0"/>
<pin id="116" dir="0" index="3" bw="1" slack="0"/>
<pin id="117" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_444/1 empty_445/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_nbreadreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="16" slack="0"/>
<pin id="126" dir="0" index="3" bw="16" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="0" index="5" bw="1" slack="0"/>
<pin id="129" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="empty_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="49" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="16" slack="0"/>
<pin id="140" dir="0" index="3" bw="16" slack="0"/>
<pin id="141" dir="0" index="4" bw="1" slack="0"/>
<pin id="142" dir="1" index="5" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="512" slack="0"/>
<pin id="151" dir="0" index="2" bw="64" slack="0"/>
<pin id="152" dir="0" index="3" bw="1" slack="0"/>
<pin id="153" dir="0" index="4" bw="512" slack="0"/>
<pin id="154" dir="0" index="5" bw="64" slack="1"/>
<pin id="155" dir="0" index="6" bw="1" slack="1"/>
<pin id="156" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln143/2 write_ln155/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="577" slack="0"/>
<pin id="163" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_59/1 tmp_data_V/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="577" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_53/1 tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="577" slack="0"/>
<pin id="171" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_41/1 tmp_last_V/1 "/>
</bind>
</comp>

<comp id="173" class="1005" name="reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="512" slack="1"/>
<pin id="175" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_59 tmp_data_V "/>
</bind>
</comp>

<comp id="178" class="1005" name="reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="1"/>
<pin id="180" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_53 tmp_keep_V "/>
</bind>
</comp>

<comp id="183" class="1004" name="state_4_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="2" slack="0"/>
<pin id="185" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_4_load/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="xor_ln145_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln145/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln145_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="0" index="2" bw="2" slack="0"/>
<pin id="197" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln144_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="2" slack="0"/>
<pin id="203" dir="0" index="1" bw="2" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln158_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="2" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_their_port_V_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="49" slack="0"/>
<pin id="215" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_their_port_V/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_my_port_V_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="49" slack="0"/>
<pin id="219" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_my_port_V/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_length_V_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="49" slack="0"/>
<pin id="223" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_length_V/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_Result_128_i_i_i_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="0"/>
<pin id="228" dir="0" index="2" bw="5" slack="0"/>
<pin id="229" dir="0" index="3" bw="5" slack="0"/>
<pin id="230" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i_i_i/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln647_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="agg_result_V_0_1_i_i_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_1_i_i/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Val2_48_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_48/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_Result_78_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="0" index="2" bw="16" slack="0"/>
<pin id="255" dir="0" index="3" bw="6" slack="0"/>
<pin id="256" dir="0" index="4" bw="6" slack="0"/>
<pin id="257" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_78/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_Result_128_i_i_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="0" index="3" bw="5" slack="0"/>
<pin id="268" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i_i/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln647_16_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_16/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="agg_result_V_0_1_i_i_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_1_i_i_1/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_Result_79_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="0" index="2" bw="16" slack="0"/>
<pin id="289" dir="0" index="3" bw="1" slack="0"/>
<pin id="290" dir="0" index="4" bw="5" slack="0"/>
<pin id="291" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_79/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_Result_128_i_i2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="0" index="2" bw="5" slack="0"/>
<pin id="301" dir="0" index="3" bw="5" slack="0"/>
<pin id="302" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_128_i_i2/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln647_17_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_17/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="agg_result_V_0_1_i_i_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="0"/>
<pin id="314" dir="0" index="2" bw="8" slack="0"/>
<pin id="315" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="agg_result_V_0_1_i_i_2/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_Result_s_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="16" slack="0"/>
<pin id="323" dir="0" index="3" bw="7" slack="0"/>
<pin id="324" dir="0" index="4" bw="7" slack="0"/>
<pin id="325" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln103_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln125_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="header_idx_5_load_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="header_idx_5_load/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_Val2_53_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_53/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_87_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="19" slack="0"/>
<pin id="353" dir="0" index="1" bw="16" slack="0"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_87/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln84_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="19" slack="0"/>
<pin id="361" dir="0" index="1" bw="19" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_88_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="19" slack="0"/>
<pin id="367" dir="0" index="1" bw="16" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_88/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln647_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="19" slack="0"/>
<pin id="375" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln647/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln647_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="19" slack="0"/>
<pin id="379" dir="0" index="1" bw="19" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln647/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln647_18_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="0"/>
<pin id="385" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_18/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_89_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="64" slack="0"/>
<pin id="390" dir="0" index="2" bw="7" slack="0"/>
<pin id="391" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_89/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="select_ln647_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln647/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln647_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln647_1/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="select_ln647_5_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="64" slack="0"/>
<pin id="410" dir="0" index="2" bw="64" slack="0"/>
<pin id="411" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln647_5/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln647_6_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="64" slack="0"/>
<pin id="418" dir="0" index="2" bw="64" slack="0"/>
<pin id="419" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln647_6/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_Result_80_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="0"/>
<pin id="425" dir="0" index="1" bw="64" slack="0"/>
<pin id="426" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_80/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_Result_77_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="512" slack="0"/>
<pin id="431" dir="0" index="1" bw="512" slack="1"/>
<pin id="432" dir="0" index="2" bw="64" slack="0"/>
<pin id="433" dir="0" index="3" bw="1" slack="0"/>
<pin id="434" dir="0" index="4" bw="7" slack="0"/>
<pin id="435" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_77/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln87_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln84_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="16" slack="0"/>
<pin id="450" dir="0" index="2" bw="16" slack="0"/>
<pin id="451" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="currWord_data_V_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="512" slack="0"/>
<pin id="458" dir="0" index="2" bw="512" slack="1"/>
<pin id="459" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="currWord_data_V_1/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln142_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="0" index="1" bw="16" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln115_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="16" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="state_4_load_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="1"/>
<pin id="478" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_4_load "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_86_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_last_V_41_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_41 "/>
</bind>
</comp>

<comp id="489" class="1005" name="tmp_85_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_85 "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_last_V_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="157"><net_src comp="96" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="164"><net_src comp="112" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="112" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="112" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="161" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="148" pin=4"/></net>

<net id="181"><net_src comp="165" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="148" pin=5"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="169" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="0" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="136" pin="5"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="136" pin="5"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="136" pin="5"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="217" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="238"><net_src comp="217" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="235" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="225" pin="4"/><net_sink comp="239" pin=2"/></net>

<net id="250"><net_src comp="12" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="247" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="239" pin="3"/><net_sink comp="251" pin=2"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="262"><net_src comp="56" pin="0"/><net_sink comp="251" pin=4"/></net>

<net id="269"><net_src comp="44" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="213" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="46" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="276"><net_src comp="213" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="50" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="263" pin="4"/><net_sink comp="277" pin=2"/></net>

<net id="292"><net_src comp="52" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="251" pin="5"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="277" pin="3"/><net_sink comp="285" pin=2"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="296"><net_src comp="48" pin="0"/><net_sink comp="285" pin=4"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="221" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="310"><net_src comp="221" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="50" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="297" pin="4"/><net_sink comp="311" pin=2"/></net>

<net id="326"><net_src comp="52" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="285" pin="5"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="311" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="330"><net_src comp="62" pin="0"/><net_sink comp="319" pin=4"/></net>

<net id="335"><net_src comp="319" pin="5"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="12" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="30" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="0" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="2" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="12" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="76" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="343" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="78" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="351" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="80" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="76" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="343" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="78" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="82" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="347" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="84" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="347" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="86" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="377" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="383" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="387" pin="3"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="395" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="412"><net_src comp="377" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="347" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="420"><net_src comp="377" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="88" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="90" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="407" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="415" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="436"><net_src comp="92" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="173" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="423" pin="2"/><net_sink comp="429" pin=2"/></net>

<net id="439"><net_src comp="58" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="440"><net_src comp="86" pin="0"/><net_sink comp="429" pin=4"/></net>

<net id="445"><net_src comp="343" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="94" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="359" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="343" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="460"><net_src comp="359" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="429" pin="5"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="173" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="463"><net_src comp="455" pin="3"/><net_sink comp="148" pin=4"/></net>

<net id="468"><net_src comp="447" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="2" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="98" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="2" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="183" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="100" pin="5"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="169" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="148" pin=6"/></net>

<net id="492"><net_src comp="100" pin="5"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="169" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="148" pin=6"/></net>

<net id="501"><net_src comp="122" pin="6"/><net_sink comp="498" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state_4 | {1 }
	Port: header_idx_5 | {2 }
	Port: tx_udpMetaFifo_V_the | {}
	Port: tx_udpMetaFifo_V_my_s | {}
	Port: tx_udpMetaFifo_V_len | {}
	Port: tx_udpMetaFifo_V_val | {}
	Port: header_header_V_7 | {1 }
	Port: tx_shift2udpFifo_V_d | {}
	Port: tx_shift2udpFifo_V_k | {}
	Port: tx_shift2udpFifo_V_l | {}
	Port: tx_udp2ipFifo_V_data | {2 }
	Port: tx_udp2ipFifo_V_keep | {2 }
	Port: tx_udp2ipFifo_V_last | {2 }
 - Input state : 
	Port: generate_udp<512> : state_4 | {1 }
	Port: generate_udp<512> : header_idx_5 | {2 }
	Port: generate_udp<512> : tx_udpMetaFifo_V_the | {1 }
	Port: generate_udp<512> : tx_udpMetaFifo_V_my_s | {1 }
	Port: generate_udp<512> : tx_udpMetaFifo_V_len | {1 }
	Port: generate_udp<512> : tx_udpMetaFifo_V_val | {1 }
	Port: generate_udp<512> : header_header_V_7 | {1 2 }
	Port: generate_udp<512> : tx_shift2udpFifo_V_d | {1 }
	Port: generate_udp<512> : tx_shift2udpFifo_V_k | {1 }
	Port: generate_udp<512> : tx_shift2udpFifo_V_l | {1 }
	Port: generate_udp<512> : tx_udp2ipFifo_V_data | {}
	Port: generate_udp<512> : tx_udp2ipFifo_V_keep | {}
	Port: generate_udp<512> : tx_udp2ipFifo_V_last | {}
  - Chain level:
	State 1
		switch_ln108 : 1
		xor_ln145 : 1
		select_ln145 : 1
		store_ln144 : 2
		p_Result_128_i_i_i : 1
		trunc_ln647 : 1
		agg_result_V_0_1_i_i : 2
		p_Result_78 : 3
		p_Result_128_i_i : 1
		trunc_ln647_16 : 1
		agg_result_V_0_1_i_i_1 : 2
		p_Result_79 : 4
		p_Result_128_i_i2 : 1
		trunc_ln647_17 : 1
		agg_result_V_0_1_i_i_2 : 2
		p_Result_s : 5
		store_ln103 : 6
	State 2
		tmp_87 : 1
		icmp_ln84 : 2
		tmp_88 : 1
		zext_ln647 : 2
		icmp_ln647 : 3
		trunc_ln647_18 : 1
		tmp_89 : 1
		select_ln647 : 4
		zext_ln647_1 : 5
		select_ln647_5 : 6
		select_ln647_6 : 4
		p_Result_80 : 7
		p_Result_77 : 7
		add_ln87 : 1
		select_ln84 : 3
		currWord_data_V_1 : 8
		store_ln142 : 4
		write_ln143 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |      select_ln145_fu_193      |    0    |    2    |
|          |      select_ln647_fu_395      |    0    |    2    |
|  select  |     select_ln647_5_fu_407     |    0    |    64   |
|          |     select_ln647_6_fu_415     |    0    |    64   |
|          |       select_ln84_fu_447      |    0    |    16   |
|          |    currWord_data_V_1_fu_455   |    0    |   505   |
|----------|-------------------------------|---------|---------|
|    and   |       p_Result_80_fu_423      |    0    |    64   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln84_fu_359       |    0    |    20   |
|          |       icmp_ln647_fu_377       |    0    |    20   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln87_fu_441        |    0    |    23   |
|----------|-------------------------------|---------|---------|
|    xor   |        xor_ln145_fu_187       |    0    |    2    |
|----------|-------------------------------|---------|---------|
| nbreadreq|      grp_nbreadreq_fu_100     |    0    |    0    |
|          |      tmp_nbreadreq_fu_122     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   read   |        grp_read_fu_112        |    0    |    0    |
|          |       empty_read_fu_136       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_148       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_161          |    0    |    0    |
|          |           grp_fu_165          |    0    |    0    |
|extractvalue|           grp_fu_169          |    0    |    0    |
|          |    tmp_their_port_V_fu_213    |    0    |    0    |
|          |      tmp_my_port_V_fu_217     |    0    |    0    |
|          |      tmp_length_V_fu_221      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |   p_Result_128_i_i_i_fu_225   |    0    |    0    |
|partselect|    p_Result_128_i_i_fu_263    |    0    |    0    |
|          |    p_Result_128_i_i2_fu_297   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln647_fu_235      |    0    |    0    |
|   trunc  |     trunc_ln647_16_fu_273     |    0    |    0    |
|          |     trunc_ln647_17_fu_307     |    0    |    0    |
|          |     trunc_ln647_18_fu_383     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |  agg_result_V_0_1_i_i_fu_239  |    0    |    0    |
|          | agg_result_V_0_1_i_i_1_fu_277 |    0    |    0    |
|bitconcatenate| agg_result_V_0_1_i_i_2_fu_311 |    0    |    0    |
|          |         tmp_87_fu_351         |    0    |    0    |
|          |         tmp_88_fu_365         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_78_fu_251      |    0    |    0    |
|  partset |       p_Result_79_fu_285      |    0    |    0    |
|          |       p_Result_s_fu_319       |    0    |    0    |
|          |       p_Result_77_fu_429      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln647_fu_373       |    0    |    0    |
|          |      zext_ln647_1_fu_403      |    0    |    0    |
|----------|-------------------------------|---------|---------|
| bitselect|         tmp_89_fu_387         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   782   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|       reg_173       |   512  |
|       reg_178       |   64   |
| state_4_load_reg_476|    2   |
|    tmp_85_reg_489   |    1   |
|    tmp_86_reg_480   |    1   |
|tmp_last_V_41_reg_484|    1   |
|  tmp_last_V_reg_493 |    1   |
|     tmp_reg_498     |    1   |
+---------------------+--------+
|        Total        |   583  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_148 |  p4  |   2  |  512 |  1024  ||    9    |
| grp_write_fu_148 |  p6  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1026  ||  1.312  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   782  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   583  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   583  |   800  |
+-----------+--------+--------+--------+
