AR fully_connected behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fully_connected.vhd sub00/vhpl05 1607970190
EN xnor_popcount NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/xnor_popcount.vhd sub00/vhpl18 1607970169
AR input_layer behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/input_layer.vhd sub00/vhpl33 1607970186
EN fully_connected NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fully_connected.vhd sub00/vhpl04 1607970189
EN memory10bit_output_layer NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory10Bit_output_layer.vhd sub00/vhpl24 1607970167
AR xnor_popcount behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/xnor_popcount.vhd sub00/vhpl19 1607970170
EN memory3bit NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory3Bit.vhd sub00/vhpl26 1607970175
EN memory10bit NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory10Bit.vhd sub00/vhpl20 1607970173
AR fully_connected2 behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fully_connected2.vhd sub00/vhpl35 1607970188
EN output_layer NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/output_layer.vhd sub00/vhpl06 1607970191
EN upsample3_64 NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample3_64.vhd sub00/vhpl02 1607970183
AR zestsc1_host arch /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Host.vhd sub00/vhpl09 1607970194
EN accumulator NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/accumulator.vhd sub00/vhpl22 1607970171
AR subsample64to3 behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/subsample64to3.vhd sub00/vhpl31 1607970180
AR zestsc1_interfaces arch /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Interfaces.vhd sub00/vhpl13 1607970198
AR memory3bit behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory3Bit.vhd sub00/vhpl27 1607970176
EN memory3bit_input_layer NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory3Bit_input_layer.vhd sub00/vhpl28 1607970177
EN input_layer NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/input_layer.vhd sub00/vhpl32 1607970185
AR output_layer behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/output_layer.vhd sub00/vhpl07 1607970192
MO memory NULL ipcore_dir/memory.v vlg69/memory.bin 1605657731
AR accelerator arch /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/accelerator.vhd sub00/vhpl15 1607970200
AR zestsc1_sram arch /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_SRAM.vhd sub00/vhpl11 1607970196
AR accumulator behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/accumulator.vhd sub00/vhpl23 1607970172
AR memory10bit behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory10Bit.vhd sub00/vhpl21 1607970174
EN zestsc1_host NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Host.vhd sub00/vhpl08 1607970193
EN zestsc1_sram NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_SRAM.vhd sub00/vhpl10 1607970195
EN upsample1to64 NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample.vhd sub00/vhpl00 1607970181
EN subsample64to3 NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/subsample64to3.vhd sub00/vhpl30 1607970179
AR memory3bit_input_layer behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory3Bit_input_layer.vhd sub00/vhpl29 1607970178
EN fully_connected2 NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/fully_connected2.vhd sub00/vhpl34 1607970187
AR upsample1to64 behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample.vhd sub00/vhpl01 1607970182
AR taste arch /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/Example1.vhd sub00/vhpl17 1607970202
AR upsample3_64 behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/upsample3_64.vhd sub00/vhpl03 1607970184
EN taste NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/Example1.vhd sub00/vhpl16 1607970201
AR memory10bit_output_layer behavioral /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/memory10Bit_output_layer.vhd sub00/vhpl25 1607970168
EN accelerator NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/accelerator.vhd sub00/vhpl14 1607970199
EN zestsc1_interfaces NULL /home/jannis/fpga_bnn_accelerator/src/fpga_logic/TASTE-VHDL-XISE/ZestSC1_Interfaces.vhd sub00/vhpl12 1607970197
