.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000010010000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000001110000000001
000000000000000010
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000011010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
001100000000000000
000000000000011000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000001110000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000010
000100000000000000
000001110000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000001110000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000001000000001000000000
000000000000010000000000000000001011000000000000001000
000000000000001111000111100000000001000000001000000000
000000000000001011000110110000001001000000000000000000
000000000000000000000111100101000000000000001000000000
000000000000000000000011110000100000000000000000000000
000000000000000000000111100101000000000000001000000000
000000000000000111000000000000100000000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000100000000000000000001001000000110000000000
000000000000000000000000000000001001000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000010000000001000111100001000000000
000000000000000000000010000000000000111100000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 5 1
000000000000000111100111100000000000000000001000000000
000000001010000000000011100000001001000000000000001000
000000000000100111000000000101100001000000001000000000
000000000001010000000000000000101000000000000000000000
000000000000001000000011100001000001000000001000000000
000010000000000111000100000000001010000000000000000000
000000000000000111000011100101100000000000001000000000
000000000000000111000111100000001001000000000000000000
000000000010100000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000101100000000000001000000000
000010000000010000000000000000000000000000000000000000
000000001100000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 6 1
000000000010001000000000000001100000000000001000000000
000000000000010111000011110000000000000000000000001000
000000000000000111000000000001000000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000010000000000000010101000000000000001000000000
000000000000000111000011100000100000000000000000000000
000000000000000000000011100101100000000000001000000000
000000000000001111000100000000100000000000000000000000
000000000100000000000000000000000000000000001000000000
000000000000010000000000000000001001000000000000000000
000000000000000011100000000001100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000010000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 7 1
000000000000000111100000000000000001000000001000000000
000000000000000111000000000000001000000000000000001000
000000000000001000000111100101100000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000111100000010000000001000000001000000000
000000000000000000100011110000001011000000000000000000
000000000000000111100111100001000000000000001000000000
000000000000000000100111110000001011000000000000000000
000001000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000001000000000
000000000000010000000011110000001110000000000000001000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000011100111100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000100001000000000000011100000000000001000000000
000000000000000111000011110000101101000000000000000000
000000000000000000000010000011100000000000001000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000010011100001000000001000000000
000000000000000000000011100000101011000000000000000000
000000000000000000000011100001000001000000001000000000
000000000000000000000100000000101101000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000001000000001000000000
000000001000000000000000000000001111000000000000001000
000000000000000111100000000101100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000111100111100000000001000000001000000000
000000000000000000100000000000001111000000000000000000
000000000001000000000000000001100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000011100000000101100000000000001000000000
000000000000000000100000000000000000000000000000000000
000010000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000011100000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000010000111000001000000001000000000
000000000000000001000000000000101010000000000000000000
000000000000000001000010000000000001000000001000000000
000000000000000001000000000000001110000000000000000000
000000000000000000000010000111100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000001000010000011000000000000001000000000
000000000000000000100100000000000000000000000000000000
000000000000000001000010000011000000000000001000000000
000000000000000000100100000000001101000000000000000000

.logic_tile 5 2
000001000010111000000000000101000000000000001000000000
000000000000000111000000000000000000000000000000010000
000001000000100000000000000001000000000000001000000000
000000100001010000000000000000001011000000000000000000
000000100100000000000000000000001001001100000000000001
000001000110001111000011110000001110001100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000110000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 6 2
000000000100000000000000000101000000000000001000000000
000001000000010000000000000000101010000000000000010000
000000001100000000000000000101000001000000001000000000
000000000000000000000010110000101010000000000000000000
000001000001000111000011101101101000110110100000000000
000000000000100000100111111001101101110100010000100000
000001000000001000000000000000000000000000000000000000
000000100000000111000011110000000000000000000000000000
000001000011000000000000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000010000
000000000000001000000111110001100001000000001000000000
000000000000000111000011100000101001000000000000000000
000000000001000000000000000000001000111100001000000000
000000000000100000000000000000000000111100000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000001101000000000000010000
111000000000000000000000000011000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011100000000001000000100110000000
000000000000000000100111110000001111000000000000000110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000001010000000000000000000000000000001000000000
000000000000100000000000000000001101000000000000001000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000110000000000000000111100000000000001000000000
000000001100000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000001111000000000000000000111100000000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000001000010010101000000000000001000000000
000000000000000000100111110000000000000000000000001000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000001000000000010111100000000000001000000000
000000000000000111000011110000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000010000000000000000001001000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000001001100010010000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000010000000001000000001000000000
000000000000000011000011000000001100000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001000000000000101100001000000001000000000
000000000000001111000000000000101100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000001011100111000111000000000000001000000000
000000000000000011000100000000100000000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000001011100000010011100000000000001000000000
000000000000001011100011010000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000001000010100000000000000
000000000000000000000000000111000000101000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000001000000000111100000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000011010000001101000000000000000000
000000000000000111000000010111100001000000001000000000
000000000000001001000011000000001110000000000000000000
000000000000001000000000010111100000000000001000000000
000000000000001011000011000000100000000000000000000000
000001001100001111000000010011100001000000001000000000
000000100000001011000011010000001100000000000000000000

.logic_tile 6 3
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000011100000000111100001000000001000000000
000000000000000000100000000000001100000000000000000000
000000000000011000000000010011100001000000001000000000
000000000000001011000011010000101110000000000000000000
000000000000000000000111000000001000111100001000000000
000000000000000000000100000000000000111100000000000000
000010000000000011100111000000000000000000000000000000
000000000000000111100100000000000000000000000000000000

.logic_tile 7 3
000000000000001000000000010000000000000000001000000000
000000000000001111000011110000001110000000000000001000
000000000000001000000000010000000000000000001000000000
000000000000000111000011110000001011000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001000000000000000000000
000000000000001000000000010000000001000000001000000000
000000000000001111000011100000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000111000001000001000000001000000000
000000000000000000000100000000101101000000000000000000
000000000000000001000000000101100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000111000001100001000000001000000000
000000000000000000000100000000101101000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101100110100000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001101100110100111100001000000001000000000
000000000000000101000000000000001100000000000000000000
000000000000000000000010110111100001000000001000000000
000000000000000000000010100000101110000000000000000000
000000000000000001000000010111100001000000001000000000
000000000000000000100010100000001101000000000000000000

.logic_tile 9 3
000000000000000001100010100001000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000001000000111000111111100000011111000000000
000000000000000001000100000000011000000011110001000000
000000000000000111000000010101011110000011111000000000
000000000000000111000010000000100000000011110001000000
000000000000000011100000010111101110000011111000000000
000000000000000000100010000000001101000011110001000000
000000000000000000000110000000001011000011111000000000
000000000000000000000000000000001000000011110001000000
000000000000000001100110010111111011000011111000000000
000000000000000000000011000000001100000011110001000000
000000000000000001000000000101111001000011111000000000
000000000000000000000000000000111110000011110001000000
000000000000000111000000000111101011000011111000000000
000000000000000001000000000000001101000011110001000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000011000000000000001000000000
000000000000000000000010000000101001000000000000010000
000000000000000000000000000011101000000001010000000001
000000000000000000000000000000100000000001010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000011100010100101100001000000001000000000
000000000000000000100110110000001000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000001101100000000000001001000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000001000000000000000001000111100001000000000
000000000000000011000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000001000000000001000000000000001000000000
001000000000000000000000000000000000000000000000001000
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000111000001000000001000000000
001000000000000000000000000000101100000000000000000000
000000000000000000000000000111100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010111000001000000001000000000
001000000000000000000011000000101111000000000000000000
000000000000000001000000000011000001000000001000000000
001000000000000001000000000000101100000000000000000000
000000000000000000000000010111100000000000001000000000
001000000000000000000011000000001101000000000000000000
000000000000000001000010000000000001000000001000000000
001000000000000001000010000000001111000000000000000000

.logic_tile 2 4
010000000000000000000000000000000001000000001000000000
001000000010000001000000000000001011000000000000010000
000000000000000000000111100001000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000000000001000111100001000000000
001000000000000000000000000000000000111100000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000010000000000000000000001000000000
001000000000000001000100000000001110000000000000001000
000000100000000000000000000011000000000000001000000000
000001000000000000000000000000101001000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001111000000000000000000
000000000000000000000000000011000001000000001000000000
001000000000000000000000000000001110000000000000000000
000000000000000000000000000001000001000000001000000000
001000000000001001000010100000101110000000000000000000
000000000000000000000010100011000001000000001000000000
001000000000000000000000000000001111000000000000000000
000000000000000101000010100011100000000000001000000000
001000000000000000000000000000101100000000000000000000
000000000000000101000000000001000000000000001000000000
001000000000000101000010100000001001000000000000000000

.logic_tile 5 4
010000000000000000000000000111000000000000001000000000
001000000000000000000000000000101100000000000000010000
000000000000100000000000000000001000111100001000000000
000000000001010000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000100000111000000000000000000000000001000000000
001000000000000000100000000000001110000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000111000000000000000000000000001000000000
001000000000000000100000000000001111000000000000000000
000000000000000000000000000011100000000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000011100000000011100000000000001000000000
001000000000000000000010110000000000000000000000000000
000000000000000101000010100101000001000000001000000000
001000000001011101100100000000001111000000000000000000
000000000000000101000010100011100000000000001000000000
001000000000000000100100000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000010110000001100000000000000000000

.logic_tile 7 4
010000000000000000000000010101000000000000001000000000
001000000000000000000011100000001101000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000000000001000111100001000000000
001000000000000111000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000011110111000000000000001000000000
001000000000000000000110100000001110000000000000010000
000000000000000001100111000000000000000000001000000000
000000000000001101000100000000001100000000000000000000
000000000000000111100010111111001000110100000000000000
001000000010000001100110000101101011010100000000000000
000000000000000001100000001111011111001000000000000000
001000000000000001000010000001101001000000000000000000
000000000000000101100110000101001100000001010010000000
001000000000000000000010000000110000000001010000000000
000000000000000000000110001101001100000000010000000000
001000001110000000000010000101011010000000000000000000
000000000000001111000110111011111010111100100000000010
001000000000000101100110101011111001111100000000000000
000010100000001101100000000001111011000000000000000000
001001000000000101000000001001001110100000000000000000

.logic_tile 9 4
010000100001000000000011100101011100000011111000000000
001000000000000000000000000000011100000011110001010000
000000000000000000000000010000011110000011111000000000
000000000000000000000011100000011100000011110001000000
000000000000001000000000000000001000111100001000000000
001000000010100001000000000000000000111100000000000000
000000000001011000000000000000000001001111000010000000
001000000000100111000000000000001111001111000000000000
000000100000001001100000000111101000000010100000000000
001000000000001011000000000000110000000010100000000000
000000000000000000000010001000011001100000000010000000
001000001100000000000000000111011010010000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000010000001011000000010000000000000000000000000000000
001001000000100001000010000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000010000000000000000001000000000
001000000000000000000010000000001011000000000000001000
111000000000000000000000000101100000000000001000000000
000000000000101101000000000000100000000000000000000000
110000000000000000000010111000001000000100101110100001
111000000000000000000111110001001001001000010001100001
000000000110000000000010101000001000000100101110100001
001000000000001101000100000101001101001000010011000001
000000000000000000000110000101000001000000001000000000
001000000000000000000000000000101100000000000000000000
000010000000001101100000010011100001000000001000000000
001001001110000101000011000000101100000000000000000000
000000000000000000000010000111100000000000001000000000
001000000000000000000000000000100000000000000000000000
110010100000000101000110110111100000000000001000000000
111001000000000000000010100000101011000000000000000000

.logic_tile 12 4
010000100000000000000110110000000000000000001000000000
001000000000000000000010100000001111000000000000001000
111000000000000000000110000000000001000000001000000000
000000000000001111000000000000001101000000000000000000
010000000000000000000011100000000000000000001000000000
111000000000000000000000000000001001000000000000000000
000000000000000001100000010000000000000000001000000000
001000001110000000000010000000001001000000000000000000
000000000000000000000000000000001001001100111100000010
001000000000000000000000000000001100110011000011100100
000000000000011000000010100101101000001100111100000010
001000000000100001000100000000000000110011000011100100
000000000000000000000010100101101000001100111100000010
001000000000000000000100000000100000110011000011100100
010000100000000000000000000000001001001100111100000000
011001000000000000000000000000001001110011000011100100

.io_tile 13 4
000000000100000000
000100000100000000
000000000100010000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
101100000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000001000000001000000000
001000000000000000000000000000001001000000000000010000
000000000000000000000011110101100001000000001000000000
000000000000000000000011010000101001000000000000000000
000000000000000101100000010101001000101011010000000000
001000000000000000100010010111101010000111010010000000
000000000000000000000111000000000000000000000000000000
001000001110000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000100000000111000111100000000001000000001000000000
001000001000000000100000000000001011000000000000001000
000000000000000111000011100001100000000000001000000000
000000001100000111100100000000001000000000000000000000
000000000000000111100011100000000000000000001000000000
001000000000000000000100000000001011000000000000000000
000010000001010000000111100000000001000000001000000000
001001000000100111000100000000001000000000000000000000
000000000001000000000000000001100001000000001000000000
001000000000000000000000000000101000000000000000000000
000000000000000000000000000101000001000000001000000000
001000001100000000000000000000001010000000000000000000
000000000000000000000000000001000000000000001000000000
001001000010100000000000000000100000000000000000000000
000010000001010001000000000111100000000000001000000000
001001000000100000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001110000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000011000001000000001000000000
001000000000000000000000000000001110000000000000010000
000000000000000000000000000000001000111100001000000001
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000000000001100110000000000000000000001000000000
001000000000000000000010110000001001000000000000001000
111000000000000000000000000000001000001100111100100010
000000000000000000000000000000011000110011000011100111
000000000000000000000000000111001000001100111110100011
001000000000000000000000000000100000110011000011100111
000000000000000111100000010000001000001100111110100001
001000001010000000100010000000001001110011000011100111
000000000000000000000000000111101000001100111110000101
001000000000000000000000000000000000110011000011100111
000000000000010001100110000000001001001100111110000111
001000000000100000000000000000001100110011000011100111
000000000000000000000000010101101000001100111110000111
001000000000000000000010000000100000110011000011100111
010000101010001000000000000000001001001100111110000011
111000001100000001000000000000001101110011000011100111

.logic_tile 6 5
010000000000000000000000000011000001000000001000000000
001000000000000000000000000000001000000000000000010000
000000000000000000000000000000001000111100001001000000
000000000000000111000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010101000000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 5
010000000000000000000000000101000000000000001000000000
001000000000000000000000000000000000000000000000001000
000000000000000000000111000101100000000000001000000000
000000000000000000000100000000101111000000000000000000
000000000000001000000000000001100001000000001000000000
001000001100001111000000000000101100000000000000000000
000000000001000000000111000011100000000000001000000000
001000000000000000000100000000100000000000000000000000
000010000000000000000000010111000000000000001000000000
001001000000000000000011100000000000000000000000000000
000000000000000000000000000011000001000000001000000000
001000000010001111000011110000101001000000000000000000
000000000000001000000000000111100001000000001000000000
001000000000000111000011110000001011000000000000000000
000010100000001000000000010101100001000000001000000000
001001000000000111000011100000101111000000000000000000

.logic_tile 8 5
010100000000001000000111111000000001111001110010000001
001100000000101101000010110101001001110110110010000000
111000000001000111000000000000000000000000000000000000
000000001000000000100011100000000000000000000000000000
110000000000000000000011110000000000000000000000000000
111000000000010000000111100000000000000000000000000000
000000000000001111100000000011101010000000010000000000
001000000000001111000000001001011011000000000000000000
000000000000000000000000000101100000000000000000000000
001000001110000000000000000001001001000110000000000000
000000000001001000000000000000000001000000100100000000
001000000001010001000000000000001000000000000000100000
000010100000000000000011000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000111100101100000000000001000000000
001000000000000000000100000000100000000000000000001000
000000000000001111100000000001100001000000001000000000
000000000010100111100011110000101101000000000000000000
000000000000000000000000000000000001000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000111000111110101100001000000001000000000
001000000000000000000111100000101101000000000000000000
000000000000000000000000000011100001000000001000000000
001001000000000000000011100000101101000000000000000000
000000000000000000000010000011000001000000001000000000
001001000000000000000011100000101101000000000000000000
000000000000000000000000000001000000000000001000000000
001000000000000000000000000000100000000000000000000000
000000100000000000000000000101100001000000001000000000
001000001000000000000000000000001000000000000000000000

.ramb_tile 10 5
010000000001010000000000000000000000000000
001000010000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001010000000000000000000000000000
001000001110100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000010000000000000000000000000000
001000000001100000000000000000000000000000
000000000000000000000000000000000000000000
001000001000100000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000111000000000000001000000000
001000000000000000000000000000000000000000000000010000
111000100000000001100000010001100000000000001000000000
000001100000000111100010010000001100000000000000000000
010000000000000000000111000000001000111100001000000001
111000000000000000000100000000000000111100000000000000
000000000000011000000110001111000000010110100110000000
001010000000101001000100000111100000000000000001100000
000000000000000101100000001001111011000000000000000000
001000000000000000000000001011001111000000100000000000
000000000000000000000110010000000000000000000000000000
001000001100000000000010000000000000000000000000000000
000000000001011000000110001011001111000000000000000000
001000000000100101000000001101001001000001000000000000
110001000000001101100111000111000001001100110110000101
111000000000000001000100000000101101110011000001100000

.logic_tile 12 5
010000000000001000000000000000001000001100111111100000
001000000000000001000000000000001000110011000011110100
111010000010010000000000001000001000000100100111100000
000001000001100000000000000101001100001000010011100100
010001000000000000000011100000000000000000000000000000
111010000000000000000100000000000000000000000000000000
000010000000001111100000010000000000000000000000000000
001000000000000101000010010000000000000000000000000000
000010100000000001100000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
001010000000010000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000101000000000000000000000000000000000000000000
111000000100100000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100011000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000001111000000000001100000000000001000000000
000000000000101101100011110000100000000000000000001000
000000000000000000000011100101000000000000001000000000
000000000000001111000100000000000000000000000000000000
000000000000001111100000000101000001000000001000000000
000001000000000111000011110000101000000000000000000000
000010100000000000000000000001000001000000001000000000
000001001110000000000000000000101111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000101000000000000001000000000
000000001000000000000010010000001001000000000000000000
000010100000000000000000000001000000000000001000000000
000001000000000000000010010000001011000000000000000000

.logic_tile 2 6
000000000000000000000000000001100000000000001000000000
000000001000000000000000000000101011000000000000010000
000000000000000000000111100000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 4 6
000000000000000000000110000001000000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000110010011000001000000001000000000
000000000000000000000110010000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000010100000011001100000000001100000000000001000000000
000001000000101001100000000000100000000000000000000000
000000000000000111100000000001100000000000001000000000
000000000000000001000000000000101100000000000000000000
000000000000000000000000000000000000000000001000000000
000000001100000000000000000000001110000000000000000000
000000000000001101100000000011000000000000001000000000
000000000000000101000000000000001110000000000000000000
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000000000

.logic_tile 5 6
000000000000000000000000000111001000001100111111100011
000000000000000000000000000000000000110011000011010111
111000000100100000000000000000001000001100110110100010
000000000001011111000000000000001100110011000011100111
000000000000000000000000000111000000010110100110100000
000000000000000000000000000000100000010110100001100011
000001000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000110001100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000001000000001000000000010000000000000000000000000000
000000100000000001000010000000000000000000000000000000
010011001010000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000001101100000000000000000000000001000000000
000000000000010101000011110000001101000000000000001000
000010000000010000000000000000000000000000001000000000
000000000100000000000000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011110000001100000000000000000000
000000000000010000000000000000000001000000001000000000
000010000000000000000000000000001100000000000000000000
000010000000000000000110010101000001000000001000000000
000001000000000000000110010000101101000000000000000000
000000100000011001100110010001000001000000001000000000
000001000000001001100110010000101101000000000000000000
000010000000000000000000000101000000000000001000000000
000000000000000000000000000000101000000000000000000000
000001000000000000000000000001000000000000001000000000
000000100100000000000000000000101000000000000000000000

.logic_tile 7 6
000000000001010000000000000111000001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000111000111101000110110100000000000
000000000000000000000000001101101100111000100000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000100000000111100000000011000001000000001000000000
000000000000001111100011110000101000000000000000000000
000000000000000111100000000111000001000000001000000000
000000000000001111100011110000101111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001010011100000000111000001000000001000000000
000000000000000000100011110000101000000000000000000000
000000000000000000000111000001100000000000001000000000
000001000010000000000000000000100000000000000000000000

.logic_tile 9 6
000000000010001000000000000000000000000000001000000000
000000000000001111000000000000001000000000000000010000
000000000001000000000000000101000000000000001000000000
000001000000000000000000000000001011000000000000000000
000000000000000111000000010000001001001100000000000000
000000000000000000100011110000001010001100000000000001
000000000101000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000010000000000000000000000000000
000000000001100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000001000000000000001100000000000001000000000
000000000000001001000000000000100000000000000000001000
000000000000000000000010100101100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000001000010000000100000000000000000000000
000000000010000000000111100000000000000000001000000000
000000000000000001000010000000001010000000000000000000
000010000000000111000000000101000000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000001000010000000000001000000001000000000
000000000000010000000000000000001010000000000000000000
000000100000000000000000000101100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 12 6
000000000000001101000000010001100000000000001000000000
000000000000000011000011000000000000000000000000001000
000001000000100011100000000101100000000000001000000000
000000000000000000100000000000101111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000101000000000000101000000000000000000000
000000000100101000000111010001000001000000001000000000
000000000000000011000111000000101110000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000011110000001110000000000000000000
000001000100100000000000000011000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000011110000000000000000000000000000
000000000000001111100000000011000000000000001000000000
000000000000000111100000000000101000000000000000000000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000010000000000000000011100000001000111100001000000000
000001000000000000000100000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 2 7
000000000000001000000000000001100000000000001000000000
000000000000000111000000000000100000000000000000001000
000000000000001111100111110101100000000000001000000000
000000000000001111000011110000100000000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100111100000000000001000000000
000000000000000000000100000000101101000000000000000000
000000000000000011100111000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000011100001000001000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000011100001100001000000001000000000
000000000000000000000000000000101100000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000010000000000000000001000000000
000000000000000000000010010000001001000000000000001000
000000000000000001000000000011000001000000001000000000
000000000000000000100000000000101000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001100000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000010000000101000000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000010000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000010000000001011000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000001000000000000001110000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000001100000000000001011000000000000000000

.logic_tile 5 7
000001000000000000000000010000000000000000001000000000
000010100000000000000011010000001001000000000000001000
000001000000010000000000000000000001000000001000000000
000000001010010111000000000000001100000000000000000000
000000001100000001000000000011100001000000001000000000
000000000000000101000000000000101110000000000000000000
000000000001010000000000010101000000000000001000000000
000000000000000000000011000000000000000000000000000000
000001000000100000000000000111100000000000001000000000
000010100001010000000000000000001111000000000000000000
000010000101010001000010000001100001000000001000000000
000000001010000000000000000000001110000000000000000000
000001000000000000000010000101100000000000001000000000
000000100000000000000000000000100000000000000000000000
000000000100000111000000000111100000000000001000000000
000010000100011001000000000000001010000000000000000000

.logic_tile 6 7
000000001100001011100000010000001000111100001000000000
000000000000001011100010010000000000111100000000010000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000010000000000000001001000010000000000000000
000000000000000000000000000000011000010000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000010000000000000000001000000000
000000000000001001000011110000001110000000000000001000
000000000000001000000000000111000001000000001000000000
000000000000001111000000000000101011000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001111000010010000100000000000000000000000
000000000000001000000000010001000000000000001000000000
000000000000000111000011110000000000000000000000000000
000000000000000000000011100101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000111100011100101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101101000000000000000000

.logic_tile 8 7
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000000010000001000111100001000000000
000000000000000111000011100000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000001100000000000001000000000
000000000000000111000011100000000000000000000000001000
000000000000000001000000000101100000000000001000000000
000000000000000111100011100000000000000000000000000000
000000000000001000000000010101000000000000001000000000
000000000000001111000011110000000000000000000000000000
000000000001000111100000000000000000000000001000000000
000000001000000000000000000000001011000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000111000000000001000000000000001000000000
000001000000100000000000000000100000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101101000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000010100
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010011010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010000011100000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000010000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000001100000001000010000000001110000000000000000000

.logic_tile 2 8
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001000000000000000010000
000000000000011000000000000101100000000000001000000000
000000000000100111000000000000100000000000000000000000
000000000000000000000000000011001000010100000000000001
000000000000001001000000000000000000010100000000000000
000010000001010000000111100000000000000000000000000000
000001001100100000000100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000010010001000000000000001000000000
000000000000000000000110000000101100000000000000010000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000001000000010001011001000111111000000000000
000000000000000011000100001101001110010110000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001011000000000000000000
000000000000000001000000000101111110100000000000000000

.logic_tile 5 8
000000000000000111000110000011000001000000001000000000
000000000000000000000100000000101101000000000000010000
000000100010000000000110100000001000111100001000000000
000001001010000000000000000000000000111100000000000000
000000000000000000000010100001011000101000000000000000
000000000000000000000100001101110000000000000010000000
000000000000010000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000101101010100001010000000000
000000000000000000000010100111111000010110100010000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000101010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 6 8
000000000100001000000000010000000001000000001000000000
000000000100001011000011000000001010000000000000001000
000000100011101000000000010001100000000000001000000000
000001000000100011000011010000101100000000000000000000
000000000000101000000000010101000000000000001000000000
000000000001010011000011010000001110000000000000000000
000000000101000011100000010001000000000000001000000000
000010000000110000100011000000100000000000000000000000
000000000000000011100000000011000001000000001000000000
000010000000000000100000000000001000000000000000000000
000011100001010000000000000111000001000000001000000000
000000001010000000000000000000001011000000000000000000
000001000000000011100000000000000000000000001000000000
000000100000000000100000000000001000000000000000000000
000001100001100000000000000111000000000000001000000000
000001000000100000000000000000001011000000000000000000

.logic_tile 7 8
000000000000001000000110000101100001000000001000000000
000000000000001111000000000000001101000000000000010000
111000000000000000000000000001000000000000001000000000
000000000000000111000011110000000000000000000000000000
000000000000000000000000010000001001111100001000000000
000000000000000000000010000000001101111100000000000000
000000000000001001000000011011001000100010110000000000
000000000000001111000011100011001111101001110000000000
000000000000001000000010110000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000000000000000001000000000111011000000110100000000000
000000000000000000100010111001111101000001010000000000
000000000000000000000010001000001010001000000100000000
000000000000000000000010100001011100000100001000000010
010000000000000001100000001111101101111111010000000000
110000000000001111000000000111011011111101010001000000

.logic_tile 8 8
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000001010000000000000111100000000000001000000000
000000000000100000000000000000001110000000000000000000
000000000000001000000000000111000001000000001000000000
000000000000001011000000000000101111000000000000000000
000000000000000011100000000111100001000000001000000000
000000000000000000100000000000101100000000000000000000
000000000000000000000010000111100001000000001000000000
000000000000000001000011110000101111000000000000000000
000000000000000111000010000101100000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000010000011100001000000001000000000
000000000000000001000011110000101000000000000000000000

.logic_tile 9 8
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000111100011011011000000110000000000
000000000000000000000000001111111101000000010001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000001000000001000001100010110000010000000
000000000000000000000000000011011111101001000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000011100111000001000000000000001000000000
000000000000000000100100000000100000000000000000001000
000000000000000000000111100101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100101100000000000001000000000
000000000000000111000100000000100000000000000000000000
000000000000000011100111010011000001000000001000000000
000000000000000001100011000000001001000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101010000000000000000000

.logic_tile 12 8
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000011100011100011000001000000001000000000
000000000000010000100011100000101001000000000000000000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000111010000000000000000001000000000
000000000000000000000111010000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000011110000101011000000000000000000
000000000000001000000000010001100001000000001000000000
000000000000001101000010110000001101000000000000000000
000000000000001000000000000101100001000000001000000000
000000000000001101000011110000101111000000000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000111000000000101100001000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000011100111000000000000000000001000000000
000000000000000000100011100000001001000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000011100111000011100000000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000000011100111000000000000000000001000000000
000000000000000001000000000000001001000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000001000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000001100000000000001000000000
000000000000000111000011100000000000000000000000001000
000000000000000011100111000011000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000011100000000111100000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000010000000001010000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000101000000000000000000111100000000000000

.logic_tile 5 9
000000000000100000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101000001001000000000000
000000000000000000000000001111011110000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001000000000011100000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000011100111010000000000000000001000000000
000000000110000000000010100000001101000000000000000000
000000000000000001000000000001100001000000001000000000
000000000000000000000010000000001001000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001001000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000001000000000000001010000000000000000000
000000000000000001000000000011000001000000001000000000
000000000100000000000000000000001011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 8 9
000000000000001000000000000011100001000000001000000000
000000000000001111000000000000001110000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000000000000001001111100001000000000
000000000000001101000000000000001110111100000000000000
000000000001000000000000000001001000101110000000000000
000000000000100000000000000111001010101101010000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000001000000000000000000000000000000
000000010000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000010001100000000000001000000000
000000000000000000000011010000101011000000000000010000
000000000000000000000111000101001000111100001000000000
000000000000000000000000000000100000111100000010000000
000000000000000000000011100111001000110110100010000000
000000000000000000000000001001001100111000100001000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000001000111100001001000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000011000111000000000000000000001000000000
000000000000000011100000000000001010000000000000001000
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001001000000000000000000
000000000000000111000000000011000000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000000011100000000101100000000000001000000000
000000000000000000100011100000001010000000000000000000
000000000000000001000000000001000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000011100001100000000000001000000000
000000000000000000000100000000101010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 2 10
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101010000000000000010000
000000000000000111000000000011000001000000001000000000
000000000000000000100000000000101000000000000000000000
000000000000000000000000000111001000111111000010000000
000000000000000000000010000111101100010110000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000010000000100010010000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000111000001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000010000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000010000000000001000000001000000000
000000000000000101000000000000001101000000000000000000
000000000000000000000010000111000001000000001000000000
000000000000000000000010000000101100000000000000000000
000000000000001001000010000111000000000000001000000000
000000000000000101000000000000100000000000000000000000

.logic_tile 5 10
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001000000000000001100001000000001000000000
000000000000001011000000000000001110000000000000000000
000010101110000011100000000000000000000000001000000000
000001000000000111100000000000001010000000000000000000
000000000000000111000111000101100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000101100110100111100001000010101010100101
000000000000000000100100000000001010000001010011100010
000000000000001101100000000011100000000000001000000000
000100000000000001100000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000001000000000000011100001000000001000000000
000000000000000001000000000000001100000000000000000000

.logic_tile 6 10
000000000000100011100000010001100000000000001000000000
000000000001010111100011010000000000000000000000001000
000000000000001011100000000001100000000000001000000000
000000000000000101000011100000101000000000000000000000
000000000000001000000000000101000001000000001000000000
000000000000001011000000000000001000000000000000000000
000000000000001000000011110001000000000000001000000000
000000000000001011000011010000101000000000000000000000
000001000000100000000000000101100000000000001000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000001100000000000000000001000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101000000000000000000000

.logic_tile 7 10
000000000000000000000000010000001000111100001000100000
000000100000000000000010000000000000111100000000010000
000000000000000111100111100111001001100000000000000000
000001000000000000100000000011111110000000000000000010
000000000000000000000111101111011001000000000000000000
000000000000000001000100001101111100010000000000000000
000000000000000000000111101011001010000000000000000000
000000000000000000000100000001111010000000010000000000
000010100000000001000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001111000000000000000000
000000000000000001000010000111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000011100000001110000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000001000010000000000001000000001000000000
000000000000000001000000000000001010000000000000000000
000000000000000001000000000101100001000000001000000000
000000000000000000000000000000101100000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101011000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000101100000000000001000000000
000000000000000111000011100000100000000000000000001000
000000000000000000000000010101100000000000001000000000
000000000000000111000011010000100000000000000000000000
000000000000000111000011100000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000111000101000001000000001000000000
000000000000000000000111100000101100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000001000000000001100000000000001000000000
000000000000000000100000000000100000000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000011100000001100000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000001100001000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000001111000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101110000000000000000000
000000001110100000000000010101001000110110100000100000
000000000001000000000010100111101100110100010000000000
000000000000000011100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000001001110001000000000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100101000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000111100101100000000000001000000000
000000000000001001000100000000100000000000000000001000
000000000000001000000000000101100001000000001000000000
000000000000001111000000000000001100000000000000000000
000000000000001111100000010011100000000000001000000000
000000000000001111100011110000001000000000000000000000
000000000000000001000000010111100000000000001000000000
000000000000000000100011110000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000011100000000111100000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001001000000000000000000

.logic_tile 8 11
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000001000111100001000100000
001000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000001000000111010011100000000000001000000000
001000000000000011000111010000000000000000000000001000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000001000000000001000000000000001000000000
001000000000000111000000000000100000000000000000000000
000000000000000011100000000101100000000000001000000000
001000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000001000000000
001000000000000000100000000000001001000000000000000000
000000000000001101100110100001000000000000001000000000
001000000000001101100100000000001010000000000000000000
000000000000000000000000000011000000000000001000000000
001000000000000000000000000000001010000000000000000000
000000000000000000000000000011100000000000001000000000
001000000000000000000000000000001010000000000000000000

.logic_tile 6 12
010000001100101011100111010101000000000000001000000000
001000000001000011000111000000000000000000000000001000
000000000000000000000111010101100000000000001000000000
000000000000000000000011000000001000000000000000000000
000000000000001011100000000001100000000000001000000000
001000000000001011100000000000100000000000000000000000
000000000000000011100000000101000000000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
001000000000000000000000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
001000000000000000000000000000101000000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
001000000000000000000000000000101000000000000000000000

.logic_tile 7 12
010000000000000000000000000101100001000000001000000000
001000000000000000000000000000001011000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000011100000000000001000000000
001000000000000000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000000000001000111100001000100000
001000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 407 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 487 CLK$SB_IO_IN
.sym 634 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 830 CLK$SB_IO_IN
.sym 836 CLK$SB_IO_IN
.sym 854 CLK$SB_IO_IN
.sym 862 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2
.sym 1089 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1
.sym 1102 h_count[5]
.sym 1117 $PACKER_VCC_NET
.sym 1130 h_count[8]
.sym 1885 VGA_HS$SB_IO_OUT
.sym 2069 VGA_HS_SB_LUT4_O_I2
.sym 2077 h_count[5]
.sym 2079 h_count[4]
.sym 2091 h_count[8]
.sym 2100 $PACKER_VCC_NET
.sym 2101 h_count[9]
.sym 2117 VGA_VS$SB_IO_OUT
.sym 2146 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 2246 h_count[8]
.sym 2250 $PACKER_VCC_NET
.sym 2256 h_count[9]
.sym 2258 h_count[2]
.sym 2259 h_count[5]
.sym 2266 h_count[6]
.sym 2267 h_count[3]
.sym 2268 h_count[7]
.sym 2269 h_count[4]
.sym 2272 h_count[8]
.sym 2273 $PACKER_VCC_NET
.sym 2281 h_count[9]
.sym 2371 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 2383 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 2392 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 2393 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 2401 $PACKER_VCC_NET
.sym 2423 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 2429 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 2440 $PACKER_VCC_NET
.sym 2442 h_count[2]
.sym 2443 h_count[5]
.sym 2448 $PACKER_VCC_NET
.sym 2450 h_count[6]
.sym 2451 h_count[3]
.sym 2452 h_count[7]
.sym 2453 h_count[4]
.sym 2454 $nextpnr_ICESTORM_LC_37$O
.sym 2456 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 2460 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2463 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 2466 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2468 $PACKER_VCC_NET
.sym 2469 h_count[2]
.sym 2472 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2474 h_count[3]
.sym 2478 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2480 $PACKER_VCC_NET
.sym 2481 h_count[4]
.sym 2484 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2486 $PACKER_VCC_NET
.sym 2487 h_count[5]
.sym 2490 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2492 h_count[6]
.sym 2493 $PACKER_VCC_NET
.sym 2496 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2499 h_count[7]
.sym 2518 h_count[9]
.sym 2520 h_count[8]
.sym 2552 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2563 h_count[8]
.sym 2564 h_count[9]
.sym 2566 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 2567 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 2572 $PACKER_VCC_NET
.sym 2582 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 2589 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 2592 h_count[8]
.sym 2595 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 2597 $PACKER_VCC_NET
.sym 2598 h_count[9]
.sym 2602 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 2603 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 2604 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 2605 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 2640 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 2648 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 2653 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 2657 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 2680 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 2692 h_count[8]
.sym 2693 h_count[6]
.sym 2694 $PACKER_VCC_NET
.sym 2696 h_count[3]
.sym 2699 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 2700 h_count[7]
.sym 2701 h_count[2]
.sym 2702 $PACKER_VCC_NET
.sym 2718 h_count[5]
.sym 2722 h_count[4]
.sym 2724 $nextpnr_ICESTORM_LC_7$O
.sym 2726 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 2730 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2732 h_count[2]
.sym 2736 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2738 $PACKER_VCC_NET
.sym 2739 h_count[3]
.sym 2742 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2744 $PACKER_VCC_NET
.sym 2745 h_count[4]
.sym 2748 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2750 h_count[5]
.sym 2754 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2756 $PACKER_VCC_NET
.sym 2757 h_count[6]
.sym 2760 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 2762 h_count[7]
.sym 2763 $PACKER_VCC_NET
.sym 2766 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 2768 h_count[8]
.sym 2769 $PACKER_VCC_NET
.sym 2782 h_count[8]
.sym 2787 h_count[6]
.sym 2788 h_count[9]
.sym 2790 $PACKER_VCC_NET
.sym 2791 h_count[8]
.sym 2792 h_count[3]
.sym 2795 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 2796 h_count[7]
.sym 2797 h_count[2]
.sym 2798 h_count[2]
.sym 2800 h_count[3]
.sym 2802 h_count[7]
.sym 2804 h_count[5]
.sym 2806 h_count[6]
.sym 2808 h_count[4]
.sym 2812 h_count[2]
.sym 2815 h_count[9]
.sym 2818 h_count[8]
.sym 2822 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 2834 h_count[9]
.sym 2859 $nextpnr_ICESTORM_LC_8$I3
.sym 2861 h_count[9]
.sym 2869 $nextpnr_ICESTORM_LC_8$I3
.sym 2911 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 2921 h_count[4]
.sym 2923 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 2924 h_count[7]
.sym 2925 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 2930 h_count[9]
.sym 2932 h_count[6]
.sym 2939 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 2941 h_count[3]
.sym 2944 $PACKER_VCC_NET
.sym 2946 h_count[4]
.sym 2947 h_count[6]
.sym 2950 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 2955 h_count[7]
.sym 2963 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 2977 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 2982 h_count[2]
.sym 2984 h_count[3]
.sym 2986 h_count[7]
.sym 2988 h_count[5]
.sym 2990 h_count[6]
.sym 2992 h_count[4]
.sym 2994 $nextpnr_ICESTORM_LC_44$O
.sym 2997 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 3000 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3003 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 3006 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3009 h_count[2]
.sym 3012 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3014 h_count[3]
.sym 3018 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3020 h_count[4]
.sym 3024 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3027 h_count[5]
.sym 3030 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3032 h_count[6]
.sym 3036 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3039 h_count[7]
.sym 3057 h_count[8]
.sym 3058 h_count[9]
.sym 3091 h_count[9]
.sym 3092 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3098 h_count[9]
.sym 3109 h_count[8]
.sym 3128 $PACKER_VCC_NET
.sym 3129 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 3131 h_count[8]
.sym 3132 $PACKER_VCC_NET
.sym 3135 $nextpnr_ICESTORM_LC_45$I3
.sym 3137 $PACKER_VCC_NET
.sym 3138 h_count[9]
.sym 3145 $nextpnr_ICESTORM_LC_45$I3
.sym 3181 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 3204 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0
.sym 3205 h_count[7]
.sym 3206 h_count[3]
.sym 3207 h_count[9]
.sym 3208 h_count[4]
.sym 3209 h_count[6]
.sym 3210 h_count[5]
.sym 3211 h_count[8]
.sym 3213 h_count[2]
.sym 3232 $PACKER_VCC_NET
.sym 3233 h_count[5]
.sym 3235 h_count[2]
.sym 3238 h_count[6]
.sym 3240 $PACKER_VCC_NET
.sym 3241 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 3245 h_count[4]
.sym 3246 h_count[7]
.sym 3249 h_count[3]
.sym 3255 h_count[8]
.sym 3264 $nextpnr_ICESTORM_LC_38$O
.sym 3267 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 3270 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3273 h_count[2]
.sym 3276 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3278 h_count[3]
.sym 3282 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3284 h_count[4]
.sym 3285 $PACKER_VCC_NET
.sym 3288 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3290 h_count[5]
.sym 3291 $PACKER_VCC_NET
.sym 3294 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3296 h_count[6]
.sym 3297 $PACKER_VCC_NET
.sym 3300 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 3302 h_count[7]
.sym 3303 $PACKER_VCC_NET
.sym 3306 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 3309 h_count[8]
.sym 3337 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 3362 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 3382 h_count[9]
.sym 3397 $PACKER_VCC_NET
.sym 3399 $nextpnr_ICESTORM_LC_39$I3
.sym 3401 $PACKER_VCC_NET
.sym 3402 h_count[9]
.sym 3409 $nextpnr_ICESTORM_LC_39$I3
.sym 3449 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0
.sym 3483 $PACKER_VCC_NET
.sym 4212 VGA_HS$SB_IO_OUT
.sym 4215 VGA_VS$SB_IO_OUT
.sym 4227 VGA_HS$SB_IO_OUT
.sym 4233 VGA_VS$SB_IO_OUT
.sym 4283 h_count[8]
.sym 4284 h_count[9]
.sym 4285 VGA_HS_SB_LUT4_O_I2
.sym 4286 h_count[5]
.sym 4289 h_count[6]
.sym 4290 h_count[7]
.sym 4291 $PACKER_VCC_NET
.sym 4294 h_count[4]
.sym 4311 $nextpnr_ICESTORM_LC_2$O
.sym 4314 h_count[4]
.sym 4317 VGA_HS_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4320 h_count[5]
.sym 4323 VGA_HS_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4325 h_count[6]
.sym 4329 VGA_HS_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4331 h_count[7]
.sym 4335 VGA_HS_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 4337 $PACKER_VCC_NET
.sym 4338 h_count[8]
.sym 4341 VGA_HS_SB_LUT4_O_I3
.sym 4344 h_count[9]
.sym 4350 VGA_HS_SB_LUT4_O_I2
.sym 4351 VGA_HS_SB_LUT4_O_I3
.sym 4380 h_count[7]
.sym 4381 h_count[6]
.sym 4447 h_count[8]
.sym 4455 h_count[9]
.sym 4457 $PACKER_VCC_NET
.sym 4463 h_count[5]
.sym 4470 h_count[6]
.sym 4472 h_count[7]
.sym 4473 h_count[4]
.sym 4474 $nextpnr_ICESTORM_LC_0$O
.sym 4477 h_count[4]
.sym 4480 VGA_HS_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4482 $PACKER_VCC_NET
.sym 4483 h_count[5]
.sym 4486 VGA_HS_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4488 h_count[6]
.sym 4489 $PACKER_VCC_NET
.sym 4492 VGA_HS_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4495 h_count[7]
.sym 4498 VGA_HS_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 4500 h_count[8]
.sym 4501 $PACKER_VCC_NET
.sym 4504 $nextpnr_ICESTORM_LC_1$I3
.sym 4506 h_count[9]
.sym 4514 $nextpnr_ICESTORM_LC_1$I3
.sym 4537 h_count[8]
.sym 4541 h_count[9]
.sym 4569 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 4580 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 4581 h_count[5]
.sym 4582 h_count[2]
.sym 4584 h_count[7]
.sym 4586 $PACKER_VCC_NET
.sym 4589 h_count[3]
.sym 4590 h_count[6]
.sym 4591 h_count[4]
.sym 4597 $nextpnr_ICESTORM_LC_23$O
.sym 4600 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 4603 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4605 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 4606 $PACKER_VCC_NET
.sym 4609 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4611 h_count[2]
.sym 4615 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4618 h_count[3]
.sym 4621 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4623 h_count[4]
.sym 4627 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4629 h_count[5]
.sym 4633 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4635 $PACKER_VCC_NET
.sym 4636 h_count[6]
.sym 4639 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4642 h_count[7]
.sym 4672 $PACKER_VCC_NET
.sym 4673 h_count[9]
.sym 4680 h_count[8]
.sym 4683 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4688 $PACKER_VCC_NET
.sym 4695 h_count[9]
.sym 4703 h_count[8]
.sym 4720 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 4723 h_count[8]
.sym 4726 $nextpnr_ICESTORM_LC_24$I3
.sym 4728 $PACKER_VCC_NET
.sym 4729 h_count[9]
.sym 4736 $nextpnr_ICESTORM_LC_24$I3
.sym 4792 VGA_VS$SB_IO_OUT
.sym 4812 h_count[2]
.sym 4814 h_count[7]
.sym 4815 $PACKER_VCC_NET
.sym 4816 h_count[4]
.sym 4818 h_count[5]
.sym 4820 h_count[6]
.sym 4822 h_count[3]
.sym 4823 $PACKER_VCC_NET
.sym 4826 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 4840 h_count[8]
.sym 4843 $nextpnr_ICESTORM_LC_12$O
.sym 4846 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 4849 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4851 $PACKER_VCC_NET
.sym 4852 h_count[2]
.sym 4855 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4858 h_count[3]
.sym 4861 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4864 h_count[4]
.sym 4867 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4869 h_count[5]
.sym 4870 $PACKER_VCC_NET
.sym 4873 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4875 h_count[6]
.sym 4876 $PACKER_VCC_NET
.sym 4879 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 4881 h_count[7]
.sym 4885 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 4887 h_count[8]
.sym 4906 h_count[2]
.sym 4908 h_count[7]
.sym 4910 h_count[3]
.sym 4912 h_count[4]
.sym 4914 h_count[5]
.sym 4916 h_count[6]
.sym 4929 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 4941 $PACKER_VCC_NET
.sym 4945 h_count[9]
.sym 4966 $nextpnr_ICESTORM_LC_13$I3
.sym 4968 $PACKER_VCC_NET
.sym 4969 h_count[9]
.sym 4976 $nextpnr_ICESTORM_LC_13$I3
.sym 5029 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 5033 h_count[3]
.sym 5036 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 5039 $PACKER_VCC_NET
.sym 5045 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 5049 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 5057 h_count[5]
.sym 5061 h_count[6]
.sym 5062 h_count[4]
.sym 5063 h_count[7]
.sym 5064 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 5072 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 5074 h_count[2]
.sym 5076 h_count[3]
.sym 5078 $PACKER_VCC_NET
.sym 5080 $PACKER_VCC_NET
.sym 5088 $PACKER_VCC_NET
.sym 5089 $nextpnr_ICESTORM_LC_32$O
.sym 5091 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 5095 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5097 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 5101 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5103 h_count[2]
.sym 5107 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5109 $PACKER_VCC_NET
.sym 5110 h_count[3]
.sym 5113 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5115 h_count[4]
.sym 5119 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5121 h_count[5]
.sym 5122 $PACKER_VCC_NET
.sym 5125 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5127 $PACKER_VCC_NET
.sym 5128 h_count[6]
.sym 5131 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5133 h_count[7]
.sym 5134 $PACKER_VCC_NET
.sym 5161 h_count[5]
.sym 5164 $PACKER_VCC_NET
.sym 5166 h_count[8]
.sym 5174 h_count[9]
.sym 5175 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5184 h_count[8]
.sym 5188 $PACKER_VCC_NET
.sym 5195 h_count[9]
.sym 5197 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 5212 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 5214 $PACKER_VCC_NET
.sym 5215 h_count[8]
.sym 5218 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 5220 h_count[9]
.sym 5226 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 5228 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 5275 h_count[6]
.sym 5277 h_count[9]
.sym 5278 h_count[3]
.sym 5279 h_count[7]
.sym 5280 h_count[4]
.sym 5281 h_count[2]
.sym 5282 h_count[5]
.sym 5285 h_count[8]
.sym 5304 h_count[6]
.sym 5305 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 5306 h_count[3]
.sym 5312 h_count[2]
.sym 5314 h_count[4]
.sym 5315 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 5316 h_count[7]
.sym 5318 h_count[5]
.sym 5324 $PACKER_VCC_NET
.sym 5335 $nextpnr_ICESTORM_LC_54$O
.sym 5338 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 5341 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5344 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 5347 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5349 $PACKER_VCC_NET
.sym 5350 h_count[2]
.sym 5353 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5356 h_count[3]
.sym 5359 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5361 $PACKER_VCC_NET
.sym 5362 h_count[4]
.sym 5365 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5367 h_count[5]
.sym 5371 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5373 h_count[6]
.sym 5377 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5379 h_count[7]
.sym 5421 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5431 $PACKER_VCC_NET
.sym 5436 h_count[8]
.sym 5439 $PACKER_VCC_NET
.sym 5442 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0
.sym 5444 h_count[9]
.sym 5451 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1
.sym 5452 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2
.sym 5458 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 5460 h_count[8]
.sym 5461 $PACKER_VCC_NET
.sym 5464 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3
.sym 5466 h_count[9]
.sym 5467 $PACKER_VCC_NET
.sym 5471 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1
.sym 5472 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2
.sym 5473 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0
.sym 5474 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3
.sym 5527 $PACKER_VCC_NET
.sym 5549 h_count[9]
.sym 5551 h_count[6]
.sym 5553 h_count[8]
.sym 5555 h_count[7]
.sym 5558 h_count[4]
.sym 5560 h_count[5]
.sym 5563 h_count[2]
.sym 5564 h_count[3]
.sym 5570 $PACKER_VCC_NET
.sym 5579 $PACKER_VCC_NET
.sym 5581 $nextpnr_ICESTORM_LC_30$O
.sym 5583 h_count[2]
.sym 5587 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5589 h_count[3]
.sym 5593 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5596 h_count[4]
.sym 5599 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5601 h_count[5]
.sym 5602 $PACKER_VCC_NET
.sym 5605 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5608 h_count[6]
.sym 5611 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 5613 h_count[7]
.sym 5617 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_CARRY_CO_CI
.sym 5619 $PACKER_VCC_NET
.sym 5620 h_count[8]
.sym 5623 $nextpnr_ICESTORM_LC_31$I3
.sym 5625 h_count[9]
.sym 5626 $PACKER_VCC_NET
.sym 5656 $PACKER_VCC_NET
.sym 5667 $nextpnr_ICESTORM_LC_31$I3
.sym 5708 $nextpnr_ICESTORM_LC_31$I3
.sym 6351 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I2
.sym 6515 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 6562 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 6765 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 6873 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 6908 h_count[4]
.sym 6910 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 6912 h_count[5]
.sym 6914 h_count[6]
.sym 6916 h_count[7]
.sym 6921 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 7012 h_count[9]
.sym 7020 h_count[8]
.sym 7026 h_count[3]
.sym 7028 h_count[6]
.sym 7030 h_count[7]
.sym 7072 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 7077 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 7126 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 7128 h_count[8]
.sym 7130 h_count[9]
.sym 7179 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0
.sym 7231 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2
.sym 7326 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 7378 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2
.sym 7418 $PACKER_VCC_NET
.sym 8093 VGA_R2$SB_IO_OUT
.sym 8104 VGA_R2$SB_IO_OUT
.sym 8152 VGA_R2$SB_IO_OUT
.sym 8169 h_count[5]
.sym 8182 h_count[8]
.sym 8183 h_count[9]
.sym 8187 h_count[7]
.sym 8188 h_count[6]
.sym 8189 $PACKER_VCC_NET
.sym 8192 $nextpnr_ICESTORM_LC_48$O
.sym 8195 h_count[5]
.sym 8198 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8201 h_count[6]
.sym 8204 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8207 h_count[7]
.sym 8210 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_CARRY_CO_CI
.sym 8212 h_count[8]
.sym 8216 $nextpnr_ICESTORM_LC_49$I3
.sym 8218 h_count[9]
.sym 8219 $PACKER_VCC_NET
.sym 8226 $nextpnr_ICESTORM_LC_49$I3
.sym 8248 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 8271 h_count[5]
.sym 8276 h_count[8]
.sym 8277 h_count[9]
.sym 8279 $PACKER_VCC_NET
.sym 8280 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8281 h_count[7]
.sym 8283 h_count[6]
.sym 8284 $PACKER_VCC_NET
.sym 8285 h_count[7]
.sym 8335 $PACKER_VCC_NET
.sym 8338 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8339 $PACKER_VCC_NET
.sym 8340 h_count[6]
.sym 8342 h_count[7]
.sym 8346 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 8348 h_count[2]
.sym 8350 h_count[3]
.sym 8352 h_count[4]
.sym 8354 h_count[5]
.sym 8355 $nextpnr_ICESTORM_LC_21$O
.sym 8358 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8361 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8364 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 8367 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8369 $PACKER_VCC_NET
.sym 8370 h_count[2]
.sym 8373 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8375 h_count[3]
.sym 8376 $PACKER_VCC_NET
.sym 8379 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8382 h_count[4]
.sym 8385 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8387 h_count[5]
.sym 8391 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8393 h_count[6]
.sym 8397 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8399 $PACKER_VCC_NET
.sym 8400 h_count[7]
.sym 8429 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 8432 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 8434 h_count[2]
.sym 8436 h_count[3]
.sym 8438 h_count[4]
.sym 8440 h_count[5]
.sym 8441 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8467 h_count[8]
.sym 8469 h_count[9]
.sym 8471 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2
.sym 8475 $PACKER_VCC_NET
.sym 8478 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_CARRY_CO_CI
.sym 8480 h_count[8]
.sym 8481 $PACKER_VCC_NET
.sym 8484 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3
.sym 8486 $PACKER_VCC_NET
.sym 8487 h_count[9]
.sym 8491 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2
.sym 8494 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3
.sym 8529 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2
.sym 8552 h_count[6]
.sym 8553 h_count[8]
.sym 8554 h_count[7]
.sym 8555 h_count[9]
.sym 8557 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8558 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 8559 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8560 h_count[2]
.sym 8561 $PACKER_VCC_NET
.sym 8562 h_count[3]
.sym 8569 h_count[8]
.sym 8572 $PACKER_VCC_NET
.sym 8585 $PACKER_VCC_NET
.sym 8587 h_count[2]
.sym 8592 h_count[7]
.sym 8594 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 8596 h_count[3]
.sym 8597 h_count[4]
.sym 8598 h_count[5]
.sym 8599 h_count[6]
.sym 8601 $nextpnr_ICESTORM_LC_35$O
.sym 8604 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 8607 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8609 h_count[2]
.sym 8610 $PACKER_VCC_NET
.sym 8613 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8616 h_count[3]
.sym 8619 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8621 $PACKER_VCC_NET
.sym 8622 h_count[4]
.sym 8625 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8627 $PACKER_VCC_NET
.sym 8628 h_count[5]
.sym 8631 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8633 $PACKER_VCC_NET
.sym 8634 h_count[6]
.sym 8637 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8639 h_count[7]
.sym 8640 $PACKER_VCC_NET
.sym 8643 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 8645 h_count[8]
.sym 8646 $PACKER_VCC_NET
.sym 8652 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 8653 h_count[2]
.sym 8654 h_count[3]
.sym 8655 h_count[4]
.sym 8656 h_count[5]
.sym 8657 h_count[6]
.sym 8658 h_count[7]
.sym 8676 h_count[4]
.sym 8678 h_count[5]
.sym 8680 h_count[6]
.sym 8681 h_count[9]
.sym 8682 h_count[7]
.sym 8683 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8686 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 8687 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 8709 h_count[9]
.sym 8721 $PACKER_VCC_NET
.sym 8724 $nextpnr_ICESTORM_LC_36$I3
.sym 8726 h_count[9]
.sym 8727 $PACKER_VCC_NET
.sym 8734 $nextpnr_ICESTORM_LC_36$I3
.sym 8774 h_count[8]
.sym 8775 h_count[9]
.sym 8776 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8787 h_count[6]
.sym 8789 h_count[3]
.sym 8791 h_count[7]
.sym 8796 h_count_SB_DFFSR_Q_R
.sym 8797 h_count[2]
.sym 8798 h_count[2]
.sym 8800 h_count[3]
.sym 8802 h_count[4]
.sym 8804 h_count[5]
.sym 8806 h_count[6]
.sym 8807 h_count[8]
.sym 8809 h_count[9]
.sym 8818 h_count[3]
.sym 8821 h_count[6]
.sym 8822 h_count[7]
.sym 8827 h_count[4]
.sym 8828 h_count[5]
.sym 8831 $PACKER_VCC_NET
.sym 8832 $PACKER_VCC_NET
.sym 8839 h_count[8]
.sym 8840 h_count[9]
.sym 8847 $nextpnr_ICESTORM_LC_77$O
.sym 8849 h_count[3]
.sym 8853 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8855 $PACKER_VCC_NET
.sym 8856 h_count[4]
.sym 8859 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8862 h_count[5]
.sym 8865 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8867 h_count[6]
.sym 8871 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8873 h_count[7]
.sym 8874 $PACKER_VCC_NET
.sym 8877 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 8880 h_count[8]
.sym 8883 $nextpnr_ICESTORM_LC_78$I3
.sym 8885 $PACKER_VCC_NET
.sym 8886 h_count[9]
.sym 8893 $nextpnr_ICESTORM_LC_78$I3
.sym 8916 h_count[8]
.sym 8918 h_count[9]
.sym 8920 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8925 $PACKER_VCC_NET
.sym 8926 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 8929 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 8930 h_count[4]
.sym 8932 h_count[5]
.sym 8940 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8943 $PACKER_VCC_NET
.sym 8948 h_count[5]
.sym 8952 h_count[7]
.sym 8956 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 8958 h_count[2]
.sym 8960 h_count[3]
.sym 8962 h_count[4]
.sym 8966 h_count[6]
.sym 8967 $PACKER_VCC_NET
.sym 8970 $nextpnr_ICESTORM_LC_84$O
.sym 8973 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 8976 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8978 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 8979 $PACKER_VCC_NET
.sym 8982 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8985 h_count[2]
.sym 8988 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8990 h_count[3]
.sym 8991 $PACKER_VCC_NET
.sym 8994 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 8996 h_count[4]
.sym 8997 $PACKER_VCC_NET
.sym 9000 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9003 h_count[5]
.sym 9006 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9008 h_count[6]
.sym 9009 $PACKER_VCC_NET
.sym 9012 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9015 h_count[7]
.sym 9021 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1
.sym 9022 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 9025 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 9046 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 9050 h_count[3]
.sym 9052 h_count[2]
.sym 9053 $PACKER_VCC_NET
.sym 9055 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 9056 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9063 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 9064 $PACKER_VCC_NET
.sym 9069 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 9072 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 9076 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0
.sym 9077 h_count[8]
.sym 9078 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2
.sym 9079 h_count[9]
.sym 9086 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1
.sym 9089 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9093 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI
.sym 9095 $PACKER_VCC_NET
.sym 9096 h_count[8]
.sym 9099 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3
.sym 9101 h_count[9]
.sym 9102 $PACKER_VCC_NET
.sym 9106 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0
.sym 9107 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2
.sym 9108 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1
.sym 9109 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3
.sym 9136 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 9137 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 9138 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 9139 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 9146 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 9158 temp_red_SB_DFFSS_Q_S
.sym 9167 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 9170 h_count[5]
.sym 9171 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 9173 h_count[6]
.sym 9174 h_count[7]
.sym 9176 h_count[4]
.sym 9178 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 9184 h_count[8]
.sym 9186 h_count[9]
.sym 9189 h_count[3]
.sym 9191 h_count[6]
.sym 9193 h_count[7]
.sym 9200 h_count[4]
.sym 9202 h_count[5]
.sym 9212 $PACKER_VCC_NET
.sym 9216 $nextpnr_ICESTORM_LC_61$O
.sym 9218 h_count[3]
.sym 9222 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9224 h_count[4]
.sym 9225 $PACKER_VCC_NET
.sym 9228 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9230 $PACKER_VCC_NET
.sym 9231 h_count[5]
.sym 9234 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9237 h_count[6]
.sym 9240 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9243 h_count[7]
.sym 9246 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_CARRY_CO_CI
.sym 9248 h_count[8]
.sym 9249 $PACKER_VCC_NET
.sym 9252 $nextpnr_ICESTORM_LC_62$I3
.sym 9254 $PACKER_VCC_NET
.sym 9255 h_count[9]
.sym 9262 $nextpnr_ICESTORM_LC_62$I3
.sym 9270 $PACKER_VCC_NET
.sym 9290 h_count[9]
.sym 9291 h_count[6]
.sym 9294 h_count[4]
.sym 9299 h_count[8]
.sym 9300 h_count[3]
.sym 9301 h_count[5]
.sym 9310 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 9322 h_count[3]
.sym 9324 h_count[2]
.sym 9327 $PACKER_VCC_NET
.sym 9330 h_count[5]
.sym 9333 h_count[6]
.sym 9334 h_count[7]
.sym 9335 $PACKER_VCC_NET
.sym 9336 h_count[4]
.sym 9338 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 9339 $nextpnr_ICESTORM_LC_75$O
.sym 9341 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 9345 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9347 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 9348 $PACKER_VCC_NET
.sym 9351 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9353 h_count[2]
.sym 9354 $PACKER_VCC_NET
.sym 9357 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9359 h_count[3]
.sym 9363 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9366 h_count[4]
.sym 9369 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9372 h_count[5]
.sym 9375 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9377 h_count[6]
.sym 9378 $PACKER_VCC_NET
.sym 9381 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9383 h_count[7]
.sym 9391 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9416 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I0
.sym 9417 $PACKER_VCC_NET
.sym 9425 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9442 $PACKER_VCC_NET
.sym 9450 h_count[9]
.sym 9459 h_count[8]
.sym 9462 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_CARRY_CO_CI
.sym 9464 $PACKER_VCC_NET
.sym 9465 h_count[8]
.sym 9468 $nextpnr_ICESTORM_LC_76$I3
.sym 9470 h_count[9]
.sym 9471 $PACKER_VCC_NET
.sym 9478 $nextpnr_ICESTORM_LC_76$I3
.sym 9636 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I0
.sym 10244 h_count[5]
.sym 10247 h_count[6]
.sym 10249 h_count[7]
.sym 10269 h_count[2]
.sym 10270 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 10271 h_count[3]
.sym 10273 $PACKER_VCC_NET
.sym 10276 h_count[4]
.sym 10279 h_count[5]
.sym 10280 h_count[6]
.sym 10281 $PACKER_VCC_NET
.sym 10282 h_count[7]
.sym 10283 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 10300 $nextpnr_ICESTORM_LC_64$O
.sym 10303 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 10306 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10308 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 10309 $PACKER_VCC_NET
.sym 10312 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10314 h_count[2]
.sym 10315 $PACKER_VCC_NET
.sym 10318 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10320 $PACKER_VCC_NET
.sym 10321 h_count[3]
.sym 10324 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10326 h_count[4]
.sym 10330 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10332 h_count[5]
.sym 10333 $PACKER_VCC_NET
.sym 10336 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10338 h_count[6]
.sym 10342 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10345 h_count[7]
.sym 10356 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 10369 h_count[3]
.sym 10371 h_count[5]
.sym 10375 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 10376 h_count[4]
.sym 10377 h_count[2]
.sym 10383 VGA_R2$SB_IO_OUT
.sym 10386 h_count[7]
.sym 10391 $PACKER_VCC_NET
.sym 10392 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 10400 h_count[6]
.sym 10404 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 10405 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 10426 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10431 $PACKER_VCC_NET
.sym 10439 h_count[8]
.sym 10441 h_count[9]
.sym 10460 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I2
.sym 10463 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO_CI
.sym 10465 h_count[8]
.sym 10469 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I3
.sym 10471 $PACKER_VCC_NET
.sym 10472 h_count[9]
.sym 10478 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I2
.sym 10479 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I3
.sym 10519 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0
.sym 10523 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 10524 h_count[8]
.sym 10525 h_count[8]
.sym 10526 $PACKER_VCC_NET
.sym 10529 h_count[9]
.sym 10531 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 10535 $PACKER_VCC_NET
.sym 10539 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 10541 h_count[2]
.sym 10543 h_count[3]
.sym 10545 h_count[4]
.sym 10546 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 10547 h_count[5]
.sym 10567 h_count[2]
.sym 10572 h_count[5]
.sym 10574 h_count[8]
.sym 10575 $PACKER_VCC_NET
.sym 10576 h_count[3]
.sym 10578 h_count[4]
.sym 10580 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 10582 h_count[6]
.sym 10583 $PACKER_VCC_NET
.sym 10584 h_count[7]
.sym 10586 $nextpnr_ICESTORM_LC_33$O
.sym 10588 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 10592 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10594 h_count[2]
.sym 10595 $PACKER_VCC_NET
.sym 10598 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10600 $PACKER_VCC_NET
.sym 10601 h_count[3]
.sym 10604 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10606 $PACKER_VCC_NET
.sym 10607 h_count[4]
.sym 10610 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10612 $PACKER_VCC_NET
.sym 10613 h_count[5]
.sym 10616 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10618 $PACKER_VCC_NET
.sym 10619 h_count[6]
.sym 10622 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 10624 h_count[7]
.sym 10628 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI
.sym 10630 h_count[8]
.sym 10631 $PACKER_VCC_NET
.sym 10646 h_count[9]
.sym 10647 h_count[2]
.sym 10660 h_count[8]
.sym 10661 h_count[6]
.sym 10662 h_count[9]
.sym 10663 h_count[7]
.sym 10664 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 10667 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 10668 $PACKER_VCC_NET
.sym 10669 h_count[2]
.sym 10671 h_count[3]
.sym 10672 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_CARRY_CO_CI
.sym 10693 $PACKER_VCC_NET
.sym 10703 h_count[9]
.sym 10709 $nextpnr_ICESTORM_LC_34$I3
.sym 10711 h_count[9]
.sym 10712 $PACKER_VCC_NET
.sym 10719 $nextpnr_ICESTORM_LC_34$I3
.sym 10760 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 10783 h_count[4]
.sym 10785 h_count[5]
.sym 10787 h_count[6]
.sym 10788 h_count[8]
.sym 10789 h_count[7]
.sym 10791 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 10792 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 10793 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 10801 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 10802 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 10803 h_count[3]
.sym 10813 h_count_SB_DFFSR_Q_R
.sym 10814 h_count[6]
.sym 10821 h_count[5]
.sym 10823 h_count[7]
.sym 10826 h_count[2]
.sym 10828 h_count[4]
.sym 10832 $nextpnr_ICESTORM_LC_88$O
.sym 10835 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 10838 h_count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 10841 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 10842 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 10844 h_count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 10846 h_count[2]
.sym 10848 h_count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 10850 h_count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 10853 h_count[3]
.sym 10854 h_count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 10856 h_count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 10858 h_count[4]
.sym 10860 h_count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 10862 h_count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 10865 h_count[5]
.sym 10866 h_count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 10868 h_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 10870 h_count[6]
.sym 10872 h_count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 10874 h_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 10877 h_count[7]
.sym 10878 h_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 10880 CLK$SB_IO_IN_$glb_clk
.sym 10881 h_count_SB_DFFSR_Q_R
.sym 10896 h_count[5]
.sym 10898 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 10900 h_count[2]
.sym 10902 h_count[3]
.sym 10904 h_count[4]
.sym 10906 $PACKER_VCC_NET
.sym 10907 h_count[2]
.sym 10909 h_count[3]
.sym 10911 h_count[4]
.sym 10913 h_count[5]
.sym 10914 h_count[8]
.sym 10915 h_count[6]
.sym 10916 h_count[9]
.sym 10917 h_count[7]
.sym 10918 h_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 10927 h_count_SB_DFFSR_Q_R
.sym 10940 h_count[9]
.sym 10947 h_count[8]
.sym 10949 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 10955 h_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10957 h_count[8]
.sym 10959 h_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 10964 h_count[9]
.sym 10965 h_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10969 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 11003 CLK$SB_IO_IN_$glb_clk
.sym 11004 h_count_SB_DFFSR_Q_R
.sym 11005 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11008 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]
.sym 11017 h_count[8]
.sym 11021 h_count[9]
.sym 11023 h_count_SB_DFFSR_Q_R
.sym 11025 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11027 $PACKER_VCC_NET
.sym 11028 h_count[2]
.sym 11030 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 11031 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 11033 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[1]
.sym 11048 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 11050 h_count[6]
.sym 11054 h_count[8]
.sym 11055 h_count[4]
.sym 11060 h_count[7]
.sym 11067 h_count[2]
.sym 11069 h_count[3]
.sym 11073 h_count[5]
.sym 11074 $PACKER_VCC_NET
.sym 11075 $PACKER_VCC_NET
.sym 11078 $nextpnr_ICESTORM_LC_67$O
.sym 11081 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 11084 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11087 h_count[2]
.sym 11090 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11092 h_count[3]
.sym 11093 $PACKER_VCC_NET
.sym 11096 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11098 h_count[4]
.sym 11102 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11104 $PACKER_VCC_NET
.sym 11105 h_count[5]
.sym 11108 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11110 h_count[6]
.sym 11111 $PACKER_VCC_NET
.sym 11114 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11116 h_count[7]
.sym 11120 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI
.sym 11122 $PACKER_VCC_NET
.sym 11123 h_count[8]
.sym 11140 h_count[7]
.sym 11146 h_count[6]
.sym 11148 h_count[4]
.sym 11150 h_count[5]
.sym 11151 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 11152 h_count[8]
.sym 11153 h_count[6]
.sym 11155 h_count[7]
.sym 11156 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 11159 h_count[9]
.sym 11160 $PACKER_VCC_NET
.sym 11161 h_count[2]
.sym 11163 h_count[3]
.sym 11164 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_CARRY_CO_CI
.sym 11170 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 11172 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]
.sym 11176 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 11180 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 11184 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 11188 h_count[9]
.sym 11191 $PACKER_VCC_NET
.sym 11193 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[1]
.sym 11201 $nextpnr_ICESTORM_LC_68$I3
.sym 11203 h_count[9]
.sym 11204 $PACKER_VCC_NET
.sym 11211 $nextpnr_ICESTORM_LC_68$I3
.sym 11214 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 11215 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]
.sym 11217 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 11232 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[1]
.sym 11233 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 11234 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 11235 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 11253 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I1
.sym 11257 $PACKER_VCC_NET
.sym 11265 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 11269 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 11275 h_count[4]
.sym 11276 h_count[8]
.sym 11277 h_count[5]
.sym 11279 h_count[6]
.sym 11280 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 11285 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 11286 h_count[7]
.sym 11294 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I0
.sym 11296 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 11316 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 11318 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I1
.sym 11343 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I1
.sym 11344 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 11345 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 11346 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I0
.sym 11390 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I0
.sym 11398 $PACKER_VCC_NET
.sym 11399 h_count[8]
.sym 11401 h_count[9]
.sym 11402 h_count[3]
.sym 11404 h_count[4]
.sym 11405 h_count[7]
.sym 11406 h_count[5]
.sym 11407 h_count[2]
.sym 11408 h_count[6]
.sym 11419 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 11423 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 11424 h_count[2]
.sym 11428 h_count[4]
.sym 11430 h_count[3]
.sym 11432 h_count[5]
.sym 11434 h_count[6]
.sym 11435 $PACKER_VCC_NET
.sym 11436 h_count[7]
.sym 11443 $PACKER_VCC_NET
.sym 11447 $nextpnr_ICESTORM_LC_19$O
.sym 11449 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 11453 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11455 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 11456 $PACKER_VCC_NET
.sym 11459 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11462 h_count[2]
.sym 11465 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11467 h_count[3]
.sym 11468 $PACKER_VCC_NET
.sym 11471 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11473 $PACKER_VCC_NET
.sym 11474 h_count[4]
.sym 11477 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11479 $PACKER_VCC_NET
.sym 11480 h_count[5]
.sym 11483 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11485 h_count[6]
.sym 11489 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11491 $PACKER_VCC_NET
.sym 11492 h_count[7]
.sym 11499 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 11515 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 11519 $PACKER_VCC_NET
.sym 11522 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11533 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11542 $PACKER_VCC_NET
.sym 11550 h_count[9]
.sym 11551 h_count[8]
.sym 11570 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 11573 h_count[8]
.sym 11576 $nextpnr_ICESTORM_LC_20$I3
.sym 11578 $PACKER_VCC_NET
.sym 11579 h_count[9]
.sym 11586 $nextpnr_ICESTORM_LC_20$I3
.sym 11661 h_count[6]
.sym 11663 h_count[5]
.sym 11664 h_count[3]
.sym 11669 $PACKER_VCC_NET
.sym 11670 $PACKER_VCC_NET
.sym 11674 h_count[4]
.sym 11678 h_count[7]
.sym 11681 h_count[8]
.sym 11682 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 11684 h_count[2]
.sym 11693 $nextpnr_ICESTORM_LC_80$O
.sym 11695 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 11699 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11701 $PACKER_VCC_NET
.sym 11702 h_count[2]
.sym 11705 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11707 h_count[3]
.sym 11711 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11713 h_count[4]
.sym 11717 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11720 h_count[5]
.sym 11723 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11725 h_count[6]
.sym 11726 $PACKER_VCC_NET
.sym 11729 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 11731 h_count[7]
.sym 11732 $PACKER_VCC_NET
.sym 11735 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 11737 h_count[8]
.sym 11738 $PACKER_VCC_NET
.sym 11743 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11779 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 11805 h_count[9]
.sym 11816 $nextpnr_ICESTORM_LC_81$I3
.sym 11818 h_count[9]
.sym 11826 $nextpnr_ICESTORM_LC_81$I3
.sym 12313 VGA_R2$SB_IO_OUT
.sym 12324 VGA_R2$SB_IO_OUT
.sym 12369 VGA_R2$SB_IO_OUT
.sym 12377 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12379 h_count[4]
.sym 12381 $PACKER_VCC_NET
.sym 12382 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12385 h_count[7]
.sym 12387 h_count[2]
.sym 12389 h_count[5]
.sym 12392 h_count[3]
.sym 12398 h_count[6]
.sym 12409 $nextpnr_ICESTORM_LC_85$O
.sym 12411 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12415 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12417 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12421 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12423 h_count[2]
.sym 12427 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12429 h_count[3]
.sym 12433 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12436 h_count[4]
.sym 12439 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12441 $PACKER_VCC_NET
.sym 12442 h_count[5]
.sym 12445 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12447 h_count[6]
.sym 12451 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12453 $PACKER_VCC_NET
.sym 12454 h_count[7]
.sym 12465 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 12476 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 12477 h_count[2]
.sym 12479 h_count[4]
.sym 12481 h_count[5]
.sym 12484 h_count[3]
.sym 12485 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12495 $PACKER_VCC_NET
.sym 12535 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12546 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0
.sym 12549 h_count[8]
.sym 12550 $PACKER_VCC_NET
.sym 12551 h_count[9]
.sym 12552 $PACKER_VCC_NET
.sym 12554 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 12558 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 12572 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_CARRY_CO_CI
.sym 12574 $PACKER_VCC_NET
.sym 12575 h_count[8]
.sym 12578 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 12580 h_count[9]
.sym 12581 $PACKER_VCC_NET
.sym 12585 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0
.sym 12586 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 12587 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 12588 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 12634 VGA_R2$SB_IO_OUT
.sym 12635 h_count[8]
.sym 12638 $PACKER_VCC_NET
.sym 12639 h_count[9]
.sym 12642 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 12643 h_count[7]
.sym 12651 h_count[6]
.sym 12653 h_count[7]
.sym 12680 h_count[4]
.sym 12683 h_count[8]
.sym 12685 h_count[9]
.sym 12690 h_count[5]
.sym 12691 $PACKER_VCC_NET
.sym 12692 h_count[6]
.sym 12694 h_count[7]
.sym 12695 $nextpnr_ICESTORM_LC_73$O
.sym 12697 h_count[4]
.sym 12701 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12703 h_count[5]
.sym 12704 $PACKER_VCC_NET
.sym 12707 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12710 h_count[6]
.sym 12713 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12715 h_count[7]
.sym 12716 $PACKER_VCC_NET
.sym 12719 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_CARRY_CO_CI
.sym 12721 $PACKER_VCC_NET
.sym 12722 h_count[8]
.sym 12725 $nextpnr_ICESTORM_LC_74$I3
.sym 12727 h_count[9]
.sym 12728 $PACKER_VCC_NET
.sym 12735 $nextpnr_ICESTORM_LC_74$I3
.sym 12747 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 12758 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12760 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12762 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12764 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12766 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12768 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 12771 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12772 $PACKER_VCC_NET
.sym 12787 $PACKER_VCC_NET
.sym 12795 $PACKER_VCC_NET
.sym 12803 h_count[8]
.sym 12804 h_count[2]
.sym 12806 h_count[4]
.sym 12807 h_count[5]
.sym 12809 h_count[7]
.sym 12811 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12813 h_count[3]
.sym 12816 h_count[6]
.sym 12818 $nextpnr_ICESTORM_LC_91$O
.sym 12821 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 12824 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12826 h_count[2]
.sym 12830 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12833 h_count[3]
.sym 12836 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12838 h_count[4]
.sym 12839 $PACKER_VCC_NET
.sym 12842 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12844 h_count[5]
.sym 12848 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12850 $PACKER_VCC_NET
.sym 12851 h_count[6]
.sym 12854 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 12856 h_count[7]
.sym 12860 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 12863 h_count[8]
.sym 12880 VGA_VS$SB_IO_OUT
.sym 12881 $PACKER_VCC_NET
.sym 12904 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 12913 $PACKER_VCC_NET
.sym 12926 h_count[9]
.sym 12941 $nextpnr_ICESTORM_LC_92$I3
.sym 12943 h_count[9]
.sym 12944 $PACKER_VCC_NET
.sym 12951 $nextpnr_ICESTORM_LC_92$I3
.sym 12993 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 13010 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 13013 v_count[8]
.sym 13032 h_count[8]
.sym 13033 h_count[9]
.sym 13034 $PACKER_VCC_NET
.sym 13042 $PACKER_VCC_NET
.sym 13050 h_count[2]
.sym 13051 h_count[3]
.sym 13052 h_count[4]
.sym 13053 h_count[5]
.sym 13054 h_count[6]
.sym 13055 h_count[7]
.sym 13064 $nextpnr_ICESTORM_LC_71$O
.sym 13067 h_count[2]
.sym 13070 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13073 h_count[3]
.sym 13076 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13079 h_count[4]
.sym 13082 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13085 h_count[5]
.sym 13088 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13090 $PACKER_VCC_NET
.sym 13091 h_count[6]
.sym 13094 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13096 $PACKER_VCC_NET
.sym 13097 h_count[7]
.sym 13100 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 13102 $PACKER_VCC_NET
.sym 13103 h_count[8]
.sym 13106 $nextpnr_ICESTORM_LC_72$I3
.sym 13108 $PACKER_VCC_NET
.sym 13109 h_count[9]
.sym 13130 $PACKER_VCC_NET
.sym 13142 h_count[4]
.sym 13144 h_count[5]
.sym 13146 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 13150 $nextpnr_ICESTORM_LC_72$I3
.sym 13155 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 13156 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 13157 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 13191 $nextpnr_ICESTORM_LC_72$I3
.sym 13207 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 13208 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 13209 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 13239 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 13240 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 13242 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 13243 temp_blue[0]
.sym 13244 temp_red_SB_DFFSS_Q_S
.sym 13250 h_count[4]
.sym 13252 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 13256 h_count[6]
.sym 13258 h_count[7]
.sym 13260 h_count[5]
.sym 13262 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 13268 $PACKER_VCC_NET
.sym 13278 h_count[6]
.sym 13280 h_count[3]
.sym 13282 h_count[4]
.sym 13284 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 13286 h_count[2]
.sym 13288 h_count[7]
.sym 13291 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 13292 h_count[5]
.sym 13295 $PACKER_VCC_NET
.sym 13303 $PACKER_VCC_NET
.sym 13310 $nextpnr_ICESTORM_LC_28$O
.sym 13313 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 13316 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13318 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 13319 $PACKER_VCC_NET
.sym 13322 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13324 h_count[2]
.sym 13325 $PACKER_VCC_NET
.sym 13328 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13330 h_count[3]
.sym 13334 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13336 $PACKER_VCC_NET
.sym 13337 h_count[4]
.sym 13340 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13342 $PACKER_VCC_NET
.sym 13343 h_count[5]
.sym 13346 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13349 h_count[6]
.sym 13352 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13354 $PACKER_VCC_NET
.sym 13355 h_count[7]
.sym 13373 $PACKER_VCC_NET
.sym 13377 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 13379 h_count[9]
.sym 13380 $PACKER_VCC_NET
.sym 13383 h_count[8]
.sym 13396 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13412 h_count[9]
.sym 13413 h_count[8]
.sym 13421 $PACKER_VCC_NET
.sym 13429 $PACKER_VCC_NET
.sym 13433 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 13435 h_count[8]
.sym 13436 $PACKER_VCC_NET
.sym 13439 $nextpnr_ICESTORM_LC_29$I3
.sym 13441 h_count[9]
.sym 13449 $nextpnr_ICESTORM_LC_29$I3
.sym 13471 $PACKER_VCC_NET
.sym 13483 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 13484 SW1_SB_LUT4_I2_I3[1]
.sym 13485 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 13486 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 13495 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[1]
.sym 13524 h_count[6]
.sym 13525 $PACKER_VCC_NET
.sym 13526 h_count[3]
.sym 13528 $PACKER_VCC_NET
.sym 13529 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 13530 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 13532 h_count[2]
.sym 13536 h_count[4]
.sym 13538 h_count[5]
.sym 13539 h_count[7]
.sym 13556 $nextpnr_ICESTORM_LC_79$O
.sym 13558 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 13562 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13564 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 13565 $PACKER_VCC_NET
.sym 13568 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13570 h_count[2]
.sym 13571 $PACKER_VCC_NET
.sym 13574 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13576 h_count[3]
.sym 13577 $PACKER_VCC_NET
.sym 13580 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13582 h_count[4]
.sym 13586 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13589 h_count[5]
.sym 13592 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13594 $PACKER_VCC_NET
.sym 13595 h_count[6]
.sym 13598 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13600 h_count[7]
.sym 13601 $PACKER_VCC_NET
.sym 13620 h_count[3]
.sym 13622 h_count[2]
.sym 13626 h_count[6]
.sym 13628 h_count[7]
.sym 13630 h_count[4]
.sym 13636 h_count[5]
.sym 13642 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13657 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13660 h_count[8]
.sym 13662 h_count[9]
.sym 13663 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13672 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13675 $PACKER_VCC_NET
.sym 13679 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13682 h_count[8]
.sym 13685 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13687 h_count[9]
.sym 13688 $PACKER_VCC_NET
.sym 13692 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13693 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13694 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13695 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13730 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13744 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 13747 h_count[7]
.sym 13748 h_count[6]
.sym 13749 h_count[8]
.sym 13750 h_count[4]
.sym 13752 h_count[5]
.sym 13754 $PACKER_VCC_NET
.sym 13770 h_count[8]
.sym 13771 $PACKER_VCC_NET
.sym 13772 h_count[9]
.sym 13773 h_count[6]
.sym 13776 h_count[7]
.sym 13777 h_count[4]
.sym 13778 h_count[2]
.sym 13779 h_count[5]
.sym 13783 h_count[3]
.sym 13802 $nextpnr_ICESTORM_LC_57$O
.sym 13804 h_count[2]
.sym 13808 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13810 h_count[3]
.sym 13811 $PACKER_VCC_NET
.sym 13814 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13816 h_count[4]
.sym 13820 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13822 h_count[5]
.sym 13823 $PACKER_VCC_NET
.sym 13826 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13828 h_count[6]
.sym 13832 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 13834 h_count[7]
.sym 13835 $PACKER_VCC_NET
.sym 13838 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO_CI
.sym 13841 h_count[8]
.sym 13844 $nextpnr_ICESTORM_LC_58$I3
.sym 13846 h_count[9]
.sym 13847 $PACKER_VCC_NET
.sym 13865 $PACKER_VCC_NET
.sym 13868 h_count[9]
.sym 13888 $nextpnr_ICESTORM_LC_58$I3
.sym 13929 $nextpnr_ICESTORM_LC_58$I3
.sym 14422 VGA_R2$SB_IO_OUT
.sym 14442 VGA_R2$SB_IO_OUT
.sym 14486 $PACKER_VCC_NET
.sym 14487 h_count[6]
.sym 14490 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 14493 h_count[4]
.sym 14495 h_count[5]
.sym 14496 h_count[3]
.sym 14499 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 14500 h_count[7]
.sym 14501 h_count[2]
.sym 14518 $nextpnr_ICESTORM_LC_82$O
.sym 14521 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 14524 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14526 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 14530 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14533 h_count[2]
.sym 14536 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14538 $PACKER_VCC_NET
.sym 14539 h_count[3]
.sym 14542 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14544 h_count[4]
.sym 14548 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14550 h_count[5]
.sym 14554 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14556 h_count[6]
.sym 14560 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14562 $PACKER_VCC_NET
.sym 14563 h_count[7]
.sym 14574 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14576 VGA_R2$SB_IO_OUT
.sym 14592 h_count[7]
.sym 14595 h_count[6]
.sym 14627 VGA_R2$SB_IO_OUT
.sym 14632 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14644 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14653 h_count[8]
.sym 14655 h_count[9]
.sym 14656 $PACKER_VCC_NET
.sym 14681 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 14684 h_count[8]
.sym 14687 $nextpnr_ICESTORM_LC_83$I3
.sym 14689 h_count[9]
.sym 14690 $PACKER_VCC_NET
.sym 14697 $nextpnr_ICESTORM_LC_83$I3
.sym 14754 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14758 v_count[9]
.sym 14761 h_count[6]
.sym 14763 h_count[7]
.sym 14766 blue[0]
.sym 14772 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14774 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14776 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14778 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14782 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14784 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14786 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14795 $PACKER_VCC_NET
.sym 14797 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14803 $PACKER_VCC_NET
.sym 14804 $nextpnr_ICESTORM_LC_17$O
.sym 14807 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14810 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14813 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14816 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14819 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14822 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14825 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14828 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14831 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14834 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14836 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14837 $PACKER_VCC_NET
.sym 14840 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14842 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14843 $PACKER_VCC_NET
.sym 14846 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14848 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14849 $PACKER_VCC_NET
.sym 14856 VGA_VS_SB_LUT4_O_I2[1]
.sym 14857 VGA_VS_SB_LUT4_O_I2[0]
.sym 14858 VGA_VS$SB_IO_OUT
.sym 14859 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14860 blue_SB_DFFESR_Q_E
.sym 14861 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 14868 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14888 SW1_SB_LUT4_I2_I3[1]
.sym 14890 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14897 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 14903 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14913 $PACKER_VCC_NET
.sym 14927 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 14929 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 14930 $PACKER_VCC_NET
.sym 14933 $nextpnr_ICESTORM_LC_18$I3
.sym 14935 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 14943 $nextpnr_ICESTORM_LC_18$I3
.sym 14977 h_count_SB_DFFSR_Q_R
.sym 14980 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 14981 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14982 blue[0]
.sym 14991 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 14993 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 14995 v_count[6]
.sym 14999 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 15025 $PACKER_VCC_NET
.sym 15026 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15033 $PACKER_VCC_NET
.sym 15036 h_count[5]
.sym 15038 h_count[2]
.sym 15040 h_count[3]
.sym 15042 h_count[4]
.sym 15044 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15046 h_count[6]
.sym 15048 h_count[7]
.sym 15050 $nextpnr_ICESTORM_LC_22$O
.sym 15052 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15056 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15058 $PACKER_VCC_NET
.sym 15059 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15062 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15064 $PACKER_VCC_NET
.sym 15065 h_count[2]
.sym 15068 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15070 h_count[3]
.sym 15074 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15076 h_count[4]
.sym 15080 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15082 h_count[5]
.sym 15083 $PACKER_VCC_NET
.sym 15086 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15088 h_count[6]
.sym 15089 $PACKER_VCC_NET
.sym 15092 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15094 $PACKER_VCC_NET
.sym 15095 h_count[7]
.sym 15109 v_count[9]
.sym 15112 SW1$SB_IO_IN
.sym 15117 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 15119 h_count_SB_DFFSR_Q_R
.sym 15123 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 15128 temp_red_SB_DFFSS_Q_S
.sym 15130 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 15132 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 15136 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15152 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15156 $PACKER_VCC_NET
.sym 15157 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15165 h_count[8]
.sym 15167 h_count[9]
.sym 15171 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15173 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 15175 h_count[8]
.sym 15176 $PACKER_VCC_NET
.sym 15179 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15181 $PACKER_VCC_NET
.sym 15182 h_count[9]
.sym 15186 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15187 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15188 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15189 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15225 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 15241 v_count[0]
.sym 15245 v_count[1]
.sym 15247 h_count[6]
.sym 15248 temp_blue[0]
.sym 15250 h_count[2]
.sym 15254 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 15256 h_count[7]
.sym 15257 h_count[3]
.sym 15264 h_count[3]
.sym 15266 h_count[7]
.sym 15268 h_count[5]
.sym 15272 h_count[6]
.sym 15274 h_count[2]
.sym 15276 h_count[4]
.sym 15278 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15283 $PACKER_VCC_NET
.sym 15289 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15291 $PACKER_VCC_NET
.sym 15296 $nextpnr_ICESTORM_LC_89$O
.sym 15299 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15302 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15304 $PACKER_VCC_NET
.sym 15305 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15308 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15310 h_count[2]
.sym 15314 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15316 h_count[3]
.sym 15320 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15322 h_count[4]
.sym 15326 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15328 h_count[5]
.sym 15329 $PACKER_VCC_NET
.sym 15332 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15334 h_count[6]
.sym 15338 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15340 h_count[7]
.sym 15341 $PACKER_VCC_NET
.sym 15371 h_count[9]
.sym 15372 SW1_SB_LUT4_I2_I3[1]
.sym 15378 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15381 h_count[8]
.sym 15382 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15387 h_count[9]
.sym 15390 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 15391 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 15393 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 15397 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 15399 h_count[8]
.sym 15400 temp_red_SB_DFFSS_Q_S
.sym 15401 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 15403 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 15405 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 15406 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 15408 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 15409 $PACKER_VCC_NET
.sym 15413 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 15414 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 15415 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 15416 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 15419 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 15421 h_count[8]
.sym 15422 $PACKER_VCC_NET
.sym 15425 $nextpnr_ICESTORM_LC_90$I3
.sym 15427 h_count[9]
.sym 15431 $nextpnr_ICESTORM_LC_90$COUT
.sym 15434 $PACKER_VCC_NET
.sym 15435 $nextpnr_ICESTORM_LC_90$I3
.sym 15438 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 15439 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 15440 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 15441 $nextpnr_ICESTORM_LC_90$COUT
.sym 15450 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 15451 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 15452 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 15453 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 15456 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 15458 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 15459 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 15462 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 15463 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 15464 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 15465 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 15467 CLK$SB_IO_IN_$glb_clk
.sym 15468 temp_red_SB_DFFSS_Q_S
.sym 15471 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 15472 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 15489 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 15494 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 15515 h_count[4]
.sym 15516 $PACKER_VCC_NET
.sym 15517 h_count[5]
.sym 15519 h_count[6]
.sym 15520 h_count[2]
.sym 15524 $PACKER_VCC_NET
.sym 15526 h_count[7]
.sym 15529 h_count[3]
.sym 15531 h_count[9]
.sym 15541 h_count[8]
.sym 15542 $nextpnr_ICESTORM_LC_40$O
.sym 15544 h_count[2]
.sym 15548 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15551 h_count[3]
.sym 15554 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15556 h_count[4]
.sym 15557 $PACKER_VCC_NET
.sym 15560 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15563 h_count[5]
.sym 15566 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15569 h_count[6]
.sym 15572 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15574 h_count[7]
.sym 15575 $PACKER_VCC_NET
.sym 15578 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 15580 $PACKER_VCC_NET
.sym 15581 h_count[8]
.sym 15584 $nextpnr_ICESTORM_LC_41$I3
.sym 15587 h_count[9]
.sym 15611 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2
.sym 15628 $nextpnr_ICESTORM_LC_41$I3
.sym 15635 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 15638 h_count[7]
.sym 15640 h_count[2]
.sym 15641 h_count[9]
.sym 15644 h_count[6]
.sym 15648 h_count[3]
.sym 15650 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15651 h_count[8]
.sym 15653 h_count[4]
.sym 15659 h_count[5]
.sym 15660 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 15661 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15669 $nextpnr_ICESTORM_LC_41$I3
.sym 15672 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 15673 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 15674 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15675 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 15678 h_count[3]
.sym 15679 h_count[5]
.sym 15680 h_count[4]
.sym 15681 h_count[2]
.sym 15684 h_count[7]
.sym 15685 h_count[8]
.sym 15686 h_count[9]
.sym 15687 h_count[6]
.sym 15715 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 15727 $PACKER_VCC_NET
.sym 15743 h_count[2]
.sym 15749 h_count[3]
.sym 15756 h_count[3]
.sym 15759 h_count[8]
.sym 15760 h_count[5]
.sym 15764 h_count[6]
.sym 15765 h_count[7]
.sym 15766 h_count[4]
.sym 15769 h_count[2]
.sym 15770 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15777 $PACKER_VCC_NET
.sym 15785 $PACKER_VCC_NET
.sym 15788 $nextpnr_ICESTORM_LC_86$O
.sym 15790 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 15794 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15796 h_count[2]
.sym 15797 $PACKER_VCC_NET
.sym 15800 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15802 $PACKER_VCC_NET
.sym 15803 h_count[3]
.sym 15806 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15808 $PACKER_VCC_NET
.sym 15809 h_count[4]
.sym 15812 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15815 h_count[5]
.sym 15818 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15820 $PACKER_VCC_NET
.sym 15821 h_count[6]
.sym 15824 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 15826 $PACKER_VCC_NET
.sym 15827 h_count[7]
.sym 15830 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 15833 h_count[8]
.sym 15874 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 15891 $PACKER_VCC_NET
.sym 15894 h_count[9]
.sym 15911 $nextpnr_ICESTORM_LC_87$I3
.sym 15913 $PACKER_VCC_NET
.sym 15914 h_count[9]
.sym 15921 $nextpnr_ICESTORM_LC_87$I3
.sym 16572 blue_SB_DFFESR_Q_E
.sym 16583 v_count[8]
.sym 16597 h_count[7]
.sym 16610 h_count[6]
.sym 16611 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 16613 h_count[4]
.sym 16615 h_count[5]
.sym 16618 $PACKER_VCC_NET
.sym 16620 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 16621 h_count[2]
.sym 16626 h_count[3]
.sym 16627 $nextpnr_ICESTORM_LC_26$O
.sym 16630 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 16633 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16635 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 16636 $PACKER_VCC_NET
.sym 16639 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16641 h_count[2]
.sym 16645 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16647 h_count[3]
.sym 16651 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16653 $PACKER_VCC_NET
.sym 16654 h_count[4]
.sym 16657 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16659 h_count[5]
.sym 16663 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16665 $PACKER_VCC_NET
.sym 16666 h_count[6]
.sym 16669 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16671 h_count[7]
.sym 16672 $PACKER_VCC_NET
.sym 16684 blue_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 16697 h_count[7]
.sym 16702 h_count[6]
.sym 16712 $PACKER_VCC_NET
.sym 16714 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 16718 VGA_R2$SB_IO_OUT
.sym 16736 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 16738 v_count[6]
.sym 16740 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 16741 v_count[7]
.sym 16743 SW1$SB_IO_IN
.sym 16747 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 16753 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16775 h_count[8]
.sym 16776 $PACKER_VCC_NET
.sym 16777 h_count[9]
.sym 16789 blue[0]
.sym 16790 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 16792 h_count[8]
.sym 16793 $PACKER_VCC_NET
.sym 16796 $nextpnr_ICESTORM_LC_27$I3
.sym 16798 $PACKER_VCC_NET
.sym 16799 h_count[9]
.sym 16806 $nextpnr_ICESTORM_LC_27$I3
.sym 16817 blue[0]
.sym 16838 CLK$SB_IO_IN_$glb_clk
.sym 16841 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16842 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16843 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16844 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16845 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16846 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16847 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16866 blue_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 16871 v_count[1]
.sym 16898 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16900 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16901 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16902 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16904 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16907 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16908 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16910 $PACKER_VCC_NET
.sym 16911 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16913 $nextpnr_ICESTORM_LC_11$O
.sym 16916 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16919 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16922 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16925 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16927 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16928 $PACKER_VCC_NET
.sym 16931 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16933 $PACKER_VCC_NET
.sym 16934 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16937 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16940 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16943 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16945 $PACKER_VCC_NET
.sym 16946 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16949 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16951 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16952 $PACKER_VCC_NET
.sym 16955 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16957 $PACKER_VCC_NET
.sym 16958 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16963 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 16964 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 16965 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 16966 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 16967 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 16968 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 16992 h_count_SB_DFFSR_Q_R
.sym 16996 $PACKER_VCC_NET
.sym 16999 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17006 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 17007 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17008 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17009 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17011 v_count[9]
.sym 17012 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 17013 v_count[6]
.sym 17014 VGA_VS_SB_LUT4_O_I2[1]
.sym 17015 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17016 v_count[7]
.sym 17017 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17018 SW1$SB_IO_IN
.sym 17021 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 17022 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 17023 VGA_VS_SB_LUT4_O_I2[0]
.sym 17026 blue_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 17027 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 17028 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17029 $PACKER_VCC_NET
.sym 17030 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17031 v_count[8]
.sym 17032 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17033 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 17036 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17038 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17039 $PACKER_VCC_NET
.sym 17042 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17045 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 17049 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17050 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 17051 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 17052 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 17055 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17056 v_count[8]
.sym 17057 v_count[9]
.sym 17058 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 17062 VGA_VS_SB_LUT4_O_I2[1]
.sym 17064 VGA_VS_SB_LUT4_O_I2[0]
.sym 17067 v_count[7]
.sym 17068 v_count[6]
.sym 17069 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 17070 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 17073 blue_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 17074 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 17075 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 17076 SW1$SB_IO_IN
.sym 17079 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17080 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17081 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17082 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17099 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 17101 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17103 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17127 v_count[8]
.sym 17129 v_count[9]
.sym 17130 v_count[1]
.sym 17132 temp_blue[0]
.sym 17133 SW1_SB_LUT4_I2_I3[1]
.sym 17137 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17138 v_count[0]
.sym 17139 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 17140 SW1$SB_IO_IN
.sym 17147 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17154 blue_SB_DFFESR_Q_E
.sym 17160 SW1$SB_IO_IN
.sym 17162 SW1_SB_LUT4_I2_I3[1]
.sym 17178 v_count[1]
.sym 17179 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17180 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17181 v_count[0]
.sym 17184 v_count[8]
.sym 17185 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 17186 v_count[9]
.sym 17192 temp_blue[0]
.sym 17206 blue_SB_DFFESR_Q_E
.sym 17207 CLK$SB_IO_IN_$glb_clk
.sym 17208 SW1$SB_IO_IN
.sym 17211 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[1]
.sym 17217 v_count[8]
.sym 17221 h_count_SB_DFFSR_Q_R
.sym 17222 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 17223 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17224 v_count[1]
.sym 17225 v_count[9]
.sym 17226 v_count[0]
.sym 17228 temp_blue[0]
.sym 17229 v_count[6]
.sym 17231 v_count[7]
.sym 17237 v_count[7]
.sym 17239 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 17241 v_count[6]
.sym 17243 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 17254 v_count[6]
.sym 17255 v_count[1]
.sym 17256 v_count[7]
.sym 17258 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 17259 v_count[0]
.sym 17260 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 17268 $PACKER_VCC_NET
.sym 17275 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17276 $PACKER_VCC_NET
.sym 17281 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 17282 $nextpnr_ICESTORM_LC_69$O
.sym 17285 v_count[0]
.sym 17288 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17290 $PACKER_VCC_NET
.sym 17291 v_count[1]
.sym 17294 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17296 $PACKER_VCC_NET
.sym 17297 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 17300 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17302 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17306 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17308 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 17312 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17315 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 17318 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17320 $PACKER_VCC_NET
.sym 17321 v_count[6]
.sym 17324 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17326 v_count[7]
.sym 17344 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 17348 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 17350 v_count[6]
.sym 17351 v_count[8]
.sym 17352 v_count[7]
.sym 17353 v_count[9]
.sym 17354 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 17356 h_count[4]
.sym 17359 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 17363 h_count[3]
.sym 17364 h_count[2]
.sym 17367 h_count[5]
.sym 17368 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17381 v_count[8]
.sym 17383 v_count[9]
.sym 17402 $PACKER_VCC_NET
.sym 17405 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 17407 v_count[8]
.sym 17408 $PACKER_VCC_NET
.sym 17411 $nextpnr_ICESTORM_LC_70$I3
.sym 17413 $PACKER_VCC_NET
.sym 17414 v_count[9]
.sym 17421 $nextpnr_ICESTORM_LC_70$I3
.sym 17457 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 17458 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 17462 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 17467 v_count[1]
.sym 17469 v_count[9]
.sym 17474 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 17476 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17477 v_count[8]
.sym 17480 h_count[8]
.sym 17482 h_count[2]
.sym 17483 h_count[8]
.sym 17485 h_count[9]
.sym 17488 $PACKER_VCC_NET
.sym 17501 h_count[7]
.sym 17508 h_count[6]
.sym 17513 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 17516 h_count[4]
.sym 17518 $PACKER_VCC_NET
.sym 17519 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 17521 $PACKER_VCC_NET
.sym 17523 h_count[3]
.sym 17524 h_count[2]
.sym 17526 $PACKER_VCC_NET
.sym 17527 h_count[5]
.sym 17528 $nextpnr_ICESTORM_LC_46$O
.sym 17530 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 17534 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17537 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 17540 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17542 h_count[2]
.sym 17543 $PACKER_VCC_NET
.sym 17546 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17548 h_count[3]
.sym 17549 $PACKER_VCC_NET
.sym 17552 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17554 $PACKER_VCC_NET
.sym 17555 h_count[4]
.sym 17558 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17560 h_count[5]
.sym 17561 $PACKER_VCC_NET
.sym 17564 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17566 h_count[6]
.sym 17567 $PACKER_VCC_NET
.sym 17570 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17572 $PACKER_VCC_NET
.sym 17573 h_count[7]
.sym 17594 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 17606 h_count[7]
.sym 17607 h_count[6]
.sym 17609 h_count[4]
.sym 17611 h_count[5]
.sym 17614 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17619 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2
.sym 17627 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1
.sym 17640 h_count[8]
.sym 17643 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 17645 h_count[9]
.sym 17648 $PACKER_VCC_NET
.sym 17651 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI
.sym 17653 h_count[8]
.sym 17654 $PACKER_VCC_NET
.sym 17657 $nextpnr_ICESTORM_LC_47$I3
.sym 17660 h_count[9]
.sym 17663 $nextpnr_ICESTORM_LC_47$COUT
.sym 17666 $PACKER_VCC_NET
.sym 17667 $nextpnr_ICESTORM_LC_47$I3
.sym 17670 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 17671 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2
.sym 17672 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1
.sym 17673 $nextpnr_ICESTORM_LC_47$COUT
.sym 17709 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1
.sym 17714 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 17752 h_count[2]
.sym 17755 h_count[8]
.sym 17757 h_count[9]
.sym 17760 h_count[3]
.sym 17763 $PACKER_VCC_NET
.sym 17766 h_count[7]
.sym 17767 h_count[6]
.sym 17769 h_count[4]
.sym 17771 h_count[5]
.sym 17774 $nextpnr_ICESTORM_LC_42$O
.sym 17776 h_count[2]
.sym 17780 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17782 h_count[3]
.sym 17783 $PACKER_VCC_NET
.sym 17786 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17789 h_count[4]
.sym 17792 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17794 h_count[5]
.sym 17798 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17801 h_count[6]
.sym 17804 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17807 h_count[7]
.sym 17810 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI
.sym 17813 h_count[8]
.sym 17816 $nextpnr_ICESTORM_LC_43$I3
.sym 17818 h_count[9]
.sym 17819 $PACKER_VCC_NET
.sym 17860 $nextpnr_ICESTORM_LC_43$I3
.sym 17901 $nextpnr_ICESTORM_LC_43$I3
.sym 18639 VGA_R2$SB_IO_OUT
.sym 18657 VGA_R2$SB_IO_OUT
.sym 18824 VGA_R2$SB_IO_OUT
.sym 18849 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 18852 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 18878 $PACKER_VCC_NET
.sym 18884 h_count[7]
.sym 18886 h_count[8]
.sym 18896 h_count[9]
.sym 18898 $nextpnr_ICESTORM_LC_14$O
.sym 18901 h_count[7]
.sym 18904 blue_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_CARRY_CO_CI
.sym 18906 h_count[8]
.sym 18907 $PACKER_VCC_NET
.sym 18910 $nextpnr_ICESTORM_LC_15$I3
.sym 18912 h_count[9]
.sym 18920 $nextpnr_ICESTORM_LC_15$I3
.sym 18966 $PACKER_VCC_NET
.sym 18975 v_count[8]
.sym 18982 v_count[0]
.sym 18983 v_count[9]
.sym 18990 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18992 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18993 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18996 v_count[6]
.sym 18997 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 18998 v_count[7]
.sym 18999 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19002 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 19003 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19008 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19010 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19011 v_count[1]
.sym 19012 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19014 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19017 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 19018 $PACKER_VCC_NET
.sym 19021 $nextpnr_ICESTORM_LC_5$O
.sym 19023 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19027 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19029 $PACKER_VCC_NET
.sym 19030 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19031 v_count[1]
.sym 19033 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19035 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19037 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 19039 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19041 $PACKER_VCC_NET
.sym 19042 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19043 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19045 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19048 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19049 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 19051 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19053 $PACKER_VCC_NET
.sym 19054 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19055 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 19057 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19059 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19060 $PACKER_VCC_NET
.sym 19061 v_count[6]
.sym 19063 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19065 $PACKER_VCC_NET
.sym 19066 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19067 v_count[7]
.sym 19098 $PACKER_VCC_NET
.sym 19107 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19115 v_count[1]
.sym 19118 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19120 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19124 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 19128 $PACKER_VCC_NET
.sym 19129 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 19135 v_count[8]
.sym 19140 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19142 v_count[0]
.sym 19143 v_count[9]
.sym 19144 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 19146 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 19147 $PACKER_VCC_NET
.sym 19148 v_count[8]
.sym 19150 $nextpnr_ICESTORM_LC_6$I3
.sym 19153 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 19154 v_count[9]
.sym 19160 $nextpnr_ICESTORM_LC_6$I3
.sym 19165 v_count[0]
.sym 19170 v_count[0]
.sym 19172 v_count[1]
.sym 19175 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19177 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 19178 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19207 SW1$SB_IO_IN
.sym 19209 v_count[7]
.sym 19213 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 19215 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 19217 v_count[6]
.sym 19238 v_count[6]
.sym 19239 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 19240 v_count[7]
.sym 19241 v_count[1]
.sym 19248 $PACKER_VCC_NET
.sym 19249 v_count[0]
.sym 19250 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19253 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 19257 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 19258 $PACKER_VCC_NET
.sym 19267 $nextpnr_ICESTORM_LC_25$O
.sym 19269 v_count[0]
.sym 19273 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19275 v_count[1]
.sym 19276 $PACKER_VCC_NET
.sym 19279 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19282 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 19285 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19287 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19288 $PACKER_VCC_NET
.sym 19291 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19293 $PACKER_VCC_NET
.sym 19294 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 19297 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19299 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 19300 $PACKER_VCC_NET
.sym 19303 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19305 v_count[6]
.sym 19309 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19311 $PACKER_VCC_NET
.sym 19312 v_count[7]
.sym 19337 v_count[1]
.sym 19347 $PACKER_VCC_NET
.sym 19353 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19358 v_count[8]
.sym 19367 $PACKER_VCC_NET
.sym 19368 v_count[9]
.sym 19371 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 19390 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3_SB_CARRY_CO_CI
.sym 19393 v_count[8]
.sym 19396 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3
.sym 19398 $PACKER_VCC_NET
.sym 19399 v_count[9]
.sym 19405 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 19406 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3
.sym 19453 $PACKER_VCC_NET
.sym 19462 $PACKER_VCC_NET
.sym 19465 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[1]
.sym 19467 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 19468 v_count[0]
.sym 19469 v_count[9]
.sym 19473 v_count[8]
.sym 19481 v_count[7]
.sym 19483 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 19485 v_count[6]
.sym 19486 v_count[0]
.sym 19487 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 19489 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 19491 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19494 v_count[1]
.sym 19502 $PACKER_VCC_NET
.sym 19513 $nextpnr_ICESTORM_LC_3$O
.sym 19515 v_count[0]
.sym 19519 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19521 v_count[1]
.sym 19525 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19527 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 19531 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19534 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19537 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19539 $PACKER_VCC_NET
.sym 19540 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 19543 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19545 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 19549 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19551 $PACKER_VCC_NET
.sym 19552 v_count[6]
.sym 19555 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19557 v_count[7]
.sym 19599 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 19619 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 19622 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 19625 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[1]
.sym 19627 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 19628 $PACKER_VCC_NET
.sym 19629 v_count[9]
.sym 19630 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 19633 v_count[8]
.sym 19636 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 19638 $PACKER_VCC_NET
.sym 19639 v_count[8]
.sym 19642 $nextpnr_ICESTORM_LC_4$I3
.sym 19644 v_count[9]
.sym 19645 $PACKER_VCC_NET
.sym 19652 $nextpnr_ICESTORM_LC_4$I3
.sym 19655 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 19656 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 19657 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 19658 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 19679 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[1]
.sym 19681 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 19682 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 20745 VGA_R2$SB_IO_OUT
.sym 20748 VGA_R2$SB_IO_OUT
.sym 20757 VGA_R2$SB_IO_OUT
.sym 20765 VGA_R2$SB_IO_OUT
.sym 20936 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 20938 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 20985 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 21035 $PACKER_VCC_NET
.sym 21046 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 21048 h_count_SB_DFFSR_Q_R
.sym 21049 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 21088 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 21089 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 21142 v_count[1]
.sym 21147 $PACKER_VCC_NET
.sym 21148 $PACKER_VCC_NET
.sym 21150 v_count[0]
.sym 21190 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 21191 v_count[0]
.sym 21192 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 21194 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 21195 v_count[1]
.sym 21233 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 21239 $PACKER_VCC_NET
.sym 21241 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 21334 v_count[9]
.sym 21335 v_count[0]
.sym 21342 v_count[8]
.sym 21347 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 21350 v_count[6]
.sym 21351 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 21352 v_count[7]
.sym 21354 v_count[1]
.sym 21393 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I2
.sym 21438 $PACKER_VCC_NET
.sym 21447 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 21450 v_count[8]
.sym 21452 v_count[9]
.sym 21457 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I2
.sym 21555 $PACKER_VCC_NET
.sym 21597 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2
.sym 21598 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 21642 $PACKER_VCC_NET
.sym 21646 $PACKER_VCC_NET
.sym 21751 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 22725 $PACKER_VCC_NET
.sym 22732 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 22734 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 22736 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22748 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22749 $PACKER_VCC_NET
.sym 22750 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 22755 v_count[1]
.sym 22757 $PACKER_VCC_NET
.sym 22767 v_count[6]
.sym 22768 v_count[8]
.sym 22769 v_count[7]
.sym 22775 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 22777 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 22779 $nextpnr_ICESTORM_LC_63$O
.sym 22781 v_count[1]
.sym 22785 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22787 $PACKER_VCC_NET
.sym 22788 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 22791 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22793 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 22797 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22800 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 22803 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22805 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22806 $PACKER_VCC_NET
.sym 22809 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22811 v_count[6]
.sym 22812 $PACKER_VCC_NET
.sym 22815 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 22818 v_count[7]
.sym 22821 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 22824 v_count[8]
.sym 22835 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I2
.sym 22851 v_count[1]
.sym 22853 v_count[6]
.sym 22854 v_count[8]
.sym 22855 v_count[7]
.sym 22856 v_count[9]
.sym 22860 h_count_SB_DFFSR_Q_R
.sym 22862 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 22864 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 22865 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 22872 v_count[9]
.sym 22889 $PACKER_VCC_NET
.sym 22892 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I2
.sym 22902 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I3
.sym 22904 $PACKER_VCC_NET
.sym 22905 v_count[9]
.sym 22910 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I2
.sym 22912 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I3
.sym 22956 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 22957 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22958 v_count[6]
.sym 22959 v_count[7]
.sym 22977 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 22979 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 22980 v_count[8]
.sym 22981 v_count[6]
.sym 22982 v_count[9]
.sym 22983 v_count[7]
.sym 22985 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 22995 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 22997 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 23003 $PACKER_VCC_NET
.sym 23004 v_count[0]
.sym 23005 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 23008 v_count[1]
.sym 23012 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 23013 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 23014 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 23015 $PACKER_VCC_NET
.sym 23020 h_count_SB_DFFSR_Q_R
.sym 23022 SW1$SB_IO_IN
.sym 23023 v_count[6]
.sym 23024 v_count[7]
.sym 23025 $nextpnr_ICESTORM_LC_9$O
.sym 23028 v_count[0]
.sym 23031 v_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 23033 v_count[1]
.sym 23037 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 23038 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 23040 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 23041 v_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 23043 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 23044 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 23046 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 23047 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 23049 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 23051 $PACKER_VCC_NET
.sym 23052 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 23055 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 23057 $PACKER_VCC_NET
.sym 23058 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 23061 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 23063 v_count[6]
.sym 23067 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 23069 v_count[7]
.sym 23070 $PACKER_VCC_NET
.sym 23072 h_count_SB_DFFSR_Q_R
.sym 23073 CLK$SB_IO_IN_$glb_clk
.sym 23074 SW1$SB_IO_IN
.sym 23075 v_count[8]
.sym 23076 v_count[9]
.sym 23080 SW1$SB_IO_IN
.sym 23088 v_count[6]
.sym 23092 v_count[7]
.sym 23095 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 23100 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 23102 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 23105 v_count[1]
.sym 23108 v_count[8]
.sym 23110 v_count[9]
.sym 23111 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 23120 $PACKER_VCC_NET
.sym 23121 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 23122 v_count[6]
.sym 23127 h_count_SB_DFFSR_Q_R
.sym 23128 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 23131 v_count[7]
.sym 23133 v_count[9]
.sym 23138 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23139 v_count[1]
.sym 23140 v_count[8]
.sym 23143 v_count[0]
.sym 23144 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 23145 SW1$SB_IO_IN
.sym 23147 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 23148 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 23150 v_count[8]
.sym 23154 $nextpnr_ICESTORM_LC_10$I3
.sym 23156 $PACKER_VCC_NET
.sym 23157 v_count[9]
.sym 23164 $nextpnr_ICESTORM_LC_10$I3
.sym 23167 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 23168 v_count[0]
.sym 23173 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 23174 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 23175 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 23176 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 23185 v_count[7]
.sym 23186 v_count[9]
.sym 23187 v_count[6]
.sym 23188 v_count[8]
.sym 23192 v_count[0]
.sym 23193 v_count[1]
.sym 23195 h_count_SB_DFFSR_Q_R
.sym 23196 CLK$SB_IO_IN_$glb_clk
.sym 23197 SW1$SB_IO_IN
.sym 23210 SW1$SB_IO_IN
.sym 23217 v_count[8]
.sym 23219 v_count[9]
.sym 23227 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 23230 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 23231 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 23239 v_count[8]
.sym 23246 v_count[1]
.sym 23247 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 23249 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 23251 v_count[6]
.sym 23253 v_count[7]
.sym 23254 $PACKER_VCC_NET
.sym 23256 $PACKER_VCC_NET
.sym 23260 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 23262 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 23271 $nextpnr_ICESTORM_LC_55$O
.sym 23273 v_count[1]
.sym 23277 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23279 $PACKER_VCC_NET
.sym 23280 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 23283 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23285 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 23289 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23292 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 23295 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23297 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 23301 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23304 v_count[6]
.sym 23307 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23309 v_count[7]
.sym 23313 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI
.sym 23315 v_count[8]
.sym 23316 $PACKER_VCC_NET
.sym 23321 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I0
.sym 23346 v_count[8]
.sym 23347 v_count[7]
.sym 23348 v_count[9]
.sym 23354 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I0
.sym 23355 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 23356 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 23357 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_CARRY_CO_CI
.sym 23380 v_count[9]
.sym 23381 $PACKER_VCC_NET
.sym 23394 $nextpnr_ICESTORM_LC_56$I3
.sym 23396 $PACKER_VCC_NET
.sym 23397 v_count[9]
.sym 23404 $nextpnr_ICESTORM_LC_56$I3
.sym 23486 v_count[7]
.sym 23488 v_count[1]
.sym 23492 $PACKER_VCC_NET
.sym 23493 v_count[8]
.sym 23496 $PACKER_VCC_NET
.sym 23497 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 23498 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 23499 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 23500 v_count[6]
.sym 23501 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 23517 $nextpnr_ICESTORM_LC_65$O
.sym 23519 v_count[1]
.sym 23523 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23525 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 23529 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23531 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 23535 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23537 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 23538 $PACKER_VCC_NET
.sym 23541 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23543 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 23547 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23549 v_count[6]
.sym 23553 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 23555 v_count[7]
.sym 23556 $PACKER_VCC_NET
.sym 23559 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 23561 $PACKER_VCC_NET
.sym 23562 v_count[8]
.sym 23567 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1
.sym 23603 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_CARRY_CO_CI
.sym 23610 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I2
.sym 23615 v_count[9]
.sym 23619 $PACKER_VCC_NET
.sym 23624 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I0
.sym 23632 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1
.sym 23640 $nextpnr_ICESTORM_LC_66$I3
.sym 23642 v_count[9]
.sym 23643 $PACKER_VCC_NET
.sym 23646 $nextpnr_ICESTORM_LC_66$COUT
.sym 23648 $PACKER_VCC_NET
.sym 23650 $nextpnr_ICESTORM_LC_66$I3
.sym 23653 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I2
.sym 23654 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1
.sym 23655 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I0
.sym 23656 $nextpnr_ICESTORM_LC_66$COUT
.sym 23706 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2
.sym 24658 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 24660 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 24662 v_count[6]
.sym 25012 $PACKER_VCC_NET
.sym 25013 v_count[6]
.sym 25014 v_count[7]
.sym 25019 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 25020 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25025 v_count[9]
.sym 25031 v_count[8]
.sym 25039 $nextpnr_ICESTORM_LC_59$O
.sym 25041 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 25045 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25047 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25048 $PACKER_VCC_NET
.sym 25051 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25053 $PACKER_VCC_NET
.sym 25054 v_count[6]
.sym 25057 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25060 v_count[7]
.sym 25063 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 25065 v_count[8]
.sym 25069 $nextpnr_ICESTORM_LC_60$I3
.sym 25071 v_count[9]
.sym 25072 $PACKER_VCC_NET
.sym 25079 $nextpnr_ICESTORM_LC_60$I3
.sym 25091 SW1$SB_IO_IN
.sym 25164 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25165 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 25166 SW1$SB_IO_IN
.sym 25169 v_count[7]
.sym 25173 h_count_SB_DFFSR_Q_R
.sym 25175 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25176 v_count[6]
.sym 25182 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 25185 v_count[1]
.sym 25189 v_count[0]
.sym 25194 $nextpnr_ICESTORM_LC_16$O
.sym 25197 v_count[0]
.sym 25200 v_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25203 v_count[1]
.sym 25206 v_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25209 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25212 v_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 25215 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 25218 v_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 25221 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 25222 v_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 25224 v_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 25226 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25228 v_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 25230 v_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 25232 v_count[6]
.sym 25234 v_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 25236 v_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 25239 v_count[7]
.sym 25240 v_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 25241 h_count_SB_DFFSR_Q_R
.sym 25242 CLK$SB_IO_IN_$glb_clk
.sym 25243 SW1$SB_IO_IN
.sym 25254 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25258 SW1$SB_IO_IN
.sym 25261 $PACKER_VCC_NET
.sym 25262 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 25312 v_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 25317 v_count[8]
.sym 25328 h_count_SB_DFFSR_Q_R
.sym 25329 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 25330 SW1$SB_IO_IN
.sym 25331 SW1$SB_IO_IN
.sym 25334 v_count[9]
.sym 25349 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25352 v_count[8]
.sym 25353 v_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 25356 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 25358 v_count[9]
.sym 25359 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 25380 SW1$SB_IO_IN
.sym 25396 h_count_SB_DFFSR_Q_R
.sym 25397 CLK$SB_IO_IN_$glb_clk
.sym 25398 SW1$SB_IO_IN
.sym 25407 v_count[8]
.sym 25411 v_count[9]
.sym 25412 h_count_SB_DFFSR_Q_R
.sym 25472 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 25473 v_count[9]
.sym 25474 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25477 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25480 v_count[8]
.sym 25484 v_count[6]
.sym 25486 v_count[7]
.sym 25487 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 25490 $PACKER_VCC_NET
.sym 25498 $PACKER_VCC_NET
.sym 25500 $PACKER_VCC_NET
.sym 25501 $PACKER_VCC_NET
.sym 25504 $nextpnr_ICESTORM_LC_52$O
.sym 25506 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25510 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25512 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 25513 $PACKER_VCC_NET
.sym 25516 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25518 $PACKER_VCC_NET
.sym 25519 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 25522 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25524 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25525 $PACKER_VCC_NET
.sym 25528 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25530 v_count[6]
.sym 25531 $PACKER_VCC_NET
.sym 25534 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25536 $PACKER_VCC_NET
.sym 25537 v_count[7]
.sym 25540 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_CARRY_CO_CI
.sym 25542 v_count[8]
.sym 25546 $nextpnr_ICESTORM_LC_53$I3
.sym 25548 $PACKER_VCC_NET
.sym 25549 v_count[9]
.sym 25622 $nextpnr_ICESTORM_LC_53$I3
.sym 25663 $nextpnr_ICESTORM_LC_53$I3
.sym 25787 v_count[8]
.sym 25788 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25789 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 25796 v_count[7]
.sym 25797 v_count[9]
.sym 25800 $PACKER_VCC_NET
.sym 25804 $PACKER_VCC_NET
.sym 25806 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 25808 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25810 v_count[6]
.sym 25812 $PACKER_VCC_NET
.sym 25814 $nextpnr_ICESTORM_LC_50$O
.sym 25817 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 25820 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25822 $PACKER_VCC_NET
.sym 25823 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 25826 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25828 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 25829 $PACKER_VCC_NET
.sym 25832 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25835 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 25838 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25840 v_count[6]
.sym 25844 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25846 $PACKER_VCC_NET
.sym 25847 v_count[7]
.sym 25850 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_CARRY_CO_CI
.sym 25852 v_count[8]
.sym 25853 $PACKER_VCC_NET
.sym 25856 $nextpnr_ICESTORM_LC_51$I3
.sym 25858 v_count[9]
.sym 25859 $PACKER_VCC_NET
.sym 25932 $nextpnr_ICESTORM_LC_51$I3
.sym 25973 $nextpnr_ICESTORM_LC_51$I3
.sym 27247 SW1$SB_IO_IN
.sym 27779 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 27783 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 27787 h_count[2]
.sym 27788 $PACKER_VCC_NET
.sym 27791 h_count[3]
.sym 27795 h_count[4]
.sym 27796 $PACKER_VCC_NET
.sym 27799 h_count[5]
.sym 27800 $PACKER_VCC_NET
.sym 27803 h_count[6]
.sym 27804 $PACKER_VCC_NET
.sym 27807 h_count[7]
.sym 27811 h_count[8]
.sym 27815 h_count[9]
.sym 27816 $PACKER_VCC_NET
.sym 27818 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0
.sym 27819 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 27820 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I2
.sym 27821 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3
.sym 27843 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 27847 h_count[2]
.sym 27851 h_count[3]
.sym 27852 $PACKER_VCC_NET
.sym 27855 h_count[4]
.sym 27856 $PACKER_VCC_NET
.sym 27859 h_count[5]
.sym 27863 h_count[6]
.sym 27864 $PACKER_VCC_NET
.sym 27867 h_count[7]
.sym 27868 $PACKER_VCC_NET
.sym 27871 h_count[8]
.sym 27872 $PACKER_VCC_NET
.sym 27875 h_count[9]
.sym 27881 $nextpnr_ICESTORM_LC_8$I3
.sym 27907 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 27911 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 27915 h_count[2]
.sym 27919 h_count[3]
.sym 27923 h_count[4]
.sym 27927 h_count[5]
.sym 27931 h_count[6]
.sym 27935 h_count[7]
.sym 27939 h_count[8]
.sym 27940 $PACKER_VCC_NET
.sym 27943 h_count[9]
.sym 27944 $PACKER_VCC_NET
.sym 27949 $nextpnr_ICESTORM_LC_45$I3
.sym 27971 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 27975 h_count[2]
.sym 27979 h_count[3]
.sym 27983 h_count[4]
.sym 27984 $PACKER_VCC_NET
.sym 27987 h_count[5]
.sym 27988 $PACKER_VCC_NET
.sym 27991 h_count[6]
.sym 27992 $PACKER_VCC_NET
.sym 27995 h_count[7]
.sym 27996 $PACKER_VCC_NET
.sym 27999 h_count[8]
.sym 28003 h_count[9]
.sym 28004 $PACKER_VCC_NET
.sym 28009 $nextpnr_ICESTORM_LC_39$I3
.sym 28195 h_count[4]
.sym 28199 h_count[5]
.sym 28203 h_count[6]
.sym 28207 h_count[7]
.sym 28211 h_count[8]
.sym 28212 $PACKER_VCC_NET
.sym 28215 h_count[9]
.sym 28220 VGA_HS_SB_LUT4_O_I2
.sym 28221 VGA_HS_SB_LUT4_O_I3
.sym 28227 h_count[4]
.sym 28231 h_count[5]
.sym 28232 $PACKER_VCC_NET
.sym 28235 h_count[6]
.sym 28236 $PACKER_VCC_NET
.sym 28239 h_count[7]
.sym 28243 h_count[8]
.sym 28244 $PACKER_VCC_NET
.sym 28247 h_count[9]
.sym 28253 $nextpnr_ICESTORM_LC_1$I3
.sym 28259 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 28263 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 28264 $PACKER_VCC_NET
.sym 28267 h_count[2]
.sym 28271 h_count[3]
.sym 28275 h_count[4]
.sym 28279 h_count[5]
.sym 28283 h_count[6]
.sym 28284 $PACKER_VCC_NET
.sym 28287 h_count[7]
.sym 28291 h_count[8]
.sym 28295 h_count[9]
.sym 28296 $PACKER_VCC_NET
.sym 28301 $nextpnr_ICESTORM_LC_24$I3
.sym 28323 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 28327 h_count[2]
.sym 28328 $PACKER_VCC_NET
.sym 28331 h_count[3]
.sym 28335 h_count[4]
.sym 28339 h_count[5]
.sym 28340 $PACKER_VCC_NET
.sym 28343 h_count[6]
.sym 28344 $PACKER_VCC_NET
.sym 28347 h_count[7]
.sym 28351 h_count[8]
.sym 28355 h_count[9]
.sym 28356 $PACKER_VCC_NET
.sym 28361 $nextpnr_ICESTORM_LC_13$I3
.sym 28387 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 28391 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 28395 h_count[2]
.sym 28399 h_count[3]
.sym 28400 $PACKER_VCC_NET
.sym 28403 h_count[4]
.sym 28407 h_count[5]
.sym 28408 $PACKER_VCC_NET
.sym 28411 h_count[6]
.sym 28412 $PACKER_VCC_NET
.sym 28415 h_count[7]
.sym 28416 $PACKER_VCC_NET
.sym 28419 h_count[8]
.sym 28420 $PACKER_VCC_NET
.sym 28423 h_count[9]
.sym 28428 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 28429 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 28451 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 28455 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 28459 h_count[2]
.sym 28460 $PACKER_VCC_NET
.sym 28463 h_count[3]
.sym 28467 h_count[4]
.sym 28468 $PACKER_VCC_NET
.sym 28471 h_count[5]
.sym 28475 h_count[6]
.sym 28479 h_count[7]
.sym 28483 h_count[8]
.sym 28484 $PACKER_VCC_NET
.sym 28487 h_count[9]
.sym 28488 $PACKER_VCC_NET
.sym 28490 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0
.sym 28491 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1
.sym 28492 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2
.sym 28493 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3
.sym 28515 h_count[2]
.sym 28519 h_count[3]
.sym 28523 h_count[4]
.sym 28527 h_count[5]
.sym 28528 $PACKER_VCC_NET
.sym 28531 h_count[6]
.sym 28535 h_count[7]
.sym 28539 h_count[8]
.sym 28540 $PACKER_VCC_NET
.sym 28543 h_count[9]
.sym 28544 $PACKER_VCC_NET
.sym 28549 $nextpnr_ICESTORM_LC_31$I3
.sym 28707 h_count[5]
.sym 28711 h_count[6]
.sym 28715 h_count[7]
.sym 28719 h_count[8]
.sym 28723 h_count[9]
.sym 28724 $PACKER_VCC_NET
.sym 28729 $nextpnr_ICESTORM_LC_49$I3
.sym 28739 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 28743 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 28747 h_count[2]
.sym 28748 $PACKER_VCC_NET
.sym 28751 h_count[3]
.sym 28752 $PACKER_VCC_NET
.sym 28755 h_count[4]
.sym 28759 h_count[5]
.sym 28763 h_count[6]
.sym 28767 h_count[7]
.sym 28768 $PACKER_VCC_NET
.sym 28771 h_count[8]
.sym 28772 $PACKER_VCC_NET
.sym 28775 h_count[9]
.sym 28776 $PACKER_VCC_NET
.sym 28780 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2
.sym 28781 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3
.sym 28803 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 28807 h_count[2]
.sym 28808 $PACKER_VCC_NET
.sym 28811 h_count[3]
.sym 28815 h_count[4]
.sym 28816 $PACKER_VCC_NET
.sym 28819 h_count[5]
.sym 28820 $PACKER_VCC_NET
.sym 28823 h_count[6]
.sym 28824 $PACKER_VCC_NET
.sym 28827 h_count[7]
.sym 28828 $PACKER_VCC_NET
.sym 28831 h_count[8]
.sym 28832 $PACKER_VCC_NET
.sym 28835 h_count[9]
.sym 28836 $PACKER_VCC_NET
.sym 28841 $nextpnr_ICESTORM_LC_36$I3
.sym 28867 h_count[3]
.sym 28871 h_count[4]
.sym 28872 $PACKER_VCC_NET
.sym 28875 h_count[5]
.sym 28879 h_count[6]
.sym 28883 h_count[7]
.sym 28884 $PACKER_VCC_NET
.sym 28887 h_count[8]
.sym 28891 h_count[9]
.sym 28892 $PACKER_VCC_NET
.sym 28897 $nextpnr_ICESTORM_LC_78$I3
.sym 28899 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 28903 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 28904 $PACKER_VCC_NET
.sym 28907 h_count[2]
.sym 28911 h_count[3]
.sym 28912 $PACKER_VCC_NET
.sym 28915 h_count[4]
.sym 28916 $PACKER_VCC_NET
.sym 28919 h_count[5]
.sym 28923 h_count[6]
.sym 28924 $PACKER_VCC_NET
.sym 28927 h_count[7]
.sym 28931 h_count[8]
.sym 28932 $PACKER_VCC_NET
.sym 28935 h_count[9]
.sym 28936 $PACKER_VCC_NET
.sym 28938 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0
.sym 28939 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1
.sym 28940 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2
.sym 28941 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3
.sym 28958 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 28959 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 28960 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[2]
.sym 28961 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 28963 h_count[3]
.sym 28967 h_count[4]
.sym 28968 $PACKER_VCC_NET
.sym 28971 h_count[5]
.sym 28972 $PACKER_VCC_NET
.sym 28975 h_count[6]
.sym 28979 h_count[7]
.sym 28983 h_count[8]
.sym 28984 $PACKER_VCC_NET
.sym 28987 h_count[9]
.sym 28988 $PACKER_VCC_NET
.sym 28993 $nextpnr_ICESTORM_LC_62$I3
.sym 28995 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 28999 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 29000 $PACKER_VCC_NET
.sym 29003 h_count[2]
.sym 29004 $PACKER_VCC_NET
.sym 29007 h_count[3]
.sym 29011 h_count[4]
.sym 29015 h_count[5]
.sym 29019 h_count[6]
.sym 29020 $PACKER_VCC_NET
.sym 29023 h_count[7]
.sym 29027 h_count[8]
.sym 29028 $PACKER_VCC_NET
.sym 29031 h_count[9]
.sym 29032 $PACKER_VCC_NET
.sym 29037 $nextpnr_ICESTORM_LC_76$I3
.sym 29219 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 29223 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 29224 $PACKER_VCC_NET
.sym 29227 h_count[2]
.sym 29228 $PACKER_VCC_NET
.sym 29231 h_count[3]
.sym 29232 $PACKER_VCC_NET
.sym 29235 h_count[4]
.sym 29239 h_count[5]
.sym 29240 $PACKER_VCC_NET
.sym 29243 h_count[6]
.sym 29247 h_count[7]
.sym 29251 h_count[8]
.sym 29255 h_count[9]
.sym 29256 $PACKER_VCC_NET
.sym 29260 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I2
.sym 29261 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_2_I3
.sym 29283 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 29287 h_count[2]
.sym 29288 $PACKER_VCC_NET
.sym 29291 h_count[3]
.sym 29292 $PACKER_VCC_NET
.sym 29295 h_count[4]
.sym 29296 $PACKER_VCC_NET
.sym 29299 h_count[5]
.sym 29300 $PACKER_VCC_NET
.sym 29303 h_count[6]
.sym 29304 $PACKER_VCC_NET
.sym 29307 h_count[7]
.sym 29311 h_count[8]
.sym 29312 $PACKER_VCC_NET
.sym 29315 h_count[9]
.sym 29316 $PACKER_VCC_NET
.sym 29321 $nextpnr_ICESTORM_LC_34$I3
.sym 29347 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 29352 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 29353 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 29356 h_count[2]
.sym 29357 h_count_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 29360 h_count[3]
.sym 29361 h_count_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 29364 h_count[4]
.sym 29365 h_count_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 29368 h_count[5]
.sym 29369 h_count_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 29372 h_count[6]
.sym 29373 h_count_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 29376 h_count[7]
.sym 29377 h_count_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 29380 h_count[8]
.sym 29381 h_count_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 29384 h_count[9]
.sym 29385 h_count_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 29389 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 29411 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 29415 h_count[2]
.sym 29419 h_count[3]
.sym 29420 $PACKER_VCC_NET
.sym 29423 h_count[4]
.sym 29427 h_count[5]
.sym 29428 $PACKER_VCC_NET
.sym 29431 h_count[6]
.sym 29432 $PACKER_VCC_NET
.sym 29435 h_count[7]
.sym 29439 h_count[8]
.sym 29440 $PACKER_VCC_NET
.sym 29443 h_count[9]
.sym 29444 $PACKER_VCC_NET
.sym 29449 $nextpnr_ICESTORM_LC_68$I3
.sym 29451 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 29452 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]
.sym 29453 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 29462 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 29463 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[1]
.sym 29464 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 29465 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]
.sym 29486 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I0
.sym 29487 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I1
.sym 29488 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 29489 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 29507 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 29511 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 29512 $PACKER_VCC_NET
.sym 29515 h_count[2]
.sym 29519 h_count[3]
.sym 29520 $PACKER_VCC_NET
.sym 29523 h_count[4]
.sym 29524 $PACKER_VCC_NET
.sym 29527 h_count[5]
.sym 29528 $PACKER_VCC_NET
.sym 29531 h_count[6]
.sym 29535 h_count[7]
.sym 29536 $PACKER_VCC_NET
.sym 29539 h_count[8]
.sym 29543 h_count[9]
.sym 29544 $PACKER_VCC_NET
.sym 29549 $nextpnr_ICESTORM_LC_20$I3
.sym 29571 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 29575 h_count[2]
.sym 29576 $PACKER_VCC_NET
.sym 29579 h_count[3]
.sym 29583 h_count[4]
.sym 29587 h_count[5]
.sym 29591 h_count[6]
.sym 29592 $PACKER_VCC_NET
.sym 29595 h_count[7]
.sym 29596 $PACKER_VCC_NET
.sym 29599 h_count[8]
.sym 29600 $PACKER_VCC_NET
.sym 29603 h_count[9]
.sym 29609 $nextpnr_ICESTORM_LC_81$I3
.sym 29731 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 29735 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 29739 h_count[2]
.sym 29743 h_count[3]
.sym 29747 h_count[4]
.sym 29751 h_count[5]
.sym 29752 $PACKER_VCC_NET
.sym 29755 h_count[6]
.sym 29759 h_count[7]
.sym 29760 $PACKER_VCC_NET
.sym 29763 h_count[8]
.sym 29764 $PACKER_VCC_NET
.sym 29767 h_count[9]
.sym 29768 $PACKER_VCC_NET
.sym 29770 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0
.sym 29771 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1
.sym 29772 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2
.sym 29773 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3
.sym 29795 h_count[4]
.sym 29799 h_count[5]
.sym 29800 $PACKER_VCC_NET
.sym 29803 h_count[6]
.sym 29807 h_count[7]
.sym 29808 $PACKER_VCC_NET
.sym 29811 h_count[8]
.sym 29812 $PACKER_VCC_NET
.sym 29815 h_count[9]
.sym 29816 $PACKER_VCC_NET
.sym 29821 $nextpnr_ICESTORM_LC_74$I3
.sym 29827 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 29831 h_count[2]
.sym 29835 h_count[3]
.sym 29839 h_count[4]
.sym 29840 $PACKER_VCC_NET
.sym 29843 h_count[5]
.sym 29847 h_count[6]
.sym 29848 $PACKER_VCC_NET
.sym 29851 h_count[7]
.sym 29855 h_count[8]
.sym 29859 h_count[9]
.sym 29860 $PACKER_VCC_NET
.sym 29865 $nextpnr_ICESTORM_LC_92$I3
.sym 29891 h_count[2]
.sym 29895 h_count[3]
.sym 29899 h_count[4]
.sym 29903 h_count[5]
.sym 29907 h_count[6]
.sym 29908 $PACKER_VCC_NET
.sym 29911 h_count[7]
.sym 29912 $PACKER_VCC_NET
.sym 29915 h_count[8]
.sym 29916 $PACKER_VCC_NET
.sym 29919 h_count[9]
.sym 29920 $PACKER_VCC_NET
.sym 29925 $nextpnr_ICESTORM_LC_72$I3
.sym 29935 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]
.sym 29936 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]
.sym 29937 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]
.sym 29955 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 29959 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 29960 $PACKER_VCC_NET
.sym 29963 h_count[2]
.sym 29964 $PACKER_VCC_NET
.sym 29967 h_count[3]
.sym 29971 h_count[4]
.sym 29972 $PACKER_VCC_NET
.sym 29975 h_count[5]
.sym 29976 $PACKER_VCC_NET
.sym 29979 h_count[6]
.sym 29983 h_count[7]
.sym 29984 $PACKER_VCC_NET
.sym 29987 h_count[8]
.sym 29988 $PACKER_VCC_NET
.sym 29991 h_count[9]
.sym 29997 $nextpnr_ICESTORM_LC_29$I3
.sym 30013 $PACKER_VCC_NET
.sym 30019 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 30023 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30024 $PACKER_VCC_NET
.sym 30027 h_count[2]
.sym 30028 $PACKER_VCC_NET
.sym 30031 h_count[3]
.sym 30032 $PACKER_VCC_NET
.sym 30035 h_count[4]
.sym 30039 h_count[5]
.sym 30043 h_count[6]
.sym 30044 $PACKER_VCC_NET
.sym 30047 h_count[7]
.sym 30048 $PACKER_VCC_NET
.sym 30051 h_count[8]
.sym 30055 h_count[9]
.sym 30056 $PACKER_VCC_NET
.sym 30058 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30059 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30060 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30061 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30083 h_count[2]
.sym 30087 h_count[3]
.sym 30088 $PACKER_VCC_NET
.sym 30091 h_count[4]
.sym 30095 h_count[5]
.sym 30096 $PACKER_VCC_NET
.sym 30099 h_count[6]
.sym 30103 h_count[7]
.sym 30104 $PACKER_VCC_NET
.sym 30107 h_count[8]
.sym 30111 h_count[9]
.sym 30112 $PACKER_VCC_NET
.sym 30117 $nextpnr_ICESTORM_LC_58$I3
.sym 30243 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 30247 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30251 h_count[2]
.sym 30255 h_count[3]
.sym 30256 $PACKER_VCC_NET
.sym 30259 h_count[4]
.sym 30263 h_count[5]
.sym 30267 h_count[6]
.sym 30271 h_count[7]
.sym 30272 $PACKER_VCC_NET
.sym 30275 h_count[8]
.sym 30279 h_count[9]
.sym 30280 $PACKER_VCC_NET
.sym 30285 $nextpnr_ICESTORM_LC_83$I3
.sym 30307 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 30312 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30316 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30320 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30324 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30327 $PACKER_VCC_NET
.sym 30328 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30331 $PACKER_VCC_NET
.sym 30332 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30335 $PACKER_VCC_NET
.sym 30336 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30339 $PACKER_VCC_NET
.sym 30340 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30344 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 30349 $nextpnr_ICESTORM_LC_18$I3
.sym 30371 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 30375 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30376 $PACKER_VCC_NET
.sym 30379 h_count[2]
.sym 30380 $PACKER_VCC_NET
.sym 30383 h_count[3]
.sym 30387 h_count[4]
.sym 30391 h_count[5]
.sym 30392 $PACKER_VCC_NET
.sym 30395 h_count[6]
.sym 30396 $PACKER_VCC_NET
.sym 30399 h_count[7]
.sym 30400 $PACKER_VCC_NET
.sym 30403 h_count[8]
.sym 30404 $PACKER_VCC_NET
.sym 30407 h_count[9]
.sym 30408 $PACKER_VCC_NET
.sym 30410 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30411 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30412 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30413 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30435 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 30439 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30440 $PACKER_VCC_NET
.sym 30443 h_count[2]
.sym 30447 h_count[3]
.sym 30451 h_count[4]
.sym 30455 h_count[5]
.sym 30456 $PACKER_VCC_NET
.sym 30459 h_count[6]
.sym 30463 h_count[7]
.sym 30464 $PACKER_VCC_NET
.sym 30467 h_count[8]
.sym 30468 $PACKER_VCC_NET
.sym 30471 h_count[9]
.sym 30475 $PACKER_VCC_NET
.sym 30477 $nextpnr_ICESTORM_LC_90$I3
.sym 30478 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 30479 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 30480 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 30481 $nextpnr_ICESTORM_LC_90$COUT
.sym 30486 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 30487 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[1]
.sym 30488 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[2]
.sym 30489 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[3]
.sym 30491 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1
.sym 30492 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 30493 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 30494 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[0]
.sym 30495 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[1]
.sym 30496 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[2]
.sym 30497 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I0_O[3]
.sym 30499 h_count[2]
.sym 30503 h_count[3]
.sym 30507 h_count[4]
.sym 30508 $PACKER_VCC_NET
.sym 30511 h_count[5]
.sym 30515 h_count[6]
.sym 30519 h_count[7]
.sym 30520 $PACKER_VCC_NET
.sym 30523 h_count[8]
.sym 30524 $PACKER_VCC_NET
.sym 30527 h_count[9]
.sym 30533 $nextpnr_ICESTORM_LC_41$I3
.sym 30534 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30535 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 30536 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]
.sym 30537 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 30538 h_count[5]
.sym 30539 h_count[4]
.sym 30540 h_count[3]
.sym 30541 h_count[2]
.sym 30542 h_count[9]
.sym 30543 h_count[8]
.sym 30544 h_count[7]
.sym 30545 h_count[6]
.sym 30563 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30567 h_count[2]
.sym 30568 $PACKER_VCC_NET
.sym 30571 h_count[3]
.sym 30572 $PACKER_VCC_NET
.sym 30575 h_count[4]
.sym 30576 $PACKER_VCC_NET
.sym 30579 h_count[5]
.sym 30583 h_count[6]
.sym 30584 $PACKER_VCC_NET
.sym 30587 h_count[7]
.sym 30588 $PACKER_VCC_NET
.sym 30591 h_count[8]
.sym 30595 h_count[9]
.sym 30596 $PACKER_VCC_NET
.sym 30601 $nextpnr_ICESTORM_LC_87$I3
.sym 30755 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 30759 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30760 $PACKER_VCC_NET
.sym 30763 h_count[2]
.sym 30767 h_count[3]
.sym 30771 h_count[4]
.sym 30772 $PACKER_VCC_NET
.sym 30775 h_count[5]
.sym 30779 h_count[6]
.sym 30780 $PACKER_VCC_NET
.sym 30783 h_count[7]
.sym 30784 $PACKER_VCC_NET
.sym 30787 h_count[8]
.sym 30788 $PACKER_VCC_NET
.sym 30791 h_count[9]
.sym 30792 $PACKER_VCC_NET
.sym 30797 $nextpnr_ICESTORM_LC_27$I3
.sym 30802 blue[0]
.sym 30819 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 30824 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30827 $PACKER_VCC_NET
.sym 30828 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30831 $PACKER_VCC_NET
.sym 30832 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30836 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30839 $PACKER_VCC_NET
.sym 30840 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30843 $PACKER_VCC_NET
.sym 30844 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30847 $PACKER_VCC_NET
.sym 30848 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30851 $PACKER_VCC_NET
.sym 30852 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 30856 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 30858 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 30859 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30860 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30861 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 30862 v_count[9]
.sym 30863 v_count[8]
.sym 30864 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 30865 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 30868 VGA_VS_SB_LUT4_O_I2[0]
.sym 30869 VGA_VS_SB_LUT4_O_I2[1]
.sym 30870 v_count[7]
.sym 30871 v_count[6]
.sym 30872 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 30873 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 30874 SW1$SB_IO_IN
.sym 30875 blue_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 30876 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 30877 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 30878 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30879 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30880 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30881 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 30884 SW1$SB_IO_IN
.sym 30885 SW1_SB_LUT4_I2_I3[1]
.sym 30894 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30895 v_count[1]
.sym 30896 v_count[0]
.sym 30897 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30899 v_count[9]
.sym 30900 v_count[8]
.sym 30901 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30902 temp_blue[0]
.sym 30915 v_count[0]
.sym 30919 v_count[1]
.sym 30920 $PACKER_VCC_NET
.sym 30923 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 30924 $PACKER_VCC_NET
.sym 30927 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30931 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 30935 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 30939 v_count[6]
.sym 30940 $PACKER_VCC_NET
.sym 30943 v_count[7]
.sym 30947 v_count[8]
.sym 30948 $PACKER_VCC_NET
.sym 30951 v_count[9]
.sym 30952 $PACKER_VCC_NET
.sym 30957 $nextpnr_ICESTORM_LC_70$I3
.sym 30979 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 30983 SW1_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 30987 h_count[2]
.sym 30988 $PACKER_VCC_NET
.sym 30991 h_count[3]
.sym 30992 $PACKER_VCC_NET
.sym 30995 h_count[4]
.sym 30996 $PACKER_VCC_NET
.sym 30999 h_count[5]
.sym 31000 $PACKER_VCC_NET
.sym 31003 h_count[6]
.sym 31004 $PACKER_VCC_NET
.sym 31007 h_count[7]
.sym 31008 $PACKER_VCC_NET
.sym 31011 h_count[8]
.sym 31012 $PACKER_VCC_NET
.sym 31015 h_count[9]
.sym 31019 $PACKER_VCC_NET
.sym 31021 $nextpnr_ICESTORM_LC_47$I3
.sym 31022 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 31023 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1
.sym 31024 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I2
.sym 31025 $nextpnr_ICESTORM_LC_47$COUT
.sym 31043 h_count[2]
.sym 31047 h_count[3]
.sym 31048 $PACKER_VCC_NET
.sym 31051 h_count[4]
.sym 31055 h_count[5]
.sym 31059 h_count[6]
.sym 31063 h_count[7]
.sym 31067 h_count[8]
.sym 31071 h_count[9]
.sym 31072 $PACKER_VCC_NET
.sym 31077 $nextpnr_ICESTORM_LC_43$I3
.sym 31299 h_count[7]
.sym 31303 h_count[8]
.sym 31304 $PACKER_VCC_NET
.sym 31307 h_count[9]
.sym 31313 $nextpnr_ICESTORM_LC_15$I3
.sym 31331 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31335 $PACKER_VCC_NET
.sym 31336 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31337 v_count[1]
.sym 31340 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31341 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 31343 $PACKER_VCC_NET
.sym 31344 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31345 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31348 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31349 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 31351 $PACKER_VCC_NET
.sym 31352 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31353 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 31355 $PACKER_VCC_NET
.sym 31356 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31357 v_count[6]
.sym 31359 $PACKER_VCC_NET
.sym 31360 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31361 v_count[7]
.sym 31363 $PACKER_VCC_NET
.sym 31364 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31365 v_count[8]
.sym 31368 blue_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 31369 v_count[9]
.sym 31373 $nextpnr_ICESTORM_LC_6$I3
.sym 31377 v_count[0]
.sym 31380 v_count[1]
.sym 31381 v_count[0]
.sym 31383 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31384 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 31385 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31395 v_count[0]
.sym 31399 v_count[1]
.sym 31400 $PACKER_VCC_NET
.sym 31403 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 31407 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31408 $PACKER_VCC_NET
.sym 31411 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 31412 $PACKER_VCC_NET
.sym 31415 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 31416 $PACKER_VCC_NET
.sym 31419 v_count[6]
.sym 31423 v_count[7]
.sym 31424 $PACKER_VCC_NET
.sym 31427 v_count[8]
.sym 31431 v_count[9]
.sym 31432 $PACKER_VCC_NET
.sym 31436 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 31437 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_I3
.sym 31459 v_count[0]
.sym 31463 v_count[1]
.sym 31467 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 31471 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31475 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 31476 $PACKER_VCC_NET
.sym 31479 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 31483 v_count[6]
.sym 31484 $PACKER_VCC_NET
.sym 31487 v_count[7]
.sym 31491 v_count[8]
.sym 31492 $PACKER_VCC_NET
.sym 31495 v_count[9]
.sym 31496 $PACKER_VCC_NET
.sym 31501 $nextpnr_ICESTORM_LC_4$I3
.sym 31502 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 31503 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 31504 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]
.sym 31505 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O[0]
.sym 31519 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]
.sym 31520 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]
.sym 31521 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I2_O[1]
.sym 31811 v_count[1]
.sym 31815 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 31816 $PACKER_VCC_NET
.sym 31819 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31823 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 31827 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 31828 $PACKER_VCC_NET
.sym 31831 v_count[6]
.sym 31832 $PACKER_VCC_NET
.sym 31835 v_count[7]
.sym 31839 v_count[8]
.sym 31843 v_count[9]
.sym 31844 $PACKER_VCC_NET
.sym 31848 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I2
.sym 31849 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I3
.sym 31875 v_count[0]
.sym 31879 v_count[1]
.sym 31882 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 31883 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 31885 v_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 31886 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 31887 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31889 v_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 31891 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 31892 $PACKER_VCC_NET
.sym 31895 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 31896 $PACKER_VCC_NET
.sym 31899 v_count[6]
.sym 31903 v_count[7]
.sym 31904 $PACKER_VCC_NET
.sym 31907 v_count[8]
.sym 31911 v_count[9]
.sym 31912 $PACKER_VCC_NET
.sym 31917 $nextpnr_ICESTORM_LC_10$I3
.sym 31920 v_count[0]
.sym 31921 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 31922 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 31923 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 31924 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 31925 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 31930 v_count[9]
.sym 31931 v_count[8]
.sym 31932 v_count[7]
.sym 31933 v_count[6]
.sym 31935 v_count[1]
.sym 31937 v_count[0]
.sym 31939 v_count[1]
.sym 31943 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 31944 $PACKER_VCC_NET
.sym 31947 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31951 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 31955 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 31959 v_count[6]
.sym 31963 v_count[7]
.sym 31967 v_count[8]
.sym 31968 $PACKER_VCC_NET
.sym 31971 v_count[9]
.sym 31972 $PACKER_VCC_NET
.sym 31977 $nextpnr_ICESTORM_LC_56$I3
.sym 32003 v_count[1]
.sym 32007 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32011 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32015 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32016 $PACKER_VCC_NET
.sym 32019 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32023 v_count[6]
.sym 32027 v_count[7]
.sym 32028 $PACKER_VCC_NET
.sym 32031 v_count[8]
.sym 32032 $PACKER_VCC_NET
.sym 32035 v_count[9]
.sym 32036 $PACKER_VCC_NET
.sym 32039 $PACKER_VCC_NET
.sym 32041 $nextpnr_ICESTORM_LC_66$I3
.sym 32042 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I0
.sym 32043 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1
.sym 32044 temp_red_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I1_I2
.sym 32045 $nextpnr_ICESTORM_LC_66$COUT
.sym 32355 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32359 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32360 $PACKER_VCC_NET
.sym 32363 v_count[6]
.sym 32364 $PACKER_VCC_NET
.sym 32367 v_count[7]
.sym 32371 v_count[8]
.sym 32375 v_count[9]
.sym 32376 $PACKER_VCC_NET
.sym 32381 $nextpnr_ICESTORM_LC_60$I3
.sym 32387 v_count[0]
.sym 32392 v_count[1]
.sym 32396 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32400 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32404 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32405 v_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 32408 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32409 v_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 32412 v_count[6]
.sym 32413 v_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 32416 v_count[7]
.sym 32417 v_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 32420 v_count[8]
.sym 32421 v_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 32422 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 32424 v_count[9]
.sym 32425 v_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 32441 SW1$SB_IO_IN
.sym 32451 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32455 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32456 $PACKER_VCC_NET
.sym 32459 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32460 $PACKER_VCC_NET
.sym 32463 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32464 $PACKER_VCC_NET
.sym 32467 v_count[6]
.sym 32468 $PACKER_VCC_NET
.sym 32471 v_count[7]
.sym 32472 $PACKER_VCC_NET
.sym 32475 v_count[8]
.sym 32479 v_count[9]
.sym 32480 $PACKER_VCC_NET
.sym 32485 $nextpnr_ICESTORM_LC_53$I3
.sym 32515 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32519 VGA_VS_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 32520 $PACKER_VCC_NET
.sym 32523 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32524 $PACKER_VCC_NET
.sym 32527 blue_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32531 v_count[6]
.sym 32535 v_count[7]
.sym 32536 $PACKER_VCC_NET
.sym 32539 v_count[8]
.sym 32540 $PACKER_VCC_NET
.sym 32543 v_count[9]
.sym 32544 $PACKER_VCC_NET
.sym 32549 $nextpnr_ICESTORM_LC_51$I3
