#ifndef __BCM56150_A0_ENUM_H__
#define __BCM56150_A0_ENUM_H__
/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * This software is governed by the Broadcom Switch APIs license.
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenMDK/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * Enum definitions for the BCM56150_A0.
 */



typedef enum BCM56150_A0_ENUM_e {
    BCM56150_A0_AGINGCTRMEMDEBUGr_ENUM,
    BCM56150_A0_AGINGEXPMEMDEBUGr_ENUM,
    BCM56150_A0_ALTERNATE_EMIRROR_BITMAPm_ENUM,
    BCM56150_A0_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_ENUM,
    BCM56150_A0_ANY_RMEP_TLV_INTERFACE_UP_STATUSr_ENUM,
    BCM56150_A0_ANY_RMEP_TLV_PORT_DOWN_STATUSr_ENUM,
    BCM56150_A0_ANY_RMEP_TLV_PORT_UP_STATUSr_ENUM,
    BCM56150_A0_ARB_EOP_DEBUGr_ENUM,
    BCM56150_A0_ARB_RAM_DBGCTRLr_ENUM,
    BCM56150_A0_AUX_ARB_CONTROLr_ENUM,
    BCM56150_A0_AUX_ARB_CONTROL_2r_ENUM,
    BCM56150_A0_BCAST_BLOCK_MASK_64r_ENUM,
    BCM56150_A0_BKPMETERINGBUCKETr_ENUM,
    BCM56150_A0_BKPMETERINGCONFIGr_ENUM,
    BCM56150_A0_BKPMETERINGCONFIG_EXTr_ENUM,
    BCM56150_A0_BKPMETERINGDISCSTATUSr_ENUM,
    BCM56150_A0_BKPMETERINGSTATUSr_ENUM,
    BCM56150_A0_BKP_DISC_PRIORITYr_ENUM,
    BCM56150_A0_CBPCELLERRPTRr_ENUM,
    BCM56150_A0_CBPCELLHDRMEMDEBUGr_ENUM,
    BCM56150_A0_CBPCELLHDRPARITYERRPTRr_ENUM,
    BCM56150_A0_CBPDATAMEMDEBUGr_ENUM,
    BCM56150_A0_CBPPKTHDRMEM0DEBUGr_ENUM,
    BCM56150_A0_CBPPKTHDRMEM1DEBUGr_ENUM,
    BCM56150_A0_CBPPKTHDRMEM2DEBUGr_ENUM,
    BCM56150_A0_CBPPKTHDRMEMEXTDEBUGr_ENUM,
    BCM56150_A0_CBPPKTHDRPARITYERRPTRr_ENUM,
    BCM56150_A0_CCM_COPYTO_CPU_CONTROLr_ENUM,
    BCM56150_A0_CCM_INTERRUPT_CONTROLr_ENUM,
    BCM56150_A0_CCM_READ_CONTROLr_ENUM,
    BCM56150_A0_CCPMEMDEBUGr_ENUM,
    BCM56150_A0_CCPPARITYERRORPTRr_ENUM,
    BCM56150_A0_CFAPCONFIGr_ENUM,
    BCM56150_A0_CFAPFULLTHRESHOLDr_ENUM,
    BCM56150_A0_CFAPMEMDEBUGr_ENUM,
    BCM56150_A0_CFAPPARITYERRORPTRr_ENUM,
    BCM56150_A0_CFAPREADPOINTERr_ENUM,
    BCM56150_A0_CFG_RAM_DBGCTRLr_ENUM,
    BCM56150_A0_CMICM_COMMON_CONFIGr_ENUM,
    BCM56150_A0_CMICM_REVIDr_ENUM,
    BCM56150_A0_CMICTXCOSMASKr_ENUM,
    BCM56150_A0_CMIC_BROADSYNC_REF_CLK_GEN_CTRLr_ENUM,
    BCM56150_A0_CMIC_BS0_CLK_CTRLr_ENUM,
    BCM56150_A0_CMIC_BS0_CONFIGr_ENUM,
    BCM56150_A0_CMIC_BS0_HEARTBEAT_CTRLr_ENUM,
    BCM56150_A0_CMIC_BS0_HEARTBEAT_DOWN_DURATIONr_ENUM,
    BCM56150_A0_CMIC_BS0_HEARTBEAT_UP_DURATIONr_ENUM,
    BCM56150_A0_CMIC_BS0_INITIAL_CRCr_ENUM,
    BCM56150_A0_CMIC_BS0_INPUT_TIME_0r_ENUM,
    BCM56150_A0_CMIC_BS0_INPUT_TIME_1r_ENUM,
    BCM56150_A0_CMIC_BS0_INPUT_TIME_2r_ENUM,
    BCM56150_A0_CMIC_BS0_OUTPUT_TIME_0r_ENUM,
    BCM56150_A0_CMIC_BS0_OUTPUT_TIME_1r_ENUM,
    BCM56150_A0_CMIC_BS0_OUTPUT_TIME_2r_ENUM,
    BCM56150_A0_CMIC_BS1_CLK_CTRLr_ENUM,
    BCM56150_A0_CMIC_BS1_CONFIGr_ENUM,
    BCM56150_A0_CMIC_BS1_HEARTBEAT_CTRLr_ENUM,
    BCM56150_A0_CMIC_BS1_HEARTBEAT_DOWN_DURATIONr_ENUM,
    BCM56150_A0_CMIC_BS1_HEARTBEAT_UP_DURATIONr_ENUM,
    BCM56150_A0_CMIC_BS1_INITIAL_CRCr_ENUM,
    BCM56150_A0_CMIC_BS1_INPUT_TIME_0r_ENUM,
    BCM56150_A0_CMIC_BS1_INPUT_TIME_1r_ENUM,
    BCM56150_A0_CMIC_BS1_INPUT_TIME_2r_ENUM,
    BCM56150_A0_CMIC_BS1_OUTPUT_TIME_0r_ENUM,
    BCM56150_A0_CMIC_BS1_OUTPUT_TIME_1r_ENUM,
    BCM56150_A0_CMIC_BS1_OUTPUT_TIME_2r_ENUM,
    BCM56150_A0_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM56150_A0_CMIC_CMC0_CCM_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC0_CCM_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC0_CCM_DMA_STATUS_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM,
    BCM56150_A0_CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM,
    BCM56150_A0_CMIC_CMC0_CH0_DMA_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM,
    BCM56150_A0_CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM,
    BCM56150_A0_CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM,
    BCM56150_A0_CMIC_CMC0_CH1_DMA_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM,
    BCM56150_A0_CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM,
    BCM56150_A0_CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM,
    BCM56150_A0_CMIC_CMC0_CH2_DMA_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM,
    BCM56150_A0_CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM,
    BCM56150_A0_CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM,
    BCM56150_A0_CMIC_CMC0_CH3_DMA_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM,
    BCM56150_A0_CMIC_CMC0_CONFIGr_ENUM,
    BCM56150_A0_CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM,
    BCM56150_A0_CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM,
    BCM56150_A0_CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM,
    BCM56150_A0_CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM,
    BCM56150_A0_CMIC_CMC0_DMA_DESC0r_ENUM,
    BCM56150_A0_CMIC_CMC0_DMA_DESC1r_ENUM,
    BCM56150_A0_CMIC_CMC0_DMA_DESC2r_ENUM,
    BCM56150_A0_CMIC_CMC0_DMA_DESC3r_ENUM,
    BCM56150_A0_CMIC_CMC0_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC0_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC0_FSCHAN_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_FSCHAN_DATA32r_ENUM,
    BCM56150_A0_CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM,
    BCM56150_A0_CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM,
    BCM56150_A0_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC0_FSCHAN_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC0_FSCHAN_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56150_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56150_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56150_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_ENUM,
    BCM56150_A0_CMIC_CMC0_IRQ_STAT0r_ENUM,
    BCM56150_A0_CMIC_CMC0_IRQ_STAT1r_ENUM,
    BCM56150_A0_CMIC_CMC0_IRQ_STAT2r_ENUM,
    BCM56150_A0_CMIC_CMC0_IRQ_STAT3r_ENUM,
    BCM56150_A0_CMIC_CMC0_IRQ_STAT4r_ENUM,
    BCM56150_A0_CMIC_CMC0_MIIM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_MIIM_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC0_MIIM_PARAMr_ENUM,
    BCM56150_A0_CMIC_CMC0_MIIM_READ_DATAr_ENUM,
    BCM56150_A0_CMIC_CMC0_MIIM_STATr_ENUM,
    BCM56150_A0_CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM,
    BCM56150_A0_CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM,
    BCM56150_A0_CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM,
    BCM56150_A0_CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM,
    BCM56150_A0_CMIC_CMC0_PCIE_MISCELr_ENUM,
    BCM56150_A0_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56150_A0_CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_TIMERr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_TIMERr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_TIMERr_ENUM,
    BCM56150_A0_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC0_SCHAN_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC0_SCHAN_ERRr_ENUM,
    BCM56150_A0_CMIC_CMC0_SCHAN_MESSAGEr_ENUM,
    BCM56150_A0_CMIC_CMC0_SW_INTR_CONFIGr_ENUM,
    BCM56150_A0_CMIC_CMC0_TM_CONTROL_0r_ENUM,
    BCM56150_A0_CMIC_CMC0_TM_CONTROL_1r_ENUM,
    BCM56150_A0_CMIC_CMC0_UC0_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC0_UC0_IRQ_MASK1r_ENUM,
    BCM56150_A0_CMIC_CMC0_UC0_IRQ_MASK2r_ENUM,
    BCM56150_A0_CMIC_CMC0_UC0_IRQ_MASK3r_ENUM,
    BCM56150_A0_CMIC_CMC0_UC0_IRQ_MASK4r_ENUM,
    BCM56150_A0_CMIC_CMC0_UC1_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC0_UC1_IRQ_MASK1r_ENUM,
    BCM56150_A0_CMIC_CMC0_UC1_IRQ_MASK2r_ENUM,
    BCM56150_A0_CMIC_CMC0_UC1_IRQ_MASK3r_ENUM,
    BCM56150_A0_CMIC_CMC0_UC1_IRQ_MASK4r_ENUM,
    BCM56150_A0_CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM56150_A0_CMIC_CMC1_CCM_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC1_CCM_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC1_CCM_DMA_STATUS_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM,
    BCM56150_A0_CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM,
    BCM56150_A0_CMIC_CMC1_CH0_DMA_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM,
    BCM56150_A0_CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM,
    BCM56150_A0_CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM,
    BCM56150_A0_CMIC_CMC1_CH1_DMA_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM,
    BCM56150_A0_CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM,
    BCM56150_A0_CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM,
    BCM56150_A0_CMIC_CMC1_CH2_DMA_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM,
    BCM56150_A0_CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM,
    BCM56150_A0_CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM,
    BCM56150_A0_CMIC_CMC1_CH3_DMA_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM,
    BCM56150_A0_CMIC_CMC1_CONFIGr_ENUM,
    BCM56150_A0_CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM,
    BCM56150_A0_CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM,
    BCM56150_A0_CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM,
    BCM56150_A0_CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM,
    BCM56150_A0_CMIC_CMC1_DMA_DESC0r_ENUM,
    BCM56150_A0_CMIC_CMC1_DMA_DESC1r_ENUM,
    BCM56150_A0_CMIC_CMC1_DMA_DESC2r_ENUM,
    BCM56150_A0_CMIC_CMC1_DMA_DESC3r_ENUM,
    BCM56150_A0_CMIC_CMC1_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC1_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC1_FSCHAN_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_FSCHAN_DATA32r_ENUM,
    BCM56150_A0_CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM,
    BCM56150_A0_CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM,
    BCM56150_A0_CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC1_FSCHAN_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC1_FSCHAN_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56150_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56150_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56150_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r_ENUM,
    BCM56150_A0_CMIC_CMC1_IRQ_STAT0r_ENUM,
    BCM56150_A0_CMIC_CMC1_IRQ_STAT1r_ENUM,
    BCM56150_A0_CMIC_CMC1_IRQ_STAT2r_ENUM,
    BCM56150_A0_CMIC_CMC1_IRQ_STAT3r_ENUM,
    BCM56150_A0_CMIC_CMC1_IRQ_STAT4r_ENUM,
    BCM56150_A0_CMIC_CMC1_MIIM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_MIIM_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC1_MIIM_PARAMr_ENUM,
    BCM56150_A0_CMIC_CMC1_MIIM_READ_DATAr_ENUM,
    BCM56150_A0_CMIC_CMC1_MIIM_STATr_ENUM,
    BCM56150_A0_CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM,
    BCM56150_A0_CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM,
    BCM56150_A0_CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM,
    BCM56150_A0_CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM,
    BCM56150_A0_CMIC_CMC1_PCIE_MISCELr_ENUM,
    BCM56150_A0_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56150_A0_CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_TIMERr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_TIMERr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_TIMERr_ENUM,
    BCM56150_A0_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC1_SCHAN_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC1_SCHAN_ERRr_ENUM,
    BCM56150_A0_CMIC_CMC1_SCHAN_MESSAGEr_ENUM,
    BCM56150_A0_CMIC_CMC1_SW_INTR_CONFIGr_ENUM,
    BCM56150_A0_CMIC_CMC1_TM_CONTROL_0r_ENUM,
    BCM56150_A0_CMIC_CMC1_TM_CONTROL_1r_ENUM,
    BCM56150_A0_CMIC_CMC1_UC0_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC1_UC0_IRQ_MASK1r_ENUM,
    BCM56150_A0_CMIC_CMC1_UC0_IRQ_MASK2r_ENUM,
    BCM56150_A0_CMIC_CMC1_UC0_IRQ_MASK3r_ENUM,
    BCM56150_A0_CMIC_CMC1_UC0_IRQ_MASK4r_ENUM,
    BCM56150_A0_CMIC_CMC1_UC1_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC1_UC1_IRQ_MASK1r_ENUM,
    BCM56150_A0_CMIC_CMC1_UC1_IRQ_MASK2r_ENUM,
    BCM56150_A0_CMIC_CMC1_UC1_IRQ_MASK3r_ENUM,
    BCM56150_A0_CMIC_CMC1_UC1_IRQ_MASK4r_ENUM,
    BCM56150_A0_CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM56150_A0_CMIC_CMC2_CCM_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC2_CCM_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC2_CCM_DMA_STATUS_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM,
    BCM56150_A0_CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM,
    BCM56150_A0_CMIC_CMC2_CH0_DMA_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM,
    BCM56150_A0_CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM,
    BCM56150_A0_CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM,
    BCM56150_A0_CMIC_CMC2_CH1_DMA_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM,
    BCM56150_A0_CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM,
    BCM56150_A0_CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM,
    BCM56150_A0_CMIC_CMC2_CH2_DMA_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM,
    BCM56150_A0_CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM,
    BCM56150_A0_CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM,
    BCM56150_A0_CMIC_CMC2_CH3_DMA_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM,
    BCM56150_A0_CMIC_CMC2_CONFIGr_ENUM,
    BCM56150_A0_CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM,
    BCM56150_A0_CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM,
    BCM56150_A0_CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM,
    BCM56150_A0_CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM,
    BCM56150_A0_CMIC_CMC2_DMA_DESC0r_ENUM,
    BCM56150_A0_CMIC_CMC2_DMA_DESC1r_ENUM,
    BCM56150_A0_CMIC_CMC2_DMA_DESC2r_ENUM,
    BCM56150_A0_CMIC_CMC2_DMA_DESC3r_ENUM,
    BCM56150_A0_CMIC_CMC2_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC2_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC2_FSCHAN_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_FSCHAN_DATA32r_ENUM,
    BCM56150_A0_CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM,
    BCM56150_A0_CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM,
    BCM56150_A0_CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC2_FSCHAN_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC2_FSCHAN_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM56150_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM56150_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM56150_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r_ENUM,
    BCM56150_A0_CMIC_CMC2_IRQ_STAT0r_ENUM,
    BCM56150_A0_CMIC_CMC2_IRQ_STAT1r_ENUM,
    BCM56150_A0_CMIC_CMC2_IRQ_STAT2r_ENUM,
    BCM56150_A0_CMIC_CMC2_IRQ_STAT3r_ENUM,
    BCM56150_A0_CMIC_CMC2_IRQ_STAT4r_ENUM,
    BCM56150_A0_CMIC_CMC2_MIIM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_MIIM_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC2_MIIM_PARAMr_ENUM,
    BCM56150_A0_CMIC_CMC2_MIIM_READ_DATAr_ENUM,
    BCM56150_A0_CMIC_CMC2_MIIM_STATr_ENUM,
    BCM56150_A0_CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM,
    BCM56150_A0_CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM,
    BCM56150_A0_CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM,
    BCM56150_A0_CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM,
    BCM56150_A0_CMIC_CMC2_PCIE_MISCELr_ENUM,
    BCM56150_A0_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56150_A0_CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_TIMERr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_TIMERr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_TIMERr_ENUM,
    BCM56150_A0_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC2_SCHAN_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC2_SCHAN_ERRr_ENUM,
    BCM56150_A0_CMIC_CMC2_SCHAN_MESSAGEr_ENUM,
    BCM56150_A0_CMIC_CMC2_SW_INTR_CONFIGr_ENUM,
    BCM56150_A0_CMIC_CMC2_TM_CONTROL_0r_ENUM,
    BCM56150_A0_CMIC_CMC2_TM_CONTROL_1r_ENUM,
    BCM56150_A0_CMIC_CMC2_UC0_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC2_UC0_IRQ_MASK1r_ENUM,
    BCM56150_A0_CMIC_CMC2_UC0_IRQ_MASK2r_ENUM,
    BCM56150_A0_CMIC_CMC2_UC0_IRQ_MASK3r_ENUM,
    BCM56150_A0_CMIC_CMC2_UC0_IRQ_MASK4r_ENUM,
    BCM56150_A0_CMIC_CMC2_UC1_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC2_UC1_IRQ_MASK1r_ENUM,
    BCM56150_A0_CMIC_CMC2_UC1_IRQ_MASK2r_ENUM,
    BCM56150_A0_CMIC_CMC2_UC1_IRQ_MASK3r_ENUM,
    BCM56150_A0_CMIC_CMC2_UC1_IRQ_MASK4r_ENUM,
    BCM56150_A0_CMIC_CMC_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM56150_A0_CMIC_CMC_CCM_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM56150_A0_CMIC_CMC_CCM_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC_CCM_DMA_STATUS_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC_CONFIGr_ENUM,
    BCM56150_A0_CMIC_CMC_COS_CTRL_RX_0r_ENUM,
    BCM56150_A0_CMIC_CMC_COS_CTRL_RX_1r_ENUM,
    BCM56150_A0_CMIC_CMC_DMA_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC_DMA_CURR_DESCr_ENUM,
    BCM56150_A0_CMIC_CMC_DMA_DESCr_ENUM,
    BCM56150_A0_CMIC_CMC_DMA_INTR_COALr_ENUM,
    BCM56150_A0_CMIC_CMC_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM,
    BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_STATr_ENUM,
    BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC_FSCHAN_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_FSCHAN_DATA32r_ENUM,
    BCM56150_A0_CMIC_CMC_FSCHAN_DATA64_HIr_ENUM,
    BCM56150_A0_CMIC_CMC_FSCHAN_DATA64_LOr_ENUM,
    BCM56150_A0_CMIC_CMC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC_FSCHAN_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC_FSCHAN_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC_HOSTMEM_ADDR_REMAPr_ENUM,
    BCM56150_A0_CMIC_CMC_IRQ_STAT0r_ENUM,
    BCM56150_A0_CMIC_CMC_IRQ_STAT1r_ENUM,
    BCM56150_A0_CMIC_CMC_IRQ_STAT2r_ENUM,
    BCM56150_A0_CMIC_CMC_IRQ_STAT3r_ENUM,
    BCM56150_A0_CMIC_CMC_IRQ_STAT4r_ENUM,
    BCM56150_A0_CMIC_CMC_MIIM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_MIIM_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC_MIIM_PARAMr_ENUM,
    BCM56150_A0_CMIC_CMC_MIIM_READ_DATAr_ENUM,
    BCM56150_A0_CMIC_CMC_MIIM_STATr_ENUM,
    BCM56150_A0_CMIC_CMC_PCIE_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC_PCIE_IRQ_MASK1r_ENUM,
    BCM56150_A0_CMIC_CMC_PCIE_IRQ_MASK2r_ENUM,
    BCM56150_A0_CMIC_CMC_PCIE_IRQ_MASK3r_ENUM,
    BCM56150_A0_CMIC_CMC_PCIE_IRQ_MASK4r_ENUM,
    BCM56150_A0_CMIC_CMC_PCIE_MISCELr_ENUM,
    BCM56150_A0_CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC_PKT_COUNT_RXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC_PKT_COUNT_TXPKTr_ENUM,
    BCM56150_A0_CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM56150_A0_CMIC_CMC_RCPU_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_ITER_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_TIMERr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_ITER_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_TIMERr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_ITER_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_STATUSr_ENUM,
    BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_TIMERr_ENUM,
    BCM56150_A0_CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56150_A0_CMIC_CMC_SCHAN_CTRLr_ENUM,
    BCM56150_A0_CMIC_CMC_SCHAN_ERRr_ENUM,
    BCM56150_A0_CMIC_CMC_SCHAN_MESSAGEr_ENUM,
    BCM56150_A0_CMIC_CMC_SW_INTR_CONFIGr_ENUM,
    BCM56150_A0_CMIC_CMC_TM_CONTROL_0r_ENUM,
    BCM56150_A0_CMIC_CMC_TM_CONTROL_1r_ENUM,
    BCM56150_A0_CMIC_CMC_UC0_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC_UC0_IRQ_MASK1r_ENUM,
    BCM56150_A0_CMIC_CMC_UC0_IRQ_MASK2r_ENUM,
    BCM56150_A0_CMIC_CMC_UC0_IRQ_MASK3r_ENUM,
    BCM56150_A0_CMIC_CMC_UC0_IRQ_MASK4r_ENUM,
    BCM56150_A0_CMIC_CMC_UC1_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_CMC_UC1_IRQ_MASK1r_ENUM,
    BCM56150_A0_CMIC_CMC_UC1_IRQ_MASK2r_ENUM,
    BCM56150_A0_CMIC_CMC_UC1_IRQ_MASK3r_ENUM,
    BCM56150_A0_CMIC_CMC_UC1_IRQ_MASK4r_ENUM,
    BCM56150_A0_CMIC_COMMON_BSPI_BIGENDIANr_ENUM,
    BCM56150_A0_CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM,
    BCM56150_A0_CMIC_COMMON_MIIM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_COMMON_MIIM_CTRLr_ENUM,
    BCM56150_A0_CMIC_COMMON_MIIM_PARAMr_ENUM,
    BCM56150_A0_CMIC_COMMON_MIIM_READ_DATAr_ENUM,
    BCM56150_A0_CMIC_COMMON_MIIM_STATr_ENUM,
    BCM56150_A0_CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM,
    BCM56150_A0_CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM,
    BCM56150_A0_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM56150_A0_CMIC_COMMON_SCHAN_CTRLr_ENUM,
    BCM56150_A0_CMIC_COMMON_SCHAN_ERRr_ENUM,
    BCM56150_A0_CMIC_COMMON_SCHAN_MESSAGEr_ENUM,
    BCM56150_A0_CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM,
    BCM56150_A0_CMIC_COMMON_STRAP_STATUS_0r_ENUM,
    BCM56150_A0_CMIC_COMMON_STRAP_STATUS_1r_ENUM,
    BCM56150_A0_CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM,
    BCM56150_A0_CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM,
    BCM56150_A0_CMIC_CPS_RESETr_ENUM,
    BCM56150_A0_CMIC_DEV_REV_IDr_ENUM,
    BCM56150_A0_CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM,
    BCM56150_A0_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM,
    BCM56150_A0_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM,
    BCM56150_A0_CMIC_FSCHAN_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_FSCHAN_DATA32r_ENUM,
    BCM56150_A0_CMIC_FSCHAN_DATA64_HIr_ENUM,
    BCM56150_A0_CMIC_FSCHAN_DATA64_LOr_ENUM,
    BCM56150_A0_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM,
    BCM56150_A0_CMIC_FSCHAN_OPCODEr_ENUM,
    BCM56150_A0_CMIC_FSCHAN_STATUSr_ENUM,
    BCM56150_A0_CMIC_FSRF_STBY_CONTROLr_ENUM,
    BCM56150_A0_CMIC_INTR_PKT_PACING_DELAYr_ENUM,
    BCM56150_A0_CMIC_LEDUP0_CLK_PARAMSr_ENUM,
    BCM56150_A0_CMIC_LEDUP0_CTRLr_ENUM,
    BCM56150_A0_CMIC_LEDUP0_DATA_RAMr_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM56150_A0_CMIC_LEDUP0_PROGRAM_RAMr_ENUM,
    BCM56150_A0_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM56150_A0_CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_ENUM,
    BCM56150_A0_CMIC_LEDUP0_STATUSr_ENUM,
    BCM56150_A0_CMIC_LEDUP0_TM_CONTROLr_ENUM,
    BCM56150_A0_CMIC_LEDUP1_CLK_PARAMSr_ENUM,
    BCM56150_A0_CMIC_LEDUP1_CTRLr_ENUM,
    BCM56150_A0_CMIC_LEDUP1_DATA_RAMr_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM56150_A0_CMIC_LEDUP1_PROGRAM_RAMr_ENUM,
    BCM56150_A0_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM56150_A0_CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_ENUM,
    BCM56150_A0_CMIC_LEDUP1_STATUSr_ENUM,
    BCM56150_A0_CMIC_LEDUP1_TM_CONTROLr_ENUM,
    BCM56150_A0_CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_109_100r_ENUM,
    BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_119_110r_ENUM,
    BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_127_120r_ENUM,
    BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_19_10r_ENUM,
    BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_29_20r_ENUM,
    BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_39_30r_ENUM,
    BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_49_40r_ENUM,
    BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_59_50r_ENUM,
    BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_69_60r_ENUM,
    BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_79_70r_ENUM,
    BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_89_80r_ENUM,
    BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_99_90r_ENUM,
    BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_9_0r_ENUM,
    BCM56150_A0_CMIC_MIIM_CLR_SCAN_STATUSr_ENUM,
    BCM56150_A0_CMIC_MIIM_CONFIGr_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM,
    BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ENUM,
    BCM56150_A0_CMIC_MIIM_INT_SEL_MAP_0r_ENUM,
    BCM56150_A0_CMIC_MIIM_INT_SEL_MAP_1r_ENUM,
    BCM56150_A0_CMIC_MIIM_INT_SEL_MAP_2r_ENUM,
    BCM56150_A0_CMIC_MIIM_INT_SEL_MAP_3r_ENUM,
    BCM56150_A0_CMIC_MIIM_LINK_STATUS_0r_ENUM,
    BCM56150_A0_CMIC_MIIM_LINK_STATUS_1r_ENUM,
    BCM56150_A0_CMIC_MIIM_LINK_STATUS_2r_ENUM,
    BCM56150_A0_CMIC_MIIM_LINK_STATUS_3r_ENUM,
    BCM56150_A0_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM,
    BCM56150_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM,
    BCM56150_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM,
    BCM56150_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ENUM,
    BCM56150_A0_CMIC_MIIM_PROTOCOL_MAP_0r_ENUM,
    BCM56150_A0_CMIC_MIIM_PROTOCOL_MAP_1r_ENUM,
    BCM56150_A0_CMIC_MIIM_PROTOCOL_MAP_2r_ENUM,
    BCM56150_A0_CMIC_MIIM_PROTOCOL_MAP_3r_ENUM,
    BCM56150_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM,
    BCM56150_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM,
    BCM56150_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM,
    BCM56150_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ENUM,
    BCM56150_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM,
    BCM56150_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM,
    BCM56150_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM,
    BCM56150_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ENUM,
    BCM56150_A0_CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM,
    BCM56150_A0_CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM,
    BCM56150_A0_CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM,
    BCM56150_A0_CMIC_MIIM_RX_PAUSE_STATUS_3r_ENUM,
    BCM56150_A0_CMIC_MIIM_SCAN_CTRLr_ENUM,
    BCM56150_A0_CMIC_MIIM_SCAN_PORTS_0r_ENUM,
    BCM56150_A0_CMIC_MIIM_SCAN_PORTS_1r_ENUM,
    BCM56150_A0_CMIC_MIIM_SCAN_PORTS_2r_ENUM,
    BCM56150_A0_CMIC_MIIM_SCAN_PORTS_3r_ENUM,
    BCM56150_A0_CMIC_MIIM_SCAN_STATUSr_ENUM,
    BCM56150_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM,
    BCM56150_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM,
    BCM56150_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM,
    BCM56150_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ENUM,
    BCM56150_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM,
    BCM56150_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM,
    BCM56150_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM,
    BCM56150_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ENUM,
    BCM56150_A0_CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM,
    BCM56150_A0_CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM,
    BCM56150_A0_CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM,
    BCM56150_A0_CMIC_MIIM_TX_PAUSE_STATUS_3r_ENUM,
    BCM56150_A0_CMIC_MISC_CONTROLr_ENUM,
    BCM56150_A0_CMIC_MISC_STATUSr_ENUM,
    BCM56150_A0_CMIC_MMU_COSLC_COUNT_ADDRr_ENUM,
    BCM56150_A0_CMIC_MMU_COSLC_COUNT_DATAr_ENUM,
    BCM56150_A0_CMIC_OVERRIDE_STRAPr_ENUM,
    BCM56150_A0_CMIC_PCIE_CONFIGr_ENUM,
    BCM56150_A0_CMIC_PCIE_ERROR_STATUSr_ENUM,
    BCM56150_A0_CMIC_PCIE_ERROR_STATUS_CLRr_ENUM,
    BCM56150_A0_CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM,
    BCM56150_A0_CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM,
    BCM56150_A0_CMIC_PCIE_USERIF_STATUSr_ENUM,
    BCM56150_A0_CMIC_PCIE_USERIF_STATUS_CLRr_ENUM,
    BCM56150_A0_CMIC_PCIE_USERIF_STATUS_MASKr_ENUM,
    BCM56150_A0_CMIC_PCIE_USERIF_TIMEOUTr_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AR_ARB_MIr_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AR_ARB_MI0r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AR_ARB_MI1r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AR_ARB_MI2r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AR_ARB_MI3r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AR_ARB_MI4r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AR_ARB_MI5r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AR_ARB_MI6r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AR_ARB_MI7r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AW_ARB_MIr_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AW_ARB_MI0r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AW_ARB_MI1r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AW_ARB_MI2r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AW_ARB_MI3r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AW_ARB_MI4r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AW_ARB_MI5r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AW_ARB_MI6r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_AW_ARB_MI7r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_CFG_REG_0r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_CFG_REG_1r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_CFG_REG_2r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_ID_REGr_ENUM,
    BCM56150_A0_CMIC_PIO_IC_ID_REG_0r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_ID_REG_1r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_ID_REG_2r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_ID_REG_3r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_PER_REGr_ENUM,
    BCM56150_A0_CMIC_PIO_IC_PER_REG_0r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_PER_REG_1r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_PER_REG_2r_ENUM,
    BCM56150_A0_CMIC_PIO_IC_PER_REG_3r_ENUM,
    BCM56150_A0_CMIC_PIO_MCS_ACCESS_PAGEr_ENUM,
    BCM56150_A0_CMIC_PKT_COSr_ENUM,
    BCM56150_A0_CMIC_PKT_COS_0r_ENUM,
    BCM56150_A0_CMIC_PKT_COS_1r_ENUM,
    BCM56150_A0_CMIC_PKT_COS_QUEUES_HIr_ENUM,
    BCM56150_A0_CMIC_PKT_COS_QUEUES_LOr_ENUM,
    BCM56150_A0_CMIC_PKT_COUNT_FROMCPUr_ENUM,
    BCM56150_A0_CMIC_PKT_COUNT_FROMCPU_MHr_ENUM,
    BCM56150_A0_CMIC_PKT_COUNT_INTRr_ENUM,
    BCM56150_A0_CMIC_PKT_COUNT_PIOr_ENUM,
    BCM56150_A0_CMIC_PKT_COUNT_PIO_REPLYr_ENUM,
    BCM56150_A0_CMIC_PKT_COUNT_SCHANr_ENUM,
    BCM56150_A0_CMIC_PKT_COUNT_SCHAN_REPr_ENUM,
    BCM56150_A0_CMIC_PKT_COUNT_TOCPUDr_ENUM,
    BCM56150_A0_CMIC_PKT_COUNT_TOCPUDMr_ENUM,
    BCM56150_A0_CMIC_PKT_COUNT_TOCPUEr_ENUM,
    BCM56150_A0_CMIC_PKT_COUNT_TOCPUEMr_ENUM,
    BCM56150_A0_CMIC_PKT_CTRLr_ENUM,
    BCM56150_A0_CMIC_PKT_ETHER_SIGr_ENUM,
    BCM56150_A0_CMIC_PKT_LMAC0_HIr_ENUM,
    BCM56150_A0_CMIC_PKT_LMAC0_LOr_ENUM,
    BCM56150_A0_CMIC_PKT_LMAC1_HIr_ENUM,
    BCM56150_A0_CMIC_PKT_LMAC1_LOr_ENUM,
    BCM56150_A0_CMIC_PKT_LMAC_HIr_ENUM,
    BCM56150_A0_CMIC_PKT_LMAC_LOr_ENUM,
    BCM56150_A0_CMIC_PKT_PORTS_0r_ENUM,
    BCM56150_A0_CMIC_PKT_PORTS_1r_ENUM,
    BCM56150_A0_CMIC_PKT_PORTS_2r_ENUM,
    BCM56150_A0_CMIC_PKT_PORTS_3r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRYr_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM,
    BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM,
    BCM56150_A0_CMIC_PKT_REASON_0_TYPEr_ENUM,
    BCM56150_A0_CMIC_PKT_REASON_1_TYPEr_ENUM,
    BCM56150_A0_CMIC_PKT_REASON_2_TYPEr_ENUM,
    BCM56150_A0_CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM,
    BCM56150_A0_CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM,
    BCM56150_A0_CMIC_PKT_REASON_DIRECT_2_TYPEr_ENUM,
    BCM56150_A0_CMIC_PKT_REASON_MINI_0_TYPEr_ENUM,
    BCM56150_A0_CMIC_PKT_REASON_MINI_1_TYPEr_ENUM,
    BCM56150_A0_CMIC_PKT_REASON_MINI_2_TYPEr_ENUM,
    BCM56150_A0_CMIC_PKT_RMACr_ENUM,
    BCM56150_A0_CMIC_PKT_RMAC_HIr_ENUM,
    BCM56150_A0_CMIC_PKT_RMH0r_ENUM,
    BCM56150_A0_CMIC_PKT_RMH1r_ENUM,
    BCM56150_A0_CMIC_PKT_RMH2r_ENUM,
    BCM56150_A0_CMIC_PKT_RMH3r_ENUM,
    BCM56150_A0_CMIC_PKT_VLANr_ENUM,
    BCM56150_A0_CMIC_RATE_ADJUSTr_ENUM,
    BCM56150_A0_CMIC_RATE_ADJUST_INT_MDIOr_ENUM,
    BCM56150_A0_CMIC_RPE_IRQ_STAT0r_ENUM,
    BCM56150_A0_CMIC_RPE_IRQ_STAT1r_ENUM,
    BCM56150_A0_CMIC_RPE_IRQ_STAT2r_ENUM,
    BCM56150_A0_CMIC_RPE_IRQ_STAT3r_ENUM,
    BCM56150_A0_CMIC_RPE_IRQ_STAT4r_ENUM,
    BCM56150_A0_CMIC_RPE_MAX_CELL_LIMITr_ENUM,
    BCM56150_A0_CMIC_RPE_MIIM_ADDRESSr_ENUM,
    BCM56150_A0_CMIC_RPE_MIIM_CTRLr_ENUM,
    BCM56150_A0_CMIC_RPE_MIIM_PARAMr_ENUM,
    BCM56150_A0_CMIC_RPE_MIIM_READ_DATAr_ENUM,
    BCM56150_A0_CMIC_RPE_MIIM_STATr_ENUM,
    BCM56150_A0_CMIC_RPE_PCIE_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_RPE_RCPU_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_RPE_RCPU_IRQ_MASK1r_ENUM,
    BCM56150_A0_CMIC_RPE_RCPU_IRQ_MASK2r_ENUM,
    BCM56150_A0_CMIC_RPE_RCPU_IRQ_MASK3r_ENUM,
    BCM56150_A0_CMIC_RPE_RCPU_IRQ_MASK4r_ENUM,
    BCM56150_A0_CMIC_RPE_STATr_ENUM,
    BCM56150_A0_CMIC_RPE_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_RPE_SW_INTR_CONFIGr_ENUM,
    BCM56150_A0_CMIC_RPE_UC0_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_RPE_UC1_IRQ_MASK0r_ENUM,
    BCM56150_A0_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM,
    BCM56150_A0_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM,
    BCM56150_A0_CMIC_RXBUF_CONFIGr_ENUM,
    BCM56150_A0_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM56150_A0_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM,
    BCM56150_A0_CMIC_RXBUF_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_RXBUF_EPINTF_BUF_DEPTHr_ENUM,
    BCM56150_A0_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr_ENUM,
    BCM56150_A0_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr_ENUM,
    BCM56150_A0_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM56150_A0_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM,
    BCM56150_A0_CMIC_SBUS_RING_MAPr_ENUM,
    BCM56150_A0_CMIC_SBUS_RING_MAP_0_7r_ENUM,
    BCM56150_A0_CMIC_SBUS_RING_MAP_16_23r_ENUM,
    BCM56150_A0_CMIC_SBUS_RING_MAP_24_31r_ENUM,
    BCM56150_A0_CMIC_SBUS_RING_MAP_32_39r_ENUM,
    BCM56150_A0_CMIC_SBUS_RING_MAP_40_47r_ENUM,
    BCM56150_A0_CMIC_SBUS_RING_MAP_48_55r_ENUM,
    BCM56150_A0_CMIC_SBUS_RING_MAP_56_63r_ENUM,
    BCM56150_A0_CMIC_SBUS_RING_MAP_8_15r_ENUM,
    BCM56150_A0_CMIC_SBUS_TIMEOUTr_ENUM,
    BCM56150_A0_CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM,
    BCM56150_A0_CMIC_SEMAPHOREr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_1r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_10r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_10_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_11r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_11_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_12r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_12_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_13r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_13_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_14r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_14_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_15r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_15_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_16r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_16_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_17r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_17_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_18r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_18_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_19r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_19_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_1_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_2r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_20r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_20_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_21r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_21_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_22r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_22_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_23r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_23_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_24r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_24_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_25r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_25_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_26r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_26_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_27r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_27_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_28r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_28_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_29r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_29_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_2_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_3r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_30r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_30_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_31r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_31_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_32r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_32_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_3_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_4r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_4_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_5r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_5_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_6r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_6_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_7r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_7_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_8r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_8_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_9r_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_9_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SEMAPHORE_SHADOWr_ENUM,
    BCM56150_A0_CMIC_SRAM_TM0_CONTROLr_ENUM,
    BCM56150_A0_CMIC_SRAM_TM1_CONTROLr_ENUM,
    BCM56150_A0_CMIC_SRAM_TM2_CONTROLr_ENUM,
    BCM56150_A0_CMIC_SRAM_TM3_CONTROLr_ENUM,
    BCM56150_A0_CMIC_SW_RSTr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMER1BGLOADr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMER1CONTROLr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMER1INTCLRr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMER1LOADr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMER1MISr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMER1RISr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMER1VALUEr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMER2BGLOADr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMER2CONTROLr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMER2INTCLRr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMER2LOADr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMER2MISr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMER2RISr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMER2VALUEr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERBGLOADr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERCONTROLr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERITCRr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERITOPr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERINTCLRr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERLOADr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERMISr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERPCELLID0r_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERPCELLID1r_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERPCELLID2r_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERPCELLID3r_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERPERIPHID0r_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERPERIPHID1r_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERPERIPHID2r_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERPERIPHID3r_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERRISr_ENUM,
    BCM56150_A0_CMIC_TIM0_TIMERVALUEr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMER1BGLOADr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMER1CONTROLr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMER1INTCLRr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMER1LOADr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMER1MISr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMER1RISr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMER1VALUEr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMER2BGLOADr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMER2CONTROLr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMER2INTCLRr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMER2LOADr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMER2MISr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMER2RISr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMER2VALUEr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERBGLOADr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERCONTROLr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERITCRr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERITOPr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERINTCLRr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERLOADr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERMISr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERPCELLID0r_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERPCELLID1r_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERPCELLID2r_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERPCELLID3r_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERPERIPHID0r_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERPERIPHID1r_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERPERIPHID2r_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERPERIPHID3r_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERRISr_ENUM,
    BCM56150_A0_CMIC_TIM1_TIMERVALUEr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_CAPTURE_STATUS_1r_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_FIFO_STATUSr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_0_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_1_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_2_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_3_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_4_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_5_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_INPUT_DIVISORr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_INTERRUPT_CLRr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_INTERRUPT_ENABLEr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_INTERRUPT_STATUSr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_TIME_CAPTURE_MODEr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_TS0_COUNTER_ENABLEr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_TS1_COUNTER_ENABLEr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_TS_COUNTER_ENABLEr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr_ENUM,
    BCM56150_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr_ENUM,
    BCM56150_A0_CMIC_TXBUF_CMC0_PKT_CNTr_ENUM,
    BCM56150_A0_CMIC_TXBUF_CMC1_PKT_CNTr_ENUM,
    BCM56150_A0_CMIC_TXBUF_CMC2_PKT_CNTr_ENUM,
    BCM56150_A0_CMIC_TXBUF_CMC_PKT_CNTr_ENUM,
    BCM56150_A0_CMIC_TXBUF_CONFIGr_ENUM,
    BCM56150_A0_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM56150_A0_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM,
    BCM56150_A0_CMIC_TXBUF_DEBUGr_ENUM,
    BCM56150_A0_CMIC_TXBUF_ECCERR_CONTROLr_ENUM,
    BCM56150_A0_CMIC_TXBUF_IPINTF_BUF_DEPTHr_ENUM,
    BCM56150_A0_CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr_ENUM,
    BCM56150_A0_CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM,
    BCM56150_A0_CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM,
    BCM56150_A0_CMIC_TXBUF_RPE_PKT_CNTr_ENUM,
    BCM56150_A0_CMIC_TXBUF_STATr_ENUM,
    BCM56150_A0_CMIC_TXBUF_STAT_CLRr_ENUM,
    BCM56150_A0_CMIC_UC0_CONFIGr_ENUM,
    BCM56150_A0_CMIC_UC1_CONFIGr_ENUM,
    BCM56150_A0_CMIC_UC_CONFIGr_ENUM,
    BCM56150_A0_CNG0COSDROPRATEr_ENUM,
    BCM56150_A0_CNG1COSDROPRATEr_ENUM,
    BCM56150_A0_CNGCOSPKTLIMIT0r_ENUM,
    BCM56150_A0_CNGCOSPKTLIMIT1r_ENUM,
    BCM56150_A0_CNGDROPCOUNTr_ENUM,
    BCM56150_A0_CNGDROPCOUNT0r_ENUM,
    BCM56150_A0_CNGDROPCOUNT1r_ENUM,
    BCM56150_A0_CNGPORTPKTLIMITr_ENUM,
    BCM56150_A0_CNGPORTPKTLIMIT0r_ENUM,
    BCM56150_A0_CNGPORTPKTLIMIT1r_ENUM,
    BCM56150_A0_CNG_MAPr_ENUM,
    BCM56150_A0_COMMAND_CONFIGr_ENUM,
    BCM56150_A0_COSLCCOUNTr_ENUM,
    BCM56150_A0_COSPKTCOUNTr_ENUM,
    BCM56150_A0_COS_MAP_SELr_ENUM,
    BCM56150_A0_CPU_CONTROL_0r_ENUM,
    BCM56150_A0_CPU_CONTROL_1r_ENUM,
    BCM56150_A0_CPU_CONTROL_Mr_ENUM,
    BCM56150_A0_CPU_COS_CAM_BIST_CONFIGr_ENUM,
    BCM56150_A0_CPU_COS_CAM_BIST_DBG_DATAr_ENUM,
    BCM56150_A0_CPU_COS_CAM_BIST_STATUSr_ENUM,
    BCM56150_A0_CPU_COS_CAM_DBGCTRLr_ENUM,
    BCM56150_A0_CPU_COS_MAPm_ENUM,
    BCM56150_A0_CPU_COS_MAP_DATA_ONLYm_ENUM,
    BCM56150_A0_CPU_COS_MAP_ONLYm_ENUM,
    BCM56150_A0_CPU_TS_MAPm_ENUM,
    BCM56150_A0_DOS_CONTROLr_ENUM,
    BCM56150_A0_DOS_CONTROL_2r_ENUM,
    BCM56150_A0_DROP_CONTROL_0r_ENUM,
    BCM56150_A0_DSCP_CONTROLr_ENUM,
    BCM56150_A0_DSCP_TABLEm_ENUM,
    BCM56150_A0_DYNCELLCOUNTr_ENUM,
    BCM56150_A0_DYNCELLLIMITr_ENUM,
    BCM56150_A0_DYNPKTCNTPORTr_ENUM,
    BCM56150_A0_DYNRESETLIMPORTr_ENUM,
    BCM56150_A0_DYNXQCNTPORTr_ENUM,
    BCM56150_A0_E2EFC_CNT_ATTRr_ENUM,
    BCM56150_A0_E2EFC_CNT_DISC_LIMITr_ENUM,
    BCM56150_A0_E2EFC_CNT_RESET_LIMITr_ENUM,
    BCM56150_A0_E2EFC_CNT_SET_LIMITr_ENUM,
    BCM56150_A0_E2EFC_CNT_VALr_ENUM,
    BCM56150_A0_E2EFC_CONFIGr_ENUM,
    BCM56150_A0_E2EFC_HG_MAX_TX_TIMERr_ENUM,
    BCM56150_A0_E2EFC_HG_MIN_TX_TIMERr_ENUM,
    BCM56150_A0_E2EFC_IBP_ENr_ENUM,
    BCM56150_A0_E2EFC_IBP_HG_RMODr_ENUM,
    BCM56150_A0_E2EFC_PARITYERRORPTRr_ENUM,
    BCM56150_A0_E2EFC_RMOD_CFGr_ENUM,
    BCM56150_A0_E2EFC_RX_RMODIDr_ENUM,
    BCM56150_A0_E2EFC_RX_RMT_IBP0r_ENUM,
    BCM56150_A0_E2EFC_RX_RMT_TIMEOUTr_ENUM,
    BCM56150_A0_E2EFC_TX_RMODIDr_ENUM,
    BCM56150_A0_E2EFC_TX_RMT_DISC0r_ENUM,
    BCM56150_A0_E2EFC_TX_RMT_DISC1r_ENUM,
    BCM56150_A0_E2EFC_TX_RMT_IBP0r_ENUM,
    BCM56150_A0_E2EFC_TX_RMT_IBP1r_ENUM,
    BCM56150_A0_E2E_HOL_RX_DA_LSr_ENUM,
    BCM56150_A0_E2E_HOL_RX_DA_MSr_ENUM,
    BCM56150_A0_E2E_HOL_RX_LENGTH_TYPEr_ENUM,
    BCM56150_A0_E2E_HOL_RX_OPCODEr_ENUM,
    BCM56150_A0_E2E_IBP_RX_DA_LSr_ENUM,
    BCM56150_A0_E2E_IBP_RX_DA_MSr_ENUM,
    BCM56150_A0_E2E_IBP_RX_LENGTH_TYPEr_ENUM,
    BCM56150_A0_E2E_IBP_RX_OPCODEr_ENUM,
    BCM56150_A0_EAVBUCKETCONFIG_EXTr_ENUM,
    BCM56150_A0_EEE_BB_ENABLEr_ENUM,
    BCM56150_A0_EEE_BB_TX_Nr_ENUM,
    BCM56150_A0_EEE_GLOBAL_BUF_THRESHr_ENUM,
    BCM56150_A0_EEE_LIMIT_STATEr_ENUM,
    BCM56150_A0_EEE_LPI_STATEr_ENUM,
    BCM56150_A0_EEE_MAX_PKT_LATr_ENUM,
    BCM56150_A0_EEE_MAX_PKT_LAT_0r_ENUM,
    BCM56150_A0_EEE_MAX_PKT_LAT_1r_ENUM,
    BCM56150_A0_EEE_MAX_PKT_LAT_2r_ENUM,
    BCM56150_A0_EEE_MAX_PKT_LAT_3r_ENUM,
    BCM56150_A0_EEE_PKT_TIMERr_ENUM,
    BCM56150_A0_EEE_PKT_TIMER_0r_ENUM,
    BCM56150_A0_EEE_PKT_TIMER_1r_ENUM,
    BCM56150_A0_EEE_PKT_TIMER_2r_ENUM,
    BCM56150_A0_EEE_PKT_TIMER_3r_ENUM,
    BCM56150_A0_EEE_PKT_TIMER_4r_ENUM,
    BCM56150_A0_EEE_PKT_TIMER_5r_ENUM,
    BCM56150_A0_EEE_PKT_TIMER_6r_ENUM,
    BCM56150_A0_EEE_PKT_TIMER_7r_ENUM,
    BCM56150_A0_EEE_PROFILE_SELr_ENUM,
    BCM56150_A0_EEE_PROFILE_SEL_0r_ENUM,
    BCM56150_A0_EEE_PROFILE_SEL_1r_ENUM,
    BCM56150_A0_EEE_PROFILE_SEL_2r_ENUM,
    BCM56150_A0_EEE_PROFILE_SEL_3r_ENUM,
    BCM56150_A0_EEE_PROFILE_SEL_4r_ENUM,
    BCM56150_A0_EEE_PROFILE_SEL_5r_ENUM,
    BCM56150_A0_EEE_PROFILE_SEL_6r_ENUM,
    BCM56150_A0_EEE_PROFILE_SEL_7r_ENUM,
    BCM56150_A0_EEE_QUEUE_THRESHr_ENUM,
    BCM56150_A0_EEE_QUEUE_THRESH_0r_ENUM,
    BCM56150_A0_EEE_QUEUE_THRESH_1r_ENUM,
    BCM56150_A0_EEE_QUEUE_THRESH_2r_ENUM,
    BCM56150_A0_EEE_QUEUE_THRESH_3r_ENUM,
    BCM56150_A0_EFP_CAM_BIST_CONFIGr_ENUM,
    BCM56150_A0_EFP_CAM_BIST_CONTROLr_ENUM,
    BCM56150_A0_EFP_CAM_BIST_DBG_DATAr_ENUM,
    BCM56150_A0_EFP_CAM_BIST_STATUSr_ENUM,
    BCM56150_A0_EFP_COUNTER_TABLEm_ENUM,
    BCM56150_A0_EFP_KEY4_MDL_SELECTORr_ENUM,
    BCM56150_A0_EFP_METER_CONTROLr_ENUM,
    BCM56150_A0_EFP_METER_CONTROL_2r_ENUM,
    BCM56150_A0_EFP_METER_TABLEm_ENUM,
    BCM56150_A0_EFP_POLICY_TABLEm_ENUM,
    BCM56150_A0_EFP_RAM_CONTROL_1r_ENUM,
    BCM56150_A0_EFP_RAM_CONTROL_2r_ENUM,
    BCM56150_A0_EFP_SLICE_CONTROLr_ENUM,
    BCM56150_A0_EFP_SLICE_MAPr_ENUM,
    BCM56150_A0_EFP_TCAMm_ENUM,
    BCM56150_A0_EGRDROPPKTCOUNT_COSr_ENUM,
    BCM56150_A0_EGRESSCELLREQUESTCOUNTr_ENUM,
    BCM56150_A0_EGRMETERINGBUCKETr_ENUM,
    BCM56150_A0_EGRMETERINGCONFIGr_ENUM,
    BCM56150_A0_EGRTXPKTCTRr_ENUM,
    BCM56150_A0_EGRTXPKTCTRCONFIGr_ENUM,
    BCM56150_A0_EGR_1588_EGRESS_CTRLr_ENUM,
    BCM56150_A0_EGR_1588_INGRESS_CTRLr_ENUM,
    BCM56150_A0_EGR_1588_LINK_DELAYr_ENUM,
    BCM56150_A0_EGR_1588_PARSING_CONTROLr_ENUM,
    BCM56150_A0_EGR_1588_SAm_ENUM,
    BCM56150_A0_EGR_1588_TIMER_DEBUGr_ENUM,
    BCM56150_A0_EGR_1588_TIMER_VALUEr_ENUM,
    BCM56150_A0_EGR_CM_DBITS_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_CONFIGr_ENUM,
    BCM56150_A0_EGR_CONFIG_1r_ENUM,
    BCM56150_A0_EGR_COUNTER_CONTROLr_ENUM,
    BCM56150_A0_EGR_DATABUF_RAM_CONTROL_1r_ENUM,
    BCM56150_A0_EGR_DATABUF_RAM_CONTROL_2r_ENUM,
    BCM56150_A0_EGR_DATABUF_RAM_CONTROL_PMr_ENUM,
    BCM56150_A0_EGR_DBGr_ENUM,
    BCM56150_A0_EGR_DROP_VECTORr_ENUM,
    BCM56150_A0_EGR_DSCP_ECN_MAPm_ENUM,
    BCM56150_A0_EGR_DSCP_TABLEm_ENUM,
    BCM56150_A0_EGR_EDATABUF_PARITY_CONTROLr_ENUM,
    BCM56150_A0_EGR_EDB_MISC_CTRLr_ENUM,
    BCM56150_A0_EGR_EDB_XMIT_CTRLm_ENUM,
    BCM56150_A0_EGR_EM_MTP_INDEXm_ENUM,
    BCM56150_A0_EGR_ENABLEm_ENUM,
    BCM56150_A0_EGR_ERSPANm_ENUM,
    BCM56150_A0_EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM,
    BCM56150_A0_EGR_FP_COUNTER_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_GP0_DBITS_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_GP1_DBITS_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_GP2_DBITS_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_GP_DBITS_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_GP_RESI_DBITS_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_HW_RESET_CONTROL_0r_ENUM,
    BCM56150_A0_EGR_HW_RESET_CONTROL_1r_ENUM,
    BCM56150_A0_EGR_IM_MTP_INDEXm_ENUM,
    BCM56150_A0_EGR_INGRESS_PORT_TPID_SELECTr_ENUM,
    BCM56150_A0_EGR_INITBUF_ECC_CONTROLr_ENUM,
    BCM56150_A0_EGR_INITBUF_ECC_STATUS_DBEr_ENUM,
    BCM56150_A0_EGR_INITBUF_ECC_STATUS_SBEr_ENUM,
    BCM56150_A0_EGR_INTR_ENABLEr_ENUM,
    BCM56150_A0_EGR_INTR_STATUSr_ENUM,
    BCM56150_A0_EGR_IPMC_CFG2r_ENUM,
    BCM56150_A0_EGR_L3_INTFm_ENUM,
    BCM56150_A0_EGR_L3_INTF_PARITY_CONTROLr_ENUM,
    BCM56150_A0_EGR_L3_INTF_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_L3_NEXT_HOPm_ENUM,
    BCM56150_A0_EGR_L3_NEXT_HOP_PARITY_CONTROLr_ENUM,
    BCM56150_A0_EGR_L3_NEXT_HOP_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_LOGIC_TO_PHYS_MAPr_ENUM,
    BCM56150_A0_EGR_MAP_MH_PRIr_ENUM,
    BCM56150_A0_EGR_MAP_MH_PRI0r_ENUM,
    BCM56150_A0_EGR_MAP_MH_PRI1r_ENUM,
    BCM56150_A0_EGR_MASKm_ENUM,
    BCM56150_A0_EGR_MASK_PARITY_CONTROLr_ENUM,
    BCM56150_A0_EGR_MASK_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_MAX_USED_ENTRIESm_ENUM,
    BCM56150_A0_EGR_MC_CONTROL_1r_ENUM,
    BCM56150_A0_EGR_MC_CONTROL_2r_ENUM,
    BCM56150_A0_EGR_MMU_REQUESTSm_ENUM,
    BCM56150_A0_EGR_MODMAP_CTRLr_ENUM,
    BCM56150_A0_EGR_MOD_MAP_TABLEm_ENUM,
    BCM56150_A0_EGR_MPLS_PRI_MAPPINGm_ENUM,
    BCM56150_A0_EGR_MTU_SIZEr_ENUM,
    BCM56150_A0_EGR_OAM_MAC_ADDRESSm_ENUM,
    BCM56150_A0_EGR_OUTER_TPIDr_ENUM,
    BCM56150_A0_EGR_OUTER_TPID_0r_ENUM,
    BCM56150_A0_EGR_OUTER_TPID_1r_ENUM,
    BCM56150_A0_EGR_OUTER_TPID_2r_ENUM,
    BCM56150_A0_EGR_OUTER_TPID_3r_ENUM,
    BCM56150_A0_EGR_PERQ_COUNTER_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_PERQ_XMT_COUNTERSm_ENUM,
    BCM56150_A0_EGR_PKT_MODS_CONTROLr_ENUM,
    BCM56150_A0_EGR_PORTr_ENUM,
    BCM56150_A0_EGR_PORT_1r_ENUM,
    BCM56150_A0_EGR_PORT_BUFFER_CLK_SHUTDOWNr_ENUM,
    BCM56150_A0_EGR_PORT_CREDIT_RESETm_ENUM,
    BCM56150_A0_EGR_PORT_REQUESTSm_ENUM,
    BCM56150_A0_EGR_PRI_CNG_MAPm_ENUM,
    BCM56150_A0_EGR_PVLAN_EPORT_CONTROLr_ENUM,
    BCM56150_A0_EGR_Q_BEGINr_ENUM,
    BCM56150_A0_EGR_Q_ENDr_ENUM,
    BCM56150_A0_EGR_RSPAN_VLAN_TAGr_ENUM,
    BCM56150_A0_EGR_SF_SRC_MODID_CHECKr_ENUM,
    BCM56150_A0_EGR_SHAPING_CONTROLr_ENUM,
    BCM56150_A0_EGR_STATS_COUNTER_TABLE_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_SYS_RSVD_VIDr_ENUM,
    BCM56150_A0_EGR_VLANm_ENUM,
    BCM56150_A0_EGR_VLAN_CONTROL_1r_ENUM,
    BCM56150_A0_EGR_VLAN_CONTROL_2r_ENUM,
    BCM56150_A0_EGR_VLAN_CONTROL_3r_ENUM,
    BCM56150_A0_EGR_VLAN_PARITY_CONTROLr_ENUM,
    BCM56150_A0_EGR_VLAN_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_VLAN_STGm_ENUM,
    BCM56150_A0_EGR_VLAN_STG_PARITY_CONTROLr_ENUM,
    BCM56150_A0_EGR_VLAN_STG_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_VLAN_TAG_ACTION_PROFILEm_ENUM,
    BCM56150_A0_EGR_VLAN_XLATEm_ENUM,
    BCM56150_A0_EGR_VLAN_XLATE_HASH_CONTROLr_ENUM,
    BCM56150_A0_EGR_VLAN_XLATE_PARITY_CONTROLr_ENUM,
    BCM56150_A0_EGR_VLAN_XLATE_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_VLAN_XLATE_PARITY_STATUS_0r_ENUM,
    BCM56150_A0_EGR_VLAN_XLATE_PARITY_STATUS_1r_ENUM,
    BCM56150_A0_EGR_XP0_DBITS_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_XP1_DBITS_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_XP2_DBITS_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_XP3_DBITS_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_XP4_DBITS_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_XP5_DBITS_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_XP6_DBITS_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_XP7_DBITS_PARITY_STATUSr_ENUM,
    BCM56150_A0_EGR_XP_DBITS_PARITY_STATUSr_ENUM,
    BCM56150_A0_EL3_RAM_CONTROLr_ENUM,
    BCM56150_A0_EMIRROR_CONTROL1_64r_ENUM,
    BCM56150_A0_EMIRROR_CONTROL_64r_ENUM,
    BCM56150_A0_EM_MTP_INDEXm_ENUM,
    BCM56150_A0_EPC_LINK_BMAP_64r_ENUM,
    BCM56150_A0_ERROR_CCM_DEFECT_STATUSr_ENUM,
    BCM56150_A0_EVXLT_RAM_CONTROL_1r_ENUM,
    BCM56150_A0_EVXLT_RAM_CONTROL_2r_ENUM,
    BCM56150_A0_FLEXIBLE_IPV6_EXT_HDRr_ENUM,
    BCM56150_A0_FLUSH_CONTROLr_ENUM,
    BCM56150_A0_FP_CAM_BIST_ENABLE_LOWERr_ENUM,
    BCM56150_A0_FP_CAM_BIST_ENABLE_UPPERr_ENUM,
    BCM56150_A0_FP_CAM_BIST_STATUSr_ENUM,
    BCM56150_A0_FP_CAM_CONTROL_SLICE_7_0r_ENUM,
    BCM56150_A0_FP_CAM_DEBUG_CONTROLr_ENUM,
    BCM56150_A0_FP_CAM_DEBUG_DATAr_ENUM,
    BCM56150_A0_FP_CAM_DEBUG_SENDr_ENUM,
    BCM56150_A0_FP_COUNTER_TABLEm_ENUM,
    BCM56150_A0_FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr_ENUM,
    BCM56150_A0_FP_DOUBLE_WIDE_F4_SELECTr_ENUM,
    BCM56150_A0_FP_FORCE_FORWARDING_FIELDr_ENUM,
    BCM56150_A0_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0r_ENUM,
    BCM56150_A0_FP_GLOBAL_MASK_TCAMm_ENUM,
    BCM56150_A0_FP_METER_CONTROLr_ENUM,
    BCM56150_A0_FP_METER_TABLEm_ENUM,
    BCM56150_A0_FP_METER_TM_0r_ENUM,
    BCM56150_A0_FP_METER_TM_1r_ENUM,
    BCM56150_A0_FP_METER_TM_2r_ENUM,
    BCM56150_A0_FP_POLICY_TABLEm_ENUM,
    BCM56150_A0_FP_POLICY_TM_LOWERr_ENUM,
    BCM56150_A0_FP_POLICY_TM_UPPERr_ENUM,
    BCM56150_A0_FP_PORT_FIELD_SELm_ENUM,
    BCM56150_A0_FP_PORT_METER_MAPm_ENUM,
    BCM56150_A0_FP_RANGE_CHECKm_ENUM,
    BCM56150_A0_FP_SLICE_ENABLEr_ENUM,
    BCM56150_A0_FP_SLICE_INDEX_CONTROLr_ENUM,
    BCM56150_A0_FP_SLICE_KEY_CONTROLm_ENUM,
    BCM56150_A0_FP_SLICE_MAPm_ENUM,
    BCM56150_A0_FP_SLICE_METER_MAP_ENABLEr_ENUM,
    BCM56150_A0_FP_STORM_CONTROL_METERSm_ENUM,
    BCM56150_A0_FP_TCAMm_ENUM,
    BCM56150_A0_FP_UDF_OFFSETm_ENUM,
    BCM56150_A0_FRM_LENGTHr_ENUM,
    BCM56150_A0_FUNCTIONAL_REFRESH_ENr_ENUM,
    BCM56150_A0_GE0_EEE_CONFIGr_ENUM,
    BCM56150_A0_GE0_GBODE_CELL_CNTr_ENUM,
    BCM56150_A0_GE0_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56150_A0_GE0_GBOD_OVRFLWr_ENUM,
    BCM56150_A0_GE1_EEE_CONFIGr_ENUM,
    BCM56150_A0_GE1_GBODE_CELL_CNTr_ENUM,
    BCM56150_A0_GE1_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56150_A0_GE1_GBOD_OVRFLWr_ENUM,
    BCM56150_A0_GE2_EEE_CONFIGr_ENUM,
    BCM56150_A0_GE2_GBODE_CELL_CNTr_ENUM,
    BCM56150_A0_GE2_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56150_A0_GE2_GBOD_OVRFLWr_ENUM,
    BCM56150_A0_GE3_EEE_CONFIGr_ENUM,
    BCM56150_A0_GE3_GBODE_CELL_CNTr_ENUM,
    BCM56150_A0_GE3_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56150_A0_GE3_GBOD_OVRFLWr_ENUM,
    BCM56150_A0_GE4_EEE_CONFIGr_ENUM,
    BCM56150_A0_GE4_GBODE_CELL_CNTr_ENUM,
    BCM56150_A0_GE4_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56150_A0_GE4_GBOD_OVRFLWr_ENUM,
    BCM56150_A0_GE5_EEE_CONFIGr_ENUM,
    BCM56150_A0_GE5_GBODE_CELL_CNTr_ENUM,
    BCM56150_A0_GE5_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56150_A0_GE5_GBOD_OVRFLWr_ENUM,
    BCM56150_A0_GE6_EEE_CONFIGr_ENUM,
    BCM56150_A0_GE6_GBODE_CELL_CNTr_ENUM,
    BCM56150_A0_GE6_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56150_A0_GE6_GBOD_OVRFLWr_ENUM,
    BCM56150_A0_GE7_EEE_CONFIGr_ENUM,
    BCM56150_A0_GE7_GBODE_CELL_CNTr_ENUM,
    BCM56150_A0_GE7_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56150_A0_GE7_GBOD_OVRFLWr_ENUM,
    BCM56150_A0_GE_EEE_CONFIGr_ENUM,
    BCM56150_A0_GE_GBODE_CELL_CNTr_ENUM,
    BCM56150_A0_GE_GBODE_CELL_REQ_CNTr_ENUM,
    BCM56150_A0_GE_GBOD_OVRFLWr_ENUM,
    BCM56150_A0_GMII_EEE_DELAY_ENTRY_TIMERr_ENUM,
    BCM56150_A0_GMII_EEE_WAKE_TIMERr_ENUM,
    BCM56150_A0_GPORT_CNTMAXSIZEr_ENUM,
    BCM56150_A0_GPORT_CONFIGr_ENUM,
    BCM56150_A0_GPORT_LINK_STATUS_TO_CMICr_ENUM,
    BCM56150_A0_GPORT_MAC_CRS_SELr_ENUM,
    BCM56150_A0_GPORT_MODE_REGr_ENUM,
    BCM56150_A0_GPORT_RSV_MASKr_ENUM,
    BCM56150_A0_GPORT_SGN_DET_SELr_ENUM,
    BCM56150_A0_GPORT_STAT_UPDATE_MASKr_ENUM,
    BCM56150_A0_GPORT_SW_FLOW_CONTROLr_ENUM,
    BCM56150_A0_GPORT_TPIDr_ENUM,
    BCM56150_A0_GPORT_TS_TIMER_31_0_REGr_ENUM,
    BCM56150_A0_GPORT_TS_TIMER_47_32_REGr_ENUM,
    BCM56150_A0_GR1023r_ENUM,
    BCM56150_A0_GR127r_ENUM,
    BCM56150_A0_GR1518r_ENUM,
    BCM56150_A0_GR2047r_ENUM,
    BCM56150_A0_GR255r_ENUM,
    BCM56150_A0_GR4095r_ENUM,
    BCM56150_A0_GR511r_ENUM,
    BCM56150_A0_GR64r_ENUM,
    BCM56150_A0_GR9216r_ENUM,
    BCM56150_A0_GRALNr_ENUM,
    BCM56150_A0_GRBCAr_ENUM,
    BCM56150_A0_GRBYTr_ENUM,
    BCM56150_A0_GRCDEr_ENUM,
    BCM56150_A0_GRFCRr_ENUM,
    BCM56150_A0_GRFCSr_ENUM,
    BCM56150_A0_GRFLRr_ENUM,
    BCM56150_A0_GRFRGr_ENUM,
    BCM56150_A0_GRJBRr_ENUM,
    BCM56150_A0_GRMCAr_ENUM,
    BCM56150_A0_GRMGVr_ENUM,
    BCM56150_A0_GRMTUEr_ENUM,
    BCM56150_A0_GROVRr_ENUM,
    BCM56150_A0_GRPKTr_ENUM,
    BCM56150_A0_GRPOKr_ENUM,
    BCM56150_A0_GRRBYTr_ENUM,
    BCM56150_A0_GRRPKTr_ENUM,
    BCM56150_A0_GRUCr_ENUM,
    BCM56150_A0_GRUNDr_ENUM,
    BCM56150_A0_GRXCFr_ENUM,
    BCM56150_A0_GRXPFr_ENUM,
    BCM56150_A0_GRXUOr_ENUM,
    BCM56150_A0_GRX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM56150_A0_GRX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM56150_A0_GT1023r_ENUM,
    BCM56150_A0_GT127r_ENUM,
    BCM56150_A0_GT1518r_ENUM,
    BCM56150_A0_GT2047r_ENUM,
    BCM56150_A0_GT255r_ENUM,
    BCM56150_A0_GT4095r_ENUM,
    BCM56150_A0_GT511r_ENUM,
    BCM56150_A0_GT64r_ENUM,
    BCM56150_A0_GT9216r_ENUM,
    BCM56150_A0_GTBCAr_ENUM,
    BCM56150_A0_GTBYTr_ENUM,
    BCM56150_A0_GTDFRr_ENUM,
    BCM56150_A0_GTEDFr_ENUM,
    BCM56150_A0_GTFCSr_ENUM,
    BCM56150_A0_GTFRGr_ENUM,
    BCM56150_A0_GTJBRr_ENUM,
    BCM56150_A0_GTLCLr_ENUM,
    BCM56150_A0_GTMCAr_ENUM,
    BCM56150_A0_GTMCLr_ENUM,
    BCM56150_A0_GTMGVr_ENUM,
    BCM56150_A0_GTNCLr_ENUM,
    BCM56150_A0_GTOVRr_ENUM,
    BCM56150_A0_GTPKTr_ENUM,
    BCM56150_A0_GTPOKr_ENUM,
    BCM56150_A0_GTSCLr_ENUM,
    BCM56150_A0_GTUCr_ENUM,
    BCM56150_A0_GTXCFr_ENUM,
    BCM56150_A0_GTXCLr_ENUM,
    BCM56150_A0_GTXPFr_ENUM,
    BCM56150_A0_GTX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM56150_A0_GTX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM56150_A0_HASH_CONTROLr_ENUM,
    BCM56150_A0_HG_LOOKUP_DESTINATIONr_ENUM,
    BCM56150_A0_HG_TRUNK_BITMAPr_ENUM,
    BCM56150_A0_HG_TRUNK_FAILOVER_ENABLEr_ENUM,
    BCM56150_A0_HG_TRUNK_FAILOVER_SETm_ENUM,
    BCM56150_A0_HG_TRUNK_GROUPr_ENUM,
    BCM56150_A0_HIGIG_BITMAPr_ENUM,
    BCM56150_A0_HIGIG_TRUNK_CONTROLr_ENUM,
    BCM56150_A0_HOLCOSCELLMAXLIMITr_ENUM,
    BCM56150_A0_HOLCOSMINXQCNTr_ENUM,
    BCM56150_A0_HOLCOSPKTRESETLIMITr_ENUM,
    BCM56150_A0_HOLCOSPKTSETLIMITr_ENUM,
    BCM56150_A0_HOLCOSSTATUSr_ENUM,
    BCM56150_A0_HOLD_COSr_ENUM,
    BCM56150_A0_HOLD_COS0r_ENUM,
    BCM56150_A0_HOLD_COS1r_ENUM,
    BCM56150_A0_HOLD_COS2r_ENUM,
    BCM56150_A0_HOLD_COS3r_ENUM,
    BCM56150_A0_HOLD_COS4r_ENUM,
    BCM56150_A0_HOLD_COS5r_ENUM,
    BCM56150_A0_HOLD_COS6r_ENUM,
    BCM56150_A0_HOLD_COS7r_ENUM,
    BCM56150_A0_HOLD_COS_PORT_SELECTr_ENUM,
    BCM56150_A0_HOL_DROPr_ENUM,
    BCM56150_A0_HOL_STAT_CPUr_ENUM,
    BCM56150_A0_HOL_STAT_PORTr_ENUM,
    BCM56150_A0_IARB_LEARN_CONTROLr_ENUM,
    BCM56150_A0_IARB_OAM_REFRESH_CONTROLr_ENUM,
    BCM56150_A0_IARB_PKT_ECC_CONTROLr_ENUM,
    BCM56150_A0_IARB_PKT_ECC_STATUS_INTRr_ENUM,
    BCM56150_A0_IARB_SBUS_TIMERr_ENUM,
    BCM56150_A0_IARB_TDM_CONTROLr_ENUM,
    BCM56150_A0_IARB_TDM_TABLEm_ENUM,
    BCM56150_A0_IBCASTr_ENUM,
    BCM56150_A0_IBCAST_BLOCK_MASK_64r_ENUM,
    BCM56150_A0_IBPBKPSTATUSr_ENUM,
    BCM56150_A0_IBPCELLCOUNTr_ENUM,
    BCM56150_A0_IBPCELLSETLIMITr_ENUM,
    BCM56150_A0_IBPDISCARDSETLIMITr_ENUM,
    BCM56150_A0_IBPDISCSTATUSr_ENUM,
    BCM56150_A0_IBPPKTCOUNTr_ENUM,
    BCM56150_A0_IBPPKTSETLIMITr_ENUM,
    BCM56150_A0_ICONTROL_OPCODE_BITMAPr_ENUM,
    BCM56150_A0_ICOS_MAP_SELr_ENUM,
    BCM56150_A0_ICOS_SELr_ENUM,
    BCM56150_A0_ICOS_SEL_2r_ENUM,
    BCM56150_A0_ICTRLr_ENUM,
    BCM56150_A0_IE2E_CONTROLr_ENUM,
    BCM56150_A0_IEEE1588_TIME_CONTROLr_ENUM,
    BCM56150_A0_IEEE1588_TIME_FRAC_SEC_LOWERr_ENUM,
    BCM56150_A0_IEEE1588_TIME_FRAC_SEC_UPPERr_ENUM,
    BCM56150_A0_IEEE1588_TIME_FREQ_CONTROLr_ENUM,
    BCM56150_A0_IEEE1588_TIME_LEAP_SEC_CONTROLr_ENUM,
    BCM56150_A0_IEEE1588_TIME_SECr_ENUM,
    BCM56150_A0_IEGR_PORTr_ENUM,
    BCM56150_A0_IEMIRROR_CONTROL1_64r_ENUM,
    BCM56150_A0_IEMIRROR_CONTROL_64r_ENUM,
    BCM56150_A0_IFP_COUNTER_PARITY_CONTROLr_ENUM,
    BCM56150_A0_IFP_COUNTER_PARITY_STATUSr_ENUM,
    BCM56150_A0_IFP_METER_PARITY_CONTROLr_ENUM,
    BCM56150_A0_IFP_METER_PARITY_STATUSr_ENUM,
    BCM56150_A0_IFP_POLICY_PARITY_CONTROLr_ENUM,
    BCM56150_A0_IFP_POLICY_PARITY_STATUSr_ENUM,
    BCM56150_A0_IFP_PORT_FIELD_SELm_ENUM,
    BCM56150_A0_IFP_REDIRECTION_PROFILEm_ENUM,
    BCM56150_A0_IFP_STORM_CONTROL_PARITY_CONTROLr_ENUM,
    BCM56150_A0_IFP_STORM_CONTROL_PARITY_STATUSr_ENUM,
    BCM56150_A0_IGMP_MLD_PKT_CONTROLr_ENUM,
    BCM56150_A0_IHG_LOOKUPr_ENUM,
    BCM56150_A0_IING_EGRMSKBMAP_64r_ENUM,
    BCM56150_A0_IIPMCr_ENUM,
    BCM56150_A0_IKNOWN_MCAST_BLOCK_MASK_64r_ENUM,
    BCM56150_A0_ILOCAL_SW_DISABLE_DEFAULT_PBM_64r_ENUM,
    BCM56150_A0_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r_ENUM,
    BCM56150_A0_ILTOMCr_ENUM,
    BCM56150_A0_IMIRROR_BITMAPr_ENUM,
    BCM56150_A0_IMIRROR_CONTROLr_ENUM,
    BCM56150_A0_IMRP4r_ENUM,
    BCM56150_A0_IMRP6r_ENUM,
    BCM56150_A0_IM_MTP_INDEXm_ENUM,
    BCM56150_A0_ING_1588_INGRESS_CTRLm_ENUM,
    BCM56150_A0_ING_1588_INGRESS_CTRL_PARITY_CONTROLr_ENUM,
    BCM56150_A0_ING_1588_PARSING_CONTROLr_ENUM,
    BCM56150_A0_ING_CONFIG_64r_ENUM,
    BCM56150_A0_ING_EGRMSKBMAP_64r_ENUM,
    BCM56150_A0_ING_EN_EFILTER_BITMAP_64r_ENUM,
    BCM56150_A0_ING_EVENT_DEBUGr_ENUM,
    BCM56150_A0_ING_EVENT_DEBUG_2r_ENUM,
    BCM56150_A0_ING_HW_RESET_CONTROL_1r_ENUM,
    BCM56150_A0_ING_HW_RESET_CONTROL_2r_ENUM,
    BCM56150_A0_ING_IPMC_PTR_CTRLr_ENUM,
    BCM56150_A0_ING_IPV6_MC_RESERVED_ADDRESSm_ENUM,
    BCM56150_A0_ING_L3_NEXT_HOPm_ENUM,
    BCM56150_A0_ING_L3_NEXT_HOP_PARITY_CONTROLr_ENUM,
    BCM56150_A0_ING_L3_NEXT_HOP_PARITY_STATUSr_ENUM,
    BCM56150_A0_ING_MISC_CONFIGr_ENUM,
    BCM56150_A0_ING_MISC_CONFIG2r_ENUM,
    BCM56150_A0_ING_MISC_PORT_CONFIGr_ENUM,
    BCM56150_A0_ING_MODMAP_CTRLr_ENUM,
    BCM56150_A0_ING_MOD_MAP_TABLEm_ENUM,
    BCM56150_A0_ING_OUTER_TPIDr_ENUM,
    BCM56150_A0_ING_OUTER_TPID_0r_ENUM,
    BCM56150_A0_ING_OUTER_TPID_1r_ENUM,
    BCM56150_A0_ING_OUTER_TPID_2r_ENUM,
    BCM56150_A0_ING_OUTER_TPID_3r_ENUM,
    BCM56150_A0_ING_PHYS_TO_LOGIC_MAPm_ENUM,
    BCM56150_A0_ING_PORT_THROTTLE_CFGr_ENUM,
    BCM56150_A0_ING_PORT_THROTTLE_ENABLE_64r_ENUM,
    BCM56150_A0_ING_PRI_CNG_MAPm_ENUM,
    BCM56150_A0_ING_Q_BEGINr_ENUM,
    BCM56150_A0_ING_SERVICE_PRI_MAPm_ENUM,
    BCM56150_A0_ING_SYS_RSVD_VIDr_ENUM,
    BCM56150_A0_ING_VLAN_RANGEm_ENUM,
    BCM56150_A0_ING_VLAN_TAG_ACTION_PROFILEm_ENUM,
    BCM56150_A0_INITIAL_ING_L3_NEXT_HOPm_ENUM,
    BCM56150_A0_INITIAL_NHOP_PARITY_CONTROLr_ENUM,
    BCM56150_A0_INITIAL_NHOP_PARITY_STATUSr_ENUM,
    BCM56150_A0_IP0_INTR_ENABLEr_ENUM,
    BCM56150_A0_IP0_INTR_STATUSr_ENUM,
    BCM56150_A0_IP1_INTR_ENABLEr_ENUM,
    BCM56150_A0_IP1_INTR_STATUSr_ENUM,
    BCM56150_A0_IP2_INTR_ENABLEr_ENUM,
    BCM56150_A0_IP2_INTR_STATUSr_ENUM,
    BCM56150_A0_IPG_HD_BKP_CNTLr_ENUM,
    BCM56150_A0_IPIPE_PERR_CONTROLr_ENUM,
    BCM56150_A0_IPMCGROUPTBLMEMDEBUGr_ENUM,
    BCM56150_A0_IPMCINTFTBLMEMDEBUGr_ENUM,
    BCM56150_A0_IPMCPARITYERRORPTRr_ENUM,
    BCM56150_A0_IPMCREPLICATIONCOUNTr_ENUM,
    BCM56150_A0_IPMCREPOVERLMTPBMr_ENUM,
    BCM56150_A0_IPORT_TABLEm_ENUM,
    BCM56150_A0_IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM,
    BCM56150_A0_IPV6_MIN_FRAG_SIZEr_ENUM,
    BCM56150_A0_IPV6_PROXY_ENABLE_TABLEm_ENUM,
    BCM56150_A0_IP_TO_CMICM_CREDIT_TRANSFERr_ENUM,
    BCM56150_A0_IUNHGIr_ENUM,
    BCM56150_A0_IUNKNOWN_MCAST_BLOCK_MASK_64r_ENUM,
    BCM56150_A0_IUNKNOWN_UCAST_BLOCK_MASK_64r_ENUM,
    BCM56150_A0_IUNKOPCr_ENUM,
    BCM56150_A0_IUSER_TRUNK_HASH_SELECTr_ENUM,
    BCM56150_A0_KNOWN_MCAST_BLOCK_MASK_64r_ENUM,
    BCM56150_A0_L2MCm_ENUM,
    BCM56150_A0_L2MC_DBGCTRLr_ENUM,
    BCM56150_A0_L2MC_PARITY_CONTROLr_ENUM,
    BCM56150_A0_L2MC_PARITY_STATUSr_ENUM,
    BCM56150_A0_L2Xm_ENUM,
    BCM56150_A0_L2_AGE_DEBUGr_ENUM,
    BCM56150_A0_L2_AGE_DEBUG_2r_ENUM,
    BCM56150_A0_L2_AGE_TIMERr_ENUM,
    BCM56150_A0_L2_AUX_HASH_CONTROLr_ENUM,
    BCM56150_A0_L2_ENTRY_DBGCTRL_0r_ENUM,
    BCM56150_A0_L2_ENTRY_DBGCTRL_1r_ENUM,
    BCM56150_A0_L2_ENTRY_DBGCTRL_2r_ENUM,
    BCM56150_A0_L2_ENTRY_ONLYm_ENUM,
    BCM56150_A0_L2_ENTRY_OVERFLOWm_ENUM,
    BCM56150_A0_L2_ENTRY_PARITY_CONTROLr_ENUM,
    BCM56150_A0_L2_ENTRY_PARITY_STATUSr_ENUM,
    BCM56150_A0_L2_ENTRY_PARITY_STATUS_0r_ENUM,
    BCM56150_A0_L2_ENTRY_PARITY_STATUS_1r_ENUM,
    BCM56150_A0_L2_HITDA_ONLYm_ENUM,
    BCM56150_A0_L2_HITSA_ONLYm_ENUM,
    BCM56150_A0_L2_HIT_DBGCTRL_0r_ENUM,
    BCM56150_A0_L2_HIT_DBGCTRL_1r_ENUM,
    BCM56150_A0_L2_LEARN_CONTROLr_ENUM,
    BCM56150_A0_L2_MOD_FIFOm_ENUM,
    BCM56150_A0_L2_MOD_FIFO_CNTr_ENUM,
    BCM56150_A0_L2_MOD_FIFO_DBGCTRLr_ENUM,
    BCM56150_A0_L2_MOD_FIFO_RD_PTRr_ENUM,
    BCM56150_A0_L2_MOD_FIFO_WR_PTRr_ENUM,
    BCM56150_A0_L2_USER_ENTRYm_ENUM,
    BCM56150_A0_L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM,
    BCM56150_A0_L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM,
    BCM56150_A0_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM,
    BCM56150_A0_L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM,
    BCM56150_A0_L2_USER_ENTRY_CAM_DBGCTRLr_ENUM,
    BCM56150_A0_L2_USER_ENTRY_DATA_DBGCTRLr_ENUM,
    BCM56150_A0_L2_USER_ENTRY_DATA_ONLYm_ENUM,
    BCM56150_A0_L2_USER_ENTRY_ONLYm_ENUM,
    BCM56150_A0_L3MC_DBGCTRLr_ENUM,
    BCM56150_A0_L3MC_PARITY_CONTROLr_ENUM,
    BCM56150_A0_L3MC_PARITY_STATUSr_ENUM,
    BCM56150_A0_L3_AUX_HASH_CONTROLr_ENUM,
    BCM56150_A0_L3_DEFIPm_ENUM,
    BCM56150_A0_L3_DEFIP_CAM_BIST_CONFIGr_ENUM,
    BCM56150_A0_L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM,
    BCM56150_A0_L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM,
    BCM56150_A0_L3_DEFIP_CAM_BIST_STATUSr_ENUM,
    BCM56150_A0_L3_DEFIP_CAM_DBGCTRL0r_ENUM,
    BCM56150_A0_L3_DEFIP_CAM_DBGCTRL1r_ENUM,
    BCM56150_A0_L3_DEFIP_CAM_DBGCTRL2r_ENUM,
    BCM56150_A0_L3_DEFIP_CAM_ENABLEr_ENUM,
    BCM56150_A0_L3_DEFIP_DATA_DBGCTRLr_ENUM,
    BCM56150_A0_L3_DEFIP_DATA_ONLYm_ENUM,
    BCM56150_A0_L3_DEFIP_HIT_ONLYm_ENUM,
    BCM56150_A0_L3_DEFIP_ONLYm_ENUM,
    BCM56150_A0_L3_DEFIP_PARITY_CONTROLr_ENUM,
    BCM56150_A0_L3_DEFIP_PARITY_STATUSr_ENUM,
    BCM56150_A0_L3_ENTRY_DBGCTRL0r_ENUM,
    BCM56150_A0_L3_ENTRY_DBGCTRL1r_ENUM,
    BCM56150_A0_L3_ENTRY_DBGCTRL2r_ENUM,
    BCM56150_A0_L3_ENTRY_HIT_ONLYm_ENUM,
    BCM56150_A0_L3_ENTRY_IPV4_MULTICASTm_ENUM,
    BCM56150_A0_L3_ENTRY_IPV4_UNICASTm_ENUM,
    BCM56150_A0_L3_ENTRY_IPV6_MULTICASTm_ENUM,
    BCM56150_A0_L3_ENTRY_IPV6_UNICASTm_ENUM,
    BCM56150_A0_L3_ENTRY_ONLYm_ENUM,
    BCM56150_A0_L3_ENTRY_PARITY_CONTROLr_ENUM,
    BCM56150_A0_L3_ENTRY_PARITY_STATUSr_ENUM,
    BCM56150_A0_L3_ENTRY_PARITY_STATUS_0r_ENUM,
    BCM56150_A0_L3_ENTRY_PARITY_STATUS_1r_ENUM,
    BCM56150_A0_L3_ENTRY_VALID_ONLYm_ENUM,
    BCM56150_A0_L3_IPMCm_ENUM,
    BCM56150_A0_L3_MTU_VALUESm_ENUM,
    BCM56150_A0_L3_MTU_VALUES_PARITY_CONTROLr_ENUM,
    BCM56150_A0_L3_MTU_VALUES_PARITY_STATUSr_ENUM,
    BCM56150_A0_L3_TUNNEL_CAM_BIST_CONFIGr_ENUM,
    BCM56150_A0_L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM,
    BCM56150_A0_L3_TUNNEL_CAM_BIST_STATUSr_ENUM,
    BCM56150_A0_L3_TUNNEL_CAM_DBGCTRLr_ENUM,
    BCM56150_A0_L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr_ENUM,
    BCM56150_A0_L3_TUNNEL_DATA_ONLY_PARITY_STATUSr_ENUM,
    BCM56150_A0_LINK_STATUS_64r_ENUM,
    BCM56150_A0_LMEPm_ENUM,
    BCM56150_A0_LMEP_COMMONr_ENUM,
    BCM56150_A0_LMEP_DAm_ENUM,
    BCM56150_A0_LMEP_PARITY_CONTROLr_ENUM,
    BCM56150_A0_LMEP_PARITY_STATUSr_ENUM,
    BCM56150_A0_LOCAL_SW_DISABLE_CTRLr_ENUM,
    BCM56150_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_64r_ENUM,
    BCM56150_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r_ENUM,
    BCM56150_A0_LPORT_TABm_ENUM,
    BCM56150_A0_LWMCOSCELLSETLIMITr_ENUM,
    BCM56150_A0_MACr_ENUM,
    BCM56150_A0_MACSEC_CNTRLr_ENUM,
    BCM56150_A0_MACSEC_PROG_TX_CRCr_ENUM,
    BCM56150_A0_MAC_0r_ENUM,
    BCM56150_A0_MAC_1r_ENUM,
    BCM56150_A0_MAC_BLOCKm_ENUM,
    BCM56150_A0_MAC_LIMIT_RAM_DBGCTRL_0r_ENUM,
    BCM56150_A0_MAC_LIMIT_RAM_DBGCTRL_1r_ENUM,
    BCM56150_A0_MAC_MODEr_ENUM,
    BCM56150_A0_MAC_PFC_DAr_ENUM,
    BCM56150_A0_MAC_PFC_DA_0r_ENUM,
    BCM56150_A0_MAC_PFC_DA_1r_ENUM,
    BCM56150_A0_MAC_PFC_OPCODEr_ENUM,
    BCM56150_A0_MAC_PFC_REFRESH_CTRLr_ENUM,
    BCM56150_A0_MAC_PFC_TYPEr_ENUM,
    BCM56150_A0_MAID_REDUCTIONm_ENUM,
    BCM56150_A0_MAID_REDUCTION_PARITY_CONTROLr_ENUM,
    BCM56150_A0_MAID_REDUCTION_PARITY_STATUSr_ENUM,
    BCM56150_A0_MAXBUCKETr_ENUM,
    BCM56150_A0_MAXBUCKETCONFIGr_ENUM,
    BCM56150_A0_MAXBUCKETMEMDEBUGr_ENUM,
    BCM56150_A0_MA_INDEXm_ENUM,
    BCM56150_A0_MA_INDEX_PARITY_CONTROLr_ENUM,
    BCM56150_A0_MA_INDEX_PARITY_STATUSr_ENUM,
    BCM56150_A0_MA_STATEm_ENUM,
    BCM56150_A0_MA_STATE_PARITY_CONTROLr_ENUM,
    BCM56150_A0_MA_STATE_PARITY_STATUSr_ENUM,
    BCM56150_A0_MC_CONTROL_1r_ENUM,
    BCM56150_A0_MC_CONTROL_2r_ENUM,
    BCM56150_A0_MC_CONTROL_3r_ENUM,
    BCM56150_A0_MC_CONTROL_4r_ENUM,
    BCM56150_A0_MEMFAILINTMASKr_ENUM,
    BCM56150_A0_MEMFAILINTSTATUSr_ENUM,
    BCM56150_A0_MII_EEE_DELAY_ENTRY_TIMERr_ENUM,
    BCM56150_A0_MII_EEE_WAKE_TIMERr_ENUM,
    BCM56150_A0_MINBUCKETr_ENUM,
    BCM56150_A0_MINBUCKETCONFIGr_ENUM,
    BCM56150_A0_MINBUCKETMEMDEBUGr_ENUM,
    BCM56150_A0_MIRROR_CONTROLr_ENUM,
    BCM56150_A0_MISCCONFIGr_ENUM,
    BCM56150_A0_MMUFLUSHCONTROLr_ENUM,
    BCM56150_A0_MMUPORTENABLEr_ENUM,
    BCM56150_A0_MMUPORTTXENABLEr_ENUM,
    BCM56150_A0_MMU_AGING_CTRm_ENUM,
    BCM56150_A0_MMU_AGING_EXPm_ENUM,
    BCM56150_A0_MMU_ARB_TDM_TABLEm_ENUM,
    BCM56150_A0_MMU_CBPCELLHEADERm_ENUM,
    BCM56150_A0_MMU_CBPDATA0m_ENUM,
    BCM56150_A0_MMU_CBPDATA1m_ENUM,
    BCM56150_A0_MMU_CBPDATA2m_ENUM,
    BCM56150_A0_MMU_CBPDATA3m_ENUM,
    BCM56150_A0_MMU_CBPDATA4m_ENUM,
    BCM56150_A0_MMU_CBPDATA5m_ENUM,
    BCM56150_A0_MMU_CBPDATA6m_ENUM,
    BCM56150_A0_MMU_CBPDATA7m_ENUM,
    BCM56150_A0_MMU_CBPPKTHEADER0m_ENUM,
    BCM56150_A0_MMU_CBPPKTHEADER1m_ENUM,
    BCM56150_A0_MMU_CBPPKTHEADER2m_ENUM,
    BCM56150_A0_MMU_CBPPKTHEADER_EXTm_ENUM,
    BCM56150_A0_MMU_CCPm_ENUM,
    BCM56150_A0_MMU_CFAPm_ENUM,
    BCM56150_A0_MMU_IPMC_GROUP_TBL0m_ENUM,
    BCM56150_A0_MMU_IPMC_GROUP_TBL1m_ENUM,
    BCM56150_A0_MMU_IPMC_GROUP_TBL2m_ENUM,
    BCM56150_A0_MMU_IPMC_GROUP_TBL3m_ENUM,
    BCM56150_A0_MMU_IPMC_GROUP_TBL4m_ENUM,
    BCM56150_A0_MMU_IPMC_GROUP_TBL5m_ENUM,
    BCM56150_A0_MMU_IPMC_VLAN_TBLm_ENUM,
    BCM56150_A0_MMU_LOGIC_TO_PHYS_MAPr_ENUM,
    BCM56150_A0_MMU_MAX_BUCKET_GPORTm_ENUM,
    BCM56150_A0_MMU_MIN_BUCKET_GPORTm_ENUM,
    BCM56150_A0_MMU_STATUSr_ENUM,
    BCM56150_A0_MMU_XQ0m_ENUM,
    BCM56150_A0_MMU_XQ10m_ENUM,
    BCM56150_A0_MMU_XQ11m_ENUM,
    BCM56150_A0_MMU_XQ12m_ENUM,
    BCM56150_A0_MMU_XQ13m_ENUM,
    BCM56150_A0_MMU_XQ14m_ENUM,
    BCM56150_A0_MMU_XQ15m_ENUM,
    BCM56150_A0_MMU_XQ16m_ENUM,
    BCM56150_A0_MMU_XQ17m_ENUM,
    BCM56150_A0_MMU_XQ18m_ENUM,
    BCM56150_A0_MMU_XQ19m_ENUM,
    BCM56150_A0_MMU_XQ2m_ENUM,
    BCM56150_A0_MMU_XQ20m_ENUM,
    BCM56150_A0_MMU_XQ21m_ENUM,
    BCM56150_A0_MMU_XQ22m_ENUM,
    BCM56150_A0_MMU_XQ23m_ENUM,
    BCM56150_A0_MMU_XQ24m_ENUM,
    BCM56150_A0_MMU_XQ25m_ENUM,
    BCM56150_A0_MMU_XQ26m_ENUM,
    BCM56150_A0_MMU_XQ27m_ENUM,
    BCM56150_A0_MMU_XQ28m_ENUM,
    BCM56150_A0_MMU_XQ29m_ENUM,
    BCM56150_A0_MMU_XQ3m_ENUM,
    BCM56150_A0_MMU_XQ4m_ENUM,
    BCM56150_A0_MMU_XQ5m_ENUM,
    BCM56150_A0_MMU_XQ6m_ENUM,
    BCM56150_A0_MMU_XQ7m_ENUM,
    BCM56150_A0_MMU_XQ8m_ENUM,
    BCM56150_A0_MMU_XQ9m_ENUM,
    BCM56150_A0_MODPORT_MAPm_ENUM,
    BCM56150_A0_MODPORT_MAP_EMm_ENUM,
    BCM56150_A0_MODPORT_MAP_EM_PARITY_CONTROLr_ENUM,
    BCM56150_A0_MODPORT_MAP_EM_PARITY_STATUSr_ENUM,
    BCM56150_A0_MODPORT_MAP_IMm_ENUM,
    BCM56150_A0_MODPORT_MAP_IM_PARITY_CONTROLr_ENUM,
    BCM56150_A0_MODPORT_MAP_IM_PARITY_STATUSr_ENUM,
    BCM56150_A0_MODPORT_MAP_SELr_ENUM,
    BCM56150_A0_MODPORT_MAP_SWm_ENUM,
    BCM56150_A0_MODPORT_MAP_SW_PARITY_CONTROLr_ENUM,
    BCM56150_A0_MODPORT_MAP_SW_PARITY_STATUSr_ENUM,
    BCM56150_A0_MOD_FIFO_CNTr_ENUM,
    BCM56150_A0_NONUCAST_TRUNK_BLOCK_MASKm_ENUM,
    BCM56150_A0_NTP_TIME_CONTROLr_ENUM,
    BCM56150_A0_NTP_TIME_FRAC_SEC_LOWERr_ENUM,
    BCM56150_A0_NTP_TIME_FRAC_SEC_UPPERr_ENUM,
    BCM56150_A0_NTP_TIME_FREQ_CONTROLr_ENUM,
    BCM56150_A0_NTP_TIME_LEAP_SEC_CONTROLr_ENUM,
    BCM56150_A0_NTP_TIME_SECr_ENUM,
    BCM56150_A0_OAM_CONTROLr_ENUM,
    BCM56150_A0_OAM_CURRENT_TIMEr_ENUM,
    BCM56150_A0_OAM_DROP_CONTROLr_ENUM,
    BCM56150_A0_OAM_LM_COUNTERSm_ENUM,
    BCM56150_A0_OAM_LM_COUNTERS_PARITY_CONTROLr_ENUM,
    BCM56150_A0_OAM_LM_COUNTERS_PARITY_STATUSr_ENUM,
    BCM56150_A0_OAM_LM_CPU_DATA_CONTROLr_ENUM,
    BCM56150_A0_OAM_OPCODE_CONTROL_PROFILEm_ENUM,
    BCM56150_A0_PARS_RAM_DBGCTRLr_ENUM,
    BCM56150_A0_PAUSE_CONTROLr_ENUM,
    BCM56150_A0_PAUSE_QUANTr_ENUM,
    BCM56150_A0_PCIE_RST_CONTROLr_ENUM,
    BCM56150_A0_PER_PORT_AGE_CONTROLr_ENUM,
    BCM56150_A0_PER_PORT_REPL_CONTROLr_ENUM,
    BCM56150_A0_PFC_XOFF_TIMERr_ENUM,
    BCM56150_A0_PKTAGINGLIMITr_ENUM,
    BCM56150_A0_PKTAGINGTIMERr_ENUM,
    BCM56150_A0_PKTMAXBUCKETr_ENUM,
    BCM56150_A0_PKTMAXBUCKETCONFIGr_ENUM,
    BCM56150_A0_PKTPORTMAXBUCKETr_ENUM,
    BCM56150_A0_PKTPORTMAXBUCKETCONFIGr_ENUM,
    BCM56150_A0_PKTSHAPECONFIGr_ENUM,
    BCM56150_A0_PORT_BRIDGE_BMAP_64r_ENUM,
    BCM56150_A0_PORT_BRIDGE_MIRROR_BMAP_64r_ENUM,
    BCM56150_A0_PORT_COS_MAPm_ENUM,
    BCM56150_A0_PORT_OR_TRUNK_MAC_COUNTm_ENUM,
    BCM56150_A0_PORT_OR_TRUNK_MAC_LIMITm_ENUM,
    BCM56150_A0_PORT_TABm_ENUM,
    BCM56150_A0_PPPEMPTYSTATUSr_ENUM,
    BCM56150_A0_PRIORITY_CONTROLr_ENUM,
    BCM56150_A0_PROTOCOL_PKT_CONTROLr_ENUM,
    BCM56150_A0_R1023r_ENUM,
    BCM56150_A0_R127r_ENUM,
    BCM56150_A0_R1518r_ENUM,
    BCM56150_A0_R16383r_ENUM,
    BCM56150_A0_R2047r_ENUM,
    BCM56150_A0_R255r_ENUM,
    BCM56150_A0_R4095r_ENUM,
    BCM56150_A0_R511r_ENUM,
    BCM56150_A0_R64r_ENUM,
    BCM56150_A0_R9216r_ENUM,
    BCM56150_A0_RALNr_ENUM,
    BCM56150_A0_RBCAr_ENUM,
    BCM56150_A0_RBYTr_ENUM,
    BCM56150_A0_RDBGC0r_ENUM,
    BCM56150_A0_RDBGC0_SELECTr_ENUM,
    BCM56150_A0_RDBGC1r_ENUM,
    BCM56150_A0_RDBGC1_SELECTr_ENUM,
    BCM56150_A0_RDBGC2r_ENUM,
    BCM56150_A0_RDBGC2_SELECTr_ENUM,
    BCM56150_A0_RDBGC3r_ENUM,
    BCM56150_A0_RDBGC3_SELECTr_ENUM,
    BCM56150_A0_RDBGC4r_ENUM,
    BCM56150_A0_RDBGC4_SELECTr_ENUM,
    BCM56150_A0_RDBGC5r_ENUM,
    BCM56150_A0_RDBGC5_SELECTr_ENUM,
    BCM56150_A0_RDBGC6r_ENUM,
    BCM56150_A0_RDBGC6_SELECTr_ENUM,
    BCM56150_A0_RDBGC7r_ENUM,
    BCM56150_A0_RDBGC7_SELECTr_ENUM,
    BCM56150_A0_RDBGC8r_ENUM,
    BCM56150_A0_RDBGC8_SELECTr_ENUM,
    BCM56150_A0_RDBGC_SELECT_2r_ENUM,
    BCM56150_A0_RDISCr_ENUM,
    BCM56150_A0_RDVLNr_ENUM,
    BCM56150_A0_REMOTE_CPU_DA_LSr_ENUM,
    BCM56150_A0_REMOTE_CPU_DA_MSr_ENUM,
    BCM56150_A0_REMOTE_CPU_LENGTH_TYPEr_ENUM,
    BCM56150_A0_RERPKTr_ENUM,
    BCM56150_A0_RFCRr_ENUM,
    BCM56150_A0_RFCSr_ENUM,
    BCM56150_A0_RFLRr_ENUM,
    BCM56150_A0_RFRGr_ENUM,
    BCM56150_A0_RIPC4r_ENUM,
    BCM56150_A0_RIPC6r_ENUM,
    BCM56150_A0_RIPD4r_ENUM,
    BCM56150_A0_RIPD6r_ENUM,
    BCM56150_A0_RIPHE4r_ENUM,
    BCM56150_A0_RIPHE6r_ENUM,
    BCM56150_A0_RJBRr_ENUM,
    BCM56150_A0_RMCAr_ENUM,
    BCM56150_A0_RMCRCr_ENUM,
    BCM56150_A0_RMEPm_ENUM,
    BCM56150_A0_RMEP_MA_STATE_REFRESH_INDEXr_ENUM,
    BCM56150_A0_RMEP_PARITY_CONTROLr_ENUM,
    BCM56150_A0_RMEP_PARITY_STATUSr_ENUM,
    BCM56150_A0_RMGVr_ENUM,
    BCM56150_A0_RMTUEr_ENUM,
    BCM56150_A0_ROVRr_ENUM,
    BCM56150_A0_RPFCr_ENUM,
    BCM56150_A0_RPFC0r_ENUM,
    BCM56150_A0_RPFC1r_ENUM,
    BCM56150_A0_RPFC2r_ENUM,
    BCM56150_A0_RPFC3r_ENUM,
    BCM56150_A0_RPFC4r_ENUM,
    BCM56150_A0_RPFC5r_ENUM,
    BCM56150_A0_RPFC6r_ENUM,
    BCM56150_A0_RPFC7r_ENUM,
    BCM56150_A0_RPFCOFFr_ENUM,
    BCM56150_A0_RPFCOFF0r_ENUM,
    BCM56150_A0_RPFCOFF1r_ENUM,
    BCM56150_A0_RPFCOFF2r_ENUM,
    BCM56150_A0_RPFCOFF3r_ENUM,
    BCM56150_A0_RPFCOFF4r_ENUM,
    BCM56150_A0_RPFCOFF5r_ENUM,
    BCM56150_A0_RPFCOFF6r_ENUM,
    BCM56150_A0_RPFCOFF7r_ENUM,
    BCM56150_A0_RPKTr_ENUM,
    BCM56150_A0_RPOKr_ENUM,
    BCM56150_A0_RPORTDr_ENUM,
    BCM56150_A0_RPRMr_ENUM,
    BCM56150_A0_RRBYTr_ENUM,
    BCM56150_A0_RRPKTr_ENUM,
    BCM56150_A0_RSCHCRCr_ENUM,
    BCM56150_A0_RSEL1_RAM_DBGCTRLr_ENUM,
    BCM56150_A0_RSEL1_RAM_DBGCTRL_2r_ENUM,
    BCM56150_A0_RSEL2_RAM_DBGCTRLr_ENUM,
    BCM56150_A0_RTRFUr_ENUM,
    BCM56150_A0_RUCr_ENUM,
    BCM56150_A0_RUCAr_ENUM,
    BCM56150_A0_RUNDr_ENUM,
    BCM56150_A0_RVLNr_ENUM,
    BCM56150_A0_RXCFr_ENUM,
    BCM56150_A0_RXFIFO_STATr_ENUM,
    BCM56150_A0_RXPFr_ENUM,
    BCM56150_A0_RXPPr_ENUM,
    BCM56150_A0_RXUDAr_ENUM,
    BCM56150_A0_RXUOr_ENUM,
    BCM56150_A0_RXWSAr_ENUM,
    BCM56150_A0_RX_DCB_ENUM,
    BCM56150_A0_RX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM56150_A0_RX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM56150_A0_RX_HCFC_COUNTERr_ENUM,
    BCM56150_A0_RX_HCFC_CRC_COUNTERr_ENUM,
    BCM56150_A0_RX_LLFC_CRC_COUNTERr_ENUM,
    BCM56150_A0_RX_LLFC_LOG_COUNTERr_ENUM,
    BCM56150_A0_RX_LLFC_PHY_COUNTERr_ENUM,
    BCM56150_A0_RX_PAUSE_QUANTA_SCALEr_ENUM,
    BCM56150_A0_SER_CONFIG_REGr_ENUM,
    BCM56150_A0_SER_ERROR_0r_ENUM,
    BCM56150_A0_SER_ERROR_1r_ENUM,
    BCM56150_A0_SER_MEMORYm_ENUM,
    BCM56150_A0_SER_MISSED_EVENTr_ENUM,
    BCM56150_A0_SER_RANGE_0_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_0_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_0_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_0_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_0_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_0_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_0_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_0_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_0_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_0_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_10_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_10_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_10_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_10_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_10_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_10_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_10_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_10_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_10_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_10_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_11_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_11_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_11_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_11_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_11_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_11_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_11_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_11_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_11_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_11_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_12_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_12_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_12_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_12_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_12_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_12_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_12_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_12_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_12_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_12_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_13_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_13_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_13_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_13_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_13_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_13_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_13_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_13_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_13_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_13_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_14_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_14_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_14_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_14_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_14_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_14_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_14_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_14_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_14_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_14_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_15_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_15_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_15_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_15_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_15_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_15_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_15_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_15_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_15_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_15_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_16_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_16_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_16_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_16_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_16_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_16_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_16_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_16_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_16_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_16_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_17_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_17_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_17_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_17_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_17_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_17_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_17_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_17_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_17_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_17_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_18_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_18_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_18_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_18_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_18_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_18_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_18_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_18_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_18_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_18_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_19_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_19_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_19_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_19_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_19_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_19_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_19_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_19_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_19_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_19_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_1_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_1_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_1_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_1_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_1_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_1_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_1_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_1_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_1_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_1_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_20_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_20_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_20_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_20_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_20_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_20_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_20_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_20_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_20_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_20_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_21_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_21_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_21_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_21_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_21_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_21_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_21_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_21_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_21_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_21_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_22_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_22_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_22_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_22_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_22_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_22_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_22_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_22_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_22_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_22_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_23_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_23_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_23_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_23_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_23_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_23_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_23_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_23_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_23_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_23_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_24_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_24_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_24_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_24_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_24_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_24_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_24_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_24_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_24_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_24_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_25_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_25_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_25_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_25_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_25_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_25_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_25_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_25_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_25_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_25_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_26_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_26_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_26_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_26_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_26_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_26_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_26_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_26_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_26_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_26_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_27_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_27_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_27_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_27_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_27_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_27_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_27_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_27_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_27_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_27_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_28_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_28_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_28_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_28_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_28_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_28_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_28_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_28_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_28_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_28_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_29_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_29_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_29_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_29_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_29_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_29_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_29_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_29_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_29_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_29_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_2_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_2_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_2_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_2_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_2_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_2_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_2_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_2_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_2_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_2_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_30_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_30_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_30_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_30_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_30_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_30_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_30_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_30_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_30_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_30_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_31_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_31_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_31_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_31_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_31_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_31_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_31_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_31_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_31_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_31_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_3_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_3_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_3_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_3_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_3_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_3_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_3_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_3_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_3_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_3_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_4_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_4_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_4_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_4_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_4_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_4_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_4_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_4_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_4_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_4_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_5_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_5_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_5_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_5_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_5_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_5_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_5_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_5_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_5_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_5_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_6_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_6_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_6_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_6_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_6_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_6_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_6_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_6_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_6_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_6_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_7_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_7_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_7_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_7_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_7_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_7_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_7_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_7_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_7_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_7_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_8_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_8_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_8_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_8_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_8_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_8_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_8_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_8_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_8_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_8_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_9_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_9_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_9_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_9_PROT_WORDr_ENUM,
    BCM56150_A0_SER_RANGE_9_PROT_WORD_0r_ENUM,
    BCM56150_A0_SER_RANGE_9_PROT_WORD_1r_ENUM,
    BCM56150_A0_SER_RANGE_9_PROT_WORD_2r_ENUM,
    BCM56150_A0_SER_RANGE_9_PROT_WORD_3r_ENUM,
    BCM56150_A0_SER_RANGE_9_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_9_STARTr_ENUM,
    BCM56150_A0_SER_RANGE_ADDR_MASKr_ENUM,
    BCM56150_A0_SER_RANGE_CONFIGr_ENUM,
    BCM56150_A0_SER_RANGE_ENABLEr_ENUM,
    BCM56150_A0_SER_RANGE_ENDr_ENUM,
    BCM56150_A0_SER_RANGE_RESULTr_ENUM,
    BCM56150_A0_SER_RANGE_STARTr_ENUM,
    BCM56150_A0_SER_RESULT_0m_ENUM,
    BCM56150_A0_SER_RESULT_1m_ENUM,
    BCM56150_A0_SER_RESULT_DATA_0m_ENUM,
    BCM56150_A0_SER_RESULT_DATA_1m_ENUM,
    BCM56150_A0_SER_RESULT_EXPECTED_0m_ENUM,
    BCM56150_A0_SER_RESULT_EXPECTED_1m_ENUM,
    BCM56150_A0_SER_RESULT_MEM_PDAr_ENUM,
    BCM56150_A0_SER_RESULT_MEM_TMr_ENUM,
    BCM56150_A0_SER_RING_ERR_CTRLr_ENUM,
    BCM56150_A0_SFD_OFFSETr_ENUM,
    BCM56150_A0_SFLOW_EGR_RAND_SEEDr_ENUM,
    BCM56150_A0_SFLOW_EGR_THRESHOLDr_ENUM,
    BCM56150_A0_SFLOW_ING_RAND_SEEDr_ENUM,
    BCM56150_A0_SFLOW_ING_THRESHOLDr_ENUM,
    BCM56150_A0_SIMPLEREDCONFIGr_ENUM,
    BCM56150_A0_SOFTRESETPBMr_ENUM,
    BCM56150_A0_SOFTWARE_BLOCKMAP_ENUM,
    BCM56150_A0_SOME_RDI_DEFECT_STATUSr_ENUM,
    BCM56150_A0_SOME_RMEP_CCM_DEFECT_STATUSr_ENUM,
    BCM56150_A0_SOURCE_TRUNK_MAP_PARITY_CONTROLr_ENUM,
    BCM56150_A0_SOURCE_TRUNK_MAP_PARITY_STATUSr_ENUM,
    BCM56150_A0_SOURCE_TRUNK_MAP_TABLEm_ENUM,
    BCM56150_A0_SRC_MODID_BLOCKm_ENUM,
    BCM56150_A0_STG_TABm_ENUM,
    BCM56150_A0_STORM_CONTROL_METER_CONFIGr_ENUM,
    BCM56150_A0_STORM_CONTROL_METER_MAPPINGr_ENUM,
    BCM56150_A0_SW1_RAM_DBGCTRLr_ENUM,
    BCM56150_A0_SW2_FP_DST_ACTION_CONTROLr_ENUM,
    BCM56150_A0_SW2_HW_CONTROLr_ENUM,
    BCM56150_A0_SW2_RAM_CONTROL_1r_ENUM,
    BCM56150_A0_SW2_RAM_CONTROL_2r_ENUM,
    BCM56150_A0_SW2_RAM_CONTROL_3r_ENUM,
    BCM56150_A0_SW2_RAM_CONTROL_4r_ENUM,
    BCM56150_A0_SW2_RAM_CONTROL_5r_ENUM,
    BCM56150_A0_SYSTEM_CONFIG_TABLEm_ENUM,
    BCM56150_A0_SYS_MAC_COUNTr_ENUM,
    BCM56150_A0_SYS_MAC_LIMIT_CONTROLr_ENUM,
    BCM56150_A0_T1023r_ENUM,
    BCM56150_A0_T127r_ENUM,
    BCM56150_A0_T1518r_ENUM,
    BCM56150_A0_T16383r_ENUM,
    BCM56150_A0_T2047r_ENUM,
    BCM56150_A0_T255r_ENUM,
    BCM56150_A0_T4095r_ENUM,
    BCM56150_A0_T511r_ENUM,
    BCM56150_A0_T64r_ENUM,
    BCM56150_A0_T9216r_ENUM,
    BCM56150_A0_TAG_0r_ENUM,
    BCM56150_A0_TAG_1r_ENUM,
    BCM56150_A0_TBCAr_ENUM,
    BCM56150_A0_TBYTr_ENUM,
    BCM56150_A0_TCP_FNm_ENUM,
    BCM56150_A0_TDBGCr_ENUM,
    BCM56150_A0_TDBGC0r_ENUM,
    BCM56150_A0_TDBGC0_SELECTr_ENUM,
    BCM56150_A0_TDBGC1r_ENUM,
    BCM56150_A0_TDBGC10r_ENUM,
    BCM56150_A0_TDBGC10_SELECTr_ENUM,
    BCM56150_A0_TDBGC11r_ENUM,
    BCM56150_A0_TDBGC11_SELECTr_ENUM,
    BCM56150_A0_TDBGC1_SELECTr_ENUM,
    BCM56150_A0_TDBGC2r_ENUM,
    BCM56150_A0_TDBGC2_SELECTr_ENUM,
    BCM56150_A0_TDBGC3r_ENUM,
    BCM56150_A0_TDBGC3_SELECTr_ENUM,
    BCM56150_A0_TDBGC4r_ENUM,
    BCM56150_A0_TDBGC4_SELECTr_ENUM,
    BCM56150_A0_TDBGC5r_ENUM,
    BCM56150_A0_TDBGC5_SELECTr_ENUM,
    BCM56150_A0_TDBGC6r_ENUM,
    BCM56150_A0_TDBGC6_SELECTr_ENUM,
    BCM56150_A0_TDBGC7r_ENUM,
    BCM56150_A0_TDBGC7_SELECTr_ENUM,
    BCM56150_A0_TDBGC8r_ENUM,
    BCM56150_A0_TDBGC8_SELECTr_ENUM,
    BCM56150_A0_TDBGC9r_ENUM,
    BCM56150_A0_TDBGC9_SELECTr_ENUM,
    BCM56150_A0_TDBGC_SELECTr_ENUM,
    BCM56150_A0_TDFRr_ENUM,
    BCM56150_A0_TDVLNr_ENUM,
    BCM56150_A0_TEDFr_ENUM,
    BCM56150_A0_TERRr_ENUM,
    BCM56150_A0_TFCSr_ENUM,
    BCM56150_A0_TFRGr_ENUM,
    BCM56150_A0_TJBRr_ENUM,
    BCM56150_A0_TLCLr_ENUM,
    BCM56150_A0_TMCAr_ENUM,
    BCM56150_A0_TMCLr_ENUM,
    BCM56150_A0_TMGVr_ENUM,
    BCM56150_A0_TNCLr_ENUM,
    BCM56150_A0_TOP_AVS_SEL_REGr_ENUM,
    BCM56150_A0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRLr_ENUM,
    BCM56150_A0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0r_ENUM,
    BCM56150_A0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1r_ENUM,
    BCM56150_A0_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM56150_A0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRLr_ENUM,
    BCM56150_A0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0r_ENUM,
    BCM56150_A0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1r_ENUM,
    BCM56150_A0_TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM56150_A0_TOP_BROAD_SYNC_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM56150_A0_TOP_BS_PLL0_CTRL_0r_ENUM,
    BCM56150_A0_TOP_BS_PLL0_CTRL_1r_ENUM,
    BCM56150_A0_TOP_BS_PLL0_CTRL_2r_ENUM,
    BCM56150_A0_TOP_BS_PLL0_CTRL_3r_ENUM,
    BCM56150_A0_TOP_BS_PLL0_CTRL_4r_ENUM,
    BCM56150_A0_TOP_BS_PLL0_STATUSr_ENUM,
    BCM56150_A0_TOP_BS_PLL1_CTRL_0r_ENUM,
    BCM56150_A0_TOP_BS_PLL1_CTRL_1r_ENUM,
    BCM56150_A0_TOP_BS_PLL1_CTRL_2r_ENUM,
    BCM56150_A0_TOP_BS_PLL1_CTRL_3r_ENUM,
    BCM56150_A0_TOP_BS_PLL1_CTRL_4r_ENUM,
    BCM56150_A0_TOP_BS_PLL1_STATUSr_ENUM,
    BCM56150_A0_TOP_CLOCKING_ENFORCE_PSGr_ENUM,
    BCM56150_A0_TOP_CORE_PLL_CTRL0r_ENUM,
    BCM56150_A0_TOP_CORE_PLL_CTRL1r_ENUM,
    BCM56150_A0_TOP_CORE_PLL_CTRL2r_ENUM,
    BCM56150_A0_TOP_CORE_PLL_CTRL3r_ENUM,
    BCM56150_A0_TOP_CORE_PLL_CTRL4r_ENUM,
    BCM56150_A0_TOP_CORE_PLL_CTRL5r_ENUM,
    BCM56150_A0_TOP_DEV_REV_IDr_ENUM,
    BCM56150_A0_TOP_GPIO_PULL_CTRLr_ENUM,
    BCM56150_A0_TOP_HW_TAP_CONTROLr_ENUM,
    BCM56150_A0_TOP_HW_TAP_MEM_DEBUGr_ENUM,
    BCM56150_A0_TOP_HW_TAP_MEM_ECC_CTRLr_ENUM,
    BCM56150_A0_TOP_HW_TAP_MEM_ECC_STATUSr_ENUM,
    BCM56150_A0_TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_ENUM,
    BCM56150_A0_TOP_L1_RCVD_CLK_VALID_STATUS_0r_ENUM,
    BCM56150_A0_TOP_L1_RCVD_CLK_VALID_STATUS_1r_ENUM,
    BCM56150_A0_TOP_MISC_CONTROL_1r_ENUM,
    BCM56150_A0_TOP_MISC_CONTROL_2r_ENUM,
    BCM56150_A0_TOP_MISC_CONTROL_3r_ENUM,
    BCM56150_A0_TOP_MISC_STATUSr_ENUM,
    BCM56150_A0_TOP_OSC_COUNT_STATr_ENUM,
    BCM56150_A0_TOP_PARALLEL_LED_CTRLr_ENUM,
    BCM56150_A0_TOP_PARALLEL_LED_FAULT_STATUSr_ENUM,
    BCM56150_A0_TOP_PARALLEL_LED_FAULT_STATUS_0r_ENUM,
    BCM56150_A0_TOP_PARALLEL_LED_FAULT_STATUS_1r_ENUM,
    BCM56150_A0_TOP_PARALLEL_LED_FAULT_STATUS_MIXr_ENUM,
    BCM56150_A0_TOP_PLL_BYP_AND_REFCLK_CONTROLr_ENUM,
    BCM56150_A0_TOP_PVTMON_CTRL_0r_ENUM,
    BCM56150_A0_TOP_PVTMON_CTRL_1r_ENUM,
    BCM56150_A0_TOP_PVTMON_RESULT_0r_ENUM,
    BCM56150_A0_TOP_QGPHY_CTRL_0r_ENUM,
    BCM56150_A0_TOP_QGPHY_CTRL_1r_ENUM,
    BCM56150_A0_TOP_QSGMII2X_CTRLr_ENUM,
    BCM56150_A0_TOP_RING_OSC_CTRLr_ENUM,
    BCM56150_A0_TOP_SOFT_RESET_REGr_ENUM,
    BCM56150_A0_TOP_SOFT_RESET_REG_2r_ENUM,
    BCM56150_A0_TOP_SWITCH_FEATURE_ENABLEr_ENUM,
    BCM56150_A0_TOP_TAP_CONTROLr_ENUM,
    BCM56150_A0_TOP_TOP_CORE_PLL_STATUS_1r_ENUM,
    BCM56150_A0_TOP_TOP_CORE_PLL_STATUS_2r_ENUM,
    BCM56150_A0_TOP_TOP_CORE_PLL_STATUS_3r_ENUM,
    BCM56150_A0_TOP_TS_PLL_CTRL_0r_ENUM,
    BCM56150_A0_TOP_TS_PLL_CTRL_1r_ENUM,
    BCM56150_A0_TOP_TS_PLL_CTRL_2r_ENUM,
    BCM56150_A0_TOP_TS_PLL_CTRL_3r_ENUM,
    BCM56150_A0_TOP_TS_PLL_CTRL_4r_ENUM,
    BCM56150_A0_TOP_TS_PLL_STATUSr_ENUM,
    BCM56150_A0_TOP_UC_TAP_CONTROLr_ENUM,
    BCM56150_A0_TOP_UC_TAP_READ_DATAr_ENUM,
    BCM56150_A0_TOP_UC_TAP_WRITE_DATAr_ENUM,
    BCM56150_A0_TOP_XG0_LCPLL_FBDIV_CTRLr_ENUM,
    BCM56150_A0_TOP_XG0_LCPLL_FBDIV_CTRL_0r_ENUM,
    BCM56150_A0_TOP_XG0_LCPLL_FBDIV_CTRL_1r_ENUM,
    BCM56150_A0_TOP_XG0_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM56150_A0_TOP_XG1_LCPLL_FBDIV_CTRLr_ENUM,
    BCM56150_A0_TOP_XG1_LCPLL_FBDIV_CTRL_0r_ENUM,
    BCM56150_A0_TOP_XG1_LCPLL_FBDIV_CTRL_1r_ENUM,
    BCM56150_A0_TOP_XG1_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM56150_A0_TOP_XGXS_MDIO_CONFIGr_ENUM,
    BCM56150_A0_TOP_XGXS_MDIO_CONFIG_0r_ENUM,
    BCM56150_A0_TOP_XGXS_MDIO_CONFIG_1r_ENUM,
    BCM56150_A0_TOP_XGXS_MDIO_CONFIG_2r_ENUM,
    BCM56150_A0_TOP_XGXS_MDIO_CONFIG_3r_ENUM,
    BCM56150_A0_TOP_XG_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM56150_A0_TOP_XG_PLL0_CTRL_0r_ENUM,
    BCM56150_A0_TOP_XG_PLL0_CTRL_1r_ENUM,
    BCM56150_A0_TOP_XG_PLL0_CTRL_2r_ENUM,
    BCM56150_A0_TOP_XG_PLL0_CTRL_3r_ENUM,
    BCM56150_A0_TOP_XG_PLL0_CTRL_4r_ENUM,
    BCM56150_A0_TOP_XG_PLL0_STATUSr_ENUM,
    BCM56150_A0_TOP_XG_PLL1_CTRL_0r_ENUM,
    BCM56150_A0_TOP_XG_PLL1_CTRL_1r_ENUM,
    BCM56150_A0_TOP_XG_PLL1_CTRL_2r_ENUM,
    BCM56150_A0_TOP_XG_PLL1_CTRL_3r_ENUM,
    BCM56150_A0_TOP_XG_PLL1_CTRL_4r_ENUM,
    BCM56150_A0_TOP_XG_PLL1_STATUSr_ENUM,
    BCM56150_A0_TOP_XG_PLL_CTRL_0r_ENUM,
    BCM56150_A0_TOP_XG_PLL_CTRL_1r_ENUM,
    BCM56150_A0_TOP_XG_PLL_CTRL_2r_ENUM,
    BCM56150_A0_TOP_XG_PLL_CTRL_3r_ENUM,
    BCM56150_A0_TOP_XG_PLL_CTRL_4r_ENUM,
    BCM56150_A0_TOP_XG_PLL_STATUSr_ENUM,
    BCM56150_A0_TOS_FNm_ENUM,
    BCM56150_A0_TOTALDYNCELLRESETLIMITr_ENUM,
    BCM56150_A0_TOTALDYNCELLSETLIMITr_ENUM,
    BCM56150_A0_TOTALDYNCELLUSEDr_ENUM,
    BCM56150_A0_TOVRr_ENUM,
    BCM56150_A0_TPCEr_ENUM,
    BCM56150_A0_TPFCr_ENUM,
    BCM56150_A0_TPFC0r_ENUM,
    BCM56150_A0_TPFC1r_ENUM,
    BCM56150_A0_TPFC2r_ENUM,
    BCM56150_A0_TPFC3r_ENUM,
    BCM56150_A0_TPFC4r_ENUM,
    BCM56150_A0_TPFC5r_ENUM,
    BCM56150_A0_TPFC6r_ENUM,
    BCM56150_A0_TPFC7r_ENUM,
    BCM56150_A0_TPKTr_ENUM,
    BCM56150_A0_TPOKr_ENUM,
    BCM56150_A0_TRPKTr_ENUM,
    BCM56150_A0_TRUNK32_CONFIG_TABLEm_ENUM,
    BCM56150_A0_TRUNK32_PORT_TABLEm_ENUM,
    BCM56150_A0_TRUNK_BITMAPm_ENUM,
    BCM56150_A0_TRUNK_EGR_MASKm_ENUM,
    BCM56150_A0_TRUNK_GROUPm_ENUM,
    BCM56150_A0_TSCLr_ENUM,
    BCM56150_A0_TS_STATUS_CNTRLr_ENUM,
    BCM56150_A0_TS_TO_CORE_SYNC_ENABLEr_ENUM,
    BCM56150_A0_TTL_FNm_ENUM,
    BCM56150_A0_TUCAr_ENUM,
    BCM56150_A0_TUFLr_ENUM,
    BCM56150_A0_TVLNr_ENUM,
    BCM56150_A0_TXCFr_ENUM,
    BCM56150_A0_TXCLr_ENUM,
    BCM56150_A0_TXFIFO_STATr_ENUM,
    BCM56150_A0_TXPFr_ENUM,
    BCM56150_A0_TXPPr_ENUM,
    BCM56150_A0_TX_DCB_ENUM,
    BCM56150_A0_TX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM56150_A0_TX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM56150_A0_TX_HCFC_COUNTERr_ENUM,
    BCM56150_A0_TX_IPG_LENGTHr_ENUM,
    BCM56150_A0_TX_LLFC_LOG_COUNTERr_ENUM,
    BCM56150_A0_TX_PREAMBLEr_ENUM,
    BCM56150_A0_TX_TS_DATAr_ENUM,
    BCM56150_A0_TX_TS_SEQ_IDr_ENUM,
    BCM56150_A0_UDF_ETHERTYPE_MATCHr_ENUM,
    BCM56150_A0_UDF_IPPROTO_MATCHr_ENUM,
    BCM56150_A0_UMAC_EEE_CTRLr_ENUM,
    BCM56150_A0_UMAC_EEE_REF_COUNTr_ENUM,
    BCM56150_A0_UMAC_REV_IDr_ENUM,
    BCM56150_A0_UMAC_RX_PKT_DROP_STATUSr_ENUM,
    BCM56150_A0_UMAC_SYMMETRIC_IDLE_THRESHOLDr_ENUM,
    BCM56150_A0_UMAC_TIMESTAMP_ADJUSTr_ENUM,
    BCM56150_A0_UNIMAC_PFC_CTRLr_ENUM,
    BCM56150_A0_UNKNOWN_HGI_BITMAPr_ENUM,
    BCM56150_A0_UNKNOWN_MCAST_BLOCK_MASK_64r_ENUM,
    BCM56150_A0_UNKNOWN_UCAST_BLOCK_MASK_64r_ENUM,
    BCM56150_A0_USER_TRUNK_HASH_SELECTr_ENUM,
    BCM56150_A0_VFP_KEY_CONTROLr_ENUM,
    BCM56150_A0_VFP_POLICY_TABLEm_ENUM,
    BCM56150_A0_VFP_SLICE_CONTROLr_ENUM,
    BCM56150_A0_VFP_SLICE_MAPr_ENUM,
    BCM56150_A0_VFP_TCAMm_ENUM,
    BCM56150_A0_VLAN_CTRLr_ENUM,
    BCM56150_A0_VLAN_DBGCTRLr_ENUM,
    BCM56150_A0_VLAN_DEFAULT_PBMr_ENUM,
    BCM56150_A0_VLAN_MACm_ENUM,
    BCM56150_A0_VLAN_OR_VFI_MAC_COUNTm_ENUM,
    BCM56150_A0_VLAN_OR_VFI_MAC_LIMITm_ENUM,
    BCM56150_A0_VLAN_PARITY_CONTROLr_ENUM,
    BCM56150_A0_VLAN_PARITY_STATUSr_ENUM,
    BCM56150_A0_VLAN_PROFILE_2m_ENUM,
    BCM56150_A0_VLAN_PROFILE_TABm_ENUM,
    BCM56150_A0_VLAN_PROTOCOLm_ENUM,
    BCM56150_A0_VLAN_PROTOCOL_DATAm_ENUM,
    BCM56150_A0_VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM,
    BCM56150_A0_VLAN_PROTOCOL_DATA_PARITY_CONTROLr_ENUM,
    BCM56150_A0_VLAN_PROTOCOL_DATA_PARITY_STATUSr_ENUM,
    BCM56150_A0_VLAN_STG_DBGCTRLr_ENUM,
    BCM56150_A0_VLAN_STG_PARITY_CONTROLr_ENUM,
    BCM56150_A0_VLAN_STG_PARITY_STATUSr_ENUM,
    BCM56150_A0_VLAN_SUBNETm_ENUM,
    BCM56150_A0_VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM,
    BCM56150_A0_VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM,
    BCM56150_A0_VLAN_SUBNET_CAM_BIST_STATUSr_ENUM,
    BCM56150_A0_VLAN_SUBNET_CAM_DBGCTRLr_ENUM,
    BCM56150_A0_VLAN_SUBNET_DATA_DBGCTRLr_ENUM,
    BCM56150_A0_VLAN_SUBNET_DATA_ONLYm_ENUM,
    BCM56150_A0_VLAN_SUBNET_DATA_PARITY_CONTROLr_ENUM,
    BCM56150_A0_VLAN_SUBNET_DATA_PARITY_STATUSr_ENUM,
    BCM56150_A0_VLAN_SUBNET_ONLYm_ENUM,
    BCM56150_A0_VLAN_TABm_ENUM,
    BCM56150_A0_VLAN_XLATEm_ENUM,
    BCM56150_A0_VLAN_XLATE_DATA_DBGCTRL_0r_ENUM,
    BCM56150_A0_VLAN_XLATE_DATA_DBGCTRL_1r_ENUM,
    BCM56150_A0_VLAN_XLATE_DATA_DBGCTRL_2r_ENUM,
    BCM56150_A0_VLAN_XLATE_DATA_DBGCTRL_3r_ENUM,
    BCM56150_A0_VLAN_XLATE_HASH_CONTROLr_ENUM,
    BCM56150_A0_VLAN_XLATE_PARITY_CONTROLr_ENUM,
    BCM56150_A0_VLAN_XLATE_PARITY_STATUSr_ENUM,
    BCM56150_A0_VLAN_XLATE_PARITY_STATUS_0r_ENUM,
    BCM56150_A0_VLAN_XLATE_PARITY_STATUS_1r_ENUM,
    BCM56150_A0_WRRWEIGHT_COSr_ENUM,
    BCM56150_A0_XCON_CCM_DEFECT_STATUSr_ENUM,
    BCM56150_A0_XLMAC_CLEAR_FIFO_STATUSr_ENUM,
    BCM56150_A0_XLMAC_CLEAR_RX_LSS_STATUSr_ENUM,
    BCM56150_A0_XLMAC_CTRLr_ENUM,
    BCM56150_A0_XLMAC_E2ECC_DATA_HDRr_ENUM,
    BCM56150_A0_XLMAC_E2ECC_DATA_HDR_0r_ENUM,
    BCM56150_A0_XLMAC_E2ECC_DATA_HDR_1r_ENUM,
    BCM56150_A0_XLMAC_E2ECC_MODULE_HDRr_ENUM,
    BCM56150_A0_XLMAC_E2ECC_MODULE_HDR_0r_ENUM,
    BCM56150_A0_XLMAC_E2ECC_MODULE_HDR_1r_ENUM,
    BCM56150_A0_XLMAC_E2EFC_DATA_HDRr_ENUM,
    BCM56150_A0_XLMAC_E2EFC_DATA_HDR_0r_ENUM,
    BCM56150_A0_XLMAC_E2EFC_DATA_HDR_1r_ENUM,
    BCM56150_A0_XLMAC_E2EFC_MODULE_HDRr_ENUM,
    BCM56150_A0_XLMAC_E2EFC_MODULE_HDR_0r_ENUM,
    BCM56150_A0_XLMAC_E2EFC_MODULE_HDR_1r_ENUM,
    BCM56150_A0_XLMAC_E2E_CTRLr_ENUM,
    BCM56150_A0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM,
    BCM56150_A0_XLMAC_EEE_CTRLr_ENUM,
    BCM56150_A0_XLMAC_EEE_TIMERSr_ENUM,
    BCM56150_A0_XLMAC_FIFO_STATUSr_ENUM,
    BCM56150_A0_XLMAC_GMII_EEE_CTRLr_ENUM,
    BCM56150_A0_XLMAC_HIGIG_HDRr_ENUM,
    BCM56150_A0_XLMAC_HIGIG_HDR_0r_ENUM,
    BCM56150_A0_XLMAC_HIGIG_HDR_1r_ENUM,
    BCM56150_A0_XLMAC_LAG_FAILOVER_STATUSr_ENUM,
    BCM56150_A0_XLMAC_LLFC_CTRLr_ENUM,
    BCM56150_A0_XLMAC_MACSEC_CTRLr_ENUM,
    BCM56150_A0_XLMAC_MODEr_ENUM,
    BCM56150_A0_XLMAC_PAUSE_CTRLr_ENUM,
    BCM56150_A0_XLMAC_PFC_CTRLr_ENUM,
    BCM56150_A0_XLMAC_PFC_DAr_ENUM,
    BCM56150_A0_XLMAC_PFC_OPCODEr_ENUM,
    BCM56150_A0_XLMAC_PFC_TYPEr_ENUM,
    BCM56150_A0_XLMAC_RX_CTRLr_ENUM,
    BCM56150_A0_XLMAC_RX_LLFC_MSG_FIELDSr_ENUM,
    BCM56150_A0_XLMAC_RX_LSS_CTRLr_ENUM,
    BCM56150_A0_XLMAC_RX_LSS_STATUSr_ENUM,
    BCM56150_A0_XLMAC_RX_MAC_SAr_ENUM,
    BCM56150_A0_XLMAC_RX_MAX_SIZEr_ENUM,
    BCM56150_A0_XLMAC_RX_VLAN_TAGr_ENUM,
    BCM56150_A0_XLMAC_SPAREr_ENUM,
    BCM56150_A0_XLMAC_SPARE0r_ENUM,
    BCM56150_A0_XLMAC_SPARE1r_ENUM,
    BCM56150_A0_XLMAC_TIMESTAMP_ADJUSTr_ENUM,
    BCM56150_A0_XLMAC_TXFIFO_CELL_CNTr_ENUM,
    BCM56150_A0_XLMAC_TXFIFO_CELL_REQ_CNTr_ENUM,
    BCM56150_A0_XLMAC_TX_CTRLr_ENUM,
    BCM56150_A0_XLMAC_TX_LLFC_MSG_FIELDSr_ENUM,
    BCM56150_A0_XLMAC_TX_MAC_SAr_ENUM,
    BCM56150_A0_XLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM,
    BCM56150_A0_XLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM,
    BCM56150_A0_XLMAC_VERSION_IDr_ENUM,
    BCM56150_A0_XLPORT_BOD_OVERFLOW_ERRORr_ENUM,
    BCM56150_A0_XLPORT_BOD_XLP0_ECC_STATUSr_ENUM,
    BCM56150_A0_XLPORT_CNTMAXSIZEr_ENUM,
    BCM56150_A0_XLPORT_CONFIGr_ENUM,
    BCM56150_A0_XLPORT_ECC_CONTROLr_ENUM,
    BCM56150_A0_XLPORT_EEE_CLOCK_GATEr_ENUM,
    BCM56150_A0_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM,
    BCM56150_A0_XLPORT_EEE_COUNTER_MODEr_ENUM,
    BCM56150_A0_XLPORT_EEE_DURATION_TIMER_PULSEr_ENUM,
    BCM56150_A0_XLPORT_ENABLE_REGr_ENUM,
    BCM56150_A0_XLPORT_FAULT_LINK_STATUSr_ENUM,
    BCM56150_A0_XLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM,
    BCM56150_A0_XLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM,
    BCM56150_A0_XLPORT_INTR_ENABLEr_ENUM,
    BCM56150_A0_XLPORT_INTR_STATUSr_ENUM,
    BCM56150_A0_XLPORT_LAG_FAILOVER_CONFIGr_ENUM,
    BCM56150_A0_XLPORT_LED_CHAIN_CONFIGr_ENUM,
    BCM56150_A0_XLPORT_LINKSTATUS_DOWNr_ENUM,
    BCM56150_A0_XLPORT_LINKSTATUS_DOWN_CLEARr_ENUM,
    BCM56150_A0_XLPORT_MAC_CONTROLr_ENUM,
    BCM56150_A0_XLPORT_MAC_RSV_MASKr_ENUM,
    BCM56150_A0_XLPORT_MIB_RESETr_ENUM,
    BCM56150_A0_XLPORT_MIB_RSC0_ECC_STATUSr_ENUM,
    BCM56150_A0_XLPORT_MIB_RSC1_ECC_STATUSr_ENUM,
    BCM56150_A0_XLPORT_MIB_RSC_ECC_STATUSr_ENUM,
    BCM56150_A0_XLPORT_MIB_TSC0_ECC_STATUSr_ENUM,
    BCM56150_A0_XLPORT_MIB_TSC1_ECC_STATUSr_ENUM,
    BCM56150_A0_XLPORT_MIB_TSC_ECC_STATUSr_ENUM,
    BCM56150_A0_XLPORT_MODE_REGr_ENUM,
    BCM56150_A0_XLPORT_POWER_SAVEr_ENUM,
    BCM56150_A0_XLPORT_SGNDET_EARLYCRSr_ENUM,
    BCM56150_A0_XLPORT_SOFT_RESETr_ENUM,
    BCM56150_A0_XLPORT_SPARE0_REGr_ENUM,
    BCM56150_A0_XLPORT_SW_FLOW_CONTROLr_ENUM,
    BCM56150_A0_XLPORT_TM_CONTROLr_ENUM,
    BCM56150_A0_XLPORT_TSC_PLL_LOCK_STATUSr_ENUM,
    BCM56150_A0_XLPORT_TS_TIMER_31_0_REGr_ENUM,
    BCM56150_A0_XLPORT_TS_TIMER_47_32_REGr_ENUM,
    BCM56150_A0_XLPORT_TXFIFO0_ECC_STATUSr_ENUM,
    BCM56150_A0_XLPORT_TXFIFO1_ECC_STATUSr_ENUM,
    BCM56150_A0_XLPORT_TXFIFO2_ECC_STATUSr_ENUM,
    BCM56150_A0_XLPORT_TXFIFO3_ECC_STATUSr_ENUM,
    BCM56150_A0_XLPORT_TXFIFO_CTRLr_ENUM,
    BCM56150_A0_XLPORT_TXFIFO_ECC_STATUSr_ENUM,
    BCM56150_A0_XLPORT_TXFIFO_OVERFLOWr_ENUM,
    BCM56150_A0_XLPORT_WC_UCMEM_CTRLr_ENUM,
    BCM56150_A0_XLPORT_WC_UCMEM_DATAm_ENUM,
    BCM56150_A0_XLPORT_XGXS0_CTRL_REGr_ENUM,
    BCM56150_A0_XLPORT_XGXS0_LN0_STATUS0_REGr_ENUM,
    BCM56150_A0_XLPORT_XGXS0_LN1_STATUS0_REGr_ENUM,
    BCM56150_A0_XLPORT_XGXS0_LN2_STATUS0_REGr_ENUM,
    BCM56150_A0_XLPORT_XGXS0_LN3_STATUS0_REGr_ENUM,
    BCM56150_A0_XLPORT_XGXS0_STATUS0_REGr_ENUM,
    BCM56150_A0_XLPORT_XGXS_COUNTER_MODEr_ENUM,
    BCM56150_A0_XQCOSARBSELr_ENUM,
    BCM56150_A0_XQCOSPTRr_ENUM,
    BCM56150_A0_XQEMPTYr_ENUM,
    BCM56150_A0_XQFLLPARITYERRORPTRr_ENUM,
    BCM56150_A0_XQMEMDEBUGr_ENUM,
    BCM56150_A0_XQPARITYERRORPBMr_ENUM,
    BCM56150_A0_XQPARITYERRORPTRr_ENUM,
    BCM56150_A0_XQREADPOINTERr_ENUM,
    BCM56150_A0_XTHOL_64r_ENUM,
    BCM56150_A0_ENUM_COUNT = 3084
} BCM56150_A0_ENUM_t;


#ifndef CDK_EXCLUDE_CHIPLESS_TYPES

#define AGINGCTRMEMDEBUGr_ENUM BCM56150_A0_AGINGCTRMEMDEBUGr_ENUM
#define AGINGEXPMEMDEBUGr_ENUM BCM56150_A0_AGINGEXPMEMDEBUGr_ENUM
#define ALTERNATE_EMIRROR_BITMAPm_ENUM BCM56150_A0_ALTERNATE_EMIRROR_BITMAPm_ENUM
#define ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_ENUM BCM56150_A0_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_ENUM
#define ANY_RMEP_TLV_INTERFACE_UP_STATUSr_ENUM BCM56150_A0_ANY_RMEP_TLV_INTERFACE_UP_STATUSr_ENUM
#define ANY_RMEP_TLV_PORT_DOWN_STATUSr_ENUM BCM56150_A0_ANY_RMEP_TLV_PORT_DOWN_STATUSr_ENUM
#define ANY_RMEP_TLV_PORT_UP_STATUSr_ENUM BCM56150_A0_ANY_RMEP_TLV_PORT_UP_STATUSr_ENUM
#define ARB_EOP_DEBUGr_ENUM BCM56150_A0_ARB_EOP_DEBUGr_ENUM
#define ARB_RAM_DBGCTRLr_ENUM BCM56150_A0_ARB_RAM_DBGCTRLr_ENUM
#define AUX_ARB_CONTROLr_ENUM BCM56150_A0_AUX_ARB_CONTROLr_ENUM
#define AUX_ARB_CONTROL_2r_ENUM BCM56150_A0_AUX_ARB_CONTROL_2r_ENUM
#define BCAST_BLOCK_MASK_64r_ENUM BCM56150_A0_BCAST_BLOCK_MASK_64r_ENUM
#define BKPMETERINGBUCKETr_ENUM BCM56150_A0_BKPMETERINGBUCKETr_ENUM
#define BKPMETERINGCONFIGr_ENUM BCM56150_A0_BKPMETERINGCONFIGr_ENUM
#define BKPMETERINGCONFIG_EXTr_ENUM BCM56150_A0_BKPMETERINGCONFIG_EXTr_ENUM
#define BKPMETERINGDISCSTATUSr_ENUM BCM56150_A0_BKPMETERINGDISCSTATUSr_ENUM
#define BKPMETERINGSTATUSr_ENUM BCM56150_A0_BKPMETERINGSTATUSr_ENUM
#define BKP_DISC_PRIORITYr_ENUM BCM56150_A0_BKP_DISC_PRIORITYr_ENUM
#define CBPCELLERRPTRr_ENUM BCM56150_A0_CBPCELLERRPTRr_ENUM
#define CBPCELLHDRMEMDEBUGr_ENUM BCM56150_A0_CBPCELLHDRMEMDEBUGr_ENUM
#define CBPCELLHDRPARITYERRPTRr_ENUM BCM56150_A0_CBPCELLHDRPARITYERRPTRr_ENUM
#define CBPDATAMEMDEBUGr_ENUM BCM56150_A0_CBPDATAMEMDEBUGr_ENUM
#define CBPPKTHDRMEM0DEBUGr_ENUM BCM56150_A0_CBPPKTHDRMEM0DEBUGr_ENUM
#define CBPPKTHDRMEM1DEBUGr_ENUM BCM56150_A0_CBPPKTHDRMEM1DEBUGr_ENUM
#define CBPPKTHDRMEM2DEBUGr_ENUM BCM56150_A0_CBPPKTHDRMEM2DEBUGr_ENUM
#define CBPPKTHDRMEMEXTDEBUGr_ENUM BCM56150_A0_CBPPKTHDRMEMEXTDEBUGr_ENUM
#define CBPPKTHDRPARITYERRPTRr_ENUM BCM56150_A0_CBPPKTHDRPARITYERRPTRr_ENUM
#define CCM_COPYTO_CPU_CONTROLr_ENUM BCM56150_A0_CCM_COPYTO_CPU_CONTROLr_ENUM
#define CCM_INTERRUPT_CONTROLr_ENUM BCM56150_A0_CCM_INTERRUPT_CONTROLr_ENUM
#define CCM_READ_CONTROLr_ENUM BCM56150_A0_CCM_READ_CONTROLr_ENUM
#define CCPMEMDEBUGr_ENUM BCM56150_A0_CCPMEMDEBUGr_ENUM
#define CCPPARITYERRORPTRr_ENUM BCM56150_A0_CCPPARITYERRORPTRr_ENUM
#define CFAPCONFIGr_ENUM BCM56150_A0_CFAPCONFIGr_ENUM
#define CFAPFULLTHRESHOLDr_ENUM BCM56150_A0_CFAPFULLTHRESHOLDr_ENUM
#define CFAPMEMDEBUGr_ENUM BCM56150_A0_CFAPMEMDEBUGr_ENUM
#define CFAPPARITYERRORPTRr_ENUM BCM56150_A0_CFAPPARITYERRORPTRr_ENUM
#define CFAPREADPOINTERr_ENUM BCM56150_A0_CFAPREADPOINTERr_ENUM
#define CFG_RAM_DBGCTRLr_ENUM BCM56150_A0_CFG_RAM_DBGCTRLr_ENUM
#define CMICM_COMMON_CONFIGr_ENUM BCM56150_A0_CMICM_COMMON_CONFIGr_ENUM
#define CMICM_REVIDr_ENUM BCM56150_A0_CMICM_REVIDr_ENUM
#define CMICTXCOSMASKr_ENUM BCM56150_A0_CMICTXCOSMASKr_ENUM
#define CMIC_BROADSYNC_REF_CLK_GEN_CTRLr_ENUM BCM56150_A0_CMIC_BROADSYNC_REF_CLK_GEN_CTRLr_ENUM
#define CMIC_BS0_CLK_CTRLr_ENUM BCM56150_A0_CMIC_BS0_CLK_CTRLr_ENUM
#define CMIC_BS0_CONFIGr_ENUM BCM56150_A0_CMIC_BS0_CONFIGr_ENUM
#define CMIC_BS0_HEARTBEAT_CTRLr_ENUM BCM56150_A0_CMIC_BS0_HEARTBEAT_CTRLr_ENUM
#define CMIC_BS0_HEARTBEAT_DOWN_DURATIONr_ENUM BCM56150_A0_CMIC_BS0_HEARTBEAT_DOWN_DURATIONr_ENUM
#define CMIC_BS0_HEARTBEAT_UP_DURATIONr_ENUM BCM56150_A0_CMIC_BS0_HEARTBEAT_UP_DURATIONr_ENUM
#define CMIC_BS0_INITIAL_CRCr_ENUM BCM56150_A0_CMIC_BS0_INITIAL_CRCr_ENUM
#define CMIC_BS0_INPUT_TIME_0r_ENUM BCM56150_A0_CMIC_BS0_INPUT_TIME_0r_ENUM
#define CMIC_BS0_INPUT_TIME_1r_ENUM BCM56150_A0_CMIC_BS0_INPUT_TIME_1r_ENUM
#define CMIC_BS0_INPUT_TIME_2r_ENUM BCM56150_A0_CMIC_BS0_INPUT_TIME_2r_ENUM
#define CMIC_BS0_OUTPUT_TIME_0r_ENUM BCM56150_A0_CMIC_BS0_OUTPUT_TIME_0r_ENUM
#define CMIC_BS0_OUTPUT_TIME_1r_ENUM BCM56150_A0_CMIC_BS0_OUTPUT_TIME_1r_ENUM
#define CMIC_BS0_OUTPUT_TIME_2r_ENUM BCM56150_A0_CMIC_BS0_OUTPUT_TIME_2r_ENUM
#define CMIC_BS1_CLK_CTRLr_ENUM BCM56150_A0_CMIC_BS1_CLK_CTRLr_ENUM
#define CMIC_BS1_CONFIGr_ENUM BCM56150_A0_CMIC_BS1_CONFIGr_ENUM
#define CMIC_BS1_HEARTBEAT_CTRLr_ENUM BCM56150_A0_CMIC_BS1_HEARTBEAT_CTRLr_ENUM
#define CMIC_BS1_HEARTBEAT_DOWN_DURATIONr_ENUM BCM56150_A0_CMIC_BS1_HEARTBEAT_DOWN_DURATIONr_ENUM
#define CMIC_BS1_HEARTBEAT_UP_DURATIONr_ENUM BCM56150_A0_CMIC_BS1_HEARTBEAT_UP_DURATIONr_ENUM
#define CMIC_BS1_INITIAL_CRCr_ENUM BCM56150_A0_CMIC_BS1_INITIAL_CRCr_ENUM
#define CMIC_BS1_INPUT_TIME_0r_ENUM BCM56150_A0_CMIC_BS1_INPUT_TIME_0r_ENUM
#define CMIC_BS1_INPUT_TIME_1r_ENUM BCM56150_A0_CMIC_BS1_INPUT_TIME_1r_ENUM
#define CMIC_BS1_INPUT_TIME_2r_ENUM BCM56150_A0_CMIC_BS1_INPUT_TIME_2r_ENUM
#define CMIC_BS1_OUTPUT_TIME_0r_ENUM BCM56150_A0_CMIC_BS1_OUTPUT_TIME_0r_ENUM
#define CMIC_BS1_OUTPUT_TIME_1r_ENUM BCM56150_A0_CMIC_BS1_OUTPUT_TIME_1r_ENUM
#define CMIC_BS1_OUTPUT_TIME_2r_ENUM BCM56150_A0_CMIC_BS1_OUTPUT_TIME_2r_ENUM
#define CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_ENUM BCM56150_A0_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM56150_A0_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC0_CCM_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC0_CCM_DMA_CFGr_ENUM
#define CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56150_A0_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56150_A0_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_ENUM BCM56150_A0_CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM BCM56150_A0_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56150_A0_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56150_A0_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC0_CCM_DMA_STATr_ENUM
#define CMIC_CMC0_CCM_DMA_STATUS_CLRr_ENUM BCM56150_A0_CMIC_CMC0_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM BCM56150_A0_CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM BCM56150_A0_CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH0_DMA_CTRLr_ENUM BCM56150_A0_CMIC_CMC0_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM BCM56150_A0_CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM BCM56150_A0_CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM BCM56150_A0_CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH1_DMA_CTRLr_ENUM BCM56150_A0_CMIC_CMC0_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM BCM56150_A0_CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM BCM56150_A0_CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM BCM56150_A0_CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH2_DMA_CTRLr_ENUM BCM56150_A0_CMIC_CMC0_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM BCM56150_A0_CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM BCM56150_A0_CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM BCM56150_A0_CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH3_DMA_CTRLr_ENUM BCM56150_A0_CMIC_CMC0_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM BCM56150_A0_CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CONFIGr_ENUM BCM56150_A0_CMIC_CMC0_CONFIGr_ENUM
#define CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM BCM56150_A0_CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM BCM56150_A0_CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM BCM56150_A0_CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM BCM56150_A0_CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_DESC0r_ENUM BCM56150_A0_CMIC_CMC0_DMA_DESC0r_ENUM
#define CMIC_CMC0_DMA_DESC1r_ENUM BCM56150_A0_CMIC_CMC0_DMA_DESC1r_ENUM
#define CMIC_CMC0_DMA_DESC2r_ENUM BCM56150_A0_CMIC_CMC0_DMA_DESC2r_ENUM
#define CMIC_CMC0_DMA_DESC3r_ENUM BCM56150_A0_CMIC_CMC0_DMA_DESC3r_ENUM
#define CMIC_CMC0_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC0_DMA_STATr_ENUM
#define CMIC_CMC0_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC0_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FSCHAN_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC0_FSCHAN_DATA32r_ENUM BCM56150_A0_CMIC_CMC0_FSCHAN_DATA32r_ENUM
#define CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM BCM56150_A0_CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM BCM56150_A0_CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM BCM56150_A0_CMIC_CMC0_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM
#define CMIC_CMC0_FSCHAN_OPCODEr_ENUM BCM56150_A0_CMIC_CMC0_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC0_FSCHAN_STATUSr_ENUM BCM56150_A0_CMIC_CMC0_FSCHAN_STATUSr_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56150_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56150_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56150_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_ENUM BCM56150_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_ENUM
#define CMIC_CMC0_IRQ_STAT0r_ENUM BCM56150_A0_CMIC_CMC0_IRQ_STAT0r_ENUM
#define CMIC_CMC0_IRQ_STAT1r_ENUM BCM56150_A0_CMIC_CMC0_IRQ_STAT1r_ENUM
#define CMIC_CMC0_IRQ_STAT2r_ENUM BCM56150_A0_CMIC_CMC0_IRQ_STAT2r_ENUM
#define CMIC_CMC0_IRQ_STAT3r_ENUM BCM56150_A0_CMIC_CMC0_IRQ_STAT3r_ENUM
#define CMIC_CMC0_IRQ_STAT4r_ENUM BCM56150_A0_CMIC_CMC0_IRQ_STAT4r_ENUM
#define CMIC_CMC0_MIIM_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_MIIM_ADDRESSr_ENUM
#define CMIC_CMC0_MIIM_CTRLr_ENUM BCM56150_A0_CMIC_CMC0_MIIM_CTRLr_ENUM
#define CMIC_CMC0_MIIM_PARAMr_ENUM BCM56150_A0_CMIC_CMC0_MIIM_PARAMr_ENUM
#define CMIC_CMC0_MIIM_READ_DATAr_ENUM BCM56150_A0_CMIC_CMC0_MIIM_READ_DATAr_ENUM
#define CMIC_CMC0_MIIM_STATr_ENUM BCM56150_A0_CMIC_CMC0_MIIM_STATr_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM BCM56150_A0_CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM BCM56150_A0_CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM BCM56150_A0_CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM BCM56150_A0_CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC0_PCIE_MISCELr_ENUM BCM56150_A0_CMIC_CMC0_PCIE_MISCELr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM BCM56150_A0_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM BCM56150_A0_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM BCM56150_A0_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM BCM56150_A0_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM BCM56150_A0_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM BCM56150_A0_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM BCM56150_A0_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM BCM56150_A0_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM BCM56150_A0_CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM BCM56150_A0_CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM BCM56150_A0_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM BCM56150_A0_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56150_A0_CMIC_CMC0_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CONTROLr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_COUNTr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_OPCODEr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_REQUESTr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_STATUSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_TIMERr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH0_TIMERr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CONTROLr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_COUNTr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_OPCODEr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_REQUESTr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_STATUSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_TIMERr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH1_TIMERr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CONTROLr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_COUNTr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_OPCODEr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_REQUESTr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_STATUSr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_TIMERr_ENUM BCM56150_A0_CMIC_CMC0_SBUSDMA_CH2_TIMERr_ENUM
#define CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56150_A0_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC0_SCHAN_CTRLr_ENUM BCM56150_A0_CMIC_CMC0_SCHAN_CTRLr_ENUM
#define CMIC_CMC0_SCHAN_ERRr_ENUM BCM56150_A0_CMIC_CMC0_SCHAN_ERRr_ENUM
#define CMIC_CMC0_SCHAN_MESSAGEr_ENUM BCM56150_A0_CMIC_CMC0_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC0_SW_INTR_CONFIGr_ENUM BCM56150_A0_CMIC_CMC0_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC0_TM_CONTROL_0r_ENUM BCM56150_A0_CMIC_CMC0_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_TM_CONTROL_1r_ENUM BCM56150_A0_CMIC_CMC0_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_CMC0_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK1r_ENUM BCM56150_A0_CMIC_CMC0_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK2r_ENUM BCM56150_A0_CMIC_CMC0_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK3r_ENUM BCM56150_A0_CMIC_CMC0_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK4r_ENUM BCM56150_A0_CMIC_CMC0_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_CMC0_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK1r_ENUM BCM56150_A0_CMIC_CMC0_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK2r_ENUM BCM56150_A0_CMIC_CMC0_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK3r_ENUM BCM56150_A0_CMIC_CMC0_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK4r_ENUM BCM56150_A0_CMIC_CMC0_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_ENUM BCM56150_A0_CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM56150_A0_CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC1_CCM_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC1_CCM_DMA_CFGr_ENUM
#define CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56150_A0_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56150_A0_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_ENUM BCM56150_A0_CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM BCM56150_A0_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56150_A0_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56150_A0_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC1_CCM_DMA_STATr_ENUM
#define CMIC_CMC1_CCM_DMA_STATUS_CLRr_ENUM BCM56150_A0_CMIC_CMC1_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM BCM56150_A0_CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM BCM56150_A0_CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH0_DMA_CTRLr_ENUM BCM56150_A0_CMIC_CMC1_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM BCM56150_A0_CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM BCM56150_A0_CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM BCM56150_A0_CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH1_DMA_CTRLr_ENUM BCM56150_A0_CMIC_CMC1_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM BCM56150_A0_CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM BCM56150_A0_CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM BCM56150_A0_CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH2_DMA_CTRLr_ENUM BCM56150_A0_CMIC_CMC1_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM BCM56150_A0_CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM BCM56150_A0_CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM BCM56150_A0_CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH3_DMA_CTRLr_ENUM BCM56150_A0_CMIC_CMC1_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM BCM56150_A0_CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CONFIGr_ENUM BCM56150_A0_CMIC_CMC1_CONFIGr_ENUM
#define CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM BCM56150_A0_CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM BCM56150_A0_CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM BCM56150_A0_CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM BCM56150_A0_CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_DESC0r_ENUM BCM56150_A0_CMIC_CMC1_DMA_DESC0r_ENUM
#define CMIC_CMC1_DMA_DESC1r_ENUM BCM56150_A0_CMIC_CMC1_DMA_DESC1r_ENUM
#define CMIC_CMC1_DMA_DESC2r_ENUM BCM56150_A0_CMIC_CMC1_DMA_DESC2r_ENUM
#define CMIC_CMC1_DMA_DESC3r_ENUM BCM56150_A0_CMIC_CMC1_DMA_DESC3r_ENUM
#define CMIC_CMC1_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC1_DMA_STATr_ENUM
#define CMIC_CMC1_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC1_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FSCHAN_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC1_FSCHAN_DATA32r_ENUM BCM56150_A0_CMIC_CMC1_FSCHAN_DATA32r_ENUM
#define CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM BCM56150_A0_CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM BCM56150_A0_CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM BCM56150_A0_CMIC_CMC1_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM
#define CMIC_CMC1_FSCHAN_OPCODEr_ENUM BCM56150_A0_CMIC_CMC1_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC1_FSCHAN_STATUSr_ENUM BCM56150_A0_CMIC_CMC1_FSCHAN_STATUSr_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56150_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56150_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56150_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r_ENUM BCM56150_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r_ENUM
#define CMIC_CMC1_IRQ_STAT0r_ENUM BCM56150_A0_CMIC_CMC1_IRQ_STAT0r_ENUM
#define CMIC_CMC1_IRQ_STAT1r_ENUM BCM56150_A0_CMIC_CMC1_IRQ_STAT1r_ENUM
#define CMIC_CMC1_IRQ_STAT2r_ENUM BCM56150_A0_CMIC_CMC1_IRQ_STAT2r_ENUM
#define CMIC_CMC1_IRQ_STAT3r_ENUM BCM56150_A0_CMIC_CMC1_IRQ_STAT3r_ENUM
#define CMIC_CMC1_IRQ_STAT4r_ENUM BCM56150_A0_CMIC_CMC1_IRQ_STAT4r_ENUM
#define CMIC_CMC1_MIIM_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_MIIM_ADDRESSr_ENUM
#define CMIC_CMC1_MIIM_CTRLr_ENUM BCM56150_A0_CMIC_CMC1_MIIM_CTRLr_ENUM
#define CMIC_CMC1_MIIM_PARAMr_ENUM BCM56150_A0_CMIC_CMC1_MIIM_PARAMr_ENUM
#define CMIC_CMC1_MIIM_READ_DATAr_ENUM BCM56150_A0_CMIC_CMC1_MIIM_READ_DATAr_ENUM
#define CMIC_CMC1_MIIM_STATr_ENUM BCM56150_A0_CMIC_CMC1_MIIM_STATr_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM BCM56150_A0_CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM BCM56150_A0_CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM BCM56150_A0_CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM BCM56150_A0_CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC1_PCIE_MISCELr_ENUM BCM56150_A0_CMIC_CMC1_PCIE_MISCELr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM BCM56150_A0_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM BCM56150_A0_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM BCM56150_A0_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM BCM56150_A0_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM BCM56150_A0_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM BCM56150_A0_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM BCM56150_A0_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM BCM56150_A0_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM BCM56150_A0_CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM BCM56150_A0_CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM BCM56150_A0_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM BCM56150_A0_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56150_A0_CMIC_CMC1_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CONTROLr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_COUNTr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_OPCODEr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_REQUESTr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_STATUSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_TIMERr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH0_TIMERr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CONTROLr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_COUNTr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_OPCODEr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_REQUESTr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_STATUSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_TIMERr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH1_TIMERr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CONTROLr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_COUNTr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_OPCODEr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_REQUESTr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_STATUSr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_TIMERr_ENUM BCM56150_A0_CMIC_CMC1_SBUSDMA_CH2_TIMERr_ENUM
#define CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56150_A0_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC1_SCHAN_CTRLr_ENUM BCM56150_A0_CMIC_CMC1_SCHAN_CTRLr_ENUM
#define CMIC_CMC1_SCHAN_ERRr_ENUM BCM56150_A0_CMIC_CMC1_SCHAN_ERRr_ENUM
#define CMIC_CMC1_SCHAN_MESSAGEr_ENUM BCM56150_A0_CMIC_CMC1_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC1_SW_INTR_CONFIGr_ENUM BCM56150_A0_CMIC_CMC1_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC1_TM_CONTROL_0r_ENUM BCM56150_A0_CMIC_CMC1_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_TM_CONTROL_1r_ENUM BCM56150_A0_CMIC_CMC1_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_CMC1_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK1r_ENUM BCM56150_A0_CMIC_CMC1_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK2r_ENUM BCM56150_A0_CMIC_CMC1_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK3r_ENUM BCM56150_A0_CMIC_CMC1_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK4r_ENUM BCM56150_A0_CMIC_CMC1_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_CMC1_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK1r_ENUM BCM56150_A0_CMIC_CMC1_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK2r_ENUM BCM56150_A0_CMIC_CMC1_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK3r_ENUM BCM56150_A0_CMIC_CMC1_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK4r_ENUM BCM56150_A0_CMIC_CMC1_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_ENUM BCM56150_A0_CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM56150_A0_CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC2_CCM_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC2_CCM_DMA_CFGr_ENUM
#define CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56150_A0_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56150_A0_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_ENUM BCM56150_A0_CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM BCM56150_A0_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56150_A0_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56150_A0_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC2_CCM_DMA_STATr_ENUM
#define CMIC_CMC2_CCM_DMA_STATUS_CLRr_ENUM BCM56150_A0_CMIC_CMC2_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM BCM56150_A0_CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM BCM56150_A0_CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH0_DMA_CTRLr_ENUM BCM56150_A0_CMIC_CMC2_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM BCM56150_A0_CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM BCM56150_A0_CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM BCM56150_A0_CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH1_DMA_CTRLr_ENUM BCM56150_A0_CMIC_CMC2_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM BCM56150_A0_CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM BCM56150_A0_CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM BCM56150_A0_CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH2_DMA_CTRLr_ENUM BCM56150_A0_CMIC_CMC2_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM BCM56150_A0_CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM BCM56150_A0_CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM BCM56150_A0_CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH3_DMA_CTRLr_ENUM BCM56150_A0_CMIC_CMC2_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM BCM56150_A0_CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CONFIGr_ENUM BCM56150_A0_CMIC_CMC2_CONFIGr_ENUM
#define CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM BCM56150_A0_CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM BCM56150_A0_CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM BCM56150_A0_CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM BCM56150_A0_CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_DESC0r_ENUM BCM56150_A0_CMIC_CMC2_DMA_DESC0r_ENUM
#define CMIC_CMC2_DMA_DESC1r_ENUM BCM56150_A0_CMIC_CMC2_DMA_DESC1r_ENUM
#define CMIC_CMC2_DMA_DESC2r_ENUM BCM56150_A0_CMIC_CMC2_DMA_DESC2r_ENUM
#define CMIC_CMC2_DMA_DESC3r_ENUM BCM56150_A0_CMIC_CMC2_DMA_DESC3r_ENUM
#define CMIC_CMC2_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC2_DMA_STATr_ENUM
#define CMIC_CMC2_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC2_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FSCHAN_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC2_FSCHAN_DATA32r_ENUM BCM56150_A0_CMIC_CMC2_FSCHAN_DATA32r_ENUM
#define CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM BCM56150_A0_CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM BCM56150_A0_CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM BCM56150_A0_CMIC_CMC2_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM
#define CMIC_CMC2_FSCHAN_OPCODEr_ENUM BCM56150_A0_CMIC_CMC2_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC2_FSCHAN_STATUSr_ENUM BCM56150_A0_CMIC_CMC2_FSCHAN_STATUSr_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM BCM56150_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM BCM56150_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM BCM56150_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r_ENUM BCM56150_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r_ENUM
#define CMIC_CMC2_IRQ_STAT0r_ENUM BCM56150_A0_CMIC_CMC2_IRQ_STAT0r_ENUM
#define CMIC_CMC2_IRQ_STAT1r_ENUM BCM56150_A0_CMIC_CMC2_IRQ_STAT1r_ENUM
#define CMIC_CMC2_IRQ_STAT2r_ENUM BCM56150_A0_CMIC_CMC2_IRQ_STAT2r_ENUM
#define CMIC_CMC2_IRQ_STAT3r_ENUM BCM56150_A0_CMIC_CMC2_IRQ_STAT3r_ENUM
#define CMIC_CMC2_IRQ_STAT4r_ENUM BCM56150_A0_CMIC_CMC2_IRQ_STAT4r_ENUM
#define CMIC_CMC2_MIIM_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_MIIM_ADDRESSr_ENUM
#define CMIC_CMC2_MIIM_CTRLr_ENUM BCM56150_A0_CMIC_CMC2_MIIM_CTRLr_ENUM
#define CMIC_CMC2_MIIM_PARAMr_ENUM BCM56150_A0_CMIC_CMC2_MIIM_PARAMr_ENUM
#define CMIC_CMC2_MIIM_READ_DATAr_ENUM BCM56150_A0_CMIC_CMC2_MIIM_READ_DATAr_ENUM
#define CMIC_CMC2_MIIM_STATr_ENUM BCM56150_A0_CMIC_CMC2_MIIM_STATr_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM BCM56150_A0_CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM BCM56150_A0_CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM BCM56150_A0_CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM BCM56150_A0_CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC2_PCIE_MISCELr_ENUM BCM56150_A0_CMIC_CMC2_PCIE_MISCELr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM BCM56150_A0_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM BCM56150_A0_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM BCM56150_A0_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM BCM56150_A0_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM BCM56150_A0_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM BCM56150_A0_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM BCM56150_A0_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM BCM56150_A0_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM BCM56150_A0_CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM BCM56150_A0_CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM BCM56150_A0_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM BCM56150_A0_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56150_A0_CMIC_CMC2_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CONTROLr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_COUNTr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_OPCODEr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_REQUESTr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_STATUSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_TIMERr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH0_TIMERr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CONTROLr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_COUNTr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_OPCODEr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_REQUESTr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_STATUSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_TIMERr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH1_TIMERr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CONTROLr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_COUNTr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_OPCODEr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_REQUESTr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_STATUSr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_TIMERr_ENUM BCM56150_A0_CMIC_CMC2_SBUSDMA_CH2_TIMERr_ENUM
#define CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56150_A0_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC2_SCHAN_CTRLr_ENUM BCM56150_A0_CMIC_CMC2_SCHAN_CTRLr_ENUM
#define CMIC_CMC2_SCHAN_ERRr_ENUM BCM56150_A0_CMIC_CMC2_SCHAN_ERRr_ENUM
#define CMIC_CMC2_SCHAN_MESSAGEr_ENUM BCM56150_A0_CMIC_CMC2_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC2_SW_INTR_CONFIGr_ENUM BCM56150_A0_CMIC_CMC2_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC2_TM_CONTROL_0r_ENUM BCM56150_A0_CMIC_CMC2_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_TM_CONTROL_1r_ENUM BCM56150_A0_CMIC_CMC2_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_CMC2_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK1r_ENUM BCM56150_A0_CMIC_CMC2_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK2r_ENUM BCM56150_A0_CMIC_CMC2_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK3r_ENUM BCM56150_A0_CMIC_CMC2_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK4r_ENUM BCM56150_A0_CMIC_CMC2_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_CMC2_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK1r_ENUM BCM56150_A0_CMIC_CMC2_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK2r_ENUM BCM56150_A0_CMIC_CMC2_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK3r_ENUM BCM56150_A0_CMIC_CMC2_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK4r_ENUM BCM56150_A0_CMIC_CMC2_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC_2BIT_ECC_ERROR_STATUSr_ENUM BCM56150_A0_CMIC_CMC_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM56150_A0_CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC_CCM_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC_CCM_DMA_CFGr_ENUM
#define CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM56150_A0_CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM56150_A0_CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_ECCERR_ADDRr_ENUM BCM56150_A0_CMIC_CMC_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM BCM56150_A0_CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM56150_A0_CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM56150_A0_CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC_CCM_DMA_STATr_ENUM
#define CMIC_CMC_CCM_DMA_STATUS_CLRr_ENUM BCM56150_A0_CMIC_CMC_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC_CONFIGr_ENUM BCM56150_A0_CMIC_CMC_CONFIGr_ENUM
#define CMIC_CMC_COS_CTRL_RX_0r_ENUM BCM56150_A0_CMIC_CMC_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC_COS_CTRL_RX_1r_ENUM BCM56150_A0_CMIC_CMC_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC_DMA_CTRLr_ENUM BCM56150_A0_CMIC_CMC_DMA_CTRLr_ENUM
#define CMIC_CMC_DMA_CURR_DESCr_ENUM BCM56150_A0_CMIC_CMC_DMA_CURR_DESCr_ENUM
#define CMIC_CMC_DMA_DESCr_ENUM BCM56150_A0_CMIC_CMC_DMA_DESCr_ENUM
#define CMIC_CMC_DMA_INTR_COALr_ENUM BCM56150_A0_CMIC_CMC_DMA_INTR_COALr_ENUM
#define CMIC_CMC_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC_DMA_STATr_ENUM
#define CMIC_CMC_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC_DMA_STAT_CLRr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_OPCODEr_ENUM BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_STATr_ENUM BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_STATr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM BCM56150_A0_CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC_FSCHAN_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC_FSCHAN_DATA32r_ENUM BCM56150_A0_CMIC_CMC_FSCHAN_DATA32r_ENUM
#define CMIC_CMC_FSCHAN_DATA64_HIr_ENUM BCM56150_A0_CMIC_CMC_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC_FSCHAN_DATA64_LOr_ENUM BCM56150_A0_CMIC_CMC_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM BCM56150_A0_CMIC_CMC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM
#define CMIC_CMC_FSCHAN_OPCODEr_ENUM BCM56150_A0_CMIC_CMC_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC_FSCHAN_STATUSr_ENUM BCM56150_A0_CMIC_CMC_FSCHAN_STATUSr_ENUM
#define CMIC_CMC_HOSTMEM_ADDR_REMAPr_ENUM BCM56150_A0_CMIC_CMC_HOSTMEM_ADDR_REMAPr_ENUM
#define CMIC_CMC_IRQ_STAT0r_ENUM BCM56150_A0_CMIC_CMC_IRQ_STAT0r_ENUM
#define CMIC_CMC_IRQ_STAT1r_ENUM BCM56150_A0_CMIC_CMC_IRQ_STAT1r_ENUM
#define CMIC_CMC_IRQ_STAT2r_ENUM BCM56150_A0_CMIC_CMC_IRQ_STAT2r_ENUM
#define CMIC_CMC_IRQ_STAT3r_ENUM BCM56150_A0_CMIC_CMC_IRQ_STAT3r_ENUM
#define CMIC_CMC_IRQ_STAT4r_ENUM BCM56150_A0_CMIC_CMC_IRQ_STAT4r_ENUM
#define CMIC_CMC_MIIM_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_MIIM_ADDRESSr_ENUM
#define CMIC_CMC_MIIM_CTRLr_ENUM BCM56150_A0_CMIC_CMC_MIIM_CTRLr_ENUM
#define CMIC_CMC_MIIM_PARAMr_ENUM BCM56150_A0_CMIC_CMC_MIIM_PARAMr_ENUM
#define CMIC_CMC_MIIM_READ_DATAr_ENUM BCM56150_A0_CMIC_CMC_MIIM_READ_DATAr_ENUM
#define CMIC_CMC_MIIM_STATr_ENUM BCM56150_A0_CMIC_CMC_MIIM_STATr_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_CMC_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK1r_ENUM BCM56150_A0_CMIC_CMC_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK2r_ENUM BCM56150_A0_CMIC_CMC_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK3r_ENUM BCM56150_A0_CMIC_CMC_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK4r_ENUM BCM56150_A0_CMIC_CMC_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC_PCIE_MISCELr_ENUM BCM56150_A0_CMIC_CMC_PCIE_MISCELr_ENUM
#define CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM BCM56150_A0_CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM BCM56150_A0_CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM BCM56150_A0_CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM BCM56150_A0_CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM BCM56150_A0_CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM BCM56150_A0_CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM BCM56150_A0_CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM BCM56150_A0_CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_RXPKTr_ENUM BCM56150_A0_CMIC_CMC_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_TXPKTr_ENUM BCM56150_A0_CMIC_CMC_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM BCM56150_A0_CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM BCM56150_A0_CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC_RCPU_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_CMC_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC_RXBUF_THRESHOLD_CONFIGr_ENUM BCM56150_A0_CMIC_CMC_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CONTROLr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_COUNTr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_ITER_COUNTr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_ITER_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_OPCODEr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_REQUESTr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_STATUSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_TIMERr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH0_TIMERr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CONTROLr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_COUNTr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_ITER_COUNTr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_ITER_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_OPCODEr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_REQUESTr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_STATUSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_TIMERr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH1_TIMERr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CONTROLr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_COUNTr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_ITER_COUNTr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_ITER_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_OPCODEr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_REQUESTr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_STATUSr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_TIMERr_ENUM BCM56150_A0_CMIC_CMC_SBUSDMA_CH2_TIMERr_ENUM
#define CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56150_A0_CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC_SCHAN_CTRLr_ENUM BCM56150_A0_CMIC_CMC_SCHAN_CTRLr_ENUM
#define CMIC_CMC_SCHAN_ERRr_ENUM BCM56150_A0_CMIC_CMC_SCHAN_ERRr_ENUM
#define CMIC_CMC_SCHAN_MESSAGEr_ENUM BCM56150_A0_CMIC_CMC_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC_SW_INTR_CONFIGr_ENUM BCM56150_A0_CMIC_CMC_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC_TM_CONTROL_0r_ENUM BCM56150_A0_CMIC_CMC_TM_CONTROL_0r_ENUM
#define CMIC_CMC_TM_CONTROL_1r_ENUM BCM56150_A0_CMIC_CMC_TM_CONTROL_1r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_CMC_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK1r_ENUM BCM56150_A0_CMIC_CMC_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK2r_ENUM BCM56150_A0_CMIC_CMC_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK3r_ENUM BCM56150_A0_CMIC_CMC_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK4r_ENUM BCM56150_A0_CMIC_CMC_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_CMC_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK1r_ENUM BCM56150_A0_CMIC_CMC_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK2r_ENUM BCM56150_A0_CMIC_CMC_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK3r_ENUM BCM56150_A0_CMIC_CMC_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK4r_ENUM BCM56150_A0_CMIC_CMC_UC1_IRQ_MASK4r_ENUM
#define CMIC_COMMON_BSPI_BIGENDIANr_ENUM BCM56150_A0_CMIC_COMMON_BSPI_BIGENDIANr_ENUM
#define CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM BCM56150_A0_CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_MIIM_ADDRESSr_ENUM BCM56150_A0_CMIC_COMMON_MIIM_ADDRESSr_ENUM
#define CMIC_COMMON_MIIM_CTRLr_ENUM BCM56150_A0_CMIC_COMMON_MIIM_CTRLr_ENUM
#define CMIC_COMMON_MIIM_PARAMr_ENUM BCM56150_A0_CMIC_COMMON_MIIM_PARAMr_ENUM
#define CMIC_COMMON_MIIM_READ_DATAr_ENUM BCM56150_A0_CMIC_COMMON_MIIM_READ_DATAr_ENUM
#define CMIC_COMMON_MIIM_STATr_ENUM BCM56150_A0_CMIC_COMMON_MIIM_STATr_ENUM
#define CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM BCM56150_A0_CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM BCM56150_A0_CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM56150_A0_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_COMMON_SCHAN_CTRLr_ENUM BCM56150_A0_CMIC_COMMON_SCHAN_CTRLr_ENUM
#define CMIC_COMMON_SCHAN_ERRr_ENUM BCM56150_A0_CMIC_COMMON_SCHAN_ERRr_ENUM
#define CMIC_COMMON_SCHAN_MESSAGEr_ENUM BCM56150_A0_CMIC_COMMON_SCHAN_MESSAGEr_ENUM
#define CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM BCM56150_A0_CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_STRAP_STATUS_0r_ENUM BCM56150_A0_CMIC_COMMON_STRAP_STATUS_0r_ENUM
#define CMIC_COMMON_STRAP_STATUS_1r_ENUM BCM56150_A0_CMIC_COMMON_STRAP_STATUS_1r_ENUM
#define CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM BCM56150_A0_CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM BCM56150_A0_CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM
#define CMIC_CPS_RESETr_ENUM BCM56150_A0_CMIC_CPS_RESETr_ENUM
#define CMIC_DEV_REV_IDr_ENUM BCM56150_A0_CMIC_DEV_REV_IDr_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM BCM56150_A0_CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM BCM56150_A0_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM BCM56150_A0_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM
#define CMIC_FSCHAN_ADDRESSr_ENUM BCM56150_A0_CMIC_FSCHAN_ADDRESSr_ENUM
#define CMIC_FSCHAN_DATA32r_ENUM BCM56150_A0_CMIC_FSCHAN_DATA32r_ENUM
#define CMIC_FSCHAN_DATA64_HIr_ENUM BCM56150_A0_CMIC_FSCHAN_DATA64_HIr_ENUM
#define CMIC_FSCHAN_DATA64_LOr_ENUM BCM56150_A0_CMIC_FSCHAN_DATA64_LOr_ENUM
#define CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM BCM56150_A0_CMIC_FSCHAN_ENABLE_PROGRAMMABLE_OPCODEr_ENUM
#define CMIC_FSCHAN_OPCODEr_ENUM BCM56150_A0_CMIC_FSCHAN_OPCODEr_ENUM
#define CMIC_FSCHAN_STATUSr_ENUM BCM56150_A0_CMIC_FSCHAN_STATUSr_ENUM
#define CMIC_FSRF_STBY_CONTROLr_ENUM BCM56150_A0_CMIC_FSRF_STBY_CONTROLr_ENUM
#define CMIC_INTR_PKT_PACING_DELAYr_ENUM BCM56150_A0_CMIC_INTR_PKT_PACING_DELAYr_ENUM
#define CMIC_LEDUP0_CLK_PARAMSr_ENUM BCM56150_A0_CMIC_LEDUP0_CLK_PARAMSr_ENUM
#define CMIC_LEDUP0_CTRLr_ENUM BCM56150_A0_CMIC_LEDUP0_CTRLr_ENUM
#define CMIC_LEDUP0_DATA_RAMr_ENUM BCM56150_A0_CMIC_LEDUP0_DATA_RAMr_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM BCM56150_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP0_PROGRAM_RAMr_ENUM BCM56150_A0_CMIC_LEDUP0_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM56150_A0_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_ENUM BCM56150_A0_CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_ENUM
#define CMIC_LEDUP0_STATUSr_ENUM BCM56150_A0_CMIC_LEDUP0_STATUSr_ENUM
#define CMIC_LEDUP0_TM_CONTROLr_ENUM BCM56150_A0_CMIC_LEDUP0_TM_CONTROLr_ENUM
#define CMIC_LEDUP1_CLK_PARAMSr_ENUM BCM56150_A0_CMIC_LEDUP1_CLK_PARAMSr_ENUM
#define CMIC_LEDUP1_CTRLr_ENUM BCM56150_A0_CMIC_LEDUP1_CTRLr_ENUM
#define CMIC_LEDUP1_DATA_RAMr_ENUM BCM56150_A0_CMIC_LEDUP1_DATA_RAMr_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM BCM56150_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP1_PROGRAM_RAMr_ENUM BCM56150_A0_CMIC_LEDUP1_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM56150_A0_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_ENUM BCM56150_A0_CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_ENUM
#define CMIC_LEDUP1_STATUSr_ENUM BCM56150_A0_CMIC_LEDUP1_STATUSr_ENUM
#define CMIC_LEDUP1_TM_CONTROLr_ENUM BCM56150_A0_CMIC_LEDUP1_TM_CONTROLr_ENUM
#define CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM BCM56150_A0_CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_109_100r_ENUM BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_109_100r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_119_110r_ENUM BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_119_110r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_127_120r_ENUM BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_127_120r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_19_10r_ENUM BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_19_10r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_29_20r_ENUM BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_29_20r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_39_30r_ENUM BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_39_30r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_49_40r_ENUM BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_49_40r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_59_50r_ENUM BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_59_50r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_69_60r_ENUM BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_69_60r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_79_70r_ENUM BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_79_70r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_89_80r_ENUM BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_89_80r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_99_90r_ENUM BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_99_90r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_9_0r_ENUM BCM56150_A0_CMIC_MIIM_BUS_SEL_MAP_9_0r_ENUM
#define CMIC_MIIM_CLR_SCAN_STATUSr_ENUM BCM56150_A0_CMIC_MIIM_CLR_SCAN_STATUSr_ENUM
#define CMIC_MIIM_CONFIGr_ENUM BCM56150_A0_CMIC_MIIM_CONFIGr_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ENUM BCM56150_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_0r_ENUM BCM56150_A0_CMIC_MIIM_INT_SEL_MAP_0r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_1r_ENUM BCM56150_A0_CMIC_MIIM_INT_SEL_MAP_1r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_2r_ENUM BCM56150_A0_CMIC_MIIM_INT_SEL_MAP_2r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_3r_ENUM BCM56150_A0_CMIC_MIIM_INT_SEL_MAP_3r_ENUM
#define CMIC_MIIM_LINK_STATUS_0r_ENUM BCM56150_A0_CMIC_MIIM_LINK_STATUS_0r_ENUM
#define CMIC_MIIM_LINK_STATUS_1r_ENUM BCM56150_A0_CMIC_MIIM_LINK_STATUS_1r_ENUM
#define CMIC_MIIM_LINK_STATUS_2r_ENUM BCM56150_A0_CMIC_MIIM_LINK_STATUS_2r_ENUM
#define CMIC_MIIM_LINK_STATUS_3r_ENUM BCM56150_A0_CMIC_MIIM_LINK_STATUS_3r_ENUM
#define CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM BCM56150_A0_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM BCM56150_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM BCM56150_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM BCM56150_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ENUM BCM56150_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_0r_ENUM BCM56150_A0_CMIC_MIIM_PROTOCOL_MAP_0r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_1r_ENUM BCM56150_A0_CMIC_MIIM_PROTOCOL_MAP_1r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_2r_ENUM BCM56150_A0_CMIC_MIIM_PROTOCOL_MAP_2r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_3r_ENUM BCM56150_A0_CMIC_MIIM_PROTOCOL_MAP_3r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM BCM56150_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM BCM56150_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM BCM56150_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ENUM BCM56150_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM BCM56150_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM BCM56150_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM BCM56150_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ENUM BCM56150_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM BCM56150_A0_CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM BCM56150_A0_CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM BCM56150_A0_CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_3r_ENUM BCM56150_A0_CMIC_MIIM_RX_PAUSE_STATUS_3r_ENUM
#define CMIC_MIIM_SCAN_CTRLr_ENUM BCM56150_A0_CMIC_MIIM_SCAN_CTRLr_ENUM
#define CMIC_MIIM_SCAN_PORTS_0r_ENUM BCM56150_A0_CMIC_MIIM_SCAN_PORTS_0r_ENUM
#define CMIC_MIIM_SCAN_PORTS_1r_ENUM BCM56150_A0_CMIC_MIIM_SCAN_PORTS_1r_ENUM
#define CMIC_MIIM_SCAN_PORTS_2r_ENUM BCM56150_A0_CMIC_MIIM_SCAN_PORTS_2r_ENUM
#define CMIC_MIIM_SCAN_PORTS_3r_ENUM BCM56150_A0_CMIC_MIIM_SCAN_PORTS_3r_ENUM
#define CMIC_MIIM_SCAN_STATUSr_ENUM BCM56150_A0_CMIC_MIIM_SCAN_STATUSr_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM BCM56150_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM BCM56150_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM BCM56150_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ENUM BCM56150_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM BCM56150_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM BCM56150_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM BCM56150_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ENUM BCM56150_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM BCM56150_A0_CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM BCM56150_A0_CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM BCM56150_A0_CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_3r_ENUM BCM56150_A0_CMIC_MIIM_TX_PAUSE_STATUS_3r_ENUM
#define CMIC_MISC_CONTROLr_ENUM BCM56150_A0_CMIC_MISC_CONTROLr_ENUM
#define CMIC_MISC_STATUSr_ENUM BCM56150_A0_CMIC_MISC_STATUSr_ENUM
#define CMIC_MMU_COSLC_COUNT_ADDRr_ENUM BCM56150_A0_CMIC_MMU_COSLC_COUNT_ADDRr_ENUM
#define CMIC_MMU_COSLC_COUNT_DATAr_ENUM BCM56150_A0_CMIC_MMU_COSLC_COUNT_DATAr_ENUM
#define CMIC_OVERRIDE_STRAPr_ENUM BCM56150_A0_CMIC_OVERRIDE_STRAPr_ENUM
#define CMIC_PCIE_CONFIGr_ENUM BCM56150_A0_CMIC_PCIE_CONFIGr_ENUM
#define CMIC_PCIE_ERROR_STATUSr_ENUM BCM56150_A0_CMIC_PCIE_ERROR_STATUSr_ENUM
#define CMIC_PCIE_ERROR_STATUS_CLRr_ENUM BCM56150_A0_CMIC_PCIE_ERROR_STATUS_CLRr_ENUM
#define CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM BCM56150_A0_CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM
#define CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM BCM56150_A0_CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM
#define CMIC_PCIE_USERIF_STATUSr_ENUM BCM56150_A0_CMIC_PCIE_USERIF_STATUSr_ENUM
#define CMIC_PCIE_USERIF_STATUS_CLRr_ENUM BCM56150_A0_CMIC_PCIE_USERIF_STATUS_CLRr_ENUM
#define CMIC_PCIE_USERIF_STATUS_MASKr_ENUM BCM56150_A0_CMIC_PCIE_USERIF_STATUS_MASKr_ENUM
#define CMIC_PCIE_USERIF_TIMEOUTr_ENUM BCM56150_A0_CMIC_PCIE_USERIF_TIMEOUTr_ENUM
#define CMIC_PIO_IC_AR_ARB_MIr_ENUM BCM56150_A0_CMIC_PIO_IC_AR_ARB_MIr_ENUM
#define CMIC_PIO_IC_AR_ARB_MI0r_ENUM BCM56150_A0_CMIC_PIO_IC_AR_ARB_MI0r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI1r_ENUM BCM56150_A0_CMIC_PIO_IC_AR_ARB_MI1r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI2r_ENUM BCM56150_A0_CMIC_PIO_IC_AR_ARB_MI2r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI3r_ENUM BCM56150_A0_CMIC_PIO_IC_AR_ARB_MI3r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI4r_ENUM BCM56150_A0_CMIC_PIO_IC_AR_ARB_MI4r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI5r_ENUM BCM56150_A0_CMIC_PIO_IC_AR_ARB_MI5r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI6r_ENUM BCM56150_A0_CMIC_PIO_IC_AR_ARB_MI6r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI7r_ENUM BCM56150_A0_CMIC_PIO_IC_AR_ARB_MI7r_ENUM
#define CMIC_PIO_IC_AW_ARB_MIr_ENUM BCM56150_A0_CMIC_PIO_IC_AW_ARB_MIr_ENUM
#define CMIC_PIO_IC_AW_ARB_MI0r_ENUM BCM56150_A0_CMIC_PIO_IC_AW_ARB_MI0r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI1r_ENUM BCM56150_A0_CMIC_PIO_IC_AW_ARB_MI1r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI2r_ENUM BCM56150_A0_CMIC_PIO_IC_AW_ARB_MI2r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI3r_ENUM BCM56150_A0_CMIC_PIO_IC_AW_ARB_MI3r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI4r_ENUM BCM56150_A0_CMIC_PIO_IC_AW_ARB_MI4r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI5r_ENUM BCM56150_A0_CMIC_PIO_IC_AW_ARB_MI5r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI6r_ENUM BCM56150_A0_CMIC_PIO_IC_AW_ARB_MI6r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI7r_ENUM BCM56150_A0_CMIC_PIO_IC_AW_ARB_MI7r_ENUM
#define CMIC_PIO_IC_CFG_REG_0r_ENUM BCM56150_A0_CMIC_PIO_IC_CFG_REG_0r_ENUM
#define CMIC_PIO_IC_CFG_REG_1r_ENUM BCM56150_A0_CMIC_PIO_IC_CFG_REG_1r_ENUM
#define CMIC_PIO_IC_CFG_REG_2r_ENUM BCM56150_A0_CMIC_PIO_IC_CFG_REG_2r_ENUM
#define CMIC_PIO_IC_ID_REGr_ENUM BCM56150_A0_CMIC_PIO_IC_ID_REGr_ENUM
#define CMIC_PIO_IC_ID_REG_0r_ENUM BCM56150_A0_CMIC_PIO_IC_ID_REG_0r_ENUM
#define CMIC_PIO_IC_ID_REG_1r_ENUM BCM56150_A0_CMIC_PIO_IC_ID_REG_1r_ENUM
#define CMIC_PIO_IC_ID_REG_2r_ENUM BCM56150_A0_CMIC_PIO_IC_ID_REG_2r_ENUM
#define CMIC_PIO_IC_ID_REG_3r_ENUM BCM56150_A0_CMIC_PIO_IC_ID_REG_3r_ENUM
#define CMIC_PIO_IC_PER_REGr_ENUM BCM56150_A0_CMIC_PIO_IC_PER_REGr_ENUM
#define CMIC_PIO_IC_PER_REG_0r_ENUM BCM56150_A0_CMIC_PIO_IC_PER_REG_0r_ENUM
#define CMIC_PIO_IC_PER_REG_1r_ENUM BCM56150_A0_CMIC_PIO_IC_PER_REG_1r_ENUM
#define CMIC_PIO_IC_PER_REG_2r_ENUM BCM56150_A0_CMIC_PIO_IC_PER_REG_2r_ENUM
#define CMIC_PIO_IC_PER_REG_3r_ENUM BCM56150_A0_CMIC_PIO_IC_PER_REG_3r_ENUM
#define CMIC_PIO_MCS_ACCESS_PAGEr_ENUM BCM56150_A0_CMIC_PIO_MCS_ACCESS_PAGEr_ENUM
#define CMIC_PKT_COSr_ENUM BCM56150_A0_CMIC_PKT_COSr_ENUM
#define CMIC_PKT_COS_0r_ENUM BCM56150_A0_CMIC_PKT_COS_0r_ENUM
#define CMIC_PKT_COS_1r_ENUM BCM56150_A0_CMIC_PKT_COS_1r_ENUM
#define CMIC_PKT_COS_QUEUES_HIr_ENUM BCM56150_A0_CMIC_PKT_COS_QUEUES_HIr_ENUM
#define CMIC_PKT_COS_QUEUES_LOr_ENUM BCM56150_A0_CMIC_PKT_COS_QUEUES_LOr_ENUM
#define CMIC_PKT_COUNT_FROMCPUr_ENUM BCM56150_A0_CMIC_PKT_COUNT_FROMCPUr_ENUM
#define CMIC_PKT_COUNT_FROMCPU_MHr_ENUM BCM56150_A0_CMIC_PKT_COUNT_FROMCPU_MHr_ENUM
#define CMIC_PKT_COUNT_INTRr_ENUM BCM56150_A0_CMIC_PKT_COUNT_INTRr_ENUM
#define CMIC_PKT_COUNT_PIOr_ENUM BCM56150_A0_CMIC_PKT_COUNT_PIOr_ENUM
#define CMIC_PKT_COUNT_PIO_REPLYr_ENUM BCM56150_A0_CMIC_PKT_COUNT_PIO_REPLYr_ENUM
#define CMIC_PKT_COUNT_SCHANr_ENUM BCM56150_A0_CMIC_PKT_COUNT_SCHANr_ENUM
#define CMIC_PKT_COUNT_SCHAN_REPr_ENUM BCM56150_A0_CMIC_PKT_COUNT_SCHAN_REPr_ENUM
#define CMIC_PKT_COUNT_TOCPUDr_ENUM BCM56150_A0_CMIC_PKT_COUNT_TOCPUDr_ENUM
#define CMIC_PKT_COUNT_TOCPUDMr_ENUM BCM56150_A0_CMIC_PKT_COUNT_TOCPUDMr_ENUM
#define CMIC_PKT_COUNT_TOCPUEr_ENUM BCM56150_A0_CMIC_PKT_COUNT_TOCPUEr_ENUM
#define CMIC_PKT_COUNT_TOCPUEMr_ENUM BCM56150_A0_CMIC_PKT_COUNT_TOCPUEMr_ENUM
#define CMIC_PKT_CTRLr_ENUM BCM56150_A0_CMIC_PKT_CTRLr_ENUM
#define CMIC_PKT_ETHER_SIGr_ENUM BCM56150_A0_CMIC_PKT_ETHER_SIGr_ENUM
#define CMIC_PKT_LMAC0_HIr_ENUM BCM56150_A0_CMIC_PKT_LMAC0_HIr_ENUM
#define CMIC_PKT_LMAC0_LOr_ENUM BCM56150_A0_CMIC_PKT_LMAC0_LOr_ENUM
#define CMIC_PKT_LMAC1_HIr_ENUM BCM56150_A0_CMIC_PKT_LMAC1_HIr_ENUM
#define CMIC_PKT_LMAC1_LOr_ENUM BCM56150_A0_CMIC_PKT_LMAC1_LOr_ENUM
#define CMIC_PKT_LMAC_HIr_ENUM BCM56150_A0_CMIC_PKT_LMAC_HIr_ENUM
#define CMIC_PKT_LMAC_LOr_ENUM BCM56150_A0_CMIC_PKT_LMAC_LOr_ENUM
#define CMIC_PKT_PORTS_0r_ENUM BCM56150_A0_CMIC_PKT_PORTS_0r_ENUM
#define CMIC_PKT_PORTS_1r_ENUM BCM56150_A0_CMIC_PKT_PORTS_1r_ENUM
#define CMIC_PKT_PORTS_2r_ENUM BCM56150_A0_CMIC_PKT_PORTS_2r_ENUM
#define CMIC_PKT_PORTS_3r_ENUM BCM56150_A0_CMIC_PKT_PORTS_3r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRYr_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRYr_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM BCM56150_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM
#define CMIC_PKT_REASON_0_TYPEr_ENUM BCM56150_A0_CMIC_PKT_REASON_0_TYPEr_ENUM
#define CMIC_PKT_REASON_1_TYPEr_ENUM BCM56150_A0_CMIC_PKT_REASON_1_TYPEr_ENUM
#define CMIC_PKT_REASON_2_TYPEr_ENUM BCM56150_A0_CMIC_PKT_REASON_2_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM BCM56150_A0_CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM BCM56150_A0_CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_2_TYPEr_ENUM BCM56150_A0_CMIC_PKT_REASON_DIRECT_2_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_0_TYPEr_ENUM BCM56150_A0_CMIC_PKT_REASON_MINI_0_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_1_TYPEr_ENUM BCM56150_A0_CMIC_PKT_REASON_MINI_1_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_2_TYPEr_ENUM BCM56150_A0_CMIC_PKT_REASON_MINI_2_TYPEr_ENUM
#define CMIC_PKT_RMACr_ENUM BCM56150_A0_CMIC_PKT_RMACr_ENUM
#define CMIC_PKT_RMAC_HIr_ENUM BCM56150_A0_CMIC_PKT_RMAC_HIr_ENUM
#define CMIC_PKT_RMH0r_ENUM BCM56150_A0_CMIC_PKT_RMH0r_ENUM
#define CMIC_PKT_RMH1r_ENUM BCM56150_A0_CMIC_PKT_RMH1r_ENUM
#define CMIC_PKT_RMH2r_ENUM BCM56150_A0_CMIC_PKT_RMH2r_ENUM
#define CMIC_PKT_RMH3r_ENUM BCM56150_A0_CMIC_PKT_RMH3r_ENUM
#define CMIC_PKT_VLANr_ENUM BCM56150_A0_CMIC_PKT_VLANr_ENUM
#define CMIC_RATE_ADJUSTr_ENUM BCM56150_A0_CMIC_RATE_ADJUSTr_ENUM
#define CMIC_RATE_ADJUST_INT_MDIOr_ENUM BCM56150_A0_CMIC_RATE_ADJUST_INT_MDIOr_ENUM
#define CMIC_RPE_IRQ_STAT0r_ENUM BCM56150_A0_CMIC_RPE_IRQ_STAT0r_ENUM
#define CMIC_RPE_IRQ_STAT1r_ENUM BCM56150_A0_CMIC_RPE_IRQ_STAT1r_ENUM
#define CMIC_RPE_IRQ_STAT2r_ENUM BCM56150_A0_CMIC_RPE_IRQ_STAT2r_ENUM
#define CMIC_RPE_IRQ_STAT3r_ENUM BCM56150_A0_CMIC_RPE_IRQ_STAT3r_ENUM
#define CMIC_RPE_IRQ_STAT4r_ENUM BCM56150_A0_CMIC_RPE_IRQ_STAT4r_ENUM
#define CMIC_RPE_MAX_CELL_LIMITr_ENUM BCM56150_A0_CMIC_RPE_MAX_CELL_LIMITr_ENUM
#define CMIC_RPE_MIIM_ADDRESSr_ENUM BCM56150_A0_CMIC_RPE_MIIM_ADDRESSr_ENUM
#define CMIC_RPE_MIIM_CTRLr_ENUM BCM56150_A0_CMIC_RPE_MIIM_CTRLr_ENUM
#define CMIC_RPE_MIIM_PARAMr_ENUM BCM56150_A0_CMIC_RPE_MIIM_PARAMr_ENUM
#define CMIC_RPE_MIIM_READ_DATAr_ENUM BCM56150_A0_CMIC_RPE_MIIM_READ_DATAr_ENUM
#define CMIC_RPE_MIIM_STATr_ENUM BCM56150_A0_CMIC_RPE_MIIM_STATr_ENUM
#define CMIC_RPE_PCIE_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_RPE_PCIE_IRQ_MASK0r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_RPE_RCPU_IRQ_MASK0r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK1r_ENUM BCM56150_A0_CMIC_RPE_RCPU_IRQ_MASK1r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK2r_ENUM BCM56150_A0_CMIC_RPE_RCPU_IRQ_MASK2r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK3r_ENUM BCM56150_A0_CMIC_RPE_RCPU_IRQ_MASK3r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK4r_ENUM BCM56150_A0_CMIC_RPE_RCPU_IRQ_MASK4r_ENUM
#define CMIC_RPE_STATr_ENUM BCM56150_A0_CMIC_RPE_STATr_ENUM
#define CMIC_RPE_STAT_CLRr_ENUM BCM56150_A0_CMIC_RPE_STAT_CLRr_ENUM
#define CMIC_RPE_SW_INTR_CONFIGr_ENUM BCM56150_A0_CMIC_RPE_SW_INTR_CONFIGr_ENUM
#define CMIC_RPE_UC0_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_RPE_UC0_IRQ_MASK0r_ENUM
#define CMIC_RPE_UC1_IRQ_MASK0r_ENUM BCM56150_A0_CMIC_RPE_UC1_IRQ_MASK0r_ENUM
#define CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM BCM56150_A0_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM
#define CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM BCM56150_A0_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM
#define CMIC_RXBUF_CONFIGr_ENUM BCM56150_A0_CMIC_RXBUF_CONFIGr_ENUM
#define CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM BCM56150_A0_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM BCM56150_A0_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_RXBUF_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_RXBUF_ECCERR_CONTROLr_ENUM
#define CMIC_RXBUF_EPINTF_BUF_DEPTHr_ENUM BCM56150_A0_CMIC_RXBUF_EPINTF_BUF_DEPTHr_ENUM
#define CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr_ENUM BCM56150_A0_CMIC_RXBUF_EPINTF_MAX_INTERFACE_CREDITSr_ENUM
#define CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr_ENUM BCM56150_A0_CMIC_RXBUF_EPINTF_RELEASE_ALL_CREDITSr_ENUM
#define CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM BCM56150_A0_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM BCM56150_A0_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_SBUS_RING_MAPr_ENUM BCM56150_A0_CMIC_SBUS_RING_MAPr_ENUM
#define CMIC_SBUS_RING_MAP_0_7r_ENUM BCM56150_A0_CMIC_SBUS_RING_MAP_0_7r_ENUM
#define CMIC_SBUS_RING_MAP_16_23r_ENUM BCM56150_A0_CMIC_SBUS_RING_MAP_16_23r_ENUM
#define CMIC_SBUS_RING_MAP_24_31r_ENUM BCM56150_A0_CMIC_SBUS_RING_MAP_24_31r_ENUM
#define CMIC_SBUS_RING_MAP_32_39r_ENUM BCM56150_A0_CMIC_SBUS_RING_MAP_32_39r_ENUM
#define CMIC_SBUS_RING_MAP_40_47r_ENUM BCM56150_A0_CMIC_SBUS_RING_MAP_40_47r_ENUM
#define CMIC_SBUS_RING_MAP_48_55r_ENUM BCM56150_A0_CMIC_SBUS_RING_MAP_48_55r_ENUM
#define CMIC_SBUS_RING_MAP_56_63r_ENUM BCM56150_A0_CMIC_SBUS_RING_MAP_56_63r_ENUM
#define CMIC_SBUS_RING_MAP_8_15r_ENUM BCM56150_A0_CMIC_SBUS_RING_MAP_8_15r_ENUM
#define CMIC_SBUS_TIMEOUTr_ENUM BCM56150_A0_CMIC_SBUS_TIMEOUTr_ENUM
#define CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM BCM56150_A0_CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM
#define CMIC_SEMAPHOREr_ENUM BCM56150_A0_CMIC_SEMAPHOREr_ENUM
#define CMIC_SEMAPHORE_1r_ENUM BCM56150_A0_CMIC_SEMAPHORE_1r_ENUM
#define CMIC_SEMAPHORE_10r_ENUM BCM56150_A0_CMIC_SEMAPHORE_10r_ENUM
#define CMIC_SEMAPHORE_10_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_10_SHADOWr_ENUM
#define CMIC_SEMAPHORE_11r_ENUM BCM56150_A0_CMIC_SEMAPHORE_11r_ENUM
#define CMIC_SEMAPHORE_11_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_11_SHADOWr_ENUM
#define CMIC_SEMAPHORE_12r_ENUM BCM56150_A0_CMIC_SEMAPHORE_12r_ENUM
#define CMIC_SEMAPHORE_12_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_12_SHADOWr_ENUM
#define CMIC_SEMAPHORE_13r_ENUM BCM56150_A0_CMIC_SEMAPHORE_13r_ENUM
#define CMIC_SEMAPHORE_13_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_13_SHADOWr_ENUM
#define CMIC_SEMAPHORE_14r_ENUM BCM56150_A0_CMIC_SEMAPHORE_14r_ENUM
#define CMIC_SEMAPHORE_14_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_14_SHADOWr_ENUM
#define CMIC_SEMAPHORE_15r_ENUM BCM56150_A0_CMIC_SEMAPHORE_15r_ENUM
#define CMIC_SEMAPHORE_15_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_15_SHADOWr_ENUM
#define CMIC_SEMAPHORE_16r_ENUM BCM56150_A0_CMIC_SEMAPHORE_16r_ENUM
#define CMIC_SEMAPHORE_16_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_16_SHADOWr_ENUM
#define CMIC_SEMAPHORE_17r_ENUM BCM56150_A0_CMIC_SEMAPHORE_17r_ENUM
#define CMIC_SEMAPHORE_17_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_17_SHADOWr_ENUM
#define CMIC_SEMAPHORE_18r_ENUM BCM56150_A0_CMIC_SEMAPHORE_18r_ENUM
#define CMIC_SEMAPHORE_18_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_18_SHADOWr_ENUM
#define CMIC_SEMAPHORE_19r_ENUM BCM56150_A0_CMIC_SEMAPHORE_19r_ENUM
#define CMIC_SEMAPHORE_19_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_19_SHADOWr_ENUM
#define CMIC_SEMAPHORE_1_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_1_SHADOWr_ENUM
#define CMIC_SEMAPHORE_2r_ENUM BCM56150_A0_CMIC_SEMAPHORE_2r_ENUM
#define CMIC_SEMAPHORE_20r_ENUM BCM56150_A0_CMIC_SEMAPHORE_20r_ENUM
#define CMIC_SEMAPHORE_20_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_20_SHADOWr_ENUM
#define CMIC_SEMAPHORE_21r_ENUM BCM56150_A0_CMIC_SEMAPHORE_21r_ENUM
#define CMIC_SEMAPHORE_21_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_21_SHADOWr_ENUM
#define CMIC_SEMAPHORE_22r_ENUM BCM56150_A0_CMIC_SEMAPHORE_22r_ENUM
#define CMIC_SEMAPHORE_22_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_22_SHADOWr_ENUM
#define CMIC_SEMAPHORE_23r_ENUM BCM56150_A0_CMIC_SEMAPHORE_23r_ENUM
#define CMIC_SEMAPHORE_23_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_23_SHADOWr_ENUM
#define CMIC_SEMAPHORE_24r_ENUM BCM56150_A0_CMIC_SEMAPHORE_24r_ENUM
#define CMIC_SEMAPHORE_24_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_24_SHADOWr_ENUM
#define CMIC_SEMAPHORE_25r_ENUM BCM56150_A0_CMIC_SEMAPHORE_25r_ENUM
#define CMIC_SEMAPHORE_25_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_25_SHADOWr_ENUM
#define CMIC_SEMAPHORE_26r_ENUM BCM56150_A0_CMIC_SEMAPHORE_26r_ENUM
#define CMIC_SEMAPHORE_26_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_26_SHADOWr_ENUM
#define CMIC_SEMAPHORE_27r_ENUM BCM56150_A0_CMIC_SEMAPHORE_27r_ENUM
#define CMIC_SEMAPHORE_27_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_27_SHADOWr_ENUM
#define CMIC_SEMAPHORE_28r_ENUM BCM56150_A0_CMIC_SEMAPHORE_28r_ENUM
#define CMIC_SEMAPHORE_28_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_28_SHADOWr_ENUM
#define CMIC_SEMAPHORE_29r_ENUM BCM56150_A0_CMIC_SEMAPHORE_29r_ENUM
#define CMIC_SEMAPHORE_29_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_29_SHADOWr_ENUM
#define CMIC_SEMAPHORE_2_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_2_SHADOWr_ENUM
#define CMIC_SEMAPHORE_3r_ENUM BCM56150_A0_CMIC_SEMAPHORE_3r_ENUM
#define CMIC_SEMAPHORE_30r_ENUM BCM56150_A0_CMIC_SEMAPHORE_30r_ENUM
#define CMIC_SEMAPHORE_30_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_30_SHADOWr_ENUM
#define CMIC_SEMAPHORE_31r_ENUM BCM56150_A0_CMIC_SEMAPHORE_31r_ENUM
#define CMIC_SEMAPHORE_31_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_31_SHADOWr_ENUM
#define CMIC_SEMAPHORE_32r_ENUM BCM56150_A0_CMIC_SEMAPHORE_32r_ENUM
#define CMIC_SEMAPHORE_32_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_32_SHADOWr_ENUM
#define CMIC_SEMAPHORE_3_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_3_SHADOWr_ENUM
#define CMIC_SEMAPHORE_4r_ENUM BCM56150_A0_CMIC_SEMAPHORE_4r_ENUM
#define CMIC_SEMAPHORE_4_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_4_SHADOWr_ENUM
#define CMIC_SEMAPHORE_5r_ENUM BCM56150_A0_CMIC_SEMAPHORE_5r_ENUM
#define CMIC_SEMAPHORE_5_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_5_SHADOWr_ENUM
#define CMIC_SEMAPHORE_6r_ENUM BCM56150_A0_CMIC_SEMAPHORE_6r_ENUM
#define CMIC_SEMAPHORE_6_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_6_SHADOWr_ENUM
#define CMIC_SEMAPHORE_7r_ENUM BCM56150_A0_CMIC_SEMAPHORE_7r_ENUM
#define CMIC_SEMAPHORE_7_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_7_SHADOWr_ENUM
#define CMIC_SEMAPHORE_8r_ENUM BCM56150_A0_CMIC_SEMAPHORE_8r_ENUM
#define CMIC_SEMAPHORE_8_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_8_SHADOWr_ENUM
#define CMIC_SEMAPHORE_9r_ENUM BCM56150_A0_CMIC_SEMAPHORE_9r_ENUM
#define CMIC_SEMAPHORE_9_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_9_SHADOWr_ENUM
#define CMIC_SEMAPHORE_SHADOWr_ENUM BCM56150_A0_CMIC_SEMAPHORE_SHADOWr_ENUM
#define CMIC_SRAM_TM0_CONTROLr_ENUM BCM56150_A0_CMIC_SRAM_TM0_CONTROLr_ENUM
#define CMIC_SRAM_TM1_CONTROLr_ENUM BCM56150_A0_CMIC_SRAM_TM1_CONTROLr_ENUM
#define CMIC_SRAM_TM2_CONTROLr_ENUM BCM56150_A0_CMIC_SRAM_TM2_CONTROLr_ENUM
#define CMIC_SRAM_TM3_CONTROLr_ENUM BCM56150_A0_CMIC_SRAM_TM3_CONTROLr_ENUM
#define CMIC_SW_RSTr_ENUM BCM56150_A0_CMIC_SW_RSTr_ENUM
#define CMIC_TIM0_TIMER1BGLOADr_ENUM BCM56150_A0_CMIC_TIM0_TIMER1BGLOADr_ENUM
#define CMIC_TIM0_TIMER1CONTROLr_ENUM BCM56150_A0_CMIC_TIM0_TIMER1CONTROLr_ENUM
#define CMIC_TIM0_TIMER1INTCLRr_ENUM BCM56150_A0_CMIC_TIM0_TIMER1INTCLRr_ENUM
#define CMIC_TIM0_TIMER1LOADr_ENUM BCM56150_A0_CMIC_TIM0_TIMER1LOADr_ENUM
#define CMIC_TIM0_TIMER1MISr_ENUM BCM56150_A0_CMIC_TIM0_TIMER1MISr_ENUM
#define CMIC_TIM0_TIMER1RISr_ENUM BCM56150_A0_CMIC_TIM0_TIMER1RISr_ENUM
#define CMIC_TIM0_TIMER1VALUEr_ENUM BCM56150_A0_CMIC_TIM0_TIMER1VALUEr_ENUM
#define CMIC_TIM0_TIMER2BGLOADr_ENUM BCM56150_A0_CMIC_TIM0_TIMER2BGLOADr_ENUM
#define CMIC_TIM0_TIMER2CONTROLr_ENUM BCM56150_A0_CMIC_TIM0_TIMER2CONTROLr_ENUM
#define CMIC_TIM0_TIMER2INTCLRr_ENUM BCM56150_A0_CMIC_TIM0_TIMER2INTCLRr_ENUM
#define CMIC_TIM0_TIMER2LOADr_ENUM BCM56150_A0_CMIC_TIM0_TIMER2LOADr_ENUM
#define CMIC_TIM0_TIMER2MISr_ENUM BCM56150_A0_CMIC_TIM0_TIMER2MISr_ENUM
#define CMIC_TIM0_TIMER2RISr_ENUM BCM56150_A0_CMIC_TIM0_TIMER2RISr_ENUM
#define CMIC_TIM0_TIMER2VALUEr_ENUM BCM56150_A0_CMIC_TIM0_TIMER2VALUEr_ENUM
#define CMIC_TIM0_TIMERBGLOADr_ENUM BCM56150_A0_CMIC_TIM0_TIMERBGLOADr_ENUM
#define CMIC_TIM0_TIMERCONTROLr_ENUM BCM56150_A0_CMIC_TIM0_TIMERCONTROLr_ENUM
#define CMIC_TIM0_TIMERITCRr_ENUM BCM56150_A0_CMIC_TIM0_TIMERITCRr_ENUM
#define CMIC_TIM0_TIMERITOPr_ENUM BCM56150_A0_CMIC_TIM0_TIMERITOPr_ENUM
#define CMIC_TIM0_TIMERINTCLRr_ENUM BCM56150_A0_CMIC_TIM0_TIMERINTCLRr_ENUM
#define CMIC_TIM0_TIMERLOADr_ENUM BCM56150_A0_CMIC_TIM0_TIMERLOADr_ENUM
#define CMIC_TIM0_TIMERMISr_ENUM BCM56150_A0_CMIC_TIM0_TIMERMISr_ENUM
#define CMIC_TIM0_TIMERPCELLID0r_ENUM BCM56150_A0_CMIC_TIM0_TIMERPCELLID0r_ENUM
#define CMIC_TIM0_TIMERPCELLID1r_ENUM BCM56150_A0_CMIC_TIM0_TIMERPCELLID1r_ENUM
#define CMIC_TIM0_TIMERPCELLID2r_ENUM BCM56150_A0_CMIC_TIM0_TIMERPCELLID2r_ENUM
#define CMIC_TIM0_TIMERPCELLID3r_ENUM BCM56150_A0_CMIC_TIM0_TIMERPCELLID3r_ENUM
#define CMIC_TIM0_TIMERPERIPHID0r_ENUM BCM56150_A0_CMIC_TIM0_TIMERPERIPHID0r_ENUM
#define CMIC_TIM0_TIMERPERIPHID1r_ENUM BCM56150_A0_CMIC_TIM0_TIMERPERIPHID1r_ENUM
#define CMIC_TIM0_TIMERPERIPHID2r_ENUM BCM56150_A0_CMIC_TIM0_TIMERPERIPHID2r_ENUM
#define CMIC_TIM0_TIMERPERIPHID3r_ENUM BCM56150_A0_CMIC_TIM0_TIMERPERIPHID3r_ENUM
#define CMIC_TIM0_TIMERRISr_ENUM BCM56150_A0_CMIC_TIM0_TIMERRISr_ENUM
#define CMIC_TIM0_TIMERVALUEr_ENUM BCM56150_A0_CMIC_TIM0_TIMERVALUEr_ENUM
#define CMIC_TIM1_TIMER1BGLOADr_ENUM BCM56150_A0_CMIC_TIM1_TIMER1BGLOADr_ENUM
#define CMIC_TIM1_TIMER1CONTROLr_ENUM BCM56150_A0_CMIC_TIM1_TIMER1CONTROLr_ENUM
#define CMIC_TIM1_TIMER1INTCLRr_ENUM BCM56150_A0_CMIC_TIM1_TIMER1INTCLRr_ENUM
#define CMIC_TIM1_TIMER1LOADr_ENUM BCM56150_A0_CMIC_TIM1_TIMER1LOADr_ENUM
#define CMIC_TIM1_TIMER1MISr_ENUM BCM56150_A0_CMIC_TIM1_TIMER1MISr_ENUM
#define CMIC_TIM1_TIMER1RISr_ENUM BCM56150_A0_CMIC_TIM1_TIMER1RISr_ENUM
#define CMIC_TIM1_TIMER1VALUEr_ENUM BCM56150_A0_CMIC_TIM1_TIMER1VALUEr_ENUM
#define CMIC_TIM1_TIMER2BGLOADr_ENUM BCM56150_A0_CMIC_TIM1_TIMER2BGLOADr_ENUM
#define CMIC_TIM1_TIMER2CONTROLr_ENUM BCM56150_A0_CMIC_TIM1_TIMER2CONTROLr_ENUM
#define CMIC_TIM1_TIMER2INTCLRr_ENUM BCM56150_A0_CMIC_TIM1_TIMER2INTCLRr_ENUM
#define CMIC_TIM1_TIMER2LOADr_ENUM BCM56150_A0_CMIC_TIM1_TIMER2LOADr_ENUM
#define CMIC_TIM1_TIMER2MISr_ENUM BCM56150_A0_CMIC_TIM1_TIMER2MISr_ENUM
#define CMIC_TIM1_TIMER2RISr_ENUM BCM56150_A0_CMIC_TIM1_TIMER2RISr_ENUM
#define CMIC_TIM1_TIMER2VALUEr_ENUM BCM56150_A0_CMIC_TIM1_TIMER2VALUEr_ENUM
#define CMIC_TIM1_TIMERBGLOADr_ENUM BCM56150_A0_CMIC_TIM1_TIMERBGLOADr_ENUM
#define CMIC_TIM1_TIMERCONTROLr_ENUM BCM56150_A0_CMIC_TIM1_TIMERCONTROLr_ENUM
#define CMIC_TIM1_TIMERITCRr_ENUM BCM56150_A0_CMIC_TIM1_TIMERITCRr_ENUM
#define CMIC_TIM1_TIMERITOPr_ENUM BCM56150_A0_CMIC_TIM1_TIMERITOPr_ENUM
#define CMIC_TIM1_TIMERINTCLRr_ENUM BCM56150_A0_CMIC_TIM1_TIMERINTCLRr_ENUM
#define CMIC_TIM1_TIMERLOADr_ENUM BCM56150_A0_CMIC_TIM1_TIMERLOADr_ENUM
#define CMIC_TIM1_TIMERMISr_ENUM BCM56150_A0_CMIC_TIM1_TIMERMISr_ENUM
#define CMIC_TIM1_TIMERPCELLID0r_ENUM BCM56150_A0_CMIC_TIM1_TIMERPCELLID0r_ENUM
#define CMIC_TIM1_TIMERPCELLID1r_ENUM BCM56150_A0_CMIC_TIM1_TIMERPCELLID1r_ENUM
#define CMIC_TIM1_TIMERPCELLID2r_ENUM BCM56150_A0_CMIC_TIM1_TIMERPCELLID2r_ENUM
#define CMIC_TIM1_TIMERPCELLID3r_ENUM BCM56150_A0_CMIC_TIM1_TIMERPCELLID3r_ENUM
#define CMIC_TIM1_TIMERPERIPHID0r_ENUM BCM56150_A0_CMIC_TIM1_TIMERPERIPHID0r_ENUM
#define CMIC_TIM1_TIMERPERIPHID1r_ENUM BCM56150_A0_CMIC_TIM1_TIMERPERIPHID1r_ENUM
#define CMIC_TIM1_TIMERPERIPHID2r_ENUM BCM56150_A0_CMIC_TIM1_TIMERPERIPHID2r_ENUM
#define CMIC_TIM1_TIMERPERIPHID3r_ENUM BCM56150_A0_CMIC_TIM1_TIMERPERIPHID3r_ENUM
#define CMIC_TIM1_TIMERRISr_ENUM BCM56150_A0_CMIC_TIM1_TIMERRISr_ENUM
#define CMIC_TIM1_TIMERVALUEr_ENUM BCM56150_A0_CMIC_TIM1_TIMERVALUEr_ENUM
#define CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_CAPTURE_STATUS_1r_ENUM BCM56150_A0_CMIC_TIMESYNC_CAPTURE_STATUS_1r_ENUM
#define CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r_ENUM BCM56150_A0_CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r_ENUM
#define CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr_ENUM BCM56150_A0_CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr_ENUM
#define CMIC_TIMESYNC_FIFO_STATUSr_ENUM BCM56150_A0_CMIC_TIMESYNC_FIFO_STATUSr_ENUM
#define CMIC_TIMESYNC_GPIO_0_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_0_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_1_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_1_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_2_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_2_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_3_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_3_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_4_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_4_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_5_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_5_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_INPUT_DIVISORr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_ENUM BCM56150_A0_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_ENUM
#define CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_ENUM BCM56150_A0_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_ENUM
#define CMIC_TIMESYNC_INTERRUPT_CLRr_ENUM BCM56150_A0_CMIC_TIMESYNC_INTERRUPT_CLRr_ENUM
#define CMIC_TIMESYNC_INTERRUPT_ENABLEr_ENUM BCM56150_A0_CMIC_TIMESYNC_INTERRUPT_ENABLEr_ENUM
#define CMIC_TIMESYNC_INTERRUPT_STATUSr_ENUM BCM56150_A0_CMIC_TIMESYNC_INTERRUPT_STATUSr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr_ENUM BCM56150_A0_CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr_ENUM BCM56150_A0_CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr_ENUM
#define CMIC_TIMESYNC_TIME_CAPTURE_MODEr_ENUM BCM56150_A0_CMIC_TIMESYNC_TIME_CAPTURE_MODEr_ENUM
#define CMIC_TIMESYNC_TS0_COUNTER_ENABLEr_ENUM BCM56150_A0_CMIC_TIMESYNC_TS0_COUNTER_ENABLEr_ENUM
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr_ENUM BCM56150_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr_ENUM
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_ENUM BCM56150_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_ENUM
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_ENUM BCM56150_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_ENUM
#define CMIC_TIMESYNC_TS1_COUNTER_ENABLEr_ENUM BCM56150_A0_CMIC_TIMESYNC_TS1_COUNTER_ENABLEr_ENUM
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr_ENUM BCM56150_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr_ENUM
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr_ENUM BCM56150_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr_ENUM
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr_ENUM BCM56150_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr_ENUM
#define CMIC_TIMESYNC_TS_COUNTER_ENABLEr_ENUM BCM56150_A0_CMIC_TIMESYNC_TS_COUNTER_ENABLEr_ENUM
#define CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr_ENUM BCM56150_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr_ENUM
#define CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr_ENUM BCM56150_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr_ENUM
#define CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr_ENUM BCM56150_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr_ENUM
#define CMIC_TXBUF_CMC0_PKT_CNTr_ENUM BCM56150_A0_CMIC_TXBUF_CMC0_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC1_PKT_CNTr_ENUM BCM56150_A0_CMIC_TXBUF_CMC1_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC2_PKT_CNTr_ENUM BCM56150_A0_CMIC_TXBUF_CMC2_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC_PKT_CNTr_ENUM BCM56150_A0_CMIC_TXBUF_CMC_PKT_CNTr_ENUM
#define CMIC_TXBUF_CONFIGr_ENUM BCM56150_A0_CMIC_TXBUF_CONFIGr_ENUM
#define CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM BCM56150_A0_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM BCM56150_A0_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_TXBUF_DEBUGr_ENUM BCM56150_A0_CMIC_TXBUF_DEBUGr_ENUM
#define CMIC_TXBUF_ECCERR_CONTROLr_ENUM BCM56150_A0_CMIC_TXBUF_ECCERR_CONTROLr_ENUM
#define CMIC_TXBUF_IPINTF_BUF_DEPTHr_ENUM BCM56150_A0_CMIC_TXBUF_IPINTF_BUF_DEPTHr_ENUM
#define CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr_ENUM BCM56150_A0_CMIC_TXBUF_IPINTF_INTERFACE_CREDITSr_ENUM
#define CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM BCM56150_A0_CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM
#define CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM BCM56150_A0_CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM
#define CMIC_TXBUF_RPE_PKT_CNTr_ENUM BCM56150_A0_CMIC_TXBUF_RPE_PKT_CNTr_ENUM
#define CMIC_TXBUF_STATr_ENUM BCM56150_A0_CMIC_TXBUF_STATr_ENUM
#define CMIC_TXBUF_STAT_CLRr_ENUM BCM56150_A0_CMIC_TXBUF_STAT_CLRr_ENUM
#define CMIC_UC0_CONFIGr_ENUM BCM56150_A0_CMIC_UC0_CONFIGr_ENUM
#define CMIC_UC1_CONFIGr_ENUM BCM56150_A0_CMIC_UC1_CONFIGr_ENUM
#define CMIC_UC_CONFIGr_ENUM BCM56150_A0_CMIC_UC_CONFIGr_ENUM
#define CNG0COSDROPRATEr_ENUM BCM56150_A0_CNG0COSDROPRATEr_ENUM
#define CNG1COSDROPRATEr_ENUM BCM56150_A0_CNG1COSDROPRATEr_ENUM
#define CNGCOSPKTLIMIT0r_ENUM BCM56150_A0_CNGCOSPKTLIMIT0r_ENUM
#define CNGCOSPKTLIMIT1r_ENUM BCM56150_A0_CNGCOSPKTLIMIT1r_ENUM
#define CNGDROPCOUNTr_ENUM BCM56150_A0_CNGDROPCOUNTr_ENUM
#define CNGDROPCOUNT0r_ENUM BCM56150_A0_CNGDROPCOUNT0r_ENUM
#define CNGDROPCOUNT1r_ENUM BCM56150_A0_CNGDROPCOUNT1r_ENUM
#define CNGPORTPKTLIMITr_ENUM BCM56150_A0_CNGPORTPKTLIMITr_ENUM
#define CNGPORTPKTLIMIT0r_ENUM BCM56150_A0_CNGPORTPKTLIMIT0r_ENUM
#define CNGPORTPKTLIMIT1r_ENUM BCM56150_A0_CNGPORTPKTLIMIT1r_ENUM
#define CNG_MAPr_ENUM BCM56150_A0_CNG_MAPr_ENUM
#define COMMAND_CONFIGr_ENUM BCM56150_A0_COMMAND_CONFIGr_ENUM
#define COSLCCOUNTr_ENUM BCM56150_A0_COSLCCOUNTr_ENUM
#define COSPKTCOUNTr_ENUM BCM56150_A0_COSPKTCOUNTr_ENUM
#define COS_MAP_SELr_ENUM BCM56150_A0_COS_MAP_SELr_ENUM
#define CPU_CONTROL_0r_ENUM BCM56150_A0_CPU_CONTROL_0r_ENUM
#define CPU_CONTROL_1r_ENUM BCM56150_A0_CPU_CONTROL_1r_ENUM
#define CPU_CONTROL_Mr_ENUM BCM56150_A0_CPU_CONTROL_Mr_ENUM
#define CPU_COS_CAM_BIST_CONFIGr_ENUM BCM56150_A0_CPU_COS_CAM_BIST_CONFIGr_ENUM
#define CPU_COS_CAM_BIST_DBG_DATAr_ENUM BCM56150_A0_CPU_COS_CAM_BIST_DBG_DATAr_ENUM
#define CPU_COS_CAM_BIST_STATUSr_ENUM BCM56150_A0_CPU_COS_CAM_BIST_STATUSr_ENUM
#define CPU_COS_CAM_DBGCTRLr_ENUM BCM56150_A0_CPU_COS_CAM_DBGCTRLr_ENUM
#define CPU_COS_MAPm_ENUM BCM56150_A0_CPU_COS_MAPm_ENUM
#define CPU_COS_MAP_DATA_ONLYm_ENUM BCM56150_A0_CPU_COS_MAP_DATA_ONLYm_ENUM
#define CPU_COS_MAP_ONLYm_ENUM BCM56150_A0_CPU_COS_MAP_ONLYm_ENUM
#define CPU_TS_MAPm_ENUM BCM56150_A0_CPU_TS_MAPm_ENUM
#define DOS_CONTROLr_ENUM BCM56150_A0_DOS_CONTROLr_ENUM
#define DOS_CONTROL_2r_ENUM BCM56150_A0_DOS_CONTROL_2r_ENUM
#define DROP_CONTROL_0r_ENUM BCM56150_A0_DROP_CONTROL_0r_ENUM
#define DSCP_CONTROLr_ENUM BCM56150_A0_DSCP_CONTROLr_ENUM
#define DSCP_TABLEm_ENUM BCM56150_A0_DSCP_TABLEm_ENUM
#define DYNCELLCOUNTr_ENUM BCM56150_A0_DYNCELLCOUNTr_ENUM
#define DYNCELLLIMITr_ENUM BCM56150_A0_DYNCELLLIMITr_ENUM
#define DYNPKTCNTPORTr_ENUM BCM56150_A0_DYNPKTCNTPORTr_ENUM
#define DYNRESETLIMPORTr_ENUM BCM56150_A0_DYNRESETLIMPORTr_ENUM
#define DYNXQCNTPORTr_ENUM BCM56150_A0_DYNXQCNTPORTr_ENUM
#define E2EFC_CNT_ATTRr_ENUM BCM56150_A0_E2EFC_CNT_ATTRr_ENUM
#define E2EFC_CNT_DISC_LIMITr_ENUM BCM56150_A0_E2EFC_CNT_DISC_LIMITr_ENUM
#define E2EFC_CNT_RESET_LIMITr_ENUM BCM56150_A0_E2EFC_CNT_RESET_LIMITr_ENUM
#define E2EFC_CNT_SET_LIMITr_ENUM BCM56150_A0_E2EFC_CNT_SET_LIMITr_ENUM
#define E2EFC_CNT_VALr_ENUM BCM56150_A0_E2EFC_CNT_VALr_ENUM
#define E2EFC_CONFIGr_ENUM BCM56150_A0_E2EFC_CONFIGr_ENUM
#define E2EFC_HG_MAX_TX_TIMERr_ENUM BCM56150_A0_E2EFC_HG_MAX_TX_TIMERr_ENUM
#define E2EFC_HG_MIN_TX_TIMERr_ENUM BCM56150_A0_E2EFC_HG_MIN_TX_TIMERr_ENUM
#define E2EFC_IBP_ENr_ENUM BCM56150_A0_E2EFC_IBP_ENr_ENUM
#define E2EFC_IBP_HG_RMODr_ENUM BCM56150_A0_E2EFC_IBP_HG_RMODr_ENUM
#define E2EFC_PARITYERRORPTRr_ENUM BCM56150_A0_E2EFC_PARITYERRORPTRr_ENUM
#define E2EFC_RMOD_CFGr_ENUM BCM56150_A0_E2EFC_RMOD_CFGr_ENUM
#define E2EFC_RX_RMODIDr_ENUM BCM56150_A0_E2EFC_RX_RMODIDr_ENUM
#define E2EFC_RX_RMT_IBP0r_ENUM BCM56150_A0_E2EFC_RX_RMT_IBP0r_ENUM
#define E2EFC_RX_RMT_TIMEOUTr_ENUM BCM56150_A0_E2EFC_RX_RMT_TIMEOUTr_ENUM
#define E2EFC_TX_RMODIDr_ENUM BCM56150_A0_E2EFC_TX_RMODIDr_ENUM
#define E2EFC_TX_RMT_DISC0r_ENUM BCM56150_A0_E2EFC_TX_RMT_DISC0r_ENUM
#define E2EFC_TX_RMT_DISC1r_ENUM BCM56150_A0_E2EFC_TX_RMT_DISC1r_ENUM
#define E2EFC_TX_RMT_IBP0r_ENUM BCM56150_A0_E2EFC_TX_RMT_IBP0r_ENUM
#define E2EFC_TX_RMT_IBP1r_ENUM BCM56150_A0_E2EFC_TX_RMT_IBP1r_ENUM
#define E2E_HOL_RX_DA_LSr_ENUM BCM56150_A0_E2E_HOL_RX_DA_LSr_ENUM
#define E2E_HOL_RX_DA_MSr_ENUM BCM56150_A0_E2E_HOL_RX_DA_MSr_ENUM
#define E2E_HOL_RX_LENGTH_TYPEr_ENUM BCM56150_A0_E2E_HOL_RX_LENGTH_TYPEr_ENUM
#define E2E_HOL_RX_OPCODEr_ENUM BCM56150_A0_E2E_HOL_RX_OPCODEr_ENUM
#define E2E_IBP_RX_DA_LSr_ENUM BCM56150_A0_E2E_IBP_RX_DA_LSr_ENUM
#define E2E_IBP_RX_DA_MSr_ENUM BCM56150_A0_E2E_IBP_RX_DA_MSr_ENUM
#define E2E_IBP_RX_LENGTH_TYPEr_ENUM BCM56150_A0_E2E_IBP_RX_LENGTH_TYPEr_ENUM
#define E2E_IBP_RX_OPCODEr_ENUM BCM56150_A0_E2E_IBP_RX_OPCODEr_ENUM
#define EAVBUCKETCONFIG_EXTr_ENUM BCM56150_A0_EAVBUCKETCONFIG_EXTr_ENUM
#define EEE_BB_ENABLEr_ENUM BCM56150_A0_EEE_BB_ENABLEr_ENUM
#define EEE_BB_TX_Nr_ENUM BCM56150_A0_EEE_BB_TX_Nr_ENUM
#define EEE_GLOBAL_BUF_THRESHr_ENUM BCM56150_A0_EEE_GLOBAL_BUF_THRESHr_ENUM
#define EEE_LIMIT_STATEr_ENUM BCM56150_A0_EEE_LIMIT_STATEr_ENUM
#define EEE_LPI_STATEr_ENUM BCM56150_A0_EEE_LPI_STATEr_ENUM
#define EEE_MAX_PKT_LATr_ENUM BCM56150_A0_EEE_MAX_PKT_LATr_ENUM
#define EEE_MAX_PKT_LAT_0r_ENUM BCM56150_A0_EEE_MAX_PKT_LAT_0r_ENUM
#define EEE_MAX_PKT_LAT_1r_ENUM BCM56150_A0_EEE_MAX_PKT_LAT_1r_ENUM
#define EEE_MAX_PKT_LAT_2r_ENUM BCM56150_A0_EEE_MAX_PKT_LAT_2r_ENUM
#define EEE_MAX_PKT_LAT_3r_ENUM BCM56150_A0_EEE_MAX_PKT_LAT_3r_ENUM
#define EEE_PKT_TIMERr_ENUM BCM56150_A0_EEE_PKT_TIMERr_ENUM
#define EEE_PKT_TIMER_0r_ENUM BCM56150_A0_EEE_PKT_TIMER_0r_ENUM
#define EEE_PKT_TIMER_1r_ENUM BCM56150_A0_EEE_PKT_TIMER_1r_ENUM
#define EEE_PKT_TIMER_2r_ENUM BCM56150_A0_EEE_PKT_TIMER_2r_ENUM
#define EEE_PKT_TIMER_3r_ENUM BCM56150_A0_EEE_PKT_TIMER_3r_ENUM
#define EEE_PKT_TIMER_4r_ENUM BCM56150_A0_EEE_PKT_TIMER_4r_ENUM
#define EEE_PKT_TIMER_5r_ENUM BCM56150_A0_EEE_PKT_TIMER_5r_ENUM
#define EEE_PKT_TIMER_6r_ENUM BCM56150_A0_EEE_PKT_TIMER_6r_ENUM
#define EEE_PKT_TIMER_7r_ENUM BCM56150_A0_EEE_PKT_TIMER_7r_ENUM
#define EEE_PROFILE_SELr_ENUM BCM56150_A0_EEE_PROFILE_SELr_ENUM
#define EEE_PROFILE_SEL_0r_ENUM BCM56150_A0_EEE_PROFILE_SEL_0r_ENUM
#define EEE_PROFILE_SEL_1r_ENUM BCM56150_A0_EEE_PROFILE_SEL_1r_ENUM
#define EEE_PROFILE_SEL_2r_ENUM BCM56150_A0_EEE_PROFILE_SEL_2r_ENUM
#define EEE_PROFILE_SEL_3r_ENUM BCM56150_A0_EEE_PROFILE_SEL_3r_ENUM
#define EEE_PROFILE_SEL_4r_ENUM BCM56150_A0_EEE_PROFILE_SEL_4r_ENUM
#define EEE_PROFILE_SEL_5r_ENUM BCM56150_A0_EEE_PROFILE_SEL_5r_ENUM
#define EEE_PROFILE_SEL_6r_ENUM BCM56150_A0_EEE_PROFILE_SEL_6r_ENUM
#define EEE_PROFILE_SEL_7r_ENUM BCM56150_A0_EEE_PROFILE_SEL_7r_ENUM
#define EEE_QUEUE_THRESHr_ENUM BCM56150_A0_EEE_QUEUE_THRESHr_ENUM
#define EEE_QUEUE_THRESH_0r_ENUM BCM56150_A0_EEE_QUEUE_THRESH_0r_ENUM
#define EEE_QUEUE_THRESH_1r_ENUM BCM56150_A0_EEE_QUEUE_THRESH_1r_ENUM
#define EEE_QUEUE_THRESH_2r_ENUM BCM56150_A0_EEE_QUEUE_THRESH_2r_ENUM
#define EEE_QUEUE_THRESH_3r_ENUM BCM56150_A0_EEE_QUEUE_THRESH_3r_ENUM
#define EFP_CAM_BIST_CONFIGr_ENUM BCM56150_A0_EFP_CAM_BIST_CONFIGr_ENUM
#define EFP_CAM_BIST_CONTROLr_ENUM BCM56150_A0_EFP_CAM_BIST_CONTROLr_ENUM
#define EFP_CAM_BIST_DBG_DATAr_ENUM BCM56150_A0_EFP_CAM_BIST_DBG_DATAr_ENUM
#define EFP_CAM_BIST_STATUSr_ENUM BCM56150_A0_EFP_CAM_BIST_STATUSr_ENUM
#define EFP_COUNTER_TABLEm_ENUM BCM56150_A0_EFP_COUNTER_TABLEm_ENUM
#define EFP_KEY4_MDL_SELECTORr_ENUM BCM56150_A0_EFP_KEY4_MDL_SELECTORr_ENUM
#define EFP_METER_CONTROLr_ENUM BCM56150_A0_EFP_METER_CONTROLr_ENUM
#define EFP_METER_CONTROL_2r_ENUM BCM56150_A0_EFP_METER_CONTROL_2r_ENUM
#define EFP_METER_TABLEm_ENUM BCM56150_A0_EFP_METER_TABLEm_ENUM
#define EFP_POLICY_TABLEm_ENUM BCM56150_A0_EFP_POLICY_TABLEm_ENUM
#define EFP_RAM_CONTROL_1r_ENUM BCM56150_A0_EFP_RAM_CONTROL_1r_ENUM
#define EFP_RAM_CONTROL_2r_ENUM BCM56150_A0_EFP_RAM_CONTROL_2r_ENUM
#define EFP_SLICE_CONTROLr_ENUM BCM56150_A0_EFP_SLICE_CONTROLr_ENUM
#define EFP_SLICE_MAPr_ENUM BCM56150_A0_EFP_SLICE_MAPr_ENUM
#define EFP_TCAMm_ENUM BCM56150_A0_EFP_TCAMm_ENUM
#define EGRDROPPKTCOUNT_COSr_ENUM BCM56150_A0_EGRDROPPKTCOUNT_COSr_ENUM
#define EGRESSCELLREQUESTCOUNTr_ENUM BCM56150_A0_EGRESSCELLREQUESTCOUNTr_ENUM
#define EGRMETERINGBUCKETr_ENUM BCM56150_A0_EGRMETERINGBUCKETr_ENUM
#define EGRMETERINGCONFIGr_ENUM BCM56150_A0_EGRMETERINGCONFIGr_ENUM
#define EGRTXPKTCTRr_ENUM BCM56150_A0_EGRTXPKTCTRr_ENUM
#define EGRTXPKTCTRCONFIGr_ENUM BCM56150_A0_EGRTXPKTCTRCONFIGr_ENUM
#define EGR_1588_EGRESS_CTRLr_ENUM BCM56150_A0_EGR_1588_EGRESS_CTRLr_ENUM
#define EGR_1588_INGRESS_CTRLr_ENUM BCM56150_A0_EGR_1588_INGRESS_CTRLr_ENUM
#define EGR_1588_LINK_DELAYr_ENUM BCM56150_A0_EGR_1588_LINK_DELAYr_ENUM
#define EGR_1588_PARSING_CONTROLr_ENUM BCM56150_A0_EGR_1588_PARSING_CONTROLr_ENUM
#define EGR_1588_SAm_ENUM BCM56150_A0_EGR_1588_SAm_ENUM
#define EGR_1588_TIMER_DEBUGr_ENUM BCM56150_A0_EGR_1588_TIMER_DEBUGr_ENUM
#define EGR_1588_TIMER_VALUEr_ENUM BCM56150_A0_EGR_1588_TIMER_VALUEr_ENUM
#define EGR_CM_DBITS_PARITY_STATUSr_ENUM BCM56150_A0_EGR_CM_DBITS_PARITY_STATUSr_ENUM
#define EGR_CONFIGr_ENUM BCM56150_A0_EGR_CONFIGr_ENUM
#define EGR_CONFIG_1r_ENUM BCM56150_A0_EGR_CONFIG_1r_ENUM
#define EGR_COUNTER_CONTROLr_ENUM BCM56150_A0_EGR_COUNTER_CONTROLr_ENUM
#define EGR_DATABUF_RAM_CONTROL_1r_ENUM BCM56150_A0_EGR_DATABUF_RAM_CONTROL_1r_ENUM
#define EGR_DATABUF_RAM_CONTROL_2r_ENUM BCM56150_A0_EGR_DATABUF_RAM_CONTROL_2r_ENUM
#define EGR_DATABUF_RAM_CONTROL_PMr_ENUM BCM56150_A0_EGR_DATABUF_RAM_CONTROL_PMr_ENUM
#define EGR_DBGr_ENUM BCM56150_A0_EGR_DBGr_ENUM
#define EGR_DROP_VECTORr_ENUM BCM56150_A0_EGR_DROP_VECTORr_ENUM
#define EGR_DSCP_ECN_MAPm_ENUM BCM56150_A0_EGR_DSCP_ECN_MAPm_ENUM
#define EGR_DSCP_TABLEm_ENUM BCM56150_A0_EGR_DSCP_TABLEm_ENUM
#define EGR_EDATABUF_PARITY_CONTROLr_ENUM BCM56150_A0_EGR_EDATABUF_PARITY_CONTROLr_ENUM
#define EGR_EDB_MISC_CTRLr_ENUM BCM56150_A0_EGR_EDB_MISC_CTRLr_ENUM
#define EGR_EDB_XMIT_CTRLm_ENUM BCM56150_A0_EGR_EDB_XMIT_CTRLm_ENUM
#define EGR_EM_MTP_INDEXm_ENUM BCM56150_A0_EGR_EM_MTP_INDEXm_ENUM
#define EGR_ENABLEm_ENUM BCM56150_A0_EGR_ENABLEm_ENUM
#define EGR_ERSPANm_ENUM BCM56150_A0_EGR_ERSPANm_ENUM
#define EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM BCM56150_A0_EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM
#define EGR_FP_COUNTER_PARITY_STATUSr_ENUM BCM56150_A0_EGR_FP_COUNTER_PARITY_STATUSr_ENUM
#define EGR_GP0_DBITS_PARITY_STATUSr_ENUM BCM56150_A0_EGR_GP0_DBITS_PARITY_STATUSr_ENUM
#define EGR_GP1_DBITS_PARITY_STATUSr_ENUM BCM56150_A0_EGR_GP1_DBITS_PARITY_STATUSr_ENUM
#define EGR_GP2_DBITS_PARITY_STATUSr_ENUM BCM56150_A0_EGR_GP2_DBITS_PARITY_STATUSr_ENUM
#define EGR_GP_DBITS_PARITY_STATUSr_ENUM BCM56150_A0_EGR_GP_DBITS_PARITY_STATUSr_ENUM
#define EGR_GP_RESI_DBITS_PARITY_STATUSr_ENUM BCM56150_A0_EGR_GP_RESI_DBITS_PARITY_STATUSr_ENUM
#define EGR_HW_RESET_CONTROL_0r_ENUM BCM56150_A0_EGR_HW_RESET_CONTROL_0r_ENUM
#define EGR_HW_RESET_CONTROL_1r_ENUM BCM56150_A0_EGR_HW_RESET_CONTROL_1r_ENUM
#define EGR_IM_MTP_INDEXm_ENUM BCM56150_A0_EGR_IM_MTP_INDEXm_ENUM
#define EGR_INGRESS_PORT_TPID_SELECTr_ENUM BCM56150_A0_EGR_INGRESS_PORT_TPID_SELECTr_ENUM
#define EGR_INITBUF_ECC_CONTROLr_ENUM BCM56150_A0_EGR_INITBUF_ECC_CONTROLr_ENUM
#define EGR_INITBUF_ECC_STATUS_DBEr_ENUM BCM56150_A0_EGR_INITBUF_ECC_STATUS_DBEr_ENUM
#define EGR_INITBUF_ECC_STATUS_SBEr_ENUM BCM56150_A0_EGR_INITBUF_ECC_STATUS_SBEr_ENUM
#define EGR_INTR_ENABLEr_ENUM BCM56150_A0_EGR_INTR_ENABLEr_ENUM
#define EGR_INTR_STATUSr_ENUM BCM56150_A0_EGR_INTR_STATUSr_ENUM
#define EGR_IPMC_CFG2r_ENUM BCM56150_A0_EGR_IPMC_CFG2r_ENUM
#define EGR_L3_INTFm_ENUM BCM56150_A0_EGR_L3_INTFm_ENUM
#define EGR_L3_INTF_PARITY_CONTROLr_ENUM BCM56150_A0_EGR_L3_INTF_PARITY_CONTROLr_ENUM
#define EGR_L3_INTF_PARITY_STATUSr_ENUM BCM56150_A0_EGR_L3_INTF_PARITY_STATUSr_ENUM
#define EGR_L3_NEXT_HOPm_ENUM BCM56150_A0_EGR_L3_NEXT_HOPm_ENUM
#define EGR_L3_NEXT_HOP_PARITY_CONTROLr_ENUM BCM56150_A0_EGR_L3_NEXT_HOP_PARITY_CONTROLr_ENUM
#define EGR_L3_NEXT_HOP_PARITY_STATUSr_ENUM BCM56150_A0_EGR_L3_NEXT_HOP_PARITY_STATUSr_ENUM
#define EGR_LOGIC_TO_PHYS_MAPr_ENUM BCM56150_A0_EGR_LOGIC_TO_PHYS_MAPr_ENUM
#define EGR_MAP_MH_PRIr_ENUM BCM56150_A0_EGR_MAP_MH_PRIr_ENUM
#define EGR_MAP_MH_PRI0r_ENUM BCM56150_A0_EGR_MAP_MH_PRI0r_ENUM
#define EGR_MAP_MH_PRI1r_ENUM BCM56150_A0_EGR_MAP_MH_PRI1r_ENUM
#define EGR_MASKm_ENUM BCM56150_A0_EGR_MASKm_ENUM
#define EGR_MASK_PARITY_CONTROLr_ENUM BCM56150_A0_EGR_MASK_PARITY_CONTROLr_ENUM
#define EGR_MASK_PARITY_STATUSr_ENUM BCM56150_A0_EGR_MASK_PARITY_STATUSr_ENUM
#define EGR_MAX_USED_ENTRIESm_ENUM BCM56150_A0_EGR_MAX_USED_ENTRIESm_ENUM
#define EGR_MC_CONTROL_1r_ENUM BCM56150_A0_EGR_MC_CONTROL_1r_ENUM
#define EGR_MC_CONTROL_2r_ENUM BCM56150_A0_EGR_MC_CONTROL_2r_ENUM
#define EGR_MMU_REQUESTSm_ENUM BCM56150_A0_EGR_MMU_REQUESTSm_ENUM
#define EGR_MODMAP_CTRLr_ENUM BCM56150_A0_EGR_MODMAP_CTRLr_ENUM
#define EGR_MOD_MAP_TABLEm_ENUM BCM56150_A0_EGR_MOD_MAP_TABLEm_ENUM
#define EGR_MPLS_PRI_MAPPINGm_ENUM BCM56150_A0_EGR_MPLS_PRI_MAPPINGm_ENUM
#define EGR_MTU_SIZEr_ENUM BCM56150_A0_EGR_MTU_SIZEr_ENUM
#define EGR_OAM_MAC_ADDRESSm_ENUM BCM56150_A0_EGR_OAM_MAC_ADDRESSm_ENUM
#define EGR_OUTER_TPIDr_ENUM BCM56150_A0_EGR_OUTER_TPIDr_ENUM
#define EGR_OUTER_TPID_0r_ENUM BCM56150_A0_EGR_OUTER_TPID_0r_ENUM
#define EGR_OUTER_TPID_1r_ENUM BCM56150_A0_EGR_OUTER_TPID_1r_ENUM
#define EGR_OUTER_TPID_2r_ENUM BCM56150_A0_EGR_OUTER_TPID_2r_ENUM
#define EGR_OUTER_TPID_3r_ENUM BCM56150_A0_EGR_OUTER_TPID_3r_ENUM
#define EGR_PERQ_COUNTER_PARITY_STATUSr_ENUM BCM56150_A0_EGR_PERQ_COUNTER_PARITY_STATUSr_ENUM
#define EGR_PERQ_XMT_COUNTERSm_ENUM BCM56150_A0_EGR_PERQ_XMT_COUNTERSm_ENUM
#define EGR_PKT_MODS_CONTROLr_ENUM BCM56150_A0_EGR_PKT_MODS_CONTROLr_ENUM
#define EGR_PORTr_ENUM BCM56150_A0_EGR_PORTr_ENUM
#define EGR_PORT_1r_ENUM BCM56150_A0_EGR_PORT_1r_ENUM
#define EGR_PORT_BUFFER_CLK_SHUTDOWNr_ENUM BCM56150_A0_EGR_PORT_BUFFER_CLK_SHUTDOWNr_ENUM
#define EGR_PORT_CREDIT_RESETm_ENUM BCM56150_A0_EGR_PORT_CREDIT_RESETm_ENUM
#define EGR_PORT_REQUESTSm_ENUM BCM56150_A0_EGR_PORT_REQUESTSm_ENUM
#define EGR_PRI_CNG_MAPm_ENUM BCM56150_A0_EGR_PRI_CNG_MAPm_ENUM
#define EGR_PVLAN_EPORT_CONTROLr_ENUM BCM56150_A0_EGR_PVLAN_EPORT_CONTROLr_ENUM
#define EGR_Q_BEGINr_ENUM BCM56150_A0_EGR_Q_BEGINr_ENUM
#define EGR_Q_ENDr_ENUM BCM56150_A0_EGR_Q_ENDr_ENUM
#define EGR_RSPAN_VLAN_TAGr_ENUM BCM56150_A0_EGR_RSPAN_VLAN_TAGr_ENUM
#define EGR_SF_SRC_MODID_CHECKr_ENUM BCM56150_A0_EGR_SF_SRC_MODID_CHECKr_ENUM
#define EGR_SHAPING_CONTROLr_ENUM BCM56150_A0_EGR_SHAPING_CONTROLr_ENUM
#define EGR_STATS_COUNTER_TABLE_PARITY_STATUSr_ENUM BCM56150_A0_EGR_STATS_COUNTER_TABLE_PARITY_STATUSr_ENUM
#define EGR_SYS_RSVD_VIDr_ENUM BCM56150_A0_EGR_SYS_RSVD_VIDr_ENUM
#define EGR_VLANm_ENUM BCM56150_A0_EGR_VLANm_ENUM
#define EGR_VLAN_CONTROL_1r_ENUM BCM56150_A0_EGR_VLAN_CONTROL_1r_ENUM
#define EGR_VLAN_CONTROL_2r_ENUM BCM56150_A0_EGR_VLAN_CONTROL_2r_ENUM
#define EGR_VLAN_CONTROL_3r_ENUM BCM56150_A0_EGR_VLAN_CONTROL_3r_ENUM
#define EGR_VLAN_PARITY_CONTROLr_ENUM BCM56150_A0_EGR_VLAN_PARITY_CONTROLr_ENUM
#define EGR_VLAN_PARITY_STATUSr_ENUM BCM56150_A0_EGR_VLAN_PARITY_STATUSr_ENUM
#define EGR_VLAN_STGm_ENUM BCM56150_A0_EGR_VLAN_STGm_ENUM
#define EGR_VLAN_STG_PARITY_CONTROLr_ENUM BCM56150_A0_EGR_VLAN_STG_PARITY_CONTROLr_ENUM
#define EGR_VLAN_STG_PARITY_STATUSr_ENUM BCM56150_A0_EGR_VLAN_STG_PARITY_STATUSr_ENUM
#define EGR_VLAN_TAG_ACTION_PROFILEm_ENUM BCM56150_A0_EGR_VLAN_TAG_ACTION_PROFILEm_ENUM
#define EGR_VLAN_XLATEm_ENUM BCM56150_A0_EGR_VLAN_XLATEm_ENUM
#define EGR_VLAN_XLATE_HASH_CONTROLr_ENUM BCM56150_A0_EGR_VLAN_XLATE_HASH_CONTROLr_ENUM
#define EGR_VLAN_XLATE_PARITY_CONTROLr_ENUM BCM56150_A0_EGR_VLAN_XLATE_PARITY_CONTROLr_ENUM
#define EGR_VLAN_XLATE_PARITY_STATUSr_ENUM BCM56150_A0_EGR_VLAN_XLATE_PARITY_STATUSr_ENUM
#define EGR_VLAN_XLATE_PARITY_STATUS_0r_ENUM BCM56150_A0_EGR_VLAN_XLATE_PARITY_STATUS_0r_ENUM
#define EGR_VLAN_XLATE_PARITY_STATUS_1r_ENUM BCM56150_A0_EGR_VLAN_XLATE_PARITY_STATUS_1r_ENUM
#define EGR_XP0_DBITS_PARITY_STATUSr_ENUM BCM56150_A0_EGR_XP0_DBITS_PARITY_STATUSr_ENUM
#define EGR_XP1_DBITS_PARITY_STATUSr_ENUM BCM56150_A0_EGR_XP1_DBITS_PARITY_STATUSr_ENUM
#define EGR_XP2_DBITS_PARITY_STATUSr_ENUM BCM56150_A0_EGR_XP2_DBITS_PARITY_STATUSr_ENUM
#define EGR_XP3_DBITS_PARITY_STATUSr_ENUM BCM56150_A0_EGR_XP3_DBITS_PARITY_STATUSr_ENUM
#define EGR_XP4_DBITS_PARITY_STATUSr_ENUM BCM56150_A0_EGR_XP4_DBITS_PARITY_STATUSr_ENUM
#define EGR_XP5_DBITS_PARITY_STATUSr_ENUM BCM56150_A0_EGR_XP5_DBITS_PARITY_STATUSr_ENUM
#define EGR_XP6_DBITS_PARITY_STATUSr_ENUM BCM56150_A0_EGR_XP6_DBITS_PARITY_STATUSr_ENUM
#define EGR_XP7_DBITS_PARITY_STATUSr_ENUM BCM56150_A0_EGR_XP7_DBITS_PARITY_STATUSr_ENUM
#define EGR_XP_DBITS_PARITY_STATUSr_ENUM BCM56150_A0_EGR_XP_DBITS_PARITY_STATUSr_ENUM
#define EL3_RAM_CONTROLr_ENUM BCM56150_A0_EL3_RAM_CONTROLr_ENUM
#define EMIRROR_CONTROL1_64r_ENUM BCM56150_A0_EMIRROR_CONTROL1_64r_ENUM
#define EMIRROR_CONTROL_64r_ENUM BCM56150_A0_EMIRROR_CONTROL_64r_ENUM
#define EM_MTP_INDEXm_ENUM BCM56150_A0_EM_MTP_INDEXm_ENUM
#define EPC_LINK_BMAP_64r_ENUM BCM56150_A0_EPC_LINK_BMAP_64r_ENUM
#define ERROR_CCM_DEFECT_STATUSr_ENUM BCM56150_A0_ERROR_CCM_DEFECT_STATUSr_ENUM
#define EVXLT_RAM_CONTROL_1r_ENUM BCM56150_A0_EVXLT_RAM_CONTROL_1r_ENUM
#define EVXLT_RAM_CONTROL_2r_ENUM BCM56150_A0_EVXLT_RAM_CONTROL_2r_ENUM
#define FLEXIBLE_IPV6_EXT_HDRr_ENUM BCM56150_A0_FLEXIBLE_IPV6_EXT_HDRr_ENUM
#define FLUSH_CONTROLr_ENUM BCM56150_A0_FLUSH_CONTROLr_ENUM
#define FP_CAM_BIST_ENABLE_LOWERr_ENUM BCM56150_A0_FP_CAM_BIST_ENABLE_LOWERr_ENUM
#define FP_CAM_BIST_ENABLE_UPPERr_ENUM BCM56150_A0_FP_CAM_BIST_ENABLE_UPPERr_ENUM
#define FP_CAM_BIST_STATUSr_ENUM BCM56150_A0_FP_CAM_BIST_STATUSr_ENUM
#define FP_CAM_CONTROL_SLICE_7_0r_ENUM BCM56150_A0_FP_CAM_CONTROL_SLICE_7_0r_ENUM
#define FP_CAM_DEBUG_CONTROLr_ENUM BCM56150_A0_FP_CAM_DEBUG_CONTROLr_ENUM
#define FP_CAM_DEBUG_DATAr_ENUM BCM56150_A0_FP_CAM_DEBUG_DATAr_ENUM
#define FP_CAM_DEBUG_SENDr_ENUM BCM56150_A0_FP_CAM_DEBUG_SENDr_ENUM
#define FP_COUNTER_TABLEm_ENUM BCM56150_A0_FP_COUNTER_TABLEm_ENUM
#define FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr_ENUM BCM56150_A0_FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr_ENUM
#define FP_DOUBLE_WIDE_F4_SELECTr_ENUM BCM56150_A0_FP_DOUBLE_WIDE_F4_SELECTr_ENUM
#define FP_FORCE_FORWARDING_FIELDr_ENUM BCM56150_A0_FP_FORCE_FORWARDING_FIELDr_ENUM
#define FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0r_ENUM BCM56150_A0_FP_GLOBAL_MASK_CAM_CONTROL_SLICE_7_0r_ENUM
#define FP_GLOBAL_MASK_TCAMm_ENUM BCM56150_A0_FP_GLOBAL_MASK_TCAMm_ENUM
#define FP_METER_CONTROLr_ENUM BCM56150_A0_FP_METER_CONTROLr_ENUM
#define FP_METER_TABLEm_ENUM BCM56150_A0_FP_METER_TABLEm_ENUM
#define FP_METER_TM_0r_ENUM BCM56150_A0_FP_METER_TM_0r_ENUM
#define FP_METER_TM_1r_ENUM BCM56150_A0_FP_METER_TM_1r_ENUM
#define FP_METER_TM_2r_ENUM BCM56150_A0_FP_METER_TM_2r_ENUM
#define FP_POLICY_TABLEm_ENUM BCM56150_A0_FP_POLICY_TABLEm_ENUM
#define FP_POLICY_TM_LOWERr_ENUM BCM56150_A0_FP_POLICY_TM_LOWERr_ENUM
#define FP_POLICY_TM_UPPERr_ENUM BCM56150_A0_FP_POLICY_TM_UPPERr_ENUM
#define FP_PORT_FIELD_SELm_ENUM BCM56150_A0_FP_PORT_FIELD_SELm_ENUM
#define FP_PORT_METER_MAPm_ENUM BCM56150_A0_FP_PORT_METER_MAPm_ENUM
#define FP_RANGE_CHECKm_ENUM BCM56150_A0_FP_RANGE_CHECKm_ENUM
#define FP_SLICE_ENABLEr_ENUM BCM56150_A0_FP_SLICE_ENABLEr_ENUM
#define FP_SLICE_INDEX_CONTROLr_ENUM BCM56150_A0_FP_SLICE_INDEX_CONTROLr_ENUM
#define FP_SLICE_KEY_CONTROLm_ENUM BCM56150_A0_FP_SLICE_KEY_CONTROLm_ENUM
#define FP_SLICE_MAPm_ENUM BCM56150_A0_FP_SLICE_MAPm_ENUM
#define FP_SLICE_METER_MAP_ENABLEr_ENUM BCM56150_A0_FP_SLICE_METER_MAP_ENABLEr_ENUM
#define FP_STORM_CONTROL_METERSm_ENUM BCM56150_A0_FP_STORM_CONTROL_METERSm_ENUM
#define FP_TCAMm_ENUM BCM56150_A0_FP_TCAMm_ENUM
#define FP_UDF_OFFSETm_ENUM BCM56150_A0_FP_UDF_OFFSETm_ENUM
#define FRM_LENGTHr_ENUM BCM56150_A0_FRM_LENGTHr_ENUM
#define FUNCTIONAL_REFRESH_ENr_ENUM BCM56150_A0_FUNCTIONAL_REFRESH_ENr_ENUM
#define GE0_EEE_CONFIGr_ENUM BCM56150_A0_GE0_EEE_CONFIGr_ENUM
#define GE0_GBODE_CELL_CNTr_ENUM BCM56150_A0_GE0_GBODE_CELL_CNTr_ENUM
#define GE0_GBODE_CELL_REQ_CNTr_ENUM BCM56150_A0_GE0_GBODE_CELL_REQ_CNTr_ENUM
#define GE0_GBOD_OVRFLWr_ENUM BCM56150_A0_GE0_GBOD_OVRFLWr_ENUM
#define GE1_EEE_CONFIGr_ENUM BCM56150_A0_GE1_EEE_CONFIGr_ENUM
#define GE1_GBODE_CELL_CNTr_ENUM BCM56150_A0_GE1_GBODE_CELL_CNTr_ENUM
#define GE1_GBODE_CELL_REQ_CNTr_ENUM BCM56150_A0_GE1_GBODE_CELL_REQ_CNTr_ENUM
#define GE1_GBOD_OVRFLWr_ENUM BCM56150_A0_GE1_GBOD_OVRFLWr_ENUM
#define GE2_EEE_CONFIGr_ENUM BCM56150_A0_GE2_EEE_CONFIGr_ENUM
#define GE2_GBODE_CELL_CNTr_ENUM BCM56150_A0_GE2_GBODE_CELL_CNTr_ENUM
#define GE2_GBODE_CELL_REQ_CNTr_ENUM BCM56150_A0_GE2_GBODE_CELL_REQ_CNTr_ENUM
#define GE2_GBOD_OVRFLWr_ENUM BCM56150_A0_GE2_GBOD_OVRFLWr_ENUM
#define GE3_EEE_CONFIGr_ENUM BCM56150_A0_GE3_EEE_CONFIGr_ENUM
#define GE3_GBODE_CELL_CNTr_ENUM BCM56150_A0_GE3_GBODE_CELL_CNTr_ENUM
#define GE3_GBODE_CELL_REQ_CNTr_ENUM BCM56150_A0_GE3_GBODE_CELL_REQ_CNTr_ENUM
#define GE3_GBOD_OVRFLWr_ENUM BCM56150_A0_GE3_GBOD_OVRFLWr_ENUM
#define GE4_EEE_CONFIGr_ENUM BCM56150_A0_GE4_EEE_CONFIGr_ENUM
#define GE4_GBODE_CELL_CNTr_ENUM BCM56150_A0_GE4_GBODE_CELL_CNTr_ENUM
#define GE4_GBODE_CELL_REQ_CNTr_ENUM BCM56150_A0_GE4_GBODE_CELL_REQ_CNTr_ENUM
#define GE4_GBOD_OVRFLWr_ENUM BCM56150_A0_GE4_GBOD_OVRFLWr_ENUM
#define GE5_EEE_CONFIGr_ENUM BCM56150_A0_GE5_EEE_CONFIGr_ENUM
#define GE5_GBODE_CELL_CNTr_ENUM BCM56150_A0_GE5_GBODE_CELL_CNTr_ENUM
#define GE5_GBODE_CELL_REQ_CNTr_ENUM BCM56150_A0_GE5_GBODE_CELL_REQ_CNTr_ENUM
#define GE5_GBOD_OVRFLWr_ENUM BCM56150_A0_GE5_GBOD_OVRFLWr_ENUM
#define GE6_EEE_CONFIGr_ENUM BCM56150_A0_GE6_EEE_CONFIGr_ENUM
#define GE6_GBODE_CELL_CNTr_ENUM BCM56150_A0_GE6_GBODE_CELL_CNTr_ENUM
#define GE6_GBODE_CELL_REQ_CNTr_ENUM BCM56150_A0_GE6_GBODE_CELL_REQ_CNTr_ENUM
#define GE6_GBOD_OVRFLWr_ENUM BCM56150_A0_GE6_GBOD_OVRFLWr_ENUM
#define GE7_EEE_CONFIGr_ENUM BCM56150_A0_GE7_EEE_CONFIGr_ENUM
#define GE7_GBODE_CELL_CNTr_ENUM BCM56150_A0_GE7_GBODE_CELL_CNTr_ENUM
#define GE7_GBODE_CELL_REQ_CNTr_ENUM BCM56150_A0_GE7_GBODE_CELL_REQ_CNTr_ENUM
#define GE7_GBOD_OVRFLWr_ENUM BCM56150_A0_GE7_GBOD_OVRFLWr_ENUM
#define GE_EEE_CONFIGr_ENUM BCM56150_A0_GE_EEE_CONFIGr_ENUM
#define GE_GBODE_CELL_CNTr_ENUM BCM56150_A0_GE_GBODE_CELL_CNTr_ENUM
#define GE_GBODE_CELL_REQ_CNTr_ENUM BCM56150_A0_GE_GBODE_CELL_REQ_CNTr_ENUM
#define GE_GBOD_OVRFLWr_ENUM BCM56150_A0_GE_GBOD_OVRFLWr_ENUM
#define GMII_EEE_DELAY_ENTRY_TIMERr_ENUM BCM56150_A0_GMII_EEE_DELAY_ENTRY_TIMERr_ENUM
#define GMII_EEE_WAKE_TIMERr_ENUM BCM56150_A0_GMII_EEE_WAKE_TIMERr_ENUM
#define GPORT_CNTMAXSIZEr_ENUM BCM56150_A0_GPORT_CNTMAXSIZEr_ENUM
#define GPORT_CONFIGr_ENUM BCM56150_A0_GPORT_CONFIGr_ENUM
#define GPORT_LINK_STATUS_TO_CMICr_ENUM BCM56150_A0_GPORT_LINK_STATUS_TO_CMICr_ENUM
#define GPORT_MAC_CRS_SELr_ENUM BCM56150_A0_GPORT_MAC_CRS_SELr_ENUM
#define GPORT_MODE_REGr_ENUM BCM56150_A0_GPORT_MODE_REGr_ENUM
#define GPORT_RSV_MASKr_ENUM BCM56150_A0_GPORT_RSV_MASKr_ENUM
#define GPORT_SGN_DET_SELr_ENUM BCM56150_A0_GPORT_SGN_DET_SELr_ENUM
#define GPORT_STAT_UPDATE_MASKr_ENUM BCM56150_A0_GPORT_STAT_UPDATE_MASKr_ENUM
#define GPORT_SW_FLOW_CONTROLr_ENUM BCM56150_A0_GPORT_SW_FLOW_CONTROLr_ENUM
#define GPORT_TPIDr_ENUM BCM56150_A0_GPORT_TPIDr_ENUM
#define GPORT_TS_TIMER_31_0_REGr_ENUM BCM56150_A0_GPORT_TS_TIMER_31_0_REGr_ENUM
#define GPORT_TS_TIMER_47_32_REGr_ENUM BCM56150_A0_GPORT_TS_TIMER_47_32_REGr_ENUM
#define GR1023r_ENUM BCM56150_A0_GR1023r_ENUM
#define GR127r_ENUM BCM56150_A0_GR127r_ENUM
#define GR1518r_ENUM BCM56150_A0_GR1518r_ENUM
#define GR2047r_ENUM BCM56150_A0_GR2047r_ENUM
#define GR255r_ENUM BCM56150_A0_GR255r_ENUM
#define GR4095r_ENUM BCM56150_A0_GR4095r_ENUM
#define GR511r_ENUM BCM56150_A0_GR511r_ENUM
#define GR64r_ENUM BCM56150_A0_GR64r_ENUM
#define GR9216r_ENUM BCM56150_A0_GR9216r_ENUM
#define GRALNr_ENUM BCM56150_A0_GRALNr_ENUM
#define GRBCAr_ENUM BCM56150_A0_GRBCAr_ENUM
#define GRBYTr_ENUM BCM56150_A0_GRBYTr_ENUM
#define GRCDEr_ENUM BCM56150_A0_GRCDEr_ENUM
#define GRFCRr_ENUM BCM56150_A0_GRFCRr_ENUM
#define GRFCSr_ENUM BCM56150_A0_GRFCSr_ENUM
#define GRFLRr_ENUM BCM56150_A0_GRFLRr_ENUM
#define GRFRGr_ENUM BCM56150_A0_GRFRGr_ENUM
#define GRJBRr_ENUM BCM56150_A0_GRJBRr_ENUM
#define GRMCAr_ENUM BCM56150_A0_GRMCAr_ENUM
#define GRMGVr_ENUM BCM56150_A0_GRMGVr_ENUM
#define GRMTUEr_ENUM BCM56150_A0_GRMTUEr_ENUM
#define GROVRr_ENUM BCM56150_A0_GROVRr_ENUM
#define GRPKTr_ENUM BCM56150_A0_GRPKTr_ENUM
#define GRPOKr_ENUM BCM56150_A0_GRPOKr_ENUM
#define GRRBYTr_ENUM BCM56150_A0_GRRBYTr_ENUM
#define GRRPKTr_ENUM BCM56150_A0_GRRPKTr_ENUM
#define GRUCr_ENUM BCM56150_A0_GRUCr_ENUM
#define GRUNDr_ENUM BCM56150_A0_GRUNDr_ENUM
#define GRXCFr_ENUM BCM56150_A0_GRXCFr_ENUM
#define GRXPFr_ENUM BCM56150_A0_GRXPFr_ENUM
#define GRXUOr_ENUM BCM56150_A0_GRXUOr_ENUM
#define GRX_EEE_LPI_DURATION_COUNTERr_ENUM BCM56150_A0_GRX_EEE_LPI_DURATION_COUNTERr_ENUM
#define GRX_EEE_LPI_EVENT_COUNTERr_ENUM BCM56150_A0_GRX_EEE_LPI_EVENT_COUNTERr_ENUM
#define GT1023r_ENUM BCM56150_A0_GT1023r_ENUM
#define GT127r_ENUM BCM56150_A0_GT127r_ENUM
#define GT1518r_ENUM BCM56150_A0_GT1518r_ENUM
#define GT2047r_ENUM BCM56150_A0_GT2047r_ENUM
#define GT255r_ENUM BCM56150_A0_GT255r_ENUM
#define GT4095r_ENUM BCM56150_A0_GT4095r_ENUM
#define GT511r_ENUM BCM56150_A0_GT511r_ENUM
#define GT64r_ENUM BCM56150_A0_GT64r_ENUM
#define GT9216r_ENUM BCM56150_A0_GT9216r_ENUM
#define GTBCAr_ENUM BCM56150_A0_GTBCAr_ENUM
#define GTBYTr_ENUM BCM56150_A0_GTBYTr_ENUM
#define GTDFRr_ENUM BCM56150_A0_GTDFRr_ENUM
#define GTEDFr_ENUM BCM56150_A0_GTEDFr_ENUM
#define GTFCSr_ENUM BCM56150_A0_GTFCSr_ENUM
#define GTFRGr_ENUM BCM56150_A0_GTFRGr_ENUM
#define GTJBRr_ENUM BCM56150_A0_GTJBRr_ENUM
#define GTLCLr_ENUM BCM56150_A0_GTLCLr_ENUM
#define GTMCAr_ENUM BCM56150_A0_GTMCAr_ENUM
#define GTMCLr_ENUM BCM56150_A0_GTMCLr_ENUM
#define GTMGVr_ENUM BCM56150_A0_GTMGVr_ENUM
#define GTNCLr_ENUM BCM56150_A0_GTNCLr_ENUM
#define GTOVRr_ENUM BCM56150_A0_GTOVRr_ENUM
#define GTPKTr_ENUM BCM56150_A0_GTPKTr_ENUM
#define GTPOKr_ENUM BCM56150_A0_GTPOKr_ENUM
#define GTSCLr_ENUM BCM56150_A0_GTSCLr_ENUM
#define GTUCr_ENUM BCM56150_A0_GTUCr_ENUM
#define GTXCFr_ENUM BCM56150_A0_GTXCFr_ENUM
#define GTXCLr_ENUM BCM56150_A0_GTXCLr_ENUM
#define GTXPFr_ENUM BCM56150_A0_GTXPFr_ENUM
#define GTX_EEE_LPI_DURATION_COUNTERr_ENUM BCM56150_A0_GTX_EEE_LPI_DURATION_COUNTERr_ENUM
#define GTX_EEE_LPI_EVENT_COUNTERr_ENUM BCM56150_A0_GTX_EEE_LPI_EVENT_COUNTERr_ENUM
#define HASH_CONTROLr_ENUM BCM56150_A0_HASH_CONTROLr_ENUM
#define HG_LOOKUP_DESTINATIONr_ENUM BCM56150_A0_HG_LOOKUP_DESTINATIONr_ENUM
#define HG_TRUNK_BITMAPr_ENUM BCM56150_A0_HG_TRUNK_BITMAPr_ENUM
#define HG_TRUNK_FAILOVER_ENABLEr_ENUM BCM56150_A0_HG_TRUNK_FAILOVER_ENABLEr_ENUM
#define HG_TRUNK_FAILOVER_SETm_ENUM BCM56150_A0_HG_TRUNK_FAILOVER_SETm_ENUM
#define HG_TRUNK_GROUPr_ENUM BCM56150_A0_HG_TRUNK_GROUPr_ENUM
#define HIGIG_BITMAPr_ENUM BCM56150_A0_HIGIG_BITMAPr_ENUM
#define HIGIG_TRUNK_CONTROLr_ENUM BCM56150_A0_HIGIG_TRUNK_CONTROLr_ENUM
#define HOLCOSCELLMAXLIMITr_ENUM BCM56150_A0_HOLCOSCELLMAXLIMITr_ENUM
#define HOLCOSMINXQCNTr_ENUM BCM56150_A0_HOLCOSMINXQCNTr_ENUM
#define HOLCOSPKTRESETLIMITr_ENUM BCM56150_A0_HOLCOSPKTRESETLIMITr_ENUM
#define HOLCOSPKTSETLIMITr_ENUM BCM56150_A0_HOLCOSPKTSETLIMITr_ENUM
#define HOLCOSSTATUSr_ENUM BCM56150_A0_HOLCOSSTATUSr_ENUM
#define HOLD_COSr_ENUM BCM56150_A0_HOLD_COSr_ENUM
#define HOLD_COS0r_ENUM BCM56150_A0_HOLD_COS0r_ENUM
#define HOLD_COS1r_ENUM BCM56150_A0_HOLD_COS1r_ENUM
#define HOLD_COS2r_ENUM BCM56150_A0_HOLD_COS2r_ENUM
#define HOLD_COS3r_ENUM BCM56150_A0_HOLD_COS3r_ENUM
#define HOLD_COS4r_ENUM BCM56150_A0_HOLD_COS4r_ENUM
#define HOLD_COS5r_ENUM BCM56150_A0_HOLD_COS5r_ENUM
#define HOLD_COS6r_ENUM BCM56150_A0_HOLD_COS6r_ENUM
#define HOLD_COS7r_ENUM BCM56150_A0_HOLD_COS7r_ENUM
#define HOLD_COS_PORT_SELECTr_ENUM BCM56150_A0_HOLD_COS_PORT_SELECTr_ENUM
#define HOL_DROPr_ENUM BCM56150_A0_HOL_DROPr_ENUM
#define HOL_STAT_CPUr_ENUM BCM56150_A0_HOL_STAT_CPUr_ENUM
#define HOL_STAT_PORTr_ENUM BCM56150_A0_HOL_STAT_PORTr_ENUM
#define IARB_LEARN_CONTROLr_ENUM BCM56150_A0_IARB_LEARN_CONTROLr_ENUM
#define IARB_OAM_REFRESH_CONTROLr_ENUM BCM56150_A0_IARB_OAM_REFRESH_CONTROLr_ENUM
#define IARB_PKT_ECC_CONTROLr_ENUM BCM56150_A0_IARB_PKT_ECC_CONTROLr_ENUM
#define IARB_PKT_ECC_STATUS_INTRr_ENUM BCM56150_A0_IARB_PKT_ECC_STATUS_INTRr_ENUM
#define IARB_SBUS_TIMERr_ENUM BCM56150_A0_IARB_SBUS_TIMERr_ENUM
#define IARB_TDM_CONTROLr_ENUM BCM56150_A0_IARB_TDM_CONTROLr_ENUM
#define IARB_TDM_TABLEm_ENUM BCM56150_A0_IARB_TDM_TABLEm_ENUM
#define IBCASTr_ENUM BCM56150_A0_IBCASTr_ENUM
#define IBCAST_BLOCK_MASK_64r_ENUM BCM56150_A0_IBCAST_BLOCK_MASK_64r_ENUM
#define IBPBKPSTATUSr_ENUM BCM56150_A0_IBPBKPSTATUSr_ENUM
#define IBPCELLCOUNTr_ENUM BCM56150_A0_IBPCELLCOUNTr_ENUM
#define IBPCELLSETLIMITr_ENUM BCM56150_A0_IBPCELLSETLIMITr_ENUM
#define IBPDISCARDSETLIMITr_ENUM BCM56150_A0_IBPDISCARDSETLIMITr_ENUM
#define IBPDISCSTATUSr_ENUM BCM56150_A0_IBPDISCSTATUSr_ENUM
#define IBPPKTCOUNTr_ENUM BCM56150_A0_IBPPKTCOUNTr_ENUM
#define IBPPKTSETLIMITr_ENUM BCM56150_A0_IBPPKTSETLIMITr_ENUM
#define ICONTROL_OPCODE_BITMAPr_ENUM BCM56150_A0_ICONTROL_OPCODE_BITMAPr_ENUM
#define ICOS_MAP_SELr_ENUM BCM56150_A0_ICOS_MAP_SELr_ENUM
#define ICOS_SELr_ENUM BCM56150_A0_ICOS_SELr_ENUM
#define ICOS_SEL_2r_ENUM BCM56150_A0_ICOS_SEL_2r_ENUM
#define ICTRLr_ENUM BCM56150_A0_ICTRLr_ENUM
#define IE2E_CONTROLr_ENUM BCM56150_A0_IE2E_CONTROLr_ENUM
#define IEEE1588_TIME_CONTROLr_ENUM BCM56150_A0_IEEE1588_TIME_CONTROLr_ENUM
#define IEEE1588_TIME_FRAC_SEC_LOWERr_ENUM BCM56150_A0_IEEE1588_TIME_FRAC_SEC_LOWERr_ENUM
#define IEEE1588_TIME_FRAC_SEC_UPPERr_ENUM BCM56150_A0_IEEE1588_TIME_FRAC_SEC_UPPERr_ENUM
#define IEEE1588_TIME_FREQ_CONTROLr_ENUM BCM56150_A0_IEEE1588_TIME_FREQ_CONTROLr_ENUM
#define IEEE1588_TIME_LEAP_SEC_CONTROLr_ENUM BCM56150_A0_IEEE1588_TIME_LEAP_SEC_CONTROLr_ENUM
#define IEEE1588_TIME_SECr_ENUM BCM56150_A0_IEEE1588_TIME_SECr_ENUM
#define IEGR_PORTr_ENUM BCM56150_A0_IEGR_PORTr_ENUM
#define IEMIRROR_CONTROL1_64r_ENUM BCM56150_A0_IEMIRROR_CONTROL1_64r_ENUM
#define IEMIRROR_CONTROL_64r_ENUM BCM56150_A0_IEMIRROR_CONTROL_64r_ENUM
#define IFP_COUNTER_PARITY_CONTROLr_ENUM BCM56150_A0_IFP_COUNTER_PARITY_CONTROLr_ENUM
#define IFP_COUNTER_PARITY_STATUSr_ENUM BCM56150_A0_IFP_COUNTER_PARITY_STATUSr_ENUM
#define IFP_METER_PARITY_CONTROLr_ENUM BCM56150_A0_IFP_METER_PARITY_CONTROLr_ENUM
#define IFP_METER_PARITY_STATUSr_ENUM BCM56150_A0_IFP_METER_PARITY_STATUSr_ENUM
#define IFP_POLICY_PARITY_CONTROLr_ENUM BCM56150_A0_IFP_POLICY_PARITY_CONTROLr_ENUM
#define IFP_POLICY_PARITY_STATUSr_ENUM BCM56150_A0_IFP_POLICY_PARITY_STATUSr_ENUM
#define IFP_PORT_FIELD_SELm_ENUM BCM56150_A0_IFP_PORT_FIELD_SELm_ENUM
#define IFP_REDIRECTION_PROFILEm_ENUM BCM56150_A0_IFP_REDIRECTION_PROFILEm_ENUM
#define IFP_STORM_CONTROL_PARITY_CONTROLr_ENUM BCM56150_A0_IFP_STORM_CONTROL_PARITY_CONTROLr_ENUM
#define IFP_STORM_CONTROL_PARITY_STATUSr_ENUM BCM56150_A0_IFP_STORM_CONTROL_PARITY_STATUSr_ENUM
#define IGMP_MLD_PKT_CONTROLr_ENUM BCM56150_A0_IGMP_MLD_PKT_CONTROLr_ENUM
#define IHG_LOOKUPr_ENUM BCM56150_A0_IHG_LOOKUPr_ENUM
#define IING_EGRMSKBMAP_64r_ENUM BCM56150_A0_IING_EGRMSKBMAP_64r_ENUM
#define IIPMCr_ENUM BCM56150_A0_IIPMCr_ENUM
#define IKNOWN_MCAST_BLOCK_MASK_64r_ENUM BCM56150_A0_IKNOWN_MCAST_BLOCK_MASK_64r_ENUM
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_64r_ENUM BCM56150_A0_ILOCAL_SW_DISABLE_DEFAULT_PBM_64r_ENUM
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r_ENUM BCM56150_A0_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r_ENUM
#define ILTOMCr_ENUM BCM56150_A0_ILTOMCr_ENUM
#define IMIRROR_BITMAPr_ENUM BCM56150_A0_IMIRROR_BITMAPr_ENUM
#define IMIRROR_CONTROLr_ENUM BCM56150_A0_IMIRROR_CONTROLr_ENUM
#define IMRP4r_ENUM BCM56150_A0_IMRP4r_ENUM
#define IMRP6r_ENUM BCM56150_A0_IMRP6r_ENUM
#define IM_MTP_INDEXm_ENUM BCM56150_A0_IM_MTP_INDEXm_ENUM
#define ING_1588_INGRESS_CTRLm_ENUM BCM56150_A0_ING_1588_INGRESS_CTRLm_ENUM
#define ING_1588_INGRESS_CTRL_PARITY_CONTROLr_ENUM BCM56150_A0_ING_1588_INGRESS_CTRL_PARITY_CONTROLr_ENUM
#define ING_1588_PARSING_CONTROLr_ENUM BCM56150_A0_ING_1588_PARSING_CONTROLr_ENUM
#define ING_CONFIG_64r_ENUM BCM56150_A0_ING_CONFIG_64r_ENUM
#define ING_EGRMSKBMAP_64r_ENUM BCM56150_A0_ING_EGRMSKBMAP_64r_ENUM
#define ING_EN_EFILTER_BITMAP_64r_ENUM BCM56150_A0_ING_EN_EFILTER_BITMAP_64r_ENUM
#define ING_EVENT_DEBUGr_ENUM BCM56150_A0_ING_EVENT_DEBUGr_ENUM
#define ING_EVENT_DEBUG_2r_ENUM BCM56150_A0_ING_EVENT_DEBUG_2r_ENUM
#define ING_HW_RESET_CONTROL_1r_ENUM BCM56150_A0_ING_HW_RESET_CONTROL_1r_ENUM
#define ING_HW_RESET_CONTROL_2r_ENUM BCM56150_A0_ING_HW_RESET_CONTROL_2r_ENUM
#define ING_IPMC_PTR_CTRLr_ENUM BCM56150_A0_ING_IPMC_PTR_CTRLr_ENUM
#define ING_IPV6_MC_RESERVED_ADDRESSm_ENUM BCM56150_A0_ING_IPV6_MC_RESERVED_ADDRESSm_ENUM
#define ING_L3_NEXT_HOPm_ENUM BCM56150_A0_ING_L3_NEXT_HOPm_ENUM
#define ING_L3_NEXT_HOP_PARITY_CONTROLr_ENUM BCM56150_A0_ING_L3_NEXT_HOP_PARITY_CONTROLr_ENUM
#define ING_L3_NEXT_HOP_PARITY_STATUSr_ENUM BCM56150_A0_ING_L3_NEXT_HOP_PARITY_STATUSr_ENUM
#define ING_MISC_CONFIGr_ENUM BCM56150_A0_ING_MISC_CONFIGr_ENUM
#define ING_MISC_CONFIG2r_ENUM BCM56150_A0_ING_MISC_CONFIG2r_ENUM
#define ING_MISC_PORT_CONFIGr_ENUM BCM56150_A0_ING_MISC_PORT_CONFIGr_ENUM
#define ING_MODMAP_CTRLr_ENUM BCM56150_A0_ING_MODMAP_CTRLr_ENUM
#define ING_MOD_MAP_TABLEm_ENUM BCM56150_A0_ING_MOD_MAP_TABLEm_ENUM
#define ING_OUTER_TPIDr_ENUM BCM56150_A0_ING_OUTER_TPIDr_ENUM
#define ING_OUTER_TPID_0r_ENUM BCM56150_A0_ING_OUTER_TPID_0r_ENUM
#define ING_OUTER_TPID_1r_ENUM BCM56150_A0_ING_OUTER_TPID_1r_ENUM
#define ING_OUTER_TPID_2r_ENUM BCM56150_A0_ING_OUTER_TPID_2r_ENUM
#define ING_OUTER_TPID_3r_ENUM BCM56150_A0_ING_OUTER_TPID_3r_ENUM
#define ING_PHYS_TO_LOGIC_MAPm_ENUM BCM56150_A0_ING_PHYS_TO_LOGIC_MAPm_ENUM
#define ING_PORT_THROTTLE_CFGr_ENUM BCM56150_A0_ING_PORT_THROTTLE_CFGr_ENUM
#define ING_PORT_THROTTLE_ENABLE_64r_ENUM BCM56150_A0_ING_PORT_THROTTLE_ENABLE_64r_ENUM
#define ING_PRI_CNG_MAPm_ENUM BCM56150_A0_ING_PRI_CNG_MAPm_ENUM
#define ING_Q_BEGINr_ENUM BCM56150_A0_ING_Q_BEGINr_ENUM
#define ING_SERVICE_PRI_MAPm_ENUM BCM56150_A0_ING_SERVICE_PRI_MAPm_ENUM
#define ING_SYS_RSVD_VIDr_ENUM BCM56150_A0_ING_SYS_RSVD_VIDr_ENUM
#define ING_VLAN_RANGEm_ENUM BCM56150_A0_ING_VLAN_RANGEm_ENUM
#define ING_VLAN_TAG_ACTION_PROFILEm_ENUM BCM56150_A0_ING_VLAN_TAG_ACTION_PROFILEm_ENUM
#define INITIAL_ING_L3_NEXT_HOPm_ENUM BCM56150_A0_INITIAL_ING_L3_NEXT_HOPm_ENUM
#define INITIAL_NHOP_PARITY_CONTROLr_ENUM BCM56150_A0_INITIAL_NHOP_PARITY_CONTROLr_ENUM
#define INITIAL_NHOP_PARITY_STATUSr_ENUM BCM56150_A0_INITIAL_NHOP_PARITY_STATUSr_ENUM
#define IP0_INTR_ENABLEr_ENUM BCM56150_A0_IP0_INTR_ENABLEr_ENUM
#define IP0_INTR_STATUSr_ENUM BCM56150_A0_IP0_INTR_STATUSr_ENUM
#define IP1_INTR_ENABLEr_ENUM BCM56150_A0_IP1_INTR_ENABLEr_ENUM
#define IP1_INTR_STATUSr_ENUM BCM56150_A0_IP1_INTR_STATUSr_ENUM
#define IP2_INTR_ENABLEr_ENUM BCM56150_A0_IP2_INTR_ENABLEr_ENUM
#define IP2_INTR_STATUSr_ENUM BCM56150_A0_IP2_INTR_STATUSr_ENUM
#define IPG_HD_BKP_CNTLr_ENUM BCM56150_A0_IPG_HD_BKP_CNTLr_ENUM
#define IPIPE_PERR_CONTROLr_ENUM BCM56150_A0_IPIPE_PERR_CONTROLr_ENUM
#define IPMCGROUPTBLMEMDEBUGr_ENUM BCM56150_A0_IPMCGROUPTBLMEMDEBUGr_ENUM
#define IPMCINTFTBLMEMDEBUGr_ENUM BCM56150_A0_IPMCINTFTBLMEMDEBUGr_ENUM
#define IPMCPARITYERRORPTRr_ENUM BCM56150_A0_IPMCPARITYERRORPTRr_ENUM
#define IPMCREPLICATIONCOUNTr_ENUM BCM56150_A0_IPMCREPLICATIONCOUNTr_ENUM
#define IPMCREPOVERLMTPBMr_ENUM BCM56150_A0_IPMCREPOVERLMTPBMr_ENUM
#define IPORT_TABLEm_ENUM BCM56150_A0_IPORT_TABLEm_ENUM
#define IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM BCM56150_A0_IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM
#define IPV6_MIN_FRAG_SIZEr_ENUM BCM56150_A0_IPV6_MIN_FRAG_SIZEr_ENUM
#define IPV6_PROXY_ENABLE_TABLEm_ENUM BCM56150_A0_IPV6_PROXY_ENABLE_TABLEm_ENUM
#define IP_TO_CMICM_CREDIT_TRANSFERr_ENUM BCM56150_A0_IP_TO_CMICM_CREDIT_TRANSFERr_ENUM
#define IUNHGIr_ENUM BCM56150_A0_IUNHGIr_ENUM
#define IUNKNOWN_MCAST_BLOCK_MASK_64r_ENUM BCM56150_A0_IUNKNOWN_MCAST_BLOCK_MASK_64r_ENUM
#define IUNKNOWN_UCAST_BLOCK_MASK_64r_ENUM BCM56150_A0_IUNKNOWN_UCAST_BLOCK_MASK_64r_ENUM
#define IUNKOPCr_ENUM BCM56150_A0_IUNKOPCr_ENUM
#define IUSER_TRUNK_HASH_SELECTr_ENUM BCM56150_A0_IUSER_TRUNK_HASH_SELECTr_ENUM
#define KNOWN_MCAST_BLOCK_MASK_64r_ENUM BCM56150_A0_KNOWN_MCAST_BLOCK_MASK_64r_ENUM
#define L2MCm_ENUM BCM56150_A0_L2MCm_ENUM
#define L2MC_DBGCTRLr_ENUM BCM56150_A0_L2MC_DBGCTRLr_ENUM
#define L2MC_PARITY_CONTROLr_ENUM BCM56150_A0_L2MC_PARITY_CONTROLr_ENUM
#define L2MC_PARITY_STATUSr_ENUM BCM56150_A0_L2MC_PARITY_STATUSr_ENUM
#define L2Xm_ENUM BCM56150_A0_L2Xm_ENUM
#define L2_AGE_DEBUGr_ENUM BCM56150_A0_L2_AGE_DEBUGr_ENUM
#define L2_AGE_DEBUG_2r_ENUM BCM56150_A0_L2_AGE_DEBUG_2r_ENUM
#define L2_AGE_TIMERr_ENUM BCM56150_A0_L2_AGE_TIMERr_ENUM
#define L2_AUX_HASH_CONTROLr_ENUM BCM56150_A0_L2_AUX_HASH_CONTROLr_ENUM
#define L2_ENTRY_DBGCTRL_0r_ENUM BCM56150_A0_L2_ENTRY_DBGCTRL_0r_ENUM
#define L2_ENTRY_DBGCTRL_1r_ENUM BCM56150_A0_L2_ENTRY_DBGCTRL_1r_ENUM
#define L2_ENTRY_DBGCTRL_2r_ENUM BCM56150_A0_L2_ENTRY_DBGCTRL_2r_ENUM
#define L2_ENTRY_ONLYm_ENUM BCM56150_A0_L2_ENTRY_ONLYm_ENUM
#define L2_ENTRY_OVERFLOWm_ENUM BCM56150_A0_L2_ENTRY_OVERFLOWm_ENUM
#define L2_ENTRY_PARITY_CONTROLr_ENUM BCM56150_A0_L2_ENTRY_PARITY_CONTROLr_ENUM
#define L2_ENTRY_PARITY_STATUSr_ENUM BCM56150_A0_L2_ENTRY_PARITY_STATUSr_ENUM
#define L2_ENTRY_PARITY_STATUS_0r_ENUM BCM56150_A0_L2_ENTRY_PARITY_STATUS_0r_ENUM
#define L2_ENTRY_PARITY_STATUS_1r_ENUM BCM56150_A0_L2_ENTRY_PARITY_STATUS_1r_ENUM
#define L2_HITDA_ONLYm_ENUM BCM56150_A0_L2_HITDA_ONLYm_ENUM
#define L2_HITSA_ONLYm_ENUM BCM56150_A0_L2_HITSA_ONLYm_ENUM
#define L2_HIT_DBGCTRL_0r_ENUM BCM56150_A0_L2_HIT_DBGCTRL_0r_ENUM
#define L2_HIT_DBGCTRL_1r_ENUM BCM56150_A0_L2_HIT_DBGCTRL_1r_ENUM
#define L2_LEARN_CONTROLr_ENUM BCM56150_A0_L2_LEARN_CONTROLr_ENUM
#define L2_MOD_FIFOm_ENUM BCM56150_A0_L2_MOD_FIFOm_ENUM
#define L2_MOD_FIFO_CNTr_ENUM BCM56150_A0_L2_MOD_FIFO_CNTr_ENUM
#define L2_MOD_FIFO_DBGCTRLr_ENUM BCM56150_A0_L2_MOD_FIFO_DBGCTRLr_ENUM
#define L2_MOD_FIFO_RD_PTRr_ENUM BCM56150_A0_L2_MOD_FIFO_RD_PTRr_ENUM
#define L2_MOD_FIFO_WR_PTRr_ENUM BCM56150_A0_L2_MOD_FIFO_WR_PTRr_ENUM
#define L2_USER_ENTRYm_ENUM BCM56150_A0_L2_USER_ENTRYm_ENUM
#define L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM BCM56150_A0_L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM
#define L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM BCM56150_A0_L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM
#define L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM BCM56150_A0_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM
#define L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM BCM56150_A0_L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM
#define L2_USER_ENTRY_CAM_DBGCTRLr_ENUM BCM56150_A0_L2_USER_ENTRY_CAM_DBGCTRLr_ENUM
#define L2_USER_ENTRY_DATA_DBGCTRLr_ENUM BCM56150_A0_L2_USER_ENTRY_DATA_DBGCTRLr_ENUM
#define L2_USER_ENTRY_DATA_ONLYm_ENUM BCM56150_A0_L2_USER_ENTRY_DATA_ONLYm_ENUM
#define L2_USER_ENTRY_ONLYm_ENUM BCM56150_A0_L2_USER_ENTRY_ONLYm_ENUM
#define L3MC_DBGCTRLr_ENUM BCM56150_A0_L3MC_DBGCTRLr_ENUM
#define L3MC_PARITY_CONTROLr_ENUM BCM56150_A0_L3MC_PARITY_CONTROLr_ENUM
#define L3MC_PARITY_STATUSr_ENUM BCM56150_A0_L3MC_PARITY_STATUSr_ENUM
#define L3_AUX_HASH_CONTROLr_ENUM BCM56150_A0_L3_AUX_HASH_CONTROLr_ENUM
#define L3_DEFIPm_ENUM BCM56150_A0_L3_DEFIPm_ENUM
#define L3_DEFIP_CAM_BIST_CONFIGr_ENUM BCM56150_A0_L3_DEFIP_CAM_BIST_CONFIGr_ENUM
#define L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM BCM56150_A0_L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM
#define L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM BCM56150_A0_L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM
#define L3_DEFIP_CAM_BIST_STATUSr_ENUM BCM56150_A0_L3_DEFIP_CAM_BIST_STATUSr_ENUM
#define L3_DEFIP_CAM_DBGCTRL0r_ENUM BCM56150_A0_L3_DEFIP_CAM_DBGCTRL0r_ENUM
#define L3_DEFIP_CAM_DBGCTRL1r_ENUM BCM56150_A0_L3_DEFIP_CAM_DBGCTRL1r_ENUM
#define L3_DEFIP_CAM_DBGCTRL2r_ENUM BCM56150_A0_L3_DEFIP_CAM_DBGCTRL2r_ENUM
#define L3_DEFIP_CAM_ENABLEr_ENUM BCM56150_A0_L3_DEFIP_CAM_ENABLEr_ENUM
#define L3_DEFIP_DATA_DBGCTRLr_ENUM BCM56150_A0_L3_DEFIP_DATA_DBGCTRLr_ENUM
#define L3_DEFIP_DATA_ONLYm_ENUM BCM56150_A0_L3_DEFIP_DATA_ONLYm_ENUM
#define L3_DEFIP_HIT_ONLYm_ENUM BCM56150_A0_L3_DEFIP_HIT_ONLYm_ENUM
#define L3_DEFIP_ONLYm_ENUM BCM56150_A0_L3_DEFIP_ONLYm_ENUM
#define L3_DEFIP_PARITY_CONTROLr_ENUM BCM56150_A0_L3_DEFIP_PARITY_CONTROLr_ENUM
#define L3_DEFIP_PARITY_STATUSr_ENUM BCM56150_A0_L3_DEFIP_PARITY_STATUSr_ENUM
#define L3_ENTRY_DBGCTRL0r_ENUM BCM56150_A0_L3_ENTRY_DBGCTRL0r_ENUM
#define L3_ENTRY_DBGCTRL1r_ENUM BCM56150_A0_L3_ENTRY_DBGCTRL1r_ENUM
#define L3_ENTRY_DBGCTRL2r_ENUM BCM56150_A0_L3_ENTRY_DBGCTRL2r_ENUM
#define L3_ENTRY_HIT_ONLYm_ENUM BCM56150_A0_L3_ENTRY_HIT_ONLYm_ENUM
#define L3_ENTRY_IPV4_MULTICASTm_ENUM BCM56150_A0_L3_ENTRY_IPV4_MULTICASTm_ENUM
#define L3_ENTRY_IPV4_UNICASTm_ENUM BCM56150_A0_L3_ENTRY_IPV4_UNICASTm_ENUM
#define L3_ENTRY_IPV6_MULTICASTm_ENUM BCM56150_A0_L3_ENTRY_IPV6_MULTICASTm_ENUM
#define L3_ENTRY_IPV6_UNICASTm_ENUM BCM56150_A0_L3_ENTRY_IPV6_UNICASTm_ENUM
#define L3_ENTRY_ONLYm_ENUM BCM56150_A0_L3_ENTRY_ONLYm_ENUM
#define L3_ENTRY_PARITY_CONTROLr_ENUM BCM56150_A0_L3_ENTRY_PARITY_CONTROLr_ENUM
#define L3_ENTRY_PARITY_STATUSr_ENUM BCM56150_A0_L3_ENTRY_PARITY_STATUSr_ENUM
#define L3_ENTRY_PARITY_STATUS_0r_ENUM BCM56150_A0_L3_ENTRY_PARITY_STATUS_0r_ENUM
#define L3_ENTRY_PARITY_STATUS_1r_ENUM BCM56150_A0_L3_ENTRY_PARITY_STATUS_1r_ENUM
#define L3_ENTRY_VALID_ONLYm_ENUM BCM56150_A0_L3_ENTRY_VALID_ONLYm_ENUM
#define L3_IPMCm_ENUM BCM56150_A0_L3_IPMCm_ENUM
#define L3_MTU_VALUESm_ENUM BCM56150_A0_L3_MTU_VALUESm_ENUM
#define L3_MTU_VALUES_PARITY_CONTROLr_ENUM BCM56150_A0_L3_MTU_VALUES_PARITY_CONTROLr_ENUM
#define L3_MTU_VALUES_PARITY_STATUSr_ENUM BCM56150_A0_L3_MTU_VALUES_PARITY_STATUSr_ENUM
#define L3_TUNNEL_CAM_BIST_CONFIGr_ENUM BCM56150_A0_L3_TUNNEL_CAM_BIST_CONFIGr_ENUM
#define L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM BCM56150_A0_L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM
#define L3_TUNNEL_CAM_BIST_STATUSr_ENUM BCM56150_A0_L3_TUNNEL_CAM_BIST_STATUSr_ENUM
#define L3_TUNNEL_CAM_DBGCTRLr_ENUM BCM56150_A0_L3_TUNNEL_CAM_DBGCTRLr_ENUM
#define L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr_ENUM BCM56150_A0_L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr_ENUM
#define L3_TUNNEL_DATA_ONLY_PARITY_STATUSr_ENUM BCM56150_A0_L3_TUNNEL_DATA_ONLY_PARITY_STATUSr_ENUM
#define LINK_STATUS_64r_ENUM BCM56150_A0_LINK_STATUS_64r_ENUM
#define LMEPm_ENUM BCM56150_A0_LMEPm_ENUM
#define LMEP_COMMONr_ENUM BCM56150_A0_LMEP_COMMONr_ENUM
#define LMEP_DAm_ENUM BCM56150_A0_LMEP_DAm_ENUM
#define LMEP_PARITY_CONTROLr_ENUM BCM56150_A0_LMEP_PARITY_CONTROLr_ENUM
#define LMEP_PARITY_STATUSr_ENUM BCM56150_A0_LMEP_PARITY_STATUSr_ENUM
#define LOCAL_SW_DISABLE_CTRLr_ENUM BCM56150_A0_LOCAL_SW_DISABLE_CTRLr_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_64r_ENUM BCM56150_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_64r_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r_ENUM BCM56150_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_64r_ENUM
#define LPORT_TABm_ENUM BCM56150_A0_LPORT_TABm_ENUM
#define LWMCOSCELLSETLIMITr_ENUM BCM56150_A0_LWMCOSCELLSETLIMITr_ENUM
#define MACr_ENUM BCM56150_A0_MACr_ENUM
#define MACSEC_CNTRLr_ENUM BCM56150_A0_MACSEC_CNTRLr_ENUM
#define MACSEC_PROG_TX_CRCr_ENUM BCM56150_A0_MACSEC_PROG_TX_CRCr_ENUM
#define MAC_0r_ENUM BCM56150_A0_MAC_0r_ENUM
#define MAC_1r_ENUM BCM56150_A0_MAC_1r_ENUM
#define MAC_BLOCKm_ENUM BCM56150_A0_MAC_BLOCKm_ENUM
#define MAC_LIMIT_RAM_DBGCTRL_0r_ENUM BCM56150_A0_MAC_LIMIT_RAM_DBGCTRL_0r_ENUM
#define MAC_LIMIT_RAM_DBGCTRL_1r_ENUM BCM56150_A0_MAC_LIMIT_RAM_DBGCTRL_1r_ENUM
#define MAC_MODEr_ENUM BCM56150_A0_MAC_MODEr_ENUM
#define MAC_PFC_DAr_ENUM BCM56150_A0_MAC_PFC_DAr_ENUM
#define MAC_PFC_DA_0r_ENUM BCM56150_A0_MAC_PFC_DA_0r_ENUM
#define MAC_PFC_DA_1r_ENUM BCM56150_A0_MAC_PFC_DA_1r_ENUM
#define MAC_PFC_OPCODEr_ENUM BCM56150_A0_MAC_PFC_OPCODEr_ENUM
#define MAC_PFC_REFRESH_CTRLr_ENUM BCM56150_A0_MAC_PFC_REFRESH_CTRLr_ENUM
#define MAC_PFC_TYPEr_ENUM BCM56150_A0_MAC_PFC_TYPEr_ENUM
#define MAID_REDUCTIONm_ENUM BCM56150_A0_MAID_REDUCTIONm_ENUM
#define MAID_REDUCTION_PARITY_CONTROLr_ENUM BCM56150_A0_MAID_REDUCTION_PARITY_CONTROLr_ENUM
#define MAID_REDUCTION_PARITY_STATUSr_ENUM BCM56150_A0_MAID_REDUCTION_PARITY_STATUSr_ENUM
#define MAXBUCKETr_ENUM BCM56150_A0_MAXBUCKETr_ENUM
#define MAXBUCKETCONFIGr_ENUM BCM56150_A0_MAXBUCKETCONFIGr_ENUM
#define MAXBUCKETMEMDEBUGr_ENUM BCM56150_A0_MAXBUCKETMEMDEBUGr_ENUM
#define MA_INDEXm_ENUM BCM56150_A0_MA_INDEXm_ENUM
#define MA_INDEX_PARITY_CONTROLr_ENUM BCM56150_A0_MA_INDEX_PARITY_CONTROLr_ENUM
#define MA_INDEX_PARITY_STATUSr_ENUM BCM56150_A0_MA_INDEX_PARITY_STATUSr_ENUM
#define MA_STATEm_ENUM BCM56150_A0_MA_STATEm_ENUM
#define MA_STATE_PARITY_CONTROLr_ENUM BCM56150_A0_MA_STATE_PARITY_CONTROLr_ENUM
#define MA_STATE_PARITY_STATUSr_ENUM BCM56150_A0_MA_STATE_PARITY_STATUSr_ENUM
#define MC_CONTROL_1r_ENUM BCM56150_A0_MC_CONTROL_1r_ENUM
#define MC_CONTROL_2r_ENUM BCM56150_A0_MC_CONTROL_2r_ENUM
#define MC_CONTROL_3r_ENUM BCM56150_A0_MC_CONTROL_3r_ENUM
#define MC_CONTROL_4r_ENUM BCM56150_A0_MC_CONTROL_4r_ENUM
#define MEMFAILINTMASKr_ENUM BCM56150_A0_MEMFAILINTMASKr_ENUM
#define MEMFAILINTSTATUSr_ENUM BCM56150_A0_MEMFAILINTSTATUSr_ENUM
#define MII_EEE_DELAY_ENTRY_TIMERr_ENUM BCM56150_A0_MII_EEE_DELAY_ENTRY_TIMERr_ENUM
#define MII_EEE_WAKE_TIMERr_ENUM BCM56150_A0_MII_EEE_WAKE_TIMERr_ENUM
#define MINBUCKETr_ENUM BCM56150_A0_MINBUCKETr_ENUM
#define MINBUCKETCONFIGr_ENUM BCM56150_A0_MINBUCKETCONFIGr_ENUM
#define MINBUCKETMEMDEBUGr_ENUM BCM56150_A0_MINBUCKETMEMDEBUGr_ENUM
#define MIRROR_CONTROLr_ENUM BCM56150_A0_MIRROR_CONTROLr_ENUM
#define MISCCONFIGr_ENUM BCM56150_A0_MISCCONFIGr_ENUM
#define MMUFLUSHCONTROLr_ENUM BCM56150_A0_MMUFLUSHCONTROLr_ENUM
#define MMUPORTENABLEr_ENUM BCM56150_A0_MMUPORTENABLEr_ENUM
#define MMUPORTTXENABLEr_ENUM BCM56150_A0_MMUPORTTXENABLEr_ENUM
#define MMU_AGING_CTRm_ENUM BCM56150_A0_MMU_AGING_CTRm_ENUM
#define MMU_AGING_EXPm_ENUM BCM56150_A0_MMU_AGING_EXPm_ENUM
#define MMU_ARB_TDM_TABLEm_ENUM BCM56150_A0_MMU_ARB_TDM_TABLEm_ENUM
#define MMU_CBPCELLHEADERm_ENUM BCM56150_A0_MMU_CBPCELLHEADERm_ENUM
#define MMU_CBPDATA0m_ENUM BCM56150_A0_MMU_CBPDATA0m_ENUM
#define MMU_CBPDATA1m_ENUM BCM56150_A0_MMU_CBPDATA1m_ENUM
#define MMU_CBPDATA2m_ENUM BCM56150_A0_MMU_CBPDATA2m_ENUM
#define MMU_CBPDATA3m_ENUM BCM56150_A0_MMU_CBPDATA3m_ENUM
#define MMU_CBPDATA4m_ENUM BCM56150_A0_MMU_CBPDATA4m_ENUM
#define MMU_CBPDATA5m_ENUM BCM56150_A0_MMU_CBPDATA5m_ENUM
#define MMU_CBPDATA6m_ENUM BCM56150_A0_MMU_CBPDATA6m_ENUM
#define MMU_CBPDATA7m_ENUM BCM56150_A0_MMU_CBPDATA7m_ENUM
#define MMU_CBPPKTHEADER0m_ENUM BCM56150_A0_MMU_CBPPKTHEADER0m_ENUM
#define MMU_CBPPKTHEADER1m_ENUM BCM56150_A0_MMU_CBPPKTHEADER1m_ENUM
#define MMU_CBPPKTHEADER2m_ENUM BCM56150_A0_MMU_CBPPKTHEADER2m_ENUM
#define MMU_CBPPKTHEADER_EXTm_ENUM BCM56150_A0_MMU_CBPPKTHEADER_EXTm_ENUM
#define MMU_CCPm_ENUM BCM56150_A0_MMU_CCPm_ENUM
#define MMU_CFAPm_ENUM BCM56150_A0_MMU_CFAPm_ENUM
#define MMU_IPMC_GROUP_TBL0m_ENUM BCM56150_A0_MMU_IPMC_GROUP_TBL0m_ENUM
#define MMU_IPMC_GROUP_TBL1m_ENUM BCM56150_A0_MMU_IPMC_GROUP_TBL1m_ENUM
#define MMU_IPMC_GROUP_TBL2m_ENUM BCM56150_A0_MMU_IPMC_GROUP_TBL2m_ENUM
#define MMU_IPMC_GROUP_TBL3m_ENUM BCM56150_A0_MMU_IPMC_GROUP_TBL3m_ENUM
#define MMU_IPMC_GROUP_TBL4m_ENUM BCM56150_A0_MMU_IPMC_GROUP_TBL4m_ENUM
#define MMU_IPMC_GROUP_TBL5m_ENUM BCM56150_A0_MMU_IPMC_GROUP_TBL5m_ENUM
#define MMU_IPMC_VLAN_TBLm_ENUM BCM56150_A0_MMU_IPMC_VLAN_TBLm_ENUM
#define MMU_LOGIC_TO_PHYS_MAPr_ENUM BCM56150_A0_MMU_LOGIC_TO_PHYS_MAPr_ENUM
#define MMU_MAX_BUCKET_GPORTm_ENUM BCM56150_A0_MMU_MAX_BUCKET_GPORTm_ENUM
#define MMU_MIN_BUCKET_GPORTm_ENUM BCM56150_A0_MMU_MIN_BUCKET_GPORTm_ENUM
#define MMU_STATUSr_ENUM BCM56150_A0_MMU_STATUSr_ENUM
#define MMU_XQ0m_ENUM BCM56150_A0_MMU_XQ0m_ENUM
#define MMU_XQ10m_ENUM BCM56150_A0_MMU_XQ10m_ENUM
#define MMU_XQ11m_ENUM BCM56150_A0_MMU_XQ11m_ENUM
#define MMU_XQ12m_ENUM BCM56150_A0_MMU_XQ12m_ENUM
#define MMU_XQ13m_ENUM BCM56150_A0_MMU_XQ13m_ENUM
#define MMU_XQ14m_ENUM BCM56150_A0_MMU_XQ14m_ENUM
#define MMU_XQ15m_ENUM BCM56150_A0_MMU_XQ15m_ENUM
#define MMU_XQ16m_ENUM BCM56150_A0_MMU_XQ16m_ENUM
#define MMU_XQ17m_ENUM BCM56150_A0_MMU_XQ17m_ENUM
#define MMU_XQ18m_ENUM BCM56150_A0_MMU_XQ18m_ENUM
#define MMU_XQ19m_ENUM BCM56150_A0_MMU_XQ19m_ENUM
#define MMU_XQ2m_ENUM BCM56150_A0_MMU_XQ2m_ENUM
#define MMU_XQ20m_ENUM BCM56150_A0_MMU_XQ20m_ENUM
#define MMU_XQ21m_ENUM BCM56150_A0_MMU_XQ21m_ENUM
#define MMU_XQ22m_ENUM BCM56150_A0_MMU_XQ22m_ENUM
#define MMU_XQ23m_ENUM BCM56150_A0_MMU_XQ23m_ENUM
#define MMU_XQ24m_ENUM BCM56150_A0_MMU_XQ24m_ENUM
#define MMU_XQ25m_ENUM BCM56150_A0_MMU_XQ25m_ENUM
#define MMU_XQ26m_ENUM BCM56150_A0_MMU_XQ26m_ENUM
#define MMU_XQ27m_ENUM BCM56150_A0_MMU_XQ27m_ENUM
#define MMU_XQ28m_ENUM BCM56150_A0_MMU_XQ28m_ENUM
#define MMU_XQ29m_ENUM BCM56150_A0_MMU_XQ29m_ENUM
#define MMU_XQ3m_ENUM BCM56150_A0_MMU_XQ3m_ENUM
#define MMU_XQ4m_ENUM BCM56150_A0_MMU_XQ4m_ENUM
#define MMU_XQ5m_ENUM BCM56150_A0_MMU_XQ5m_ENUM
#define MMU_XQ6m_ENUM BCM56150_A0_MMU_XQ6m_ENUM
#define MMU_XQ7m_ENUM BCM56150_A0_MMU_XQ7m_ENUM
#define MMU_XQ8m_ENUM BCM56150_A0_MMU_XQ8m_ENUM
#define MMU_XQ9m_ENUM BCM56150_A0_MMU_XQ9m_ENUM
#define MODPORT_MAPm_ENUM BCM56150_A0_MODPORT_MAPm_ENUM
#define MODPORT_MAP_EMm_ENUM BCM56150_A0_MODPORT_MAP_EMm_ENUM
#define MODPORT_MAP_EM_PARITY_CONTROLr_ENUM BCM56150_A0_MODPORT_MAP_EM_PARITY_CONTROLr_ENUM
#define MODPORT_MAP_EM_PARITY_STATUSr_ENUM BCM56150_A0_MODPORT_MAP_EM_PARITY_STATUSr_ENUM
#define MODPORT_MAP_IMm_ENUM BCM56150_A0_MODPORT_MAP_IMm_ENUM
#define MODPORT_MAP_IM_PARITY_CONTROLr_ENUM BCM56150_A0_MODPORT_MAP_IM_PARITY_CONTROLr_ENUM
#define MODPORT_MAP_IM_PARITY_STATUSr_ENUM BCM56150_A0_MODPORT_MAP_IM_PARITY_STATUSr_ENUM
#define MODPORT_MAP_SELr_ENUM BCM56150_A0_MODPORT_MAP_SELr_ENUM
#define MODPORT_MAP_SWm_ENUM BCM56150_A0_MODPORT_MAP_SWm_ENUM
#define MODPORT_MAP_SW_PARITY_CONTROLr_ENUM BCM56150_A0_MODPORT_MAP_SW_PARITY_CONTROLr_ENUM
#define MODPORT_MAP_SW_PARITY_STATUSr_ENUM BCM56150_A0_MODPORT_MAP_SW_PARITY_STATUSr_ENUM
#define MOD_FIFO_CNTr_ENUM BCM56150_A0_MOD_FIFO_CNTr_ENUM
#define NONUCAST_TRUNK_BLOCK_MASKm_ENUM BCM56150_A0_NONUCAST_TRUNK_BLOCK_MASKm_ENUM
#define NTP_TIME_CONTROLr_ENUM BCM56150_A0_NTP_TIME_CONTROLr_ENUM
#define NTP_TIME_FRAC_SEC_LOWERr_ENUM BCM56150_A0_NTP_TIME_FRAC_SEC_LOWERr_ENUM
#define NTP_TIME_FRAC_SEC_UPPERr_ENUM BCM56150_A0_NTP_TIME_FRAC_SEC_UPPERr_ENUM
#define NTP_TIME_FREQ_CONTROLr_ENUM BCM56150_A0_NTP_TIME_FREQ_CONTROLr_ENUM
#define NTP_TIME_LEAP_SEC_CONTROLr_ENUM BCM56150_A0_NTP_TIME_LEAP_SEC_CONTROLr_ENUM
#define NTP_TIME_SECr_ENUM BCM56150_A0_NTP_TIME_SECr_ENUM
#define OAM_CONTROLr_ENUM BCM56150_A0_OAM_CONTROLr_ENUM
#define OAM_CURRENT_TIMEr_ENUM BCM56150_A0_OAM_CURRENT_TIMEr_ENUM
#define OAM_DROP_CONTROLr_ENUM BCM56150_A0_OAM_DROP_CONTROLr_ENUM
#define OAM_LM_COUNTERSm_ENUM BCM56150_A0_OAM_LM_COUNTERSm_ENUM
#define OAM_LM_COUNTERS_PARITY_CONTROLr_ENUM BCM56150_A0_OAM_LM_COUNTERS_PARITY_CONTROLr_ENUM
#define OAM_LM_COUNTERS_PARITY_STATUSr_ENUM BCM56150_A0_OAM_LM_COUNTERS_PARITY_STATUSr_ENUM
#define OAM_LM_CPU_DATA_CONTROLr_ENUM BCM56150_A0_OAM_LM_CPU_DATA_CONTROLr_ENUM
#define OAM_OPCODE_CONTROL_PROFILEm_ENUM BCM56150_A0_OAM_OPCODE_CONTROL_PROFILEm_ENUM
#define PARS_RAM_DBGCTRLr_ENUM BCM56150_A0_PARS_RAM_DBGCTRLr_ENUM
#define PAUSE_CONTROLr_ENUM BCM56150_A0_PAUSE_CONTROLr_ENUM
#define PAUSE_QUANTr_ENUM BCM56150_A0_PAUSE_QUANTr_ENUM
#define PCIE_RST_CONTROLr_ENUM BCM56150_A0_PCIE_RST_CONTROLr_ENUM
#define PER_PORT_AGE_CONTROLr_ENUM BCM56150_A0_PER_PORT_AGE_CONTROLr_ENUM
#define PER_PORT_REPL_CONTROLr_ENUM BCM56150_A0_PER_PORT_REPL_CONTROLr_ENUM
#define PFC_XOFF_TIMERr_ENUM BCM56150_A0_PFC_XOFF_TIMERr_ENUM
#define PKTAGINGLIMITr_ENUM BCM56150_A0_PKTAGINGLIMITr_ENUM
#define PKTAGINGTIMERr_ENUM BCM56150_A0_PKTAGINGTIMERr_ENUM
#define PKTMAXBUCKETr_ENUM BCM56150_A0_PKTMAXBUCKETr_ENUM
#define PKTMAXBUCKETCONFIGr_ENUM BCM56150_A0_PKTMAXBUCKETCONFIGr_ENUM
#define PKTPORTMAXBUCKETr_ENUM BCM56150_A0_PKTPORTMAXBUCKETr_ENUM
#define PKTPORTMAXBUCKETCONFIGr_ENUM BCM56150_A0_PKTPORTMAXBUCKETCONFIGr_ENUM
#define PKTSHAPECONFIGr_ENUM BCM56150_A0_PKTSHAPECONFIGr_ENUM
#define PORT_BRIDGE_BMAP_64r_ENUM BCM56150_A0_PORT_BRIDGE_BMAP_64r_ENUM
#define PORT_BRIDGE_MIRROR_BMAP_64r_ENUM BCM56150_A0_PORT_BRIDGE_MIRROR_BMAP_64r_ENUM
#define PORT_COS_MAPm_ENUM BCM56150_A0_PORT_COS_MAPm_ENUM
#define PORT_OR_TRUNK_MAC_COUNTm_ENUM BCM56150_A0_PORT_OR_TRUNK_MAC_COUNTm_ENUM
#define PORT_OR_TRUNK_MAC_LIMITm_ENUM BCM56150_A0_PORT_OR_TRUNK_MAC_LIMITm_ENUM
#define PORT_TABm_ENUM BCM56150_A0_PORT_TABm_ENUM
#define PPPEMPTYSTATUSr_ENUM BCM56150_A0_PPPEMPTYSTATUSr_ENUM
#define PRIORITY_CONTROLr_ENUM BCM56150_A0_PRIORITY_CONTROLr_ENUM
#define PROTOCOL_PKT_CONTROLr_ENUM BCM56150_A0_PROTOCOL_PKT_CONTROLr_ENUM
#define R1023r_ENUM BCM56150_A0_R1023r_ENUM
#define R127r_ENUM BCM56150_A0_R127r_ENUM
#define R1518r_ENUM BCM56150_A0_R1518r_ENUM
#define R16383r_ENUM BCM56150_A0_R16383r_ENUM
#define R2047r_ENUM BCM56150_A0_R2047r_ENUM
#define R255r_ENUM BCM56150_A0_R255r_ENUM
#define R4095r_ENUM BCM56150_A0_R4095r_ENUM
#define R511r_ENUM BCM56150_A0_R511r_ENUM
#define R64r_ENUM BCM56150_A0_R64r_ENUM
#define R9216r_ENUM BCM56150_A0_R9216r_ENUM
#define RALNr_ENUM BCM56150_A0_RALNr_ENUM
#define RBCAr_ENUM BCM56150_A0_RBCAr_ENUM
#define RBYTr_ENUM BCM56150_A0_RBYTr_ENUM
#define RDBGC0r_ENUM BCM56150_A0_RDBGC0r_ENUM
#define RDBGC0_SELECTr_ENUM BCM56150_A0_RDBGC0_SELECTr_ENUM
#define RDBGC1r_ENUM BCM56150_A0_RDBGC1r_ENUM
#define RDBGC1_SELECTr_ENUM BCM56150_A0_RDBGC1_SELECTr_ENUM
#define RDBGC2r_ENUM BCM56150_A0_RDBGC2r_ENUM
#define RDBGC2_SELECTr_ENUM BCM56150_A0_RDBGC2_SELECTr_ENUM
#define RDBGC3r_ENUM BCM56150_A0_RDBGC3r_ENUM
#define RDBGC3_SELECTr_ENUM BCM56150_A0_RDBGC3_SELECTr_ENUM
#define RDBGC4r_ENUM BCM56150_A0_RDBGC4r_ENUM
#define RDBGC4_SELECTr_ENUM BCM56150_A0_RDBGC4_SELECTr_ENUM
#define RDBGC5r_ENUM BCM56150_A0_RDBGC5r_ENUM
#define RDBGC5_SELECTr_ENUM BCM56150_A0_RDBGC5_SELECTr_ENUM
#define RDBGC6r_ENUM BCM56150_A0_RDBGC6r_ENUM
#define RDBGC6_SELECTr_ENUM BCM56150_A0_RDBGC6_SELECTr_ENUM
#define RDBGC7r_ENUM BCM56150_A0_RDBGC7r_ENUM
#define RDBGC7_SELECTr_ENUM BCM56150_A0_RDBGC7_SELECTr_ENUM
#define RDBGC8r_ENUM BCM56150_A0_RDBGC8r_ENUM
#define RDBGC8_SELECTr_ENUM BCM56150_A0_RDBGC8_SELECTr_ENUM
#define RDBGC_SELECT_2r_ENUM BCM56150_A0_RDBGC_SELECT_2r_ENUM
#define RDISCr_ENUM BCM56150_A0_RDISCr_ENUM
#define RDVLNr_ENUM BCM56150_A0_RDVLNr_ENUM
#define REMOTE_CPU_DA_LSr_ENUM BCM56150_A0_REMOTE_CPU_DA_LSr_ENUM
#define REMOTE_CPU_DA_MSr_ENUM BCM56150_A0_REMOTE_CPU_DA_MSr_ENUM
#define REMOTE_CPU_LENGTH_TYPEr_ENUM BCM56150_A0_REMOTE_CPU_LENGTH_TYPEr_ENUM
#define RERPKTr_ENUM BCM56150_A0_RERPKTr_ENUM
#define RFCRr_ENUM BCM56150_A0_RFCRr_ENUM
#define RFCSr_ENUM BCM56150_A0_RFCSr_ENUM
#define RFLRr_ENUM BCM56150_A0_RFLRr_ENUM
#define RFRGr_ENUM BCM56150_A0_RFRGr_ENUM
#define RIPC4r_ENUM BCM56150_A0_RIPC4r_ENUM
#define RIPC6r_ENUM BCM56150_A0_RIPC6r_ENUM
#define RIPD4r_ENUM BCM56150_A0_RIPD4r_ENUM
#define RIPD6r_ENUM BCM56150_A0_RIPD6r_ENUM
#define RIPHE4r_ENUM BCM56150_A0_RIPHE4r_ENUM
#define RIPHE6r_ENUM BCM56150_A0_RIPHE6r_ENUM
#define RJBRr_ENUM BCM56150_A0_RJBRr_ENUM
#define RMCAr_ENUM BCM56150_A0_RMCAr_ENUM
#define RMCRCr_ENUM BCM56150_A0_RMCRCr_ENUM
#define RMEPm_ENUM BCM56150_A0_RMEPm_ENUM
#define RMEP_MA_STATE_REFRESH_INDEXr_ENUM BCM56150_A0_RMEP_MA_STATE_REFRESH_INDEXr_ENUM
#define RMEP_PARITY_CONTROLr_ENUM BCM56150_A0_RMEP_PARITY_CONTROLr_ENUM
#define RMEP_PARITY_STATUSr_ENUM BCM56150_A0_RMEP_PARITY_STATUSr_ENUM
#define RMGVr_ENUM BCM56150_A0_RMGVr_ENUM
#define RMTUEr_ENUM BCM56150_A0_RMTUEr_ENUM
#define ROVRr_ENUM BCM56150_A0_ROVRr_ENUM
#define RPFCr_ENUM BCM56150_A0_RPFCr_ENUM
#define RPFC0r_ENUM BCM56150_A0_RPFC0r_ENUM
#define RPFC1r_ENUM BCM56150_A0_RPFC1r_ENUM
#define RPFC2r_ENUM BCM56150_A0_RPFC2r_ENUM
#define RPFC3r_ENUM BCM56150_A0_RPFC3r_ENUM
#define RPFC4r_ENUM BCM56150_A0_RPFC4r_ENUM
#define RPFC5r_ENUM BCM56150_A0_RPFC5r_ENUM
#define RPFC6r_ENUM BCM56150_A0_RPFC6r_ENUM
#define RPFC7r_ENUM BCM56150_A0_RPFC7r_ENUM
#define RPFCOFFr_ENUM BCM56150_A0_RPFCOFFr_ENUM
#define RPFCOFF0r_ENUM BCM56150_A0_RPFCOFF0r_ENUM
#define RPFCOFF1r_ENUM BCM56150_A0_RPFCOFF1r_ENUM
#define RPFCOFF2r_ENUM BCM56150_A0_RPFCOFF2r_ENUM
#define RPFCOFF3r_ENUM BCM56150_A0_RPFCOFF3r_ENUM
#define RPFCOFF4r_ENUM BCM56150_A0_RPFCOFF4r_ENUM
#define RPFCOFF5r_ENUM BCM56150_A0_RPFCOFF5r_ENUM
#define RPFCOFF6r_ENUM BCM56150_A0_RPFCOFF6r_ENUM
#define RPFCOFF7r_ENUM BCM56150_A0_RPFCOFF7r_ENUM
#define RPKTr_ENUM BCM56150_A0_RPKTr_ENUM
#define RPOKr_ENUM BCM56150_A0_RPOKr_ENUM
#define RPORTDr_ENUM BCM56150_A0_RPORTDr_ENUM
#define RPRMr_ENUM BCM56150_A0_RPRMr_ENUM
#define RRBYTr_ENUM BCM56150_A0_RRBYTr_ENUM
#define RRPKTr_ENUM BCM56150_A0_RRPKTr_ENUM
#define RSCHCRCr_ENUM BCM56150_A0_RSCHCRCr_ENUM
#define RSEL1_RAM_DBGCTRLr_ENUM BCM56150_A0_RSEL1_RAM_DBGCTRLr_ENUM
#define RSEL1_RAM_DBGCTRL_2r_ENUM BCM56150_A0_RSEL1_RAM_DBGCTRL_2r_ENUM
#define RSEL2_RAM_DBGCTRLr_ENUM BCM56150_A0_RSEL2_RAM_DBGCTRLr_ENUM
#define RTRFUr_ENUM BCM56150_A0_RTRFUr_ENUM
#define RUCr_ENUM BCM56150_A0_RUCr_ENUM
#define RUCAr_ENUM BCM56150_A0_RUCAr_ENUM
#define RUNDr_ENUM BCM56150_A0_RUNDr_ENUM
#define RVLNr_ENUM BCM56150_A0_RVLNr_ENUM
#define RXCFr_ENUM BCM56150_A0_RXCFr_ENUM
#define RXFIFO_STATr_ENUM BCM56150_A0_RXFIFO_STATr_ENUM
#define RXPFr_ENUM BCM56150_A0_RXPFr_ENUM
#define RXPPr_ENUM BCM56150_A0_RXPPr_ENUM
#define RXUDAr_ENUM BCM56150_A0_RXUDAr_ENUM
#define RXUOr_ENUM BCM56150_A0_RXUOr_ENUM
#define RXWSAr_ENUM BCM56150_A0_RXWSAr_ENUM
#define RX_DCB_ENUM BCM56150_A0_RX_DCB_ENUM
#define RX_EEE_LPI_DURATION_COUNTERr_ENUM BCM56150_A0_RX_EEE_LPI_DURATION_COUNTERr_ENUM
#define RX_EEE_LPI_EVENT_COUNTERr_ENUM BCM56150_A0_RX_EEE_LPI_EVENT_COUNTERr_ENUM
#define RX_HCFC_COUNTERr_ENUM BCM56150_A0_RX_HCFC_COUNTERr_ENUM
#define RX_HCFC_CRC_COUNTERr_ENUM BCM56150_A0_RX_HCFC_CRC_COUNTERr_ENUM
#define RX_LLFC_CRC_COUNTERr_ENUM BCM56150_A0_RX_LLFC_CRC_COUNTERr_ENUM
#define RX_LLFC_LOG_COUNTERr_ENUM BCM56150_A0_RX_LLFC_LOG_COUNTERr_ENUM
#define RX_LLFC_PHY_COUNTERr_ENUM BCM56150_A0_RX_LLFC_PHY_COUNTERr_ENUM
#define RX_PAUSE_QUANTA_SCALEr_ENUM BCM56150_A0_RX_PAUSE_QUANTA_SCALEr_ENUM
#define SER_CONFIG_REGr_ENUM BCM56150_A0_SER_CONFIG_REGr_ENUM
#define SER_ERROR_0r_ENUM BCM56150_A0_SER_ERROR_0r_ENUM
#define SER_ERROR_1r_ENUM BCM56150_A0_SER_ERROR_1r_ENUM
#define SER_MEMORYm_ENUM BCM56150_A0_SER_MEMORYm_ENUM
#define SER_MISSED_EVENTr_ENUM BCM56150_A0_SER_MISSED_EVENTr_ENUM
#define SER_RANGE_0_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_0_ADDR_MASKr_ENUM
#define SER_RANGE_0_CONFIGr_ENUM BCM56150_A0_SER_RANGE_0_CONFIGr_ENUM
#define SER_RANGE_0_ENDr_ENUM BCM56150_A0_SER_RANGE_0_ENDr_ENUM
#define SER_RANGE_0_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_0_PROT_WORDr_ENUM
#define SER_RANGE_0_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_0_PROT_WORD_0r_ENUM
#define SER_RANGE_0_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_0_PROT_WORD_1r_ENUM
#define SER_RANGE_0_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_0_PROT_WORD_2r_ENUM
#define SER_RANGE_0_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_0_PROT_WORD_3r_ENUM
#define SER_RANGE_0_RESULTr_ENUM BCM56150_A0_SER_RANGE_0_RESULTr_ENUM
#define SER_RANGE_0_STARTr_ENUM BCM56150_A0_SER_RANGE_0_STARTr_ENUM
#define SER_RANGE_10_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_10_ADDR_MASKr_ENUM
#define SER_RANGE_10_CONFIGr_ENUM BCM56150_A0_SER_RANGE_10_CONFIGr_ENUM
#define SER_RANGE_10_ENDr_ENUM BCM56150_A0_SER_RANGE_10_ENDr_ENUM
#define SER_RANGE_10_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_10_PROT_WORDr_ENUM
#define SER_RANGE_10_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_10_PROT_WORD_0r_ENUM
#define SER_RANGE_10_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_10_PROT_WORD_1r_ENUM
#define SER_RANGE_10_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_10_PROT_WORD_2r_ENUM
#define SER_RANGE_10_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_10_PROT_WORD_3r_ENUM
#define SER_RANGE_10_RESULTr_ENUM BCM56150_A0_SER_RANGE_10_RESULTr_ENUM
#define SER_RANGE_10_STARTr_ENUM BCM56150_A0_SER_RANGE_10_STARTr_ENUM
#define SER_RANGE_11_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_11_ADDR_MASKr_ENUM
#define SER_RANGE_11_CONFIGr_ENUM BCM56150_A0_SER_RANGE_11_CONFIGr_ENUM
#define SER_RANGE_11_ENDr_ENUM BCM56150_A0_SER_RANGE_11_ENDr_ENUM
#define SER_RANGE_11_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_11_PROT_WORDr_ENUM
#define SER_RANGE_11_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_11_PROT_WORD_0r_ENUM
#define SER_RANGE_11_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_11_PROT_WORD_1r_ENUM
#define SER_RANGE_11_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_11_PROT_WORD_2r_ENUM
#define SER_RANGE_11_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_11_PROT_WORD_3r_ENUM
#define SER_RANGE_11_RESULTr_ENUM BCM56150_A0_SER_RANGE_11_RESULTr_ENUM
#define SER_RANGE_11_STARTr_ENUM BCM56150_A0_SER_RANGE_11_STARTr_ENUM
#define SER_RANGE_12_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_12_ADDR_MASKr_ENUM
#define SER_RANGE_12_CONFIGr_ENUM BCM56150_A0_SER_RANGE_12_CONFIGr_ENUM
#define SER_RANGE_12_ENDr_ENUM BCM56150_A0_SER_RANGE_12_ENDr_ENUM
#define SER_RANGE_12_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_12_PROT_WORDr_ENUM
#define SER_RANGE_12_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_12_PROT_WORD_0r_ENUM
#define SER_RANGE_12_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_12_PROT_WORD_1r_ENUM
#define SER_RANGE_12_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_12_PROT_WORD_2r_ENUM
#define SER_RANGE_12_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_12_PROT_WORD_3r_ENUM
#define SER_RANGE_12_RESULTr_ENUM BCM56150_A0_SER_RANGE_12_RESULTr_ENUM
#define SER_RANGE_12_STARTr_ENUM BCM56150_A0_SER_RANGE_12_STARTr_ENUM
#define SER_RANGE_13_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_13_ADDR_MASKr_ENUM
#define SER_RANGE_13_CONFIGr_ENUM BCM56150_A0_SER_RANGE_13_CONFIGr_ENUM
#define SER_RANGE_13_ENDr_ENUM BCM56150_A0_SER_RANGE_13_ENDr_ENUM
#define SER_RANGE_13_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_13_PROT_WORDr_ENUM
#define SER_RANGE_13_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_13_PROT_WORD_0r_ENUM
#define SER_RANGE_13_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_13_PROT_WORD_1r_ENUM
#define SER_RANGE_13_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_13_PROT_WORD_2r_ENUM
#define SER_RANGE_13_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_13_PROT_WORD_3r_ENUM
#define SER_RANGE_13_RESULTr_ENUM BCM56150_A0_SER_RANGE_13_RESULTr_ENUM
#define SER_RANGE_13_STARTr_ENUM BCM56150_A0_SER_RANGE_13_STARTr_ENUM
#define SER_RANGE_14_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_14_ADDR_MASKr_ENUM
#define SER_RANGE_14_CONFIGr_ENUM BCM56150_A0_SER_RANGE_14_CONFIGr_ENUM
#define SER_RANGE_14_ENDr_ENUM BCM56150_A0_SER_RANGE_14_ENDr_ENUM
#define SER_RANGE_14_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_14_PROT_WORDr_ENUM
#define SER_RANGE_14_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_14_PROT_WORD_0r_ENUM
#define SER_RANGE_14_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_14_PROT_WORD_1r_ENUM
#define SER_RANGE_14_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_14_PROT_WORD_2r_ENUM
#define SER_RANGE_14_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_14_PROT_WORD_3r_ENUM
#define SER_RANGE_14_RESULTr_ENUM BCM56150_A0_SER_RANGE_14_RESULTr_ENUM
#define SER_RANGE_14_STARTr_ENUM BCM56150_A0_SER_RANGE_14_STARTr_ENUM
#define SER_RANGE_15_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_15_ADDR_MASKr_ENUM
#define SER_RANGE_15_CONFIGr_ENUM BCM56150_A0_SER_RANGE_15_CONFIGr_ENUM
#define SER_RANGE_15_ENDr_ENUM BCM56150_A0_SER_RANGE_15_ENDr_ENUM
#define SER_RANGE_15_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_15_PROT_WORDr_ENUM
#define SER_RANGE_15_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_15_PROT_WORD_0r_ENUM
#define SER_RANGE_15_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_15_PROT_WORD_1r_ENUM
#define SER_RANGE_15_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_15_PROT_WORD_2r_ENUM
#define SER_RANGE_15_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_15_PROT_WORD_3r_ENUM
#define SER_RANGE_15_RESULTr_ENUM BCM56150_A0_SER_RANGE_15_RESULTr_ENUM
#define SER_RANGE_15_STARTr_ENUM BCM56150_A0_SER_RANGE_15_STARTr_ENUM
#define SER_RANGE_16_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_16_ADDR_MASKr_ENUM
#define SER_RANGE_16_CONFIGr_ENUM BCM56150_A0_SER_RANGE_16_CONFIGr_ENUM
#define SER_RANGE_16_ENDr_ENUM BCM56150_A0_SER_RANGE_16_ENDr_ENUM
#define SER_RANGE_16_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_16_PROT_WORDr_ENUM
#define SER_RANGE_16_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_16_PROT_WORD_0r_ENUM
#define SER_RANGE_16_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_16_PROT_WORD_1r_ENUM
#define SER_RANGE_16_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_16_PROT_WORD_2r_ENUM
#define SER_RANGE_16_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_16_PROT_WORD_3r_ENUM
#define SER_RANGE_16_RESULTr_ENUM BCM56150_A0_SER_RANGE_16_RESULTr_ENUM
#define SER_RANGE_16_STARTr_ENUM BCM56150_A0_SER_RANGE_16_STARTr_ENUM
#define SER_RANGE_17_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_17_ADDR_MASKr_ENUM
#define SER_RANGE_17_CONFIGr_ENUM BCM56150_A0_SER_RANGE_17_CONFIGr_ENUM
#define SER_RANGE_17_ENDr_ENUM BCM56150_A0_SER_RANGE_17_ENDr_ENUM
#define SER_RANGE_17_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_17_PROT_WORDr_ENUM
#define SER_RANGE_17_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_17_PROT_WORD_0r_ENUM
#define SER_RANGE_17_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_17_PROT_WORD_1r_ENUM
#define SER_RANGE_17_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_17_PROT_WORD_2r_ENUM
#define SER_RANGE_17_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_17_PROT_WORD_3r_ENUM
#define SER_RANGE_17_RESULTr_ENUM BCM56150_A0_SER_RANGE_17_RESULTr_ENUM
#define SER_RANGE_17_STARTr_ENUM BCM56150_A0_SER_RANGE_17_STARTr_ENUM
#define SER_RANGE_18_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_18_ADDR_MASKr_ENUM
#define SER_RANGE_18_CONFIGr_ENUM BCM56150_A0_SER_RANGE_18_CONFIGr_ENUM
#define SER_RANGE_18_ENDr_ENUM BCM56150_A0_SER_RANGE_18_ENDr_ENUM
#define SER_RANGE_18_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_18_PROT_WORDr_ENUM
#define SER_RANGE_18_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_18_PROT_WORD_0r_ENUM
#define SER_RANGE_18_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_18_PROT_WORD_1r_ENUM
#define SER_RANGE_18_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_18_PROT_WORD_2r_ENUM
#define SER_RANGE_18_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_18_PROT_WORD_3r_ENUM
#define SER_RANGE_18_RESULTr_ENUM BCM56150_A0_SER_RANGE_18_RESULTr_ENUM
#define SER_RANGE_18_STARTr_ENUM BCM56150_A0_SER_RANGE_18_STARTr_ENUM
#define SER_RANGE_19_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_19_ADDR_MASKr_ENUM
#define SER_RANGE_19_CONFIGr_ENUM BCM56150_A0_SER_RANGE_19_CONFIGr_ENUM
#define SER_RANGE_19_ENDr_ENUM BCM56150_A0_SER_RANGE_19_ENDr_ENUM
#define SER_RANGE_19_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_19_PROT_WORDr_ENUM
#define SER_RANGE_19_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_19_PROT_WORD_0r_ENUM
#define SER_RANGE_19_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_19_PROT_WORD_1r_ENUM
#define SER_RANGE_19_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_19_PROT_WORD_2r_ENUM
#define SER_RANGE_19_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_19_PROT_WORD_3r_ENUM
#define SER_RANGE_19_RESULTr_ENUM BCM56150_A0_SER_RANGE_19_RESULTr_ENUM
#define SER_RANGE_19_STARTr_ENUM BCM56150_A0_SER_RANGE_19_STARTr_ENUM
#define SER_RANGE_1_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_1_ADDR_MASKr_ENUM
#define SER_RANGE_1_CONFIGr_ENUM BCM56150_A0_SER_RANGE_1_CONFIGr_ENUM
#define SER_RANGE_1_ENDr_ENUM BCM56150_A0_SER_RANGE_1_ENDr_ENUM
#define SER_RANGE_1_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_1_PROT_WORDr_ENUM
#define SER_RANGE_1_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_1_PROT_WORD_0r_ENUM
#define SER_RANGE_1_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_1_PROT_WORD_1r_ENUM
#define SER_RANGE_1_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_1_PROT_WORD_2r_ENUM
#define SER_RANGE_1_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_1_PROT_WORD_3r_ENUM
#define SER_RANGE_1_RESULTr_ENUM BCM56150_A0_SER_RANGE_1_RESULTr_ENUM
#define SER_RANGE_1_STARTr_ENUM BCM56150_A0_SER_RANGE_1_STARTr_ENUM
#define SER_RANGE_20_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_20_ADDR_MASKr_ENUM
#define SER_RANGE_20_CONFIGr_ENUM BCM56150_A0_SER_RANGE_20_CONFIGr_ENUM
#define SER_RANGE_20_ENDr_ENUM BCM56150_A0_SER_RANGE_20_ENDr_ENUM
#define SER_RANGE_20_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_20_PROT_WORDr_ENUM
#define SER_RANGE_20_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_20_PROT_WORD_0r_ENUM
#define SER_RANGE_20_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_20_PROT_WORD_1r_ENUM
#define SER_RANGE_20_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_20_PROT_WORD_2r_ENUM
#define SER_RANGE_20_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_20_PROT_WORD_3r_ENUM
#define SER_RANGE_20_RESULTr_ENUM BCM56150_A0_SER_RANGE_20_RESULTr_ENUM
#define SER_RANGE_20_STARTr_ENUM BCM56150_A0_SER_RANGE_20_STARTr_ENUM
#define SER_RANGE_21_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_21_ADDR_MASKr_ENUM
#define SER_RANGE_21_CONFIGr_ENUM BCM56150_A0_SER_RANGE_21_CONFIGr_ENUM
#define SER_RANGE_21_ENDr_ENUM BCM56150_A0_SER_RANGE_21_ENDr_ENUM
#define SER_RANGE_21_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_21_PROT_WORDr_ENUM
#define SER_RANGE_21_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_21_PROT_WORD_0r_ENUM
#define SER_RANGE_21_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_21_PROT_WORD_1r_ENUM
#define SER_RANGE_21_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_21_PROT_WORD_2r_ENUM
#define SER_RANGE_21_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_21_PROT_WORD_3r_ENUM
#define SER_RANGE_21_RESULTr_ENUM BCM56150_A0_SER_RANGE_21_RESULTr_ENUM
#define SER_RANGE_21_STARTr_ENUM BCM56150_A0_SER_RANGE_21_STARTr_ENUM
#define SER_RANGE_22_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_22_ADDR_MASKr_ENUM
#define SER_RANGE_22_CONFIGr_ENUM BCM56150_A0_SER_RANGE_22_CONFIGr_ENUM
#define SER_RANGE_22_ENDr_ENUM BCM56150_A0_SER_RANGE_22_ENDr_ENUM
#define SER_RANGE_22_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_22_PROT_WORDr_ENUM
#define SER_RANGE_22_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_22_PROT_WORD_0r_ENUM
#define SER_RANGE_22_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_22_PROT_WORD_1r_ENUM
#define SER_RANGE_22_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_22_PROT_WORD_2r_ENUM
#define SER_RANGE_22_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_22_PROT_WORD_3r_ENUM
#define SER_RANGE_22_RESULTr_ENUM BCM56150_A0_SER_RANGE_22_RESULTr_ENUM
#define SER_RANGE_22_STARTr_ENUM BCM56150_A0_SER_RANGE_22_STARTr_ENUM
#define SER_RANGE_23_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_23_ADDR_MASKr_ENUM
#define SER_RANGE_23_CONFIGr_ENUM BCM56150_A0_SER_RANGE_23_CONFIGr_ENUM
#define SER_RANGE_23_ENDr_ENUM BCM56150_A0_SER_RANGE_23_ENDr_ENUM
#define SER_RANGE_23_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_23_PROT_WORDr_ENUM
#define SER_RANGE_23_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_23_PROT_WORD_0r_ENUM
#define SER_RANGE_23_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_23_PROT_WORD_1r_ENUM
#define SER_RANGE_23_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_23_PROT_WORD_2r_ENUM
#define SER_RANGE_23_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_23_PROT_WORD_3r_ENUM
#define SER_RANGE_23_RESULTr_ENUM BCM56150_A0_SER_RANGE_23_RESULTr_ENUM
#define SER_RANGE_23_STARTr_ENUM BCM56150_A0_SER_RANGE_23_STARTr_ENUM
#define SER_RANGE_24_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_24_ADDR_MASKr_ENUM
#define SER_RANGE_24_CONFIGr_ENUM BCM56150_A0_SER_RANGE_24_CONFIGr_ENUM
#define SER_RANGE_24_ENDr_ENUM BCM56150_A0_SER_RANGE_24_ENDr_ENUM
#define SER_RANGE_24_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_24_PROT_WORDr_ENUM
#define SER_RANGE_24_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_24_PROT_WORD_0r_ENUM
#define SER_RANGE_24_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_24_PROT_WORD_1r_ENUM
#define SER_RANGE_24_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_24_PROT_WORD_2r_ENUM
#define SER_RANGE_24_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_24_PROT_WORD_3r_ENUM
#define SER_RANGE_24_RESULTr_ENUM BCM56150_A0_SER_RANGE_24_RESULTr_ENUM
#define SER_RANGE_24_STARTr_ENUM BCM56150_A0_SER_RANGE_24_STARTr_ENUM
#define SER_RANGE_25_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_25_ADDR_MASKr_ENUM
#define SER_RANGE_25_CONFIGr_ENUM BCM56150_A0_SER_RANGE_25_CONFIGr_ENUM
#define SER_RANGE_25_ENDr_ENUM BCM56150_A0_SER_RANGE_25_ENDr_ENUM
#define SER_RANGE_25_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_25_PROT_WORDr_ENUM
#define SER_RANGE_25_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_25_PROT_WORD_0r_ENUM
#define SER_RANGE_25_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_25_PROT_WORD_1r_ENUM
#define SER_RANGE_25_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_25_PROT_WORD_2r_ENUM
#define SER_RANGE_25_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_25_PROT_WORD_3r_ENUM
#define SER_RANGE_25_RESULTr_ENUM BCM56150_A0_SER_RANGE_25_RESULTr_ENUM
#define SER_RANGE_25_STARTr_ENUM BCM56150_A0_SER_RANGE_25_STARTr_ENUM
#define SER_RANGE_26_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_26_ADDR_MASKr_ENUM
#define SER_RANGE_26_CONFIGr_ENUM BCM56150_A0_SER_RANGE_26_CONFIGr_ENUM
#define SER_RANGE_26_ENDr_ENUM BCM56150_A0_SER_RANGE_26_ENDr_ENUM
#define SER_RANGE_26_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_26_PROT_WORDr_ENUM
#define SER_RANGE_26_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_26_PROT_WORD_0r_ENUM
#define SER_RANGE_26_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_26_PROT_WORD_1r_ENUM
#define SER_RANGE_26_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_26_PROT_WORD_2r_ENUM
#define SER_RANGE_26_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_26_PROT_WORD_3r_ENUM
#define SER_RANGE_26_RESULTr_ENUM BCM56150_A0_SER_RANGE_26_RESULTr_ENUM
#define SER_RANGE_26_STARTr_ENUM BCM56150_A0_SER_RANGE_26_STARTr_ENUM
#define SER_RANGE_27_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_27_ADDR_MASKr_ENUM
#define SER_RANGE_27_CONFIGr_ENUM BCM56150_A0_SER_RANGE_27_CONFIGr_ENUM
#define SER_RANGE_27_ENDr_ENUM BCM56150_A0_SER_RANGE_27_ENDr_ENUM
#define SER_RANGE_27_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_27_PROT_WORDr_ENUM
#define SER_RANGE_27_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_27_PROT_WORD_0r_ENUM
#define SER_RANGE_27_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_27_PROT_WORD_1r_ENUM
#define SER_RANGE_27_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_27_PROT_WORD_2r_ENUM
#define SER_RANGE_27_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_27_PROT_WORD_3r_ENUM
#define SER_RANGE_27_RESULTr_ENUM BCM56150_A0_SER_RANGE_27_RESULTr_ENUM
#define SER_RANGE_27_STARTr_ENUM BCM56150_A0_SER_RANGE_27_STARTr_ENUM
#define SER_RANGE_28_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_28_ADDR_MASKr_ENUM
#define SER_RANGE_28_CONFIGr_ENUM BCM56150_A0_SER_RANGE_28_CONFIGr_ENUM
#define SER_RANGE_28_ENDr_ENUM BCM56150_A0_SER_RANGE_28_ENDr_ENUM
#define SER_RANGE_28_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_28_PROT_WORDr_ENUM
#define SER_RANGE_28_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_28_PROT_WORD_0r_ENUM
#define SER_RANGE_28_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_28_PROT_WORD_1r_ENUM
#define SER_RANGE_28_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_28_PROT_WORD_2r_ENUM
#define SER_RANGE_28_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_28_PROT_WORD_3r_ENUM
#define SER_RANGE_28_RESULTr_ENUM BCM56150_A0_SER_RANGE_28_RESULTr_ENUM
#define SER_RANGE_28_STARTr_ENUM BCM56150_A0_SER_RANGE_28_STARTr_ENUM
#define SER_RANGE_29_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_29_ADDR_MASKr_ENUM
#define SER_RANGE_29_CONFIGr_ENUM BCM56150_A0_SER_RANGE_29_CONFIGr_ENUM
#define SER_RANGE_29_ENDr_ENUM BCM56150_A0_SER_RANGE_29_ENDr_ENUM
#define SER_RANGE_29_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_29_PROT_WORDr_ENUM
#define SER_RANGE_29_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_29_PROT_WORD_0r_ENUM
#define SER_RANGE_29_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_29_PROT_WORD_1r_ENUM
#define SER_RANGE_29_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_29_PROT_WORD_2r_ENUM
#define SER_RANGE_29_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_29_PROT_WORD_3r_ENUM
#define SER_RANGE_29_RESULTr_ENUM BCM56150_A0_SER_RANGE_29_RESULTr_ENUM
#define SER_RANGE_29_STARTr_ENUM BCM56150_A0_SER_RANGE_29_STARTr_ENUM
#define SER_RANGE_2_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_2_ADDR_MASKr_ENUM
#define SER_RANGE_2_CONFIGr_ENUM BCM56150_A0_SER_RANGE_2_CONFIGr_ENUM
#define SER_RANGE_2_ENDr_ENUM BCM56150_A0_SER_RANGE_2_ENDr_ENUM
#define SER_RANGE_2_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_2_PROT_WORDr_ENUM
#define SER_RANGE_2_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_2_PROT_WORD_0r_ENUM
#define SER_RANGE_2_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_2_PROT_WORD_1r_ENUM
#define SER_RANGE_2_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_2_PROT_WORD_2r_ENUM
#define SER_RANGE_2_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_2_PROT_WORD_3r_ENUM
#define SER_RANGE_2_RESULTr_ENUM BCM56150_A0_SER_RANGE_2_RESULTr_ENUM
#define SER_RANGE_2_STARTr_ENUM BCM56150_A0_SER_RANGE_2_STARTr_ENUM
#define SER_RANGE_30_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_30_ADDR_MASKr_ENUM
#define SER_RANGE_30_CONFIGr_ENUM BCM56150_A0_SER_RANGE_30_CONFIGr_ENUM
#define SER_RANGE_30_ENDr_ENUM BCM56150_A0_SER_RANGE_30_ENDr_ENUM
#define SER_RANGE_30_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_30_PROT_WORDr_ENUM
#define SER_RANGE_30_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_30_PROT_WORD_0r_ENUM
#define SER_RANGE_30_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_30_PROT_WORD_1r_ENUM
#define SER_RANGE_30_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_30_PROT_WORD_2r_ENUM
#define SER_RANGE_30_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_30_PROT_WORD_3r_ENUM
#define SER_RANGE_30_RESULTr_ENUM BCM56150_A0_SER_RANGE_30_RESULTr_ENUM
#define SER_RANGE_30_STARTr_ENUM BCM56150_A0_SER_RANGE_30_STARTr_ENUM
#define SER_RANGE_31_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_31_ADDR_MASKr_ENUM
#define SER_RANGE_31_CONFIGr_ENUM BCM56150_A0_SER_RANGE_31_CONFIGr_ENUM
#define SER_RANGE_31_ENDr_ENUM BCM56150_A0_SER_RANGE_31_ENDr_ENUM
#define SER_RANGE_31_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_31_PROT_WORDr_ENUM
#define SER_RANGE_31_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_31_PROT_WORD_0r_ENUM
#define SER_RANGE_31_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_31_PROT_WORD_1r_ENUM
#define SER_RANGE_31_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_31_PROT_WORD_2r_ENUM
#define SER_RANGE_31_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_31_PROT_WORD_3r_ENUM
#define SER_RANGE_31_RESULTr_ENUM BCM56150_A0_SER_RANGE_31_RESULTr_ENUM
#define SER_RANGE_31_STARTr_ENUM BCM56150_A0_SER_RANGE_31_STARTr_ENUM
#define SER_RANGE_3_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_3_ADDR_MASKr_ENUM
#define SER_RANGE_3_CONFIGr_ENUM BCM56150_A0_SER_RANGE_3_CONFIGr_ENUM
#define SER_RANGE_3_ENDr_ENUM BCM56150_A0_SER_RANGE_3_ENDr_ENUM
#define SER_RANGE_3_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_3_PROT_WORDr_ENUM
#define SER_RANGE_3_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_3_PROT_WORD_0r_ENUM
#define SER_RANGE_3_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_3_PROT_WORD_1r_ENUM
#define SER_RANGE_3_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_3_PROT_WORD_2r_ENUM
#define SER_RANGE_3_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_3_PROT_WORD_3r_ENUM
#define SER_RANGE_3_RESULTr_ENUM BCM56150_A0_SER_RANGE_3_RESULTr_ENUM
#define SER_RANGE_3_STARTr_ENUM BCM56150_A0_SER_RANGE_3_STARTr_ENUM
#define SER_RANGE_4_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_4_ADDR_MASKr_ENUM
#define SER_RANGE_4_CONFIGr_ENUM BCM56150_A0_SER_RANGE_4_CONFIGr_ENUM
#define SER_RANGE_4_ENDr_ENUM BCM56150_A0_SER_RANGE_4_ENDr_ENUM
#define SER_RANGE_4_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_4_PROT_WORDr_ENUM
#define SER_RANGE_4_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_4_PROT_WORD_0r_ENUM
#define SER_RANGE_4_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_4_PROT_WORD_1r_ENUM
#define SER_RANGE_4_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_4_PROT_WORD_2r_ENUM
#define SER_RANGE_4_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_4_PROT_WORD_3r_ENUM
#define SER_RANGE_4_RESULTr_ENUM BCM56150_A0_SER_RANGE_4_RESULTr_ENUM
#define SER_RANGE_4_STARTr_ENUM BCM56150_A0_SER_RANGE_4_STARTr_ENUM
#define SER_RANGE_5_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_5_ADDR_MASKr_ENUM
#define SER_RANGE_5_CONFIGr_ENUM BCM56150_A0_SER_RANGE_5_CONFIGr_ENUM
#define SER_RANGE_5_ENDr_ENUM BCM56150_A0_SER_RANGE_5_ENDr_ENUM
#define SER_RANGE_5_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_5_PROT_WORDr_ENUM
#define SER_RANGE_5_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_5_PROT_WORD_0r_ENUM
#define SER_RANGE_5_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_5_PROT_WORD_1r_ENUM
#define SER_RANGE_5_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_5_PROT_WORD_2r_ENUM
#define SER_RANGE_5_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_5_PROT_WORD_3r_ENUM
#define SER_RANGE_5_RESULTr_ENUM BCM56150_A0_SER_RANGE_5_RESULTr_ENUM
#define SER_RANGE_5_STARTr_ENUM BCM56150_A0_SER_RANGE_5_STARTr_ENUM
#define SER_RANGE_6_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_6_ADDR_MASKr_ENUM
#define SER_RANGE_6_CONFIGr_ENUM BCM56150_A0_SER_RANGE_6_CONFIGr_ENUM
#define SER_RANGE_6_ENDr_ENUM BCM56150_A0_SER_RANGE_6_ENDr_ENUM
#define SER_RANGE_6_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_6_PROT_WORDr_ENUM
#define SER_RANGE_6_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_6_PROT_WORD_0r_ENUM
#define SER_RANGE_6_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_6_PROT_WORD_1r_ENUM
#define SER_RANGE_6_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_6_PROT_WORD_2r_ENUM
#define SER_RANGE_6_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_6_PROT_WORD_3r_ENUM
#define SER_RANGE_6_RESULTr_ENUM BCM56150_A0_SER_RANGE_6_RESULTr_ENUM
#define SER_RANGE_6_STARTr_ENUM BCM56150_A0_SER_RANGE_6_STARTr_ENUM
#define SER_RANGE_7_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_7_ADDR_MASKr_ENUM
#define SER_RANGE_7_CONFIGr_ENUM BCM56150_A0_SER_RANGE_7_CONFIGr_ENUM
#define SER_RANGE_7_ENDr_ENUM BCM56150_A0_SER_RANGE_7_ENDr_ENUM
#define SER_RANGE_7_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_7_PROT_WORDr_ENUM
#define SER_RANGE_7_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_7_PROT_WORD_0r_ENUM
#define SER_RANGE_7_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_7_PROT_WORD_1r_ENUM
#define SER_RANGE_7_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_7_PROT_WORD_2r_ENUM
#define SER_RANGE_7_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_7_PROT_WORD_3r_ENUM
#define SER_RANGE_7_RESULTr_ENUM BCM56150_A0_SER_RANGE_7_RESULTr_ENUM
#define SER_RANGE_7_STARTr_ENUM BCM56150_A0_SER_RANGE_7_STARTr_ENUM
#define SER_RANGE_8_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_8_ADDR_MASKr_ENUM
#define SER_RANGE_8_CONFIGr_ENUM BCM56150_A0_SER_RANGE_8_CONFIGr_ENUM
#define SER_RANGE_8_ENDr_ENUM BCM56150_A0_SER_RANGE_8_ENDr_ENUM
#define SER_RANGE_8_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_8_PROT_WORDr_ENUM
#define SER_RANGE_8_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_8_PROT_WORD_0r_ENUM
#define SER_RANGE_8_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_8_PROT_WORD_1r_ENUM
#define SER_RANGE_8_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_8_PROT_WORD_2r_ENUM
#define SER_RANGE_8_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_8_PROT_WORD_3r_ENUM
#define SER_RANGE_8_RESULTr_ENUM BCM56150_A0_SER_RANGE_8_RESULTr_ENUM
#define SER_RANGE_8_STARTr_ENUM BCM56150_A0_SER_RANGE_8_STARTr_ENUM
#define SER_RANGE_9_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_9_ADDR_MASKr_ENUM
#define SER_RANGE_9_CONFIGr_ENUM BCM56150_A0_SER_RANGE_9_CONFIGr_ENUM
#define SER_RANGE_9_ENDr_ENUM BCM56150_A0_SER_RANGE_9_ENDr_ENUM
#define SER_RANGE_9_PROT_WORDr_ENUM BCM56150_A0_SER_RANGE_9_PROT_WORDr_ENUM
#define SER_RANGE_9_PROT_WORD_0r_ENUM BCM56150_A0_SER_RANGE_9_PROT_WORD_0r_ENUM
#define SER_RANGE_9_PROT_WORD_1r_ENUM BCM56150_A0_SER_RANGE_9_PROT_WORD_1r_ENUM
#define SER_RANGE_9_PROT_WORD_2r_ENUM BCM56150_A0_SER_RANGE_9_PROT_WORD_2r_ENUM
#define SER_RANGE_9_PROT_WORD_3r_ENUM BCM56150_A0_SER_RANGE_9_PROT_WORD_3r_ENUM
#define SER_RANGE_9_RESULTr_ENUM BCM56150_A0_SER_RANGE_9_RESULTr_ENUM
#define SER_RANGE_9_STARTr_ENUM BCM56150_A0_SER_RANGE_9_STARTr_ENUM
#define SER_RANGE_ADDR_MASKr_ENUM BCM56150_A0_SER_RANGE_ADDR_MASKr_ENUM
#define SER_RANGE_CONFIGr_ENUM BCM56150_A0_SER_RANGE_CONFIGr_ENUM
#define SER_RANGE_ENABLEr_ENUM BCM56150_A0_SER_RANGE_ENABLEr_ENUM
#define SER_RANGE_ENDr_ENUM BCM56150_A0_SER_RANGE_ENDr_ENUM
#define SER_RANGE_RESULTr_ENUM BCM56150_A0_SER_RANGE_RESULTr_ENUM
#define SER_RANGE_STARTr_ENUM BCM56150_A0_SER_RANGE_STARTr_ENUM
#define SER_RESULT_0m_ENUM BCM56150_A0_SER_RESULT_0m_ENUM
#define SER_RESULT_1m_ENUM BCM56150_A0_SER_RESULT_1m_ENUM
#define SER_RESULT_DATA_0m_ENUM BCM56150_A0_SER_RESULT_DATA_0m_ENUM
#define SER_RESULT_DATA_1m_ENUM BCM56150_A0_SER_RESULT_DATA_1m_ENUM
#define SER_RESULT_EXPECTED_0m_ENUM BCM56150_A0_SER_RESULT_EXPECTED_0m_ENUM
#define SER_RESULT_EXPECTED_1m_ENUM BCM56150_A0_SER_RESULT_EXPECTED_1m_ENUM
#define SER_RESULT_MEM_PDAr_ENUM BCM56150_A0_SER_RESULT_MEM_PDAr_ENUM
#define SER_RESULT_MEM_TMr_ENUM BCM56150_A0_SER_RESULT_MEM_TMr_ENUM
#define SER_RING_ERR_CTRLr_ENUM BCM56150_A0_SER_RING_ERR_CTRLr_ENUM
#define SFD_OFFSETr_ENUM BCM56150_A0_SFD_OFFSETr_ENUM
#define SFLOW_EGR_RAND_SEEDr_ENUM BCM56150_A0_SFLOW_EGR_RAND_SEEDr_ENUM
#define SFLOW_EGR_THRESHOLDr_ENUM BCM56150_A0_SFLOW_EGR_THRESHOLDr_ENUM
#define SFLOW_ING_RAND_SEEDr_ENUM BCM56150_A0_SFLOW_ING_RAND_SEEDr_ENUM
#define SFLOW_ING_THRESHOLDr_ENUM BCM56150_A0_SFLOW_ING_THRESHOLDr_ENUM
#define SIMPLEREDCONFIGr_ENUM BCM56150_A0_SIMPLEREDCONFIGr_ENUM
#define SOFTRESETPBMr_ENUM BCM56150_A0_SOFTRESETPBMr_ENUM
#define SOFTWARE_BLOCKMAP_ENUM BCM56150_A0_SOFTWARE_BLOCKMAP_ENUM
#define SOME_RDI_DEFECT_STATUSr_ENUM BCM56150_A0_SOME_RDI_DEFECT_STATUSr_ENUM
#define SOME_RMEP_CCM_DEFECT_STATUSr_ENUM BCM56150_A0_SOME_RMEP_CCM_DEFECT_STATUSr_ENUM
#define SOURCE_TRUNK_MAP_PARITY_CONTROLr_ENUM BCM56150_A0_SOURCE_TRUNK_MAP_PARITY_CONTROLr_ENUM
#define SOURCE_TRUNK_MAP_PARITY_STATUSr_ENUM BCM56150_A0_SOURCE_TRUNK_MAP_PARITY_STATUSr_ENUM
#define SOURCE_TRUNK_MAP_TABLEm_ENUM BCM56150_A0_SOURCE_TRUNK_MAP_TABLEm_ENUM
#define SRC_MODID_BLOCKm_ENUM BCM56150_A0_SRC_MODID_BLOCKm_ENUM
#define STG_TABm_ENUM BCM56150_A0_STG_TABm_ENUM
#define STORM_CONTROL_METER_CONFIGr_ENUM BCM56150_A0_STORM_CONTROL_METER_CONFIGr_ENUM
#define STORM_CONTROL_METER_MAPPINGr_ENUM BCM56150_A0_STORM_CONTROL_METER_MAPPINGr_ENUM
#define SW1_RAM_DBGCTRLr_ENUM BCM56150_A0_SW1_RAM_DBGCTRLr_ENUM
#define SW2_FP_DST_ACTION_CONTROLr_ENUM BCM56150_A0_SW2_FP_DST_ACTION_CONTROLr_ENUM
#define SW2_HW_CONTROLr_ENUM BCM56150_A0_SW2_HW_CONTROLr_ENUM
#define SW2_RAM_CONTROL_1r_ENUM BCM56150_A0_SW2_RAM_CONTROL_1r_ENUM
#define SW2_RAM_CONTROL_2r_ENUM BCM56150_A0_SW2_RAM_CONTROL_2r_ENUM
#define SW2_RAM_CONTROL_3r_ENUM BCM56150_A0_SW2_RAM_CONTROL_3r_ENUM
#define SW2_RAM_CONTROL_4r_ENUM BCM56150_A0_SW2_RAM_CONTROL_4r_ENUM
#define SW2_RAM_CONTROL_5r_ENUM BCM56150_A0_SW2_RAM_CONTROL_5r_ENUM
#define SYSTEM_CONFIG_TABLEm_ENUM BCM56150_A0_SYSTEM_CONFIG_TABLEm_ENUM
#define SYS_MAC_COUNTr_ENUM BCM56150_A0_SYS_MAC_COUNTr_ENUM
#define SYS_MAC_LIMIT_CONTROLr_ENUM BCM56150_A0_SYS_MAC_LIMIT_CONTROLr_ENUM
#define T1023r_ENUM BCM56150_A0_T1023r_ENUM
#define T127r_ENUM BCM56150_A0_T127r_ENUM
#define T1518r_ENUM BCM56150_A0_T1518r_ENUM
#define T16383r_ENUM BCM56150_A0_T16383r_ENUM
#define T2047r_ENUM BCM56150_A0_T2047r_ENUM
#define T255r_ENUM BCM56150_A0_T255r_ENUM
#define T4095r_ENUM BCM56150_A0_T4095r_ENUM
#define T511r_ENUM BCM56150_A0_T511r_ENUM
#define T64r_ENUM BCM56150_A0_T64r_ENUM
#define T9216r_ENUM BCM56150_A0_T9216r_ENUM
#define TAG_0r_ENUM BCM56150_A0_TAG_0r_ENUM
#define TAG_1r_ENUM BCM56150_A0_TAG_1r_ENUM
#define TBCAr_ENUM BCM56150_A0_TBCAr_ENUM
#define TBYTr_ENUM BCM56150_A0_TBYTr_ENUM
#define TCP_FNm_ENUM BCM56150_A0_TCP_FNm_ENUM
#define TDBGCr_ENUM BCM56150_A0_TDBGCr_ENUM
#define TDBGC0r_ENUM BCM56150_A0_TDBGC0r_ENUM
#define TDBGC0_SELECTr_ENUM BCM56150_A0_TDBGC0_SELECTr_ENUM
#define TDBGC1r_ENUM BCM56150_A0_TDBGC1r_ENUM
#define TDBGC10r_ENUM BCM56150_A0_TDBGC10r_ENUM
#define TDBGC10_SELECTr_ENUM BCM56150_A0_TDBGC10_SELECTr_ENUM
#define TDBGC11r_ENUM BCM56150_A0_TDBGC11r_ENUM
#define TDBGC11_SELECTr_ENUM BCM56150_A0_TDBGC11_SELECTr_ENUM
#define TDBGC1_SELECTr_ENUM BCM56150_A0_TDBGC1_SELECTr_ENUM
#define TDBGC2r_ENUM BCM56150_A0_TDBGC2r_ENUM
#define TDBGC2_SELECTr_ENUM BCM56150_A0_TDBGC2_SELECTr_ENUM
#define TDBGC3r_ENUM BCM56150_A0_TDBGC3r_ENUM
#define TDBGC3_SELECTr_ENUM BCM56150_A0_TDBGC3_SELECTr_ENUM
#define TDBGC4r_ENUM BCM56150_A0_TDBGC4r_ENUM
#define TDBGC4_SELECTr_ENUM BCM56150_A0_TDBGC4_SELECTr_ENUM
#define TDBGC5r_ENUM BCM56150_A0_TDBGC5r_ENUM
#define TDBGC5_SELECTr_ENUM BCM56150_A0_TDBGC5_SELECTr_ENUM
#define TDBGC6r_ENUM BCM56150_A0_TDBGC6r_ENUM
#define TDBGC6_SELECTr_ENUM BCM56150_A0_TDBGC6_SELECTr_ENUM
#define TDBGC7r_ENUM BCM56150_A0_TDBGC7r_ENUM
#define TDBGC7_SELECTr_ENUM BCM56150_A0_TDBGC7_SELECTr_ENUM
#define TDBGC8r_ENUM BCM56150_A0_TDBGC8r_ENUM
#define TDBGC8_SELECTr_ENUM BCM56150_A0_TDBGC8_SELECTr_ENUM
#define TDBGC9r_ENUM BCM56150_A0_TDBGC9r_ENUM
#define TDBGC9_SELECTr_ENUM BCM56150_A0_TDBGC9_SELECTr_ENUM
#define TDBGC_SELECTr_ENUM BCM56150_A0_TDBGC_SELECTr_ENUM
#define TDFRr_ENUM BCM56150_A0_TDFRr_ENUM
#define TDVLNr_ENUM BCM56150_A0_TDVLNr_ENUM
#define TEDFr_ENUM BCM56150_A0_TEDFr_ENUM
#define TERRr_ENUM BCM56150_A0_TERRr_ENUM
#define TFCSr_ENUM BCM56150_A0_TFCSr_ENUM
#define TFRGr_ENUM BCM56150_A0_TFRGr_ENUM
#define TJBRr_ENUM BCM56150_A0_TJBRr_ENUM
#define TLCLr_ENUM BCM56150_A0_TLCLr_ENUM
#define TMCAr_ENUM BCM56150_A0_TMCAr_ENUM
#define TMCLr_ENUM BCM56150_A0_TMCLr_ENUM
#define TMGVr_ENUM BCM56150_A0_TMGVr_ENUM
#define TNCLr_ENUM BCM56150_A0_TNCLr_ENUM
#define TOP_AVS_SEL_REGr_ENUM BCM56150_A0_TOP_AVS_SEL_REGr_ENUM
#define TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRLr_ENUM BCM56150_A0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRLr_ENUM
#define TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0r_ENUM BCM56150_A0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0r_ENUM
#define TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1r_ENUM BCM56150_A0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1r_ENUM
#define TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM56150_A0_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRLr_ENUM BCM56150_A0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRLr_ENUM
#define TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0r_ENUM BCM56150_A0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0r_ENUM
#define TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1r_ENUM BCM56150_A0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1r_ENUM
#define TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM56150_A0_TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_BROAD_SYNC_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM56150_A0_TOP_BROAD_SYNC_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_BS_PLL0_CTRL_0r_ENUM BCM56150_A0_TOP_BS_PLL0_CTRL_0r_ENUM
#define TOP_BS_PLL0_CTRL_1r_ENUM BCM56150_A0_TOP_BS_PLL0_CTRL_1r_ENUM
#define TOP_BS_PLL0_CTRL_2r_ENUM BCM56150_A0_TOP_BS_PLL0_CTRL_2r_ENUM
#define TOP_BS_PLL0_CTRL_3r_ENUM BCM56150_A0_TOP_BS_PLL0_CTRL_3r_ENUM
#define TOP_BS_PLL0_CTRL_4r_ENUM BCM56150_A0_TOP_BS_PLL0_CTRL_4r_ENUM
#define TOP_BS_PLL0_STATUSr_ENUM BCM56150_A0_TOP_BS_PLL0_STATUSr_ENUM
#define TOP_BS_PLL1_CTRL_0r_ENUM BCM56150_A0_TOP_BS_PLL1_CTRL_0r_ENUM
#define TOP_BS_PLL1_CTRL_1r_ENUM BCM56150_A0_TOP_BS_PLL1_CTRL_1r_ENUM
#define TOP_BS_PLL1_CTRL_2r_ENUM BCM56150_A0_TOP_BS_PLL1_CTRL_2r_ENUM
#define TOP_BS_PLL1_CTRL_3r_ENUM BCM56150_A0_TOP_BS_PLL1_CTRL_3r_ENUM
#define TOP_BS_PLL1_CTRL_4r_ENUM BCM56150_A0_TOP_BS_PLL1_CTRL_4r_ENUM
#define TOP_BS_PLL1_STATUSr_ENUM BCM56150_A0_TOP_BS_PLL1_STATUSr_ENUM
#define TOP_CLOCKING_ENFORCE_PSGr_ENUM BCM56150_A0_TOP_CLOCKING_ENFORCE_PSGr_ENUM
#define TOP_CORE_PLL_CTRL0r_ENUM BCM56150_A0_TOP_CORE_PLL_CTRL0r_ENUM
#define TOP_CORE_PLL_CTRL1r_ENUM BCM56150_A0_TOP_CORE_PLL_CTRL1r_ENUM
#define TOP_CORE_PLL_CTRL2r_ENUM BCM56150_A0_TOP_CORE_PLL_CTRL2r_ENUM
#define TOP_CORE_PLL_CTRL3r_ENUM BCM56150_A0_TOP_CORE_PLL_CTRL3r_ENUM
#define TOP_CORE_PLL_CTRL4r_ENUM BCM56150_A0_TOP_CORE_PLL_CTRL4r_ENUM
#define TOP_CORE_PLL_CTRL5r_ENUM BCM56150_A0_TOP_CORE_PLL_CTRL5r_ENUM
#define TOP_DEV_REV_IDr_ENUM BCM56150_A0_TOP_DEV_REV_IDr_ENUM
#define TOP_GPIO_PULL_CTRLr_ENUM BCM56150_A0_TOP_GPIO_PULL_CTRLr_ENUM
#define TOP_HW_TAP_CONTROLr_ENUM BCM56150_A0_TOP_HW_TAP_CONTROLr_ENUM
#define TOP_HW_TAP_MEM_DEBUGr_ENUM BCM56150_A0_TOP_HW_TAP_MEM_DEBUGr_ENUM
#define TOP_HW_TAP_MEM_ECC_CTRLr_ENUM BCM56150_A0_TOP_HW_TAP_MEM_ECC_CTRLr_ENUM
#define TOP_HW_TAP_MEM_ECC_STATUSr_ENUM BCM56150_A0_TOP_HW_TAP_MEM_ECC_STATUSr_ENUM
#define TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_ENUM BCM56150_A0_TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_ENUM
#define TOP_L1_RCVD_CLK_VALID_STATUS_0r_ENUM BCM56150_A0_TOP_L1_RCVD_CLK_VALID_STATUS_0r_ENUM
#define TOP_L1_RCVD_CLK_VALID_STATUS_1r_ENUM BCM56150_A0_TOP_L1_RCVD_CLK_VALID_STATUS_1r_ENUM
#define TOP_MISC_CONTROL_1r_ENUM BCM56150_A0_TOP_MISC_CONTROL_1r_ENUM
#define TOP_MISC_CONTROL_2r_ENUM BCM56150_A0_TOP_MISC_CONTROL_2r_ENUM
#define TOP_MISC_CONTROL_3r_ENUM BCM56150_A0_TOP_MISC_CONTROL_3r_ENUM
#define TOP_MISC_STATUSr_ENUM BCM56150_A0_TOP_MISC_STATUSr_ENUM
#define TOP_OSC_COUNT_STATr_ENUM BCM56150_A0_TOP_OSC_COUNT_STATr_ENUM
#define TOP_PARALLEL_LED_CTRLr_ENUM BCM56150_A0_TOP_PARALLEL_LED_CTRLr_ENUM
#define TOP_PARALLEL_LED_FAULT_STATUSr_ENUM BCM56150_A0_TOP_PARALLEL_LED_FAULT_STATUSr_ENUM
#define TOP_PARALLEL_LED_FAULT_STATUS_0r_ENUM BCM56150_A0_TOP_PARALLEL_LED_FAULT_STATUS_0r_ENUM
#define TOP_PARALLEL_LED_FAULT_STATUS_1r_ENUM BCM56150_A0_TOP_PARALLEL_LED_FAULT_STATUS_1r_ENUM
#define TOP_PARALLEL_LED_FAULT_STATUS_MIXr_ENUM BCM56150_A0_TOP_PARALLEL_LED_FAULT_STATUS_MIXr_ENUM
#define TOP_PLL_BYP_AND_REFCLK_CONTROLr_ENUM BCM56150_A0_TOP_PLL_BYP_AND_REFCLK_CONTROLr_ENUM
#define TOP_PVTMON_CTRL_0r_ENUM BCM56150_A0_TOP_PVTMON_CTRL_0r_ENUM
#define TOP_PVTMON_CTRL_1r_ENUM BCM56150_A0_TOP_PVTMON_CTRL_1r_ENUM
#define TOP_PVTMON_RESULT_0r_ENUM BCM56150_A0_TOP_PVTMON_RESULT_0r_ENUM
#define TOP_QGPHY_CTRL_0r_ENUM BCM56150_A0_TOP_QGPHY_CTRL_0r_ENUM
#define TOP_QGPHY_CTRL_1r_ENUM BCM56150_A0_TOP_QGPHY_CTRL_1r_ENUM
#define TOP_QSGMII2X_CTRLr_ENUM BCM56150_A0_TOP_QSGMII2X_CTRLr_ENUM
#define TOP_RING_OSC_CTRLr_ENUM BCM56150_A0_TOP_RING_OSC_CTRLr_ENUM
#define TOP_SOFT_RESET_REGr_ENUM BCM56150_A0_TOP_SOFT_RESET_REGr_ENUM
#define TOP_SOFT_RESET_REG_2r_ENUM BCM56150_A0_TOP_SOFT_RESET_REG_2r_ENUM
#define TOP_SWITCH_FEATURE_ENABLEr_ENUM BCM56150_A0_TOP_SWITCH_FEATURE_ENABLEr_ENUM
#define TOP_TAP_CONTROLr_ENUM BCM56150_A0_TOP_TAP_CONTROLr_ENUM
#define TOP_TOP_CORE_PLL_STATUS_1r_ENUM BCM56150_A0_TOP_TOP_CORE_PLL_STATUS_1r_ENUM
#define TOP_TOP_CORE_PLL_STATUS_2r_ENUM BCM56150_A0_TOP_TOP_CORE_PLL_STATUS_2r_ENUM
#define TOP_TOP_CORE_PLL_STATUS_3r_ENUM BCM56150_A0_TOP_TOP_CORE_PLL_STATUS_3r_ENUM
#define TOP_TS_PLL_CTRL_0r_ENUM BCM56150_A0_TOP_TS_PLL_CTRL_0r_ENUM
#define TOP_TS_PLL_CTRL_1r_ENUM BCM56150_A0_TOP_TS_PLL_CTRL_1r_ENUM
#define TOP_TS_PLL_CTRL_2r_ENUM BCM56150_A0_TOP_TS_PLL_CTRL_2r_ENUM
#define TOP_TS_PLL_CTRL_3r_ENUM BCM56150_A0_TOP_TS_PLL_CTRL_3r_ENUM
#define TOP_TS_PLL_CTRL_4r_ENUM BCM56150_A0_TOP_TS_PLL_CTRL_4r_ENUM
#define TOP_TS_PLL_STATUSr_ENUM BCM56150_A0_TOP_TS_PLL_STATUSr_ENUM
#define TOP_UC_TAP_CONTROLr_ENUM BCM56150_A0_TOP_UC_TAP_CONTROLr_ENUM
#define TOP_UC_TAP_READ_DATAr_ENUM BCM56150_A0_TOP_UC_TAP_READ_DATAr_ENUM
#define TOP_UC_TAP_WRITE_DATAr_ENUM BCM56150_A0_TOP_UC_TAP_WRITE_DATAr_ENUM
#define TOP_XG0_LCPLL_FBDIV_CTRLr_ENUM BCM56150_A0_TOP_XG0_LCPLL_FBDIV_CTRLr_ENUM
#define TOP_XG0_LCPLL_FBDIV_CTRL_0r_ENUM BCM56150_A0_TOP_XG0_LCPLL_FBDIV_CTRL_0r_ENUM
#define TOP_XG0_LCPLL_FBDIV_CTRL_1r_ENUM BCM56150_A0_TOP_XG0_LCPLL_FBDIV_CTRL_1r_ENUM
#define TOP_XG0_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM56150_A0_TOP_XG0_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_XG1_LCPLL_FBDIV_CTRLr_ENUM BCM56150_A0_TOP_XG1_LCPLL_FBDIV_CTRLr_ENUM
#define TOP_XG1_LCPLL_FBDIV_CTRL_0r_ENUM BCM56150_A0_TOP_XG1_LCPLL_FBDIV_CTRL_0r_ENUM
#define TOP_XG1_LCPLL_FBDIV_CTRL_1r_ENUM BCM56150_A0_TOP_XG1_LCPLL_FBDIV_CTRL_1r_ENUM
#define TOP_XG1_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM56150_A0_TOP_XG1_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_XGXS_MDIO_CONFIGr_ENUM BCM56150_A0_TOP_XGXS_MDIO_CONFIGr_ENUM
#define TOP_XGXS_MDIO_CONFIG_0r_ENUM BCM56150_A0_TOP_XGXS_MDIO_CONFIG_0r_ENUM
#define TOP_XGXS_MDIO_CONFIG_1r_ENUM BCM56150_A0_TOP_XGXS_MDIO_CONFIG_1r_ENUM
#define TOP_XGXS_MDIO_CONFIG_2r_ENUM BCM56150_A0_TOP_XGXS_MDIO_CONFIG_2r_ENUM
#define TOP_XGXS_MDIO_CONFIG_3r_ENUM BCM56150_A0_TOP_XGXS_MDIO_CONFIG_3r_ENUM
#define TOP_XG_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM56150_A0_TOP_XG_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_XG_PLL0_CTRL_0r_ENUM BCM56150_A0_TOP_XG_PLL0_CTRL_0r_ENUM
#define TOP_XG_PLL0_CTRL_1r_ENUM BCM56150_A0_TOP_XG_PLL0_CTRL_1r_ENUM
#define TOP_XG_PLL0_CTRL_2r_ENUM BCM56150_A0_TOP_XG_PLL0_CTRL_2r_ENUM
#define TOP_XG_PLL0_CTRL_3r_ENUM BCM56150_A0_TOP_XG_PLL0_CTRL_3r_ENUM
#define TOP_XG_PLL0_CTRL_4r_ENUM BCM56150_A0_TOP_XG_PLL0_CTRL_4r_ENUM
#define TOP_XG_PLL0_STATUSr_ENUM BCM56150_A0_TOP_XG_PLL0_STATUSr_ENUM
#define TOP_XG_PLL1_CTRL_0r_ENUM BCM56150_A0_TOP_XG_PLL1_CTRL_0r_ENUM
#define TOP_XG_PLL1_CTRL_1r_ENUM BCM56150_A0_TOP_XG_PLL1_CTRL_1r_ENUM
#define TOP_XG_PLL1_CTRL_2r_ENUM BCM56150_A0_TOP_XG_PLL1_CTRL_2r_ENUM
#define TOP_XG_PLL1_CTRL_3r_ENUM BCM56150_A0_TOP_XG_PLL1_CTRL_3r_ENUM
#define TOP_XG_PLL1_CTRL_4r_ENUM BCM56150_A0_TOP_XG_PLL1_CTRL_4r_ENUM
#define TOP_XG_PLL1_STATUSr_ENUM BCM56150_A0_TOP_XG_PLL1_STATUSr_ENUM
#define TOP_XG_PLL_CTRL_0r_ENUM BCM56150_A0_TOP_XG_PLL_CTRL_0r_ENUM
#define TOP_XG_PLL_CTRL_1r_ENUM BCM56150_A0_TOP_XG_PLL_CTRL_1r_ENUM
#define TOP_XG_PLL_CTRL_2r_ENUM BCM56150_A0_TOP_XG_PLL_CTRL_2r_ENUM
#define TOP_XG_PLL_CTRL_3r_ENUM BCM56150_A0_TOP_XG_PLL_CTRL_3r_ENUM
#define TOP_XG_PLL_CTRL_4r_ENUM BCM56150_A0_TOP_XG_PLL_CTRL_4r_ENUM
#define TOP_XG_PLL_STATUSr_ENUM BCM56150_A0_TOP_XG_PLL_STATUSr_ENUM
#define TOS_FNm_ENUM BCM56150_A0_TOS_FNm_ENUM
#define TOTALDYNCELLRESETLIMITr_ENUM BCM56150_A0_TOTALDYNCELLRESETLIMITr_ENUM
#define TOTALDYNCELLSETLIMITr_ENUM BCM56150_A0_TOTALDYNCELLSETLIMITr_ENUM
#define TOTALDYNCELLUSEDr_ENUM BCM56150_A0_TOTALDYNCELLUSEDr_ENUM
#define TOVRr_ENUM BCM56150_A0_TOVRr_ENUM
#define TPCEr_ENUM BCM56150_A0_TPCEr_ENUM
#define TPFCr_ENUM BCM56150_A0_TPFCr_ENUM
#define TPFC0r_ENUM BCM56150_A0_TPFC0r_ENUM
#define TPFC1r_ENUM BCM56150_A0_TPFC1r_ENUM
#define TPFC2r_ENUM BCM56150_A0_TPFC2r_ENUM
#define TPFC3r_ENUM BCM56150_A0_TPFC3r_ENUM
#define TPFC4r_ENUM BCM56150_A0_TPFC4r_ENUM
#define TPFC5r_ENUM BCM56150_A0_TPFC5r_ENUM
#define TPFC6r_ENUM BCM56150_A0_TPFC6r_ENUM
#define TPFC7r_ENUM BCM56150_A0_TPFC7r_ENUM
#define TPKTr_ENUM BCM56150_A0_TPKTr_ENUM
#define TPOKr_ENUM BCM56150_A0_TPOKr_ENUM
#define TRPKTr_ENUM BCM56150_A0_TRPKTr_ENUM
#define TRUNK32_CONFIG_TABLEm_ENUM BCM56150_A0_TRUNK32_CONFIG_TABLEm_ENUM
#define TRUNK32_PORT_TABLEm_ENUM BCM56150_A0_TRUNK32_PORT_TABLEm_ENUM
#define TRUNK_BITMAPm_ENUM BCM56150_A0_TRUNK_BITMAPm_ENUM
#define TRUNK_EGR_MASKm_ENUM BCM56150_A0_TRUNK_EGR_MASKm_ENUM
#define TRUNK_GROUPm_ENUM BCM56150_A0_TRUNK_GROUPm_ENUM
#define TSCLr_ENUM BCM56150_A0_TSCLr_ENUM
#define TS_STATUS_CNTRLr_ENUM BCM56150_A0_TS_STATUS_CNTRLr_ENUM
#define TS_TO_CORE_SYNC_ENABLEr_ENUM BCM56150_A0_TS_TO_CORE_SYNC_ENABLEr_ENUM
#define TTL_FNm_ENUM BCM56150_A0_TTL_FNm_ENUM
#define TUCAr_ENUM BCM56150_A0_TUCAr_ENUM
#define TUFLr_ENUM BCM56150_A0_TUFLr_ENUM
#define TVLNr_ENUM BCM56150_A0_TVLNr_ENUM
#define TXCFr_ENUM BCM56150_A0_TXCFr_ENUM
#define TXCLr_ENUM BCM56150_A0_TXCLr_ENUM
#define TXFIFO_STATr_ENUM BCM56150_A0_TXFIFO_STATr_ENUM
#define TXPFr_ENUM BCM56150_A0_TXPFr_ENUM
#define TXPPr_ENUM BCM56150_A0_TXPPr_ENUM
#define TX_DCB_ENUM BCM56150_A0_TX_DCB_ENUM
#define TX_EEE_LPI_DURATION_COUNTERr_ENUM BCM56150_A0_TX_EEE_LPI_DURATION_COUNTERr_ENUM
#define TX_EEE_LPI_EVENT_COUNTERr_ENUM BCM56150_A0_TX_EEE_LPI_EVENT_COUNTERr_ENUM
#define TX_HCFC_COUNTERr_ENUM BCM56150_A0_TX_HCFC_COUNTERr_ENUM
#define TX_IPG_LENGTHr_ENUM BCM56150_A0_TX_IPG_LENGTHr_ENUM
#define TX_LLFC_LOG_COUNTERr_ENUM BCM56150_A0_TX_LLFC_LOG_COUNTERr_ENUM
#define TX_PREAMBLEr_ENUM BCM56150_A0_TX_PREAMBLEr_ENUM
#define TX_TS_DATAr_ENUM BCM56150_A0_TX_TS_DATAr_ENUM
#define TX_TS_SEQ_IDr_ENUM BCM56150_A0_TX_TS_SEQ_IDr_ENUM
#define UDF_ETHERTYPE_MATCHr_ENUM BCM56150_A0_UDF_ETHERTYPE_MATCHr_ENUM
#define UDF_IPPROTO_MATCHr_ENUM BCM56150_A0_UDF_IPPROTO_MATCHr_ENUM
#define UMAC_EEE_CTRLr_ENUM BCM56150_A0_UMAC_EEE_CTRLr_ENUM
#define UMAC_EEE_REF_COUNTr_ENUM BCM56150_A0_UMAC_EEE_REF_COUNTr_ENUM
#define UMAC_REV_IDr_ENUM BCM56150_A0_UMAC_REV_IDr_ENUM
#define UMAC_RX_PKT_DROP_STATUSr_ENUM BCM56150_A0_UMAC_RX_PKT_DROP_STATUSr_ENUM
#define UMAC_SYMMETRIC_IDLE_THRESHOLDr_ENUM BCM56150_A0_UMAC_SYMMETRIC_IDLE_THRESHOLDr_ENUM
#define UMAC_TIMESTAMP_ADJUSTr_ENUM BCM56150_A0_UMAC_TIMESTAMP_ADJUSTr_ENUM
#define UNIMAC_PFC_CTRLr_ENUM BCM56150_A0_UNIMAC_PFC_CTRLr_ENUM
#define UNKNOWN_HGI_BITMAPr_ENUM BCM56150_A0_UNKNOWN_HGI_BITMAPr_ENUM
#define UNKNOWN_MCAST_BLOCK_MASK_64r_ENUM BCM56150_A0_UNKNOWN_MCAST_BLOCK_MASK_64r_ENUM
#define UNKNOWN_UCAST_BLOCK_MASK_64r_ENUM BCM56150_A0_UNKNOWN_UCAST_BLOCK_MASK_64r_ENUM
#define USER_TRUNK_HASH_SELECTr_ENUM BCM56150_A0_USER_TRUNK_HASH_SELECTr_ENUM
#define VFP_KEY_CONTROLr_ENUM BCM56150_A0_VFP_KEY_CONTROLr_ENUM
#define VFP_POLICY_TABLEm_ENUM BCM56150_A0_VFP_POLICY_TABLEm_ENUM
#define VFP_SLICE_CONTROLr_ENUM BCM56150_A0_VFP_SLICE_CONTROLr_ENUM
#define VFP_SLICE_MAPr_ENUM BCM56150_A0_VFP_SLICE_MAPr_ENUM
#define VFP_TCAMm_ENUM BCM56150_A0_VFP_TCAMm_ENUM
#define VLAN_CTRLr_ENUM BCM56150_A0_VLAN_CTRLr_ENUM
#define VLAN_DBGCTRLr_ENUM BCM56150_A0_VLAN_DBGCTRLr_ENUM
#define VLAN_DEFAULT_PBMr_ENUM BCM56150_A0_VLAN_DEFAULT_PBMr_ENUM
#define VLAN_MACm_ENUM BCM56150_A0_VLAN_MACm_ENUM
#define VLAN_OR_VFI_MAC_COUNTm_ENUM BCM56150_A0_VLAN_OR_VFI_MAC_COUNTm_ENUM
#define VLAN_OR_VFI_MAC_LIMITm_ENUM BCM56150_A0_VLAN_OR_VFI_MAC_LIMITm_ENUM
#define VLAN_PARITY_CONTROLr_ENUM BCM56150_A0_VLAN_PARITY_CONTROLr_ENUM
#define VLAN_PARITY_STATUSr_ENUM BCM56150_A0_VLAN_PARITY_STATUSr_ENUM
#define VLAN_PROFILE_2m_ENUM BCM56150_A0_VLAN_PROFILE_2m_ENUM
#define VLAN_PROFILE_TABm_ENUM BCM56150_A0_VLAN_PROFILE_TABm_ENUM
#define VLAN_PROTOCOLm_ENUM BCM56150_A0_VLAN_PROTOCOLm_ENUM
#define VLAN_PROTOCOL_DATAm_ENUM BCM56150_A0_VLAN_PROTOCOL_DATAm_ENUM
#define VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM BCM56150_A0_VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM
#define VLAN_PROTOCOL_DATA_PARITY_CONTROLr_ENUM BCM56150_A0_VLAN_PROTOCOL_DATA_PARITY_CONTROLr_ENUM
#define VLAN_PROTOCOL_DATA_PARITY_STATUSr_ENUM BCM56150_A0_VLAN_PROTOCOL_DATA_PARITY_STATUSr_ENUM
#define VLAN_STG_DBGCTRLr_ENUM BCM56150_A0_VLAN_STG_DBGCTRLr_ENUM
#define VLAN_STG_PARITY_CONTROLr_ENUM BCM56150_A0_VLAN_STG_PARITY_CONTROLr_ENUM
#define VLAN_STG_PARITY_STATUSr_ENUM BCM56150_A0_VLAN_STG_PARITY_STATUSr_ENUM
#define VLAN_SUBNETm_ENUM BCM56150_A0_VLAN_SUBNETm_ENUM
#define VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM BCM56150_A0_VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM
#define VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM BCM56150_A0_VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM
#define VLAN_SUBNET_CAM_BIST_STATUSr_ENUM BCM56150_A0_VLAN_SUBNET_CAM_BIST_STATUSr_ENUM
#define VLAN_SUBNET_CAM_DBGCTRLr_ENUM BCM56150_A0_VLAN_SUBNET_CAM_DBGCTRLr_ENUM
#define VLAN_SUBNET_DATA_DBGCTRLr_ENUM BCM56150_A0_VLAN_SUBNET_DATA_DBGCTRLr_ENUM
#define VLAN_SUBNET_DATA_ONLYm_ENUM BCM56150_A0_VLAN_SUBNET_DATA_ONLYm_ENUM
#define VLAN_SUBNET_DATA_PARITY_CONTROLr_ENUM BCM56150_A0_VLAN_SUBNET_DATA_PARITY_CONTROLr_ENUM
#define VLAN_SUBNET_DATA_PARITY_STATUSr_ENUM BCM56150_A0_VLAN_SUBNET_DATA_PARITY_STATUSr_ENUM
#define VLAN_SUBNET_ONLYm_ENUM BCM56150_A0_VLAN_SUBNET_ONLYm_ENUM
#define VLAN_TABm_ENUM BCM56150_A0_VLAN_TABm_ENUM
#define VLAN_XLATEm_ENUM BCM56150_A0_VLAN_XLATEm_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_0r_ENUM BCM56150_A0_VLAN_XLATE_DATA_DBGCTRL_0r_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_1r_ENUM BCM56150_A0_VLAN_XLATE_DATA_DBGCTRL_1r_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_2r_ENUM BCM56150_A0_VLAN_XLATE_DATA_DBGCTRL_2r_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_3r_ENUM BCM56150_A0_VLAN_XLATE_DATA_DBGCTRL_3r_ENUM
#define VLAN_XLATE_HASH_CONTROLr_ENUM BCM56150_A0_VLAN_XLATE_HASH_CONTROLr_ENUM
#define VLAN_XLATE_PARITY_CONTROLr_ENUM BCM56150_A0_VLAN_XLATE_PARITY_CONTROLr_ENUM
#define VLAN_XLATE_PARITY_STATUSr_ENUM BCM56150_A0_VLAN_XLATE_PARITY_STATUSr_ENUM
#define VLAN_XLATE_PARITY_STATUS_0r_ENUM BCM56150_A0_VLAN_XLATE_PARITY_STATUS_0r_ENUM
#define VLAN_XLATE_PARITY_STATUS_1r_ENUM BCM56150_A0_VLAN_XLATE_PARITY_STATUS_1r_ENUM
#define WRRWEIGHT_COSr_ENUM BCM56150_A0_WRRWEIGHT_COSr_ENUM
#define XCON_CCM_DEFECT_STATUSr_ENUM BCM56150_A0_XCON_CCM_DEFECT_STATUSr_ENUM
#define XLMAC_CLEAR_FIFO_STATUSr_ENUM BCM56150_A0_XLMAC_CLEAR_FIFO_STATUSr_ENUM
#define XLMAC_CLEAR_RX_LSS_STATUSr_ENUM BCM56150_A0_XLMAC_CLEAR_RX_LSS_STATUSr_ENUM
#define XLMAC_CTRLr_ENUM BCM56150_A0_XLMAC_CTRLr_ENUM
#define XLMAC_E2ECC_DATA_HDRr_ENUM BCM56150_A0_XLMAC_E2ECC_DATA_HDRr_ENUM
#define XLMAC_E2ECC_DATA_HDR_0r_ENUM BCM56150_A0_XLMAC_E2ECC_DATA_HDR_0r_ENUM
#define XLMAC_E2ECC_DATA_HDR_1r_ENUM BCM56150_A0_XLMAC_E2ECC_DATA_HDR_1r_ENUM
#define XLMAC_E2ECC_MODULE_HDRr_ENUM BCM56150_A0_XLMAC_E2ECC_MODULE_HDRr_ENUM
#define XLMAC_E2ECC_MODULE_HDR_0r_ENUM BCM56150_A0_XLMAC_E2ECC_MODULE_HDR_0r_ENUM
#define XLMAC_E2ECC_MODULE_HDR_1r_ENUM BCM56150_A0_XLMAC_E2ECC_MODULE_HDR_1r_ENUM
#define XLMAC_E2EFC_DATA_HDRr_ENUM BCM56150_A0_XLMAC_E2EFC_DATA_HDRr_ENUM
#define XLMAC_E2EFC_DATA_HDR_0r_ENUM BCM56150_A0_XLMAC_E2EFC_DATA_HDR_0r_ENUM
#define XLMAC_E2EFC_DATA_HDR_1r_ENUM BCM56150_A0_XLMAC_E2EFC_DATA_HDR_1r_ENUM
#define XLMAC_E2EFC_MODULE_HDRr_ENUM BCM56150_A0_XLMAC_E2EFC_MODULE_HDRr_ENUM
#define XLMAC_E2EFC_MODULE_HDR_0r_ENUM BCM56150_A0_XLMAC_E2EFC_MODULE_HDR_0r_ENUM
#define XLMAC_E2EFC_MODULE_HDR_1r_ENUM BCM56150_A0_XLMAC_E2EFC_MODULE_HDR_1r_ENUM
#define XLMAC_E2E_CTRLr_ENUM BCM56150_A0_XLMAC_E2E_CTRLr_ENUM
#define XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM BCM56150_A0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM
#define XLMAC_EEE_CTRLr_ENUM BCM56150_A0_XLMAC_EEE_CTRLr_ENUM
#define XLMAC_EEE_TIMERSr_ENUM BCM56150_A0_XLMAC_EEE_TIMERSr_ENUM
#define XLMAC_FIFO_STATUSr_ENUM BCM56150_A0_XLMAC_FIFO_STATUSr_ENUM
#define XLMAC_GMII_EEE_CTRLr_ENUM BCM56150_A0_XLMAC_GMII_EEE_CTRLr_ENUM
#define XLMAC_HIGIG_HDRr_ENUM BCM56150_A0_XLMAC_HIGIG_HDRr_ENUM
#define XLMAC_HIGIG_HDR_0r_ENUM BCM56150_A0_XLMAC_HIGIG_HDR_0r_ENUM
#define XLMAC_HIGIG_HDR_1r_ENUM BCM56150_A0_XLMAC_HIGIG_HDR_1r_ENUM
#define XLMAC_LAG_FAILOVER_STATUSr_ENUM BCM56150_A0_XLMAC_LAG_FAILOVER_STATUSr_ENUM
#define XLMAC_LLFC_CTRLr_ENUM BCM56150_A0_XLMAC_LLFC_CTRLr_ENUM
#define XLMAC_MACSEC_CTRLr_ENUM BCM56150_A0_XLMAC_MACSEC_CTRLr_ENUM
#define XLMAC_MODEr_ENUM BCM56150_A0_XLMAC_MODEr_ENUM
#define XLMAC_PAUSE_CTRLr_ENUM BCM56150_A0_XLMAC_PAUSE_CTRLr_ENUM
#define XLMAC_PFC_CTRLr_ENUM BCM56150_A0_XLMAC_PFC_CTRLr_ENUM
#define XLMAC_PFC_DAr_ENUM BCM56150_A0_XLMAC_PFC_DAr_ENUM
#define XLMAC_PFC_OPCODEr_ENUM BCM56150_A0_XLMAC_PFC_OPCODEr_ENUM
#define XLMAC_PFC_TYPEr_ENUM BCM56150_A0_XLMAC_PFC_TYPEr_ENUM
#define XLMAC_RX_CTRLr_ENUM BCM56150_A0_XLMAC_RX_CTRLr_ENUM
#define XLMAC_RX_LLFC_MSG_FIELDSr_ENUM BCM56150_A0_XLMAC_RX_LLFC_MSG_FIELDSr_ENUM
#define XLMAC_RX_LSS_CTRLr_ENUM BCM56150_A0_XLMAC_RX_LSS_CTRLr_ENUM
#define XLMAC_RX_LSS_STATUSr_ENUM BCM56150_A0_XLMAC_RX_LSS_STATUSr_ENUM
#define XLMAC_RX_MAC_SAr_ENUM BCM56150_A0_XLMAC_RX_MAC_SAr_ENUM
#define XLMAC_RX_MAX_SIZEr_ENUM BCM56150_A0_XLMAC_RX_MAX_SIZEr_ENUM
#define XLMAC_RX_VLAN_TAGr_ENUM BCM56150_A0_XLMAC_RX_VLAN_TAGr_ENUM
#define XLMAC_SPAREr_ENUM BCM56150_A0_XLMAC_SPAREr_ENUM
#define XLMAC_SPARE0r_ENUM BCM56150_A0_XLMAC_SPARE0r_ENUM
#define XLMAC_SPARE1r_ENUM BCM56150_A0_XLMAC_SPARE1r_ENUM
#define XLMAC_TIMESTAMP_ADJUSTr_ENUM BCM56150_A0_XLMAC_TIMESTAMP_ADJUSTr_ENUM
#define XLMAC_TXFIFO_CELL_CNTr_ENUM BCM56150_A0_XLMAC_TXFIFO_CELL_CNTr_ENUM
#define XLMAC_TXFIFO_CELL_REQ_CNTr_ENUM BCM56150_A0_XLMAC_TXFIFO_CELL_REQ_CNTr_ENUM
#define XLMAC_TX_CTRLr_ENUM BCM56150_A0_XLMAC_TX_CTRLr_ENUM
#define XLMAC_TX_LLFC_MSG_FIELDSr_ENUM BCM56150_A0_XLMAC_TX_LLFC_MSG_FIELDSr_ENUM
#define XLMAC_TX_MAC_SAr_ENUM BCM56150_A0_XLMAC_TX_MAC_SAr_ENUM
#define XLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM BCM56150_A0_XLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM
#define XLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM BCM56150_A0_XLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM
#define XLMAC_VERSION_IDr_ENUM BCM56150_A0_XLMAC_VERSION_IDr_ENUM
#define XLPORT_BOD_OVERFLOW_ERRORr_ENUM BCM56150_A0_XLPORT_BOD_OVERFLOW_ERRORr_ENUM
#define XLPORT_BOD_XLP0_ECC_STATUSr_ENUM BCM56150_A0_XLPORT_BOD_XLP0_ECC_STATUSr_ENUM
#define XLPORT_CNTMAXSIZEr_ENUM BCM56150_A0_XLPORT_CNTMAXSIZEr_ENUM
#define XLPORT_CONFIGr_ENUM BCM56150_A0_XLPORT_CONFIGr_ENUM
#define XLPORT_ECC_CONTROLr_ENUM BCM56150_A0_XLPORT_ECC_CONTROLr_ENUM
#define XLPORT_EEE_CLOCK_GATEr_ENUM BCM56150_A0_XLPORT_EEE_CLOCK_GATEr_ENUM
#define XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM BCM56150_A0_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM
#define XLPORT_EEE_COUNTER_MODEr_ENUM BCM56150_A0_XLPORT_EEE_COUNTER_MODEr_ENUM
#define XLPORT_EEE_DURATION_TIMER_PULSEr_ENUM BCM56150_A0_XLPORT_EEE_DURATION_TIMER_PULSEr_ENUM
#define XLPORT_ENABLE_REGr_ENUM BCM56150_A0_XLPORT_ENABLE_REGr_ENUM
#define XLPORT_FAULT_LINK_STATUSr_ENUM BCM56150_A0_XLPORT_FAULT_LINK_STATUSr_ENUM
#define XLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM BCM56150_A0_XLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM
#define XLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM BCM56150_A0_XLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM
#define XLPORT_INTR_ENABLEr_ENUM BCM56150_A0_XLPORT_INTR_ENABLEr_ENUM
#define XLPORT_INTR_STATUSr_ENUM BCM56150_A0_XLPORT_INTR_STATUSr_ENUM
#define XLPORT_LAG_FAILOVER_CONFIGr_ENUM BCM56150_A0_XLPORT_LAG_FAILOVER_CONFIGr_ENUM
#define XLPORT_LED_CHAIN_CONFIGr_ENUM BCM56150_A0_XLPORT_LED_CHAIN_CONFIGr_ENUM
#define XLPORT_LINKSTATUS_DOWNr_ENUM BCM56150_A0_XLPORT_LINKSTATUS_DOWNr_ENUM
#define XLPORT_LINKSTATUS_DOWN_CLEARr_ENUM BCM56150_A0_XLPORT_LINKSTATUS_DOWN_CLEARr_ENUM
#define XLPORT_MAC_CONTROLr_ENUM BCM56150_A0_XLPORT_MAC_CONTROLr_ENUM
#define XLPORT_MAC_RSV_MASKr_ENUM BCM56150_A0_XLPORT_MAC_RSV_MASKr_ENUM
#define XLPORT_MIB_RESETr_ENUM BCM56150_A0_XLPORT_MIB_RESETr_ENUM
#define XLPORT_MIB_RSC0_ECC_STATUSr_ENUM BCM56150_A0_XLPORT_MIB_RSC0_ECC_STATUSr_ENUM
#define XLPORT_MIB_RSC1_ECC_STATUSr_ENUM BCM56150_A0_XLPORT_MIB_RSC1_ECC_STATUSr_ENUM
#define XLPORT_MIB_RSC_ECC_STATUSr_ENUM BCM56150_A0_XLPORT_MIB_RSC_ECC_STATUSr_ENUM
#define XLPORT_MIB_TSC0_ECC_STATUSr_ENUM BCM56150_A0_XLPORT_MIB_TSC0_ECC_STATUSr_ENUM
#define XLPORT_MIB_TSC1_ECC_STATUSr_ENUM BCM56150_A0_XLPORT_MIB_TSC1_ECC_STATUSr_ENUM
#define XLPORT_MIB_TSC_ECC_STATUSr_ENUM BCM56150_A0_XLPORT_MIB_TSC_ECC_STATUSr_ENUM
#define XLPORT_MODE_REGr_ENUM BCM56150_A0_XLPORT_MODE_REGr_ENUM
#define XLPORT_POWER_SAVEr_ENUM BCM56150_A0_XLPORT_POWER_SAVEr_ENUM
#define XLPORT_SGNDET_EARLYCRSr_ENUM BCM56150_A0_XLPORT_SGNDET_EARLYCRSr_ENUM
#define XLPORT_SOFT_RESETr_ENUM BCM56150_A0_XLPORT_SOFT_RESETr_ENUM
#define XLPORT_SPARE0_REGr_ENUM BCM56150_A0_XLPORT_SPARE0_REGr_ENUM
#define XLPORT_SW_FLOW_CONTROLr_ENUM BCM56150_A0_XLPORT_SW_FLOW_CONTROLr_ENUM
#define XLPORT_TM_CONTROLr_ENUM BCM56150_A0_XLPORT_TM_CONTROLr_ENUM
#define XLPORT_TSC_PLL_LOCK_STATUSr_ENUM BCM56150_A0_XLPORT_TSC_PLL_LOCK_STATUSr_ENUM
#define XLPORT_TS_TIMER_31_0_REGr_ENUM BCM56150_A0_XLPORT_TS_TIMER_31_0_REGr_ENUM
#define XLPORT_TS_TIMER_47_32_REGr_ENUM BCM56150_A0_XLPORT_TS_TIMER_47_32_REGr_ENUM
#define XLPORT_TXFIFO0_ECC_STATUSr_ENUM BCM56150_A0_XLPORT_TXFIFO0_ECC_STATUSr_ENUM
#define XLPORT_TXFIFO1_ECC_STATUSr_ENUM BCM56150_A0_XLPORT_TXFIFO1_ECC_STATUSr_ENUM
#define XLPORT_TXFIFO2_ECC_STATUSr_ENUM BCM56150_A0_XLPORT_TXFIFO2_ECC_STATUSr_ENUM
#define XLPORT_TXFIFO3_ECC_STATUSr_ENUM BCM56150_A0_XLPORT_TXFIFO3_ECC_STATUSr_ENUM
#define XLPORT_TXFIFO_CTRLr_ENUM BCM56150_A0_XLPORT_TXFIFO_CTRLr_ENUM
#define XLPORT_TXFIFO_ECC_STATUSr_ENUM BCM56150_A0_XLPORT_TXFIFO_ECC_STATUSr_ENUM
#define XLPORT_TXFIFO_OVERFLOWr_ENUM BCM56150_A0_XLPORT_TXFIFO_OVERFLOWr_ENUM
#define XLPORT_WC_UCMEM_CTRLr_ENUM BCM56150_A0_XLPORT_WC_UCMEM_CTRLr_ENUM
#define XLPORT_WC_UCMEM_DATAm_ENUM BCM56150_A0_XLPORT_WC_UCMEM_DATAm_ENUM
#define XLPORT_XGXS0_CTRL_REGr_ENUM BCM56150_A0_XLPORT_XGXS0_CTRL_REGr_ENUM
#define XLPORT_XGXS0_LN0_STATUS0_REGr_ENUM BCM56150_A0_XLPORT_XGXS0_LN0_STATUS0_REGr_ENUM
#define XLPORT_XGXS0_LN1_STATUS0_REGr_ENUM BCM56150_A0_XLPORT_XGXS0_LN1_STATUS0_REGr_ENUM
#define XLPORT_XGXS0_LN2_STATUS0_REGr_ENUM BCM56150_A0_XLPORT_XGXS0_LN2_STATUS0_REGr_ENUM
#define XLPORT_XGXS0_LN3_STATUS0_REGr_ENUM BCM56150_A0_XLPORT_XGXS0_LN3_STATUS0_REGr_ENUM
#define XLPORT_XGXS0_STATUS0_REGr_ENUM BCM56150_A0_XLPORT_XGXS0_STATUS0_REGr_ENUM
#define XLPORT_XGXS_COUNTER_MODEr_ENUM BCM56150_A0_XLPORT_XGXS_COUNTER_MODEr_ENUM
#define XQCOSARBSELr_ENUM BCM56150_A0_XQCOSARBSELr_ENUM
#define XQCOSPTRr_ENUM BCM56150_A0_XQCOSPTRr_ENUM
#define XQEMPTYr_ENUM BCM56150_A0_XQEMPTYr_ENUM
#define XQFLLPARITYERRORPTRr_ENUM BCM56150_A0_XQFLLPARITYERRORPTRr_ENUM
#define XQMEMDEBUGr_ENUM BCM56150_A0_XQMEMDEBUGr_ENUM
#define XQPARITYERRORPBMr_ENUM BCM56150_A0_XQPARITYERRORPBMr_ENUM
#define XQPARITYERRORPTRr_ENUM BCM56150_A0_XQPARITYERRORPTRr_ENUM
#define XQREADPOINTERr_ENUM BCM56150_A0_XQREADPOINTERr_ENUM
#define XTHOL_64r_ENUM BCM56150_A0_XTHOL_64r_ENUM

#endif /* CDK_EXCLUDE_CHIPLESS_TYPES */

#endif /* __BCM56150_A0_ENUM_H__ */
