Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Maestria/EDA/Proyect1/Mux/Mux_test_bench_isim_beh.exe -prj D:/Maestria/EDA/Proyect1/Mux/Mux_test_bench_beh.prj work.Mux_test_bench 
ISim M.81d (signature 0xcb73ee62)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Maestria/EDA/Proyect1/Mux/Mux.vhd" into library work
Parsing VHDL file "D:/Maestria/EDA/Proyect1/Mux/Mux_test_bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 150520 KB
Fuse CPU Usage: 93 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Compiling architecture behavioral of entity mux [mux_default]
Compiling architecture behavior of entity mux_test_bench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable D:/Maestria/EDA/Proyect1/Mux/Mux_test_bench_isim_beh.exe
Fuse Memory Usage: 156124 KB
Fuse CPU Usage: 140 ms
