# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../Lab5/Lab5Controller.vhf"

# Do not sort compile order
nosort
