{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716797307558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716797307561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 27 16:08:27 2024 " "Processing started: Mon May 27 16:08:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716797307561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797307561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final -c Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797307561 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716797307961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716797307961 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab8_soc.qsys " "Elaborating Platform Designer system entity \"lab8_soc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797313798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:36 Progress: Loading Final/lab8_soc.qsys " "2024.05.27.16:08:36 Progress: Loading Final/lab8_soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797316330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:36 Progress: Reading input file " "2024.05.27.16:08:36 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797316718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:36 Progress: Adding clk_0 \[clock_source 18.0\] " "2024.05.27.16:08:36 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797316771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Parameterizing module clk_0 " "2024.05.27.16:08:37 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\] " "2024.05.27.16:08:37 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Parameterizing module jtag_uart_0 " "2024.05.27.16:08:37 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Adding keycode \[altera_avalon_pio 18.0\] " "2024.05.27.16:08:37 Progress: Adding keycode \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Parameterizing module keycode " "2024.05.27.16:08:37 Progress: Parameterizing module keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\] " "2024.05.27.16:08:37 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Parameterizing module nios2_gen2_0 " "2024.05.27.16:08:37 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\] " "2024.05.27.16:08:37 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Parameterizing module onchip_memory2_0 " "2024.05.27.16:08:37 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317535 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.0\] " "2024.05.27.16:08:37 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Parameterizing module otg_hpi_address " "2024.05.27.16:08:37 Progress: Parameterizing module otg_hpi_address" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.0\] " "2024.05.27.16:08:37 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Parameterizing module otg_hpi_cs " "2024.05.27.16:08:37 Progress: Parameterizing module otg_hpi_cs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.0\] " "2024.05.27.16:08:37 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Parameterizing module otg_hpi_data " "2024.05.27.16:08:37 Progress: Parameterizing module otg_hpi_data" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.0\] " "2024.05.27.16:08:37 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Parameterizing module otg_hpi_r " "2024.05.27.16:08:37 Progress: Parameterizing module otg_hpi_r" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.0\] " "2024.05.27.16:08:37 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317540 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Parameterizing module otg_hpi_reset " "2024.05.27.16:08:37 Progress: Parameterizing module otg_hpi_reset" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.0\] " "2024.05.27.16:08:37 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Parameterizing module otg_hpi_w " "2024.05.27.16:08:37 Progress: Parameterizing module otg_hpi_w" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\] " "2024.05.27.16:08:37 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Parameterizing module sdram " "2024.05.27.16:08:37 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Adding sdram_pll \[altpll 18.0\] " "2024.05.27.16:08:37 Progress: Adding sdram_pll \[altpll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Parameterizing module sdram_pll " "2024.05.27.16:08:37 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317791 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\] " "2024.05.27.16:08:37 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Parameterizing module sysid_qsys_0 " "2024.05.27.16:08:37 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Building connections " "2024.05.27.16:08:37 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Parameterizing connections " "2024.05.27.16:08:37 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:37 Progress: Validating " "2024.05.27.16:08:37 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797317831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.05.27.16:08:38 Progress: Done reading input file " "2024.05.27.16:08:38 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797318453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab8_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797319090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797319090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Lab8_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797319090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797319090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797319090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc: Generating lab8_soc \"lab8_soc\" for QUARTUS_SYNTH " "Lab8_soc: Generating lab8_soc \"lab8_soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797319561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797321174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_005.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797321185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797321190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4 " "Inserting clock-crossing logic between rsp_demux_005.src1 and rsp_mux_001.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797321195 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797323564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0002_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0002_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797323564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797323746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"lab8_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"lab8_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797323749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Starting RTL generation for module 'lab8_soc_keycode' " "Keycode: Starting RTL generation for module 'lab8_soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797323756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_keycode --dir=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0003_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0003_keycode_gen//lab8_soc_keycode_component_configuration.pl  --do_build_sim=0  \] " "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_keycode --dir=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0003_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0003_keycode_gen//lab8_soc_keycode_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797323756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Done RTL generation for module 'lab8_soc_keycode' " "Keycode: Done RTL generation for module 'lab8_soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797323881 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: \"lab8_soc\" instantiated altera_avalon_pio \"keycode\" " "Keycode: \"lab8_soc\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797323884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"lab8_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"lab8_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'lab8_soc_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'lab8_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab8_soc_onchip_memory2_0 --dir=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0004_onchip_memory2_0_gen//lab8_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab8_soc_onchip_memory2_0 --dir=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0004_onchip_memory2_0_gen//lab8_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'lab8_soc_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'lab8_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"lab8_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"lab8_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Starting RTL generation for module 'lab8_soc_otg_hpi_address' " "Otg_hpi_address: Starting RTL generation for module 'lab8_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_address --dir=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0005_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0005_otg_hpi_address_gen//lab8_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_address --dir=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0005_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0005_otg_hpi_address_gen//lab8_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324473 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Done RTL generation for module 'lab8_soc_otg_hpi_address' " "Otg_hpi_address: Done RTL generation for module 'lab8_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_address\" " "Otg_hpi_address: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Starting RTL generation for module 'lab8_soc_otg_hpi_cs' " "Otg_hpi_cs: Starting RTL generation for module 'lab8_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_cs --dir=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0006_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0006_otg_hpi_cs_gen//lab8_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_cs --dir=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0006_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0006_otg_hpi_cs_gen//lab8_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Done RTL generation for module 'lab8_soc_otg_hpi_cs' " "Otg_hpi_cs: Done RTL generation for module 'lab8_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\" " "Otg_hpi_cs: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324730 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Starting RTL generation for module 'lab8_soc_otg_hpi_data' " "Otg_hpi_data: Starting RTL generation for module 'lab8_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_data --dir=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0007_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0007_otg_hpi_data_gen//lab8_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_data --dir=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0007_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0007_otg_hpi_data_gen//lab8_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Done RTL generation for module 'lab8_soc_otg_hpi_data' " "Otg_hpi_data: Done RTL generation for module 'lab8_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324879 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_data\" " "Otg_hpi_data: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'lab8_soc_sdram' " "Sdram: Starting RTL generation for module 'lab8_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab8_soc_sdram --dir=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0008_sdram_gen//lab8_soc_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab8_soc_sdram --dir=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0008_sdram_gen//lab8_soc_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797324887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'lab8_soc_sdram' " "Sdram: Done RTL generation for module 'lab8_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797325101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"lab8_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"lab8_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797325103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"lab8_soc\" instantiated altpll \"sdram_pll\" " "Sdram_pll: \"lab8_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797325698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"lab8_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"lab8_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797325704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797329682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797329877 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797330085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797330286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797330483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797330681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797330978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797331227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797331471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797331706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797331951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797332204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797332444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab8_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab8_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797335622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab8_soc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab8_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797335626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab8_soc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab8_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797335628 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab8_soc_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'lab8_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797335637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab8_soc_nios2_gen2_0_cpu --dir=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0014_cpu_gen//lab8_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab8_soc_nios2_gen2_0_cpu --dir=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/kangx/AppData/Local/Temp/alt9870_7268680007307586308.dir/0014_cpu_gen//lab8_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797335637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.27 16:08:55 (*) Starting Nios II generation " "Cpu: # 2024.05.27 16:08:55 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.27 16:08:55 (*)   Checking for plaintext license. " "Cpu: # 2024.05.27 16:08:55 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.27 16:08:56 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2024.05.27 16:08:56 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.27 16:08:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.05.27 16:08:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.27 16:08:56 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.05.27 16:08:56 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.27 16:08:56 (*)   Plaintext license not found. " "Cpu: # 2024.05.27 16:08:56 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.27 16:08:56 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.05.27 16:08:56 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.27 16:08:56 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.05.27 16:08:56 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.27 16:08:56 (*)   Creating all objects for CPU " "Cpu: # 2024.05.27 16:08:56 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.27 16:08:56 (*)   Generating RTL from CPU objects " "Cpu: # 2024.05.27 16:08:56 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.27 16:08:56 (*)   Creating plain-text RTL " "Cpu: # 2024.05.27 16:08:56 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.05.27 16:08:57 (*) Done Nios II generation " "Cpu: # 2024.05.27 16:08:57 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab8_soc_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'lab8_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337306 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337397 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc: Done \"lab8_soc\" with 35 modules, 52 files " "Lab8_soc: Done \"lab8_soc\" with 35 modules, 52 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797337886 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab8_soc.qsys " "Finished elaborating Platform Designer system entity \"lab8_soc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797338827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/counter.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797338976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797338976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339288 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_interface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_driver_state_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_driver_state_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_driver_state_machine " "Found entity 1: audio_driver_state_machine" {  } { { "audio_driver_state_machine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_driver_state_machine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller_simple.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller_simple.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller_simple " "Found entity 1: audio_controller_simple" {  } { { "audio_controller_simple.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller_simple.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339302 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "framebuffer3.sv(95) " "Verilog HDL information at framebuffer3.sv(95): always construct contains both blocking and non-blocking assignments" {  } { { "framebuffer3.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer3.sv" 95 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716797339306 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 framebuffer3.sv(199) " "Verilog HDL Expression warning at framebuffer3.sv(199): truncated literal to match 10 bits" {  } { { "framebuffer3.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer3.sv" 199 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1716797339306 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 framebuffer3.sv(457) " "Verilog HDL Expression warning at framebuffer3.sv(457): truncated literal to match 10 bits" {  } { { "framebuffer3.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer3.sv" 457 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1716797339306 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "framebuffer3.sv(447) " "Verilog HDL information at framebuffer3.sv(447): always construct contains both blocking and non-blocking assignments" {  } { { "framebuffer3.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer3.sv" 447 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716797339307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer3.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer3 " "Found entity 1: framebuffer3" {  } { { "framebuffer3.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer3.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339309 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "framebuffer2.sv(126) " "Verilog HDL information at framebuffer2.sv(126): always construct contains both blocking and non-blocking assignments" {  } { { "framebuffer2.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716797339312 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "framebuffer2.sv(393) " "Verilog HDL information at framebuffer2.sv(393): always construct contains both blocking and non-blocking assignments" {  } { { "framebuffer2.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 393 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716797339313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer2.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer2 " "Found entity 1: framebuffer2" {  } { { "framebuffer2.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339316 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style frame_vram2.sv(79) " "Unrecognized synthesis attribute \"ram_style\" at frame_vram2.sv(79)" {  } { { "frame_vram2.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/frame_vram2.sv" 79 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339320 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rw_addr_collision frame_vram2.sv(80) " "Unrecognized synthesis attribute \"rw_addr_collision\" at frame_vram2.sv(80)" {  } { { "frame_vram2.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/frame_vram2.sv" 80 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frame_vram2.sv 1 1 " "Found 1 design units, including 1 entities, in source file frame_vram2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frame_vram2 " "Found entity 1: frame_vram2" {  } { { "frame_vram2.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/frame_vram2.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_state " "Found entity 1: game_state" {  } { { "game_state.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/game_state.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 3 3 " "Found 3 design units, including 3 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 img_basic_doodle " "Found entity 1: img_basic_doodle" {  } { { "ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339338 ""} { "Info" "ISGN_ENTITY_NAME" "2 img_holiday_doodle " "Found entity 2: img_holiday_doodle" {  } { { "ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/ram.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339338 ""} { "Info" "ISGN_ENTITY_NAME" "3 img_nightmare_doodle " "Found entity 3: img_nightmare_doodle" {  } { { "ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/ram.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339338 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_screen.sv(56) " "Verilog HDL information at vga_screen.sv(56): always construct contains both blocking and non-blocking assignments" {  } { { "vga_screen.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/vga_screen.sv" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716797339341 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "vga_screen.sv(89) " "Verilog HDL Module Instantiation warning at vga_screen.sv(89): ignored dangling comma in List of Port Connections" {  } { { "vga_screen.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/vga_screen.sv" 89 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716797339341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_screen " "Found entity 1: vga_screen" {  } { { "vga_screen.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/vga_screen.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform.sv" { { "Info" "ISGN_ENTITY_NAME" "1 platform " "Found entity 1: platform" {  } { { "platform.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/platform.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette_mapper " "Found entity 1: palette_mapper" {  } { { "Palette_Mapper.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Palette_Mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339353 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "img_rom.sv " "Can't analyze file -- file img_rom.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716797339356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339360 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716797339362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339368 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style framebuffer_vram.sv(75) " "Unrecognized synthesis attribute \"ram_style\" at framebuffer_vram.sv(75)" {  } { { "framebuffer_vram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer_vram.sv" 75 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339371 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "rw_addr_collision framebuffer_vram.sv(76) " "Unrecognized synthesis attribute \"rw_addr_collision\" at framebuffer_vram.sv(76)" {  } { { "framebuffer_vram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer_vram.sv" 76 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer_vram.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer_vram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer_vram " "Found entity 1: framebuffer_vram" {  } { { "framebuffer_vram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer_vram.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339374 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "framebuffer.sv(130) " "Verilog HDL information at framebuffer.sv(130): always construct contains both blocking and non-blocking assignments" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716797339377 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "framebuffer.sv(454) " "Verilog HDL information at framebuffer.sv(454): always construct contains both blocking and non-blocking assignments" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 454 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716797339377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "framebuffer.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339386 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Final.sv(130) " "Verilog HDL Module Instantiation warning at Final.sv(130): ignored dangling comma in List of Port Connections" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 130 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716797339389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.sv 1 1 " "Found 1 design units, including 1 entities, in source file final.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339391 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drawing_engine.sv(63) " "Verilog HDL information at drawing_engine.sv(63): always construct contains both blocking and non-blocking assignments" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716797339394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawing_engine.sv 1 1 " "Found 1 design units, including 1 entities, in source file drawing_engine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drawing_engine " "Found entity 1: drawing_engine" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doodle.sv 1 1 " "Found 1 design units, including 1 entities, in source file doodle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 doodle " "Found entity 1: doodle" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/lab8_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/lab8_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc " "Found entity 1: lab8_soc" {  } { { "db/ip/lab8_soc/lab8_soc.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/lab8_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339426 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab8_soc/submodules/altera_reset_controller.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab8_soc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/lab8_soc/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_irq_mapper " "Found entity 1: lab8_soc_irq_mapper" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab8_soc_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339471 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab8_soc_jtag_uart_0_scfifo_w" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339471 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab8_soc_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339471 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab8_soc_jtag_uart_0_scfifo_r" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339471 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_jtag_uart_0 " "Found entity 5: lab8_soc_jtag_uart_0" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_keycode " "Found entity 1: lab8_soc_keycode" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_keycode.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0 " "Found entity 1: lab8_soc_mm_interconnect_0" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716797339516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716797339516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339520 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router " "Found entity 2: lab8_soc_mm_interconnect_0_router" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339520 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716797339522 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716797339522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339526 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_001 " "Found entity 2: lab8_soc_mm_interconnect_0_router_001" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716797339527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716797339528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339532 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_002 " "Found entity 2: lab8_soc_mm_interconnect_0_router_002" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339532 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716797339534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716797339535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339538 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_003 " "Found entity 2: lab8_soc_mm_interconnect_0_router_003" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0 " "Found entity 1: lab8_soc_nios2_gen2_0" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab8_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab8_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab8_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab8_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab8_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab8_soc_nios2_gen2_0_cpu " "Found entity 21: lab8_soc_nios2_gen2_0_cpu" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_onchip_memory2_0 " "Found entity 1: lab8_soc_onchip_memory2_0" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_address " "Found entity 1: lab8_soc_otg_hpi_address" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_cs " "Found entity 1: lab8_soc_otg_hpi_cs" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_cs.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_data " "Found entity 1: lab8_soc_otg_hpi_data" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_input_efifo_module " "Found entity 1: lab8_soc_sdram_input_efifo_module" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339624 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram " "Found entity 2: lab8_soc_sdram" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab8_soc_sdram_pll_dffpipe_l2c" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339637 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab8_soc_sdram_pll_stdsync_sv6" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339637 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab8_soc_sdram_pll_altpll_lqa2" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339637 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_sdram_pll " "Found entity 4: lab8_soc_sdram_pll" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sysid_qsys_0 " "Found entity 1: lab8_soc_sysid_qsys_0" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797339641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797339641 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "doodle doodle.sv(23) " "Verilog HDL Parameter Declaration warning at doodle.sv(23): Parameter Declaration in module \"doodle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1716797339648 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "doodle doodle.sv(24) " "Verilog HDL Parameter Declaration warning at doodle.sv(24): Parameter Declaration in module \"doodle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1716797339648 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "doodle doodle.sv(25) " "Verilog HDL Parameter Declaration warning at doodle.sv(25): Parameter Declaration in module \"doodle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1716797339648 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "doodle doodle.sv(26) " "Verilog HDL Parameter Declaration warning at doodle.sv(26): Parameter Declaration in module \"doodle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1716797339648 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "doodle doodle.sv(28) " "Verilog HDL Parameter Declaration warning at doodle.sv(28): Parameter Declaration in module \"doodle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1716797339648 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "doodle doodle.sv(29) " "Verilog HDL Parameter Declaration warning at doodle.sv(29): Parameter Declaration in module \"doodle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1716797339648 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "doodle doodle.sv(30) " "Verilog HDL Parameter Declaration warning at doodle.sv(30): Parameter Declaration in module \"doodle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1716797339648 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "doodle doodle.sv(31) " "Verilog HDL Parameter Declaration warning at doodle.sv(31): Parameter Declaration in module \"doodle\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1716797339648 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "platform platform.sv(22) " "Verilog HDL Parameter Declaration warning at platform.sv(22): Parameter Declaration in module \"platform\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "platform.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/platform.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1716797339649 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1716797339671 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1716797339671 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1716797339671 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab8_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab8_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1716797339672 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final " "Elaborating entity \"Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716797339961 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Final.sv(19) " "Output port \"HEX7\" at Final.sv(19) has no driver" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716797339962 "|Final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "Final.sv" "hpi_io_inst" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797339972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc lab8_soc:nios_system " "Elaborating entity \"lab8_soc\" for hierarchy \"lab8_soc:nios_system\"" {  } { { "Final.sv" "nios_system" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797339979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_jtag_uart_0 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab8_soc_jtag_uart_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/lab8_soc/lab8_soc.v" "jtag_uart_0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/lab8_soc.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797340014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_jtag_uart_0_scfifo_w lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab8_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "the_lab8_soc_jtag_uart_0_scfifo_w" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797340027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "wfifo" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797340200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797340211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797340211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797340211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797340211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797340211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797340211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797340211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797340211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797340211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797340211 ""}  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716797340211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797340245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797340245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797340247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797340276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797340276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797340281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797340307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797340307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797340313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797340368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797340368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797340376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797340425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797340425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797340429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797340479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797340479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_w:the_lab8_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797340487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_jtag_uart_0_scfifo_r lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab8_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|lab8_soc_jtag_uart_0_scfifo_r:the_lab8_soc_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "the_lab8_soc_jtag_uart_0_scfifo_r" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797340520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "lab8_soc_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797340858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797340885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797340885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797340885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797340885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797340885 ""}  } { { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716797340885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797340994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab8_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_keycode lab8_soc:nios_system\|lab8_soc_keycode:keycode " "Elaborating entity \"lab8_soc_keycode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_keycode:keycode\"" {  } { { "db/ip/lab8_soc/lab8_soc.v" "keycode" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/lab8_soc.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0 lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab8_soc_nios2_gen2_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/lab8_soc/lab8_soc.v" "nios2_gen2_0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/lab8_soc.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v" "cpu" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_test_bench lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_test_bench:the_lab8_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_register_bank_a_module lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341421 ""}  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716797341421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797341479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797341479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_a_module:lab8_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_register_bank_b_module lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_register_bank_b_module:lab8_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341627 ""}  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716797341627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_break lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_oci_im lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_nios2_ocimem lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797341967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797341967 ""}  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716797341967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797342026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797342026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab8_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_debug_slave_tck lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab8_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342204 ""}  } { { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716797342204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342211 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_nios2_gen2_0:nios2_gen2_0\|lab8_soc_nios2_gen2_0_cpu:cpu\|lab8_soc_nios2_gen2_0_cpu_nios2_oci:the_lab8_soc_nios2_gen2_0_cpu_nios2_oci\|lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab8_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_onchip_memory2_0 lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab8_soc_onchip_memory2_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/lab8_soc/lab8_soc.v" "onchip_memory2_0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/lab8_soc.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab8_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab8_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797342294 ""}  } { { "db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716797342294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sqg1 " "Found entity 1: altsyncram_sqg1" {  } { { "db/altsyncram_sqg1.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_sqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797342355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797342355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sqg1 lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sqg1:auto_generated " "Elaborating entity \"altsyncram_sqg1\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_otg_hpi_address lab8_soc:nios_system\|lab8_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"lab8_soc_otg_hpi_address\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "db/ip/lab8_soc/lab8_soc.v" "otg_hpi_address" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/lab8_soc.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_otg_hpi_cs lab8_soc:nios_system\|lab8_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"lab8_soc_otg_hpi_cs\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "db/ip/lab8_soc/lab8_soc.v" "otg_hpi_cs" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/lab8_soc.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_otg_hpi_data lab8_soc:nios_system\|lab8_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"lab8_soc_otg_hpi_data\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "db/ip/lab8_soc/lab8_soc.v" "otg_hpi_data" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/lab8_soc.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram lab8_soc:nios_system\|lab8_soc_sdram:sdram " "Elaborating entity \"lab8_soc_sdram\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram:sdram\"" {  } { { "db/ip/lab8_soc/lab8_soc.v" "sdram" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/lab8_soc.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_input_efifo_module lab8_soc:nios_system\|lab8_soc_sdram:sdram\|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module " "Elaborating entity \"lab8_soc_sdram_input_efifo_module\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram:sdram\|lab8_soc_sdram_input_efifo_module:the_lab8_soc_sdram_input_efifo_module\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram.v" "the_lab8_soc_sdram_input_efifo_module" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab8_soc_sdram_pll\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\"" {  } { { "db/ip/lab8_soc/lab8_soc.v" "sdram_pll" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/lab8_soc.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll_stdsync_sv6 lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab8_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" "stdsync2" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll_dffpipe_l2c lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2\|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab8_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_stdsync_sv6:stdsync2\|lab8_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" "dffpipe3" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sdram_pll_altpll_lqa2 lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"lab8_soc_sdram_pll_altpll_lqa2\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sdram_pll:sdram_pll\|lab8_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" "sd1" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_sysid_qsys_0 lab8_soc:nios_system\|lab8_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab8_soc_sysid_qsys_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/lab8_soc/lab8_soc.v" "sysid_qsys_0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/lab8_soc.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab8_soc_mm_interconnect_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/lab8_soc/lab8_soc.v" "mm_interconnect_0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/lab8_soc.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797342764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 2849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 2890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab8_soc_mm_interconnect_0_router\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "router" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router\|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router:router\|lab8_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "router_001" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 3797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_001_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001\|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_001:router_001\|lab8_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_002 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_002\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "router_002" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_002_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002\|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_002:router_002\|lab8_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_003 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_003\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "router_003" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 3829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_router_003_default_decode lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003\|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lab8_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_router_003:router_003\|lab8_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_demux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_demux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 4135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_mux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 4152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_cmd_mux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_demux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_demux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 4426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_mux lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 4726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_rsp_mux_001 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab8_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 4767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "crosser" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797343989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_avalon_st_adapter lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab8_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|lab8_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8_soc_irq_mapper lab8_soc:nios_system\|lab8_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab8_soc_irq_mapper\" for hierarchy \"lab8_soc:nios_system\|lab8_soc_irq_mapper:irq_mapper\"" {  } { { "db/ip/lab8_soc/lab8_soc.v" "irq_mapper" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/lab8_soc.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/lab8_soc/lab8_soc.v" "rst_controller" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/lab8_soc.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/lab8_soc/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/lab8_soc/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/lab8_soc/lab8_soc.v" "rst_controller_001" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/lab8_soc.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab8_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab8_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/lab8_soc/lab8_soc.v" "rst_controller_002" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/lab8_soc.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_screen vga_screen:vga_screen0 " "Elaborating entity \"vga_screen\" for hierarchy \"vga_screen:vga_screen0\"" {  } { { "Final.sv" "vga_screen0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344251 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_screen.sv(60) " "Verilog HDL assignment warning at vga_screen.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "vga_screen.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/vga_screen.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344251 "|Final|vga_screen:vga_screen0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_screen.sv(64) " "Verilog HDL assignment warning at vga_screen.sv(64): truncated value with size 32 to match size of target (16)" {  } { { "vga_screen.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/vga_screen.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344252 "|Final|vga_screen:vga_screen0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_screen:vga_screen0\|vga_controller:vga_controller_instance " "Elaborating entity \"vga_controller\" for hierarchy \"vga_screen:vga_screen0\|vga_controller:vga_controller_instance\"" {  } { { "vga_screen.sv" "vga_controller_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/vga_screen.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344263 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(77) " "Verilog HDL assignment warning at VGA_controller.sv(77): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/VGA_controller.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344263 "|Final|vga_screen:vga_screen0|vga_controller:vga_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(80) " "Verilog HDL assignment warning at VGA_controller.sv(80): truncated value with size 32 to match size of target (10)" {  } { { "VGA_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/VGA_controller.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344263 "|Final|vga_screen:vga_screen0|vga_controller:vga_controller_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_state vga_screen:vga_screen0\|game_state:game_state_instance " "Elaborating entity \"game_state\" for hierarchy \"vga_screen:vga_screen0\|game_state:game_state_instance\"" {  } { { "vga_screen.sv" "game_state_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/vga_screen.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doodle vga_screen:vga_screen0\|doodle:doodle_instance " "Elaborating entity \"doodle\" for hierarchy \"vga_screen:vga_screen0\|doodle:doodle_instance\"" {  } { { "vga_screen.sv" "doodle_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/vga_screen.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344275 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 doodle.sv(25) " "Verilog HDL assignment warning at doodle.sv(25): truncated value with size 32 to match size of target (10)" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344275 "|Final|vga_screen:vga_screen0|doodle:doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 doodle.sv(26) " "Verilog HDL assignment warning at doodle.sv(26): truncated value with size 32 to match size of target (10)" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344275 "|Final|vga_screen:vga_screen0|doodle:doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 doodle.sv(29) " "Verilog HDL assignment warning at doodle.sv(29): truncated value with size 32 to match size of target (10)" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344275 "|Final|vga_screen:vga_screen0|doodle:doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 doodle.sv(69) " "Verilog HDL assignment warning at doodle.sv(69): truncated value with size 32 to match size of target (1)" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344276 "|Final|vga_screen:vga_screen0|doodle:doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 doodle.sv(126) " "Verilog HDL assignment warning at doodle.sv(126): truncated value with size 32 to match size of target (10)" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344276 "|Final|vga_screen:vga_screen0|doodle:doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 doodle.sv(149) " "Verilog HDL assignment warning at doodle.sv(149): truncated value with size 32 to match size of target (10)" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344277 "|Final|vga_screen:vga_screen0|doodle:doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 doodle.sv(158) " "Verilog HDL assignment warning at doodle.sv(158): truncated value with size 32 to match size of target (4)" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344277 "|Final|vga_screen:vga_screen0|doodle:doodle_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platform vga_screen:vga_screen0\|platform:platform_instance " "Elaborating entity \"platform\" for hierarchy \"vga_screen:vga_screen0\|platform:platform_instance\"" {  } { { "vga_screen.sv" "platform_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/vga_screen.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 platform.sv(22) " "Verilog HDL assignment warning at platform.sv(22): truncated value with size 32 to match size of target (10)" {  } { { "platform.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/platform.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344294 "|Final|vga_screen:vga_screen0|platform:platform_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 platform.sv(94) " "Verilog HDL assignment warning at platform.sv(94): truncated value with size 32 to match size of target (10)" {  } { { "platform.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/platform.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344296 "|Final|vga_screen:vga_screen0|platform:platform_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 platform.sv(97) " "Verilog HDL assignment warning at platform.sv(97): truncated value with size 32 to match size of target (10)" {  } { { "platform.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/platform.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344296 "|Final|vga_screen:vga_screen0|platform:platform_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawing_engine vga_screen:vga_screen0\|drawing_engine:drawing_instance " "Elaborating entity \"drawing_engine\" for hierarchy \"vga_screen:vga_screen0\|drawing_engine:drawing_instance\"" {  } { { "vga_screen.sv" "drawing_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/vga_screen.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344333 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x drawing_engine.sv(28) " "Verilog HDL or VHDL warning at drawing_engine.sv(28): object \"x\" assigned a value but never read" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716797344334 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y drawing_engine.sv(28) " "Verilog HDL or VHDL warning at drawing_engine.sv(28): object \"y\" assigned a value but never read" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716797344335 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(96) " "Verilog HDL assignment warning at drawing_engine.sv(96): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344348 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(100) " "Verilog HDL assignment warning at drawing_engine.sv(100): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344348 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(102) " "Verilog HDL assignment warning at drawing_engine.sv(102): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344348 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(120) " "Verilog HDL assignment warning at drawing_engine.sv(120): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344349 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(124) " "Verilog HDL assignment warning at drawing_engine.sv(124): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344349 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(150) " "Verilog HDL assignment warning at drawing_engine.sv(150): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344350 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(157) " "Verilog HDL assignment warning at drawing_engine.sv(157): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344350 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(169) " "Verilog HDL assignment warning at drawing_engine.sv(169): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344350 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(170) " "Verilog HDL assignment warning at drawing_engine.sv(170): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344350 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 drawing_engine.sv(172) " "Verilog HDL assignment warning at drawing_engine.sv(172): truncated value with size 32 to match size of target (16)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344350 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(176) " "Verilog HDL assignment warning at drawing_engine.sv(176): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344351 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 drawing_engine.sv(178) " "Verilog HDL assignment warning at drawing_engine.sv(178): truncated value with size 32 to match size of target (16)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344351 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(225) " "Verilog HDL assignment warning at drawing_engine.sv(225): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344351 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(232) " "Verilog HDL assignment warning at drawing_engine.sv(232): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344352 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 drawing_engine.sv(251) " "Verilog HDL assignment warning at drawing_engine.sv(251): truncated value with size 32 to match size of target (11)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344353 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 drawing_engine.sv(258) " "Verilog HDL assignment warning at drawing_engine.sv(258): truncated value with size 32 to match size of target (2)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344353 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 drawing_engine.sv(269) " "Verilog HDL assignment warning at drawing_engine.sv(269): truncated value with size 32 to match size of target (8)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344353 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 drawing_engine.sv(270) " "Verilog HDL assignment warning at drawing_engine.sv(270): truncated value with size 32 to match size of target (11)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344353 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(272) " "Verilog HDL assignment warning at drawing_engine.sv(272): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344353 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 drawing_engine.sv(278) " "Verilog HDL assignment warning at drawing_engine.sv(278): truncated value with size 32 to match size of target (11)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344353 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(280) " "Verilog HDL assignment warning at drawing_engine.sv(280): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344353 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(281) " "Verilog HDL assignment warning at drawing_engine.sv(281): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344354 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(288) " "Verilog HDL assignment warning at drawing_engine.sv(288): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344354 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(297) " "Verilog HDL assignment warning at drawing_engine.sv(297): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344354 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(306) " "Verilog HDL assignment warning at drawing_engine.sv(306): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344354 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(316) " "Verilog HDL assignment warning at drawing_engine.sv(316): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344354 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 drawing_engine.sv(332) " "Verilog HDL assignment warning at drawing_engine.sv(332): truncated value with size 32 to match size of target (11)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344355 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 drawing_engine.sv(339) " "Verilog HDL assignment warning at drawing_engine.sv(339): truncated value with size 32 to match size of target (2)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344355 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 drawing_engine.sv(351) " "Verilog HDL assignment warning at drawing_engine.sv(351): truncated value with size 32 to match size of target (8)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344356 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 drawing_engine.sv(352) " "Verilog HDL assignment warning at drawing_engine.sv(352): truncated value with size 32 to match size of target (11)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344356 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(354) " "Verilog HDL assignment warning at drawing_engine.sv(354): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344356 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 drawing_engine.sv(360) " "Verilog HDL assignment warning at drawing_engine.sv(360): truncated value with size 32 to match size of target (11)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344356 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(362) " "Verilog HDL assignment warning at drawing_engine.sv(362): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344356 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(363) " "Verilog HDL assignment warning at drawing_engine.sv(363): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344356 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(370) " "Verilog HDL assignment warning at drawing_engine.sv(370): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344356 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 drawing_engine.sv(379) " "Verilog HDL assignment warning at drawing_engine.sv(379): truncated value with size 32 to match size of target (10)" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344356 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "drawing_engine.sv(80) " "Verilog HDL Case Statement information at drawing_engine.sv(80): all case item expressions in this case statement are onehot" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1716797344357 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text_buffer.data_a 0 drawing_engine.sv(244) " "Net \"text_buffer.data_a\" at drawing_engine.sv(244) has no driver or initial value, using a default initial value '0'" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344361 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text_buffer.waddr_a 0 drawing_engine.sv(244) " "Net \"text_buffer.waddr_a\" at drawing_engine.sv(244) has no driver or initial value, using a default initial value '0'" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344361 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text_buffer.data_a 0 drawing_engine.sv(325) " "Net \"text_buffer.data_a\" at drawing_engine.sv(325) has no driver or initial value, using a default initial value '0'" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 325 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344362 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text_buffer.waddr_a 0 drawing_engine.sv(325) " "Net \"text_buffer.waddr_a\" at drawing_engine.sv(325) has no driver or initial value, using a default initial value '0'" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 325 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344362 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text_buffer.we_a 0 drawing_engine.sv(244) " "Net \"text_buffer.we_a\" at drawing_engine.sv(244) has no driver or initial value, using a default initial value '0'" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344362 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text_buffer.we_a 0 drawing_engine.sv(325) " "Net \"text_buffer.we_a\" at drawing_engine.sv(325) has no driver or initial value, using a default initial value '0'" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 325 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344362 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_basic_doodle vga_screen:vga_screen0\|drawing_engine:drawing_instance\|img_basic_doodle:img_basic_doodle_instance " "Elaborating entity \"img_basic_doodle\" for hierarchy \"vga_screen:vga_screen0\|drawing_engine:drawing_instance\|img_basic_doodle:img_basic_doodle_instance\"" {  } { { "drawing_engine.sv" "img_basic_doodle_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344404 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram.sv(11) " "Net \"mem.data_a\" at ram.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/ram.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344416 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_basic_doodle:img_basic_doodle_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram.sv(11) " "Net \"mem.waddr_a\" at ram.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/ram.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344416 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_basic_doodle:img_basic_doodle_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram.sv(11) " "Net \"mem.we_a\" at ram.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/ram.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344416 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_basic_doodle:img_basic_doodle_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_holiday_doodle vga_screen:vga_screen0\|drawing_engine:drawing_instance\|img_holiday_doodle:img_holiday_doodle_instance " "Elaborating entity \"img_holiday_doodle\" for hierarchy \"vga_screen:vga_screen0\|drawing_engine:drawing_instance\|img_holiday_doodle:img_holiday_doodle_instance\"" {  } { { "drawing_engine.sv" "img_holiday_doodle_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344430 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram.sv(38) " "Net \"mem.data_a\" at ram.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/ram.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344438 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_holiday_doodle:img_holiday_doodle_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram.sv(38) " "Net \"mem.waddr_a\" at ram.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/ram.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344439 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_holiday_doodle:img_holiday_doodle_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram.sv(38) " "Net \"mem.we_a\" at ram.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/ram.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344439 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_holiday_doodle:img_holiday_doodle_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_nightmare_doodle vga_screen:vga_screen0\|drawing_engine:drawing_instance\|img_nightmare_doodle:img_nightmare_doodle_instance " "Elaborating entity \"img_nightmare_doodle\" for hierarchy \"vga_screen:vga_screen0\|drawing_engine:drawing_instance\|img_nightmare_doodle:img_nightmare_doodle_instance\"" {  } { { "drawing_engine.sv" "img_nightmare_doodle_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344452 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1) " "Verilog HDL assignment warning at night.txt(1): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344454 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(2) " "Verilog HDL assignment warning at night.txt(2): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(3) " "Verilog HDL assignment warning at night.txt(3): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(4) " "Verilog HDL assignment warning at night.txt(4): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(5) " "Verilog HDL assignment warning at night.txt(5): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(6) " "Verilog HDL assignment warning at night.txt(6): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(7) " "Verilog HDL assignment warning at night.txt(7): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(8) " "Verilog HDL assignment warning at night.txt(8): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(9) " "Verilog HDL assignment warning at night.txt(9): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(10) " "Verilog HDL assignment warning at night.txt(10): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(11) " "Verilog HDL assignment warning at night.txt(11): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(12) " "Verilog HDL assignment warning at night.txt(12): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(13) " "Verilog HDL assignment warning at night.txt(13): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(14) " "Verilog HDL assignment warning at night.txt(14): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(15) " "Verilog HDL assignment warning at night.txt(15): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(16) " "Verilog HDL assignment warning at night.txt(16): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(17) " "Verilog HDL assignment warning at night.txt(17): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(18) " "Verilog HDL assignment warning at night.txt(18): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(19) " "Verilog HDL assignment warning at night.txt(19): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(20) " "Verilog HDL assignment warning at night.txt(20): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(21) " "Verilog HDL assignment warning at night.txt(21): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(22) " "Verilog HDL assignment warning at night.txt(22): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344455 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(23) " "Verilog HDL assignment warning at night.txt(23): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(24) " "Verilog HDL assignment warning at night.txt(24): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(25) " "Verilog HDL assignment warning at night.txt(25): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(26) " "Verilog HDL assignment warning at night.txt(26): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(27) " "Verilog HDL assignment warning at night.txt(27): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(28) " "Verilog HDL assignment warning at night.txt(28): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(29) " "Verilog HDL assignment warning at night.txt(29): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(30) " "Verilog HDL assignment warning at night.txt(30): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(31) " "Verilog HDL assignment warning at night.txt(31): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(32) " "Verilog HDL assignment warning at night.txt(32): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(33) " "Verilog HDL assignment warning at night.txt(33): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(34) " "Verilog HDL assignment warning at night.txt(34): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(35) " "Verilog HDL assignment warning at night.txt(35): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(36) " "Verilog HDL assignment warning at night.txt(36): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(37) " "Verilog HDL assignment warning at night.txt(37): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(38) " "Verilog HDL assignment warning at night.txt(38): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(39) " "Verilog HDL assignment warning at night.txt(39): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(40) " "Verilog HDL assignment warning at night.txt(40): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(41) " "Verilog HDL assignment warning at night.txt(41): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(42) " "Verilog HDL assignment warning at night.txt(42): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(43) " "Verilog HDL assignment warning at night.txt(43): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(44) " "Verilog HDL assignment warning at night.txt(44): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(45) " "Verilog HDL assignment warning at night.txt(45): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(46) " "Verilog HDL assignment warning at night.txt(46): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(47) " "Verilog HDL assignment warning at night.txt(47): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344456 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(48) " "Verilog HDL assignment warning at night.txt(48): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(49) " "Verilog HDL assignment warning at night.txt(49): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(50) " "Verilog HDL assignment warning at night.txt(50): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(51) " "Verilog HDL assignment warning at night.txt(51): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(52) " "Verilog HDL assignment warning at night.txt(52): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(53) " "Verilog HDL assignment warning at night.txt(53): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(54) " "Verilog HDL assignment warning at night.txt(54): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(55) " "Verilog HDL assignment warning at night.txt(55): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(56) " "Verilog HDL assignment warning at night.txt(56): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(57) " "Verilog HDL assignment warning at night.txt(57): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(58) " "Verilog HDL assignment warning at night.txt(58): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(59) " "Verilog HDL assignment warning at night.txt(59): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(60) " "Verilog HDL assignment warning at night.txt(60): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(61) " "Verilog HDL assignment warning at night.txt(61): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(62) " "Verilog HDL assignment warning at night.txt(62): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(63) " "Verilog HDL assignment warning at night.txt(63): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(64) " "Verilog HDL assignment warning at night.txt(64): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(65) " "Verilog HDL assignment warning at night.txt(65): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(66) " "Verilog HDL assignment warning at night.txt(66): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(67) " "Verilog HDL assignment warning at night.txt(67): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(68) " "Verilog HDL assignment warning at night.txt(68): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(69) " "Verilog HDL assignment warning at night.txt(69): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(70) " "Verilog HDL assignment warning at night.txt(70): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(71) " "Verilog HDL assignment warning at night.txt(71): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(72) " "Verilog HDL assignment warning at night.txt(72): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(73) " "Verilog HDL assignment warning at night.txt(73): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(74) " "Verilog HDL assignment warning at night.txt(74): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(75) " "Verilog HDL assignment warning at night.txt(75): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(76) " "Verilog HDL assignment warning at night.txt(76): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(77) " "Verilog HDL assignment warning at night.txt(77): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(78) " "Verilog HDL assignment warning at night.txt(78): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(79) " "Verilog HDL assignment warning at night.txt(79): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(80) " "Verilog HDL assignment warning at night.txt(80): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(81) " "Verilog HDL assignment warning at night.txt(81): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344457 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(82) " "Verilog HDL assignment warning at night.txt(82): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(83) " "Verilog HDL assignment warning at night.txt(83): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(84) " "Verilog HDL assignment warning at night.txt(84): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(85) " "Verilog HDL assignment warning at night.txt(85): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(86) " "Verilog HDL assignment warning at night.txt(86): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(87) " "Verilog HDL assignment warning at night.txt(87): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(88) " "Verilog HDL assignment warning at night.txt(88): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(89) " "Verilog HDL assignment warning at night.txt(89): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(90) " "Verilog HDL assignment warning at night.txt(90): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(91) " "Verilog HDL assignment warning at night.txt(91): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(92) " "Verilog HDL assignment warning at night.txt(92): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(93) " "Verilog HDL assignment warning at night.txt(93): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(94) " "Verilog HDL assignment warning at night.txt(94): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(95) " "Verilog HDL assignment warning at night.txt(95): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(96) " "Verilog HDL assignment warning at night.txt(96): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(97) " "Verilog HDL assignment warning at night.txt(97): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(98) " "Verilog HDL assignment warning at night.txt(98): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(99) " "Verilog HDL assignment warning at night.txt(99): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(100) " "Verilog HDL assignment warning at night.txt(100): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(101) " "Verilog HDL assignment warning at night.txt(101): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(102) " "Verilog HDL assignment warning at night.txt(102): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(103) " "Verilog HDL assignment warning at night.txt(103): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(104) " "Verilog HDL assignment warning at night.txt(104): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(105) " "Verilog HDL assignment warning at night.txt(105): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(106) " "Verilog HDL assignment warning at night.txt(106): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(107) " "Verilog HDL assignment warning at night.txt(107): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(108) " "Verilog HDL assignment warning at night.txt(108): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(109) " "Verilog HDL assignment warning at night.txt(109): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(110) " "Verilog HDL assignment warning at night.txt(110): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344458 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(111) " "Verilog HDL assignment warning at night.txt(111): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(112) " "Verilog HDL assignment warning at night.txt(112): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(113) " "Verilog HDL assignment warning at night.txt(113): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(114) " "Verilog HDL assignment warning at night.txt(114): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(115) " "Verilog HDL assignment warning at night.txt(115): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(116) " "Verilog HDL assignment warning at night.txt(116): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(117) " "Verilog HDL assignment warning at night.txt(117): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(118) " "Verilog HDL assignment warning at night.txt(118): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(119) " "Verilog HDL assignment warning at night.txt(119): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(120) " "Verilog HDL assignment warning at night.txt(120): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(121) " "Verilog HDL assignment warning at night.txt(121): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(122) " "Verilog HDL assignment warning at night.txt(122): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(123) " "Verilog HDL assignment warning at night.txt(123): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(124) " "Verilog HDL assignment warning at night.txt(124): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(125) " "Verilog HDL assignment warning at night.txt(125): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(126) " "Verilog HDL assignment warning at night.txt(126): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(127) " "Verilog HDL assignment warning at night.txt(127): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(128) " "Verilog HDL assignment warning at night.txt(128): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(129) " "Verilog HDL assignment warning at night.txt(129): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(130) " "Verilog HDL assignment warning at night.txt(130): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(131) " "Verilog HDL assignment warning at night.txt(131): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(132) " "Verilog HDL assignment warning at night.txt(132): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(133) " "Verilog HDL assignment warning at night.txt(133): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(134) " "Verilog HDL assignment warning at night.txt(134): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(135) " "Verilog HDL assignment warning at night.txt(135): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(136) " "Verilog HDL assignment warning at night.txt(136): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(137) " "Verilog HDL assignment warning at night.txt(137): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(138) " "Verilog HDL assignment warning at night.txt(138): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(139) " "Verilog HDL assignment warning at night.txt(139): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(140) " "Verilog HDL assignment warning at night.txt(140): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(141) " "Verilog HDL assignment warning at night.txt(141): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(142) " "Verilog HDL assignment warning at night.txt(142): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(143) " "Verilog HDL assignment warning at night.txt(143): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(144) " "Verilog HDL assignment warning at night.txt(144): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(145) " "Verilog HDL assignment warning at night.txt(145): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(146) " "Verilog HDL assignment warning at night.txt(146): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344459 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(147) " "Verilog HDL assignment warning at night.txt(147): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(148) " "Verilog HDL assignment warning at night.txt(148): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(149) " "Verilog HDL assignment warning at night.txt(149): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(150) " "Verilog HDL assignment warning at night.txt(150): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(151) " "Verilog HDL assignment warning at night.txt(151): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(152) " "Verilog HDL assignment warning at night.txt(152): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(153) " "Verilog HDL assignment warning at night.txt(153): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(154) " "Verilog HDL assignment warning at night.txt(154): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(155) " "Verilog HDL assignment warning at night.txt(155): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(156) " "Verilog HDL assignment warning at night.txt(156): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(157) " "Verilog HDL assignment warning at night.txt(157): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(158) " "Verilog HDL assignment warning at night.txt(158): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(159) " "Verilog HDL assignment warning at night.txt(159): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(160) " "Verilog HDL assignment warning at night.txt(160): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(161) " "Verilog HDL assignment warning at night.txt(161): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(162) " "Verilog HDL assignment warning at night.txt(162): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(163) " "Verilog HDL assignment warning at night.txt(163): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(164) " "Verilog HDL assignment warning at night.txt(164): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(165) " "Verilog HDL assignment warning at night.txt(165): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(166) " "Verilog HDL assignment warning at night.txt(166): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(167) " "Verilog HDL assignment warning at night.txt(167): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(168) " "Verilog HDL assignment warning at night.txt(168): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(169) " "Verilog HDL assignment warning at night.txt(169): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(170) " "Verilog HDL assignment warning at night.txt(170): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(171) " "Verilog HDL assignment warning at night.txt(171): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(172) " "Verilog HDL assignment warning at night.txt(172): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(173) " "Verilog HDL assignment warning at night.txt(173): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(174) " "Verilog HDL assignment warning at night.txt(174): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(175) " "Verilog HDL assignment warning at night.txt(175): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(176) " "Verilog HDL assignment warning at night.txt(176): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(177) " "Verilog HDL assignment warning at night.txt(177): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(178) " "Verilog HDL assignment warning at night.txt(178): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(179) " "Verilog HDL assignment warning at night.txt(179): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(180) " "Verilog HDL assignment warning at night.txt(180): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(181) " "Verilog HDL assignment warning at night.txt(181): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344460 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(182) " "Verilog HDL assignment warning at night.txt(182): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(183) " "Verilog HDL assignment warning at night.txt(183): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(184) " "Verilog HDL assignment warning at night.txt(184): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(185) " "Verilog HDL assignment warning at night.txt(185): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(186) " "Verilog HDL assignment warning at night.txt(186): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(187) " "Verilog HDL assignment warning at night.txt(187): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(188) " "Verilog HDL assignment warning at night.txt(188): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(189) " "Verilog HDL assignment warning at night.txt(189): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(190) " "Verilog HDL assignment warning at night.txt(190): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(191) " "Verilog HDL assignment warning at night.txt(191): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(192) " "Verilog HDL assignment warning at night.txt(192): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(193) " "Verilog HDL assignment warning at night.txt(193): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(194) " "Verilog HDL assignment warning at night.txt(194): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(195) " "Verilog HDL assignment warning at night.txt(195): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(196) " "Verilog HDL assignment warning at night.txt(196): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(197) " "Verilog HDL assignment warning at night.txt(197): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(198) " "Verilog HDL assignment warning at night.txt(198): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(199) " "Verilog HDL assignment warning at night.txt(199): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(200) " "Verilog HDL assignment warning at night.txt(200): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(201) " "Verilog HDL assignment warning at night.txt(201): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(202) " "Verilog HDL assignment warning at night.txt(202): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(203) " "Verilog HDL assignment warning at night.txt(203): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(204) " "Verilog HDL assignment warning at night.txt(204): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(205) " "Verilog HDL assignment warning at night.txt(205): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(206) " "Verilog HDL assignment warning at night.txt(206): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(207) " "Verilog HDL assignment warning at night.txt(207): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(208) " "Verilog HDL assignment warning at night.txt(208): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(209) " "Verilog HDL assignment warning at night.txt(209): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(210) " "Verilog HDL assignment warning at night.txt(210): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(211) " "Verilog HDL assignment warning at night.txt(211): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(212) " "Verilog HDL assignment warning at night.txt(212): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(213) " "Verilog HDL assignment warning at night.txt(213): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(214) " "Verilog HDL assignment warning at night.txt(214): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(215) " "Verilog HDL assignment warning at night.txt(215): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(216) " "Verilog HDL assignment warning at night.txt(216): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(217) " "Verilog HDL assignment warning at night.txt(217): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(218) " "Verilog HDL assignment warning at night.txt(218): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(219) " "Verilog HDL assignment warning at night.txt(219): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344461 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(220) " "Verilog HDL assignment warning at night.txt(220): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(221) " "Verilog HDL assignment warning at night.txt(221): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(222) " "Verilog HDL assignment warning at night.txt(222): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(223) " "Verilog HDL assignment warning at night.txt(223): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(224) " "Verilog HDL assignment warning at night.txt(224): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(225) " "Verilog HDL assignment warning at night.txt(225): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(226) " "Verilog HDL assignment warning at night.txt(226): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(227) " "Verilog HDL assignment warning at night.txt(227): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(228) " "Verilog HDL assignment warning at night.txt(228): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(229) " "Verilog HDL assignment warning at night.txt(229): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(230) " "Verilog HDL assignment warning at night.txt(230): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(231) " "Verilog HDL assignment warning at night.txt(231): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(232) " "Verilog HDL assignment warning at night.txt(232): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(233) " "Verilog HDL assignment warning at night.txt(233): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(234) " "Verilog HDL assignment warning at night.txt(234): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(235) " "Verilog HDL assignment warning at night.txt(235): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(236) " "Verilog HDL assignment warning at night.txt(236): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(237) " "Verilog HDL assignment warning at night.txt(237): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(238) " "Verilog HDL assignment warning at night.txt(238): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(239) " "Verilog HDL assignment warning at night.txt(239): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(240) " "Verilog HDL assignment warning at night.txt(240): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(241) " "Verilog HDL assignment warning at night.txt(241): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(242) " "Verilog HDL assignment warning at night.txt(242): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(243) " "Verilog HDL assignment warning at night.txt(243): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(244) " "Verilog HDL assignment warning at night.txt(244): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(245) " "Verilog HDL assignment warning at night.txt(245): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(246) " "Verilog HDL assignment warning at night.txt(246): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(247) " "Verilog HDL assignment warning at night.txt(247): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(248) " "Verilog HDL assignment warning at night.txt(248): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(249) " "Verilog HDL assignment warning at night.txt(249): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(250) " "Verilog HDL assignment warning at night.txt(250): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(251) " "Verilog HDL assignment warning at night.txt(251): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(252) " "Verilog HDL assignment warning at night.txt(252): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(253) " "Verilog HDL assignment warning at night.txt(253): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(254) " "Verilog HDL assignment warning at night.txt(254): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(255) " "Verilog HDL assignment warning at night.txt(255): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(256) " "Verilog HDL assignment warning at night.txt(256): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(257) " "Verilog HDL assignment warning at night.txt(257): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344462 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(258) " "Verilog HDL assignment warning at night.txt(258): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(259) " "Verilog HDL assignment warning at night.txt(259): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(260) " "Verilog HDL assignment warning at night.txt(260): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(261) " "Verilog HDL assignment warning at night.txt(261): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(262) " "Verilog HDL assignment warning at night.txt(262): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(263) " "Verilog HDL assignment warning at night.txt(263): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(264) " "Verilog HDL assignment warning at night.txt(264): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(265) " "Verilog HDL assignment warning at night.txt(265): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(266) " "Verilog HDL assignment warning at night.txt(266): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(267) " "Verilog HDL assignment warning at night.txt(267): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(268) " "Verilog HDL assignment warning at night.txt(268): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(269) " "Verilog HDL assignment warning at night.txt(269): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(270) " "Verilog HDL assignment warning at night.txt(270): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(271) " "Verilog HDL assignment warning at night.txt(271): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(272) " "Verilog HDL assignment warning at night.txt(272): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(273) " "Verilog HDL assignment warning at night.txt(273): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(274) " "Verilog HDL assignment warning at night.txt(274): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(275) " "Verilog HDL assignment warning at night.txt(275): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(276) " "Verilog HDL assignment warning at night.txt(276): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(277) " "Verilog HDL assignment warning at night.txt(277): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(278) " "Verilog HDL assignment warning at night.txt(278): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(279) " "Verilog HDL assignment warning at night.txt(279): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(280) " "Verilog HDL assignment warning at night.txt(280): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(281) " "Verilog HDL assignment warning at night.txt(281): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(282) " "Verilog HDL assignment warning at night.txt(282): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(283) " "Verilog HDL assignment warning at night.txt(283): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(284) " "Verilog HDL assignment warning at night.txt(284): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(285) " "Verilog HDL assignment warning at night.txt(285): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(286) " "Verilog HDL assignment warning at night.txt(286): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(287) " "Verilog HDL assignment warning at night.txt(287): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(288) " "Verilog HDL assignment warning at night.txt(288): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(289) " "Verilog HDL assignment warning at night.txt(289): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(290) " "Verilog HDL assignment warning at night.txt(290): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(291) " "Verilog HDL assignment warning at night.txt(291): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(292) " "Verilog HDL assignment warning at night.txt(292): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344463 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(293) " "Verilog HDL assignment warning at night.txt(293): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(294) " "Verilog HDL assignment warning at night.txt(294): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(295) " "Verilog HDL assignment warning at night.txt(295): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(296) " "Verilog HDL assignment warning at night.txt(296): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(297) " "Verilog HDL assignment warning at night.txt(297): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(298) " "Verilog HDL assignment warning at night.txt(298): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(299) " "Verilog HDL assignment warning at night.txt(299): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(300) " "Verilog HDL assignment warning at night.txt(300): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(301) " "Verilog HDL assignment warning at night.txt(301): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(302) " "Verilog HDL assignment warning at night.txt(302): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(303) " "Verilog HDL assignment warning at night.txt(303): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(304) " "Verilog HDL assignment warning at night.txt(304): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(305) " "Verilog HDL assignment warning at night.txt(305): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(306) " "Verilog HDL assignment warning at night.txt(306): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(307) " "Verilog HDL assignment warning at night.txt(307): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(308) " "Verilog HDL assignment warning at night.txt(308): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(309) " "Verilog HDL assignment warning at night.txt(309): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(310) " "Verilog HDL assignment warning at night.txt(310): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(311) " "Verilog HDL assignment warning at night.txt(311): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(312) " "Verilog HDL assignment warning at night.txt(312): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(313) " "Verilog HDL assignment warning at night.txt(313): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(314) " "Verilog HDL assignment warning at night.txt(314): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(315) " "Verilog HDL assignment warning at night.txt(315): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(316) " "Verilog HDL assignment warning at night.txt(316): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(317) " "Verilog HDL assignment warning at night.txt(317): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(318) " "Verilog HDL assignment warning at night.txt(318): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(319) " "Verilog HDL assignment warning at night.txt(319): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(320) " "Verilog HDL assignment warning at night.txt(320): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(321) " "Verilog HDL assignment warning at night.txt(321): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(322) " "Verilog HDL assignment warning at night.txt(322): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(323) " "Verilog HDL assignment warning at night.txt(323): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(324) " "Verilog HDL assignment warning at night.txt(324): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(325) " "Verilog HDL assignment warning at night.txt(325): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(326) " "Verilog HDL assignment warning at night.txt(326): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(327) " "Verilog HDL assignment warning at night.txt(327): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344464 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(328) " "Verilog HDL assignment warning at night.txt(328): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(329) " "Verilog HDL assignment warning at night.txt(329): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(330) " "Verilog HDL assignment warning at night.txt(330): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(331) " "Verilog HDL assignment warning at night.txt(331): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(332) " "Verilog HDL assignment warning at night.txt(332): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(333) " "Verilog HDL assignment warning at night.txt(333): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(334) " "Verilog HDL assignment warning at night.txt(334): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(335) " "Verilog HDL assignment warning at night.txt(335): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(336) " "Verilog HDL assignment warning at night.txt(336): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(337) " "Verilog HDL assignment warning at night.txt(337): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(338) " "Verilog HDL assignment warning at night.txt(338): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(339) " "Verilog HDL assignment warning at night.txt(339): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(340) " "Verilog HDL assignment warning at night.txt(340): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(341) " "Verilog HDL assignment warning at night.txt(341): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(342) " "Verilog HDL assignment warning at night.txt(342): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(343) " "Verilog HDL assignment warning at night.txt(343): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(344) " "Verilog HDL assignment warning at night.txt(344): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(345) " "Verilog HDL assignment warning at night.txt(345): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(346) " "Verilog HDL assignment warning at night.txt(346): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(347) " "Verilog HDL assignment warning at night.txt(347): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(348) " "Verilog HDL assignment warning at night.txt(348): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(349) " "Verilog HDL assignment warning at night.txt(349): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(350) " "Verilog HDL assignment warning at night.txt(350): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(351) " "Verilog HDL assignment warning at night.txt(351): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(352) " "Verilog HDL assignment warning at night.txt(352): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(353) " "Verilog HDL assignment warning at night.txt(353): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(354) " "Verilog HDL assignment warning at night.txt(354): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(355) " "Verilog HDL assignment warning at night.txt(355): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344465 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(356) " "Verilog HDL assignment warning at night.txt(356): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(357) " "Verilog HDL assignment warning at night.txt(357): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(358) " "Verilog HDL assignment warning at night.txt(358): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(359) " "Verilog HDL assignment warning at night.txt(359): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(360) " "Verilog HDL assignment warning at night.txt(360): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(361) " "Verilog HDL assignment warning at night.txt(361): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(362) " "Verilog HDL assignment warning at night.txt(362): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(363) " "Verilog HDL assignment warning at night.txt(363): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(364) " "Verilog HDL assignment warning at night.txt(364): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(365) " "Verilog HDL assignment warning at night.txt(365): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(366) " "Verilog HDL assignment warning at night.txt(366): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(367) " "Verilog HDL assignment warning at night.txt(367): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(368) " "Verilog HDL assignment warning at night.txt(368): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(369) " "Verilog HDL assignment warning at night.txt(369): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(370) " "Verilog HDL assignment warning at night.txt(370): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(371) " "Verilog HDL assignment warning at night.txt(371): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(372) " "Verilog HDL assignment warning at night.txt(372): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(373) " "Verilog HDL assignment warning at night.txt(373): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(374) " "Verilog HDL assignment warning at night.txt(374): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(375) " "Verilog HDL assignment warning at night.txt(375): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(376) " "Verilog HDL assignment warning at night.txt(376): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(377) " "Verilog HDL assignment warning at night.txt(377): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(378) " "Verilog HDL assignment warning at night.txt(378): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(379) " "Verilog HDL assignment warning at night.txt(379): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(380) " "Verilog HDL assignment warning at night.txt(380): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(381) " "Verilog HDL assignment warning at night.txt(381): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(382) " "Verilog HDL assignment warning at night.txt(382): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(383) " "Verilog HDL assignment warning at night.txt(383): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(384) " "Verilog HDL assignment warning at night.txt(384): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(385) " "Verilog HDL assignment warning at night.txt(385): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(386) " "Verilog HDL assignment warning at night.txt(386): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(387) " "Verilog HDL assignment warning at night.txt(387): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(388) " "Verilog HDL assignment warning at night.txt(388): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(389) " "Verilog HDL assignment warning at night.txt(389): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(390) " "Verilog HDL assignment warning at night.txt(390): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(391) " "Verilog HDL assignment warning at night.txt(391): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(392) " "Verilog HDL assignment warning at night.txt(392): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(393) " "Verilog HDL assignment warning at night.txt(393): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(394) " "Verilog HDL assignment warning at night.txt(394): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(395) " "Verilog HDL assignment warning at night.txt(395): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(396) " "Verilog HDL assignment warning at night.txt(396): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(397) " "Verilog HDL assignment warning at night.txt(397): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(398) " "Verilog HDL assignment warning at night.txt(398): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(399) " "Verilog HDL assignment warning at night.txt(399): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(400) " "Verilog HDL assignment warning at night.txt(400): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(401) " "Verilog HDL assignment warning at night.txt(401): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(402) " "Verilog HDL assignment warning at night.txt(402): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(403) " "Verilog HDL assignment warning at night.txt(403): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(404) " "Verilog HDL assignment warning at night.txt(404): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(405) " "Verilog HDL assignment warning at night.txt(405): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(406) " "Verilog HDL assignment warning at night.txt(406): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(407) " "Verilog HDL assignment warning at night.txt(407): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(408) " "Verilog HDL assignment warning at night.txt(408): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(409) " "Verilog HDL assignment warning at night.txt(409): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(410) " "Verilog HDL assignment warning at night.txt(410): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344466 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(411) " "Verilog HDL assignment warning at night.txt(411): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(412) " "Verilog HDL assignment warning at night.txt(412): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(413) " "Verilog HDL assignment warning at night.txt(413): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(414) " "Verilog HDL assignment warning at night.txt(414): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(415) " "Verilog HDL assignment warning at night.txt(415): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(416) " "Verilog HDL assignment warning at night.txt(416): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(417) " "Verilog HDL assignment warning at night.txt(417): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(418) " "Verilog HDL assignment warning at night.txt(418): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(419) " "Verilog HDL assignment warning at night.txt(419): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(420) " "Verilog HDL assignment warning at night.txt(420): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(421) " "Verilog HDL assignment warning at night.txt(421): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(422) " "Verilog HDL assignment warning at night.txt(422): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(423) " "Verilog HDL assignment warning at night.txt(423): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(424) " "Verilog HDL assignment warning at night.txt(424): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(425) " "Verilog HDL assignment warning at night.txt(425): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(426) " "Verilog HDL assignment warning at night.txt(426): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(427) " "Verilog HDL assignment warning at night.txt(427): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(428) " "Verilog HDL assignment warning at night.txt(428): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(429) " "Verilog HDL assignment warning at night.txt(429): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344467 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(430) " "Verilog HDL assignment warning at night.txt(430): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(431) " "Verilog HDL assignment warning at night.txt(431): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(432) " "Verilog HDL assignment warning at night.txt(432): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(433) " "Verilog HDL assignment warning at night.txt(433): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(434) " "Verilog HDL assignment warning at night.txt(434): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(435) " "Verilog HDL assignment warning at night.txt(435): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(436) " "Verilog HDL assignment warning at night.txt(436): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(437) " "Verilog HDL assignment warning at night.txt(437): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(438) " "Verilog HDL assignment warning at night.txt(438): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(439) " "Verilog HDL assignment warning at night.txt(439): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(440) " "Verilog HDL assignment warning at night.txt(440): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(441) " "Verilog HDL assignment warning at night.txt(441): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(442) " "Verilog HDL assignment warning at night.txt(442): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(443) " "Verilog HDL assignment warning at night.txt(443): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(444) " "Verilog HDL assignment warning at night.txt(444): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(445) " "Verilog HDL assignment warning at night.txt(445): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(446) " "Verilog HDL assignment warning at night.txt(446): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 446 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(447) " "Verilog HDL assignment warning at night.txt(447): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(448) " "Verilog HDL assignment warning at night.txt(448): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(449) " "Verilog HDL assignment warning at night.txt(449): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(450) " "Verilog HDL assignment warning at night.txt(450): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(451) " "Verilog HDL assignment warning at night.txt(451): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(452) " "Verilog HDL assignment warning at night.txt(452): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(453) " "Verilog HDL assignment warning at night.txt(453): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(454) " "Verilog HDL assignment warning at night.txt(454): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(455) " "Verilog HDL assignment warning at night.txt(455): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344468 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(456) " "Verilog HDL assignment warning at night.txt(456): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(457) " "Verilog HDL assignment warning at night.txt(457): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(458) " "Verilog HDL assignment warning at night.txt(458): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(459) " "Verilog HDL assignment warning at night.txt(459): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(460) " "Verilog HDL assignment warning at night.txt(460): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(461) " "Verilog HDL assignment warning at night.txt(461): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(462) " "Verilog HDL assignment warning at night.txt(462): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(463) " "Verilog HDL assignment warning at night.txt(463): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(464) " "Verilog HDL assignment warning at night.txt(464): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(465) " "Verilog HDL assignment warning at night.txt(465): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(466) " "Verilog HDL assignment warning at night.txt(466): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(467) " "Verilog HDL assignment warning at night.txt(467): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(468) " "Verilog HDL assignment warning at night.txt(468): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(469) " "Verilog HDL assignment warning at night.txt(469): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(470) " "Verilog HDL assignment warning at night.txt(470): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(471) " "Verilog HDL assignment warning at night.txt(471): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(472) " "Verilog HDL assignment warning at night.txt(472): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(473) " "Verilog HDL assignment warning at night.txt(473): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(474) " "Verilog HDL assignment warning at night.txt(474): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(475) " "Verilog HDL assignment warning at night.txt(475): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(476) " "Verilog HDL assignment warning at night.txt(476): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(477) " "Verilog HDL assignment warning at night.txt(477): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(478) " "Verilog HDL assignment warning at night.txt(478): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(479) " "Verilog HDL assignment warning at night.txt(479): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(480) " "Verilog HDL assignment warning at night.txt(480): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(481) " "Verilog HDL assignment warning at night.txt(481): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344469 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(482) " "Verilog HDL assignment warning at night.txt(482): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(483) " "Verilog HDL assignment warning at night.txt(483): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(484) " "Verilog HDL assignment warning at night.txt(484): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(485) " "Verilog HDL assignment warning at night.txt(485): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(486) " "Verilog HDL assignment warning at night.txt(486): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(487) " "Verilog HDL assignment warning at night.txt(487): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(488) " "Verilog HDL assignment warning at night.txt(488): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(489) " "Verilog HDL assignment warning at night.txt(489): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(490) " "Verilog HDL assignment warning at night.txt(490): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(491) " "Verilog HDL assignment warning at night.txt(491): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(492) " "Verilog HDL assignment warning at night.txt(492): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(493) " "Verilog HDL assignment warning at night.txt(493): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(494) " "Verilog HDL assignment warning at night.txt(494): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(495) " "Verilog HDL assignment warning at night.txt(495): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(496) " "Verilog HDL assignment warning at night.txt(496): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(497) " "Verilog HDL assignment warning at night.txt(497): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(498) " "Verilog HDL assignment warning at night.txt(498): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(499) " "Verilog HDL assignment warning at night.txt(499): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(500) " "Verilog HDL assignment warning at night.txt(500): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(501) " "Verilog HDL assignment warning at night.txt(501): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(502) " "Verilog HDL assignment warning at night.txt(502): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(503) " "Verilog HDL assignment warning at night.txt(503): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(504) " "Verilog HDL assignment warning at night.txt(504): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(505) " "Verilog HDL assignment warning at night.txt(505): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344470 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(506) " "Verilog HDL assignment warning at night.txt(506): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(507) " "Verilog HDL assignment warning at night.txt(507): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(508) " "Verilog HDL assignment warning at night.txt(508): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(509) " "Verilog HDL assignment warning at night.txt(509): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(510) " "Verilog HDL assignment warning at night.txt(510): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(511) " "Verilog HDL assignment warning at night.txt(511): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(512) " "Verilog HDL assignment warning at night.txt(512): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(513) " "Verilog HDL assignment warning at night.txt(513): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(514) " "Verilog HDL assignment warning at night.txt(514): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(515) " "Verilog HDL assignment warning at night.txt(515): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(516) " "Verilog HDL assignment warning at night.txt(516): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(517) " "Verilog HDL assignment warning at night.txt(517): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(518) " "Verilog HDL assignment warning at night.txt(518): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(519) " "Verilog HDL assignment warning at night.txt(519): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(520) " "Verilog HDL assignment warning at night.txt(520): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(521) " "Verilog HDL assignment warning at night.txt(521): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(522) " "Verilog HDL assignment warning at night.txt(522): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(523) " "Verilog HDL assignment warning at night.txt(523): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(524) " "Verilog HDL assignment warning at night.txt(524): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(525) " "Verilog HDL assignment warning at night.txt(525): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(526) " "Verilog HDL assignment warning at night.txt(526): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(527) " "Verilog HDL assignment warning at night.txt(527): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(528) " "Verilog HDL assignment warning at night.txt(528): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(529) " "Verilog HDL assignment warning at night.txt(529): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(530) " "Verilog HDL assignment warning at night.txt(530): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344471 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(531) " "Verilog HDL assignment warning at night.txt(531): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(532) " "Verilog HDL assignment warning at night.txt(532): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(533) " "Verilog HDL assignment warning at night.txt(533): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(534) " "Verilog HDL assignment warning at night.txt(534): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(535) " "Verilog HDL assignment warning at night.txt(535): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(536) " "Verilog HDL assignment warning at night.txt(536): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(537) " "Verilog HDL assignment warning at night.txt(537): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(538) " "Verilog HDL assignment warning at night.txt(538): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(539) " "Verilog HDL assignment warning at night.txt(539): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(540) " "Verilog HDL assignment warning at night.txt(540): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(541) " "Verilog HDL assignment warning at night.txt(541): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(542) " "Verilog HDL assignment warning at night.txt(542): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(543) " "Verilog HDL assignment warning at night.txt(543): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(544) " "Verilog HDL assignment warning at night.txt(544): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(545) " "Verilog HDL assignment warning at night.txt(545): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(546) " "Verilog HDL assignment warning at night.txt(546): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(547) " "Verilog HDL assignment warning at night.txt(547): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(548) " "Verilog HDL assignment warning at night.txt(548): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(549) " "Verilog HDL assignment warning at night.txt(549): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(550) " "Verilog HDL assignment warning at night.txt(550): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(551) " "Verilog HDL assignment warning at night.txt(551): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(552) " "Verilog HDL assignment warning at night.txt(552): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(553) " "Verilog HDL assignment warning at night.txt(553): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344472 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(554) " "Verilog HDL assignment warning at night.txt(554): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(555) " "Verilog HDL assignment warning at night.txt(555): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(556) " "Verilog HDL assignment warning at night.txt(556): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(557) " "Verilog HDL assignment warning at night.txt(557): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(558) " "Verilog HDL assignment warning at night.txt(558): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(559) " "Verilog HDL assignment warning at night.txt(559): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(560) " "Verilog HDL assignment warning at night.txt(560): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(561) " "Verilog HDL assignment warning at night.txt(561): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(562) " "Verilog HDL assignment warning at night.txt(562): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(563) " "Verilog HDL assignment warning at night.txt(563): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(564) " "Verilog HDL assignment warning at night.txt(564): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(565) " "Verilog HDL assignment warning at night.txt(565): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(566) " "Verilog HDL assignment warning at night.txt(566): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(567) " "Verilog HDL assignment warning at night.txt(567): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(568) " "Verilog HDL assignment warning at night.txt(568): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(569) " "Verilog HDL assignment warning at night.txt(569): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(570) " "Verilog HDL assignment warning at night.txt(570): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(571) " "Verilog HDL assignment warning at night.txt(571): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(572) " "Verilog HDL assignment warning at night.txt(572): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(573) " "Verilog HDL assignment warning at night.txt(573): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(574) " "Verilog HDL assignment warning at night.txt(574): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(575) " "Verilog HDL assignment warning at night.txt(575): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344473 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(576) " "Verilog HDL assignment warning at night.txt(576): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(577) " "Verilog HDL assignment warning at night.txt(577): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(578) " "Verilog HDL assignment warning at night.txt(578): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(579) " "Verilog HDL assignment warning at night.txt(579): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(580) " "Verilog HDL assignment warning at night.txt(580): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(581) " "Verilog HDL assignment warning at night.txt(581): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(582) " "Verilog HDL assignment warning at night.txt(582): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(583) " "Verilog HDL assignment warning at night.txt(583): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(584) " "Verilog HDL assignment warning at night.txt(584): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(585) " "Verilog HDL assignment warning at night.txt(585): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(586) " "Verilog HDL assignment warning at night.txt(586): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(587) " "Verilog HDL assignment warning at night.txt(587): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(588) " "Verilog HDL assignment warning at night.txt(588): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(589) " "Verilog HDL assignment warning at night.txt(589): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(590) " "Verilog HDL assignment warning at night.txt(590): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(591) " "Verilog HDL assignment warning at night.txt(591): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(592) " "Verilog HDL assignment warning at night.txt(592): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(593) " "Verilog HDL assignment warning at night.txt(593): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(594) " "Verilog HDL assignment warning at night.txt(594): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(595) " "Verilog HDL assignment warning at night.txt(595): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(596) " "Verilog HDL assignment warning at night.txt(596): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(597) " "Verilog HDL assignment warning at night.txt(597): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(598) " "Verilog HDL assignment warning at night.txt(598): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(599) " "Verilog HDL assignment warning at night.txt(599): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(600) " "Verilog HDL assignment warning at night.txt(600): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(601) " "Verilog HDL assignment warning at night.txt(601): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(602) " "Verilog HDL assignment warning at night.txt(602): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(603) " "Verilog HDL assignment warning at night.txt(603): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(604) " "Verilog HDL assignment warning at night.txt(604): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(605) " "Verilog HDL assignment warning at night.txt(605): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(606) " "Verilog HDL assignment warning at night.txt(606): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(607) " "Verilog HDL assignment warning at night.txt(607): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(608) " "Verilog HDL assignment warning at night.txt(608): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344474 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(609) " "Verilog HDL assignment warning at night.txt(609): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(610) " "Verilog HDL assignment warning at night.txt(610): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(611) " "Verilog HDL assignment warning at night.txt(611): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(612) " "Verilog HDL assignment warning at night.txt(612): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(613) " "Verilog HDL assignment warning at night.txt(613): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(614) " "Verilog HDL assignment warning at night.txt(614): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(615) " "Verilog HDL assignment warning at night.txt(615): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(616) " "Verilog HDL assignment warning at night.txt(616): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(617) " "Verilog HDL assignment warning at night.txt(617): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(618) " "Verilog HDL assignment warning at night.txt(618): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(619) " "Verilog HDL assignment warning at night.txt(619): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(620) " "Verilog HDL assignment warning at night.txt(620): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(621) " "Verilog HDL assignment warning at night.txt(621): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(622) " "Verilog HDL assignment warning at night.txt(622): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(623) " "Verilog HDL assignment warning at night.txt(623): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(624) " "Verilog HDL assignment warning at night.txt(624): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(625) " "Verilog HDL assignment warning at night.txt(625): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(626) " "Verilog HDL assignment warning at night.txt(626): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(627) " "Verilog HDL assignment warning at night.txt(627): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(628) " "Verilog HDL assignment warning at night.txt(628): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(629) " "Verilog HDL assignment warning at night.txt(629): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(630) " "Verilog HDL assignment warning at night.txt(630): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(631) " "Verilog HDL assignment warning at night.txt(631): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(632) " "Verilog HDL assignment warning at night.txt(632): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(633) " "Verilog HDL assignment warning at night.txt(633): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(634) " "Verilog HDL assignment warning at night.txt(634): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344476 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(635) " "Verilog HDL assignment warning at night.txt(635): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(636) " "Verilog HDL assignment warning at night.txt(636): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(637) " "Verilog HDL assignment warning at night.txt(637): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(638) " "Verilog HDL assignment warning at night.txt(638): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(639) " "Verilog HDL assignment warning at night.txt(639): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(640) " "Verilog HDL assignment warning at night.txt(640): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(641) " "Verilog HDL assignment warning at night.txt(641): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(642) " "Verilog HDL assignment warning at night.txt(642): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(643) " "Verilog HDL assignment warning at night.txt(643): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(644) " "Verilog HDL assignment warning at night.txt(644): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(645) " "Verilog HDL assignment warning at night.txt(645): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(646) " "Verilog HDL assignment warning at night.txt(646): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 646 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(647) " "Verilog HDL assignment warning at night.txt(647): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(648) " "Verilog HDL assignment warning at night.txt(648): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(649) " "Verilog HDL assignment warning at night.txt(649): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(650) " "Verilog HDL assignment warning at night.txt(650): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(651) " "Verilog HDL assignment warning at night.txt(651): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(652) " "Verilog HDL assignment warning at night.txt(652): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(653) " "Verilog HDL assignment warning at night.txt(653): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(654) " "Verilog HDL assignment warning at night.txt(654): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(655) " "Verilog HDL assignment warning at night.txt(655): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344477 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(656) " "Verilog HDL assignment warning at night.txt(656): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(657) " "Verilog HDL assignment warning at night.txt(657): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(658) " "Verilog HDL assignment warning at night.txt(658): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(659) " "Verilog HDL assignment warning at night.txt(659): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(660) " "Verilog HDL assignment warning at night.txt(660): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(661) " "Verilog HDL assignment warning at night.txt(661): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(662) " "Verilog HDL assignment warning at night.txt(662): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(663) " "Verilog HDL assignment warning at night.txt(663): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(664) " "Verilog HDL assignment warning at night.txt(664): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(665) " "Verilog HDL assignment warning at night.txt(665): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(666) " "Verilog HDL assignment warning at night.txt(666): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(667) " "Verilog HDL assignment warning at night.txt(667): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(668) " "Verilog HDL assignment warning at night.txt(668): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(669) " "Verilog HDL assignment warning at night.txt(669): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(670) " "Verilog HDL assignment warning at night.txt(670): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(671) " "Verilog HDL assignment warning at night.txt(671): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(672) " "Verilog HDL assignment warning at night.txt(672): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(673) " "Verilog HDL assignment warning at night.txt(673): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(674) " "Verilog HDL assignment warning at night.txt(674): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(675) " "Verilog HDL assignment warning at night.txt(675): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(676) " "Verilog HDL assignment warning at night.txt(676): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(677) " "Verilog HDL assignment warning at night.txt(677): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(678) " "Verilog HDL assignment warning at night.txt(678): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(679) " "Verilog HDL assignment warning at night.txt(679): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(680) " "Verilog HDL assignment warning at night.txt(680): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(681) " "Verilog HDL assignment warning at night.txt(681): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(682) " "Verilog HDL assignment warning at night.txt(682): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(683) " "Verilog HDL assignment warning at night.txt(683): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(684) " "Verilog HDL assignment warning at night.txt(684): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(685) " "Verilog HDL assignment warning at night.txt(685): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(686) " "Verilog HDL assignment warning at night.txt(686): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(687) " "Verilog HDL assignment warning at night.txt(687): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 687 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(688) " "Verilog HDL assignment warning at night.txt(688): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(689) " "Verilog HDL assignment warning at night.txt(689): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(690) " "Verilog HDL assignment warning at night.txt(690): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(691) " "Verilog HDL assignment warning at night.txt(691): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(692) " "Verilog HDL assignment warning at night.txt(692): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344478 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(693) " "Verilog HDL assignment warning at night.txt(693): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(694) " "Verilog HDL assignment warning at night.txt(694): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(695) " "Verilog HDL assignment warning at night.txt(695): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(696) " "Verilog HDL assignment warning at night.txt(696): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(697) " "Verilog HDL assignment warning at night.txt(697): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(698) " "Verilog HDL assignment warning at night.txt(698): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(699) " "Verilog HDL assignment warning at night.txt(699): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(700) " "Verilog HDL assignment warning at night.txt(700): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(701) " "Verilog HDL assignment warning at night.txt(701): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(702) " "Verilog HDL assignment warning at night.txt(702): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(703) " "Verilog HDL assignment warning at night.txt(703): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(704) " "Verilog HDL assignment warning at night.txt(704): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(705) " "Verilog HDL assignment warning at night.txt(705): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(706) " "Verilog HDL assignment warning at night.txt(706): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(707) " "Verilog HDL assignment warning at night.txt(707): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(708) " "Verilog HDL assignment warning at night.txt(708): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(709) " "Verilog HDL assignment warning at night.txt(709): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(710) " "Verilog HDL assignment warning at night.txt(710): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(711) " "Verilog HDL assignment warning at night.txt(711): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(712) " "Verilog HDL assignment warning at night.txt(712): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(713) " "Verilog HDL assignment warning at night.txt(713): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(714) " "Verilog HDL assignment warning at night.txt(714): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(715) " "Verilog HDL assignment warning at night.txt(715): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(716) " "Verilog HDL assignment warning at night.txt(716): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(717) " "Verilog HDL assignment warning at night.txt(717): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344479 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(718) " "Verilog HDL assignment warning at night.txt(718): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(719) " "Verilog HDL assignment warning at night.txt(719): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(720) " "Verilog HDL assignment warning at night.txt(720): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(721) " "Verilog HDL assignment warning at night.txt(721): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(722) " "Verilog HDL assignment warning at night.txt(722): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(723) " "Verilog HDL assignment warning at night.txt(723): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(724) " "Verilog HDL assignment warning at night.txt(724): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(725) " "Verilog HDL assignment warning at night.txt(725): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(726) " "Verilog HDL assignment warning at night.txt(726): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(727) " "Verilog HDL assignment warning at night.txt(727): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(728) " "Verilog HDL assignment warning at night.txt(728): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(729) " "Verilog HDL assignment warning at night.txt(729): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(730) " "Verilog HDL assignment warning at night.txt(730): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(731) " "Verilog HDL assignment warning at night.txt(731): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(732) " "Verilog HDL assignment warning at night.txt(732): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(733) " "Verilog HDL assignment warning at night.txt(733): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(734) " "Verilog HDL assignment warning at night.txt(734): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(735) " "Verilog HDL assignment warning at night.txt(735): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(736) " "Verilog HDL assignment warning at night.txt(736): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(737) " "Verilog HDL assignment warning at night.txt(737): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(738) " "Verilog HDL assignment warning at night.txt(738): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(739) " "Verilog HDL assignment warning at night.txt(739): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344480 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(740) " "Verilog HDL assignment warning at night.txt(740): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(741) " "Verilog HDL assignment warning at night.txt(741): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(742) " "Verilog HDL assignment warning at night.txt(742): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(743) " "Verilog HDL assignment warning at night.txt(743): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(744) " "Verilog HDL assignment warning at night.txt(744): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(745) " "Verilog HDL assignment warning at night.txt(745): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(746) " "Verilog HDL assignment warning at night.txt(746): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(747) " "Verilog HDL assignment warning at night.txt(747): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(748) " "Verilog HDL assignment warning at night.txt(748): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(749) " "Verilog HDL assignment warning at night.txt(749): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(750) " "Verilog HDL assignment warning at night.txt(750): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(751) " "Verilog HDL assignment warning at night.txt(751): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(752) " "Verilog HDL assignment warning at night.txt(752): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(753) " "Verilog HDL assignment warning at night.txt(753): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(754) " "Verilog HDL assignment warning at night.txt(754): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(755) " "Verilog HDL assignment warning at night.txt(755): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(756) " "Verilog HDL assignment warning at night.txt(756): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(757) " "Verilog HDL assignment warning at night.txt(757): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(758) " "Verilog HDL assignment warning at night.txt(758): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344481 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(759) " "Verilog HDL assignment warning at night.txt(759): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(760) " "Verilog HDL assignment warning at night.txt(760): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(761) " "Verilog HDL assignment warning at night.txt(761): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(762) " "Verilog HDL assignment warning at night.txt(762): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(763) " "Verilog HDL assignment warning at night.txt(763): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(764) " "Verilog HDL assignment warning at night.txt(764): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(765) " "Verilog HDL assignment warning at night.txt(765): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(766) " "Verilog HDL assignment warning at night.txt(766): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(767) " "Verilog HDL assignment warning at night.txt(767): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(768) " "Verilog HDL assignment warning at night.txt(768): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(769) " "Verilog HDL assignment warning at night.txt(769): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(770) " "Verilog HDL assignment warning at night.txt(770): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(771) " "Verilog HDL assignment warning at night.txt(771): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(772) " "Verilog HDL assignment warning at night.txt(772): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(773) " "Verilog HDL assignment warning at night.txt(773): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(774) " "Verilog HDL assignment warning at night.txt(774): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(775) " "Verilog HDL assignment warning at night.txt(775): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(776) " "Verilog HDL assignment warning at night.txt(776): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(777) " "Verilog HDL assignment warning at night.txt(777): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(778) " "Verilog HDL assignment warning at night.txt(778): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(779) " "Verilog HDL assignment warning at night.txt(779): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(780) " "Verilog HDL assignment warning at night.txt(780): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(781) " "Verilog HDL assignment warning at night.txt(781): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344482 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(782) " "Verilog HDL assignment warning at night.txt(782): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(783) " "Verilog HDL assignment warning at night.txt(783): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(784) " "Verilog HDL assignment warning at night.txt(784): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(785) " "Verilog HDL assignment warning at night.txt(785): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(786) " "Verilog HDL assignment warning at night.txt(786): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(787) " "Verilog HDL assignment warning at night.txt(787): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(788) " "Verilog HDL assignment warning at night.txt(788): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(789) " "Verilog HDL assignment warning at night.txt(789): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(790) " "Verilog HDL assignment warning at night.txt(790): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(791) " "Verilog HDL assignment warning at night.txt(791): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(792) " "Verilog HDL assignment warning at night.txt(792): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(793) " "Verilog HDL assignment warning at night.txt(793): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(794) " "Verilog HDL assignment warning at night.txt(794): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(795) " "Verilog HDL assignment warning at night.txt(795): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(796) " "Verilog HDL assignment warning at night.txt(796): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(797) " "Verilog HDL assignment warning at night.txt(797): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(798) " "Verilog HDL assignment warning at night.txt(798): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(799) " "Verilog HDL assignment warning at night.txt(799): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(800) " "Verilog HDL assignment warning at night.txt(800): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344483 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(801) " "Verilog HDL assignment warning at night.txt(801): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(802) " "Verilog HDL assignment warning at night.txt(802): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(803) " "Verilog HDL assignment warning at night.txt(803): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(804) " "Verilog HDL assignment warning at night.txt(804): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 804 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(805) " "Verilog HDL assignment warning at night.txt(805): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(806) " "Verilog HDL assignment warning at night.txt(806): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(807) " "Verilog HDL assignment warning at night.txt(807): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(808) " "Verilog HDL assignment warning at night.txt(808): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(809) " "Verilog HDL assignment warning at night.txt(809): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(810) " "Verilog HDL assignment warning at night.txt(810): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(811) " "Verilog HDL assignment warning at night.txt(811): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(812) " "Verilog HDL assignment warning at night.txt(812): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 812 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(813) " "Verilog HDL assignment warning at night.txt(813): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 813 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(814) " "Verilog HDL assignment warning at night.txt(814): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(815) " "Verilog HDL assignment warning at night.txt(815): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(816) " "Verilog HDL assignment warning at night.txt(816): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(817) " "Verilog HDL assignment warning at night.txt(817): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(818) " "Verilog HDL assignment warning at night.txt(818): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 818 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(819) " "Verilog HDL assignment warning at night.txt(819): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 819 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(820) " "Verilog HDL assignment warning at night.txt(820): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(821) " "Verilog HDL assignment warning at night.txt(821): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(822) " "Verilog HDL assignment warning at night.txt(822): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(823) " "Verilog HDL assignment warning at night.txt(823): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(824) " "Verilog HDL assignment warning at night.txt(824): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 824 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(825) " "Verilog HDL assignment warning at night.txt(825): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 825 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(826) " "Verilog HDL assignment warning at night.txt(826): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(827) " "Verilog HDL assignment warning at night.txt(827): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(828) " "Verilog HDL assignment warning at night.txt(828): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(829) " "Verilog HDL assignment warning at night.txt(829): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(830) " "Verilog HDL assignment warning at night.txt(830): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(831) " "Verilog HDL assignment warning at night.txt(831): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(832) " "Verilog HDL assignment warning at night.txt(832): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 832 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(833) " "Verilog HDL assignment warning at night.txt(833): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(834) " "Verilog HDL assignment warning at night.txt(834): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(835) " "Verilog HDL assignment warning at night.txt(835): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(836) " "Verilog HDL assignment warning at night.txt(836): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(837) " "Verilog HDL assignment warning at night.txt(837): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 837 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(838) " "Verilog HDL assignment warning at night.txt(838): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 838 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(839) " "Verilog HDL assignment warning at night.txt(839): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(840) " "Verilog HDL assignment warning at night.txt(840): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 840 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(841) " "Verilog HDL assignment warning at night.txt(841): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 841 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(842) " "Verilog HDL assignment warning at night.txt(842): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(843) " "Verilog HDL assignment warning at night.txt(843): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(844) " "Verilog HDL assignment warning at night.txt(844): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(845) " "Verilog HDL assignment warning at night.txt(845): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(846) " "Verilog HDL assignment warning at night.txt(846): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(847) " "Verilog HDL assignment warning at night.txt(847): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(848) " "Verilog HDL assignment warning at night.txt(848): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(849) " "Verilog HDL assignment warning at night.txt(849): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(850) " "Verilog HDL assignment warning at night.txt(850): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(851) " "Verilog HDL assignment warning at night.txt(851): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344484 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(852) " "Verilog HDL assignment warning at night.txt(852): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(853) " "Verilog HDL assignment warning at night.txt(853): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(854) " "Verilog HDL assignment warning at night.txt(854): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(855) " "Verilog HDL assignment warning at night.txt(855): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(856) " "Verilog HDL assignment warning at night.txt(856): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 856 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(857) " "Verilog HDL assignment warning at night.txt(857): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(858) " "Verilog HDL assignment warning at night.txt(858): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(859) " "Verilog HDL assignment warning at night.txt(859): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(860) " "Verilog HDL assignment warning at night.txt(860): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 860 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(861) " "Verilog HDL assignment warning at night.txt(861): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(862) " "Verilog HDL assignment warning at night.txt(862): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 862 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(863) " "Verilog HDL assignment warning at night.txt(863): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 863 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(864) " "Verilog HDL assignment warning at night.txt(864): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 864 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(865) " "Verilog HDL assignment warning at night.txt(865): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 865 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(866) " "Verilog HDL assignment warning at night.txt(866): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 866 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(867) " "Verilog HDL assignment warning at night.txt(867): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(868) " "Verilog HDL assignment warning at night.txt(868): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(869) " "Verilog HDL assignment warning at night.txt(869): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(870) " "Verilog HDL assignment warning at night.txt(870): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 870 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(871) " "Verilog HDL assignment warning at night.txt(871): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(872) " "Verilog HDL assignment warning at night.txt(872): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 872 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(873) " "Verilog HDL assignment warning at night.txt(873): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 873 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(874) " "Verilog HDL assignment warning at night.txt(874): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(875) " "Verilog HDL assignment warning at night.txt(875): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(876) " "Verilog HDL assignment warning at night.txt(876): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(877) " "Verilog HDL assignment warning at night.txt(877): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(878) " "Verilog HDL assignment warning at night.txt(878): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 878 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(879) " "Verilog HDL assignment warning at night.txt(879): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 879 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(880) " "Verilog HDL assignment warning at night.txt(880): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 880 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(881) " "Verilog HDL assignment warning at night.txt(881): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(882) " "Verilog HDL assignment warning at night.txt(882): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(883) " "Verilog HDL assignment warning at night.txt(883): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(884) " "Verilog HDL assignment warning at night.txt(884): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(885) " "Verilog HDL assignment warning at night.txt(885): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 night.txt(886) " "Verilog HDL assignment warning at night.txt(886): truncated value with size 4 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(887) " "Verilog HDL assignment warning at night.txt(887): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(888) " "Verilog HDL assignment warning at night.txt(888): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 888 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(889) " "Verilog HDL assignment warning at night.txt(889): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344486 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(890) " "Verilog HDL assignment warning at night.txt(890): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(891) " "Verilog HDL assignment warning at night.txt(891): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(892) " "Verilog HDL assignment warning at night.txt(892): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 892 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(893) " "Verilog HDL assignment warning at night.txt(893): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 893 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(894) " "Verilog HDL assignment warning at night.txt(894): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 894 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(895) " "Verilog HDL assignment warning at night.txt(895): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(896) " "Verilog HDL assignment warning at night.txt(896): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(897) " "Verilog HDL assignment warning at night.txt(897): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(898) " "Verilog HDL assignment warning at night.txt(898): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(899) " "Verilog HDL assignment warning at night.txt(899): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(900) " "Verilog HDL assignment warning at night.txt(900): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(901) " "Verilog HDL assignment warning at night.txt(901): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(902) " "Verilog HDL assignment warning at night.txt(902): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(903) " "Verilog HDL assignment warning at night.txt(903): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(904) " "Verilog HDL assignment warning at night.txt(904): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(905) " "Verilog HDL assignment warning at night.txt(905): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(906) " "Verilog HDL assignment warning at night.txt(906): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(907) " "Verilog HDL assignment warning at night.txt(907): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(908) " "Verilog HDL assignment warning at night.txt(908): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(909) " "Verilog HDL assignment warning at night.txt(909): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(910) " "Verilog HDL assignment warning at night.txt(910): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(911) " "Verilog HDL assignment warning at night.txt(911): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(912) " "Verilog HDL assignment warning at night.txt(912): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(913) " "Verilog HDL assignment warning at night.txt(913): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 913 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(914) " "Verilog HDL assignment warning at night.txt(914): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 914 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(915) " "Verilog HDL assignment warning at night.txt(915): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(916) " "Verilog HDL assignment warning at night.txt(916): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(917) " "Verilog HDL assignment warning at night.txt(917): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 917 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(918) " "Verilog HDL assignment warning at night.txt(918): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(919) " "Verilog HDL assignment warning at night.txt(919): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(920) " "Verilog HDL assignment warning at night.txt(920): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(921) " "Verilog HDL assignment warning at night.txt(921): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(922) " "Verilog HDL assignment warning at night.txt(922): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(923) " "Verilog HDL assignment warning at night.txt(923): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(924) " "Verilog HDL assignment warning at night.txt(924): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(925) " "Verilog HDL assignment warning at night.txt(925): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(926) " "Verilog HDL assignment warning at night.txt(926): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344487 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(927) " "Verilog HDL assignment warning at night.txt(927): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(928) " "Verilog HDL assignment warning at night.txt(928): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(929) " "Verilog HDL assignment warning at night.txt(929): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(930) " "Verilog HDL assignment warning at night.txt(930): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(931) " "Verilog HDL assignment warning at night.txt(931): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(932) " "Verilog HDL assignment warning at night.txt(932): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(933) " "Verilog HDL assignment warning at night.txt(933): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(934) " "Verilog HDL assignment warning at night.txt(934): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(935) " "Verilog HDL assignment warning at night.txt(935): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(936) " "Verilog HDL assignment warning at night.txt(936): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(937) " "Verilog HDL assignment warning at night.txt(937): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(938) " "Verilog HDL assignment warning at night.txt(938): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(939) " "Verilog HDL assignment warning at night.txt(939): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(940) " "Verilog HDL assignment warning at night.txt(940): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(941) " "Verilog HDL assignment warning at night.txt(941): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(942) " "Verilog HDL assignment warning at night.txt(942): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 942 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(943) " "Verilog HDL assignment warning at night.txt(943): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 943 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(944) " "Verilog HDL assignment warning at night.txt(944): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 944 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(945) " "Verilog HDL assignment warning at night.txt(945): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 945 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(946) " "Verilog HDL assignment warning at night.txt(946): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(947) " "Verilog HDL assignment warning at night.txt(947): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 947 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(948) " "Verilog HDL assignment warning at night.txt(948): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 948 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(949) " "Verilog HDL assignment warning at night.txt(949): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(950) " "Verilog HDL assignment warning at night.txt(950): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(951) " "Verilog HDL assignment warning at night.txt(951): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(952) " "Verilog HDL assignment warning at night.txt(952): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 952 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(953) " "Verilog HDL assignment warning at night.txt(953): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 953 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(954) " "Verilog HDL assignment warning at night.txt(954): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(955) " "Verilog HDL assignment warning at night.txt(955): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(956) " "Verilog HDL assignment warning at night.txt(956): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(957) " "Verilog HDL assignment warning at night.txt(957): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(958) " "Verilog HDL assignment warning at night.txt(958): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(959) " "Verilog HDL assignment warning at night.txt(959): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344488 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(960) " "Verilog HDL assignment warning at night.txt(960): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(961) " "Verilog HDL assignment warning at night.txt(961): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(962) " "Verilog HDL assignment warning at night.txt(962): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(963) " "Verilog HDL assignment warning at night.txt(963): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(964) " "Verilog HDL assignment warning at night.txt(964): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(965) " "Verilog HDL assignment warning at night.txt(965): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(966) " "Verilog HDL assignment warning at night.txt(966): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(967) " "Verilog HDL assignment warning at night.txt(967): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(968) " "Verilog HDL assignment warning at night.txt(968): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(969) " "Verilog HDL assignment warning at night.txt(969): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(970) " "Verilog HDL assignment warning at night.txt(970): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(971) " "Verilog HDL assignment warning at night.txt(971): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 971 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(972) " "Verilog HDL assignment warning at night.txt(972): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(973) " "Verilog HDL assignment warning at night.txt(973): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(974) " "Verilog HDL assignment warning at night.txt(974): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(975) " "Verilog HDL assignment warning at night.txt(975): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 975 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(976) " "Verilog HDL assignment warning at night.txt(976): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 976 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(977) " "Verilog HDL assignment warning at night.txt(977): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 977 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(978) " "Verilog HDL assignment warning at night.txt(978): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(979) " "Verilog HDL assignment warning at night.txt(979): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 979 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(980) " "Verilog HDL assignment warning at night.txt(980): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 980 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(981) " "Verilog HDL assignment warning at night.txt(981): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(982) " "Verilog HDL assignment warning at night.txt(982): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(983) " "Verilog HDL assignment warning at night.txt(983): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(984) " "Verilog HDL assignment warning at night.txt(984): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 984 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(985) " "Verilog HDL assignment warning at night.txt(985): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(986) " "Verilog HDL assignment warning at night.txt(986): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(987) " "Verilog HDL assignment warning at night.txt(987): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 987 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(988) " "Verilog HDL assignment warning at night.txt(988): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 988 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(989) " "Verilog HDL assignment warning at night.txt(989): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 989 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(990) " "Verilog HDL assignment warning at night.txt(990): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(991) " "Verilog HDL assignment warning at night.txt(991): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 991 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(992) " "Verilog HDL assignment warning at night.txt(992): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(993) " "Verilog HDL assignment warning at night.txt(993): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(994) " "Verilog HDL assignment warning at night.txt(994): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344489 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(995) " "Verilog HDL assignment warning at night.txt(995): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 995 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(996) " "Verilog HDL assignment warning at night.txt(996): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(997) " "Verilog HDL assignment warning at night.txt(997): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(998) " "Verilog HDL assignment warning at night.txt(998): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(999) " "Verilog HDL assignment warning at night.txt(999): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1000) " "Verilog HDL assignment warning at night.txt(1000): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1001) " "Verilog HDL assignment warning at night.txt(1001): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1002) " "Verilog HDL assignment warning at night.txt(1002): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1003) " "Verilog HDL assignment warning at night.txt(1003): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1004) " "Verilog HDL assignment warning at night.txt(1004): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1005) " "Verilog HDL assignment warning at night.txt(1005): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1006) " "Verilog HDL assignment warning at night.txt(1006): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1007) " "Verilog HDL assignment warning at night.txt(1007): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1008) " "Verilog HDL assignment warning at night.txt(1008): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1009) " "Verilog HDL assignment warning at night.txt(1009): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1009 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1010) " "Verilog HDL assignment warning at night.txt(1010): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1011) " "Verilog HDL assignment warning at night.txt(1011): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1012) " "Verilog HDL assignment warning at night.txt(1012): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1013) " "Verilog HDL assignment warning at night.txt(1013): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1014) " "Verilog HDL assignment warning at night.txt(1014): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1015) " "Verilog HDL assignment warning at night.txt(1015): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1016) " "Verilog HDL assignment warning at night.txt(1016): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1017) " "Verilog HDL assignment warning at night.txt(1017): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1018) " "Verilog HDL assignment warning at night.txt(1018): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1019) " "Verilog HDL assignment warning at night.txt(1019): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1020) " "Verilog HDL assignment warning at night.txt(1020): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1021) " "Verilog HDL assignment warning at night.txt(1021): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1021 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344490 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1022) " "Verilog HDL assignment warning at night.txt(1022): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344491 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1023) " "Verilog HDL assignment warning at night.txt(1023): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1023 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344491 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 night.txt(1024) " "Verilog HDL assignment warning at night.txt(1024): truncated value with size 8 to match size of target (3)" {  } { { "img_txt/night.txt" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/img_txt/night.txt" 1024 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344491 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 ram.sv(64) " "Net \"mem.data_a\" at ram.sv(64) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/ram.sv" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344493 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 ram.sv(64) " "Net \"mem.waddr_a\" at ram.sv(64) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/ram.sv" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344493 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 ram.sv(64) " "Net \"mem.we_a\" at ram.sv(64) has no driver or initial value, using a default initial value '0'" {  } { { "ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/ram.sv" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344493 "|Final|vga_screen:vga_screen0|drawing_engine:drawing_instance|img_nightmare_doodle:img_nightmare_doodle_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom vga_screen:vga_screen0\|drawing_engine:drawing_instance\|font_rom:font_rom_instance " "Elaborating entity \"font_rom\" for hierarchy \"vga_screen:vga_screen0\|drawing_engine:drawing_instance\|font_rom:font_rom_instance\"" {  } { { "drawing_engine.sv" "font_rom_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "framebuffer2 vga_screen:vga_screen0\|framebuffer2:framebuffer_instance " "Elaborating entity \"framebuffer2\" for hierarchy \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\"" {  } { { "vga_screen.sv" "framebuffer_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/vga_screen.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 framebuffer2.sv(158) " "Verilog HDL assignment warning at framebuffer2.sv(158): truncated value with size 32 to match size of target (10)" {  } { { "framebuffer2.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344581 "|Final|vga_screen:vga_screen0|framebuffer2:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 framebuffer2.sv(187) " "Verilog HDL assignment warning at framebuffer2.sv(187): truncated value with size 32 to match size of target (9)" {  } { { "framebuffer2.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344581 "|Final|vga_screen:vga_screen0|framebuffer2:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 framebuffer2.sv(219) " "Verilog HDL assignment warning at framebuffer2.sv(219): truncated value with size 32 to match size of target (17)" {  } { { "framebuffer2.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344582 "|Final|vga_screen:vga_screen0|framebuffer2:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 framebuffer2.sv(347) " "Verilog HDL assignment warning at framebuffer2.sv(347): truncated value with size 32 to match size of target (11)" {  } { { "framebuffer2.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344583 "|Final|vga_screen:vga_screen0|framebuffer2:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 framebuffer2.sv(354) " "Verilog HDL assignment warning at framebuffer2.sv(354): truncated value with size 32 to match size of target (10)" {  } { { "framebuffer2.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344583 "|Final|vga_screen:vga_screen0|framebuffer2:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 framebuffer2.sv(370) " "Verilog HDL assignment warning at framebuffer2.sv(370): truncated value with size 32 to match size of target (11)" {  } { { "framebuffer2.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344584 "|Final|vga_screen:vga_screen0|framebuffer2:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 framebuffer2.sv(377) " "Verilog HDL assignment warning at framebuffer2.sv(377): truncated value with size 32 to match size of target (10)" {  } { { "framebuffer2.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344584 "|Final|vga_screen:vga_screen0|framebuffer2:framebuffer_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 framebuffer2.sv(395) " "Verilog HDL assignment warning at framebuffer2.sv(395): truncated value with size 32 to match size of target (19)" {  } { { "framebuffer2.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716797344584 "|Final|vga_screen:vga_screen0|framebuffer2:framebuffer_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame_vram2 vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer1 " "Elaborating entity \"frame_vram2\" for hierarchy \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer1\"" {  } { { "framebuffer2.sv" "framebuffer1" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette_mapper vga_screen:vga_screen0\|palette_mapper:palette_mapper_instance " "Elaborating entity \"palette_mapper\" for hierarchy \"vga_screen:vga_screen0\|palette_mapper:palette_mapper_instance\"" {  } { { "vga_screen.sv" "palette_mapper_instance" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/vga_screen.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344920 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 Palette_Mapper.sv(7) " "Net \"mem.data_a\" at Palette_Mapper.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Palette_Mapper.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Palette_Mapper.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344928 "|Final|vga_screen:vga_screen0|palette_mapper:palette_mapper_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 Palette_Mapper.sv(7) " "Net \"mem.waddr_a\" at Palette_Mapper.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Palette_Mapper.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Palette_Mapper.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344928 "|Final|vga_screen:vga_screen0|palette_mapper:palette_mapper_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 Palette_Mapper.sv(7) " "Net \"mem.we_a\" at Palette_Mapper.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Palette_Mapper.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Palette_Mapper.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797344928 "|Final|vga_screen:vga_screen0|palette_mapper:palette_mapper_instance"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START start audio_controller.sv(31) " "Verilog HDL Declaration information at audio_controller.sv(31): object \"START\" differs only in case from object \"start\" in the same scope" {  } { { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716797344952 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_controller.sv 1 1 " "Using design file audio_controller.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797344956 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716797344956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller audio_controller:audio_controller0 " "Elaborating entity \"audio_controller\" for hierarchy \"audio_controller:audio_controller0\"" {  } { { "Final.sv" "audio_controller0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797344959 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_ram.sv 1 1 " "Using design file audio_ram.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 audio_ram " "Found entity 1: audio_ram" {  } { { "audio_ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797344999 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716797344999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_ram audio_controller:audio_controller0\|audio_ram:audio_ram0 " "Elaborating entity \"audio_ram\" for hierarchy \"audio_controller:audio_controller0\|audio_ram:audio_ram0\"" {  } { { "audio_controller.sv" "audio_ram0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797345014 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "133632 0 133633 audio_ram.sv(9) " "Verilog HDL warning at audio_ram.sv(9): number of words (133632) in memory file does not match the number of elements in the address range \[0:133633\]" {  } { { "audio_ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_ram.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1716797345576 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 audio_ram.sv(6) " "Net \"mem.data_a\" at audio_ram.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "audio_ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_ram.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797814700 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 audio_ram.sv(6) " "Net \"mem.waddr_a\" at audio_ram.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "audio_ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_ram.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797814700 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 audio_ram.sv(6) " "Net \"mem.we_a\" at audio_ram.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "audio_ram.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_ram.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716797814706 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface audio_controller:audio_controller0\|audio_interface:audio_driver " "Elaborating entity \"audio_interface\" for hierarchy \"audio_controller:audio_controller0\|audio_interface:audio_driver\"" {  } { { "audio_controller.sv" "audio_driver" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797814866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_4\"" {  } { { "Final.sv" "hex_inst_4" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797814888 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|wr2_d\[7\] " "Net \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|wr2_d\[7\]\" is missing source, defaulting to GND" {  } { { "framebuffer2.sv" "wr2_d\[7\]" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 77 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716797816184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|wr2_d\[6\] " "Net \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|wr2_d\[6\]\" is missing source, defaulting to GND" {  } { { "framebuffer2.sv" "wr2_d\[6\]" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 77 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716797816184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|wr2_d\[5\] " "Net \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|wr2_d\[5\]\" is missing source, defaulting to GND" {  } { { "framebuffer2.sv" "wr2_d\[5\]" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 77 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716797816184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|wr2_d\[4\] " "Net \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|wr2_d\[4\]\" is missing source, defaulting to GND" {  } { { "framebuffer2.sv" "wr2_d\[4\]" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 77 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716797816184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|wr2_d\[3\] " "Net \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|wr2_d\[3\]\" is missing source, defaulting to GND" {  } { { "framebuffer2.sv" "wr2_d\[3\]" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 77 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716797816184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|wr2_d\[2\] " "Net \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|wr2_d\[2\]\" is missing source, defaulting to GND" {  } { { "framebuffer2.sv" "wr2_d\[2\]" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 77 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716797816184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|wr2_d\[1\] " "Net \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|wr2_d\[1\]\" is missing source, defaulting to GND" {  } { { "framebuffer2.sv" "wr2_d\[1\]" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 77 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716797816184 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|wr2_d\[0\] " "Net \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|wr2_d\[0\]\" is missing source, defaulting to GND" {  } { { "framebuffer2.sv" "wr2_d\[0\]" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/framebuffer2.sv" 77 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1716797816184 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1716797816184 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1716797816998 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.05.27.16:16:59 Progress: Loading sld67a43976/alt_sld_fab_wrapper_hw.tcl " "2024.05.27.16:16:59 Progress: Loading sld67a43976/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797819398 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797821293 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797821412 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797823268 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797823356 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797823449 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797823553 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797823556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797823557 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1716797824232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld67a43976/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld67a43976/alt_sld_fab.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/sld67a43976/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797824471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797824471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797824569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797824569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797824575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797824575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797824663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797824663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797824774 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797824774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797824774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797824856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797824856 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer2\|ram_rtl_0 " "Inferred dual-clock RAM node \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer2\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1716797829212 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer1\|ram_rtl_0 " "Inferred dual-clock RAM node \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer1\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1716797829212 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer2\|ram " "RAM logic \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer2\|ram\" is uninferred due to asynchronous read logic" {  } { { "frame_vram2.sv" "ram" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/frame_vram2.sv" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1716797829213 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer1\|ram " "RAM logic \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer1\|ram\" is uninferred due to asynchronous read logic" {  } { { "frame_vram2.sv" "ram" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/frame_vram2.sv" 81 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1716797829213 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga_screen:vga_screen0\|drawing_engine:drawing_instance\|Ram0 " "RAM logic \"vga_screen:vga_screen0\|drawing_engine:drawing_instance\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "drawing_engine.sv" "Ram0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 244 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1716797829213 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga_screen:vga_screen0\|drawing_engine:drawing_instance\|text_buffer " "RAM logic \"vga_screen:vga_screen0\|drawing_engine:drawing_instance\|text_buffer\" is uninferred due to inappropriate RAM size" {  } { { "drawing_engine.sv" "text_buffer" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 325 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1716797829213 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab8_soc:nios_system\|lab8_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1716797829213 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1716797829213 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/Final.ram0_drawing_engine_d43af20e.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/Final.ram0_drawing_engine_d43af20e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716797829239 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/Final.ram1_drawing_engine_d43af20e.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/Final.ram1_drawing_engine_d43af20e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716797829241 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 133634 " "Parameter NUMWORDS_A set to 133634" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Final.ram0_audio_ram_2e759394.hdl.mif " "Parameter INIT_FILE set to db/Final.ram0_audio_ram_2e759394.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer2\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer2\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76800 " "Parameter NUMWORDS_B set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer1\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer1\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 76800 " "Parameter NUMWORDS_A set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 17 " "Parameter WIDTHAD_B set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 76800 " "Parameter NUMWORDS_B set to 76800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716797833146 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716797833146 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716797833146 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_screen:vga_screen0\|drawing_engine:drawing_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_screen:vga_screen0\|drawing_engine:drawing_instance\|Div0\"" {  } { { "drawing_engine.sv" "Div0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 234 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797833148 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_screen:vga_screen0\|doodle:doodle_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_screen:vga_screen0\|doodle:doodle_instance\|Mod0\"" {  } { { "doodle.sv" "Mod0" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797833148 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716797833148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797833189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797833189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797833189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797833189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 133634 " "Parameter \"NUMWORDS_A\" = \"133634\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797833189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797833189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797833189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797833189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797833189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797833189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Final.ram0_audio_ram_2e759394.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Final.ram0_audio_ram_2e759394.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797833189 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716797833189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l271 " "Found entity 1: altsyncram_l271" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797833330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797833330 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/Final.ram0_audio_ram_2e759394.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/Final.ram0_audio_ram_2e759394.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1716797835816 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/Final.ram0_audio_ram_2e759394.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/Final.ram0_audio_ram_2e759394.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1716797835820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6aa " "Found entity 1: decode_6aa" {  } { { "db/decode_6aa.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/decode_6aa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797835963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797835963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fqb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fqb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fqb " "Found entity 1: mux_fqb" {  } { { "db/mux_fqb.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/mux_fqb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797836065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797836065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer2\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer2\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797836152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer2\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"vga_screen:vga_screen0\|framebuffer2:framebuffer_instance\|frame_vram2:framebuffer2\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836152 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716797836152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ad1 " "Found entity 1: altsyncram_0ad1" {  } { { "db/altsyncram_0ad1.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_0ad1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797836233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797836233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ua " "Found entity 1: decode_5ua" {  } { { "db/decode_5ua.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/decode_5ua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797836327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797836327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/decode_u9a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797836393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797836393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/mux_lob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797836465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797836465 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_screen:vga_screen0\|drawing_engine:drawing_instance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_screen:vga_screen0\|drawing_engine:drawing_instance\|lpm_divide:Div0\"" {  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 234 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797836594 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_screen:vga_screen0\|drawing_engine:drawing_instance\|lpm_divide:Div0 " "Instantiated megafunction \"vga_screen:vga_screen0\|drawing_engine:drawing_instance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797836594 ""}  } { { "drawing_engine.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/drawing_engine.sv" 234 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716797836594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/lpm_divide_vim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797836660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797836660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797836701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797836701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797836797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797836797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797836961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797836961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797837015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797837015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_screen:vga_screen0\|doodle:doodle_instance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_screen:vga_screen0\|doodle:doodle_instance\|lpm_divide:Mod0\"" {  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797837046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_screen:vga_screen0\|doodle:doodle_instance\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_screen:vga_screen0\|doodle:doodle_instance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797837046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797837046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797837046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716797837046 ""}  } { { "doodle.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/doodle.sv" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716797837046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797837087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797837087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797837108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797837108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716797837131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797837131 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a16 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a33 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a50 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a67 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a84 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 1805 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a101 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 2162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a118 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a135 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a152 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 3233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a169 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 3590 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a186 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 3947 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a203 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 4304 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a220 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 4661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a237 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 5018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a254 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 5375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a271 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 5732 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a272 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 5753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a273 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 5774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a274 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 5795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a275 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 5816 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a276 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 5837 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a277 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 5858 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a278 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 5879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a279 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 5900 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a280 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 5921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a281 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 5942 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a282 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 5963 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a283 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 5984 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a284 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 6005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a285 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 6026 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a286 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 6047 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a287 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 6068 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a288 " "Synthesized away node \"audio_controller:audio_controller0\|audio_ram:audio_ram0\|altsyncram:mem_rtl_0\|altsyncram_l271:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_l271.tdf" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/altsyncram_l271.tdf" 6089 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "audio_controller.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_controller.sv" 41 0 0 } } { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797837392 "|Final|audio_controller:audio_controller0|audio_ram:audio_ram0|altsyncram:mem_rtl_0|altsyncram_l271:auto_generated|ram_block1a288"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1716797837392 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1716797837392 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716797838863 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v" 442 -1 0 } } { "db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/lab8_soc/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v" 356 -1 0 } } { "db/ip/lab8_soc/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 352 -1 0 } } { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/lab8_soc/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" 398 -1 0 } } { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" 266 -1 0 } } { "db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1716797839126 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1716797839126 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716797844148 "|Final|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716797844148 "|Final|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716797844148 "|Final|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716797844148 "|Final|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716797844148 "|Final|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716797844148 "|Final|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716797844148 "|Final|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716797844148 "|Final|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716797844148 "|Final|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716797844148 "|Final|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716797844148 "|Final|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716797844148 "|Final|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716797844148 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797844786 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_controller:audio_controller0\|audio_interface:audio_driver\|Bcount\[1\] High " "Register audio_controller:audio_controller0\|audio_interface:audio_driver\|Bcount\[1\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716797845128 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_controller:audio_controller0\|audio_interface:audio_driver\|Bcount\[0\] High " "Register audio_controller:audio_controller0\|audio_interface:audio_driver\|Bcount\[0\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716797845128 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_controller:audio_controller0\|audio_interface:audio_driver\|Bcount\[3\] High " "Register audio_controller:audio_controller0\|audio_interface:audio_driver\|Bcount\[3\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716797845128 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_controller:audio_controller0\|audio_interface:audio_driver\|Bcount\[2\] High " "Register audio_controller:audio_controller0\|audio_interface:audio_driver\|Bcount\[2\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1716797845128 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1716797845128 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "134 " "134 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716797857765 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858142 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716797858142 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab8 24 " "Ignored 24 assignments for entity \"lab8\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab8 -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1716797858144 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1716797858144 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/output_files/Final.map.smsg " "Generated suppressed messages file C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/output_files/Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797859130 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716797861307 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716797861307 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797862114 "|Final|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797862114 "|Final|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797862114 "|Final|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797862114 "|Final|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797862114 "|Final|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "Final.sv" "" { Text "C:/Users/kangx/Documents/_Project/ECE_385_sp24/Final/Final.sv" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716797862114 "|Final|AUD_ADCLRCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716797862114 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8854 " "Implemented 8854 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716797862115 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716797862115 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716797862115 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8110 " "Implemented 8110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716797862115 ""} { "Info" "ICUT_CUT_TM_RAMS" "560 " "Implemented 560 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716797862115 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716797862115 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716797862115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1257 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1257 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5298 " "Peak virtual memory: 5298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716797862258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 27 16:17:42 2024 " "Processing ended: Mon May 27 16:17:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716797862258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:15 " "Elapsed time: 00:09:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716797862258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716797862258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716797862258 ""}
