
####################################################################################
# Generated by PlanAhead 14.7 built on 'Fri Sep 27 19:29:51 MDT 2013' by 'xbuild'
####################################################################################


####################################################################################
# Constraints from file : 'ddr2_pinning.ucf'
####################################################################################

#########################################
# File : UB_DDR2_64bit_UCF.ucf
# Autor : UB
#
# Constraint-File fuer das externe DDR2-SDRAM
# auf dem Spartan-3A Board (MT47H32M16xx-3)
#
# Size = 64MByte
#
#########################################

#########################################
# Port-Zuweisungen
#########################################
#
# ----------------------------------------------------
# -- DDR2 SDRAM-Port-Pins
# ----------------------------------------------------
# cntrl0_ddr2_a : out std_logic_vector(12 downto 0) := (others => '0');
# cntrl0_ddr2_ba : out std_logic_vector(1 downto 0) := (others => '0');
# cntrl0_ddr2_ck : out std_logic_vector(0 downto 0) := (others => '0');
# cntrl0_ddr2_ck_n : out std_logic_vector(0 downto 0) := (others => '0');
# cntrl0_ddr2_cke : out std_logic := '0';
# cntrl0_ddr2_cs_n : out std_logic := '0';
# cntrl0_ddr2_ras_n : out std_logic := '0';
# cntrl0_ddr2_cas_n : out std_logic := '0';
# cntrl0_ddr2_we_n : out std_logic := '0';
# cntrl0_ddr2_odt : out std_logic := '0';
# cntrl0_ddr2_dm : out std_logic_vector(1 downto 0) := (others => '0');
# cntrl0_ddr2_dqs_n : inout std_logic_vector(1 downto 0) := (others => '0');
# cntrl0_ddr2_dqs : inout std_logic_vector(1 downto 0) := (others => '0');
# cntrl0_ddr2_dq : inout std_logic_vector(15 downto 0) := (others => '0');
# cntrl0_rst_dqs_div_in : in std_logic;
# cntrl0_rst_dqs_div_out : out std_logic		
# ----------------------------------------------------
#
#########################################

#####################################################################################################################
## Clock constraints
#####################################################################################################################
NET "INST_DDR2_RAM_CORE/infrastructure_top0/sys_clk_ibuf" TNM_NET = "SYS_CLK";
TIMESPEC TS_SYS_CLK = PERIOD "SYS_CLK" 7.5187 ns HIGH 50 %;

#######################################################################################################################
## Calibration Circuit Constraints
#######################################################################################################################
## Placement constraints for LUTS in tap delay ckt
#######################################################################################################################


INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l0" RLOC_ORIGIN=X28Y16;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l0" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l0" RLOC=X0Y6;
 
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l1" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l1" RLOC=X0Y6;
 
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l2" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l2" RLOC=X0Y7;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l3" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l3" RLOC=X0Y7;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l4" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l4" RLOC=X1Y6;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l5" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l5" RLOC=X1Y6;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l6" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l6" RLOC=X1Y7;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l7" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l7" RLOC=X1Y7;
  
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l8" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l8" RLOC=X0Y4;
 
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l9" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l9" RLOC=X0Y4;
 
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l10" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l10" RLOC=X0Y5;
 
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l11" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l11" RLOC=X0Y5;
 
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l12" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l12" RLOC=X1Y4;
 
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l13" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l13" RLOC=X1Y4;
 
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l14" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l14" RLOC=X1Y5;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l15" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l15" RLOC=X1Y5;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l16" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l16" RLOC=X0Y2;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l17" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l17" RLOC=X0Y2;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l18" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l18" RLOC=X0Y3;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l19" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l19" RLOC=X0Y3;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l20" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l20" RLOC=X1Y2;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l21" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l21" RLOC=X1Y2;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l22" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l22" RLOC=X1Y3;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l23" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l23" RLOC=X1Y3;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l24" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l24" RLOC=X0Y0;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l25" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l25" RLOC=X0Y0;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l26" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l26" RLOC=X0Y1;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l27" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l27" RLOC=X0Y1;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l28" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l28" RLOC=X1Y0;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l29" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l29" RLOC=X1Y0;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l30" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l30" RLOC=X1Y1;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l31" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l31" RLOC=X1Y1;

#######################################################################################################################
# Placement constraints for first stage flops in tap delay ckt #
#######################################################################################################################
 
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[0].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[0].r" RLOC=X0Y6;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[1].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[1].r" RLOC=X0Y6;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[2].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[2].r" RLOC=X0Y7;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[3].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[3].r" RLOC=X0Y7;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[4].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[4].r" RLOC=X1Y6;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[5].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[5].r" RLOC=X1Y6;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[6].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[6].r" RLOC=X1Y7;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[7].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[7].r" RLOC=X1Y7;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[8].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[8].r" RLOC=X0Y4;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[9].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[9].r" RLOC=X0Y4;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[10].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[10].r" RLOC=X0Y5;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[11].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[11].r" RLOC=X0Y5;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[12].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[12].r" RLOC=X1Y4;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[13].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[13].r" RLOC=X1Y4;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[14].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[14].r" RLOC=X1Y5;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[15].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[15].r" RLOC=X1Y5;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[16].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[16].r" RLOC=X0Y2;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[17].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[17].r" RLOC=X0Y2;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[18].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[18].r" RLOC=X0Y3;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[19].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[19].r" RLOC=X0Y3;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[20].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[20].r" RLOC=X1Y2;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[21].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[21].r" RLOC=X1Y2;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[22].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[22].r" RLOC=X1Y3;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[23].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[23].r" RLOC=X1Y3;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[24].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[24].r" RLOC=X0Y0;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[25].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[25].r" RLOC=X0Y0;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[26].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[26].r" RLOC=X0Y1;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[27].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[27].r" RLOC=X0Y1;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[28].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[28].r" RLOC=X1Y0;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[29].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[29].r" RLOC=X1Y0;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[30].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[30].r" RLOC=X1Y1;

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[31].r" U_SET=delay_calibration_chain;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[31].r" RLOC=X1Y1;

#######################################################################################################################
## BEL constraints for LUTS in tap delay ckt
#######################################################################################################################

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l0" BEL = G;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l1" BEL = F;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l2" BEL = G;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l3" BEL = F;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l4" BEL = G;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l5" BEL = F;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l6" BEL = G;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l7" BEL = F;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l8" BEL = G;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l9" BEL = F;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l10" BEL = G;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l11" BEL = F;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l12" BEL = G;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l13" BEL = F;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l14" BEL = G;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l15" BEL = F;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l16" BEL = G;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l17" BEL = F;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l18" BEL = G;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l19" BEL = F;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l20" BEL = G;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l21" BEL = F;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l22" BEL = G;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l23" BEL = F;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l24" BEL = G;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l25" BEL = F;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l26" BEL = G;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l27" BEL = F;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l28" BEL = G;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l29" BEL = F;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l30" BEL = G;
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l31" BEL = F;

##############################################################################################################
## Area Group Constraint For tap_dly and cal_ctl module.                                                   
##############################################################################################################

INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/cnt1_0" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/cnt1_1" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/cnt1_2" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/cnt1_3" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/cnt1_4" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/cnt1_5" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/cnt1_or00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/cnt_0" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/cnt_1" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/cnt_2" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/cnt_3" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/cnt_4" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/cnt_5" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/cnt_or00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/enb_trans_two_dtct" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/enb_trans_two_dtct_or0000" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/enb_trans_two_dtct_or0000_SW0" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_cnt1_xor<0>11_INV_0" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_cnt1_xor<1>11" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_cnt1_xor<2>11" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_cnt1_xor<3>111" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_cnt1_xor<3>12" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_cnt1_xor<4>11" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_cnt1_xor<5>11" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_cnt_xor<0>11_INV_0" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_cnt_xor<1>11" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_cnt_xor<2>11" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_cnt_xor<3>111" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_cnt_xor<3>12" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_cnt_xor<4>11" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_cnt_xor<5>11" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_phase_cnt_xor<0>11_INV_0" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_phase_cnt_xor<1>11" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_phase_cnt_xor<2>11" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_phase_cnt_xor<3>12" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_phase_cnt_xor<4>111" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_phase_cnt_xor<4>112" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mcount_phase_cnt_xor<4>11_f5" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_10" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_2_f8" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_3_f7" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f6" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_4_f7" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_5_f5" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_5_f6" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_5_f6_0" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f5" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f5_0" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f5_1" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_6_f6" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_71" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_72" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_73" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f5" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f5_0" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_7_f5_1" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_81" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_82" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_83" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_84" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_85" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_8_f5" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_9" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_91" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_92" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/Mmux__varindex0000_93" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/phase_cnt_0" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/phase_cnt_1" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/phase_cnt_2" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/phase_cnt_3" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/phase_cnt_4" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/phase_cnt_and00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_0" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_1" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_10" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_11" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_12" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_13" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_14" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_15" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_16" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_17" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_18" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_19" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_2" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_20" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_21" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_22" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_23" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_24" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_25" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_26" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_27" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_28" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_29" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_3" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_30" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_31" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_4" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_5" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_6" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_7" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_8" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_9" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_0" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_1" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_2" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_3" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_4" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_val_0" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_val_1" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_val_2" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_val_3" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_val_4" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_val_and00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_val_mux0006<0>1" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_val_mux0006<1>1" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_val_mux0006<1>11" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_val_mux0006<2>1" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_val_mux0006<3>" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_val_mux0006<3>11" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_val_mux0006<3>_SW0" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/trans_onedtct_not00011" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_not00011" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_or00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_or00001_SW0" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/cal_ctl0/trans_twodtct_or00002" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_0_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_10_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_11_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_12_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_13_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_14_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_15_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_16_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_17_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_18_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_19_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_1_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_20_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_21_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_22_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_23_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_24_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_25_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_26_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_27_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_28_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_29_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_2_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_30_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_3_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_4_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_5_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_6_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_7_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_8_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/flop2_xnor_9_not00001" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[0].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[10].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[11].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[12].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[13].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[14].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[15].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[16].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[17].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[18].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[19].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[1].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[20].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[21].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[22].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[23].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[24].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[25].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[26].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[27].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[28].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[29].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[2].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[30].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[31].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[3].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[4].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[5].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[6].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[7].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[8].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap1[9].r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[0].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[10].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[11].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[12].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[13].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[14].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[15].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[16].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[17].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[18].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[19].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[1].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[20].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[21].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[22].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[23].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[24].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[25].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[26].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[27].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[28].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[29].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[2].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[30].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[3].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[4].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[5].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[6].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[7].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[8].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[9].u" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l0" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l1" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l10" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l11" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l12" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l13" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l14" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l15" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l16" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l17" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l18" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l19" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l2" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l20" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l21" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l22" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l23" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l24" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l25" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l26" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l27" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l28" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l29" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l3" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l30" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l31" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l4" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l5" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l6" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l7" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l8" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/l9" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/reset_r" AREA_GROUP = "cal_ctl";
INST "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/u31" AREA_GROUP = "cal_ctl";
AREA_GROUP "cal_ctl" RANGE=SLICE_X26Y8:SLICE_X37Y21;
AREA_GROUP "cal_ctl" GROUP=CLOSED;
################################################################################################################
#**************************************************************************************************************#
#                        CONTROLLER 0                                                                          #
#**************************************************************************************************************#
################################################################################################################
# I/O STANDARDS                                                        
################################################################################################################
#NET  "sys_clk_in"                                              IOSTANDARD = LVCMOS33;
NET "cntrl0_ddr2_a[0]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_a[10]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_a[11]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_a[12]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_a[1]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_a[2]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_a[3]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_a[4]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_a[5]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_a[6]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_a[7]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_a[8]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_a[9]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_ba[0]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_ba[1]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_ck[0]" IOSTANDARD = DIFF_SSTL18_I;
NET "cntrl0_ddr2_ck_n[0]" IOSTANDARD = DIFF_SSTL18_I;
NET "cntrl0_ddr2_cke" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_cs_n" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_ras_n" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_cas_n" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_we_n" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_odt" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dm[0]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dm[1]" IOSTANDARD = SSTL18_I;
NET "cntrl0_rst_dqs_div_in" IOSTANDARD = SSTL18_I;
NET "cntrl0_rst_dqs_div_out" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dq[0]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dq[10]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dq[11]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dq[12]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dq[13]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dq[14]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dq[15]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dq[1]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dq[2]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dq[3]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dq[4]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dq[5]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dq[6]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dq[7]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dq[8]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dq[9]" IOSTANDARD = SSTL18_I;
NET "cntrl0_ddr2_dqs[0]" IOSTANDARD = DIFF_SSTL18_I;
NET "cntrl0_ddr2_dqs[1]" IOSTANDARD = DIFF_SSTL18_I;
NET "cntrl0_ddr2_dqs_n[0]" IOSTANDARD = DIFF_SSTL18_I;
NET "cntrl0_ddr2_dqs_n[1]" IOSTANDARD = DIFF_SSTL18_I;

####################################################################################################################
# Banks 2
# Pin Location Constraints for System clock signals
####################################################################################################################
#NET  "sys_clk_in"	LOC = "V12"; # on board clock
#NET  "sys_clk_in"	LOC = "U12"; #external clock	

####################################################################################################################
# Banks 3
# Pin Location Constraints for Clock,Masks, Address, and Controls 
####################################################################################################################
NET "cntrl0_ddr2_ck[0]" LOC = M1;
NET "cntrl0_ddr2_ck_n[0]" LOC = M2;
NET "cntrl0_ddr2_dm[0]" LOC = J3;
NET "cntrl0_ddr2_dm[1]" LOC = E3;
NET "cntrl0_ddr2_a[0]" LOC = R2;
NET "cntrl0_ddr2_a[1]" LOC = T4;
NET "cntrl0_ddr2_a[2]" LOC = R1;
NET "cntrl0_ddr2_a[3]" LOC = U3;
NET "cntrl0_ddr2_a[4]" LOC = U2;
NET "cntrl0_ddr2_a[5]" LOC = U4;
NET "cntrl0_ddr2_a[6]" LOC = U1;
NET "cntrl0_ddr2_a[7]" LOC = Y1;
NET "cntrl0_ddr2_a[8]" LOC = W1;
NET "cntrl0_ddr2_a[9]" LOC = W2;
NET "cntrl0_ddr2_a[10]" LOC = T3;
NET "cntrl0_ddr2_a[11]" LOC = V1;
NET "cntrl0_ddr2_a[12]" LOC = Y2;
NET "cntrl0_ddr2_ba[0]" LOC = P3;
NET "cntrl0_ddr2_ba[1]" LOC = R3;
NET "cntrl0_ddr2_cke" LOC = N3;
NET "cntrl0_ddr2_cs_n" LOC = M5;
NET "cntrl0_ddr2_ras_n" LOC = M3;
NET "cntrl0_ddr2_cas_n" LOC = M4;
NET "cntrl0_ddr2_we_n" LOC = N4;
NET "cntrl0_ddr2_odt" LOC = P1;

#NET  "reset_in_n"		LOC = "T15" | IOSTANDARD = LVTTL  | PULLDOWN ; 
#NET  "cntrl0_led_error_output1"	LOC = "R20" | IOSTANDARD = LVTTL | DRIVE = 8 | SLEW = QUIETIO | PULLDOWN ;
#NET  "cntrl0_data_valid_out"	LOC = "T19" | IOSTANDARD = LVTTL;
#NET "cntrl0_init_done"	        LOC = "V16" | IOSTANDARD = LVTTL;


##############################################################################################################
## MAXDELAY constraints
##############################################################################################################

##############################################################################################################
## Constraint to have the tap delay inverter connection wire length to be the same and minimum to get
## accurate calibration of tap delays. The following constraints are independent of frequency.
##############################################################################################################
NET "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap[7]" MAXDELAY = 400 ps;
NET "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap[15]" MAXDELAY = 400 ps;
NET "INST_DDR2_RAM_CORE/infrastructure_top0/cal_top0/tap_dly0/tap[23]" MAXDELAY = 400 ps;
 
##############################################################################################################
## MAXDELAY constraint on inter LUT delay elements. This constraint is required to minimize the 
## wire delays between the LUTs.
##############################################################################################################
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay1" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay2" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay3" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay4" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/delay5" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay1" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay2" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay3" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay4" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/delay5" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay1" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay2" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay3" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay4" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/delay5" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay1" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay2" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay3" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay4" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/delay5" MAXDELAY = 190 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay1" MAXDELAY = 200 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay2" MAXDELAY = 200 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay3" MAXDELAY = 200 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay4" MAXDELAY = 200 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/delay5" MAXDELAY = 200 ps;

##############################################################################################################
## Constraint from the dqs PAD to input of LUT delay element.
##############################################################################################################
NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in[0]" MAXDELAY = 580 ps;
NET "INST_DDR2_RAM_CORE/top_00/dqs_int_delay_in[1]" MAXDELAY = 580 ps;

##############################################################################################################
## Constraint from rst_dqs_div_in PAD to input of LUT delay element.
##############################################################################################################
NET "INST_DDR2_RAM_CORE/top_00/dqs_div_rst" MAXDELAY = 460 ps;

##############################################################################################################
## Following are the MAXDELAY constraints on delayed rst_dqs_div net and fifo write enable signals.
## These constraints are required since these paths are not covered by timing analysis. The requirement is total
## delay on delayed rst_dqs_div and fifo_wr_en nets should not exceed the clock period.
##############################################################################################################
NET "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div" MAXDELAY = 3007 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en[0]" MAXDELAY = 3007 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_en[1]" MAXDELAY = 3007 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en[0]" MAXDELAY = 3007 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_en[1]" MAXDELAY = 3007 ps;

##############################################################################################################
## The MAXDELAY value on fifo write address should be less than clock period. This constraint is 
## required since this path is not covered by timing analysis.
##############################################################################################################
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr[0]" MAXDELAY = 6390 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr[1]" MAXDELAY = 6390 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr[2]" MAXDELAY = 6390 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr[3]" MAXDELAY = 6390 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr[4]" MAXDELAY = 6390 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr[5]" MAXDELAY = 6390 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr[6]" MAXDELAY = 6390 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_0_wr_addr[7]" MAXDELAY = 6390 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr[0]" MAXDELAY = 6390 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr[1]" MAXDELAY = 6390 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr[2]" MAXDELAY = 6390 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr[3]" MAXDELAY = 6390 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr[4]" MAXDELAY = 6390 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr[5]" MAXDELAY = 6390 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr[6]" MAXDELAY = 6390 ps;
NET "INST_DDR2_RAM_CORE/top_00/data_path0/fifo_1_wr_addr[7]" MAXDELAY = 6390 ps;





##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 1, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dq[1]" LOC = K5;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit1" LOC = SLICE_X0Y58;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit1" LOC = SLICE_X0Y59;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 0, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dq[0]" LOC = H1;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit0" LOC = SLICE_X2Y62;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit0" LOC = SLICE_X2Y63;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 3, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dq[3]" LOC = L3;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit3" LOC = SLICE_X2Y52;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit3" LOC = SLICE_X2Y53;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 2, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dq[2]" LOC = K1;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit2" LOC = SLICE_X0Y50;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit2" LOC = SLICE_X0Y51;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dqs, 0, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dqs[0]" LOC = K3;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dqs_n, 0, location in tile: 0
##############################################################################################################
#############################################################
NET "cntrl0_ddr2_dqs_n[0]" LOC = K2;

##############################################################################################################
## LUT location constraints for dqs_delayed_col0
##############################################################################################################
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/one" BEL = F;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/one" LOC = SLICE_X2Y55;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/two" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/two" LOC = SLICE_X2Y55;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/three" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/three" LOC = SLICE_X2Y54;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/four" BEL = F;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/four" LOC = SLICE_X2Y54;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/five" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/five" LOC = SLICE_X3Y55;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/six" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col0/six" LOC = SLICE_X3Y54;

##############################################################################################################
## LUT location constraints for dqs_delayed_col1
##############################################################################################################
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one" BEL = F;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/one" LOC = SLICE_X0Y55;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/two" LOC = SLICE_X0Y55;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/three" LOC = SLICE_X0Y54;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four" BEL = F;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/four" LOC = SLICE_X0Y54;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/five" LOC = SLICE_X1Y55;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[0].dqs_delay_col1/six" LOC = SLICE_X1Y54;

##############################################################################################################
## Slice location constraints for Fifo write address and write enable
##############################################################################################################
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit0" LOC = SLICE_X1Y50;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit1" LOC = SLICE_X1Y50;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit2" LOC = SLICE_X1Y49;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_0_wr_addr_inst/bit3" LOC = SLICE_X1Y49;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst/bit0" LOC = SLICE_X3Y49;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst/bit1" LOC = SLICE_X3Y49;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst/bit2" LOC = SLICE_X3Y50;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[0].fifo_1_wr_addr_inst/bit3" LOC = SLICE_X3Y50;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_0_wr_en_inst/delay_ff" LOC = SLICE_X1Y53;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[0].fifo_1_wr_en_inst/delay_ff_1" LOC = SLICE_X3Y53;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 5, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dq[5]" LOC = L1;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit5" LOC = SLICE_X2Y50;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit5" LOC = SLICE_X2Y51;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 4, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dq[4]" LOC = L5;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit4" LOC = SLICE_X0Y52;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit4" LOC = SLICE_X0Y53;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 7, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dq[7]" LOC = H2;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit7" LOC = SLICE_X0Y62;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit7" LOC = SLICE_X0Y63;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 6, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dq[6]" LOC = K4;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe/fifo_bit6" LOC = SLICE_X2Y58;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[0].strobe_n/fifo_bit6" LOC = SLICE_X2Y59;


##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 9, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dq[9]" LOC = G4;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit1" LOC = SLICE_X2Y78;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit1" LOC = SLICE_X2Y79;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 8, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dq[8]" LOC = F2;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit0" LOC = SLICE_X0Y70;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit0" LOC = SLICE_X0Y71;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 11, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dq[11]" LOC = H6;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit3" LOC = SLICE_X2Y76;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit3" LOC = SLICE_X2Y77;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 10, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dq[10]" LOC = G1;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit2" LOC = SLICE_X2Y68;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit2" LOC = SLICE_X2Y69;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dqs, 1, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dqs[1]" LOC = K6;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dqs_n, 1, location in tile: 0
##############################################################################################################
#############################################################
NET "cntrl0_ddr2_dqs_n[1]" LOC = J5;

##############################################################################################################
## LUT location constraints for dqs_delayed_col0
##############################################################################################################
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/one" BEL = F;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/one" LOC = SLICE_X2Y75;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/two" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/two" LOC = SLICE_X2Y75;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/three" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/three" LOC = SLICE_X2Y74;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/four" BEL = F;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/four" LOC = SLICE_X2Y74;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/five" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/five" LOC = SLICE_X3Y75;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/six" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col0/six" LOC = SLICE_X3Y74;

##############################################################################################################
## LUT location constraints for dqs_delayed_col1
##############################################################################################################
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/one" BEL = F;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/one" LOC = SLICE_X0Y75;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/two" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/two" LOC = SLICE_X0Y75;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/three" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/three" LOC = SLICE_X0Y74;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/four" BEL = F;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/four" LOC = SLICE_X0Y74;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/five" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/five" LOC = SLICE_X1Y75;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/six" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_delay[1].dqs_delay_col1/six" LOC = SLICE_X1Y74;

##############################################################################################################
## Slice location constraints for Fifo write address and write enable
##############################################################################################################
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit0" LOC = SLICE_X1Y69;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit1" LOC = SLICE_X1Y69;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit2" LOC = SLICE_X1Y70;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_0_wr_addr_inst/bit3" LOC = SLICE_X1Y70;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit0" LOC = SLICE_X3Y69;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit1" LOC = SLICE_X3Y69;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit2" LOC = SLICE_X3Y70;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_addr[1].fifo_1_wr_addr_inst/bit3" LOC = SLICE_X3Y70;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_0_wr_en_inst/delay_ff" LOC = SLICE_X1Y72;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/gen_wr_en[1].fifo_1_wr_en_inst/delay_ff_1" LOC = SLICE_X3Y72;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 13, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dq[13]" LOC = F1;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit5" LOC = SLICE_X2Y70;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit5" LOC = SLICE_X2Y71;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 12, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dq[12]" LOC = H5;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit4" LOC = SLICE_X0Y76;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit4" LOC = SLICE_X0Y77;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 15, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dq[15]" LOC = F3;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit7" LOC = SLICE_X0Y78;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit7" LOC = SLICE_X0Y79;
##############################################################################################################
##  constraints for bit cntrl0_ddr2_dq, 14, location in tile: 0
##############################################################################################################
NET "cntrl0_ddr2_dq[14]" LOC = G3;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe/fifo_bit6" LOC = SLICE_X0Y68;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read0/gen_strobe[1].strobe_n/fifo_bit6" LOC = SLICE_X0Y69;

##############################################################################################################
##  constraints for bit cntrl0_rst_dqs_div_in, 1, location in tile: 1
##############################################################################################################
NET "cntrl0_rst_dqs_div_in" LOC = H4;

##############################################################################################################
## Slice location constraints for delayed rst_dqs_div signal
##############################################################################################################
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/one" BEL = F;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/one" LOC = SLICE_X0Y67;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/two" BEL = F;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/two" LOC = SLICE_X0Y66;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/three" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/three" LOC = SLICE_X0Y67;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/four" BEL = F;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/four" LOC = SLICE_X1Y66;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/five" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/five" LOC = SLICE_X1Y66;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/six" BEL = G;
INST "INST_DDR2_RAM_CORE/top_00/data_path0/data_read_controller0/rst_dqs_div_delayed/six" LOC = SLICE_X1Y67;

##############################################################################################################
##  constraints for bit cntrl0_rst_dqs_div_out, 1, location in tile: 0
##############################################################################################################
NET "cntrl0_rst_dqs_div_out" LOC = H3;
#################################################################################
INST "INST_DDR2_RAM_CORE/top_00/controller0/rst_dqs_div_r" LOC = SLICE_X4Y66;

####################################################################################
# Constraints from file : 'pinning.ucf'
####################################################################################

NET "CLK_50MHZ" PERIOD = 20 ns HIGH 40 %;
NET "clk_50mhz" LOC = E12;
NET "clk_50mhz" IOSTANDARD = LVCMOS33;
NET "CLKB_130M" IOSTANDARD = LVCMOS33;

NET "sw[0]" CLOCK_DEDICATED_ROUTE = FALSE;
NET "sw[0]" LOC = V8;
NET "sw[0]" IOSTANDARD = LVCMOS33;
NET "sw[0]" PULLDOWN;
NET "sw[1]" CLOCK_DEDICATED_ROUTE = FALSE;
NET "sw[1]" LOC = U10;
NET "sw[1]" IOSTANDARD = LVCMOS33;
NET "sw[1]" PULLDOWN;
NET "sw[2]" CLOCK_DEDICATED_ROUTE = FALSE;
NET "sw[2]" LOC = U8;
NET "sw[2]" IOSTANDARD = LVCMOS33;
NET "sw[2]" PULLDOWN;
NET "sw[3]" CLOCK_DEDICATED_ROUTE = FALSE;
NET "sw[3]" LOC = T9;
NET "sw[3]" IOSTANDARD = LVCMOS33;
NET "sw[3]" PULLDOWN;

NET "btn[0]" LOC = T16;
NET "btn[0]" IOSTANDARD = LVCMOS33;
NET "btn[0]" PULLDOWN;
NET "btn[1]" LOC = T14;
NET "btn[1]" IOSTANDARD = LVCMOS33;
NET "btn[1]" PULLDOWN;
NET "btn[2]" LOC = T15;
NET "btn[2]" IOSTANDARD = LVCMOS33;
NET "btn[2]" PULLDOWN;
NET "btn[3]" LOC = U15;
NET "btn[3]" IOSTANDARD = LVCMOS33;
NET "btn[3]" PULLDOWN;
NET "btn[4]" LOC = R13;
NET "btn[4]" IOSTANDARD = LVCMOS33;
NET "btn[4]" PULLDOWN;

NET "r[3]" LOC = C8;
NET "r[3]" IOSTANDARD = LVCMOS33;
NET "r[3]" DRIVE = 8;
NET "r[3]" SLEW = FAST;
NET "r[2]" LOC = B8;
NET "r[2]" IOSTANDARD = LVCMOS33;
NET "r[2]" DRIVE = 8;
NET "r[2]" SLEW = FAST;
NET "r[1]" LOC = B3;
NET "r[1]" IOSTANDARD = LVCMOS33;
NET "r[1]" DRIVE = 8;
NET "r[1]" SLEW = FAST;
NET "r[0]" LOC = A3;
NET "r[0]" IOSTANDARD = LVCMOS33;
NET "r[0]" DRIVE = 8;
NET "r[0]" SLEW = FAST;
NET "g[3]" LOC = D6;
NET "g[3]" IOSTANDARD = LVCMOS33;
NET "g[3]" DRIVE = 8;
NET "g[3]" SLEW = FAST;
NET "g[2]" LOC = C6;
NET "g[2]" IOSTANDARD = LVCMOS33;
NET "g[2]" DRIVE = 8;
NET "g[2]" SLEW = FAST;
NET "g[1]" LOC = D5;
NET "g[1]" IOSTANDARD = LVCMOS33;
NET "g[1]" DRIVE = 8;
NET "g[1]" SLEW = FAST;
NET "g[0]" LOC = C5;
NET "g[0]" IOSTANDARD = LVCMOS33;
NET "g[0]" DRIVE = 8;
NET "g[0]" SLEW = FAST;
NET "b[3]" LOC = C9;
NET "b[3]" IOSTANDARD = LVCMOS33;
NET "b[3]" DRIVE = 8;
NET "b[3]" SLEW = FAST;
NET "b[2]" LOC = B9;
NET "b[2]" IOSTANDARD = LVCMOS33;
NET "b[2]" DRIVE = 8;
NET "b[2]" SLEW = FAST;
NET "b[1]" LOC = D7;
NET "b[1]" IOSTANDARD = LVCMOS33;
NET "b[1]" DRIVE = 8;
NET "b[1]" SLEW = FAST;
NET "b[0]" LOC = C7;
NET "b[0]" IOSTANDARD = LVCMOS33;
NET "b[0]" DRIVE = 8;
NET "b[0]" SLEW = FAST;
NET "hsync" LOC = C11;
NET "hsync" IOSTANDARD = LVCMOS33;
NET "hsync" DRIVE = 8;
NET "hsync" SLEW = FAST;
NET "vsync" LOC = B11;
NET "vsync" IOSTANDARD = LVCMOS33;
NET "vsync" DRIVE = 8;
NET "vsync" SLEW = FAST;

NET "leds[7]" LOC = W21;
NET "leds[7]" IOSTANDARD = LVCMOS33;
NET "leds[7]" DRIVE = 4;
NET "leds[7]" SLEW = SLOW;
NET "leds[6]" LOC = Y22;
NET "leds[6]" IOSTANDARD = LVCMOS33;
NET "leds[6]" DRIVE = 4;
NET "leds[6]" SLEW = SLOW;
NET "leds[5]" LOC = V20;
NET "leds[5]" IOSTANDARD = LVCMOS33;
NET "leds[5]" DRIVE = 4;
NET "leds[5]" SLEW = SLOW;
NET "leds[4]" LOC = V19;
NET "leds[4]" IOSTANDARD = LVCMOS33;
NET "leds[4]" DRIVE = 4;
NET "leds[4]" SLEW = SLOW;
NET "leds[3]" LOC = U19;
NET "leds[3]" IOSTANDARD = LVCMOS33;
NET "leds[3]" DRIVE = 4;
NET "leds[3]" SLEW = SLOW;
NET "leds[2]" LOC = U20;
NET "leds[2]" IOSTANDARD = LVCMOS33;
NET "leds[2]" DRIVE = 4;
NET "leds[2]" SLEW = SLOW;
NET "leds[1]" LOC = T19;
NET "leds[1]" IOSTANDARD = LVCMOS33;
NET "leds[1]" DRIVE = 4;
NET "leds[1]" SLEW = SLOW;
NET "leds[0]" LOC = R20;
NET "leds[0]" IOSTANDARD = LVCMOS33;
NET "leds[0]" DRIVE = 4;
NET "leds[0]" SLEW = SLOW;

NET "rx" LOC = E16;
NET "rx" IOSTANDARD = LVTTL;
