Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Sep  5 00:23:36 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/0828/default/mul11/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  121         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (121)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (121)
5. checking no_input_delay (21)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (121)
--------------------------
 There are 121 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src13_reg[0]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src14_reg[0]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src15_reg[0]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src16_reg[0]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src17_reg[0]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src18_reg[0]/C
src18_reg[1]/C
src18_reg[2]/C
src19_reg[0]/C
src19_reg[1]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (121)
--------------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src13_reg[0]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src14_reg[0]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src15_reg[0]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src16_reg[0]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src17_reg[0]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src18_reg[0]/D
src18_reg[1]/D
src18_reg[2]/D
src19_reg[0]/D
src19_reg[1]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  144          inf        0.000                      0                  144           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.875ns  (logic 4.501ns (50.711%)  route 4.374ns (49.289%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[5]/Q
                         net (fo=5, routed)           0.958     1.271    compressor/comp/gpc4/lut6_2_inst0/I0
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/lut6_2_inst0/LUT6/I0
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.211     1.482 r  compressor/comp/gpc4/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.482    compressor/comp/gpc4/lut6_2_inst0_n_1
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/carry4_inst0/S[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.669 r  compressor/comp/gpc4/carry4_inst0/O[0]
                         net (fo=6, routed)           1.005     2.674    compressor/comp/gpc44/lut6_2_inst1/I1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/lut6_2_inst1/LUT6/I1
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.224     2.898 r  compressor/comp/gpc44/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc44/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.310 r  compressor/comp/gpc44/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.798     4.108    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene13_0[4]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/I1
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.097     4.205 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.205    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[13]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/S[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.617 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.617    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[15]
    SLICE_X0Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CI
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.847 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/O[1]
                         net (fo=1, routed)           1.614     6.460    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415     8.875 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.875    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.743ns  (logic 4.437ns (50.754%)  route 4.305ns (49.246%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[5]/Q
                         net (fo=5, routed)           0.958     1.271    compressor/comp/gpc4/lut6_2_inst0/I0
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/lut6_2_inst0/LUT6/I0
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.211     1.482 r  compressor/comp/gpc4/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.482    compressor/comp/gpc4/lut6_2_inst0_n_1
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/carry4_inst0/S[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.669 r  compressor/comp/gpc4/carry4_inst0/O[0]
                         net (fo=6, routed)           1.005     2.674    compressor/comp/gpc44/lut6_2_inst1/I1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/lut6_2_inst1/LUT6/I1
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.224     2.898 r  compressor/comp/gpc44/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc44/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.310 r  compressor/comp/gpc44/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.798     4.108    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene13_0[4]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/I1
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.097     4.205 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.205    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[13]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/S[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.617 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.617    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[15]
    SLICE_X0Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CI
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.776 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/O[0]
                         net (fo=1, routed)           1.545     6.320    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422     8.743 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.743    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 4.575ns (52.437%)  route 4.149ns (47.563%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[5]/Q
                         net (fo=5, routed)           0.958     1.271    compressor/comp/gpc4/lut6_2_inst0/I0
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/lut6_2_inst0/LUT6/I0
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.211     1.482 r  compressor/comp/gpc4/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.482    compressor/comp/gpc4/lut6_2_inst0_n_1
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/carry4_inst0/S[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.669 r  compressor/comp/gpc4/carry4_inst0/O[0]
                         net (fo=6, routed)           1.005     2.674    compressor/comp/gpc44/lut6_2_inst1/I1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/lut6_2_inst1/LUT6/I1
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.224     2.898 r  compressor/comp/gpc44/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc44/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.310 r  compressor/comp/gpc44/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.798     4.108    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene13_0[4]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/I1
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.097     4.205 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.205    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[13]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/S[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.617 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.617    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[15]
    SLICE_X0Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CI
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.706 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     4.706    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[19]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst5/CI
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.936 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst5/O[1]
                         net (fo=1, routed)           1.389     6.324    dst21_OBUF[0]
    U16                                                               r  dst21_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.400     8.724 r  dst21_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.724    dst21[0]
    U16                                                               r  dst21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst22[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.707ns  (logic 4.482ns (51.479%)  route 4.225ns (48.521%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[5]/Q
                         net (fo=5, routed)           0.958     1.271    compressor/comp/gpc4/lut6_2_inst0/I0
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/lut6_2_inst0/LUT6/I0
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.211     1.482 r  compressor/comp/gpc4/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.482    compressor/comp/gpc4/lut6_2_inst0_n_1
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/carry4_inst0/S[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.669 r  compressor/comp/gpc4/carry4_inst0/O[0]
                         net (fo=6, routed)           1.005     2.674    compressor/comp/gpc44/lut6_2_inst1/I1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/lut6_2_inst1/LUT6/I1
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.224     2.898 r  compressor/comp/gpc44/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc44/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.310 r  compressor/comp/gpc44/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.798     4.108    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene13_0[4]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/I1
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.097     4.205 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.205    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[13]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/S[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.617 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.617    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[15]
    SLICE_X0Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CI
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.706 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     4.706    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[19]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst5/CI
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120     4.826 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst5/CO[1]
                         net (fo=1, routed)           1.464     6.290    dst22_OBUF[0]
    U18                                                               r  dst22_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.417     8.707 r  dst22_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.707    dst22[0]
    U18                                                               r  dst22[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst19[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.660ns  (logic 4.508ns (52.059%)  route 4.152ns (47.941%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[5]/Q
                         net (fo=5, routed)           0.958     1.271    compressor/comp/gpc4/lut6_2_inst0/I0
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/lut6_2_inst0/LUT6/I0
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.211     1.482 r  compressor/comp/gpc4/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.482    compressor/comp/gpc4/lut6_2_inst0_n_1
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/carry4_inst0/S[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.669 r  compressor/comp/gpc4/carry4_inst0/O[0]
                         net (fo=6, routed)           1.005     2.674    compressor/comp/gpc44/lut6_2_inst1/I1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/lut6_2_inst1/LUT6/I1
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.224     2.898 r  compressor/comp/gpc44/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc44/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.310 r  compressor/comp/gpc44/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.798     4.108    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene13_0[4]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/I1
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.097     4.205 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.205    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[13]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/S[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.617 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.617    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[15]
    SLICE_X0Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CI
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.851 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/O[3]
                         net (fo=1, routed)           1.391     6.242    dst19_OBUF[0]
    U11                                                               r  dst19_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.418     8.660 r  dst19_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.660    dst19[0]
    U11                                                               r  dst19[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.654ns  (logic 4.499ns (51.991%)  route 4.155ns (48.009%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[5]/Q
                         net (fo=5, routed)           0.958     1.271    compressor/comp/gpc4/lut6_2_inst0/I0
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/lut6_2_inst0/LUT6/I0
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.211     1.482 r  compressor/comp/gpc4/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.482    compressor/comp/gpc4/lut6_2_inst0_n_1
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/carry4_inst0/S[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.669 r  compressor/comp/gpc4/carry4_inst0/O[0]
                         net (fo=6, routed)           1.005     2.674    compressor/comp/gpc44/lut6_2_inst1/I1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/lut6_2_inst1/LUT6/I1
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.224     2.898 r  compressor/comp/gpc44/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc44/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.310 r  compressor/comp/gpc44/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.798     4.108    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene13_0[4]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/I1
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.097     4.205 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.205    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[13]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/S[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.617 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.617    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[15]
    SLICE_X0Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CI
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.706 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     4.706    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[19]
    SLICE_X0Y73                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst5/CI
    SLICE_X0Y73          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.865 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst5/O[0]
                         net (fo=1, routed)           1.394     6.259    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.395     8.654 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.654    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst18[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.635ns  (logic 4.465ns (51.705%)  route 4.170ns (48.295%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[5]/Q
                         net (fo=5, routed)           0.958     1.271    compressor/comp/gpc4/lut6_2_inst0/I0
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/lut6_2_inst0/LUT6/I0
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.211     1.482 r  compressor/comp/gpc4/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.482    compressor/comp/gpc4/lut6_2_inst0_n_1
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/carry4_inst0/S[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.669 r  compressor/comp/gpc4/carry4_inst0/O[0]
                         net (fo=6, routed)           1.005     2.674    compressor/comp/gpc44/lut6_2_inst1/I1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/lut6_2_inst1/LUT6/I1
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.224     2.898 r  compressor/comp/gpc44/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc44/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.310 r  compressor/comp/gpc44/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.798     4.108    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene13_0[4]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/I1
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.097     4.205 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.205    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[13]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/S[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     4.617 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     4.617    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[15]
    SLICE_X0Y72                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/CI
    SLICE_X0Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.798 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst4/O[2]
                         net (fo=1, routed)           1.409     6.207    dst18_OBUF[0]
    U12                                                               r  dst18_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.428     8.635 r  dst18_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.635    dst18[0]
    U12                                                               r  dst18[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.613ns  (logic 4.343ns (50.427%)  route 4.270ns (49.573%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[5]/Q
                         net (fo=5, routed)           0.958     1.271    compressor/comp/gpc4/lut6_2_inst0/I0
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/lut6_2_inst0/LUT6/I0
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.211     1.482 r  compressor/comp/gpc4/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.482    compressor/comp/gpc4/lut6_2_inst0_n_1
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/carry4_inst0/S[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.669 r  compressor/comp/gpc4/carry4_inst0/O[0]
                         net (fo=6, routed)           1.005     2.674    compressor/comp/gpc44/lut6_2_inst1/I1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/lut6_2_inst1/LUT6/I1
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.224     2.898 r  compressor/comp/gpc44/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc44/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.310 r  compressor/comp/gpc44/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.798     4.108    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene13_0[4]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/I1
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.097     4.205 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.205    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[13]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/S[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.682 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/O[3]
                         net (fo=1, routed)           1.509     6.191    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.422     8.613 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.613    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.597ns  (logic 4.278ns (49.760%)  route 4.319ns (50.240%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[5]/Q
                         net (fo=5, routed)           0.958     1.271    compressor/comp/gpc4/lut6_2_inst0/I0
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/lut6_2_inst0/LUT6/I0
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.211     1.482 r  compressor/comp/gpc4/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.482    compressor/comp/gpc4/lut6_2_inst0_n_1
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/carry4_inst0/S[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.669 r  compressor/comp/gpc4/carry4_inst0/O[0]
                         net (fo=6, routed)           1.005     2.674    compressor/comp/gpc44/lut6_2_inst1/I1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/lut6_2_inst1/LUT6/I1
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.224     2.898 r  compressor/comp/gpc44/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc44/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.310 r  compressor/comp/gpc44/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.798     4.108    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene13_0[4]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/I1
    SLICE_X0Y71          LUT2 (Prop_lut2_I1_O)        0.097     4.205 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop13/O
                         net (fo=1, routed)           0.000     4.205    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[13]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/S[1]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.637 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/O[2]
                         net (fo=1, routed)           1.558     6.195    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.402     8.597 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.597    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 4.455ns (51.867%)  route 4.135ns (48.133%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src10_reg[5]/Q
                         net (fo=5, routed)           0.958     1.271    compressor/comp/gpc4/lut6_2_inst0/I0
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/lut6_2_inst0/LUT6/I0
    SLICE_X5Y73          LUT6 (Prop_lut6_I0_O)        0.211     1.482 r  compressor/comp/gpc4/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.482    compressor/comp/gpc4/lut6_2_inst0_n_1
    SLICE_X5Y73                                                       r  compressor/comp/gpc4/carry4_inst0/S[0]
    SLICE_X5Y73          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.669 r  compressor/comp/gpc4/carry4_inst0/O[0]
                         net (fo=6, routed)           1.005     2.674    compressor/comp/gpc44/lut6_2_inst1/I1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/lut6_2_inst1/LUT6/I1
    SLICE_X4Y70          LUT6 (Prop_lut6_I1_O)        0.224     2.898 r  compressor/comp/gpc44/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.898    compressor/comp/gpc44/lut6_2_inst1_n_1
    SLICE_X4Y70                                                       r  compressor/comp/gpc44/carry4_inst0/S[1]
    SLICE_X4Y70          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.330 r  compressor/comp/gpc44/carry4_inst0/O[2]
                         net (fo=2, routed)           0.514     3.844    compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_gene13_0[2]
    SLICE_X0Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop11/I1
    SLICE_X0Y70          LUT2 (Prop_lut2_I1_O)        0.230     4.074 r  compressor/ra/ra/rowadder_0/cascade_fa_22/lut2_prop11/O
                         net (fo=1, routed)           0.000     4.074    compressor/ra/ra/rowadder_0/cascade_fa_22/prop[11]
    SLICE_X0Y70                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/S[3]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     4.373 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     4.373    compressor/ra/ra/rowadder_0/cascade_fa_22/carryout[11]
    SLICE_X0Y71                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/CI
    SLICE_X0Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.532 r  compressor/ra/ra/rowadder_0/cascade_fa_22/carry4_inst3/O[0]
                         net (fo=1, routed)           1.658     6.190    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400     8.590 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.590    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src17_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src17_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.453%)  route 0.111ns (46.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src17_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src17_reg[0]/Q
                         net (fo=2, routed)           0.111     0.239    src17[0]
    SLICE_X1Y76          FDRE                                         r  src17_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE                         0.000     0.000 r  src12_reg[0]/C
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src12_reg[0]/Q
                         net (fo=5, routed)           0.113     0.254    src12[0]
    SLICE_X5Y74          FDRE                                         r  src12_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src9_reg[2]/Q
                         net (fo=5, routed)           0.113     0.254    src9[2]
    SLICE_X5Y70          FDRE                                         r  src9_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.456%)  route 0.126ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE                         0.000     0.000 r  src9_reg[7]/C
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[7]/Q
                         net (fo=5, routed)           0.126     0.254    src9[7]
    SLICE_X5Y70          FDRE                                         r  src9_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.445%)  route 0.126ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE                         0.000     0.000 r  src12_reg[4]/C
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src12_reg[4]/Q
                         net (fo=5, routed)           0.126     0.254    src12[4]
    SLICE_X5Y74          FDRE                                         r  src12_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.445%)  route 0.126ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE                         0.000     0.000 r  src13_reg[4]/C
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[4]/Q
                         net (fo=5, routed)           0.126     0.254    src13[4]
    SLICE_X4Y74          FDRE                                         r  src13_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src16_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src16_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.445%)  route 0.126ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  src16_reg[1]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src16_reg[1]/Q
                         net (fo=5, routed)           0.126     0.254    src16[1]
    SLICE_X0Y76          FDRE                                         r  src16_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src19_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src19_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.161%)  route 0.127ns (49.839%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  src19_reg[0]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src19_reg[0]/Q
                         net (fo=5, routed)           0.127     0.255    src19[0]
    SLICE_X1Y76          FDRE                                         r  src19_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.128ns (49.755%)  route 0.129ns (50.245%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X4Y73          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src10_reg[5]/Q
                         net (fo=5, routed)           0.129     0.257    src10[5]
    SLICE_X4Y73          FDRE                                         r  src10_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.754%)  route 0.117ns (45.246%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y69          FDRE                         0.000     0.000 r  src8_reg[6]/C
    SLICE_X4Y69          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src8_reg[6]/Q
                         net (fo=2, routed)           0.117     0.258    src8[6]
    SLICE_X4Y69          FDRE                                         r  src8_reg[7]/D
  -------------------------------------------------------------------    -------------------





