#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun Feb 22 18:21:35 2015
# Process ID: 36102
# Log file: /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/top_level.vds
# Journal file: /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config  -id {Place 30-73}  -string {{CRITICAL WARNING: [Place 30-73] Invalid constraint on register 'IO1_I_REG'. It has the property IOB=TRUE, but it is not driving or driven by any IO element.}}  -suppress 
# create_project -in_memory -part xc7a200tfbg484-2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.cache/wt [current_project]
# set_property parent.project_path /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# add_files /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/mcu.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/mcu_axi_gpio_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/mcu_axi_gpio_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/mcu_axi_gpio_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_timer_0_0/mcu_axi_timer_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_timer_0_0/mcu_axi_timer_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_c_counter_binary_0_0/mcu_c_counter_binary_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_mdm_1_0/mcu_mdm_1_0.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_mdm_1_0/mcu_mdm_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_0/mcu_microblaze_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_0/mcu_microblaze_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/mcu_microblaze_0_axi_intc_0.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/mcu_microblaze_0_axi_intc_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/mcu_microblaze_0_axi_intc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_xbar_0/mcu_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_dlmb_bram_if_cntlr_0/mcu_dlmb_bram_if_cntlr_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_dlmb_v10_0/mcu_dlmb_v10_0.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_dlmb_v10_0/mcu_dlmb_v10_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_ilmb_bram_if_cntlr_0/mcu_ilmb_bram_if_cntlr_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_ilmb_v10_0/mcu_ilmb_v10_0.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_ilmb_v10_0/mcu_ilmb_v10_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_lmb_bram_0/mcu_lmb_bram_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/mcu_rst_clk_wiz_1_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/mcu_rst_clk_wiz_1_100M_0.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/mcu_rst_clk_wiz_1_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/mcu_axi_uartlite_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/mcu_axi_uartlite_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/mcu_axi_uartlite_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_iic_0_0/mcu_axi_iic_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_iic_0_0/mcu_axi_iic_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/mcu_ooc.xdc]
# set_property is_locked true [get_files /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/mcu.bd]
# read_vhdl -library xil_defaultlib /home/kjell/fpga_dev/fpga_mcu_main/src/vhdl/top_level.vhd
# read_xdc /home/kjell/fpga_dev/fpga_mcu_main/constr/config.xdc
# set_property used_in_implementation false [get_files /home/kjell/fpga_dev/fpga_mcu_main/constr/config.xdc]
# read_xdc /home/kjell/fpga_dev/fpga_mcu_main/constr/pinout.xdc
# set_property used_in_implementation false [get_files /home/kjell/fpga_dev/fpga_mcu_main/constr/pinout.xdc]
# read_xdc /home/kjell/fpga_dev/fpga_mcu_main/constr/pinout_prohibit.xdc
# set_property used_in_implementation false [get_files /home/kjell/fpga_dev/fpga_mcu_main/constr/pinout_prohibit.xdc]
# read_xdc /home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc
# set_property used_in_implementation false [get_files /home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc]
# read_xdc /home/kjell/fpga_dev/fpga_mcu_main/constr/ip_correction.xdc
# set_property used_in_implementation false [get_files /home/kjell/fpga_dev/fpga_mcu_main/constr/ip_correction.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file top_level.hwdef }
# synth_design -top top_level -part xc7a200tfbg484-2
Command: synth_design -top top_level -part xc7a200tfbg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 948.457 ; gain = 210.258 ; free physical = 2932 ; free virtual = 13100
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/iic_pkg.vhd:208]
INFO: [Synth 8-638] synthesizing module 'top_level' [/home/kjell/fpga_dev/fpga_mcu_main/src/vhdl/top_level.vhd:75]
INFO: [Synth 8-3491] module 'mcu' declared at '/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:2931' bound to instance 'mcu_i' of component 'mcu' [/home/kjell/fpga_dev/fpga_mcu_main/src/vhdl/top_level.vhd:117]
INFO: [Synth 8-638] synthesizing module 'mcu' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:2948]
INFO: [Synth 8-113] binding component instance 'GND' to cell 'GND' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:3237]
INFO: [Synth 8-3491] module 'mcu_axi_gpio_0_0' declared at '/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/synth/mcu_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_0' of component 'mcu_axi_gpio_0_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:3241]
INFO: [Synth 8-638] synthesizing module 'mcu_axi_gpio_0_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/synth/mcu_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:189' bound to instance 'U0' of component 'axi_gpio' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/synth/mcu_axi_gpio_0_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:219]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:220]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-226] default block is never used [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:346]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/gpio_core.vhd:173]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized0' (7#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/58435b11/hdl/src/vhdl/axi_gpio.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'mcu_axi_gpio_0_0' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/synth/mcu_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-3491] module 'mcu_axi_iic_0_0' declared at '/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_iic_0_0/synth/mcu_axi_iic_0_0.vhd:59' bound to instance 'axi_iic_0' of component 'mcu_axi_iic_0_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:3264]
INFO: [Synth 8-638] synthesizing module 'mcu_axi_iic_0_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_iic_0_0/synth/mcu_axi_iic_0_0.vhd:91]
INFO: [Synth 8-3491] module 'axi_iic' declared at '/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_iic.vhd:146' bound to instance 'U0' of component 'axi_iic' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_iic_0_0/synth/mcu_axi_iic_0_0.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axi_iic__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_iic.vhd:217]
INFO: [Synth 8-638] synthesizing module 'iic' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/iic.vhd:221]
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_ipif_ssp1.vhd:212]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized36' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized36' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized37' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized37' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized38' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized38' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized39' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized39' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (8#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/61569263/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (9#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/61569263/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:141]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:272]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:272]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:295]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (10#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/soft_reset.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (11#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_ipif_ssp1.vhd:212]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/reg_interface.vhd:269]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (12#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/reg_interface.vhd:269]
INFO: [Synth 8-638] synthesizing module 'filter' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/filter.vhd:134]
INFO: [Synth 8-63] RTL assertion: "axi_iic configured for SCL inertial delay of 0 clocks." [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/filter.vhd:158]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/debounce.vhd:141]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (12#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'debounce' (13#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/debounce.vhd:141]
INFO: [Synth 8-63] RTL assertion: "axi_iic configured for SDA inertial delay of 0 clocks." [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/filter.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'filter' (14#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/filter.vhd:134]
INFO: [Synth 8-638] synthesizing module 'iic_control' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_upcnt_n' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_upcnt_n' (15#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-638] synthesizing module 'shift8' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'shift8' (16#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_upcnt_n__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_upcnt_n__parameterized0' (16#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (17#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_SRL_FIFO' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-3491] module 'FDR' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:226]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-256] done synthesizing module 'FDR' (18#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (19#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (20#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (21#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (22#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_SRL_FIFO' (23#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (24#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_SRL_FIFO__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-3491] module 'FDR' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001' bound to instance 'Data_Exists_DFF' of component 'FDR' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:226]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:243]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:250]
INFO: [Synth 8-3491] module 'FDRE' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:256]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-3491] module 'SRL16E' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_SRL_FIFO__parameterized0' (24#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/srl_fifo.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'iic' (25#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/iic.vhd:221]
INFO: [Synth 8-256] done synthesizing module 'axi_iic__parameterized0' (26#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_iic_v2_0/30815c58/hdl/src/vhdl/axi_iic.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'mcu_axi_iic_0_0' (27#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_iic_0_0/synth/mcu_axi_iic_0_0.vhd:91]
INFO: [Synth 8-3491] module 'mcu_axi_timer_0_0' declared at '/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_timer_0_0/synth/mcu_axi_timer_0_0.vhd:59' bound to instance 'axi_timer_0' of component 'mcu_axi_timer_0_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:3294]
INFO: [Synth 8-638] synthesizing module 'mcu_axi_timer_0_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_timer_0_0/synth/mcu_axi_timer_0_0.vhd:90]
INFO: [Synth 8-3491] module 'axi_timer' declared at '/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:163' bound to instance 'U0' of component 'axi_timer' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_timer_0_0/synth/mcu_axi_timer_0_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_timer__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:222]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:187]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:188]
INFO: [Synth 8-638] synthesizing module 'tc_core' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/tc_core.vhd:191]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:166]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (28#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (29#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'count_module' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:147]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:183]
INFO: [Synth 8-638] synthesizing module 'counter_f' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/counter_f.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (30#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/counter_f.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (31#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:147]
INFO: [Synth 8-638] synthesizing module 'timer_control' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:199]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR0_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:281]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:362]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:362]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:362]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:362]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:362]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:362]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:362]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:362]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:362]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:362]
INFO: [Synth 8-113] binding component instance 'TCSR1_FF_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:362]
INFO: [Synth 8-113] binding component instance 'READ_DONE0_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:434]
INFO: [Synth 8-113] binding component instance 'READ_DONE1_I' to cell 'FDRSE' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (32#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:199]
INFO: [Synth 8-113] binding component instance 'PWM_FF_I' to cell 'FDRS' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/tc_core.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (33#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/tc_core.vhd:191]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized40' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized40' (33#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized41' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized41' (33#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized42' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized42' (33#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized43' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized43' (33#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized44' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized44' (33#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized45' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized45' (33#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized46' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized46' (33#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized47' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized47' (33#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (33#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (33#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (33#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_timer__parameterized0' (34#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'mcu_axi_timer_0_0' (35#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_timer_0_0/synth/mcu_axi_timer_0_0.vhd:90]
INFO: [Synth 8-638] synthesizing module 'mcu_axi_uartlite_0_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/synth/mcu_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/axi_uartlite.vhd:220]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/axi_uartlite.vhd:169]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/axi_uartlite.vhd:170]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/uartlite_core.vhd:162]
INFO: [Synth 8-638] synthesizing module 'baudrate' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/baudrate.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (36#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/baudrate.vhd:124]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/uartlite_core.vhd:428]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/uartlite_rx.vhd:161]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (37#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (38#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (39#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (40#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (41#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/292dd5ac/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (42#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/uartlite_rx.vhd:161]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/uartlite_tx.vhd:151]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f__parameterized0' (42#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (43#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/uartlite_tx.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (44#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/uartlite_core.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (44#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (44#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (44#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite__parameterized0' (45#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/de395024/hdl/src/vhdl/axi_uartlite.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'mcu_axi_uartlite_0_0' (46#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/synth/mcu_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'mcu_clk_wiz_1_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'mcu_clk_wiz_1_0_clk_wiz' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0_clk_wiz.vhd:88]
INFO: [Synth 8-113] binding component instance 'clkin1_ibufg' to cell 'IBUF' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0_clk_wiz.vhd:122]
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0_clk_wiz.vhd:134]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0_clk_wiz.vhd:201]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0_clk_wiz.vhd:208]
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFG' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0_clk_wiz.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'mcu_clk_wiz_1_0_clk_wiz' (47#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0_clk_wiz.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'mcu_clk_wiz_1_0' (48#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'mcu_core_system_imp_3UH3AC' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:1439]
INFO: [Synth 8-113] binding component instance 'VCC' to cell 'VCC' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:1730]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'mcu_mdm_1_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_mdm_1_0/synth/mcu_mdm_1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'MDM__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/mdm.vhd:1198]
INFO: [Synth 8-4472] Detected and applied attribute buffer_type = none [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/mdm.vhd:2046]
INFO: [Synth 8-638] synthesizing module 'MDM_Core__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/mdm_core.vhd:784]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:351]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:612]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:931]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:1051]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:1052]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:1065]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:1066]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_SRL_FIFO' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/srl_fifo.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_SRL_FIFO' (49#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/srl_fifo.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL__parameterized0' (50#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/jtag_control.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core__parameterized0' (51#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/mdm_core.vhd:784]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized3' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized3' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized3' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized3' (51#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized3' (51#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized3' (51#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'MDM__parameterized0' (52#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/80798bd8/hdl/vhdl/mdm.vhd:1198]
INFO: [Synth 8-256] done synthesizing module 'mcu_mdm_1_0' (53#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_mdm_1_0/synth/mcu_mdm_1_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'mcu_microblaze_0_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_0/synth/mcu_microblaze_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:90696]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_Core__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:86692]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4035]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4042]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized0' (54#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4035]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_GTi__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:81206]
INFO: [Synth 8-638] synthesizing module 'interrupt_mode_converter__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:72400]
INFO: [Synth 8-256] done synthesizing module 'interrupt_mode_converter__parameterized0' (55#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:72400]
INFO: [Synth 8-638] synthesizing module 'Decode_gti__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:39348]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:39784]
INFO: [Synth 8-638] synthesizing module 'PC_Module_gti__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13601]
INFO: [Synth 8-638] synthesizing module 'MB_MUXCY_XORCY__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3900]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXCY_XORCY__parameterized0' (56#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3900]
INFO: [Synth 8-638] synthesizing module 'MB_MUXF7__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2302]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXF7__parameterized0' (57#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2302]
INFO: [Synth 8-638] synthesizing module 'MB_FDR__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3012]
INFO: [Synth 8-256] done synthesizing module 'MB_FDR__parameterized0' (58#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3012]
INFO: [Synth 8-256] done synthesizing module 'PC_Module_gti__parameterized0' (59#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:13601]
INFO: [Synth 8-638] synthesizing module 'PreFetch_Buffer_gti__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:15634]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized0' (60#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized2' (60#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized4' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized4' (60#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-638] synthesizing module 'MB_FDS__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3282]
INFO: [Synth 8-256] done synthesizing module 'MB_FDS__parameterized0' (61#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3282]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized6' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized6' (61#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-256] done synthesizing module 'PreFetch_Buffer_gti__parameterized0' (62#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:15634]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_4_carry_and' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:5213]
INFO: [Synth 8-638] synthesizing module 'MB_MUXCY__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2114]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXCY__parameterized0' (63#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2114]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_4_carry_and' (64#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:5213]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized8' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized8' (64#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized10' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized10' (64#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-638] synthesizing module 'jump_logic' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:33824]
INFO: [Synth 8-256] done synthesizing module 'jump_logic' (65#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:33824]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3080]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE__parameterized0' (66#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3080]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_4_carry_or' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:5349]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_4_carry_or' (67#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:5349]
INFO: [Synth 8-4471] merging register 'WB_Div_Overflow_reg' into 'ex_start_div_i_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:44722]
INFO: [Synth 8-256] done synthesizing module 'Decode_gti__parameterized0' (68#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:39348]
INFO: [Synth 8-638] synthesizing module 'Data_Flow_gti__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:32063]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 1000000 [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:32726]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 1000000 [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:32727]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 1000000 [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:32728]
INFO: [Synth 8-638] synthesizing module 'Register_File_gti__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:16608]
INFO: [Synth 8-638] synthesizing module 'MB_RAM32M__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2450]
INFO: [Synth 8-256] done synthesizing module 'MB_RAM32M__parameterized0' (69#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2450]
INFO: [Synth 8-256] done synthesizing module 'Register_File_gti__parameterized0' (70#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:16608]
INFO: [Synth 8-638] synthesizing module 'Operand_Select_gti__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:12447]
INFO: [Synth 8-226] default block is never used [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:12494]
INFO: [Synth 8-226] default block is never used [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:12563]
INFO: [Synth 8-226] default block is never used [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:12635]
INFO: [Synth 8-256] done synthesizing module 'Operand_Select_gti__parameterized0' (71#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:12447]
INFO: [Synth 8-638] synthesizing module 'ALU__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:7824]
INFO: [Synth 8-638] synthesizing module 'ALU_Bit__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:7338]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2046]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized0' (72#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2046]
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit__parameterized0' (73#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:7338]
INFO: [Synth 8-638] synthesizing module 'ALU_Bit__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:7338]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized12' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized12' (73#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-638] synthesizing module 'MB_LUT4__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1866]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT4__parameterized0' (74#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1866]
INFO: [Synth 8-638] synthesizing module 'MB_MULT_AND__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3421]
INFO: [Synth 8-256] done synthesizing module 'MB_MULT_AND__parameterized0' (75#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3421]
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit__parameterized2' (75#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:7338]
INFO: [Synth 8-256] done synthesizing module 'ALU__parameterized0' (76#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:7824]
INFO: [Synth 8-638] synthesizing module 'Shift_Logic_Module_gti__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:17764]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:17825]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:17826]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:17827]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:17828]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized14' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized14' (76#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized16' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized16' (76#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6__parameterized18' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6__parameterized18' (76#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1984]
INFO: [Synth 8-256] done synthesizing module 'Shift_Logic_Module_gti__parameterized0' (77#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:17764]
INFO: [Synth 8-638] synthesizing module 'mul_unit' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:9478]
INFO: [Synth 8-256] done synthesizing module 'mul_unit' (78#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:9478]
INFO: [Synth 8-638] synthesizing module 'Barrel_Shifter_gti__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:19107]
INFO: [Synth 8-256] done synthesizing module 'Barrel_Shifter_gti__parameterized0' (79#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:19107]
INFO: [Synth 8-638] synthesizing module 'WB_Mux__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:19753]
INFO: [Synth 8-638] synthesizing module 'WB_Mux_Bit__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:19478]
INFO: [Synth 8-256] done synthesizing module 'WB_Mux_Bit__parameterized0' (80#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:19478]
INFO: [Synth 8-256] done synthesizing module 'WB_Mux__parameterized0' (81#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:19753]
INFO: [Synth 8-638] synthesizing module 'Zero_Detect_gti__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:18629]
INFO: [Synth 8-256] done synthesizing module 'Zero_Detect_gti__parameterized0' (82#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:18629]
INFO: [Synth 8-638] synthesizing module 'Byte_Doublet_Handle_gti__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:21146]
INFO: [Synth 8-226] default block is never used [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:21248]
INFO: [Synth 8-226] default block is never used [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:21259]
INFO: [Synth 8-256] done synthesizing module 'Byte_Doublet_Handle_gti__parameterized0' (83#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:21146]
INFO: [Synth 8-638] synthesizing module 'Data_Flow_Logic__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:21595]
INFO: [Synth 8-256] done synthesizing module 'Data_Flow_Logic__parameterized0' (84#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:21595]
INFO: [Synth 8-638] synthesizing module 'msr_reg_gti__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:8663]
INFO: [Synth 8-256] done synthesizing module 'msr_reg_gti__parameterized0' (85#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:8663]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2046]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized2' (85#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2046]
INFO: [Synth 8-638] synthesizing module 'exception_registers_gti__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:22803]
INFO: [Synth 8-638] synthesizing module 'mux_bus__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4338]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized4' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2046]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized4' (85#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2046]
INFO: [Synth 8-256] done synthesizing module 'mux_bus__parameterized0' (86#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4338]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized6' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2046]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized6' (86#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2046]
INFO: [Synth 8-638] synthesizing module 'MB_FDE__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3148]
INFO: [Synth 8-256] done synthesizing module 'MB_FDE__parameterized0' (87#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:3148]
INFO: [Synth 8-256] done synthesizing module 'exception_registers_gti__parameterized0' (88#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:22803]
INFO: [Synth 8-638] synthesizing module 'Fpu' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:25967]
INFO: [Synth 8-256] done synthesizing module 'Fpu' (89#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:25967]
INFO: [Synth 8-638] synthesizing module 'PVR__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:28944]
INFO: [Synth 8-256] done synthesizing module 'PVR__parameterized0' (90#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:28944]
INFO: [Synth 8-256] done synthesizing module 'Data_Flow_gti__parameterized0' (91#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:32063]
INFO: [Synth 8-638] synthesizing module 'read_data_mux__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:72280]
INFO: [Synth 8-256] done synthesizing module 'read_data_mux__parameterized0' (92#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:72280]
INFO: [Synth 8-638] synthesizing module 'DAXI_interface__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:53406]
INFO: [Synth 8-256] done synthesizing module 'DAXI_interface__parameterized0' (93#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:53406]
INFO: [Synth 8-638] synthesizing module 'MB_AND2B1L__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2200]
INFO: [Synth 8-256] done synthesizing module 'MB_AND2B1L__parameterized0' (94#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:2200]
INFO: [Synth 8-638] synthesizing module 'instr_mux__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:71918]
INFO: [Synth 8-256] done synthesizing module 'instr_mux__parameterized0' (95#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:71918]
INFO: [Synth 8-638] synthesizing module 'Debug__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:45738]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized0' (96#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized2' (96#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized4' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized4' (96#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized6' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized6' (96#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized8' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized8' (96#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized10' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized10' (96#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1556]
INFO: [Synth 8-226] default block is never used [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:46774]
INFO: [Synth 8-638] synthesizing module 'mb_sync_vec__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4180]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4035]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized2' (96#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4035]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_vec__parameterized0' (97#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4180]
INFO: [Synth 8-638] synthesizing module 'mb_sync_vec__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4180]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_vec__parameterized2' (97#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4180]
INFO: [Synth 8-638] synthesizing module 'address_hit__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:44992]
INFO: [Synth 8-638] synthesizing module 'MB_SRLC16E__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1635]
INFO: [Synth 8-256] done synthesizing module 'MB_SRLC16E__parameterized0' (98#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:1635]
INFO: [Synth 8-256] done synthesizing module 'address_hit__parameterized0' (99#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:44992]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized4' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4035]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized4' (99#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:4035]
INFO: [Synth 8-256] done synthesizing module 'Debug__parameterized0' (100#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:45738]
INFO: [Synth 8-638] synthesizing module 'MMU__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:74551]
INFO: [Synth 8-256] done synthesizing module 'MMU__parameterized0' (101#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:74551]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_GTi__parameterized0' (102#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:81206]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_Core__parameterized0' (103#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:86692]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze__parameterized0' (104#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:90696]
INFO: [Synth 8-256] done synthesizing module 'mcu_microblaze_0_0' (105#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_0/synth/mcu_microblaze_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'mcu_microblaze_0_axi_intc_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/synth/mcu_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'axi_intc__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e41a37f5/hdl/src/vhdl/axi_intc.vhd:330]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e41a37f5/hdl/src/vhdl/axi_intc.vhd:258]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e41a37f5/hdl/src/vhdl/axi_intc.vhd:259]
INFO: [Synth 8-638] synthesizing module 'intc_core' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e41a37f5/hdl/src/vhdl/intc_core.vhd:256]
INFO: [Synth 8-4472] Detected and applied attribute buffer_type = none [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e41a37f5/hdl/src/vhdl/intc_core.vhd:226]
INFO: [Synth 8-638] synthesizing module 'shared_ram_ivar' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e41a37f5/hdl/src/vhdl/shared_ram_ivar.vhd:165]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e41a37f5/hdl/src/vhdl/shared_ram_ivar.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'shared_ram_ivar' (106#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e41a37f5/hdl/src/vhdl/shared_ram_ivar.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (107#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e41a37f5/hdl/src/vhdl/intc_core.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized4' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized4' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized4' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized48' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized48' (107#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized4' (107#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-4512] found unpartitioned construct node [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized4' (107#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized4' (107#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_intc__parameterized0' (108#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e41a37f5/hdl/src/vhdl/axi_intc.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'mcu_microblaze_0_axi_intc_0' (109#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/synth/mcu_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_16YRE2C' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:646]
INFO: [Synth 8-638] synthesizing module 'mcu_dlmb_bram_if_cntlr_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_dlmb_bram_if_cntlr_0/synth/mcu_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/pselect_mask.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized0' (110#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/pselect_mask.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized0' (111#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized0' (112#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'mcu_dlmb_bram_if_cntlr_0' (113#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_dlmb_bram_if_cntlr_0/synth/mcu_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'mcu_dlmb_v10_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_dlmb_v10_0/synth/mcu_dlmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/8e441e39/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-638] synthesizing module 'FDS' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3137]
INFO: [Synth 8-256] done synthesizing module 'FDS' (114#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3137]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized0' (115#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/8e441e39/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'mcu_dlmb_v10_0' (116#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_dlmb_v10_0/synth/mcu_dlmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'mcu_ilmb_bram_if_cntlr_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_ilmb_bram_if_cntlr_0/synth/mcu_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/pselect_mask.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized2' (116#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/pselect_mask.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized2' (116#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized2' (116#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/ed8e0b57/hdl/vhdl/lmb_bram_if_cntlr.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'mcu_ilmb_bram_if_cntlr_0' (117#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_ilmb_bram_if_cntlr_0/synth/mcu_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'mcu_ilmb_v10_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_ilmb_v10_0/synth/mcu_ilmb_v10_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'mcu_ilmb_v10_0' (118#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_ilmb_v10_0/synth/mcu_ilmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'mcu_lmb_bram_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_lmb_bram_0/synth/mcu_lmb_bram_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (119#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'bindec' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5093]
INFO: [Synth 8-256] done synthesizing module 'bindec' (120#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5093]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (121#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized11' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized11' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized12' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized12' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized13' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized13' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized14' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized14' (122#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5356]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (123#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5356]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5356]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (123#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5356]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (124#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (125#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (126#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (127#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (128#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'mcu_lmb_bram_0' (129#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_lmb_bram_0/synth/mcu_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_16YRE2C' (130#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:646]
INFO: [Synth 8-638] synthesizing module 'mcu_rst_clk_wiz_1_100M_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/synth/mcu_rst_clk_wiz_1_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (131#1) [/opt/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (131#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (132#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_upcnt_n' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_upcnt_n' (133#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (134#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (135#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'mcu_rst_clk_wiz_1_100M_0' (136#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/synth/mcu_rst_clk_wiz_1_100M_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'mcu_core_system_imp_3UH3AC' (137#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:1439]
INFO: [Synth 8-638] synthesizing module 'mcu_microblaze_0_axi_periph_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:2064]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1WVAA8A' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1WVAA8A' (138#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_AFYY8F' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_AFYY8F' (139#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_16AEXOH' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_16AEXOH' (140#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_JF68W4' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_JF68W4' (141#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:360]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_FOTZA4' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:461]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_FOTZA4' (142#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:461]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1RKGOYH' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:562]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1RKGOYH' (143#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:562]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_MIIXYO' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:1311]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_MIIXYO' (144#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:1311]
INFO: [Synth 8-638] synthesizing module 'mcu_xbar_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_xbar_0/synth/mcu_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (145#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (146#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (147#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (147#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (147#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (147#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (147#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (147#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (148#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (149#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (149#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (150#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (150#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (150#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (151#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (151#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (152#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (153#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (154#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'mcu_xbar_0' (155#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_xbar_0/synth/mcu_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'mcu_microblaze_0_axi_periph_0' (156#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:2064]
INFO: [Synth 8-638] synthesizing module 'mcu_microblaze_0_xlconcat_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_xlconcat_0/synth/mcu_microblaze_0_xlconcat_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'xlconcat__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'xlconcat__parameterized0' (157#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'mcu_microblaze_0_xlconcat_0' (158#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_xlconcat_0/synth/mcu_microblaze_0_xlconcat_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'pulse_led_gen_imp_1P87TQX' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:1218]
INFO: [Synth 8-638] synthesizing module 'mcu_c_counter_binary_0_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_c_counter_binary_0_0/synth/mcu_c_counter_binary_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0.vhd:147]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_viv__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1910]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_legacy__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0_vh_rfs.vhd:380]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' (159#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/c_reg_fd_v12_0/f50cc19e/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' (160#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' (161#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized0' (162#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/c_addsub_v12_0/b661eebe/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_legacy__parameterized0' (163#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0_vh_rfs.vhd:380]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_viv__parameterized0' (164#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1910]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0__parameterized0' (165#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/c_counter_binary_v12_0/b29af41c/hdl/c_counter_binary_v12_0.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'mcu_c_counter_binary_0_0' (166#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_c_counter_binary_0_0/synth/mcu_c_counter_binary_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'mcu_util_reduced_logic_0_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_util_reduced_logic_0_0/synth/mcu_util_reduced_logic_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'util_reduced_logic__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/util_reduced_logic_v2_0/9a45c896/hdl/util_reduced_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'util_reduced_logic__parameterized0' (167#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/util_reduced_logic_v2_0/9a45c896/hdl/util_reduced_logic.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'mcu_util_reduced_logic_0_0' (168#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_util_reduced_logic_0_0/synth/mcu_util_reduced_logic_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'mcu_xlslice_0_0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_xlslice_0_0/synth/mcu_xlslice_0_0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized0' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized0' (169#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'mcu_xlslice_0_0' (170#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_xlslice_0_0/synth/mcu_xlslice_0_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'pulse_led_gen_imp_1P87TQX' (171#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:1218]
INFO: [Synth 8-256] done synthesizing module 'mcu' (172#1) [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/hdl/mcu.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'top_level' (173#1) [/home/kjell/fpga_dev/fpga_mcu_main/src/vhdl/top_level.vhd:75]
WARNING: [Synth 8-3917] design top_level has port clk50m_en driven by constant 1
WARNING: [Synth 8-3917] design top_level has port n_usb_rts driven by constant 0
WARNING: [Synth 8-3917] design top_level has port lsm_sdo_g driven by constant 0
WARNING: [Synth 8-3917] design top_level has port lsm_sdo_xm driven by constant 0
WARNING: [Synth 8-3917] design top_level has port n_lsm_cs_g driven by constant 1
WARNING: [Synth 8-3917] design top_level has port n_lsm_cs_xm driven by constant 1
WARNING: [Synth 8-3917] design top_level has port bar_clk driven by constant 1
WARNING: [Synth 8-3917] design top_level has port bar_ps driven by constant 1
WARNING: [Synth 8-3917] design top_level has port n_bar_cs driven by constant 0
WARNING: [Synth 8-3331] design top_level has unconnected port n_usb_cts
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1281.512 ; gain = 543.312 ; free physical = 2591 ; free virtual = 12763
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 1281.512 ; gain = 543.312 ; free physical = 2592 ; free virtual = 12763
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 700 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/fbg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/mcu_axi_gpio_0_0_board.xdc] for cell 'mcu_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/mcu_axi_gpio_0_0_board.xdc] for cell 'mcu_i/axi_gpio_0/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/mcu_axi_gpio_0_0.xdc] for cell 'mcu_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_gpio_0_0/mcu_axi_gpio_0_0.xdc] for cell 'mcu_i/axi_gpio_0/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_timer_0_0/mcu_axi_timer_0_0.xdc] for cell 'mcu_i/axi_timer_0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_timer_0_0/mcu_axi_timer_0_0.xdc] for cell 'mcu_i/axi_timer_0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0_board.xdc] for cell 'mcu_i/clk_wiz_1/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0_board.xdc] for cell 'mcu_i/clk_wiz_1/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0.xdc] for cell 'mcu_i/clk_wiz_1/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0.xdc] for cell 'mcu_i/clk_wiz_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_clk_wiz_1_0/mcu_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_mdm_1_0/mcu_mdm_1_0.xdc] for cell 'mcu_i/mcu_core_system/mdm_1/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_mdm_1_0/mcu_mdm_1_0.xdc] for cell 'mcu_i/mcu_core_system/mdm_1/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_0/mcu_microblaze_0_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_0/mcu_microblaze_0_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/mcu_microblaze_0_axi_intc_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/mcu_microblaze_0_axi_intc_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_axi_intc/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_dlmb_v10_0/mcu_dlmb_v10_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_dlmb_v10_0/mcu_dlmb_v10_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_ilmb_v10_0/mcu_ilmb_v10_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_ilmb_v10_0/mcu_ilmb_v10_0.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/mcu_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mcu_i/mcu_core_system/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/mcu_rst_clk_wiz_1_100M_0_board.xdc] for cell 'mcu_i/mcu_core_system/rst_clk_wiz_1_100M'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/mcu_rst_clk_wiz_1_100M_0.xdc] for cell 'mcu_i/mcu_core_system/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_rst_clk_wiz_1_100M_0/mcu_rst_clk_wiz_1_100M_0.xdc] for cell 'mcu_i/mcu_core_system/rst_clk_wiz_1_100M'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/mcu_axi_uartlite_0_0_board.xdc] for cell 'mcu_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/mcu_axi_uartlite_0_0_board.xdc] for cell 'mcu_i/axi_uartlite_0/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/mcu_axi_uartlite_0_0.xdc] for cell 'mcu_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_uartlite_0_0/mcu_axi_uartlite_0_0.xdc] for cell 'mcu_i/axi_uartlite_0/U0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_iic_0_0/mcu_axi_iic_0_0_board.xdc] for cell 'mcu_i/axi_iic_0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_axi_iic_0_0/mcu_axi_iic_0_0_board.xdc] for cell 'mcu_i/axi_iic_0'
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/config.xdc]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/config.xdc]
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/pinout.xdc]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/pinout.xdc]
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/pinout_prohibit.xdc]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/pinout_prohibit.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kjell/fpga_dev/fpga_mcu_main/constr/pinout_prohibit.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/ip_correction.xdc]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/constr/ip_correction.xdc]
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/mcu_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/bd/mcu/ip/mcu_microblaze_0_axi_intc_0/mcu_microblaze_0_axi_intc_0_clocks.xdc] for cell 'mcu_i/mcu_core_system/microblaze_0_axi_intc/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 543 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 201 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 31 instances
  FDS => FDSE: 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 96 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 156 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 16 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1464.523 ; gain = 0.000 ; free physical = 2518 ; free virtual = 12689
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 1464.523 ; gain = 726.324 ; free physical = 2517 ; free virtual = 12688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 1464.523 ; gain = 726.324 ; free physical = 2517 ; free virtual = 12688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = true for iic_rtl_scl_i. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc, line 1).
Applied set_property MARK_DEBUG = true for iic_rtl_sda_i. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/constr/chipscope.xdc, line 2).
Applied set_property DONT_TOUCH = true for mcu_i. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 15).
Applied set_property DONT_TOUCH = true for mcu_i/axi_gpio_0. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 18).
Applied set_property DONT_TOUCH = true for mcu_i/axi_timer_0. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 21).
Applied set_property DONT_TOUCH = true for mcu_i/pulse_led_gen/c_counter_binary_0. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 24).
Applied set_property DONT_TOUCH = true for mcu_i/clk_wiz_1. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 27).
Applied set_property DONT_TOUCH = true for mcu_i/mcu_core_system/mdm_1. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 30).
Applied set_property DONT_TOUCH = true for mcu_i/mcu_core_system/microblaze_0. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 33).
Applied set_property DONT_TOUCH = true for mcu_i/mcu_core_system/microblaze_0_axi_intc. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 36).
Applied set_property DONT_TOUCH = true for mcu_i/microblaze_0_axi_periph. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 39).
Applied set_property DONT_TOUCH = true for mcu_i/microblaze_0_axi_periph/xbar. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 42).
Applied set_property DONT_TOUCH = true for mcu_i/mcu_core_system/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 45).
Applied set_property DONT_TOUCH = true for mcu_i/mcu_core_system/microblaze_0_local_memory/dlmb_v10. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 48).
Applied set_property DONT_TOUCH = true for mcu_i/mcu_core_system/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 51).
Applied set_property DONT_TOUCH = true for mcu_i/mcu_core_system/microblaze_0_local_memory/ilmb_v10. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 54).
Applied set_property DONT_TOUCH = true for mcu_i/mcu_core_system/microblaze_0_local_memory/lmb_bram. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 57).
Applied set_property DONT_TOUCH = true for mcu_i/microblaze_0_xlconcat. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 60).
Applied set_property DONT_TOUCH = true for mcu_i/mcu_core_system/rst_clk_wiz_1_100M. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 63).
Applied set_property DONT_TOUCH = true for mcu_i/pulse_led_gen/util_reduced_logic_0. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 66).
Applied set_property DONT_TOUCH = true for mcu_i/pulse_led_gen/xlslice_0. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 69).
Applied set_property DONT_TOUCH = true for mcu_i/axi_uartlite_0. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 72).
Applied set_property DONT_TOUCH = true for mcu_i/axi_iic_0. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 75).
Applied set_property DONT_TOUCH = true for mcu_i/axi_gpio_0/U0. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 78).
Applied set_property DONT_TOUCH = true for mcu_i/clk_wiz_1/U0. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 93).
Applied set_property DONT_TOUCH = true for mcu_i/mcu_core_system/mdm_1/U0. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 101).
Applied set_property DONT_TOUCH = true for mcu_i/mcu_core_system/microblaze_0/U0. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 106).
Applied set_property DONT_TOUCH = true for mcu_i/mcu_core_system/microblaze_0_axi_intc/U0. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 111).
Applied set_property DONT_TOUCH = true for mcu_i/mcu_core_system/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 123).
Applied set_property DONT_TOUCH = true for mcu_i/mcu_core_system/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 130).
Applied set_property DONT_TOUCH = true for mcu_i/axi_uartlite_0/U0. (constraint file  /home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.runs/synth_1/dont_touch.xdc, line 145).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:43 . Memory (MB): peak = 1464.523 ; gain = 726.324 ; free physical = 2517 ; free virtual = 12688
---------------------------------------------------------------------------------
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
ROM "dtc_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "scl_cout" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "next_scl_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "AckDataState" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "aas_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "EN_16x_Baud" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse.
ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse.
ROM "fifo_Write" won't be mapped to RAM because it is too sparse.
ROM "fifo_Read" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'ex_MSR_clear_decode_reg' into 'ex_MSR_set_decode_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41073]
INFO: [Synth 8-4471] merging register 'ex_Interrupt_i_reg' into 'ex_Interrupt_Brk_combo_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41264]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_SHR_reg' into 'ex_MSR_set_decode_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43811]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_EAR_reg' into 'ex_Sel_SPR_ESR_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41096]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_EDR_reg' into 'ex_Sel_SPR_ESR_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41097]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_FSR_reg' into 'ex_Sel_SPR_ESR_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41098]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_PVR_reg' into 'ex_Sel_SPR_ESR_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41099]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_BTR_reg' into 'ex_Sel_SPR_ESR_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41100]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_SLR_reg' into 'ex_Sel_SPR_ESR_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41101]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_SHR_reg' into 'ex_Sel_SPR_ESR_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41102]
INFO: [Synth 8-4471] merging register 'EX_CLZ_Instr_reg' into 'ex_is_mul_instr_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:41955]
INFO: [Synth 8-4471] merging register 'ex_is_fpu_instr_reg' into 'ex_is_mul_instr_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:42411]
INFO: [Synth 8-4471] merging register 'ex_is_bs_instr_I_reg' into 'ex_is_mul_instr_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:42437]
INFO: [Synth 8-4471] merging register 'EX_Div_Unsigned_reg' into 'ex_is_mul_instr_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:42455]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_ESR_reg' into 'wb_is_fpu_instr_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43804]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_EAR_reg' into 'wb_is_fpu_instr_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43805]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_EDR_reg' into 'wb_is_fpu_instr_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43806]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_FSR_reg' into 'wb_is_fpu_instr_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43807]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_BTR_reg' into 'wb_is_fpu_instr_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43809]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_SLR_reg' into 'wb_is_fpu_instr_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43810]
INFO: [Synth 8-4471] merging register 'ex_potential_exception_reg' into 'ex_is_mul_instr_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:44011]
INFO: [Synth 8-4471] merging register 'wb_clr_ESR_l_reg' into 'wb_is_fpu_instr_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:44678]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_EAR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43415]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_EDR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43416]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_FSR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43417]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_PVR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43418]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_BTR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43419]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_SLR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43420]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_SHR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:43421]
INFO: [Synth 8-4471] merging register 'ex_start_fpu_i_reg' into 'ex_Write_ICache_i_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:42409]
INFO: [Synth 8-4471] merging register 'ex_Write_DCache_decode_reg' into 'ex_Write_ICache_i_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:42945]
ROM "EX_CMP_Op" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "EX_SWAP_Instr" won't be mapped to RAM because it is too sparse.
ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse.
ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'Performace_Debug_Control.ex_pc_brk_reg' into 'Performace_Debug_Control.ex_dbg_hit_reg[0:0]' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_4/e11bcbd5/hdl/microblaze_v9_4_vh_rfs.vhd:48155]
ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "New_Dbg_Instr_TCK" won't be mapped to RAM because it is too sparse.
ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "which_pc" won't be mapped to RAM because it is too sparse.
ROM "ivr_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "iar" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "iar" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "iar" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "in_idle" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Irq_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:222]
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in6" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in5" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in4" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_control'
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'sequential' in module 'iic_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 1464.523 ; gain = 726.324 ; free physical = 2507 ; free virtual = 12678
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:49 ; elapsed = 00:01:51 . Memory (MB): peak = 1464.523 ; gain = 726.324 ; free physical = 2507 ; free virtual = 12678
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "New_Dbg_Instr_TCK" won't be mapped to RAM because it is too sparse.
ROM "which_pc" won't be mapped to RAM because it is too sparse.
ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:390]
ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Write" won't be mapped to RAM because it is too sparse.
ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Read" won't be mapped to RAM because it is too sparse.
ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse.
ROM "INTC_CORE_I/ivr_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/kjell/fpga_dev/fpga_mcu_main/proj/mcu_main/mcu_main.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3917] design top_level has port clk50m_en driven by constant 1
WARNING: [Synth 8-3917] design top_level has port n_usb_rts driven by constant 0
WARNING: [Synth 8-3917] design top_level has port lsm_sdo_g driven by constant 0
WARNING: [Synth 8-3917] design top_level has port lsm_sdo_xm driven by constant 0
WARNING: [Synth 8-3917] design top_level has port n_lsm_cs_g driven by constant 1
WARNING: [Synth 8-3917] design top_level has port n_lsm_cs_xm driven by constant 1
WARNING: [Synth 8-3917] design top_level has port bar_clk driven by constant 1
WARNING: [Synth 8-3917] design top_level has port bar_ps driven by constant 1
WARNING: [Synth 8-3917] design top_level has port n_bar_cs driven by constant 0
WARNING: [Synth 8-3331] design top_level has unconnected port n_usb_cts
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 1464.523 ; gain = 726.324 ; free physical = 2507 ; free virtual = 12678
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 1464.523 ; gain = 726.324 ; free physical = 2507 ; free virtual = 12678

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1464.527 ; gain = 726.328 ; free physical = 2490 ; free virtual = 12662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1464.527 ; gain = 726.328 ; free physical = 2490 ; free virtual = 12662
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1464.527 ; gain = 726.328 ; free physical = 2490 ; free virtual = 12662

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1464.527 ; gain = 726.328 ; free physical = 2490 ; free virtual = 12662
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 1464.527 ; gain = 726.328 ; free physical = 2482 ; free virtual = 12654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:13 . Memory (MB): peak = 1464.527 ; gain = 726.328 ; free physical = 2479 ; free virtual = 12651
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6 ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[0] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[1] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[2] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[3] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[4] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[5] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[6] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[7] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[8] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[9] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[10] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[11] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[12] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[13] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[14] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[15] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[16] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[17] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[18] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[19] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[20] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[21] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[22] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[23] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[24] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[25] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[26] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\ip2bus_data_i_D1_reg[27] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] ) is unused and will be removed from module axi_gpio__parameterized0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5 ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6 ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Synth 8-3332] Sequential element (\U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10] ) is unused and will be removed from module mcu_axi_iic_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:18 ; elapsed = 00:02:20 . Memory (MB): peak = 1464.527 ; gain = 726.328 ; free physical = 2441 ; free virtual = 12612
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin \MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Shift_Logic_Module_I/mask_0_15_inferred :in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin \MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Shift_Logic_Module_I/mask_16_23_inferred :in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1464.527 ; gain = 726.328 ; free physical = 2441 ; free virtual = 12613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 1464.527 ; gain = 726.328 ; free physical = 2441 ; free virtual = 12613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:20 ; elapsed = 00:02:22 . Memory (MB): peak = 1464.527 ; gain = 726.328 ; free physical = 2441 ; free virtual = 12613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     1|
|2     |BSCANE2    |     1|
|3     |BUFG       |     5|
|4     |CARRY4     |    26|
|5     |GND        |     2|
|6     |INV        |     2|
|7     |LUT1       |    49|
|8     |LUT2       |   364|
|9     |LUT3       |   493|
|10    |LUT4       |   560|
|11    |LUT5       |   386|
|12    |LUT6       |  1034|
|13    |LUT6_2     |    80|
|14    |MMCME2_ADV |     1|
|15    |MULT_AND   |     1|
|16    |MUXCY      |    88|
|17    |MUXCY_L    |   150|
|18    |MUXF7      |   115|
|19    |RAM16X1D   |    32|
|20    |RAM32M     |    16|
|21    |RAMB36E1   |    16|
|22    |SRL16      |     1|
|23    |SRL16E     |   148|
|24    |SRLC16E    |     8|
|25    |VCC        |     1|
|26    |XORCY      |   139|
|27    |FDCE       |   282|
|28    |FDC_1      |     1|
|29    |FDE        |    32|
|30    |FDPE       |     5|
|31    |FDR        |   140|
|32    |FDRE       |  6073|
|33    |FDRE_1     |     1|
|34    |FDS        |     3|
|35    |FDSE       |    92|
|36    |IBUF       |     3|
|37    |IOBUF      |     3|
|38    |OBUF       |    16|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:21 ; elapsed = 00:02:22 . Memory (MB): peak = 1464.527 ; gain = 726.328 ; free physical = 2441 ; free virtual = 12613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 1464.527 ; gain = 383.969 ; free physical = 2441 ; free virtual = 12613
Synthesis Optimization Complete : Time (s): cpu = 00:02:21 ; elapsed = 00:02:23 . Memory (MB): peak = 1464.527 ; gain = 726.328 ; free physical = 2441 ; free virtual = 12613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 645 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 393 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 82 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 140 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  SRL16 => SRL16E: 1 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1053 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:23 . Memory (MB): peak = 1469.520 ; gain = 588.285 ; free physical = 2437 ; free virtual = 12609
# write_checkpoint -noxdef top_level.dcp
# catch { report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1469.523 ; gain = 0.000 ; free physical = 2432 ; free virtual = 12605
INFO: [Common 17-206] Exiting Vivado at Sun Feb 22 18:24:09 2015...
