

================================================================
== Synthesis Summary Report of 'mmult_accel'
================================================================
+ General Information: 
    * Date:           Mon Feb 24 16:53:32 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        MatMul_SA
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------------+------+------+--------------+-----------+--------------+---------+-----------+----------+----------+---------+------------+-------------+-----+
    |                              Modules                             | Issue|      |   Latency    |  Latency  |   Iteration  |         |    Trip   |          |          |         |            |             |     |
    |                              & Loops                             | Type | Slack|   (cycles)   |    (ns)   |    Latency   | Interval|   Count   | Pipelined|   BRAM   |   DSP   |     FF     |     LUT     | URAM|
    +------------------------------------------------------------------+------+------+--------------+-----------+--------------+---------+-----------+----------+----------+---------+------------+-------------+-----+
    |+ mmult_accel                                                     |     -|  0.00|             -|          -|             -|        -|          -|        no|  78 (27%)|  24 (1%)|  22244 (9%)|  17180 (14%)|    -|
    | + mmult_accel_Pipeline_copy_A_VITIS_LOOP_132_1                   |     -|  0.00|             -|          -|             -|        -|          -|        no|         -|        -|   156 (~0%)|    447 (~0%)|    -|
    |  o copy_A_VITIS_LOOP_132_1                                       |     -|  8.00|             -|          -|             3|        1|          -|       yes|         -|        -|           -|            -|    -|
    | o outer_j_block                                                  |     -|  8.00|             -|          -|             -|        -|          -|        no|         -|        -|           -|            -|    -|
    |  + mmult_accel_Pipeline_copy_B_block_VITIS_LOOP_153_2            |     -|  0.00|             -|          -|             -|        -|          -|        no|         -|  4 (~0%)|   397 (~0%)|    654 (~0%)|    -|
    |   o copy_B_block_VITIS_LOOP_153_2                                |     -|  8.00|             -|          -|            11|        1|          -|       yes|         -|        -|           -|            -|    -|
    |  o tile_i                                                        |     -|  8.00|             -|          -|             -|        -|          -|        no|         -|        -|           -|            -|    -|
    |   o tile_j                                                       |     -|  8.00|             -|          -|  115964117068|        -|          -|        no|         -|        -|           -|            -|    -|
    |    + mmult_accel_Pipeline_writeC_VITIS_LOOP_189_4                |     -|  0.00|            73|    730.000|             -|       73|          -|        no|         -|  4 (~0%)|   319 (~0%)|    994 (~0%)|    -|
    |     o writeC_VITIS_LOOP_189_4                                    |     -|  8.00|            71|    710.000|             9|        1|         64|       yes|         -|        -|           -|            -|    -|
    |    o k_loop                                                      |     -|  8.00|  115964116992|  1.160e+12|           216|        -|  536870912|        no|         -|        -|           -|            -|    -|
    |     + tile_k_compute*                                            |     -|  2.27|           213|  2.130e+03|             -|      213|          -|  dataflow|         -|  8 (~0%)|  13701 (5%)|   10444 (8%)|    -|
    |      + load_A_tile_k                                             |     -|  2.27|            66|    660.000|             -|       66|          -|        no|         -|        -|    19 (~0%)|    387 (~0%)|    -|
    |       o VITIS_LOOP_21_1_VITIS_LOOP_22_2                          |     -|  8.00|            64|    640.000|             2|        1|         64|       yes|         -|        -|           -|            -|    -|
    |      + load_B_tile_k                                             |     -|  3.28|            66|    660.000|             -|       66|          -|        no|         -|        -|    19 (~0%)|    348 (~0%)|    -|
    |       o VITIS_LOOP_37_1_VITIS_LOOP_38_2                          |     -|  8.00|            64|    640.000|             2|        1|         64|       yes|         -|        -|           -|            -|    -|
    |      + entry_proc                                                |     -|  6.16|             0|      0.000|             -|        0|          -|        no|         -|        -|     3 (~0%)|    596 (~0%)|    -|
    |      + compute_tile_k                                            |     -|  5.16|           212|  2.120e+03|             -|      212|          -|        no|         -|  8 (~0%)|   7123 (3%)|    4546 (3%)|    -|
    |       + compute_tile_k_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2  |     -|  5.16|            66|    660.000|             -|       66|          -|        no|         -|        -|    18 (~0%)|    140 (~0%)|    -|
    |        o VITIS_LOOP_60_1_VITIS_LOOP_61_2                         |     -|  8.00|            64|    640.000|             2|        1|         64|       yes|         -|        -|           -|            -|    -|
    |       + compute_tile_k_Pipeline_VITIS_LOOP_67_3_VITIS_LOOP_68_4  |     -|  5.16|            66|    660.000|             -|       66|          -|        no|         -|        -|    18 (~0%)|    140 (~0%)|    -|
    |        o VITIS_LOOP_67_3_VITIS_LOOP_68_4                         |     -|  8.00|            64|    640.000|             2|        1|         64|       yes|         -|        -|           -|            -|    -|
    |       + compute_tile_k_Pipeline_VITIS_LOOP_75_5_VITIS_LOOP_76_6  |     -|  5.16|            69|    690.000|             -|       69|          -|        no|         -|  8 (~0%)|  2271 (~0%)|    2094 (1%)|    -|
    |        o VITIS_LOOP_75_5_VITIS_LOOP_76_6                         |     -|  8.00|            67|    670.000|             5|        1|         64|       yes|         -|        -|           -|            -|    -|
    +------------------------------------------------------------------+------+------+--------------+-----------+--------------+---------+-----------+----------+----------+---------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmemA | READ_ONLY  | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmemB | READ_ONLY  | 8 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmemC | WRITE_ONLY | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | A_1      | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | A_2      | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control | B_1      | 0x1c   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_control | B_2      | 0x20   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_control | C_1      | 0x28   | 32    | W      | Data signal of C                 |                                                                      |
| s_axi_control | C_2      | 0x2c   | 32    | W      | Data signal of C                 |                                                                      |
| s_axi_control | N        | 0x34   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | K        | 0x3c   | 32    | W      | Data signal of K                 |                                                                      |
| s_axi_control | M        | 0x44   | 32    | W      | Data signal of M                 |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------+
| Argument | Direction | Datatype            |
+----------+-----------+---------------------+
| A        | in        | signed char const * |
| B        | in        | signed char const * |
| C        | out       | int*                |
| N        | in        | int                 |
| K        | in        | int                 |
| M        | in        | int                 |
+----------+-----------+---------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| A        | m_axi_gmemA   | interface |          | channel=0                     |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32 |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32 |
| B        | m_axi_gmemB   | interface |          | channel=0                     |
| B        | s_axi_control | register  | offset   | name=B_1 offset=0x1c range=32 |
| B        | s_axi_control | register  | offset   | name=B_2 offset=0x20 range=32 |
| C        | m_axi_gmemC   | interface |          | channel=0                     |
| C        | s_axi_control | register  | offset   | name=C_1 offset=0x28 range=32 |
| C        | s_axi_control | register  | offset   | name=C_2 offset=0x2c range=32 |
| N        | s_axi_control | register  |          | name=N offset=0x34 range=32   |
| K        | s_axi_control | register  |          | name=K offset=0x3c range=32   |
| M        | s_axi_control | register  |          | name=M offset=0x44 range=32   |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+------------------+---------------------------+
| HW Interface | Direction | Length   | Width | Loop             | Loop Location             |
+--------------+-----------+----------+-------+------------------+---------------------------+
| m_axi_gmemA  | read      | variable | 8     | copy_A           | ../mmult_accel.cpp:131:9  |
| m_axi_gmemB  | read      | variable | 8     | VITIS_LOOP_153_2 | ../mmult_accel.cpp:153:35 |
+--------------+-----------+----------+-------+------------------+---------------------------+

* All M_AXI Variable Accesses
+--------------+----------+---------------------------+-----------+--------------+----------+------------------+---------------------------+------------+------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location           | Direction | Burst Status | Length   | Loop             | Loop Location             | Resolution | Problem                                                                                              |
+--------------+----------+---------------------------+-----------+--------------+----------+------------------+---------------------------+------------+------------------------------------------------------------------------------------------------------+
| m_axi_gmemA  | A        | ../mmult_accel.cpp:134:17 | read      | Widen Fail   |          | VITIS_LOOP_132_1 | ../mmult_accel.cpp:132:31 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmemA  | A        | ../mmult_accel.cpp:134:17 | read      | Inferred     | variable | copy_A           | ../mmult_accel.cpp:131:9  |            |                                                                                                      |
| m_axi_gmemB  | B        | ../mmult_accel.cpp:155:18 | read      | Widen Fail   |          | VITIS_LOOP_153_2 | ../mmult_accel.cpp:153:35 | 214-353    | Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmemB  | B        | ../mmult_accel.cpp:155:18 | read      | Fail         |          | copy_B_block     | ../mmult_accel.cpp:152:13 | 214-230    | Stride is incompatible                                                                               |
| m_axi_gmemB  | B        | ../mmult_accel.cpp:155:18 | read      | Inferred     | variable | VITIS_LOOP_153_2 | ../mmult_accel.cpp:153:35 |            |                                                                                                      |
| m_axi_gmemC  | C        | ../mmult_accel.cpp:194:72 | write     | Fail         |          | VITIS_LOOP_189_4 | ../mmult_accel.cpp:189:43 | 214-232    | Access store is in the conditional branch                                                            |
+--------------+----------+---------------------------+-----------+--------------+----------+------------------+---------------------------+------------+------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------+-----+--------+-----------------+-----------+--------------------------+---------+
| Name                                                         | DSP | Pragma | Variable        | Op        | Impl                     | Latency |
+--------------------------------------------------------------+-----+--------+-----------------+-----------+--------------------------+---------+
| + mmult_accel                                                | 24  |        |                 |           |                          |         |
|   icmp_ln131_fu_1648_p2                                      |     |        | icmp_ln131      | setgt     | auto                     | 0       |
|   cmp221_fu_1654_p2                                          |     |        | cmp221          | setgt     | auto                     | 0       |
|   mul_32ns_32ns_63_1_1_U821                                  | 4   |        | mul_ln131       | mul       | auto                     | 0       |
|   select_ln131_fu_1673_p3                                    |     |        | select_ln131    | select    | auto_sel                 | 0       |
|   empty_fu_1680_p3                                           |     |        | empty           | select    | auto_sel                 | 0       |
|   smax_fu_1687_p3                                            |     |        | smax            | select    | auto_sel                 | 0       |
|   smax1_fu_1693_p3                                           |     |        | smax1           | select    | auto_sel                 | 0       |
|   mul_31ns_31ns_62_1_1_U820                                  | 4   |        | mul_ln109       | mul       | auto                     | 0       |
|   icmp_ln143_fu_1730_p2                                      |     |        | icmp_ln143      | setlt     | auto                     | 0       |
|   add_ln145_fu_1739_p2                                       |     |        | add_ln145       | add       | fabric                   | 0       |
|   icmp_ln145_fu_1749_p2                                      |     |        | icmp_ln145      | setlt     | auto                     | 0       |
|   xor_ln145_fu_1754_p2                                       |     |        | xor_ln145       | xor       | auto                     | 0       |
|   sub_ln145_fu_1764_p2                                       |     |        | sub_ln145       | sub       | fabric                   | 0       |
|   current_block_M_fu_1769_p3                                 |     |        | current_block_M | select    | auto_sel                 | 0       |
|   cmp245_fu_1781_p2                                          |     |        | cmp245          | setgt     | auto                     | 0       |
|   empty_101_fu_1787_p3                                       |     |        | empty_101       | select    | auto_sel                 | 0       |
|   mul_31ns_31ns_62_1_1_U820                                  | 4   |        | mul_ln143       | mul       | auto                     | 0       |
|   icmp_ln163_fu_1807_p2                                      |     |        | icmp_ln163      | setlt     | auto                     | 0       |
|   icmp_ln165_fu_1824_p2                                      |     |        | icmp_ln165      | setlt     | auto                     | 0       |
|   add_ln182_fu_1840_p2                                       |     |        | add_ln182       | add       | fabric                   | 0       |
|   sub_ln182_fu_1853_p2                                       |     |        | sub_ln182       | sub       | fabric                   | 0       |
|   sub_ln182_1_fu_1868_p2                                     |     |        | sub_ln182_1     | sub       | fabric                   | 0       |
|   select_ln182_fu_1884_p3                                    |     |        | select_ln182    | select    | auto_sel                 | 0       |
|   select_ln182_1_fu_1892_p3                                  |     |        | select_ln182_1  | select    | auto_sel                 | 0       |
|   icmp_ln182_fu_1914_p2                                      |     |        | icmp_ln182      | seteq     | auto                     | 0       |
|   k0_1_fu_1924_p2                                            |     |        | k0_1            | add       | fabric                   | 0       |
|   add_ln165_fu_1930_p2                                       |     |        | add_ln165       | add       | fabric                   | 0       |
|   add_ln163_fu_1908_p2                                       |     |        | add_ln163       | add       | fabric                   | 0       |
|  + mmult_accel_Pipeline_copy_A_VITIS_LOOP_132_1              | 0   |        |                 |           |                          |         |
|    icmp_ln132_fu_170_p2                                      |     |        | icmp_ln132      | setlt     | auto                     | 0       |
|    icmp_ln131_fu_142_p2                                      |     |        | icmp_ln131      | seteq     | auto                     | 0       |
|    add_ln131_1_fu_147_p2                                     |     |        | add_ln131_1     | add       | fabric                   | 0       |
|    add_ln131_fu_178_p2                                       |     |        | add_ln131       | add       | fabric                   | 0       |
|    select_ln131_fu_184_p3                                    |     |        | select_ln131    | select    | auto_sel                 | 0       |
|    select_ln131_1_fu_192_p3                                  |     |        | select_ln131_1  | select    | auto_sel                 | 0       |
|    sub_ln134_fu_224_p2                                       |     |        | sub_ln134       | sub       | fabric                   | 0       |
|    add_ln134_fu_238_p2                                       |     |        | add_ln134       | add       | fabric                   | 0       |
|    add_ln132_fu_244_p2                                       |     |        | add_ln132       | add       | fabric                   | 0       |
|  + mmult_accel_Pipeline_copy_B_block_VITIS_LOOP_153_2        | 4   |        |                 |           |                          |         |
|    icmp_ln153_fu_195_p2                                      |     |        | icmp_ln153      | setlt     | auto                     | 0       |
|    icmp_ln152_fu_200_p2                                      |     |        | icmp_ln152      | seteq     | auto                     | 0       |
|    add_ln152_1_fu_205_p2                                     |     |        | add_ln152_1     | add       | fabric                   | 0       |
|    add_ln152_fu_214_p2                                       |     |        | add_ln152       | add       | fabric                   | 0       |
|    select_ln152_fu_220_p3                                    |     |        | select_ln152    | select    | auto_sel                 | 0       |
|    select_ln152_1_fu_228_p3                                  |     |        | select_ln152_1  | select    | auto_sel                 | 0       |
|    first_iter_1_fu_240_p2                                    |     |        | first_iter_1    | seteq     | auto                     | 0       |
|    mul_32ns_31ns_63_1_1_U6                                   | 4   |        | empty_98        | mul       | auto                     | 0       |
|    tmp91_fu_251_p2                                           |     |        | tmp91           | add       | fabric                   | 0       |
|    empty_99_fu_260_p2                                        |     |        | empty_99        | add       | fabric                   | 0       |
|    add_ln155_fu_283_p2                                       |     |        | add_ln155       | add       | fabric                   | 0       |
|    add_ln153_fu_289_p2                                       |     |        | add_ln153       | add       | fabric                   | 0       |
|  + tile_k_compute                                            | 8   |        |                 |           |                          |         |
|   + load_A_tile_k                                            | 0   |        |                 |           |                          |         |
|     icmp_ln21_fu_144_p2                                      |     |        | icmp_ln21       | seteq     | auto                     | 0       |
|     add_ln21_1_fu_150_p2                                     |     |        | add_ln21_1      | add       | fabric                   | 0       |
|     add_ln21_fu_162_p2                                       |     |        | add_ln21        | add       | fabric                   | 0       |
|     icmp_ln22_fu_168_p2                                      |     |        | icmp_ln22       | seteq     | auto                     | 0       |
|     select_ln21_fu_174_p3                                    |     |        | select_ln21     | select    | auto_sel                 | 0       |
|     select_ln21_1_fu_182_p3                                  |     |        | select_ln21_1   | select    | auto_sel                 | 0       |
|     empty_fu_194_p2                                          |     |        | empty           | add       | fabric                   | 0       |
|     sub_ln26_fu_224_p2                                       |     |        | sub_ln26        | sub       | fabric                   | 0       |
|     cmp6_fu_238_p2                                           |     |        | cmp6            | setlt     | auto                     | 0       |
|     add_ln25_fu_248_p2                                       |     |        | add_ln25        | add       | fabric                   | 0       |
|     add_ln26_fu_258_p2                                       |     |        | add_ln26        | add       | fabric                   | 0       |
|     icmp_ln26_fu_273_p2                                      |     |        | icmp_ln26       | setlt     | auto                     | 0       |
|     and_ln26_fu_279_p2                                       |     |        | and_ln26        | and       | auto                     | 0       |
|     streamA_din                                              |     |        | a_val           | select    | auto_sel                 | 0       |
|     add_ln22_fu_285_p2                                       |     |        | add_ln22        | add       | fabric                   | 0       |
|   + load_B_tile_k                                            | 0   |        |                 |           |                          |         |
|     icmp_ln37_fu_140_p2                                      |     |        | icmp_ln37       | seteq     | auto                     | 0       |
|     add_ln37_1_fu_146_p2                                     |     |        | add_ln37_1      | add       | fabric                   | 0       |
|     add_ln37_fu_158_p2                                       |     |        | add_ln37        | add       | fabric                   | 0       |
|     icmp_ln38_fu_164_p2                                      |     |        | icmp_ln38       | seteq     | auto                     | 0       |
|     select_ln37_fu_170_p3                                    |     |        | select_ln37     | select    | auto_sel                 | 0       |
|     select_ln37_1_fu_178_p3                                  |     |        | select_ln37_1   | select    | auto_sel                 | 0       |
|     empty_fu_190_p2                                          |     |        | empty           | add       | fabric                   | 0       |
|     cmp6_fu_212_p2                                           |     |        | cmp6            | setlt     | auto                     | 0       |
|     add_ln41_fu_222_p2                                       |     |        | add_ln41        | add       | fabric                   | 0       |
|     add_ln42_fu_232_p2                                       |     |        | add_ln42        | add       | fabric                   | 0       |
|     icmp_ln42_fu_247_p2                                      |     |        | icmp_ln42       | setlt     | auto                     | 0       |
|     and_ln42_fu_253_p2                                       |     |        | and_ln42        | and       | auto                     | 0       |
|     streamB_din                                              |     |        | b_val           | select    | auto_sel                 | 0       |
|     add_ln38_fu_259_p2                                       |     |        | add_ln38        | add       | fabric                   | 0       |
|   + compute_tile_k                                           | 8   |        |                 |           |                          |         |
|    + compute_tile_k_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2 | 0   |        |                 |           |                          |         |
|      icmp_ln60_fu_218_p2                                     |     |        | icmp_ln60       | seteq     | auto                     | 0       |
|      add_ln60_1_fu_224_p2                                    |     |        | add_ln60_1      | add       | fabric                   | 0       |
|      add_ln60_fu_241_p2                                      |     |        | add_ln60        | add       | fabric                   | 0       |
|      icmp_ln61_fu_247_p2                                     |     |        | icmp_ln61       | seteq     | auto                     | 0       |
|      select_ln60_fu_253_p3                                   |     |        | select_ln60     | select    | auto_sel                 | 0       |
|      select_ln60_1_fu_261_p3                                 |     |        | select_ln60_1   | select    | auto_sel                 | 0       |
|      add_ln61_fu_285_p2                                      |     |        | add_ln61        | add       | fabric                   | 0       |
|    + compute_tile_k_Pipeline_VITIS_LOOP_67_3_VITIS_LOOP_68_4 | 0   |        |                 |           |                          |         |
|      icmp_ln67_fu_218_p2                                     |     |        | icmp_ln67       | seteq     | auto                     | 0       |
|      add_ln67_1_fu_224_p2                                    |     |        | add_ln67_1      | add       | fabric                   | 0       |
|      add_ln67_fu_241_p2                                      |     |        | add_ln67        | add       | fabric                   | 0       |
|      icmp_ln68_fu_247_p2                                     |     |        | icmp_ln68       | seteq     | auto                     | 0       |
|      select_ln67_fu_253_p3                                   |     |        | select_ln67     | select    | auto_sel                 | 0       |
|      select_ln67_1_fu_261_p3                                 |     |        | select_ln67_1   | select    | auto_sel                 | 0       |
|      add_ln68_fu_285_p2                                      |     |        | add_ln68        | add       | fabric                   | 0       |
|    + compute_tile_k_Pipeline_VITIS_LOOP_75_5_VITIS_LOOP_76_6 | 8   |        |                 |           |                          |         |
|      icmp_ln75_fu_2388_p2                                    |     |        | icmp_ln75       | seteq     | auto                     | 0       |
|      add_ln75_1_fu_2394_p2                                   |     |        | add_ln75_1      | add       | fabric                   | 0       |
|      add_ln75_fu_2406_p2                                     |     |        | add_ln75        | add       | fabric                   | 0       |
|      icmp_ln76_fu_2412_p2                                    |     |        | icmp_ln76       | seteq     | auto                     | 0       |
|      select_ln75_fu_2418_p3                                  |     |        | select_ln75     | select    | auto_sel                 | 0       |
|      select_ln75_1_fu_2426_p3                                |     |        | select_ln75_1   | select    | auto_sel                 | 0       |
|      sparsemux_17_3_8_1_1_U174                               |     |        | tmp             | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_17_3_8_1_1_U175                               |     |        | tmp_9           | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_17_3_8_1_1_U176                               |     |        | tmp_s           | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_17_3_8_1_1_U177                               |     |        | tmp_1           | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_17_3_8_1_1_U178                               |     |        | tmp_2           | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_17_3_8_1_1_U179                               |     |        | tmp_3           | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_17_3_8_1_1_U180                               |     |        | tmp_4           | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_17_3_8_1_1_U181                               |     |        | tmp_5           | sparsemux | compactencoding_dontcare | 0       |
|      sparsemux_17_3_8_1_1_U182                               |     |        | tmp_6           | sparsemux | compactencoding_dontcare | 0       |
|      mac_muladd_8s_8s_32s_32_4_1_U191                        | 1   |        | mul_ln80        | mul       | dsp_slice                | 3       |
|      mac_muladd_8s_8s_32s_32_4_1_U191                        | 1   |        | sext_ln80_1     | sext      | dsp_slice                | 3       |
|      sparsemux_17_3_32_1_1_U183                              |     |        | tmp_7           | sparsemux | compactencoding_dontcare | 0       |
|      mac_muladd_8s_8s_32s_32_4_1_U191                        | 1   |        | add_ln80        | add       | dsp_slice                | 3       |
|      mac_muladd_8s_8s_32s_32_4_1_U192                        | 1   |        | mul_ln80_1      | mul       | dsp_slice                | 3       |
|      mac_muladd_8s_8s_32s_32_4_1_U192                        | 1   |        | sext_ln80_2     | sext      | dsp_slice                | 3       |
|      mac_muladd_8s_8s_32s_32_4_1_U193                        | 1   |        | mul_ln80_2      | mul       | dsp_slice                | 3       |
|      mac_muladd_8s_8s_32s_32_4_1_U193                        | 1   |        | sext_ln80_3     | sext      | dsp_slice                | 3       |
|      mac_muladd_8s_8s_32s_32_4_1_U194                        | 1   |        | mul_ln80_3      | mul       | dsp_slice                | 3       |
|      mac_muladd_8s_8s_32s_32_4_1_U194                        | 1   |        | sext_ln80_4     | sext      | dsp_slice                | 3       |
|      mac_muladd_8s_8s_32s_32_4_1_U195                        | 1   |        | mul_ln80_4      | mul       | dsp_slice                | 3       |
|      mac_muladd_8s_8s_32s_32_4_1_U195                        | 1   |        | sext_ln80_5     | sext      | dsp_slice                | 3       |
|      mac_muladd_8s_8s_32s_32_4_1_U196                        | 1   |        | mul_ln80_5      | mul       | dsp_slice                | 3       |
|      mac_muladd_8s_8s_32s_32_4_1_U196                        | 1   |        | sext_ln80_6     | sext      | dsp_slice                | 3       |
|      mac_muladd_8s_8s_32s_32_4_1_U197                        | 1   |        | mul_ln80_6      | mul       | dsp_slice                | 3       |
|      mac_muladd_8s_8s_32s_32_4_1_U197                        | 1   |        | sext_ln80_7     | sext      | dsp_slice                | 3       |
|      mac_muladd_8s_8s_32s_32_4_1_U198                        | 1   |        | mul_ln80_7      | mul       | dsp_slice                | 3       |
|      mac_muladd_8s_8s_32s_32_4_1_U198                        | 1   |        | sext_ln80_8     | sext      | dsp_slice                | 3       |
|      sparsemux_17_3_32_1_1_U184                              |     |        | tmp_8           | sparsemux | compactencoding_dontcare | 0       |
|      mac_muladd_8s_8s_32s_32_4_1_U192                        | 1   |        | add_ln80_1      | add       | dsp_slice                | 3       |
|      sparsemux_17_3_32_1_1_U185                              |     |        | tmp_10          | sparsemux | compactencoding_dontcare | 0       |
|      mac_muladd_8s_8s_32s_32_4_1_U193                        | 1   |        | add_ln80_2      | add       | dsp_slice                | 3       |
|      sparsemux_17_3_32_1_1_U186                              |     |        | tmp_11          | sparsemux | compactencoding_dontcare | 0       |
|      mac_muladd_8s_8s_32s_32_4_1_U194                        | 1   |        | add_ln80_3      | add       | dsp_slice                | 3       |
|      sparsemux_17_3_32_1_1_U187                              |     |        | tmp_12          | sparsemux | compactencoding_dontcare | 0       |
|      mac_muladd_8s_8s_32s_32_4_1_U195                        | 1   |        | add_ln80_4      | add       | dsp_slice                | 3       |
|      sparsemux_17_3_32_1_1_U188                              |     |        | tmp_13          | sparsemux | compactencoding_dontcare | 0       |
|      mac_muladd_8s_8s_32s_32_4_1_U196                        | 1   |        | add_ln80_5      | add       | dsp_slice                | 3       |
|      sparsemux_17_3_32_1_1_U189                              |     |        | tmp_14          | sparsemux | compactencoding_dontcare | 0       |
|      mac_muladd_8s_8s_32s_32_4_1_U197                        | 1   |        | add_ln80_6      | add       | dsp_slice                | 3       |
|      sparsemux_17_3_32_1_1_U190                              |     |        | tmp_15          | sparsemux | compactencoding_dontcare | 0       |
|      mac_muladd_8s_8s_32s_32_4_1_U198                        | 1   |        | add_ln80_7      | add       | dsp_slice                | 3       |
|      add_ln76_fu_2774_p2                                     |     |        | add_ln76        | add       | fabric                   | 0       |
|  + mmult_accel_Pipeline_writeC_VITIS_LOOP_189_4              | 4   |        |                 |           |                          |         |
|    icmp_ln188_fu_727_p2                                      |     |        | icmp_ln188      | seteq     | auto                     | 0       |
|    add_ln188_1_fu_733_p2                                     |     |        | add_ln188_1     | add       | fabric                   | 0       |
|    add_ln188_fu_745_p2                                       |     |        | add_ln188       | add       | fabric                   | 0       |
|    icmp_ln189_fu_751_p2                                      |     |        | icmp_ln189      | seteq     | auto                     | 0       |
|    select_ln188_fu_757_p3                                    |     |        | select_ln188    | select    | auto_sel                 | 0       |
|    select_ln188_1_fu_765_p3                                  |     |        | select_ln188_1  | select    | auto_sel                 | 0       |
|    empty_fu_781_p2                                           |     |        | empty           | add       | fabric                   | 0       |
|    cmp89_fu_792_p2                                           |     |        | cmp89           | setlt     | auto                     | 0       |
|    mul_32ns_32s_62_1_1_U737                                  | 4   |        | empty_96        | mul       | auto                     | 0       |
|    add_ln192_fu_806_p2                                       |     |        | add_ln192       | add       | fabric                   | 0       |
|    icmp_ln193_fu_812_p2                                      |     |        | icmp_ln193      | setlt     | auto                     | 0       |
|    and_ln193_fu_818_p2                                       |     |        | and_ln193       | and       | auto                     | 0       |
|    sparsemux_17_3_32_1_1_U738                                |     |        | tmp             | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_17_3_32_1_1_U739                                |     |        | tmp_1           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_17_3_32_1_1_U740                                |     |        | tmp_2           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_17_3_32_1_1_U741                                |     |        | tmp_3           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_17_3_32_1_1_U742                                |     |        | tmp_4           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_17_3_32_1_1_U743                                |     |        | tmp_5           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_17_3_32_1_1_U744                                |     |        | tmp_6           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_17_3_32_1_1_U745                                |     |        | tmp_7           | sparsemux | compactencoding_dontcare | 0       |
|    sparsemux_17_3_32_1_1_U746                                |     |        | tmp_8           | sparsemux | compactencoding_dontcare | 0       |
|    add_ln194_fu_1184_p2                                      |     |        | add_ln194       | add       | fabric                   | 0       |
|    add_ln194_1_fu_1194_p2                                    |     |        | add_ln194_1     | add       | fabric                   | 0       |
|    add_ln194_2_fu_1228_p2                                    |     |        | add_ln194_2     | add       | fabric                   | 0       |
|    add_ln189_fu_1200_p2                                      |     |        | add_ln189       | add       | fabric                   | 0       |
+--------------------------------------------------------------+-----+--------+-----------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+----------------------+--------------+-------------+------+------+--------+-----------------+------+---------+------------------+
| Name                 | Usage        | Type        | BRAM | URAM | Pragma | Variable        | Impl | Latency | Bitwidth, Depth, |
|                      |              |             |      |      |        |                 |      |         | Banks            |
+----------------------+--------------+-------------+------+------+--------+-----------------+------+---------+------------------+
| + mmult_accel        |              |             | 78   | 0    |        |                 |      |         |                  |
|   control_s_axi_U    | interface    | s_axilite   |      |      |        |                 |      |         |                  |
|   gmemA_m_axi_U      | interface    | m_axi       | 2    |      |        |                 |      |         |                  |
|   gmemB_m_axi_U      | interface    | m_axi       | 2    |      |        |                 |      |         |                  |
|   gmemC_m_axi_U      | interface    | m_axi       | 2    |      |        |                 |      |         |                  |
|   A_bram_U           | ram_2p array |             | 24   |      | yes    | A_bram          | bram | 1       | 8, 49152, 1      |
|   B_local_U          | ram_2p array |             | 48   |      | yes    | B_local         | bram | 1       | 8, 98304, 1      |
|  + tile_k_compute    |              |             | 0    | 0    |        |                 |      |         |                  |
|    localC_0_0_in_c_U | fifo channel | scalar prop |      |      |        | localC_0_0_in_c | srl  | 0       | 32, 3, 1         |
|    localC_0_1_in_c_U | fifo channel | scalar prop |      |      |        | localC_0_1_in_c | srl  | 0       | 32, 3, 1         |
|    localC_0_2_in_c_U | fifo channel | scalar prop |      |      |        | localC_0_2_in_c | srl  | 0       | 32, 3, 1         |
|    localC_0_3_in_c_U | fifo channel | scalar prop |      |      |        | localC_0_3_in_c | srl  | 0       | 32, 3, 1         |
|    localC_0_4_in_c_U | fifo channel | scalar prop |      |      |        | localC_0_4_in_c | srl  | 0       | 32, 3, 1         |
|    localC_0_5_in_c_U | fifo channel | scalar prop |      |      |        | localC_0_5_in_c | srl  | 0       | 32, 3, 1         |
|    localC_0_6_in_c_U | fifo channel | scalar prop |      |      |        | localC_0_6_in_c | srl  | 0       | 32, 3, 1         |
|    localC_0_7_in_c_U | fifo channel | scalar prop |      |      |        | localC_0_7_in_c | srl  | 0       | 32, 3, 1         |
|    localC_1_0_in_c_U | fifo channel | scalar prop |      |      |        | localC_1_0_in_c | srl  | 0       | 32, 3, 1         |
|    localC_1_1_in_c_U | fifo channel | scalar prop |      |      |        | localC_1_1_in_c | srl  | 0       | 32, 3, 1         |
|    localC_1_2_in_c_U | fifo channel | scalar prop |      |      |        | localC_1_2_in_c | srl  | 0       | 32, 3, 1         |
|    localC_1_3_in_c_U | fifo channel | scalar prop |      |      |        | localC_1_3_in_c | srl  | 0       | 32, 3, 1         |
|    localC_1_4_in_c_U | fifo channel | scalar prop |      |      |        | localC_1_4_in_c | srl  | 0       | 32, 3, 1         |
|    localC_1_5_in_c_U | fifo channel | scalar prop |      |      |        | localC_1_5_in_c | srl  | 0       | 32, 3, 1         |
|    localC_1_6_in_c_U | fifo channel | scalar prop |      |      |        | localC_1_6_in_c | srl  | 0       | 32, 3, 1         |
|    localC_1_7_in_c_U | fifo channel | scalar prop |      |      |        | localC_1_7_in_c | srl  | 0       | 32, 3, 1         |
|    localC_2_0_in_c_U | fifo channel | scalar prop |      |      |        | localC_2_0_in_c | srl  | 0       | 32, 3, 1         |
|    localC_2_1_in_c_U | fifo channel | scalar prop |      |      |        | localC_2_1_in_c | srl  | 0       | 32, 3, 1         |
|    localC_2_2_in_c_U | fifo channel | scalar prop |      |      |        | localC_2_2_in_c | srl  | 0       | 32, 3, 1         |
|    localC_2_3_in_c_U | fifo channel | scalar prop |      |      |        | localC_2_3_in_c | srl  | 0       | 32, 3, 1         |
|    localC_2_4_in_c_U | fifo channel | scalar prop |      |      |        | localC_2_4_in_c | srl  | 0       | 32, 3, 1         |
|    localC_2_5_in_c_U | fifo channel | scalar prop |      |      |        | localC_2_5_in_c | srl  | 0       | 32, 3, 1         |
|    localC_2_6_in_c_U | fifo channel | scalar prop |      |      |        | localC_2_6_in_c | srl  | 0       | 32, 3, 1         |
|    localC_2_7_in_c_U | fifo channel | scalar prop |      |      |        | localC_2_7_in_c | srl  | 0       | 32, 3, 1         |
|    localC_3_0_in_c_U | fifo channel | scalar prop |      |      |        | localC_3_0_in_c | srl  | 0       | 32, 3, 1         |
|    localC_3_1_in_c_U | fifo channel | scalar prop |      |      |        | localC_3_1_in_c | srl  | 0       | 32, 3, 1         |
|    localC_3_2_in_c_U | fifo channel | scalar prop |      |      |        | localC_3_2_in_c | srl  | 0       | 32, 3, 1         |
|    localC_3_3_in_c_U | fifo channel | scalar prop |      |      |        | localC_3_3_in_c | srl  | 0       | 32, 3, 1         |
|    localC_3_4_in_c_U | fifo channel | scalar prop |      |      |        | localC_3_4_in_c | srl  | 0       | 32, 3, 1         |
|    localC_3_5_in_c_U | fifo channel | scalar prop |      |      |        | localC_3_5_in_c | srl  | 0       | 32, 3, 1         |
|    localC_3_6_in_c_U | fifo channel | scalar prop |      |      |        | localC_3_6_in_c | srl  | 0       | 32, 3, 1         |
|    localC_3_7_in_c_U | fifo channel | scalar prop |      |      |        | localC_3_7_in_c | srl  | 0       | 32, 3, 1         |
|    localC_4_0_in_c_U | fifo channel | scalar prop |      |      |        | localC_4_0_in_c | srl  | 0       | 32, 3, 1         |
|    localC_4_1_in_c_U | fifo channel | scalar prop |      |      |        | localC_4_1_in_c | srl  | 0       | 32, 3, 1         |
|    localC_4_2_in_c_U | fifo channel | scalar prop |      |      |        | localC_4_2_in_c | srl  | 0       | 32, 3, 1         |
|    localC_4_3_in_c_U | fifo channel | scalar prop |      |      |        | localC_4_3_in_c | srl  | 0       | 32, 3, 1         |
|    localC_4_4_in_c_U | fifo channel | scalar prop |      |      |        | localC_4_4_in_c | srl  | 0       | 32, 3, 1         |
|    localC_4_5_in_c_U | fifo channel | scalar prop |      |      |        | localC_4_5_in_c | srl  | 0       | 32, 3, 1         |
|    localC_4_6_in_c_U | fifo channel | scalar prop |      |      |        | localC_4_6_in_c | srl  | 0       | 32, 3, 1         |
|    localC_4_7_in_c_U | fifo channel | scalar prop |      |      |        | localC_4_7_in_c | srl  | 0       | 32, 3, 1         |
|    localC_5_0_in_c_U | fifo channel | scalar prop |      |      |        | localC_5_0_in_c | srl  | 0       | 32, 3, 1         |
|    localC_5_1_in_c_U | fifo channel | scalar prop |      |      |        | localC_5_1_in_c | srl  | 0       | 32, 3, 1         |
|    localC_5_2_in_c_U | fifo channel | scalar prop |      |      |        | localC_5_2_in_c | srl  | 0       | 32, 3, 1         |
|    localC_5_3_in_c_U | fifo channel | scalar prop |      |      |        | localC_5_3_in_c | srl  | 0       | 32, 3, 1         |
|    localC_5_4_in_c_U | fifo channel | scalar prop |      |      |        | localC_5_4_in_c | srl  | 0       | 32, 3, 1         |
|    localC_5_5_in_c_U | fifo channel | scalar prop |      |      |        | localC_5_5_in_c | srl  | 0       | 32, 3, 1         |
|    localC_5_6_in_c_U | fifo channel | scalar prop |      |      |        | localC_5_6_in_c | srl  | 0       | 32, 3, 1         |
|    localC_5_7_in_c_U | fifo channel | scalar prop |      |      |        | localC_5_7_in_c | srl  | 0       | 32, 3, 1         |
|    localC_6_0_in_c_U | fifo channel | scalar prop |      |      |        | localC_6_0_in_c | srl  | 0       | 32, 3, 1         |
|    localC_6_1_in_c_U | fifo channel | scalar prop |      |      |        | localC_6_1_in_c | srl  | 0       | 32, 3, 1         |
|    localC_6_2_in_c_U | fifo channel | scalar prop |      |      |        | localC_6_2_in_c | srl  | 0       | 32, 3, 1         |
|    localC_6_3_in_c_U | fifo channel | scalar prop |      |      |        | localC_6_3_in_c | srl  | 0       | 32, 3, 1         |
|    localC_6_4_in_c_U | fifo channel | scalar prop |      |      |        | localC_6_4_in_c | srl  | 0       | 32, 3, 1         |
|    localC_6_5_in_c_U | fifo channel | scalar prop |      |      |        | localC_6_5_in_c | srl  | 0       | 32, 3, 1         |
|    localC_6_6_in_c_U | fifo channel | scalar prop |      |      |        | localC_6_6_in_c | srl  | 0       | 32, 3, 1         |
|    localC_6_7_in_c_U | fifo channel | scalar prop |      |      |        | localC_6_7_in_c | srl  | 0       | 32, 3, 1         |
|    localC_7_0_in_c_U | fifo channel | scalar prop |      |      |        | localC_7_0_in_c | srl  | 0       | 32, 3, 1         |
|    localC_7_1_in_c_U | fifo channel | scalar prop |      |      |        | localC_7_1_in_c | srl  | 0       | 32, 3, 1         |
|    localC_7_2_in_c_U | fifo channel | scalar prop |      |      |        | localC_7_2_in_c | srl  | 0       | 32, 3, 1         |
|    localC_7_3_in_c_U | fifo channel | scalar prop |      |      |        | localC_7_3_in_c | srl  | 0       | 32, 3, 1         |
|    localC_7_4_in_c_U | fifo channel | scalar prop |      |      |        | localC_7_4_in_c | srl  | 0       | 32, 3, 1         |
|    localC_7_5_in_c_U | fifo channel | scalar prop |      |      |        | localC_7_5_in_c | srl  | 0       | 32, 3, 1         |
|    localC_7_6_in_c_U | fifo channel | scalar prop |      |      |        | localC_7_6_in_c | srl  | 0       | 32, 3, 1         |
|    localC_7_7_in_c_U | fifo channel | scalar prop |      |      |        | localC_7_7_in_c | srl  | 0       | 32, 3, 1         |
|    streamA_U         | fifo channel | stream      |      |      |        | streamA         | srl  | 0       | 8, 64, 1         |
|    streamB_U         | fifo channel | stream      |      |      |        | streamB         | srl  | 0       | 8, 64, 1         |
|   + compute_tile_k   |              |             | 0    | 0    |        |                 |      |         |                  |
|     A_tile_U         | ram_1p array |             |      |      |        | A_tile          | auto | 1       | 8, 8, 1          |
|     A_tile_1_U       | ram_1p array |             |      |      |        | A_tile_1        | auto | 1       | 8, 8, 1          |
|     A_tile_2_U       | ram_1p array |             |      |      |        | A_tile_2        | auto | 1       | 8, 8, 1          |
|     A_tile_3_U       | ram_1p array |             |      |      |        | A_tile_3        | auto | 1       | 8, 8, 1          |
|     A_tile_4_U       | ram_1p array |             |      |      |        | A_tile_4        | auto | 1       | 8, 8, 1          |
|     A_tile_5_U       | ram_1p array |             |      |      |        | A_tile_5        | auto | 1       | 8, 8, 1          |
|     A_tile_6_U       | ram_1p array |             |      |      |        | A_tile_6        | auto | 1       | 8, 8, 1          |
|     A_tile_7_U       | ram_1p array |             |      |      |        | A_tile_7        | auto | 1       | 8, 8, 1          |
|     B_tile_U         | ram_2p array |             |      |      |        | B_tile          | auto | 1       | 8, 8, 1          |
|     B_tile_1_U       | ram_2p array |             |      |      |        | B_tile_1        | auto | 1       | 8, 8, 1          |
|     B_tile_2_U       | ram_2p array |             |      |      |        | B_tile_2        | auto | 1       | 8, 8, 1          |
|     B_tile_3_U       | ram_2p array |             |      |      |        | B_tile_3        | auto | 1       | 8, 8, 1          |
|     B_tile_4_U       | ram_2p array |             |      |      |        | B_tile_4        | auto | 1       | 8, 8, 1          |
|     B_tile_5_U       | ram_2p array |             |      |      |        | B_tile_5        | auto | 1       | 8, 8, 1          |
|     B_tile_6_U       | ram_2p array |             |      |      |        | B_tile_6        | auto | 1       | 8, 8, 1          |
|     B_tile_7_U       | ram_2p array |             |      |      |        | B_tile_7        | auto | 1       | 8, 8, 1          |
+----------------------+--------------+-------------+------+------+--------+-----------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+----------------------------------------------------------------+--------------------------------------------------+
| Type            | Options                                                        | Location                                         |
+-----------------+----------------------------------------------------------------+--------------------------------------------------+
| pipeline        | II=1                                                           | ../mmult_accel.cpp:23 in load_a_tile_k           |
| pipeline        | II=1                                                           | ../mmult_accel.cpp:39 in load_b_tile_k           |
| array_partition | variable=A_tile dim=2 complete                                 | ../mmult_accel.cpp:56 in compute_tile_k, A_tile  |
| array_partition | variable=B_tile dim=1 complete                                 | ../mmult_accel.cpp:57 in compute_tile_k, B_tile  |
| pipeline        | II=1                                                           | ../mmult_accel.cpp:62 in compute_tile_k          |
| pipeline        | II=1                                                           | ../mmult_accel.cpp:69 in compute_tile_k          |
| pipeline        | II=1                                                           | ../mmult_accel.cpp:77 in compute_tile_k          |
| unroll          |                                                                | ../mmult_accel.cpp:79 in compute_tile_k          |
| stream          | variable=streamA depth=64                                      | ../mmult_accel.cpp:96 in tile_k_compute, streamA |
| stream          | variable=streamB depth=64                                      | ../mmult_accel.cpp:97 in tile_k_compute, streamB |
| dataflow        |                                                                | ../mmult_accel.cpp:99 in tile_k_compute          |
| interface       | m_axi port = A offset = slave bundle = gmemA depth = 64 * 768  | ../mmult_accel.cpp:113 in mmult_accel            |
| interface       | m_axi port = B offset = slave bundle = gmemB depth = 768 * 768 | ../mmult_accel.cpp:114 in mmult_accel            |
| interface       | m_axi port = C offset = slave bundle = gmemC depth = 64 * 768  | ../mmult_accel.cpp:115 in mmult_accel            |
| interface       | s_axilite port = A bundle = control                            | ../mmult_accel.cpp:116 in mmult_accel            |
| interface       | s_axilite port = B bundle = control                            | ../mmult_accel.cpp:117 in mmult_accel            |
| interface       | s_axilite port = C bundle = control                            | ../mmult_accel.cpp:118 in mmult_accel            |
| interface       | s_axilite port = N bundle = control                            | ../mmult_accel.cpp:119 in mmult_accel            |
| interface       | s_axilite port = K bundle = control                            | ../mmult_accel.cpp:120 in mmult_accel            |
| interface       | s_axilite port = M bundle = control                            | ../mmult_accel.cpp:121 in mmult_accel            |
| interface       | s_axilite port = return bundle = control                       | ../mmult_accel.cpp:122 in mmult_accel            |
| bind_storage    | variable=A_bram type=ram_2p impl=bram                          | ../mmult_accel.cpp:128 in mmult_accel, A_bram    |
| pipeline        | II=1                                                           | ../mmult_accel.cpp:133 in mmult_accel            |
| bind_storage    | variable=B_local type=ram_2p impl=bram                         | ../mmult_accel.cpp:149 in mmult_accel, B_local   |
| pipeline        | II=1                                                           | ../mmult_accel.cpp:154 in mmult_accel            |
| array_partition | variable=localC dim=0 complete                                 | ../mmult_accel.cpp:169 in mmult_accel, localC    |
| unroll          |                                                                | ../mmult_accel.cpp:173 in mmult_accel            |
| unroll          |                                                                | ../mmult_accel.cpp:175 in mmult_accel            |
| pipeline        | II=1                                                           | ../mmult_accel.cpp:190 in mmult_accel            |
+-----------------+----------------------------------------------------------------+--------------------------------------------------+


