INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aaronnanas/vivado_projects/ece524_final_proj/vga_controller/vga_controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
