{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688398402966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688398402974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 03 12:33:22 2023 " "Processing started: Mon Jul 03 12:33:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688398402974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398402974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398402974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688398403406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688398403406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 6 6 " "Found 6 design units, including 6 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Viewer " "Found entity 1: Reset_Viewer" {  } { { "Verilog1.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418163 ""} { "Info" "ISGN_ENTITY_NAME" "2 Instruction_Viewer " "Found entity 2: Instruction_Viewer" {  } { { "Verilog1.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog1.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418163 ""} { "Info" "ISGN_ENTITY_NAME" "3 binarytohexadecimal " "Found entity 3: binarytohexadecimal" {  } { { "Verilog1.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog1.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418163 ""} { "Info" "ISGN_ENTITY_NAME" "4 register_viewer " "Found entity 4: register_viewer" {  } { { "Verilog1.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog1.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418163 ""} { "Info" "ISGN_ENTITY_NAME" "5 Initial_LEDS " "Found entity 5: Initial_LEDS" {  } { { "Verilog1.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog1.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418163 ""} { "Info" "ISGN_ENTITY_NAME" "6 Register_Print " "Found entity 6: Register_Print" {  } { { "Verilog1.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog1.v" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398418163 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Verilog2.v(16) " "Verilog HDL information at Verilog2.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog2.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog2.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688398418166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog2.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "Verilog2.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398418166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog3.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Verilog3.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398418168 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Verilog4.v(37) " "Verilog HDL information at Verilog4.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog4.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog4.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688398418171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog4.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "Verilog4.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog4.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398418171 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX Verilog5.v " "Entity \"MUX\" obtained from \"Verilog5.v\" instead of from Quartus Prime megafunction library" {  } { { "Verilog5.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog5.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1688398418174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog5.v 2 2 " "Found 2 design units, including 2 entities, in source file verilog5.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "Verilog5.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418174 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX_Data_Choice " "Found entity 2: MUX_Data_Choice" {  } { { "Verilog5.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog5.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398418174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog6.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Verilog6.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog6.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398418176 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Verilog7.v(12) " "Verilog HDL information at Verilog7.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog7.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog7.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688398418178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog7.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Verilog7.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398418178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog8.v 3 3 " "Found 3 design units, including 3 entities, in source file verilog8.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "Verilog8.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418180 ""} { "Info" "ISGN_ENTITY_NAME" "2 Refresh_PC " "Found entity 2: Refresh_PC" {  } { { "Verilog8.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog8.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418180 ""} { "Info" "ISGN_ENTITY_NAME" "3 PC_Change " "Found entity 3: PC_Change" {  } { { "Verilog8.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog8.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398418180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog9.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog9.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "Verilog9.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398418182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog10.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Verilog10.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398418184 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Verilog11.v(17) " "Verilog HDL warning at Verilog11.v(17): extended using \"x\" or \"z\"" {  } { { "Verilog11.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog11.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688398418186 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Verilog11.v(9) " "Verilog HDL information at Verilog11.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog11.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog11.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688398418186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog11.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog11.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Generation " "Found entity 1: Immediate_Generation" {  } { { "Verilog11.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog11.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688398418187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398418187 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Aux Verilog12.v(21) " "Verilog HDL Declaration error at Verilog12.v(21): identifier \"Aux\" is already declared in the present scope" {  } { { "Verilog12.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog12.v" 21 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1688398418189 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Verilog12.v(22) " "Verilog HDL information at Verilog12.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog12.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog12.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688398418189 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "top_module Verilog12.v(3) " "Ignored design unit \"top_module\" at Verilog12.v(3) due to previous errors" {  } { { "Verilog12.v" "" { Text "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/Verilog12.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1688398418189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog12.v 0 0 " "Found 0 design units, including 0 entities, in source file verilog12.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398418190 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/DE2_115.map.smsg " "Generated suppressed messages file C:/Users/tarik/OneDrive/햞ea de Trabalho/Arquivos_System/DE2_115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398418206 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688398418322 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 03 12:33:38 2023 " "Processing ended: Mon Jul 03 12:33:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688398418322 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688398418322 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688398418322 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398418322 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688398418999 ""}
