lib_name: bag240
cell_name: tb_filter
pins: [  ]
instances:
  I0:
    lib_name: bag240
    cell_name: filter
    instpins:
      vss:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      vdd:
        direction: inputOutput
        net_name: "net4"
        num_bits: 1
      outn:
        direction: output
        net_name: "net5"
        num_bits: 1
      outp:
        direction: output
        net_name: "net6"
        num_bits: 1
      vin:
        direction: input
        net_name: "net8"
        num_bits: 1
      vip:
        direction: input
        net_name: "net7"
        num_bits: 1
  V7:
    lib_name: analogLib
    cell_name: vsin
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "net8"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  V6:
    lib_name: analogLib
    cell_name: vsin
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "net7"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I2:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  I1:
    lib_name: analogLib
    cell_name: gnd
    instpins:
      gnd!:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
  C15:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net6"
        num_bits: 1
  C14:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net5"
        num_bits: 1
  V2:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "net4"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "gnd!"
        num_bits: 1
