Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Nov 18 12:51:46 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   115 |
|    Minimum number of control sets                        |   115 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   115 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    94 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             138 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           34 |
| Yes          | No                    | No                     |            2781 |          603 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------+-------------------+------------------+----------------+
| Clock Signal |             Enable Signal            |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------+-------------------+------------------+----------------+
|  clk         | fsm2/out[1]_i_1__5_n_0               |                   |                1 |              2 |
|  clk         | fsm1/fsm1_write_en                   |                   |                1 |              2 |
|  clk         | fsm10/fsm10_write_en                 |                   |                2 |              2 |
|  clk         | fsm0/fsm0_write_en                   |                   |                2 |              2 |
|  clk         | fsm/fsm_write_en                     |                   |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                   |                   |                1 |              2 |
|  clk         | fsm3/fsm3_write_en                   |                   |                1 |              2 |
|  clk         | fsm5/out[1]_i_1__21_n_0              |                   |                1 |              2 |
|  clk         | fsm6/out[1]_i_1__22_n_0              |                   |                1 |              2 |
|  clk         | fsm4/fsm4_write_en                   |                   |                2 |              3 |
|  clk         | fsm8/fsm8_write_en                   |                   |                1 |              3 |
|  clk         | fsm12/out[2]_i_1__5_n_0              |                   |                3 |              3 |
|  clk         | fsm11/out[2]_i_1__6_n_0              |                   |                2 |              3 |
|  clk         | fsm7/fsm7_write_en                   |                   |                1 |              3 |
|  clk         | fsm8/out_reg[2]_0[0]                 |                   |                1 |              4 |
|  clk         | fsm10/E[0]                           |                   |                1 |              4 |
|  clk         | fsm8/E[0]                            |                   |                1 |              4 |
|  clk         | fsm0/E[0]                            |                   |                2 |              4 |
|  clk         | fsm12/E[0]                           |                   |                1 |              4 |
|  clk         | fsm12/out_reg[1]_0[0]                |                   |                1 |              4 |
|  clk         | fsm12/out_reg[1]_1[0]                |                   |                1 |              4 |
|  clk         | j10/out_reg[1]_4                     |                   |               29 |             32 |
|  clk         | i10/out_reg[2]_5                     |                   |               24 |             32 |
|  clk         | j10/out_reg[0]_1                     |                   |               23 |             32 |
|  clk         | j10/out_reg[0]_2                     |                   |               29 |             32 |
|  clk         | j10/out_reg[0]_3                     |                   |               23 |             32 |
|  clk         | j10/out_reg[0]_4                     |                   |               25 |             32 |
|  clk         | j10/out_reg[1]_3                     |                   |               29 |             32 |
|  clk         | fsm7/A_read1_10_write_en             |                   |               11 |             32 |
|  clk         | i10/out_reg[2]_4                     |                   |               27 |             32 |
|  clk         | i10/out_reg[2]_3                     |                   |               26 |             32 |
|  clk         | i10/out_reg[2]_2                     |                   |               23 |             32 |
|  clk         | i00/out_reg[0]_9                     |                   |               27 |             32 |
|  clk         | i00/out_reg[0]_8                     |                   |               25 |             32 |
|  clk         | i00/out_reg[0]_7                     |                   |               28 |             32 |
|  clk         | i00/out_reg[0]_6                     |                   |               24 |             32 |
|  clk         | i00/out_reg[0]_5                     |                   |               28 |             32 |
|  clk         | i00/out_reg[0]_4                     |                   |               27 |             32 |
|  clk         | i00/out_reg[0]_11                    |                   |               24 |             32 |
|  clk         | i00/out_reg[0]_10                    |                   |               23 |             32 |
|  clk         | fsm7/tmp_int_read0_10_write_en       |                   |                9 |             32 |
|  clk         | y_sh_read0_0/y_sh_read0_0_write_en   |                   |                9 |             32 |
|  clk         | par_done_reg14/y0_10_write_en        |                   |                6 |             32 |
|  clk         | par_done_reg13/y0_00_write_en        |                   |               10 |             32 |
|  clk         | par_done_reg10/x_read0_10_write_en   |                   |               12 |             32 |
|  clk         | fsm3/out_reg[0]_2                    |                   |               14 |             32 |
|  clk         | fsm2/out_reg[0]_2                    |                   |               12 |             32 |
|  clk         | x0/x0_write_en                       |                   |                2 |             32 |
|  clk         | fsm/A_int_read0_0_write_en           |                   |               14 |             32 |
|  clk         | j10/out_reg[1]_5                     |                   |               22 |             32 |
|  clk         | fsm7/tmp_int_read0_00_write_en       |                   |                7 |             32 |
|  clk         | cond_computed15/out_reg[3]_7         |                   |               23 |             32 |
|  clk         | par_done_reg15/A_read1_00_write_en   |                   |                6 |             32 |
|  clk         | j10/out_reg[2]_3                     |                   |               26 |             32 |
|  clk         | j10/out_reg[2]_2                     |                   |               25 |             32 |
|  clk         | j10/out_reg[2]_1                     |                   |               27 |             32 |
|  clk         | j10/out_reg[2]_0                     |                   |               24 |             32 |
|  clk         | j10/out_reg[1]_6                     |                   |               26 |             32 |
|  clk         | par_done_reg7/out_reg[0]_12          |                   |               27 |             32 |
|  clk         | par_done_reg7/out_reg[2]_14          |                   |               24 |             32 |
|  clk         | par_done_reg7/out_reg[2]_13          |                   |               24 |             32 |
|  clk         | par_done_reg7/out_reg[2]_12          |                   |               27 |             32 |
|  clk         | par_done_reg7/out_reg[2]_11          |                   |               25 |             32 |
|  clk         | par_done_reg7/out_reg[2]_10          |                   |               26 |             32 |
|  clk         | par_done_reg7/out_reg[2]_1           |                   |               26 |             32 |
|  clk         | par_done_reg7/out_reg[2]_0           |                   |               25 |             32 |
|  clk         | par_done_reg7/out_reg[2]             |                   |               28 |             32 |
|  clk         | par_done_reg7/out_reg[0]_9           |                   |               27 |             32 |
|  clk         | par_done_reg7/out_reg[0]_8           |                   |               27 |             32 |
|  clk         | par_done_reg7/out_reg[0]_7           |                   |               25 |             32 |
|  clk         | par_done_reg7/out_reg[0]_6           |                   |               26 |             32 |
|  clk         | par_done_reg7/out_reg[0]_5           |                   |               23 |             32 |
|  clk         | cond_computed15/out_reg[3]_6         |                   |               27 |             32 |
|  clk         | par_done_reg7/out_reg[0]_11          |                   |               25 |             32 |
|  clk         | par_done_reg7/out_reg[0]_10          |                   |               27 |             32 |
|  clk         | par_done_reg7/A_read0_00_write_en    |                   |               10 |             32 |
|  clk         | x_sh_read0_0/x_sh_read0_0_write_en   |                   |                9 |             32 |
|  clk         | y1/y1_write_en                       |                   |                2 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en      |                   |                7 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en      |                   |               10 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en      |                   |               11 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en      |                   |                8 |             32 |
|  clk         | x_int_read0_0/x_int_read0_0_write_en |                   |                4 |             32 |
|  clk         | y0/y0_write_en                       |                   |                2 |             32 |
|  clk         | x1/x1_write_en                       |                   |                2 |             32 |
|  clk         | par_done_reg7/out_reg[2]_3           |                   |               29 |             32 |
|  clk         | cond_computed15/out_reg[3]_5         |                   |               23 |             32 |
|  clk         | cond_computed15/out_reg[3]_4         |                   |               24 |             32 |
|  clk         | cond_computed15/out_reg[3]_3         |                   |               25 |             32 |
|  clk         | cond_computed15/out_reg[3]_2         |                   |               29 |             32 |
|  clk         | cond_computed15/out_reg[3]_1         |                   |               23 |             32 |
|  clk         | cond_computed15/out_reg[3]_0         |                   |               29 |             32 |
|  clk         | cond_computed14/E[0]                 |                   |                8 |             32 |
|  clk         | par_done_reg9/x_read0_00_write_en    |                   |                8 |             32 |
|  clk         | par_done_reg8/A_read0_10_write_en    |                   |               13 |             32 |
|  clk         | par_done_reg7/out_reg[3]_6           |                   |               24 |             32 |
|  clk         | par_done_reg7/out_reg[3]_5           |                   |               27 |             32 |
|  clk         | par_done_reg7/out_reg[3]_4           |                   |               25 |             32 |
|  clk         | par_done_reg7/out_reg[3]_2           |                   |               23 |             32 |
|  clk         | par_done_reg7/out_reg[2]_2           |                   |               27 |             32 |
|  clk         | par_done_reg7/out_reg[2]_4           |                   |               26 |             32 |
|  clk         | par_done_reg7/out_reg[2]_5           |                   |               24 |             32 |
|  clk         | par_done_reg7/out_reg[2]_6           |                   |               25 |             32 |
|  clk         | par_done_reg7/out_reg[2]_7           |                   |               25 |             32 |
|  clk         | par_done_reg7/out_reg[2]_8           |                   |               27 |             32 |
|  clk         | par_done_reg7/out_reg[2]_9           |                   |               24 |             32 |
|  clk         | par_done_reg7/out_reg[3]             |                   |               26 |             32 |
|  clk         | par_done_reg7/out_reg[3]_0           |                   |               25 |             32 |
|  clk         | par_done_reg7/out_reg[3]_1           |                   |               25 |             32 |
|  clk         | par_done_reg7/out_reg[3]_3           |                   |               23 |             32 |
|  clk         |                                      | mult_pipe1/p_0_in |                9 |             51 |
|  clk         |                                      | mult_pipe2/p_0_in |                8 |             51 |
|  clk         |                                      | mult_pipe3/p_0_in |                7 |             51 |
|  clk         |                                      | mult_pipe0/p_0_in |               10 |             51 |
|  clk         |                                      |                   |               50 |            138 |
+--------------+--------------------------------------+-------------------+------------------+----------------+


