;redcode
;assert 1
	SPL 0, -2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, 0
	SUB @20, @4
	SUB 12, @10
	SUB -0, 100
	SUB -0, 100
	SLT 521, 0
	SUB -0, 900
	SPL 0
	MOV 521, 0
	SUB 240, @0
	SUB 521, 0
	SUB @0, @2
	SUB 210, 30
	SUB -0, 100
	SUB @127, 106
	SUB 401, <-1
	SUB 0, 90
	SUB @121, 106
	SUB -120, 39
	SUB @121, 106
	SUB -0, 100
	SUB #0, 0
	SPL -0, 900
	SPL -0, 900
	MOV -7, <-20
	SUB 1, <-1
	SUB @121, 103
	SUB -0, 900
	MOV 121, 0
	SUB @0, @2
	SUB -0, 100
	SUB @127, 106
	SUB -0, 100
	SUB 100, 9
	JMZ <171, 104
	SUB 100, 9
	MOV -1, <-20
	SUB 100, 9
	SUB 100, 9
	SUB 100, 9
	ADD 210, 60
	SPL 0, -2
	CMP -207, <-120
	MOV -1, <-20
	SUB #0, 0
	DJN -1, @-20
	SLT 121, 0
	SUB @20, @4
	SUB 12, @10
	SUB -0, 100
	SUB -0, 100
	SLT 521, 0
	SUB -0, 900
	SPL 0
	MOV 521, 0
	SUB 240, @0
