
NUCLEO-F411RE-LAB4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008dd8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  08008f78  08008f78  00018f78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009434  08009434  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  08009434  08009434  00019434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800943c  0800943c  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800943c  0800943c  0001943c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009440  08009440  00019440  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08009444  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000178  200001f8  0800963c  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  0800963c  00020370  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000df0d  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d85  00000000  00000000  0002e135  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c90  00000000  00000000  0002fec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bd8  00000000  00000000  00030b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000172cd  00000000  00000000  00031728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dea6  00000000  00000000  000489f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fd0a  00000000  00000000  0005689b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e65a5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a6c  00000000  00000000  000e65f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f8 	.word	0x200001f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008f60 	.word	0x08008f60

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	08008f60 	.word	0x08008f60

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	set_position = 0;
 800100c:	4b28      	ldr	r3, [pc, #160]	; (80010b0 <main+0xa8>)
 800100e:	f04f 0200 	mov.w	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
	position = 0;
 8001014:	4b27      	ldr	r3, [pc, #156]	; (80010b4 <main+0xac>)
 8001016:	f04f 0200 	mov.w	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800101c:	f000 fedc 	bl	8001dd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001020:	f000 f856 	bl	80010d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001024:	f000 fa28 	bl	8001478 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001028:	f000 f9fc 	bl	8001424 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800102c:	f000 f8b8 	bl	80011a0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001030:	f000 f956 	bl	80012e0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001034:	f000 f9a8 	bl	8001388 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8001038:	481f      	ldr	r0, [pc, #124]	; (80010b8 <main+0xb0>)
 800103a:	f001 fed7 	bl	8002dec <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800103e:	2100      	movs	r1, #0
 8001040:	481d      	ldr	r0, [pc, #116]	; (80010b8 <main+0xb0>)
 8001042:	f001 ffe9 	bl	8003018 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 || TIM_CHANNEL_2);
 8001046:	2101      	movs	r1, #1
 8001048:	481c      	ldr	r0, [pc, #112]	; (80010bc <main+0xb4>)
 800104a:	f002 f93b 	bl	80032c4 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 800104e:	481c      	ldr	r0, [pc, #112]	; (80010c0 <main+0xb8>)
 8001050:	f001 ff26 	bl	8002ea0 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  PID1.Kp = 20000;
 8001054:	4b1b      	ldr	r3, [pc, #108]	; (80010c4 <main+0xbc>)
 8001056:	4a1c      	ldr	r2, [pc, #112]	; (80010c8 <main+0xc0>)
 8001058:	601a      	str	r2, [r3, #0]
  PID1.Ki = 0;
 800105a:	4b1a      	ldr	r3, [pc, #104]	; (80010c4 <main+0xbc>)
 800105c:	f04f 0200 	mov.w	r2, #0
 8001060:	605a      	str	r2, [r3, #4]
  PID1.Kd = 100;
 8001062:	4b18      	ldr	r3, [pc, #96]	; (80010c4 <main+0xbc>)
 8001064:	4a19      	ldr	r2, [pc, #100]	; (80010cc <main+0xc4>)
 8001066:	609a      	str	r2, [r3, #8]
  PID1.Satuation = __HAL_TIM_GET_AUTORELOAD(&htim1) + 1;
 8001068:	4b13      	ldr	r3, [pc, #76]	; (80010b8 <main+0xb0>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800106e:	b29b      	uxth	r3, r3
 8001070:	3301      	adds	r3, #1
 8001072:	b29a      	uxth	r2, r3
 8001074:	4b13      	ldr	r3, [pc, #76]	; (80010c4 <main+0xbc>)
 8001076:	819a      	strh	r2, [r3, #12]
  PID1.dt = (__HAL_TIM_GET_AUTORELOAD(&htim3) + 1) * (2) / (100 * 1.0e6);
 8001078:	4b11      	ldr	r3, [pc, #68]	; (80010c0 <main+0xb8>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800107e:	3301      	adds	r3, #1
 8001080:	005b      	lsls	r3, r3, #1
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff fa46 	bl	8000514 <__aeabi_ui2d>
 8001088:	a307      	add	r3, pc, #28	; (adr r3, 80010a8 <main+0xa0>)
 800108a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800108e:	f7ff fbe5 	bl	800085c <__aeabi_ddiv>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	4610      	mov	r0, r2
 8001098:	4619      	mov	r1, r3
 800109a:	f7ff fdad 	bl	8000bf8 <__aeabi_d2f>
 800109e:	4603      	mov	r3, r0
 80010a0:	4a08      	ldr	r2, [pc, #32]	; (80010c4 <main+0xbc>)
 80010a2:	6113      	str	r3, [r2, #16]

  while (1)
 80010a4:	e7fe      	b.n	80010a4 <main+0x9c>
 80010a6:	bf00      	nop
 80010a8:	00000000 	.word	0x00000000
 80010ac:	4197d784 	.word	0x4197d784
 80010b0:	20000344 	.word	0x20000344
 80010b4:	20000348 	.word	0x20000348
 80010b8:	20000214 	.word	0x20000214
 80010bc:	2000025c 	.word	0x2000025c
 80010c0:	200002a4 	.word	0x200002a4
 80010c4:	20000330 	.word	0x20000330
 80010c8:	469c4000 	.word	0x469c4000
 80010cc:	42c80000 	.word	0x42c80000

080010d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b094      	sub	sp, #80	; 0x50
 80010d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010d6:	f107 0320 	add.w	r3, r7, #32
 80010da:	2230      	movs	r2, #48	; 0x30
 80010dc:	2100      	movs	r1, #0
 80010de:	4618      	mov	r0, r3
 80010e0:	f003 fac4 	bl	800466c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010e4:	f107 030c 	add.w	r3, r7, #12
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010f4:	2300      	movs	r3, #0
 80010f6:	60bb      	str	r3, [r7, #8]
 80010f8:	4b27      	ldr	r3, [pc, #156]	; (8001198 <SystemClock_Config+0xc8>)
 80010fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fc:	4a26      	ldr	r2, [pc, #152]	; (8001198 <SystemClock_Config+0xc8>)
 80010fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001102:	6413      	str	r3, [r2, #64]	; 0x40
 8001104:	4b24      	ldr	r3, [pc, #144]	; (8001198 <SystemClock_Config+0xc8>)
 8001106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001108:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800110c:	60bb      	str	r3, [r7, #8]
 800110e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001110:	2300      	movs	r3, #0
 8001112:	607b      	str	r3, [r7, #4]
 8001114:	4b21      	ldr	r3, [pc, #132]	; (800119c <SystemClock_Config+0xcc>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a20      	ldr	r2, [pc, #128]	; (800119c <SystemClock_Config+0xcc>)
 800111a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800111e:	6013      	str	r3, [r2, #0]
 8001120:	4b1e      	ldr	r3, [pc, #120]	; (800119c <SystemClock_Config+0xcc>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001128:	607b      	str	r3, [r7, #4]
 800112a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800112c:	2302      	movs	r3, #2
 800112e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001130:	2301      	movs	r3, #1
 8001132:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001134:	2310      	movs	r3, #16
 8001136:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001138:	2302      	movs	r3, #2
 800113a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800113c:	2300      	movs	r3, #0
 800113e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001140:	2308      	movs	r3, #8
 8001142:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001144:	2364      	movs	r3, #100	; 0x64
 8001146:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001148:	2302      	movs	r3, #2
 800114a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800114c:	2304      	movs	r3, #4
 800114e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001150:	f107 0320 	add.w	r3, r7, #32
 8001154:	4618      	mov	r0, r3
 8001156:	f001 f961 	bl	800241c <HAL_RCC_OscConfig>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001160:	f000 fa5e 	bl	8001620 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001164:	230f      	movs	r3, #15
 8001166:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001168:	2302      	movs	r3, #2
 800116a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800116c:	2300      	movs	r3, #0
 800116e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001170:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001174:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800117a:	f107 030c 	add.w	r3, r7, #12
 800117e:	2103      	movs	r1, #3
 8001180:	4618      	mov	r0, r3
 8001182:	f001 fbc3 	bl	800290c <HAL_RCC_ClockConfig>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800118c:	f000 fa48 	bl	8001620 <Error_Handler>
  }
}
 8001190:	bf00      	nop
 8001192:	3750      	adds	r7, #80	; 0x50
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40023800 	.word	0x40023800
 800119c:	40007000 	.word	0x40007000

080011a0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b096      	sub	sp, #88	; 0x58
 80011a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011a6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]
 80011b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
 80011bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
 80011c6:	605a      	str	r2, [r3, #4]
 80011c8:	609a      	str	r2, [r3, #8]
 80011ca:	60da      	str	r2, [r3, #12]
 80011cc:	611a      	str	r2, [r3, #16]
 80011ce:	615a      	str	r2, [r3, #20]
 80011d0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011d2:	1d3b      	adds	r3, r7, #4
 80011d4:	2220      	movs	r2, #32
 80011d6:	2100      	movs	r1, #0
 80011d8:	4618      	mov	r0, r3
 80011da:	f003 fa47 	bl	800466c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011de:	4b3e      	ldr	r3, [pc, #248]	; (80012d8 <MX_TIM1_Init+0x138>)
 80011e0:	4a3e      	ldr	r2, [pc, #248]	; (80012dc <MX_TIM1_Init+0x13c>)
 80011e2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1 - 1;
 80011e4:	4b3c      	ldr	r3, [pc, #240]	; (80012d8 <MX_TIM1_Init+0x138>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011ea:	4b3b      	ldr	r3, [pc, #236]	; (80012d8 <MX_TIM1_Init+0x138>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50000 - 1;
 80011f0:	4b39      	ldr	r3, [pc, #228]	; (80012d8 <MX_TIM1_Init+0x138>)
 80011f2:	f24c 324f 	movw	r2, #49999	; 0xc34f
 80011f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011f8:	4b37      	ldr	r3, [pc, #220]	; (80012d8 <MX_TIM1_Init+0x138>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011fe:	4b36      	ldr	r3, [pc, #216]	; (80012d8 <MX_TIM1_Init+0x138>)
 8001200:	2200      	movs	r2, #0
 8001202:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001204:	4b34      	ldr	r3, [pc, #208]	; (80012d8 <MX_TIM1_Init+0x138>)
 8001206:	2200      	movs	r2, #0
 8001208:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800120a:	4833      	ldr	r0, [pc, #204]	; (80012d8 <MX_TIM1_Init+0x138>)
 800120c:	f001 fd9e 	bl	8002d4c <HAL_TIM_Base_Init>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001216:	f000 fa03 	bl	8001620 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800121a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800121e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001220:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001224:	4619      	mov	r1, r3
 8001226:	482c      	ldr	r0, [pc, #176]	; (80012d8 <MX_TIM1_Init+0x138>)
 8001228:	f002 faa4 	bl	8003774 <HAL_TIM_ConfigClockSource>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001232:	f000 f9f5 	bl	8001620 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001236:	4828      	ldr	r0, [pc, #160]	; (80012d8 <MX_TIM1_Init+0x138>)
 8001238:	f001 fe94 	bl	8002f64 <HAL_TIM_PWM_Init>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001242:	f000 f9ed 	bl	8001620 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001246:	2300      	movs	r3, #0
 8001248:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800124a:	2300      	movs	r3, #0
 800124c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800124e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001252:	4619      	mov	r1, r3
 8001254:	4820      	ldr	r0, [pc, #128]	; (80012d8 <MX_TIM1_Init+0x138>)
 8001256:	f002 fe49 	bl	8003eec <HAL_TIMEx_MasterConfigSynchronization>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001260:	f000 f9de 	bl	8001620 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001264:	2360      	movs	r3, #96	; 0x60
 8001266:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001268:	2300      	movs	r3, #0
 800126a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800126c:	2300      	movs	r3, #0
 800126e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001270:	2300      	movs	r3, #0
 8001272:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001274:	2300      	movs	r3, #0
 8001276:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001278:	2300      	movs	r3, #0
 800127a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800127c:	2300      	movs	r3, #0
 800127e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001280:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001284:	2200      	movs	r2, #0
 8001286:	4619      	mov	r1, r3
 8001288:	4813      	ldr	r0, [pc, #76]	; (80012d8 <MX_TIM1_Init+0x138>)
 800128a:	f002 f9b1 	bl	80035f0 <HAL_TIM_PWM_ConfigChannel>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001294:	f000 f9c4 	bl	8001620 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001298:	2300      	movs	r3, #0
 800129a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800129c:	2300      	movs	r3, #0
 800129e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80012a0:	2300      	movs	r3, #0
 80012a2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80012a4:	2300      	movs	r3, #0
 80012a6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80012a8:	2300      	movs	r3, #0
 80012aa:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80012ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012b0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80012b2:	2300      	movs	r3, #0
 80012b4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80012b6:	1d3b      	adds	r3, r7, #4
 80012b8:	4619      	mov	r1, r3
 80012ba:	4807      	ldr	r0, [pc, #28]	; (80012d8 <MX_TIM1_Init+0x138>)
 80012bc:	f002 fe84 	bl	8003fc8 <HAL_TIMEx_ConfigBreakDeadTime>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80012c6:	f000 f9ab 	bl	8001620 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80012ca:	4803      	ldr	r0, [pc, #12]	; (80012d8 <MX_TIM1_Init+0x138>)
 80012cc:	f000 fbcc 	bl	8001a68 <HAL_TIM_MspPostInit>

}
 80012d0:	bf00      	nop
 80012d2:	3758      	adds	r7, #88	; 0x58
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20000214 	.word	0x20000214
 80012dc:	40010000 	.word	0x40010000

080012e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b08c      	sub	sp, #48	; 0x30
 80012e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012e6:	f107 030c 	add.w	r3, r7, #12
 80012ea:	2224      	movs	r2, #36	; 0x24
 80012ec:	2100      	movs	r1, #0
 80012ee:	4618      	mov	r0, r3
 80012f0:	f003 f9bc 	bl	800466c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012f4:	1d3b      	adds	r3, r7, #4
 80012f6:	2200      	movs	r2, #0
 80012f8:	601a      	str	r2, [r3, #0]
 80012fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012fc:	4b21      	ldr	r3, [pc, #132]	; (8001384 <MX_TIM2_Init+0xa4>)
 80012fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001302:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001304:	4b1f      	ldr	r3, [pc, #124]	; (8001384 <MX_TIM2_Init+0xa4>)
 8001306:	2200      	movs	r2, #0
 8001308:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800130a:	4b1e      	ldr	r3, [pc, #120]	; (8001384 <MX_TIM2_Init+0xa4>)
 800130c:	2200      	movs	r2, #0
 800130e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001310:	4b1c      	ldr	r3, [pc, #112]	; (8001384 <MX_TIM2_Init+0xa4>)
 8001312:	f04f 32ff 	mov.w	r2, #4294967295
 8001316:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001318:	4b1a      	ldr	r3, [pc, #104]	; (8001384 <MX_TIM2_Init+0xa4>)
 800131a:	2200      	movs	r2, #0
 800131c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800131e:	4b19      	ldr	r3, [pc, #100]	; (8001384 <MX_TIM2_Init+0xa4>)
 8001320:	2200      	movs	r2, #0
 8001322:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001324:	2303      	movs	r3, #3
 8001326:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001328:	2300      	movs	r3, #0
 800132a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800132c:	2301      	movs	r3, #1
 800132e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001330:	2300      	movs	r3, #0
 8001332:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001338:	2300      	movs	r3, #0
 800133a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800133c:	2301      	movs	r3, #1
 800133e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001340:	2300      	movs	r3, #0
 8001342:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001344:	2300      	movs	r3, #0
 8001346:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001348:	f107 030c 	add.w	r3, r7, #12
 800134c:	4619      	mov	r1, r3
 800134e:	480d      	ldr	r0, [pc, #52]	; (8001384 <MX_TIM2_Init+0xa4>)
 8001350:	f001 ff12 	bl	8003178 <HAL_TIM_Encoder_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800135a:	f000 f961 	bl	8001620 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800135e:	2300      	movs	r3, #0
 8001360:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001362:	2300      	movs	r3, #0
 8001364:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001366:	1d3b      	adds	r3, r7, #4
 8001368:	4619      	mov	r1, r3
 800136a:	4806      	ldr	r0, [pc, #24]	; (8001384 <MX_TIM2_Init+0xa4>)
 800136c:	f002 fdbe 	bl	8003eec <HAL_TIMEx_MasterConfigSynchronization>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001376:	f000 f953 	bl	8001620 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800137a:	bf00      	nop
 800137c:	3730      	adds	r7, #48	; 0x30
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	2000025c 	.word	0x2000025c

08001388 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800138e:	f107 0308 	add.w	r3, r7, #8
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]
 800139a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800139c:	463b      	mov	r3, r7
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013a4:	4b1d      	ldr	r3, [pc, #116]	; (800141c <MX_TIM3_Init+0x94>)
 80013a6:	4a1e      	ldr	r2, [pc, #120]	; (8001420 <MX_TIM3_Init+0x98>)
 80013a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2 - 1;
 80013aa:	4b1c      	ldr	r3, [pc, #112]	; (800141c <MX_TIM3_Init+0x94>)
 80013ac:	2201      	movs	r2, #1
 80013ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b0:	4b1a      	ldr	r3, [pc, #104]	; (800141c <MX_TIM3_Init+0x94>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50000 - 1;
 80013b6:	4b19      	ldr	r3, [pc, #100]	; (800141c <MX_TIM3_Init+0x94>)
 80013b8:	f24c 324f 	movw	r2, #49999	; 0xc34f
 80013bc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013be:	4b17      	ldr	r3, [pc, #92]	; (800141c <MX_TIM3_Init+0x94>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013c4:	4b15      	ldr	r3, [pc, #84]	; (800141c <MX_TIM3_Init+0x94>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013ca:	4814      	ldr	r0, [pc, #80]	; (800141c <MX_TIM3_Init+0x94>)
 80013cc:	f001 fcbe 	bl	8002d4c <HAL_TIM_Base_Init>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80013d6:	f000 f923 	bl	8001620 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013e0:	f107 0308 	add.w	r3, r7, #8
 80013e4:	4619      	mov	r1, r3
 80013e6:	480d      	ldr	r0, [pc, #52]	; (800141c <MX_TIM3_Init+0x94>)
 80013e8:	f002 f9c4 	bl	8003774 <HAL_TIM_ConfigClockSource>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80013f2:	f000 f915 	bl	8001620 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013f6:	2300      	movs	r3, #0
 80013f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013fa:	2300      	movs	r3, #0
 80013fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013fe:	463b      	mov	r3, r7
 8001400:	4619      	mov	r1, r3
 8001402:	4806      	ldr	r0, [pc, #24]	; (800141c <MX_TIM3_Init+0x94>)
 8001404:	f002 fd72 	bl	8003eec <HAL_TIMEx_MasterConfigSynchronization>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800140e:	f000 f907 	bl	8001620 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001412:	bf00      	nop
 8001414:	3718      	adds	r7, #24
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	200002a4 	.word	0x200002a4
 8001420:	40000400 	.word	0x40000400

08001424 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001428:	4b11      	ldr	r3, [pc, #68]	; (8001470 <MX_USART2_UART_Init+0x4c>)
 800142a:	4a12      	ldr	r2, [pc, #72]	; (8001474 <MX_USART2_UART_Init+0x50>)
 800142c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800142e:	4b10      	ldr	r3, [pc, #64]	; (8001470 <MX_USART2_UART_Init+0x4c>)
 8001430:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001434:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001436:	4b0e      	ldr	r3, [pc, #56]	; (8001470 <MX_USART2_UART_Init+0x4c>)
 8001438:	2200      	movs	r2, #0
 800143a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800143c:	4b0c      	ldr	r3, [pc, #48]	; (8001470 <MX_USART2_UART_Init+0x4c>)
 800143e:	2200      	movs	r2, #0
 8001440:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001442:	4b0b      	ldr	r3, [pc, #44]	; (8001470 <MX_USART2_UART_Init+0x4c>)
 8001444:	2200      	movs	r2, #0
 8001446:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001448:	4b09      	ldr	r3, [pc, #36]	; (8001470 <MX_USART2_UART_Init+0x4c>)
 800144a:	220c      	movs	r2, #12
 800144c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800144e:	4b08      	ldr	r3, [pc, #32]	; (8001470 <MX_USART2_UART_Init+0x4c>)
 8001450:	2200      	movs	r2, #0
 8001452:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001454:	4b06      	ldr	r3, [pc, #24]	; (8001470 <MX_USART2_UART_Init+0x4c>)
 8001456:	2200      	movs	r2, #0
 8001458:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800145a:	4805      	ldr	r0, [pc, #20]	; (8001470 <MX_USART2_UART_Init+0x4c>)
 800145c:	f002 fe1a 	bl	8004094 <HAL_UART_Init>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001466:	f000 f8db 	bl	8001620 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	200002ec 	.word	0x200002ec
 8001474:	40004400 	.word	0x40004400

08001478 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08a      	sub	sp, #40	; 0x28
 800147c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147e:	f107 0314 	add.w	r3, r7, #20
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	605a      	str	r2, [r3, #4]
 8001488:	609a      	str	r2, [r3, #8]
 800148a:	60da      	str	r2, [r3, #12]
 800148c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	613b      	str	r3, [r7, #16]
 8001492:	4b38      	ldr	r3, [pc, #224]	; (8001574 <MX_GPIO_Init+0xfc>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	4a37      	ldr	r2, [pc, #220]	; (8001574 <MX_GPIO_Init+0xfc>)
 8001498:	f043 0304 	orr.w	r3, r3, #4
 800149c:	6313      	str	r3, [r2, #48]	; 0x30
 800149e:	4b35      	ldr	r3, [pc, #212]	; (8001574 <MX_GPIO_Init+0xfc>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a2:	f003 0304 	and.w	r3, r3, #4
 80014a6:	613b      	str	r3, [r7, #16]
 80014a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	60fb      	str	r3, [r7, #12]
 80014ae:	4b31      	ldr	r3, [pc, #196]	; (8001574 <MX_GPIO_Init+0xfc>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	4a30      	ldr	r2, [pc, #192]	; (8001574 <MX_GPIO_Init+0xfc>)
 80014b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014b8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ba:	4b2e      	ldr	r3, [pc, #184]	; (8001574 <MX_GPIO_Init+0xfc>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	60bb      	str	r3, [r7, #8]
 80014ca:	4b2a      	ldr	r3, [pc, #168]	; (8001574 <MX_GPIO_Init+0xfc>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	4a29      	ldr	r2, [pc, #164]	; (8001574 <MX_GPIO_Init+0xfc>)
 80014d0:	f043 0301 	orr.w	r3, r3, #1
 80014d4:	6313      	str	r3, [r2, #48]	; 0x30
 80014d6:	4b27      	ldr	r3, [pc, #156]	; (8001574 <MX_GPIO_Init+0xfc>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	60bb      	str	r3, [r7, #8]
 80014e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	607b      	str	r3, [r7, #4]
 80014e6:	4b23      	ldr	r3, [pc, #140]	; (8001574 <MX_GPIO_Init+0xfc>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	4a22      	ldr	r2, [pc, #136]	; (8001574 <MX_GPIO_Init+0xfc>)
 80014ec:	f043 0302 	orr.w	r3, r3, #2
 80014f0:	6313      	str	r3, [r2, #48]	; 0x30
 80014f2:	4b20      	ldr	r3, [pc, #128]	; (8001574 <MX_GPIO_Init+0xfc>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	607b      	str	r3, [r7, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80014fe:	2200      	movs	r2, #0
 8001500:	2120      	movs	r1, #32
 8001502:	481d      	ldr	r0, [pc, #116]	; (8001578 <MX_GPIO_Init+0x100>)
 8001504:	f000 ff70 	bl	80023e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AIN1_Pin|AIN2_Pin, GPIO_PIN_RESET);
 8001508:	2200      	movs	r2, #0
 800150a:	f44f 6182 	mov.w	r1, #1040	; 0x410
 800150e:	481b      	ldr	r0, [pc, #108]	; (800157c <MX_GPIO_Init+0x104>)
 8001510:	f000 ff6a 	bl	80023e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001514:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001518:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800151a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800151e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001520:	2300      	movs	r3, #0
 8001522:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001524:	f107 0314 	add.w	r3, r7, #20
 8001528:	4619      	mov	r1, r3
 800152a:	4815      	ldr	r0, [pc, #84]	; (8001580 <MX_GPIO_Init+0x108>)
 800152c:	f000 fdd8 	bl	80020e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001530:	2320      	movs	r3, #32
 8001532:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001534:	2301      	movs	r3, #1
 8001536:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001538:	2300      	movs	r3, #0
 800153a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800153c:	2300      	movs	r3, #0
 800153e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001540:	f107 0314 	add.w	r3, r7, #20
 8001544:	4619      	mov	r1, r3
 8001546:	480c      	ldr	r0, [pc, #48]	; (8001578 <MX_GPIO_Init+0x100>)
 8001548:	f000 fdca 	bl	80020e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN1_Pin AIN2_Pin */
  GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 800154c:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8001550:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001552:	2301      	movs	r3, #1
 8001554:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001556:	2300      	movs	r3, #0
 8001558:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155a:	2300      	movs	r3, #0
 800155c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800155e:	f107 0314 	add.w	r3, r7, #20
 8001562:	4619      	mov	r1, r3
 8001564:	4805      	ldr	r0, [pc, #20]	; (800157c <MX_GPIO_Init+0x104>)
 8001566:	f000 fdbb 	bl	80020e0 <HAL_GPIO_Init>

}
 800156a:	bf00      	nop
 800156c:	3728      	adds	r7, #40	; 0x28
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40023800 	.word	0x40023800
 8001578:	40020000 	.word	0x40020000
 800157c:	40020400 	.word	0x40020400
 8001580:	40020800 	.word	0x40020800

08001584 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001586:	b091      	sub	sp, #68	; 0x44
 8001588:	af0e      	add	r7, sp, #56	; 0x38
 800158a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a1d      	ldr	r2, [pc, #116]	; (8001608 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d133      	bne.n	80015fe <HAL_TIM_PeriodElapsedCallback+0x7a>
	{
		position = MotorReadPosition(htim2);
 8001596:	4e1d      	ldr	r6, [pc, #116]	; (800160c <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001598:	466d      	mov	r5, sp
 800159a:	f106 0410 	add.w	r4, r6, #16
 800159e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015aa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015ae:	e885 0003 	stmia.w	r5, {r0, r1}
 80015b2:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80015b6:	f000 f8b1 	bl	800171c <MotorReadPosition>
 80015ba:	eef0 7a40 	vmov.f32	s15, s0
 80015be:	4b14      	ldr	r3, [pc, #80]	; (8001610 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80015c0:	edc3 7a00 	vstr	s15, [r3]
		MotorSetDuty(M1, ComputePID(PID1, set_position - position));
 80015c4:	4b13      	ldr	r3, [pc, #76]	; (8001614 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80015c6:	ed93 7a00 	vldr	s14, [r3]
 80015ca:	4b11      	ldr	r3, [pc, #68]	; (8001610 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80015cc:	edd3 7a00 	vldr	s15, [r3]
 80015d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015d4:	4b10      	ldr	r3, [pc, #64]	; (8001618 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80015d6:	691a      	ldr	r2, [r3, #16]
 80015d8:	9200      	str	r2, [sp, #0]
 80015da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015dc:	eeb0 0a67 	vmov.f32	s0, s15
 80015e0:	f000 f8ca 	bl	8001778 <ComputePID>
 80015e4:	4602      	mov	r2, r0
 80015e6:	4b0d      	ldr	r3, [pc, #52]	; (800161c <HAL_TIM_PeriodElapsedCallback+0x98>)
 80015e8:	9202      	str	r2, [sp, #8]
 80015ea:	466c      	mov	r4, sp
 80015ec:	f103 0210 	add.w	r2, r3, #16
 80015f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015f4:	e884 0003 	stmia.w	r4, {r0, r1}
 80015f8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015fa:	f000 f816 	bl	800162a <MotorSetDuty>
	}
}
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001606:	bf00      	nop
 8001608:	40000400 	.word	0x40000400
 800160c:	2000025c 	.word	0x2000025c
 8001610:	20000348 	.word	0x20000348
 8001614:	20000344 	.word	0x20000344
 8001618:	20000330 	.word	0x20000330
 800161c:	20000000 	.word	0x20000000

08001620 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001624:	b672      	cpsid	i
}
 8001626:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001628:	e7fe      	b.n	8001628 <Error_Handler+0x8>

0800162a <MotorSetDuty>:

// USER DEFINE VARIABLE BEGIN

// USER DEFINE FUNCTION BEGIN
void MotorSetDuty(MOTOR_Structure Mx, int32_t DutyCycle)
{
 800162a:	b084      	sub	sp, #16
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0
 8001630:	f107 0c08 	add.w	ip, r7, #8
 8001634:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if (DutyCycle >= 0) {
 8001638:	6a3b      	ldr	r3, [r7, #32]
 800163a:	2b00      	cmp	r3, #0
 800163c:	db2f      	blt.n	800169e <MotorSetDuty+0x74>
		HAL_GPIO_WritePin(Mx.I1.Port, Mx.I1.Pin, GPIO_PIN_SET);
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	8ab9      	ldrh	r1, [r7, #20]
 8001642:	2201      	movs	r2, #1
 8001644:	4618      	mov	r0, r3
 8001646:	f000 fecf 	bl	80023e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Mx.I2.Port, Mx.I2.Pin, GPIO_PIN_RESET);
 800164a:	69bb      	ldr	r3, [r7, #24]
 800164c:	8bb9      	ldrh	r1, [r7, #28]
 800164e:	2200      	movs	r2, #0
 8001650:	4618      	mov	r0, r3
 8001652:	f000 fec9 	bl	80023e8 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(Mx.htim, Mx.TIM_CHANNEL, (uint16_t) DutyCycle);
 8001656:	89bb      	ldrh	r3, [r7, #12]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d105      	bne.n	8001668 <MotorSetDuty+0x3e>
 800165c:	6a3b      	ldr	r3, [r7, #32]
 800165e:	b29a      	uxth	r2, r3
 8001660:	68bb      	ldr	r3, [r7, #8]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	635a      	str	r2, [r3, #52]	; 0x34
	} else {
		HAL_GPIO_WritePin(Mx.I1.Port, Mx.I1.Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(Mx.I2.Port, Mx.I2.Pin, GPIO_PIN_SET);
		__HAL_TIM_SET_COMPARE(Mx.htim, Mx.TIM_CHANNEL, (uint16_t) (-1 * DutyCycle));
	}
}
 8001666:	e052      	b.n	800170e <MotorSetDuty+0xe4>
		__HAL_TIM_SET_COMPARE(Mx.htim, Mx.TIM_CHANNEL, (uint16_t) DutyCycle);
 8001668:	89bb      	ldrh	r3, [r7, #12]
 800166a:	2b04      	cmp	r3, #4
 800166c:	d106      	bne.n	800167c <MotorSetDuty+0x52>
 800166e:	6a3b      	ldr	r3, [r7, #32]
 8001670:	b299      	uxth	r1, r3
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	460b      	mov	r3, r1
 8001678:	6393      	str	r3, [r2, #56]	; 0x38
 800167a:	e048      	b.n	800170e <MotorSetDuty+0xe4>
 800167c:	89bb      	ldrh	r3, [r7, #12]
 800167e:	2b08      	cmp	r3, #8
 8001680:	d106      	bne.n	8001690 <MotorSetDuty+0x66>
 8001682:	6a3b      	ldr	r3, [r7, #32]
 8001684:	b299      	uxth	r1, r3
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	460b      	mov	r3, r1
 800168c:	63d3      	str	r3, [r2, #60]	; 0x3c
 800168e:	e03e      	b.n	800170e <MotorSetDuty+0xe4>
 8001690:	6a3b      	ldr	r3, [r7, #32]
 8001692:	b299      	uxth	r1, r3
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	460b      	mov	r3, r1
 800169a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800169c:	e037      	b.n	800170e <MotorSetDuty+0xe4>
		HAL_GPIO_WritePin(Mx.I1.Port, Mx.I1.Pin, GPIO_PIN_RESET);
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	8ab9      	ldrh	r1, [r7, #20]
 80016a2:	2200      	movs	r2, #0
 80016a4:	4618      	mov	r0, r3
 80016a6:	f000 fe9f 	bl	80023e8 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Mx.I2.Port, Mx.I2.Pin, GPIO_PIN_SET);
 80016aa:	69bb      	ldr	r3, [r7, #24]
 80016ac:	8bb9      	ldrh	r1, [r7, #28]
 80016ae:	2201      	movs	r2, #1
 80016b0:	4618      	mov	r0, r3
 80016b2:	f000 fe99 	bl	80023e8 <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(Mx.htim, Mx.TIM_CHANNEL, (uint16_t) (-1 * DutyCycle));
 80016b6:	89bb      	ldrh	r3, [r7, #12]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d107      	bne.n	80016cc <MotorSetDuty+0xa2>
 80016bc:	6a3b      	ldr	r3, [r7, #32]
 80016be:	b29b      	uxth	r3, r3
 80016c0:	425b      	negs	r3, r3
 80016c2:	b29a      	uxth	r2, r3
 80016c4:	68bb      	ldr	r3, [r7, #8]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	635a      	str	r2, [r3, #52]	; 0x34
}
 80016ca:	e020      	b.n	800170e <MotorSetDuty+0xe4>
		__HAL_TIM_SET_COMPARE(Mx.htim, Mx.TIM_CHANNEL, (uint16_t) (-1 * DutyCycle));
 80016cc:	89bb      	ldrh	r3, [r7, #12]
 80016ce:	2b04      	cmp	r3, #4
 80016d0:	d108      	bne.n	80016e4 <MotorSetDuty+0xba>
 80016d2:	6a3b      	ldr	r3, [r7, #32]
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	425b      	negs	r3, r3
 80016d8:	b299      	uxth	r1, r3
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	460b      	mov	r3, r1
 80016e0:	6393      	str	r3, [r2, #56]	; 0x38
}
 80016e2:	e014      	b.n	800170e <MotorSetDuty+0xe4>
		__HAL_TIM_SET_COMPARE(Mx.htim, Mx.TIM_CHANNEL, (uint16_t) (-1 * DutyCycle));
 80016e4:	89bb      	ldrh	r3, [r7, #12]
 80016e6:	2b08      	cmp	r3, #8
 80016e8:	d108      	bne.n	80016fc <MotorSetDuty+0xd2>
 80016ea:	6a3b      	ldr	r3, [r7, #32]
 80016ec:	b29b      	uxth	r3, r3
 80016ee:	425b      	negs	r3, r3
 80016f0:	b299      	uxth	r1, r3
 80016f2:	68bb      	ldr	r3, [r7, #8]
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	460b      	mov	r3, r1
 80016f8:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80016fa:	e008      	b.n	800170e <MotorSetDuty+0xe4>
		__HAL_TIM_SET_COMPARE(Mx.htim, Mx.TIM_CHANNEL, (uint16_t) (-1 * DutyCycle));
 80016fc:	6a3b      	ldr	r3, [r7, #32]
 80016fe:	b29b      	uxth	r3, r3
 8001700:	425b      	negs	r3, r3
 8001702:	b299      	uxth	r1, r3
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	460b      	mov	r3, r1
 800170a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800170c:	e7ff      	b.n	800170e <MotorSetDuty+0xe4>
 800170e:	bf00      	nop
 8001710:	46bd      	mov	sp, r7
 8001712:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001716:	b004      	add	sp, #16
 8001718:	4770      	bx	lr
	...

0800171c <MotorReadPosition>:

float MotorReadPosition(TIM_HandleTypeDef htimx)
{
 800171c:	b084      	sub	sp, #16
 800171e:	b580      	push	{r7, lr}
 8001720:	af00      	add	r7, sp, #0
 8001722:	f107 0c08 	add.w	ip, r7, #8
 8001726:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	return ((int32_t) __HAL_TIM_GET_COUNTER(&htimx)) * 360.0 / (4.0 * GEAR_RATIO * PULSE_PER_REVOLUTION);
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800172e:	4618      	mov	r0, r3
 8001730:	f7fe ff00 	bl	8000534 <__aeabi_i2d>
 8001734:	f04f 0200 	mov.w	r2, #0
 8001738:	4b0d      	ldr	r3, [pc, #52]	; (8001770 <MotorReadPosition+0x54>)
 800173a:	f7fe ff65 	bl	8000608 <__aeabi_dmul>
 800173e:	4602      	mov	r2, r0
 8001740:	460b      	mov	r3, r1
 8001742:	4610      	mov	r0, r2
 8001744:	4619      	mov	r1, r3
 8001746:	f04f 0200 	mov.w	r2, #0
 800174a:	4b0a      	ldr	r3, [pc, #40]	; (8001774 <MotorReadPosition+0x58>)
 800174c:	f7ff f886 	bl	800085c <__aeabi_ddiv>
 8001750:	4602      	mov	r2, r0
 8001752:	460b      	mov	r3, r1
 8001754:	4610      	mov	r0, r2
 8001756:	4619      	mov	r1, r3
 8001758:	f7ff fa4e 	bl	8000bf8 <__aeabi_d2f>
 800175c:	4603      	mov	r3, r0
 800175e:	ee07 3a90 	vmov	s15, r3
}
 8001762:	eeb0 0a67 	vmov.f32	s0, s15
 8001766:	46bd      	mov	sp, r7
 8001768:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800176c:	b004      	add	sp, #16
 800176e:	4770      	bx	lr
 8001770:	40768000 	.word	0x40768000
 8001774:	40a80000 	.word	0x40a80000

08001778 <ComputePID>:

int32_t ComputePID(PID_Structure PIDx, float ek)
{
 8001778:	b084      	sub	sp, #16
 800177a:	b480      	push	{r7}
 800177c:	b083      	sub	sp, #12
 800177e:	af00      	add	r7, sp, #0
 8001780:	f107 0c10 	add.w	ip, r7, #16
 8001784:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8001788:	ed87 0a01 	vstr	s0, [r7, #4]
	static int32_t uk = 0;
	static float e_integral = 0;
	static float ek_1 = 0;

	if (ek > 360 / (2.0 * 4.0 * GEAR_RATIO * PULSE_PER_REVOLUTION) || ek < -360 / (2.0 * 4.0 * GEAR_RATIO * PULSE_PER_REVOLUTION))
 800178c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001790:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 80018fc <ComputePID+0x184>
 8001794:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800179c:	dc09      	bgt.n	80017b2 <ComputePID+0x3a>
 800179e:	edd7 7a01 	vldr	s15, [r7, #4]
 80017a2:	ed9f 7a57 	vldr	s14, [pc, #348]	; 8001900 <ComputePID+0x188>
 80017a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ae:	f140 8094 	bpl.w	80018da <ComputePID+0x162>
	{
		if (!((uk == PIDx.Satuation || (uk * -1) == PIDx.Satuation) && ((ek >= 0) && (e_integral >= 0) || (ek < 0) && (e_integral < 0)))) {
 80017b2:	8bbb      	ldrh	r3, [r7, #28]
 80017b4:	461a      	mov	r2, r3
 80017b6:	4b53      	ldr	r3, [pc, #332]	; (8001904 <ComputePID+0x18c>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d005      	beq.n	80017ca <ComputePID+0x52>
 80017be:	4b51      	ldr	r3, [pc, #324]	; (8001904 <ComputePID+0x18c>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	425b      	negs	r3, r3
 80017c4:	8bba      	ldrh	r2, [r7, #28]
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d13d      	bne.n	8001846 <ComputePID+0xce>
 80017ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80017ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d6:	bfac      	ite	ge
 80017d8:	2301      	movge	r3, #1
 80017da:	2300      	movlt	r3, #0
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	f083 0301 	eor.w	r3, r3, #1
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d10f      	bne.n	8001808 <ComputePID+0x90>
 80017e8:	4b47      	ldr	r3, [pc, #284]	; (8001908 <ComputePID+0x190>)
 80017ea:	edd3 7a00 	vldr	s15, [r3]
 80017ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f6:	bfac      	ite	ge
 80017f8:	2301      	movge	r3, #1
 80017fa:	2300      	movlt	r3, #0
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	f083 0301 	eor.w	r3, r3, #1
 8001802:	b2db      	uxtb	r3, r3
 8001804:	2b00      	cmp	r3, #0
 8001806:	d028      	beq.n	800185a <ComputePID+0xe2>
 8001808:	edd7 7a01 	vldr	s15, [r7, #4]
 800180c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001814:	bf4c      	ite	mi
 8001816:	2301      	movmi	r3, #1
 8001818:	2300      	movpl	r3, #0
 800181a:	b2db      	uxtb	r3, r3
 800181c:	f083 0301 	eor.w	r3, r3, #1
 8001820:	b2db      	uxtb	r3, r3
 8001822:	2b00      	cmp	r3, #0
 8001824:	d10f      	bne.n	8001846 <ComputePID+0xce>
 8001826:	4b38      	ldr	r3, [pc, #224]	; (8001908 <ComputePID+0x190>)
 8001828:	edd3 7a00 	vldr	s15, [r3]
 800182c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001834:	bf4c      	ite	mi
 8001836:	2301      	movmi	r3, #1
 8001838:	2300      	movpl	r3, #0
 800183a:	b2db      	uxtb	r3, r3
 800183c:	f083 0301 	eor.w	r3, r3, #1
 8001840:	b2db      	uxtb	r3, r3
 8001842:	2b00      	cmp	r3, #0
 8001844:	d009      	beq.n	800185a <ComputePID+0xe2>
			e_integral += ek;
 8001846:	4b30      	ldr	r3, [pc, #192]	; (8001908 <ComputePID+0x190>)
 8001848:	ed93 7a00 	vldr	s14, [r3]
 800184c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001850:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001854:	4b2c      	ldr	r3, [pc, #176]	; (8001908 <ComputePID+0x190>)
 8001856:	edc3 7a00 	vstr	s15, [r3]
		}

		uk = (PIDx.Kp * ek) + (PIDx.Ki * e_integral * PIDx.dt) + (PIDx.Kd * (ek - ek_1) / PIDx.dt);
 800185a:	ed97 7a04 	vldr	s14, [r7, #16]
 800185e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001862:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001866:	edd7 6a05 	vldr	s13, [r7, #20]
 800186a:	4b27      	ldr	r3, [pc, #156]	; (8001908 <ComputePID+0x190>)
 800186c:	edd3 7a00 	vldr	s15, [r3]
 8001870:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001874:	edd7 7a08 	vldr	s15, [r7, #32]
 8001878:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800187c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001880:	edd7 6a06 	vldr	s13, [r7, #24]
 8001884:	4b21      	ldr	r3, [pc, #132]	; (800190c <ComputePID+0x194>)
 8001886:	edd3 7a00 	vldr	s15, [r3]
 800188a:	ed97 6a01 	vldr	s12, [r7, #4]
 800188e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001892:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8001896:	edd7 6a08 	vldr	s13, [r7, #32]
 800189a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800189e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018a6:	ee17 2a90 	vmov	r2, s15
 80018aa:	4b16      	ldr	r3, [pc, #88]	; (8001904 <ComputePID+0x18c>)
 80018ac:	601a      	str	r2, [r3, #0]

		if (uk > PIDx.Satuation) uk = PIDx.Satuation;
 80018ae:	8bbb      	ldrh	r3, [r7, #28]
 80018b0:	461a      	mov	r2, r3
 80018b2:	4b14      	ldr	r3, [pc, #80]	; (8001904 <ComputePID+0x18c>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	da04      	bge.n	80018c4 <ComputePID+0x14c>
 80018ba:	8bbb      	ldrh	r3, [r7, #28]
 80018bc:	461a      	mov	r2, r3
 80018be:	4b11      	ldr	r3, [pc, #68]	; (8001904 <ComputePID+0x18c>)
 80018c0:	601a      	str	r2, [r3, #0]
 80018c2:	e00e      	b.n	80018e2 <ComputePID+0x16a>
		else if (uk < -1 * PIDx.Satuation) uk = -1 * PIDx.Satuation;
 80018c4:	8bbb      	ldrh	r3, [r7, #28]
 80018c6:	425a      	negs	r2, r3
 80018c8:	4b0e      	ldr	r3, [pc, #56]	; (8001904 <ComputePID+0x18c>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	dd08      	ble.n	80018e2 <ComputePID+0x16a>
 80018d0:	8bbb      	ldrh	r3, [r7, #28]
 80018d2:	425b      	negs	r3, r3
 80018d4:	4a0b      	ldr	r2, [pc, #44]	; (8001904 <ComputePID+0x18c>)
 80018d6:	6013      	str	r3, [r2, #0]
		if (uk > PIDx.Satuation) uk = PIDx.Satuation;
 80018d8:	e003      	b.n	80018e2 <ComputePID+0x16a>
	}
	else
	{
		uk = 0;
 80018da:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <ComputePID+0x18c>)
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	e000      	b.n	80018e4 <ComputePID+0x16c>
		if (uk > PIDx.Satuation) uk = PIDx.Satuation;
 80018e2:	bf00      	nop
	}
	ek_1 = ek;
 80018e4:	4a09      	ldr	r2, [pc, #36]	; (800190c <ComputePID+0x194>)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6013      	str	r3, [r2, #0]
	return uk;
 80018ea:	4b06      	ldr	r3, [pc, #24]	; (8001904 <ComputePID+0x18c>)
 80018ec:	681b      	ldr	r3, [r3, #0]
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	370c      	adds	r7, #12
 80018f2:	46bd      	mov	sp, r7
 80018f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f8:	b004      	add	sp, #16
 80018fa:	4770      	bx	lr
 80018fc:	3d700000 	.word	0x3d700000
 8001900:	bd700000 	.word	0xbd700000
 8001904:	2000034c 	.word	0x2000034c
 8001908:	20000350 	.word	0x20000350
 800190c:	20000354 	.word	0x20000354

08001910 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	607b      	str	r3, [r7, #4]
 800191a:	4b10      	ldr	r3, [pc, #64]	; (800195c <HAL_MspInit+0x4c>)
 800191c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800191e:	4a0f      	ldr	r2, [pc, #60]	; (800195c <HAL_MspInit+0x4c>)
 8001920:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001924:	6453      	str	r3, [r2, #68]	; 0x44
 8001926:	4b0d      	ldr	r3, [pc, #52]	; (800195c <HAL_MspInit+0x4c>)
 8001928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800192a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800192e:	607b      	str	r3, [r7, #4]
 8001930:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001932:	2300      	movs	r3, #0
 8001934:	603b      	str	r3, [r7, #0]
 8001936:	4b09      	ldr	r3, [pc, #36]	; (800195c <HAL_MspInit+0x4c>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193a:	4a08      	ldr	r2, [pc, #32]	; (800195c <HAL_MspInit+0x4c>)
 800193c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001940:	6413      	str	r3, [r2, #64]	; 0x40
 8001942:	4b06      	ldr	r3, [pc, #24]	; (800195c <HAL_MspInit+0x4c>)
 8001944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800194a:	603b      	str	r3, [r7, #0]
 800194c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800194e:	2007      	movs	r0, #7
 8001950:	f000 fb84 	bl	800205c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001954:	bf00      	nop
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	40023800 	.word	0x40023800

08001960 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b084      	sub	sp, #16
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a18      	ldr	r2, [pc, #96]	; (80019d0 <HAL_TIM_Base_MspInit+0x70>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d10e      	bne.n	8001990 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	60fb      	str	r3, [r7, #12]
 8001976:	4b17      	ldr	r3, [pc, #92]	; (80019d4 <HAL_TIM_Base_MspInit+0x74>)
 8001978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197a:	4a16      	ldr	r2, [pc, #88]	; (80019d4 <HAL_TIM_Base_MspInit+0x74>)
 800197c:	f043 0301 	orr.w	r3, r3, #1
 8001980:	6453      	str	r3, [r2, #68]	; 0x44
 8001982:	4b14      	ldr	r3, [pc, #80]	; (80019d4 <HAL_TIM_Base_MspInit+0x74>)
 8001984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001986:	f003 0301 	and.w	r3, r3, #1
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800198e:	e01a      	b.n	80019c6 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a10      	ldr	r2, [pc, #64]	; (80019d8 <HAL_TIM_Base_MspInit+0x78>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d115      	bne.n	80019c6 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	60bb      	str	r3, [r7, #8]
 800199e:	4b0d      	ldr	r3, [pc, #52]	; (80019d4 <HAL_TIM_Base_MspInit+0x74>)
 80019a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a2:	4a0c      	ldr	r2, [pc, #48]	; (80019d4 <HAL_TIM_Base_MspInit+0x74>)
 80019a4:	f043 0302 	orr.w	r3, r3, #2
 80019a8:	6413      	str	r3, [r2, #64]	; 0x40
 80019aa:	4b0a      	ldr	r3, [pc, #40]	; (80019d4 <HAL_TIM_Base_MspInit+0x74>)
 80019ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ae:	f003 0302 	and.w	r3, r3, #2
 80019b2:	60bb      	str	r3, [r7, #8]
 80019b4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80019b6:	2200      	movs	r2, #0
 80019b8:	2100      	movs	r1, #0
 80019ba:	201d      	movs	r0, #29
 80019bc:	f000 fb59 	bl	8002072 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80019c0:	201d      	movs	r0, #29
 80019c2:	f000 fb72 	bl	80020aa <HAL_NVIC_EnableIRQ>
}
 80019c6:	bf00      	nop
 80019c8:	3710      	adds	r7, #16
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40010000 	.word	0x40010000
 80019d4:	40023800 	.word	0x40023800
 80019d8:	40000400 	.word	0x40000400

080019dc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b08a      	sub	sp, #40	; 0x28
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	60da      	str	r2, [r3, #12]
 80019f2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80019fc:	d12b      	bne.n	8001a56 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	613b      	str	r3, [r7, #16]
 8001a02:	4b17      	ldr	r3, [pc, #92]	; (8001a60 <HAL_TIM_Encoder_MspInit+0x84>)
 8001a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a06:	4a16      	ldr	r2, [pc, #88]	; (8001a60 <HAL_TIM_Encoder_MspInit+0x84>)
 8001a08:	f043 0301 	orr.w	r3, r3, #1
 8001a0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a0e:	4b14      	ldr	r3, [pc, #80]	; (8001a60 <HAL_TIM_Encoder_MspInit+0x84>)
 8001a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	613b      	str	r3, [r7, #16]
 8001a18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	4b10      	ldr	r3, [pc, #64]	; (8001a60 <HAL_TIM_Encoder_MspInit+0x84>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a22:	4a0f      	ldr	r2, [pc, #60]	; (8001a60 <HAL_TIM_Encoder_MspInit+0x84>)
 8001a24:	f043 0301 	orr.w	r3, r3, #1
 8001a28:	6313      	str	r3, [r2, #48]	; 0x30
 8001a2a:	4b0d      	ldr	r3, [pc, #52]	; (8001a60 <HAL_TIM_Encoder_MspInit+0x84>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2e:	f003 0301 	and.w	r3, r3, #1
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a36:	2303      	movs	r3, #3
 8001a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a42:	2300      	movs	r3, #0
 8001a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a46:	2301      	movs	r3, #1
 8001a48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a4a:	f107 0314 	add.w	r3, r7, #20
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4804      	ldr	r0, [pc, #16]	; (8001a64 <HAL_TIM_Encoder_MspInit+0x88>)
 8001a52:	f000 fb45 	bl	80020e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001a56:	bf00      	nop
 8001a58:	3728      	adds	r7, #40	; 0x28
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	40023800 	.word	0x40023800
 8001a64:	40020000 	.word	0x40020000

08001a68 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b088      	sub	sp, #32
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a70:	f107 030c 	add.w	r3, r7, #12
 8001a74:	2200      	movs	r2, #0
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	605a      	str	r2, [r3, #4]
 8001a7a:	609a      	str	r2, [r3, #8]
 8001a7c:	60da      	str	r2, [r3, #12]
 8001a7e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a12      	ldr	r2, [pc, #72]	; (8001ad0 <HAL_TIM_MspPostInit+0x68>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d11e      	bne.n	8001ac8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60bb      	str	r3, [r7, #8]
 8001a8e:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <HAL_TIM_MspPostInit+0x6c>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a92:	4a10      	ldr	r2, [pc, #64]	; (8001ad4 <HAL_TIM_MspPostInit+0x6c>)
 8001a94:	f043 0301 	orr.w	r3, r3, #1
 8001a98:	6313      	str	r3, [r2, #48]	; 0x30
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	; (8001ad4 <HAL_TIM_MspPostInit+0x6c>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9e:	f003 0301 	and.w	r3, r3, #1
 8001aa2:	60bb      	str	r3, [r7, #8]
 8001aa4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001aa6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aaa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aac:	2302      	movs	r3, #2
 8001aae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001abc:	f107 030c 	add.w	r3, r7, #12
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4805      	ldr	r0, [pc, #20]	; (8001ad8 <HAL_TIM_MspPostInit+0x70>)
 8001ac4:	f000 fb0c 	bl	80020e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001ac8:	bf00      	nop
 8001aca:	3720      	adds	r7, #32
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	40010000 	.word	0x40010000
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	40020000 	.word	0x40020000

08001adc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08a      	sub	sp, #40	; 0x28
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 0314 	add.w	r3, r7, #20
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a19      	ldr	r2, [pc, #100]	; (8001b60 <HAL_UART_MspInit+0x84>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d12b      	bne.n	8001b56 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	4b18      	ldr	r3, [pc, #96]	; (8001b64 <HAL_UART_MspInit+0x88>)
 8001b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b06:	4a17      	ldr	r2, [pc, #92]	; (8001b64 <HAL_UART_MspInit+0x88>)
 8001b08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b0e:	4b15      	ldr	r3, [pc, #84]	; (8001b64 <HAL_UART_MspInit+0x88>)
 8001b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b16:	613b      	str	r3, [r7, #16]
 8001b18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	4b11      	ldr	r3, [pc, #68]	; (8001b64 <HAL_UART_MspInit+0x88>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	4a10      	ldr	r2, [pc, #64]	; (8001b64 <HAL_UART_MspInit+0x88>)
 8001b24:	f043 0301 	orr.w	r3, r3, #1
 8001b28:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2a:	4b0e      	ldr	r3, [pc, #56]	; (8001b64 <HAL_UART_MspInit+0x88>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	60fb      	str	r3, [r7, #12]
 8001b34:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b36:	230c      	movs	r3, #12
 8001b38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b42:	2303      	movs	r3, #3
 8001b44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b46:	2307      	movs	r3, #7
 8001b48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b4a:	f107 0314 	add.w	r3, r7, #20
 8001b4e:	4619      	mov	r1, r3
 8001b50:	4805      	ldr	r0, [pc, #20]	; (8001b68 <HAL_UART_MspInit+0x8c>)
 8001b52:	f000 fac5 	bl	80020e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001b56:	bf00      	nop
 8001b58:	3728      	adds	r7, #40	; 0x28
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40004400 	.word	0x40004400
 8001b64:	40023800 	.word	0x40023800
 8001b68:	40020000 	.word	0x40020000

08001b6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b70:	e7fe      	b.n	8001b70 <NMI_Handler+0x4>

08001b72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b72:	b480      	push	{r7}
 8001b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b76:	e7fe      	b.n	8001b76 <HardFault_Handler+0x4>

08001b78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b7c:	e7fe      	b.n	8001b7c <MemManage_Handler+0x4>

08001b7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b82:	e7fe      	b.n	8001b82 <BusFault_Handler+0x4>

08001b84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b88:	e7fe      	b.n	8001b88 <UsageFault_Handler+0x4>

08001b8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b8a:	b480      	push	{r7}
 8001b8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b8e:	bf00      	nop
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b9c:	bf00      	nop
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bb8:	f000 f960 	bl	8001e7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bbc:	bf00      	nop
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001bc4:	4802      	ldr	r0, [pc, #8]	; (8001bd0 <TIM3_IRQHandler+0x10>)
 8001bc6:	f001 fc0b 	bl	80033e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001bca:	bf00      	nop
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	200002a4 	.word	0x200002a4

08001bd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  return 1;
 8001bd8:	2301      	movs	r3, #1
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <_kill>:

int _kill(int pid, int sig)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bee:	f002 fd13 	bl	8004618 <__errno>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2216      	movs	r2, #22
 8001bf6:	601a      	str	r2, [r3, #0]
  return -1;
 8001bf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3708      	adds	r7, #8
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <_exit>:

void _exit (int status)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f7ff ffe7 	bl	8001be4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c16:	e7fe      	b.n	8001c16 <_exit+0x12>

08001c18 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b086      	sub	sp, #24
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	60b9      	str	r1, [r7, #8]
 8001c22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c24:	2300      	movs	r3, #0
 8001c26:	617b      	str	r3, [r7, #20]
 8001c28:	e00a      	b.n	8001c40 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c2a:	f3af 8000 	nop.w
 8001c2e:	4601      	mov	r1, r0
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	1c5a      	adds	r2, r3, #1
 8001c34:	60ba      	str	r2, [r7, #8]
 8001c36:	b2ca      	uxtb	r2, r1
 8001c38:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	617b      	str	r3, [r7, #20]
 8001c40:	697a      	ldr	r2, [r7, #20]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	dbf0      	blt.n	8001c2a <_read+0x12>
  }

  return len;
 8001c48:	687b      	ldr	r3, [r7, #4]
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3718      	adds	r7, #24
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}

08001c52 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b086      	sub	sp, #24
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	60f8      	str	r0, [r7, #12]
 8001c5a:	60b9      	str	r1, [r7, #8]
 8001c5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c5e:	2300      	movs	r3, #0
 8001c60:	617b      	str	r3, [r7, #20]
 8001c62:	e009      	b.n	8001c78 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	1c5a      	adds	r2, r3, #1
 8001c68:	60ba      	str	r2, [r7, #8]
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	3301      	adds	r3, #1
 8001c76:	617b      	str	r3, [r7, #20]
 8001c78:	697a      	ldr	r2, [r7, #20]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	dbf1      	blt.n	8001c64 <_write+0x12>
  }
  return len;
 8001c80:	687b      	ldr	r3, [r7, #4]
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3718      	adds	r7, #24
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}

08001c8a <_close>:

int _close(int file)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	b083      	sub	sp, #12
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	370c      	adds	r7, #12
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr

08001ca2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b083      	sub	sp, #12
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
 8001caa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cb2:	605a      	str	r2, [r3, #4]
  return 0;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr

08001cc2 <_isatty>:

int _isatty(int file)
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	b083      	sub	sp, #12
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cca:	2301      	movs	r3, #1
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ce4:	2300      	movs	r3, #0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3714      	adds	r7, #20
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
	...

08001cf4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cfc:	4a14      	ldr	r2, [pc, #80]	; (8001d50 <_sbrk+0x5c>)
 8001cfe:	4b15      	ldr	r3, [pc, #84]	; (8001d54 <_sbrk+0x60>)
 8001d00:	1ad3      	subs	r3, r2, r3
 8001d02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d08:	4b13      	ldr	r3, [pc, #76]	; (8001d58 <_sbrk+0x64>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d102      	bne.n	8001d16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d10:	4b11      	ldr	r3, [pc, #68]	; (8001d58 <_sbrk+0x64>)
 8001d12:	4a12      	ldr	r2, [pc, #72]	; (8001d5c <_sbrk+0x68>)
 8001d14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d16:	4b10      	ldr	r3, [pc, #64]	; (8001d58 <_sbrk+0x64>)
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	693a      	ldr	r2, [r7, #16]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d207      	bcs.n	8001d34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d24:	f002 fc78 	bl	8004618 <__errno>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	220c      	movs	r2, #12
 8001d2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d32:	e009      	b.n	8001d48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d34:	4b08      	ldr	r3, [pc, #32]	; (8001d58 <_sbrk+0x64>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d3a:	4b07      	ldr	r3, [pc, #28]	; (8001d58 <_sbrk+0x64>)
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4413      	add	r3, r2
 8001d42:	4a05      	ldr	r2, [pc, #20]	; (8001d58 <_sbrk+0x64>)
 8001d44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d46:	68fb      	ldr	r3, [r7, #12]
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3718      	adds	r7, #24
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20020000 	.word	0x20020000
 8001d54:	00000400 	.word	0x00000400
 8001d58:	20000358 	.word	0x20000358
 8001d5c:	20000370 	.word	0x20000370

08001d60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d64:	4b06      	ldr	r3, [pc, #24]	; (8001d80 <SystemInit+0x20>)
 8001d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d6a:	4a05      	ldr	r2, [pc, #20]	; (8001d80 <SystemInit+0x20>)
 8001d6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d70:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d74:	bf00      	nop
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	e000ed00 	.word	0xe000ed00

08001d84 <Reset_Handler>:
 8001d84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dbc <LoopFillZerobss+0x12>
 8001d88:	480d      	ldr	r0, [pc, #52]	; (8001dc0 <LoopFillZerobss+0x16>)
 8001d8a:	490e      	ldr	r1, [pc, #56]	; (8001dc4 <LoopFillZerobss+0x1a>)
 8001d8c:	4a0e      	ldr	r2, [pc, #56]	; (8001dc8 <LoopFillZerobss+0x1e>)
 8001d8e:	2300      	movs	r3, #0
 8001d90:	e002      	b.n	8001d98 <LoopCopyDataInit>

08001d92 <CopyDataInit>:
 8001d92:	58d4      	ldr	r4, [r2, r3]
 8001d94:	50c4      	str	r4, [r0, r3]
 8001d96:	3304      	adds	r3, #4

08001d98 <LoopCopyDataInit>:
 8001d98:	18c4      	adds	r4, r0, r3
 8001d9a:	428c      	cmp	r4, r1
 8001d9c:	d3f9      	bcc.n	8001d92 <CopyDataInit>
 8001d9e:	4a0b      	ldr	r2, [pc, #44]	; (8001dcc <LoopFillZerobss+0x22>)
 8001da0:	4c0b      	ldr	r4, [pc, #44]	; (8001dd0 <LoopFillZerobss+0x26>)
 8001da2:	2300      	movs	r3, #0
 8001da4:	e001      	b.n	8001daa <LoopFillZerobss>

08001da6 <FillZerobss>:
 8001da6:	6013      	str	r3, [r2, #0]
 8001da8:	3204      	adds	r2, #4

08001daa <LoopFillZerobss>:
 8001daa:	42a2      	cmp	r2, r4
 8001dac:	d3fb      	bcc.n	8001da6 <FillZerobss>
 8001dae:	f7ff ffd7 	bl	8001d60 <SystemInit>
 8001db2:	f002 fc37 	bl	8004624 <__libc_init_array>
 8001db6:	f7ff f927 	bl	8001008 <main>
 8001dba:	4770      	bx	lr
 8001dbc:	20020000 	.word	0x20020000
 8001dc0:	20000000 	.word	0x20000000
 8001dc4:	200001f8 	.word	0x200001f8
 8001dc8:	08009444 	.word	0x08009444
 8001dcc:	200001f8 	.word	0x200001f8
 8001dd0:	20000370 	.word	0x20000370

08001dd4 <ADC_IRQHandler>:
 8001dd4:	e7fe      	b.n	8001dd4 <ADC_IRQHandler>
	...

08001dd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ddc:	4b0e      	ldr	r3, [pc, #56]	; (8001e18 <HAL_Init+0x40>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a0d      	ldr	r2, [pc, #52]	; (8001e18 <HAL_Init+0x40>)
 8001de2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001de6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001de8:	4b0b      	ldr	r3, [pc, #44]	; (8001e18 <HAL_Init+0x40>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a0a      	ldr	r2, [pc, #40]	; (8001e18 <HAL_Init+0x40>)
 8001dee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001df2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001df4:	4b08      	ldr	r3, [pc, #32]	; (8001e18 <HAL_Init+0x40>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a07      	ldr	r2, [pc, #28]	; (8001e18 <HAL_Init+0x40>)
 8001dfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dfe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e00:	2003      	movs	r0, #3
 8001e02:	f000 f92b 	bl	800205c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e06:	2000      	movs	r0, #0
 8001e08:	f000 f808 	bl	8001e1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e0c:	f7ff fd80 	bl	8001910 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	bf00      	nop
 8001e18:	40023c00 	.word	0x40023c00

08001e1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e24:	4b12      	ldr	r3, [pc, #72]	; (8001e70 <HAL_InitTick+0x54>)
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <HAL_InitTick+0x58>)
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e32:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f000 f943 	bl	80020c6 <HAL_SYSTICK_Config>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e00e      	b.n	8001e68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2b0f      	cmp	r3, #15
 8001e4e:	d80a      	bhi.n	8001e66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e50:	2200      	movs	r2, #0
 8001e52:	6879      	ldr	r1, [r7, #4]
 8001e54:	f04f 30ff 	mov.w	r0, #4294967295
 8001e58:	f000 f90b 	bl	8002072 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e5c:	4a06      	ldr	r2, [pc, #24]	; (8001e78 <HAL_InitTick+0x5c>)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e62:	2300      	movs	r3, #0
 8001e64:	e000      	b.n	8001e68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3708      	adds	r7, #8
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	20000018 	.word	0x20000018
 8001e74:	20000020 	.word	0x20000020
 8001e78:	2000001c 	.word	0x2000001c

08001e7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e80:	4b06      	ldr	r3, [pc, #24]	; (8001e9c <HAL_IncTick+0x20>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	461a      	mov	r2, r3
 8001e86:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <HAL_IncTick+0x24>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	4a04      	ldr	r2, [pc, #16]	; (8001ea0 <HAL_IncTick+0x24>)
 8001e8e:	6013      	str	r3, [r2, #0]
}
 8001e90:	bf00      	nop
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	20000020 	.word	0x20000020
 8001ea0:	2000035c 	.word	0x2000035c

08001ea4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ea8:	4b03      	ldr	r3, [pc, #12]	; (8001eb8 <HAL_GetTick+0x14>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	2000035c 	.word	0x2000035c

08001ebc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b085      	sub	sp, #20
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f003 0307 	and.w	r3, r3, #7
 8001eca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ecc:	4b0c      	ldr	r3, [pc, #48]	; (8001f00 <__NVIC_SetPriorityGrouping+0x44>)
 8001ece:	68db      	ldr	r3, [r3, #12]
 8001ed0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ed2:	68ba      	ldr	r2, [r7, #8]
 8001ed4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ed8:	4013      	ands	r3, r2
 8001eda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ee4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ee8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001eec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001eee:	4a04      	ldr	r2, [pc, #16]	; (8001f00 <__NVIC_SetPriorityGrouping+0x44>)
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	60d3      	str	r3, [r2, #12]
}
 8001ef4:	bf00      	nop
 8001ef6:	3714      	adds	r7, #20
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr
 8001f00:	e000ed00 	.word	0xe000ed00

08001f04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f08:	4b04      	ldr	r3, [pc, #16]	; (8001f1c <__NVIC_GetPriorityGrouping+0x18>)
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	0a1b      	lsrs	r3, r3, #8
 8001f0e:	f003 0307 	and.w	r3, r3, #7
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr
 8001f1c:	e000ed00 	.word	0xe000ed00

08001f20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	4603      	mov	r3, r0
 8001f28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	db0b      	blt.n	8001f4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f32:	79fb      	ldrb	r3, [r7, #7]
 8001f34:	f003 021f 	and.w	r2, r3, #31
 8001f38:	4907      	ldr	r1, [pc, #28]	; (8001f58 <__NVIC_EnableIRQ+0x38>)
 8001f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3e:	095b      	lsrs	r3, r3, #5
 8001f40:	2001      	movs	r0, #1
 8001f42:	fa00 f202 	lsl.w	r2, r0, r2
 8001f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f4a:	bf00      	nop
 8001f4c:	370c      	adds	r7, #12
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	e000e100 	.word	0xe000e100

08001f5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	4603      	mov	r3, r0
 8001f64:	6039      	str	r1, [r7, #0]
 8001f66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	db0a      	blt.n	8001f86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	b2da      	uxtb	r2, r3
 8001f74:	490c      	ldr	r1, [pc, #48]	; (8001fa8 <__NVIC_SetPriority+0x4c>)
 8001f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f7a:	0112      	lsls	r2, r2, #4
 8001f7c:	b2d2      	uxtb	r2, r2
 8001f7e:	440b      	add	r3, r1
 8001f80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f84:	e00a      	b.n	8001f9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	b2da      	uxtb	r2, r3
 8001f8a:	4908      	ldr	r1, [pc, #32]	; (8001fac <__NVIC_SetPriority+0x50>)
 8001f8c:	79fb      	ldrb	r3, [r7, #7]
 8001f8e:	f003 030f 	and.w	r3, r3, #15
 8001f92:	3b04      	subs	r3, #4
 8001f94:	0112      	lsls	r2, r2, #4
 8001f96:	b2d2      	uxtb	r2, r2
 8001f98:	440b      	add	r3, r1
 8001f9a:	761a      	strb	r2, [r3, #24]
}
 8001f9c:	bf00      	nop
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr
 8001fa8:	e000e100 	.word	0xe000e100
 8001fac:	e000ed00 	.word	0xe000ed00

08001fb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b089      	sub	sp, #36	; 0x24
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f003 0307 	and.w	r3, r3, #7
 8001fc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	f1c3 0307 	rsb	r3, r3, #7
 8001fca:	2b04      	cmp	r3, #4
 8001fcc:	bf28      	it	cs
 8001fce:	2304      	movcs	r3, #4
 8001fd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	3304      	adds	r3, #4
 8001fd6:	2b06      	cmp	r3, #6
 8001fd8:	d902      	bls.n	8001fe0 <NVIC_EncodePriority+0x30>
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	3b03      	subs	r3, #3
 8001fde:	e000      	b.n	8001fe2 <NVIC_EncodePriority+0x32>
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fe4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	fa02 f303 	lsl.w	r3, r2, r3
 8001fee:	43da      	mvns	r2, r3
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	401a      	ands	r2, r3
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ff8:	f04f 31ff 	mov.w	r1, #4294967295
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8002002:	43d9      	mvns	r1, r3
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002008:	4313      	orrs	r3, r2
         );
}
 800200a:	4618      	mov	r0, r3
 800200c:	3724      	adds	r7, #36	; 0x24
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
	...

08002018 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	3b01      	subs	r3, #1
 8002024:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002028:	d301      	bcc.n	800202e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800202a:	2301      	movs	r3, #1
 800202c:	e00f      	b.n	800204e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800202e:	4a0a      	ldr	r2, [pc, #40]	; (8002058 <SysTick_Config+0x40>)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	3b01      	subs	r3, #1
 8002034:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002036:	210f      	movs	r1, #15
 8002038:	f04f 30ff 	mov.w	r0, #4294967295
 800203c:	f7ff ff8e 	bl	8001f5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002040:	4b05      	ldr	r3, [pc, #20]	; (8002058 <SysTick_Config+0x40>)
 8002042:	2200      	movs	r2, #0
 8002044:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002046:	4b04      	ldr	r3, [pc, #16]	; (8002058 <SysTick_Config+0x40>)
 8002048:	2207      	movs	r2, #7
 800204a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800204c:	2300      	movs	r3, #0
}
 800204e:	4618      	mov	r0, r3
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	e000e010 	.word	0xe000e010

0800205c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b082      	sub	sp, #8
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	f7ff ff29 	bl	8001ebc <__NVIC_SetPriorityGrouping>
}
 800206a:	bf00      	nop
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002072:	b580      	push	{r7, lr}
 8002074:	b086      	sub	sp, #24
 8002076:	af00      	add	r7, sp, #0
 8002078:	4603      	mov	r3, r0
 800207a:	60b9      	str	r1, [r7, #8]
 800207c:	607a      	str	r2, [r7, #4]
 800207e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002080:	2300      	movs	r3, #0
 8002082:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002084:	f7ff ff3e 	bl	8001f04 <__NVIC_GetPriorityGrouping>
 8002088:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	68b9      	ldr	r1, [r7, #8]
 800208e:	6978      	ldr	r0, [r7, #20]
 8002090:	f7ff ff8e 	bl	8001fb0 <NVIC_EncodePriority>
 8002094:	4602      	mov	r2, r0
 8002096:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800209a:	4611      	mov	r1, r2
 800209c:	4618      	mov	r0, r3
 800209e:	f7ff ff5d 	bl	8001f5c <__NVIC_SetPriority>
}
 80020a2:	bf00      	nop
 80020a4:	3718      	adds	r7, #24
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020aa:	b580      	push	{r7, lr}
 80020ac:	b082      	sub	sp, #8
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	4603      	mov	r3, r0
 80020b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f7ff ff31 	bl	8001f20 <__NVIC_EnableIRQ>
}
 80020be:	bf00      	nop
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b082      	sub	sp, #8
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f7ff ffa2 	bl	8002018 <SysTick_Config>
 80020d4:	4603      	mov	r3, r0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
	...

080020e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b089      	sub	sp, #36	; 0x24
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020ea:	2300      	movs	r3, #0
 80020ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020ee:	2300      	movs	r3, #0
 80020f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020f2:	2300      	movs	r3, #0
 80020f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020f6:	2300      	movs	r3, #0
 80020f8:	61fb      	str	r3, [r7, #28]
 80020fa:	e159      	b.n	80023b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020fc:	2201      	movs	r2, #1
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	fa02 f303 	lsl.w	r3, r2, r3
 8002104:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	697a      	ldr	r2, [r7, #20]
 800210c:	4013      	ands	r3, r2
 800210e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002110:	693a      	ldr	r2, [r7, #16]
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	429a      	cmp	r2, r3
 8002116:	f040 8148 	bne.w	80023aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	f003 0303 	and.w	r3, r3, #3
 8002122:	2b01      	cmp	r3, #1
 8002124:	d005      	beq.n	8002132 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800212e:	2b02      	cmp	r3, #2
 8002130:	d130      	bne.n	8002194 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	005b      	lsls	r3, r3, #1
 800213c:	2203      	movs	r2, #3
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	43db      	mvns	r3, r3
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	4013      	ands	r3, r2
 8002148:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	68da      	ldr	r2, [r3, #12]
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	005b      	lsls	r3, r3, #1
 8002152:	fa02 f303 	lsl.w	r3, r2, r3
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	4313      	orrs	r3, r2
 800215a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	69ba      	ldr	r2, [r7, #24]
 8002160:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002168:	2201      	movs	r2, #1
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	43db      	mvns	r3, r3
 8002172:	69ba      	ldr	r2, [r7, #24]
 8002174:	4013      	ands	r3, r2
 8002176:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	091b      	lsrs	r3, r3, #4
 800217e:	f003 0201 	and.w	r2, r3, #1
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	fa02 f303 	lsl.w	r3, r2, r3
 8002188:	69ba      	ldr	r2, [r7, #24]
 800218a:	4313      	orrs	r3, r2
 800218c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f003 0303 	and.w	r3, r3, #3
 800219c:	2b03      	cmp	r3, #3
 800219e:	d017      	beq.n	80021d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	005b      	lsls	r3, r3, #1
 80021aa:	2203      	movs	r2, #3
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	43db      	mvns	r3, r3
 80021b2:	69ba      	ldr	r2, [r7, #24]
 80021b4:	4013      	ands	r3, r2
 80021b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	689a      	ldr	r2, [r3, #8]
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	005b      	lsls	r3, r3, #1
 80021c0:	fa02 f303 	lsl.w	r3, r2, r3
 80021c4:	69ba      	ldr	r2, [r7, #24]
 80021c6:	4313      	orrs	r3, r2
 80021c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f003 0303 	and.w	r3, r3, #3
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d123      	bne.n	8002224 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	08da      	lsrs	r2, r3, #3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	3208      	adds	r2, #8
 80021e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	f003 0307 	and.w	r3, r3, #7
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	220f      	movs	r2, #15
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	43db      	mvns	r3, r3
 80021fa:	69ba      	ldr	r2, [r7, #24]
 80021fc:	4013      	ands	r3, r2
 80021fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	691a      	ldr	r2, [r3, #16]
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	f003 0307 	and.w	r3, r3, #7
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	fa02 f303 	lsl.w	r3, r2, r3
 8002210:	69ba      	ldr	r2, [r7, #24]
 8002212:	4313      	orrs	r3, r2
 8002214:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	08da      	lsrs	r2, r3, #3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	3208      	adds	r2, #8
 800221e:	69b9      	ldr	r1, [r7, #24]
 8002220:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	005b      	lsls	r3, r3, #1
 800222e:	2203      	movs	r2, #3
 8002230:	fa02 f303 	lsl.w	r3, r2, r3
 8002234:	43db      	mvns	r3, r3
 8002236:	69ba      	ldr	r2, [r7, #24]
 8002238:	4013      	ands	r3, r2
 800223a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f003 0203 	and.w	r2, r3, #3
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	fa02 f303 	lsl.w	r3, r2, r3
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	4313      	orrs	r3, r2
 8002250:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	69ba      	ldr	r2, [r7, #24]
 8002256:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002260:	2b00      	cmp	r3, #0
 8002262:	f000 80a2 	beq.w	80023aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002266:	2300      	movs	r3, #0
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	4b57      	ldr	r3, [pc, #348]	; (80023c8 <HAL_GPIO_Init+0x2e8>)
 800226c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800226e:	4a56      	ldr	r2, [pc, #344]	; (80023c8 <HAL_GPIO_Init+0x2e8>)
 8002270:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002274:	6453      	str	r3, [r2, #68]	; 0x44
 8002276:	4b54      	ldr	r3, [pc, #336]	; (80023c8 <HAL_GPIO_Init+0x2e8>)
 8002278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800227a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800227e:	60fb      	str	r3, [r7, #12]
 8002280:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002282:	4a52      	ldr	r2, [pc, #328]	; (80023cc <HAL_GPIO_Init+0x2ec>)
 8002284:	69fb      	ldr	r3, [r7, #28]
 8002286:	089b      	lsrs	r3, r3, #2
 8002288:	3302      	adds	r3, #2
 800228a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800228e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	f003 0303 	and.w	r3, r3, #3
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	220f      	movs	r2, #15
 800229a:	fa02 f303 	lsl.w	r3, r2, r3
 800229e:	43db      	mvns	r3, r3
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	4013      	ands	r3, r2
 80022a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	4a49      	ldr	r2, [pc, #292]	; (80023d0 <HAL_GPIO_Init+0x2f0>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d019      	beq.n	80022e2 <HAL_GPIO_Init+0x202>
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a48      	ldr	r2, [pc, #288]	; (80023d4 <HAL_GPIO_Init+0x2f4>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d013      	beq.n	80022de <HAL_GPIO_Init+0x1fe>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a47      	ldr	r2, [pc, #284]	; (80023d8 <HAL_GPIO_Init+0x2f8>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d00d      	beq.n	80022da <HAL_GPIO_Init+0x1fa>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a46      	ldr	r2, [pc, #280]	; (80023dc <HAL_GPIO_Init+0x2fc>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d007      	beq.n	80022d6 <HAL_GPIO_Init+0x1f6>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a45      	ldr	r2, [pc, #276]	; (80023e0 <HAL_GPIO_Init+0x300>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d101      	bne.n	80022d2 <HAL_GPIO_Init+0x1f2>
 80022ce:	2304      	movs	r3, #4
 80022d0:	e008      	b.n	80022e4 <HAL_GPIO_Init+0x204>
 80022d2:	2307      	movs	r3, #7
 80022d4:	e006      	b.n	80022e4 <HAL_GPIO_Init+0x204>
 80022d6:	2303      	movs	r3, #3
 80022d8:	e004      	b.n	80022e4 <HAL_GPIO_Init+0x204>
 80022da:	2302      	movs	r3, #2
 80022dc:	e002      	b.n	80022e4 <HAL_GPIO_Init+0x204>
 80022de:	2301      	movs	r3, #1
 80022e0:	e000      	b.n	80022e4 <HAL_GPIO_Init+0x204>
 80022e2:	2300      	movs	r3, #0
 80022e4:	69fa      	ldr	r2, [r7, #28]
 80022e6:	f002 0203 	and.w	r2, r2, #3
 80022ea:	0092      	lsls	r2, r2, #2
 80022ec:	4093      	lsls	r3, r2
 80022ee:	69ba      	ldr	r2, [r7, #24]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022f4:	4935      	ldr	r1, [pc, #212]	; (80023cc <HAL_GPIO_Init+0x2ec>)
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	089b      	lsrs	r3, r3, #2
 80022fa:	3302      	adds	r3, #2
 80022fc:	69ba      	ldr	r2, [r7, #24]
 80022fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002302:	4b38      	ldr	r3, [pc, #224]	; (80023e4 <HAL_GPIO_Init+0x304>)
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	43db      	mvns	r3, r3
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	4013      	ands	r3, r2
 8002310:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d003      	beq.n	8002326 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800231e:	69ba      	ldr	r2, [r7, #24]
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	4313      	orrs	r3, r2
 8002324:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002326:	4a2f      	ldr	r2, [pc, #188]	; (80023e4 <HAL_GPIO_Init+0x304>)
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800232c:	4b2d      	ldr	r3, [pc, #180]	; (80023e4 <HAL_GPIO_Init+0x304>)
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	43db      	mvns	r3, r3
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	4013      	ands	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002344:	2b00      	cmp	r3, #0
 8002346:	d003      	beq.n	8002350 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002348:	69ba      	ldr	r2, [r7, #24]
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	4313      	orrs	r3, r2
 800234e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002350:	4a24      	ldr	r2, [pc, #144]	; (80023e4 <HAL_GPIO_Init+0x304>)
 8002352:	69bb      	ldr	r3, [r7, #24]
 8002354:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002356:	4b23      	ldr	r3, [pc, #140]	; (80023e4 <HAL_GPIO_Init+0x304>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	43db      	mvns	r3, r3
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	4013      	ands	r3, r2
 8002364:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d003      	beq.n	800237a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002372:	69ba      	ldr	r2, [r7, #24]
 8002374:	693b      	ldr	r3, [r7, #16]
 8002376:	4313      	orrs	r3, r2
 8002378:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800237a:	4a1a      	ldr	r2, [pc, #104]	; (80023e4 <HAL_GPIO_Init+0x304>)
 800237c:	69bb      	ldr	r3, [r7, #24]
 800237e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002380:	4b18      	ldr	r3, [pc, #96]	; (80023e4 <HAL_GPIO_Init+0x304>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	43db      	mvns	r3, r3
 800238a:	69ba      	ldr	r2, [r7, #24]
 800238c:	4013      	ands	r3, r2
 800238e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002398:	2b00      	cmp	r3, #0
 800239a:	d003      	beq.n	80023a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023a4:	4a0f      	ldr	r2, [pc, #60]	; (80023e4 <HAL_GPIO_Init+0x304>)
 80023a6:	69bb      	ldr	r3, [r7, #24]
 80023a8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	3301      	adds	r3, #1
 80023ae:	61fb      	str	r3, [r7, #28]
 80023b0:	69fb      	ldr	r3, [r7, #28]
 80023b2:	2b0f      	cmp	r3, #15
 80023b4:	f67f aea2 	bls.w	80020fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023b8:	bf00      	nop
 80023ba:	bf00      	nop
 80023bc:	3724      	adds	r7, #36	; 0x24
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	40023800 	.word	0x40023800
 80023cc:	40013800 	.word	0x40013800
 80023d0:	40020000 	.word	0x40020000
 80023d4:	40020400 	.word	0x40020400
 80023d8:	40020800 	.word	0x40020800
 80023dc:	40020c00 	.word	0x40020c00
 80023e0:	40021000 	.word	0x40021000
 80023e4:	40013c00 	.word	0x40013c00

080023e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
 80023f0:	460b      	mov	r3, r1
 80023f2:	807b      	strh	r3, [r7, #2]
 80023f4:	4613      	mov	r3, r2
 80023f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023f8:	787b      	ldrb	r3, [r7, #1]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d003      	beq.n	8002406 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023fe:	887a      	ldrh	r2, [r7, #2]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002404:	e003      	b.n	800240e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002406:	887b      	ldrh	r3, [r7, #2]
 8002408:	041a      	lsls	r2, r3, #16
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	619a      	str	r2, [r3, #24]
}
 800240e:	bf00      	nop
 8002410:	370c      	adds	r7, #12
 8002412:	46bd      	mov	sp, r7
 8002414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002418:	4770      	bx	lr
	...

0800241c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d101      	bne.n	800242e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e267      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f003 0301 	and.w	r3, r3, #1
 8002436:	2b00      	cmp	r3, #0
 8002438:	d075      	beq.n	8002526 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800243a:	4b88      	ldr	r3, [pc, #544]	; (800265c <HAL_RCC_OscConfig+0x240>)
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	f003 030c 	and.w	r3, r3, #12
 8002442:	2b04      	cmp	r3, #4
 8002444:	d00c      	beq.n	8002460 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002446:	4b85      	ldr	r3, [pc, #532]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800244e:	2b08      	cmp	r3, #8
 8002450:	d112      	bne.n	8002478 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002452:	4b82      	ldr	r3, [pc, #520]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800245a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800245e:	d10b      	bne.n	8002478 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002460:	4b7e      	ldr	r3, [pc, #504]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002468:	2b00      	cmp	r3, #0
 800246a:	d05b      	beq.n	8002524 <HAL_RCC_OscConfig+0x108>
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d157      	bne.n	8002524 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e242      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002480:	d106      	bne.n	8002490 <HAL_RCC_OscConfig+0x74>
 8002482:	4b76      	ldr	r3, [pc, #472]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a75      	ldr	r2, [pc, #468]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002488:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800248c:	6013      	str	r3, [r2, #0]
 800248e:	e01d      	b.n	80024cc <HAL_RCC_OscConfig+0xb0>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002498:	d10c      	bne.n	80024b4 <HAL_RCC_OscConfig+0x98>
 800249a:	4b70      	ldr	r3, [pc, #448]	; (800265c <HAL_RCC_OscConfig+0x240>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4a6f      	ldr	r2, [pc, #444]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80024a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024a4:	6013      	str	r3, [r2, #0]
 80024a6:	4b6d      	ldr	r3, [pc, #436]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a6c      	ldr	r2, [pc, #432]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80024ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024b0:	6013      	str	r3, [r2, #0]
 80024b2:	e00b      	b.n	80024cc <HAL_RCC_OscConfig+0xb0>
 80024b4:	4b69      	ldr	r3, [pc, #420]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a68      	ldr	r2, [pc, #416]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80024ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024be:	6013      	str	r3, [r2, #0]
 80024c0:	4b66      	ldr	r3, [pc, #408]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4a65      	ldr	r2, [pc, #404]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80024c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d013      	beq.n	80024fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024d4:	f7ff fce6 	bl	8001ea4 <HAL_GetTick>
 80024d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024da:	e008      	b.n	80024ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024dc:	f7ff fce2 	bl	8001ea4 <HAL_GetTick>
 80024e0:	4602      	mov	r2, r0
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	1ad3      	subs	r3, r2, r3
 80024e6:	2b64      	cmp	r3, #100	; 0x64
 80024e8:	d901      	bls.n	80024ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e207      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024ee:	4b5b      	ldr	r3, [pc, #364]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d0f0      	beq.n	80024dc <HAL_RCC_OscConfig+0xc0>
 80024fa:	e014      	b.n	8002526 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024fc:	f7ff fcd2 	bl	8001ea4 <HAL_GetTick>
 8002500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002502:	e008      	b.n	8002516 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002504:	f7ff fcce 	bl	8001ea4 <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	2b64      	cmp	r3, #100	; 0x64
 8002510:	d901      	bls.n	8002516 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002512:	2303      	movs	r3, #3
 8002514:	e1f3      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002516:	4b51      	ldr	r3, [pc, #324]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d1f0      	bne.n	8002504 <HAL_RCC_OscConfig+0xe8>
 8002522:	e000      	b.n	8002526 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002524:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d063      	beq.n	80025fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002532:	4b4a      	ldr	r3, [pc, #296]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 030c 	and.w	r3, r3, #12
 800253a:	2b00      	cmp	r3, #0
 800253c:	d00b      	beq.n	8002556 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800253e:	4b47      	ldr	r3, [pc, #284]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002546:	2b08      	cmp	r3, #8
 8002548:	d11c      	bne.n	8002584 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800254a:	4b44      	ldr	r3, [pc, #272]	; (800265c <HAL_RCC_OscConfig+0x240>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d116      	bne.n	8002584 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002556:	4b41      	ldr	r3, [pc, #260]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0302 	and.w	r3, r3, #2
 800255e:	2b00      	cmp	r3, #0
 8002560:	d005      	beq.n	800256e <HAL_RCC_OscConfig+0x152>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	2b01      	cmp	r3, #1
 8002568:	d001      	beq.n	800256e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e1c7      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800256e:	4b3b      	ldr	r3, [pc, #236]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	691b      	ldr	r3, [r3, #16]
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	4937      	ldr	r1, [pc, #220]	; (800265c <HAL_RCC_OscConfig+0x240>)
 800257e:	4313      	orrs	r3, r2
 8002580:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002582:	e03a      	b.n	80025fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d020      	beq.n	80025ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800258c:	4b34      	ldr	r3, [pc, #208]	; (8002660 <HAL_RCC_OscConfig+0x244>)
 800258e:	2201      	movs	r2, #1
 8002590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002592:	f7ff fc87 	bl	8001ea4 <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002598:	e008      	b.n	80025ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800259a:	f7ff fc83 	bl	8001ea4 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d901      	bls.n	80025ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e1a8      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ac:	4b2b      	ldr	r3, [pc, #172]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f003 0302 	and.w	r3, r3, #2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d0f0      	beq.n	800259a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025b8:	4b28      	ldr	r3, [pc, #160]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	00db      	lsls	r3, r3, #3
 80025c6:	4925      	ldr	r1, [pc, #148]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80025c8:	4313      	orrs	r3, r2
 80025ca:	600b      	str	r3, [r1, #0]
 80025cc:	e015      	b.n	80025fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025ce:	4b24      	ldr	r3, [pc, #144]	; (8002660 <HAL_RCC_OscConfig+0x244>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d4:	f7ff fc66 	bl	8001ea4 <HAL_GetTick>
 80025d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025da:	e008      	b.n	80025ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025dc:	f7ff fc62 	bl	8001ea4 <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d901      	bls.n	80025ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e187      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ee:	4b1b      	ldr	r3, [pc, #108]	; (800265c <HAL_RCC_OscConfig+0x240>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d1f0      	bne.n	80025dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0308 	and.w	r3, r3, #8
 8002602:	2b00      	cmp	r3, #0
 8002604:	d036      	beq.n	8002674 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	695b      	ldr	r3, [r3, #20]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d016      	beq.n	800263c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800260e:	4b15      	ldr	r3, [pc, #84]	; (8002664 <HAL_RCC_OscConfig+0x248>)
 8002610:	2201      	movs	r2, #1
 8002612:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002614:	f7ff fc46 	bl	8001ea4 <HAL_GetTick>
 8002618:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800261a:	e008      	b.n	800262e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800261c:	f7ff fc42 	bl	8001ea4 <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d901      	bls.n	800262e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e167      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800262e:	4b0b      	ldr	r3, [pc, #44]	; (800265c <HAL_RCC_OscConfig+0x240>)
 8002630:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d0f0      	beq.n	800261c <HAL_RCC_OscConfig+0x200>
 800263a:	e01b      	b.n	8002674 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800263c:	4b09      	ldr	r3, [pc, #36]	; (8002664 <HAL_RCC_OscConfig+0x248>)
 800263e:	2200      	movs	r2, #0
 8002640:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002642:	f7ff fc2f 	bl	8001ea4 <HAL_GetTick>
 8002646:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002648:	e00e      	b.n	8002668 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800264a:	f7ff fc2b 	bl	8001ea4 <HAL_GetTick>
 800264e:	4602      	mov	r2, r0
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d907      	bls.n	8002668 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	e150      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
 800265c:	40023800 	.word	0x40023800
 8002660:	42470000 	.word	0x42470000
 8002664:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002668:	4b88      	ldr	r3, [pc, #544]	; (800288c <HAL_RCC_OscConfig+0x470>)
 800266a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800266c:	f003 0302 	and.w	r3, r3, #2
 8002670:	2b00      	cmp	r3, #0
 8002672:	d1ea      	bne.n	800264a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0304 	and.w	r3, r3, #4
 800267c:	2b00      	cmp	r3, #0
 800267e:	f000 8097 	beq.w	80027b0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002682:	2300      	movs	r3, #0
 8002684:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002686:	4b81      	ldr	r3, [pc, #516]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800268e:	2b00      	cmp	r3, #0
 8002690:	d10f      	bne.n	80026b2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002692:	2300      	movs	r3, #0
 8002694:	60bb      	str	r3, [r7, #8]
 8002696:	4b7d      	ldr	r3, [pc, #500]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269a:	4a7c      	ldr	r2, [pc, #496]	; (800288c <HAL_RCC_OscConfig+0x470>)
 800269c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026a0:	6413      	str	r3, [r2, #64]	; 0x40
 80026a2:	4b7a      	ldr	r3, [pc, #488]	; (800288c <HAL_RCC_OscConfig+0x470>)
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026aa:	60bb      	str	r3, [r7, #8]
 80026ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026ae:	2301      	movs	r3, #1
 80026b0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026b2:	4b77      	ldr	r3, [pc, #476]	; (8002890 <HAL_RCC_OscConfig+0x474>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d118      	bne.n	80026f0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026be:	4b74      	ldr	r3, [pc, #464]	; (8002890 <HAL_RCC_OscConfig+0x474>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a73      	ldr	r2, [pc, #460]	; (8002890 <HAL_RCC_OscConfig+0x474>)
 80026c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026ca:	f7ff fbeb 	bl	8001ea4 <HAL_GetTick>
 80026ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026d0:	e008      	b.n	80026e4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026d2:	f7ff fbe7 	bl	8001ea4 <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d901      	bls.n	80026e4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80026e0:	2303      	movs	r3, #3
 80026e2:	e10c      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80026e4:	4b6a      	ldr	r3, [pc, #424]	; (8002890 <HAL_RCC_OscConfig+0x474>)
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d0f0      	beq.n	80026d2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	2b01      	cmp	r3, #1
 80026f6:	d106      	bne.n	8002706 <HAL_RCC_OscConfig+0x2ea>
 80026f8:	4b64      	ldr	r3, [pc, #400]	; (800288c <HAL_RCC_OscConfig+0x470>)
 80026fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026fc:	4a63      	ldr	r2, [pc, #396]	; (800288c <HAL_RCC_OscConfig+0x470>)
 80026fe:	f043 0301 	orr.w	r3, r3, #1
 8002702:	6713      	str	r3, [r2, #112]	; 0x70
 8002704:	e01c      	b.n	8002740 <HAL_RCC_OscConfig+0x324>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	2b05      	cmp	r3, #5
 800270c:	d10c      	bne.n	8002728 <HAL_RCC_OscConfig+0x30c>
 800270e:	4b5f      	ldr	r3, [pc, #380]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002712:	4a5e      	ldr	r2, [pc, #376]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002714:	f043 0304 	orr.w	r3, r3, #4
 8002718:	6713      	str	r3, [r2, #112]	; 0x70
 800271a:	4b5c      	ldr	r3, [pc, #368]	; (800288c <HAL_RCC_OscConfig+0x470>)
 800271c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800271e:	4a5b      	ldr	r2, [pc, #364]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002720:	f043 0301 	orr.w	r3, r3, #1
 8002724:	6713      	str	r3, [r2, #112]	; 0x70
 8002726:	e00b      	b.n	8002740 <HAL_RCC_OscConfig+0x324>
 8002728:	4b58      	ldr	r3, [pc, #352]	; (800288c <HAL_RCC_OscConfig+0x470>)
 800272a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800272c:	4a57      	ldr	r2, [pc, #348]	; (800288c <HAL_RCC_OscConfig+0x470>)
 800272e:	f023 0301 	bic.w	r3, r3, #1
 8002732:	6713      	str	r3, [r2, #112]	; 0x70
 8002734:	4b55      	ldr	r3, [pc, #340]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002736:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002738:	4a54      	ldr	r2, [pc, #336]	; (800288c <HAL_RCC_OscConfig+0x470>)
 800273a:	f023 0304 	bic.w	r3, r3, #4
 800273e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d015      	beq.n	8002774 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002748:	f7ff fbac 	bl	8001ea4 <HAL_GetTick>
 800274c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800274e:	e00a      	b.n	8002766 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002750:	f7ff fba8 	bl	8001ea4 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	f241 3288 	movw	r2, #5000	; 0x1388
 800275e:	4293      	cmp	r3, r2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e0cb      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002766:	4b49      	ldr	r3, [pc, #292]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d0ee      	beq.n	8002750 <HAL_RCC_OscConfig+0x334>
 8002772:	e014      	b.n	800279e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002774:	f7ff fb96 	bl	8001ea4 <HAL_GetTick>
 8002778:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800277a:	e00a      	b.n	8002792 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800277c:	f7ff fb92 	bl	8001ea4 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	f241 3288 	movw	r2, #5000	; 0x1388
 800278a:	4293      	cmp	r3, r2
 800278c:	d901      	bls.n	8002792 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e0b5      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002792:	4b3e      	ldr	r3, [pc, #248]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002794:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002796:	f003 0302 	and.w	r3, r3, #2
 800279a:	2b00      	cmp	r3, #0
 800279c:	d1ee      	bne.n	800277c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800279e:	7dfb      	ldrb	r3, [r7, #23]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d105      	bne.n	80027b0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027a4:	4b39      	ldr	r3, [pc, #228]	; (800288c <HAL_RCC_OscConfig+0x470>)
 80027a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a8:	4a38      	ldr	r2, [pc, #224]	; (800288c <HAL_RCC_OscConfig+0x470>)
 80027aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027ae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	699b      	ldr	r3, [r3, #24]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	f000 80a1 	beq.w	80028fc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027ba:	4b34      	ldr	r3, [pc, #208]	; (800288c <HAL_RCC_OscConfig+0x470>)
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f003 030c 	and.w	r3, r3, #12
 80027c2:	2b08      	cmp	r3, #8
 80027c4:	d05c      	beq.n	8002880 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	699b      	ldr	r3, [r3, #24]
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d141      	bne.n	8002852 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ce:	4b31      	ldr	r3, [pc, #196]	; (8002894 <HAL_RCC_OscConfig+0x478>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d4:	f7ff fb66 	bl	8001ea4 <HAL_GetTick>
 80027d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027da:	e008      	b.n	80027ee <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027dc:	f7ff fb62 	bl	8001ea4 <HAL_GetTick>
 80027e0:	4602      	mov	r2, r0
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d901      	bls.n	80027ee <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e087      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027ee:	4b27      	ldr	r3, [pc, #156]	; (800288c <HAL_RCC_OscConfig+0x470>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d1f0      	bne.n	80027dc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	69da      	ldr	r2, [r3, #28]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a1b      	ldr	r3, [r3, #32]
 8002802:	431a      	orrs	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002808:	019b      	lsls	r3, r3, #6
 800280a:	431a      	orrs	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002810:	085b      	lsrs	r3, r3, #1
 8002812:	3b01      	subs	r3, #1
 8002814:	041b      	lsls	r3, r3, #16
 8002816:	431a      	orrs	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800281c:	061b      	lsls	r3, r3, #24
 800281e:	491b      	ldr	r1, [pc, #108]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002820:	4313      	orrs	r3, r2
 8002822:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002824:	4b1b      	ldr	r3, [pc, #108]	; (8002894 <HAL_RCC_OscConfig+0x478>)
 8002826:	2201      	movs	r2, #1
 8002828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800282a:	f7ff fb3b 	bl	8001ea4 <HAL_GetTick>
 800282e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002830:	e008      	b.n	8002844 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002832:	f7ff fb37 	bl	8001ea4 <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	2b02      	cmp	r3, #2
 800283e:	d901      	bls.n	8002844 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002840:	2303      	movs	r3, #3
 8002842:	e05c      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002844:	4b11      	ldr	r3, [pc, #68]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d0f0      	beq.n	8002832 <HAL_RCC_OscConfig+0x416>
 8002850:	e054      	b.n	80028fc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002852:	4b10      	ldr	r3, [pc, #64]	; (8002894 <HAL_RCC_OscConfig+0x478>)
 8002854:	2200      	movs	r2, #0
 8002856:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002858:	f7ff fb24 	bl	8001ea4 <HAL_GetTick>
 800285c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800285e:	e008      	b.n	8002872 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002860:	f7ff fb20 	bl	8001ea4 <HAL_GetTick>
 8002864:	4602      	mov	r2, r0
 8002866:	693b      	ldr	r3, [r7, #16]
 8002868:	1ad3      	subs	r3, r2, r3
 800286a:	2b02      	cmp	r3, #2
 800286c:	d901      	bls.n	8002872 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800286e:	2303      	movs	r3, #3
 8002870:	e045      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002872:	4b06      	ldr	r3, [pc, #24]	; (800288c <HAL_RCC_OscConfig+0x470>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d1f0      	bne.n	8002860 <HAL_RCC_OscConfig+0x444>
 800287e:	e03d      	b.n	80028fc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d107      	bne.n	8002898 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e038      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
 800288c:	40023800 	.word	0x40023800
 8002890:	40007000 	.word	0x40007000
 8002894:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002898:	4b1b      	ldr	r3, [pc, #108]	; (8002908 <HAL_RCC_OscConfig+0x4ec>)
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	699b      	ldr	r3, [r3, #24]
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d028      	beq.n	80028f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d121      	bne.n	80028f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028be:	429a      	cmp	r2, r3
 80028c0:	d11a      	bne.n	80028f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028c2:	68fa      	ldr	r2, [r7, #12]
 80028c4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80028c8:	4013      	ands	r3, r2
 80028ca:	687a      	ldr	r2, [r7, #4]
 80028cc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80028ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d111      	bne.n	80028f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028de:	085b      	lsrs	r3, r3, #1
 80028e0:	3b01      	subs	r3, #1
 80028e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d107      	bne.n	80028f8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d001      	beq.n	80028fc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e000      	b.n	80028fe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3718      	adds	r7, #24
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	40023800 	.word	0x40023800

0800290c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d101      	bne.n	8002920 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e0cc      	b.n	8002aba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002920:	4b68      	ldr	r3, [pc, #416]	; (8002ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f003 0307 	and.w	r3, r3, #7
 8002928:	683a      	ldr	r2, [r7, #0]
 800292a:	429a      	cmp	r2, r3
 800292c:	d90c      	bls.n	8002948 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800292e:	4b65      	ldr	r3, [pc, #404]	; (8002ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8002930:	683a      	ldr	r2, [r7, #0]
 8002932:	b2d2      	uxtb	r2, r2
 8002934:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002936:	4b63      	ldr	r3, [pc, #396]	; (8002ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0307 	and.w	r3, r3, #7
 800293e:	683a      	ldr	r2, [r7, #0]
 8002940:	429a      	cmp	r2, r3
 8002942:	d001      	beq.n	8002948 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002944:	2301      	movs	r3, #1
 8002946:	e0b8      	b.n	8002aba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d020      	beq.n	8002996 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0304 	and.w	r3, r3, #4
 800295c:	2b00      	cmp	r3, #0
 800295e:	d005      	beq.n	800296c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002960:	4b59      	ldr	r3, [pc, #356]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	4a58      	ldr	r2, [pc, #352]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002966:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800296a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f003 0308 	and.w	r3, r3, #8
 8002974:	2b00      	cmp	r3, #0
 8002976:	d005      	beq.n	8002984 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002978:	4b53      	ldr	r3, [pc, #332]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	4a52      	ldr	r2, [pc, #328]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 800297e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002982:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002984:	4b50      	ldr	r3, [pc, #320]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	494d      	ldr	r1, [pc, #308]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002992:	4313      	orrs	r3, r2
 8002994:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d044      	beq.n	8002a2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d107      	bne.n	80029ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029aa:	4b47      	ldr	r3, [pc, #284]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d119      	bne.n	80029ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029b6:	2301      	movs	r3, #1
 80029b8:	e07f      	b.n	8002aba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d003      	beq.n	80029ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80029c6:	2b03      	cmp	r3, #3
 80029c8:	d107      	bne.n	80029da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029ca:	4b3f      	ldr	r3, [pc, #252]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d109      	bne.n	80029ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e06f      	b.n	8002aba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029da:	4b3b      	ldr	r3, [pc, #236]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e067      	b.n	8002aba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80029ea:	4b37      	ldr	r3, [pc, #220]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	f023 0203 	bic.w	r2, r3, #3
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	4934      	ldr	r1, [pc, #208]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80029fc:	f7ff fa52 	bl	8001ea4 <HAL_GetTick>
 8002a00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a02:	e00a      	b.n	8002a1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a04:	f7ff fa4e 	bl	8001ea4 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d901      	bls.n	8002a1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e04f      	b.n	8002aba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a1a:	4b2b      	ldr	r3, [pc, #172]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f003 020c 	and.w	r2, r3, #12
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d1eb      	bne.n	8002a04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a2c:	4b25      	ldr	r3, [pc, #148]	; (8002ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0307 	and.w	r3, r3, #7
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d20c      	bcs.n	8002a54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a3a:	4b22      	ldr	r3, [pc, #136]	; (8002ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a3c:	683a      	ldr	r2, [r7, #0]
 8002a3e:	b2d2      	uxtb	r2, r2
 8002a40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a42:	4b20      	ldr	r3, [pc, #128]	; (8002ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f003 0307 	and.w	r3, r3, #7
 8002a4a:	683a      	ldr	r2, [r7, #0]
 8002a4c:	429a      	cmp	r2, r3
 8002a4e:	d001      	beq.n	8002a54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e032      	b.n	8002aba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0304 	and.w	r3, r3, #4
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d008      	beq.n	8002a72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a60:	4b19      	ldr	r3, [pc, #100]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a62:	689b      	ldr	r3, [r3, #8]
 8002a64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	4916      	ldr	r1, [pc, #88]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0308 	and.w	r3, r3, #8
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d009      	beq.n	8002a92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a7e:	4b12      	ldr	r3, [pc, #72]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	691b      	ldr	r3, [r3, #16]
 8002a8a:	00db      	lsls	r3, r3, #3
 8002a8c:	490e      	ldr	r1, [pc, #56]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002a92:	f000 f821 	bl	8002ad8 <HAL_RCC_GetSysClockFreq>
 8002a96:	4602      	mov	r2, r0
 8002a98:	4b0b      	ldr	r3, [pc, #44]	; (8002ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	091b      	lsrs	r3, r3, #4
 8002a9e:	f003 030f 	and.w	r3, r3, #15
 8002aa2:	490a      	ldr	r1, [pc, #40]	; (8002acc <HAL_RCC_ClockConfig+0x1c0>)
 8002aa4:	5ccb      	ldrb	r3, [r1, r3]
 8002aa6:	fa22 f303 	lsr.w	r3, r2, r3
 8002aaa:	4a09      	ldr	r2, [pc, #36]	; (8002ad0 <HAL_RCC_ClockConfig+0x1c4>)
 8002aac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002aae:	4b09      	ldr	r3, [pc, #36]	; (8002ad4 <HAL_RCC_ClockConfig+0x1c8>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7ff f9b2 	bl	8001e1c <HAL_InitTick>

  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3710      	adds	r7, #16
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40023c00 	.word	0x40023c00
 8002ac8:	40023800 	.word	0x40023800
 8002acc:	08008f78 	.word	0x08008f78
 8002ad0:	20000018 	.word	0x20000018
 8002ad4:	2000001c 	.word	0x2000001c

08002ad8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ad8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002adc:	b094      	sub	sp, #80	; 0x50
 8002ade:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	647b      	str	r3, [r7, #68]	; 0x44
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ae8:	2300      	movs	r3, #0
 8002aea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002aec:	2300      	movs	r3, #0
 8002aee:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002af0:	4b79      	ldr	r3, [pc, #484]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	f003 030c 	and.w	r3, r3, #12
 8002af8:	2b08      	cmp	r3, #8
 8002afa:	d00d      	beq.n	8002b18 <HAL_RCC_GetSysClockFreq+0x40>
 8002afc:	2b08      	cmp	r3, #8
 8002afe:	f200 80e1 	bhi.w	8002cc4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d002      	beq.n	8002b0c <HAL_RCC_GetSysClockFreq+0x34>
 8002b06:	2b04      	cmp	r3, #4
 8002b08:	d003      	beq.n	8002b12 <HAL_RCC_GetSysClockFreq+0x3a>
 8002b0a:	e0db      	b.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002b0c:	4b73      	ldr	r3, [pc, #460]	; (8002cdc <HAL_RCC_GetSysClockFreq+0x204>)
 8002b0e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002b10:	e0db      	b.n	8002cca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002b12:	4b73      	ldr	r3, [pc, #460]	; (8002ce0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002b14:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002b16:	e0d8      	b.n	8002cca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b18:	4b6f      	ldr	r3, [pc, #444]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b20:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b22:	4b6d      	ldr	r3, [pc, #436]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d063      	beq.n	8002bf6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b2e:	4b6a      	ldr	r3, [pc, #424]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	099b      	lsrs	r3, r3, #6
 8002b34:	2200      	movs	r2, #0
 8002b36:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b38:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b40:	633b      	str	r3, [r7, #48]	; 0x30
 8002b42:	2300      	movs	r3, #0
 8002b44:	637b      	str	r3, [r7, #52]	; 0x34
 8002b46:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002b4a:	4622      	mov	r2, r4
 8002b4c:	462b      	mov	r3, r5
 8002b4e:	f04f 0000 	mov.w	r0, #0
 8002b52:	f04f 0100 	mov.w	r1, #0
 8002b56:	0159      	lsls	r1, r3, #5
 8002b58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b5c:	0150      	lsls	r0, r2, #5
 8002b5e:	4602      	mov	r2, r0
 8002b60:	460b      	mov	r3, r1
 8002b62:	4621      	mov	r1, r4
 8002b64:	1a51      	subs	r1, r2, r1
 8002b66:	6139      	str	r1, [r7, #16]
 8002b68:	4629      	mov	r1, r5
 8002b6a:	eb63 0301 	sbc.w	r3, r3, r1
 8002b6e:	617b      	str	r3, [r7, #20]
 8002b70:	f04f 0200 	mov.w	r2, #0
 8002b74:	f04f 0300 	mov.w	r3, #0
 8002b78:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002b7c:	4659      	mov	r1, fp
 8002b7e:	018b      	lsls	r3, r1, #6
 8002b80:	4651      	mov	r1, sl
 8002b82:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b86:	4651      	mov	r1, sl
 8002b88:	018a      	lsls	r2, r1, #6
 8002b8a:	4651      	mov	r1, sl
 8002b8c:	ebb2 0801 	subs.w	r8, r2, r1
 8002b90:	4659      	mov	r1, fp
 8002b92:	eb63 0901 	sbc.w	r9, r3, r1
 8002b96:	f04f 0200 	mov.w	r2, #0
 8002b9a:	f04f 0300 	mov.w	r3, #0
 8002b9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002ba2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ba6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002baa:	4690      	mov	r8, r2
 8002bac:	4699      	mov	r9, r3
 8002bae:	4623      	mov	r3, r4
 8002bb0:	eb18 0303 	adds.w	r3, r8, r3
 8002bb4:	60bb      	str	r3, [r7, #8]
 8002bb6:	462b      	mov	r3, r5
 8002bb8:	eb49 0303 	adc.w	r3, r9, r3
 8002bbc:	60fb      	str	r3, [r7, #12]
 8002bbe:	f04f 0200 	mov.w	r2, #0
 8002bc2:	f04f 0300 	mov.w	r3, #0
 8002bc6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002bca:	4629      	mov	r1, r5
 8002bcc:	024b      	lsls	r3, r1, #9
 8002bce:	4621      	mov	r1, r4
 8002bd0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002bd4:	4621      	mov	r1, r4
 8002bd6:	024a      	lsls	r2, r1, #9
 8002bd8:	4610      	mov	r0, r2
 8002bda:	4619      	mov	r1, r3
 8002bdc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bde:	2200      	movs	r2, #0
 8002be0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002be2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002be4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002be8:	f7fe f856 	bl	8000c98 <__aeabi_uldivmod>
 8002bec:	4602      	mov	r2, r0
 8002bee:	460b      	mov	r3, r1
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002bf4:	e058      	b.n	8002ca8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bf6:	4b38      	ldr	r3, [pc, #224]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	099b      	lsrs	r3, r3, #6
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	4618      	mov	r0, r3
 8002c00:	4611      	mov	r1, r2
 8002c02:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002c06:	623b      	str	r3, [r7, #32]
 8002c08:	2300      	movs	r3, #0
 8002c0a:	627b      	str	r3, [r7, #36]	; 0x24
 8002c0c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002c10:	4642      	mov	r2, r8
 8002c12:	464b      	mov	r3, r9
 8002c14:	f04f 0000 	mov.w	r0, #0
 8002c18:	f04f 0100 	mov.w	r1, #0
 8002c1c:	0159      	lsls	r1, r3, #5
 8002c1e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c22:	0150      	lsls	r0, r2, #5
 8002c24:	4602      	mov	r2, r0
 8002c26:	460b      	mov	r3, r1
 8002c28:	4641      	mov	r1, r8
 8002c2a:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c2e:	4649      	mov	r1, r9
 8002c30:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c34:	f04f 0200 	mov.w	r2, #0
 8002c38:	f04f 0300 	mov.w	r3, #0
 8002c3c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002c40:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002c44:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002c48:	ebb2 040a 	subs.w	r4, r2, sl
 8002c4c:	eb63 050b 	sbc.w	r5, r3, fp
 8002c50:	f04f 0200 	mov.w	r2, #0
 8002c54:	f04f 0300 	mov.w	r3, #0
 8002c58:	00eb      	lsls	r3, r5, #3
 8002c5a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c5e:	00e2      	lsls	r2, r4, #3
 8002c60:	4614      	mov	r4, r2
 8002c62:	461d      	mov	r5, r3
 8002c64:	4643      	mov	r3, r8
 8002c66:	18e3      	adds	r3, r4, r3
 8002c68:	603b      	str	r3, [r7, #0]
 8002c6a:	464b      	mov	r3, r9
 8002c6c:	eb45 0303 	adc.w	r3, r5, r3
 8002c70:	607b      	str	r3, [r7, #4]
 8002c72:	f04f 0200 	mov.w	r2, #0
 8002c76:	f04f 0300 	mov.w	r3, #0
 8002c7a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002c7e:	4629      	mov	r1, r5
 8002c80:	028b      	lsls	r3, r1, #10
 8002c82:	4621      	mov	r1, r4
 8002c84:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c88:	4621      	mov	r1, r4
 8002c8a:	028a      	lsls	r2, r1, #10
 8002c8c:	4610      	mov	r0, r2
 8002c8e:	4619      	mov	r1, r3
 8002c90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c92:	2200      	movs	r2, #0
 8002c94:	61bb      	str	r3, [r7, #24]
 8002c96:	61fa      	str	r2, [r7, #28]
 8002c98:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c9c:	f7fd fffc 	bl	8000c98 <__aeabi_uldivmod>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	460b      	mov	r3, r1
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ca8:	4b0b      	ldr	r3, [pc, #44]	; (8002cd8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	0c1b      	lsrs	r3, r3, #16
 8002cae:	f003 0303 	and.w	r3, r3, #3
 8002cb2:	3301      	adds	r3, #1
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002cb8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002cba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002cc2:	e002      	b.n	8002cca <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002cc4:	4b05      	ldr	r3, [pc, #20]	; (8002cdc <HAL_RCC_GetSysClockFreq+0x204>)
 8002cc6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002cc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002cca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3750      	adds	r7, #80	; 0x50
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002cd6:	bf00      	nop
 8002cd8:	40023800 	.word	0x40023800
 8002cdc:	00f42400 	.word	0x00f42400
 8002ce0:	007a1200 	.word	0x007a1200

08002ce4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ce8:	4b03      	ldr	r3, [pc, #12]	; (8002cf8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002cea:	681b      	ldr	r3, [r3, #0]
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	20000018 	.word	0x20000018

08002cfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002d00:	f7ff fff0 	bl	8002ce4 <HAL_RCC_GetHCLKFreq>
 8002d04:	4602      	mov	r2, r0
 8002d06:	4b05      	ldr	r3, [pc, #20]	; (8002d1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	0a9b      	lsrs	r3, r3, #10
 8002d0c:	f003 0307 	and.w	r3, r3, #7
 8002d10:	4903      	ldr	r1, [pc, #12]	; (8002d20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d12:	5ccb      	ldrb	r3, [r1, r3]
 8002d14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40023800 	.word	0x40023800
 8002d20:	08008f88 	.word	0x08008f88

08002d24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002d28:	f7ff ffdc 	bl	8002ce4 <HAL_RCC_GetHCLKFreq>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	4b05      	ldr	r3, [pc, #20]	; (8002d44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	0b5b      	lsrs	r3, r3, #13
 8002d34:	f003 0307 	and.w	r3, r3, #7
 8002d38:	4903      	ldr	r1, [pc, #12]	; (8002d48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d3a:	5ccb      	ldrb	r3, [r1, r3]
 8002d3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	40023800 	.word	0x40023800
 8002d48:	08008f88 	.word	0x08008f88

08002d4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d101      	bne.n	8002d5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e041      	b.n	8002de2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d106      	bne.n	8002d78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f7fe fdf4 	bl	8001960 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2202      	movs	r2, #2
 8002d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	3304      	adds	r3, #4
 8002d88:	4619      	mov	r1, r3
 8002d8a:	4610      	mov	r0, r2
 8002d8c:	f000 fde2 	bl	8003954 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2201      	movs	r2, #1
 8002d94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	2201      	movs	r2, #1
 8002da4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2201      	movs	r2, #1
 8002db4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3708      	adds	r7, #8
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
	...

08002dec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b085      	sub	sp, #20
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dfa:	b2db      	uxtb	r3, r3
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d001      	beq.n	8002e04 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e03c      	b.n	8002e7e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2202      	movs	r2, #2
 8002e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a1e      	ldr	r2, [pc, #120]	; (8002e8c <HAL_TIM_Base_Start+0xa0>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d018      	beq.n	8002e48 <HAL_TIM_Base_Start+0x5c>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e1e:	d013      	beq.n	8002e48 <HAL_TIM_Base_Start+0x5c>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a1a      	ldr	r2, [pc, #104]	; (8002e90 <HAL_TIM_Base_Start+0xa4>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d00e      	beq.n	8002e48 <HAL_TIM_Base_Start+0x5c>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a19      	ldr	r2, [pc, #100]	; (8002e94 <HAL_TIM_Base_Start+0xa8>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d009      	beq.n	8002e48 <HAL_TIM_Base_Start+0x5c>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a17      	ldr	r2, [pc, #92]	; (8002e98 <HAL_TIM_Base_Start+0xac>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d004      	beq.n	8002e48 <HAL_TIM_Base_Start+0x5c>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a16      	ldr	r2, [pc, #88]	; (8002e9c <HAL_TIM_Base_Start+0xb0>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d111      	bne.n	8002e6c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f003 0307 	and.w	r3, r3, #7
 8002e52:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2b06      	cmp	r3, #6
 8002e58:	d010      	beq.n	8002e7c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f042 0201 	orr.w	r2, r2, #1
 8002e68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e6a:	e007      	b.n	8002e7c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f042 0201 	orr.w	r2, r2, #1
 8002e7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e7c:	2300      	movs	r3, #0
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	3714      	adds	r7, #20
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	40010000 	.word	0x40010000
 8002e90:	40000400 	.word	0x40000400
 8002e94:	40000800 	.word	0x40000800
 8002e98:	40000c00 	.word	0x40000c00
 8002e9c:	40014000 	.word	0x40014000

08002ea0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d001      	beq.n	8002eb8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e044      	b.n	8002f42 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2202      	movs	r2, #2
 8002ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	68da      	ldr	r2, [r3, #12]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f042 0201 	orr.w	r2, r2, #1
 8002ece:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a1e      	ldr	r2, [pc, #120]	; (8002f50 <HAL_TIM_Base_Start_IT+0xb0>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d018      	beq.n	8002f0c <HAL_TIM_Base_Start_IT+0x6c>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ee2:	d013      	beq.n	8002f0c <HAL_TIM_Base_Start_IT+0x6c>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a1a      	ldr	r2, [pc, #104]	; (8002f54 <HAL_TIM_Base_Start_IT+0xb4>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d00e      	beq.n	8002f0c <HAL_TIM_Base_Start_IT+0x6c>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a19      	ldr	r2, [pc, #100]	; (8002f58 <HAL_TIM_Base_Start_IT+0xb8>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d009      	beq.n	8002f0c <HAL_TIM_Base_Start_IT+0x6c>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a17      	ldr	r2, [pc, #92]	; (8002f5c <HAL_TIM_Base_Start_IT+0xbc>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d004      	beq.n	8002f0c <HAL_TIM_Base_Start_IT+0x6c>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a16      	ldr	r2, [pc, #88]	; (8002f60 <HAL_TIM_Base_Start_IT+0xc0>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d111      	bne.n	8002f30 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f003 0307 	and.w	r3, r3, #7
 8002f16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2b06      	cmp	r3, #6
 8002f1c:	d010      	beq.n	8002f40 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f042 0201 	orr.w	r2, r2, #1
 8002f2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f2e:	e007      	b.n	8002f40 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f042 0201 	orr.w	r2, r2, #1
 8002f3e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f40:	2300      	movs	r3, #0
}
 8002f42:	4618      	mov	r0, r3
 8002f44:	3714      	adds	r7, #20
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	40010000 	.word	0x40010000
 8002f54:	40000400 	.word	0x40000400
 8002f58:	40000800 	.word	0x40000800
 8002f5c:	40000c00 	.word	0x40000c00
 8002f60:	40014000 	.word	0x40014000

08002f64 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d101      	bne.n	8002f76 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e041      	b.n	8002ffa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d106      	bne.n	8002f90 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002f8a:	6878      	ldr	r0, [r7, #4]
 8002f8c:	f000 f839 	bl	8003002 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2202      	movs	r2, #2
 8002f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	3304      	adds	r3, #4
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	4610      	mov	r0, r2
 8002fa4:	f000 fcd6 	bl	8003954 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ff8:	2300      	movs	r3, #0
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3708      	adds	r7, #8
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}

08003002 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003002:	b480      	push	{r7}
 8003004:	b083      	sub	sp, #12
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800300a:	bf00      	nop
 800300c:	370c      	adds	r7, #12
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
	...

08003018 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
 8003020:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d109      	bne.n	800303c <HAL_TIM_PWM_Start+0x24>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800302e:	b2db      	uxtb	r3, r3
 8003030:	2b01      	cmp	r3, #1
 8003032:	bf14      	ite	ne
 8003034:	2301      	movne	r3, #1
 8003036:	2300      	moveq	r3, #0
 8003038:	b2db      	uxtb	r3, r3
 800303a:	e022      	b.n	8003082 <HAL_TIM_PWM_Start+0x6a>
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	2b04      	cmp	r3, #4
 8003040:	d109      	bne.n	8003056 <HAL_TIM_PWM_Start+0x3e>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b01      	cmp	r3, #1
 800304c:	bf14      	ite	ne
 800304e:	2301      	movne	r3, #1
 8003050:	2300      	moveq	r3, #0
 8003052:	b2db      	uxtb	r3, r3
 8003054:	e015      	b.n	8003082 <HAL_TIM_PWM_Start+0x6a>
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	2b08      	cmp	r3, #8
 800305a:	d109      	bne.n	8003070 <HAL_TIM_PWM_Start+0x58>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003062:	b2db      	uxtb	r3, r3
 8003064:	2b01      	cmp	r3, #1
 8003066:	bf14      	ite	ne
 8003068:	2301      	movne	r3, #1
 800306a:	2300      	moveq	r3, #0
 800306c:	b2db      	uxtb	r3, r3
 800306e:	e008      	b.n	8003082 <HAL_TIM_PWM_Start+0x6a>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003076:	b2db      	uxtb	r3, r3
 8003078:	2b01      	cmp	r3, #1
 800307a:	bf14      	ite	ne
 800307c:	2301      	movne	r3, #1
 800307e:	2300      	moveq	r3, #0
 8003080:	b2db      	uxtb	r3, r3
 8003082:	2b00      	cmp	r3, #0
 8003084:	d001      	beq.n	800308a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e068      	b.n	800315c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d104      	bne.n	800309a <HAL_TIM_PWM_Start+0x82>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2202      	movs	r2, #2
 8003094:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003098:	e013      	b.n	80030c2 <HAL_TIM_PWM_Start+0xaa>
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	2b04      	cmp	r3, #4
 800309e:	d104      	bne.n	80030aa <HAL_TIM_PWM_Start+0x92>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2202      	movs	r2, #2
 80030a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030a8:	e00b      	b.n	80030c2 <HAL_TIM_PWM_Start+0xaa>
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	2b08      	cmp	r3, #8
 80030ae:	d104      	bne.n	80030ba <HAL_TIM_PWM_Start+0xa2>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2202      	movs	r2, #2
 80030b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030b8:	e003      	b.n	80030c2 <HAL_TIM_PWM_Start+0xaa>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2202      	movs	r2, #2
 80030be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2201      	movs	r2, #1
 80030c8:	6839      	ldr	r1, [r7, #0]
 80030ca:	4618      	mov	r0, r3
 80030cc:	f000 fee8 	bl	8003ea0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a23      	ldr	r2, [pc, #140]	; (8003164 <HAL_TIM_PWM_Start+0x14c>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d107      	bne.n	80030ea <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a1d      	ldr	r2, [pc, #116]	; (8003164 <HAL_TIM_PWM_Start+0x14c>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d018      	beq.n	8003126 <HAL_TIM_PWM_Start+0x10e>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030fc:	d013      	beq.n	8003126 <HAL_TIM_PWM_Start+0x10e>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4a19      	ldr	r2, [pc, #100]	; (8003168 <HAL_TIM_PWM_Start+0x150>)
 8003104:	4293      	cmp	r3, r2
 8003106:	d00e      	beq.n	8003126 <HAL_TIM_PWM_Start+0x10e>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a17      	ldr	r2, [pc, #92]	; (800316c <HAL_TIM_PWM_Start+0x154>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d009      	beq.n	8003126 <HAL_TIM_PWM_Start+0x10e>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a16      	ldr	r2, [pc, #88]	; (8003170 <HAL_TIM_PWM_Start+0x158>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d004      	beq.n	8003126 <HAL_TIM_PWM_Start+0x10e>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a14      	ldr	r2, [pc, #80]	; (8003174 <HAL_TIM_PWM_Start+0x15c>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d111      	bne.n	800314a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	f003 0307 	and.w	r3, r3, #7
 8003130:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2b06      	cmp	r3, #6
 8003136:	d010      	beq.n	800315a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f042 0201 	orr.w	r2, r2, #1
 8003146:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003148:	e007      	b.n	800315a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f042 0201 	orr.w	r2, r2, #1
 8003158:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800315a:	2300      	movs	r3, #0
}
 800315c:	4618      	mov	r0, r3
 800315e:	3710      	adds	r7, #16
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	40010000 	.word	0x40010000
 8003168:	40000400 	.word	0x40000400
 800316c:	40000800 	.word	0x40000800
 8003170:	40000c00 	.word	0x40000c00
 8003174:	40014000 	.word	0x40014000

08003178 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d101      	bne.n	800318c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e097      	b.n	80032bc <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003192:	b2db      	uxtb	r3, r3
 8003194:	2b00      	cmp	r3, #0
 8003196:	d106      	bne.n	80031a6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80031a0:	6878      	ldr	r0, [r7, #4]
 80031a2:	f7fe fc1b 	bl	80019dc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2202      	movs	r2, #2
 80031aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	687a      	ldr	r2, [r7, #4]
 80031b6:	6812      	ldr	r2, [r2, #0]
 80031b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031bc:	f023 0307 	bic.w	r3, r3, #7
 80031c0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	3304      	adds	r3, #4
 80031ca:	4619      	mov	r1, r3
 80031cc:	4610      	mov	r0, r2
 80031ce:	f000 fbc1 	bl	8003954 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	699b      	ldr	r3, [r3, #24]
 80031e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	6a1b      	ldr	r3, [r3, #32]
 80031e8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	697a      	ldr	r2, [r7, #20]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031fa:	f023 0303 	bic.w	r3, r3, #3
 80031fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	689a      	ldr	r2, [r3, #8]
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	021b      	lsls	r3, r3, #8
 800320a:	4313      	orrs	r3, r2
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	4313      	orrs	r3, r2
 8003210:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003218:	f023 030c 	bic.w	r3, r3, #12
 800321c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003224:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003228:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	68da      	ldr	r2, [r3, #12]
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	69db      	ldr	r3, [r3, #28]
 8003232:	021b      	lsls	r3, r3, #8
 8003234:	4313      	orrs	r3, r2
 8003236:	693a      	ldr	r2, [r7, #16]
 8003238:	4313      	orrs	r3, r2
 800323a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	011a      	lsls	r2, r3, #4
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	6a1b      	ldr	r3, [r3, #32]
 8003246:	031b      	lsls	r3, r3, #12
 8003248:	4313      	orrs	r3, r2
 800324a:	693a      	ldr	r2, [r7, #16]
 800324c:	4313      	orrs	r3, r2
 800324e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003256:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800325e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	685a      	ldr	r2, [r3, #4]
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	695b      	ldr	r3, [r3, #20]
 8003268:	011b      	lsls	r3, r3, #4
 800326a:	4313      	orrs	r3, r2
 800326c:	68fa      	ldr	r2, [r7, #12]
 800326e:	4313      	orrs	r3, r2
 8003270:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	697a      	ldr	r2, [r7, #20]
 8003278:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	693a      	ldr	r2, [r7, #16]
 8003280:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	68fa      	ldr	r2, [r7, #12]
 8003288:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2201      	movs	r2, #1
 800328e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2201      	movs	r2, #1
 8003296:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2201      	movs	r2, #1
 800329e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2201      	movs	r2, #1
 80032a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2201      	movs	r2, #1
 80032ae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032ba:	2300      	movs	r3, #0
}
 80032bc:	4618      	mov	r0, r3
 80032be:	3718      	adds	r7, #24
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80032d4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80032dc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80032e4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80032ec:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d110      	bne.n	8003316 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80032f4:	7bfb      	ldrb	r3, [r7, #15]
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d102      	bne.n	8003300 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80032fa:	7b7b      	ldrb	r3, [r7, #13]
 80032fc:	2b01      	cmp	r3, #1
 80032fe:	d001      	beq.n	8003304 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e069      	b.n	80033d8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2202      	movs	r2, #2
 8003308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2202      	movs	r2, #2
 8003310:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003314:	e031      	b.n	800337a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	2b04      	cmp	r3, #4
 800331a:	d110      	bne.n	800333e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800331c:	7bbb      	ldrb	r3, [r7, #14]
 800331e:	2b01      	cmp	r3, #1
 8003320:	d102      	bne.n	8003328 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003322:	7b3b      	ldrb	r3, [r7, #12]
 8003324:	2b01      	cmp	r3, #1
 8003326:	d001      	beq.n	800332c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e055      	b.n	80033d8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2202      	movs	r2, #2
 8003330:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2202      	movs	r2, #2
 8003338:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800333c:	e01d      	b.n	800337a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800333e:	7bfb      	ldrb	r3, [r7, #15]
 8003340:	2b01      	cmp	r3, #1
 8003342:	d108      	bne.n	8003356 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003344:	7bbb      	ldrb	r3, [r7, #14]
 8003346:	2b01      	cmp	r3, #1
 8003348:	d105      	bne.n	8003356 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800334a:	7b7b      	ldrb	r3, [r7, #13]
 800334c:	2b01      	cmp	r3, #1
 800334e:	d102      	bne.n	8003356 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003350:	7b3b      	ldrb	r3, [r7, #12]
 8003352:	2b01      	cmp	r3, #1
 8003354:	d001      	beq.n	800335a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e03e      	b.n	80033d8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2202      	movs	r2, #2
 800335e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2202      	movs	r2, #2
 8003366:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2202      	movs	r2, #2
 800336e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2202      	movs	r2, #2
 8003376:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d003      	beq.n	8003388 <HAL_TIM_Encoder_Start+0xc4>
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	2b04      	cmp	r3, #4
 8003384:	d008      	beq.n	8003398 <HAL_TIM_Encoder_Start+0xd4>
 8003386:	e00f      	b.n	80033a8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	2201      	movs	r2, #1
 800338e:	2100      	movs	r1, #0
 8003390:	4618      	mov	r0, r3
 8003392:	f000 fd85 	bl	8003ea0 <TIM_CCxChannelCmd>
      break;
 8003396:	e016      	b.n	80033c6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2201      	movs	r2, #1
 800339e:	2104      	movs	r1, #4
 80033a0:	4618      	mov	r0, r3
 80033a2:	f000 fd7d 	bl	8003ea0 <TIM_CCxChannelCmd>
      break;
 80033a6:	e00e      	b.n	80033c6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2201      	movs	r2, #1
 80033ae:	2100      	movs	r1, #0
 80033b0:	4618      	mov	r0, r3
 80033b2:	f000 fd75 	bl	8003ea0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	2201      	movs	r2, #1
 80033bc:	2104      	movs	r1, #4
 80033be:	4618      	mov	r0, r3
 80033c0:	f000 fd6e 	bl	8003ea0 <TIM_CCxChannelCmd>
      break;
 80033c4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f042 0201 	orr.w	r2, r2, #1
 80033d4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3710      	adds	r7, #16
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}

080033e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	691b      	ldr	r3, [r3, #16]
 80033ee:	f003 0302 	and.w	r3, r3, #2
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d122      	bne.n	800343c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	f003 0302 	and.w	r3, r3, #2
 8003400:	2b02      	cmp	r3, #2
 8003402:	d11b      	bne.n	800343c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f06f 0202 	mvn.w	r2, #2
 800340c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2201      	movs	r2, #1
 8003412:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	699b      	ldr	r3, [r3, #24]
 800341a:	f003 0303 	and.w	r3, r3, #3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d003      	beq.n	800342a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	f000 fa77 	bl	8003916 <HAL_TIM_IC_CaptureCallback>
 8003428:	e005      	b.n	8003436 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f000 fa69 	bl	8003902 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f000 fa7a 	bl	800392a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	f003 0304 	and.w	r3, r3, #4
 8003446:	2b04      	cmp	r3, #4
 8003448:	d122      	bne.n	8003490 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	f003 0304 	and.w	r3, r3, #4
 8003454:	2b04      	cmp	r3, #4
 8003456:	d11b      	bne.n	8003490 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f06f 0204 	mvn.w	r2, #4
 8003460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2202      	movs	r2, #2
 8003466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	699b      	ldr	r3, [r3, #24]
 800346e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 fa4d 	bl	8003916 <HAL_TIM_IC_CaptureCallback>
 800347c:	e005      	b.n	800348a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 fa3f 	bl	8003902 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f000 fa50 	bl	800392a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	691b      	ldr	r3, [r3, #16]
 8003496:	f003 0308 	and.w	r3, r3, #8
 800349a:	2b08      	cmp	r3, #8
 800349c:	d122      	bne.n	80034e4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	f003 0308 	and.w	r3, r3, #8
 80034a8:	2b08      	cmp	r3, #8
 80034aa:	d11b      	bne.n	80034e4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f06f 0208 	mvn.w	r2, #8
 80034b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2204      	movs	r2, #4
 80034ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	f003 0303 	and.w	r3, r3, #3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d003      	beq.n	80034d2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 fa23 	bl	8003916 <HAL_TIM_IC_CaptureCallback>
 80034d0:	e005      	b.n	80034de <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f000 fa15 	bl	8003902 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f000 fa26 	bl	800392a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	691b      	ldr	r3, [r3, #16]
 80034ea:	f003 0310 	and.w	r3, r3, #16
 80034ee:	2b10      	cmp	r3, #16
 80034f0:	d122      	bne.n	8003538 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	f003 0310 	and.w	r3, r3, #16
 80034fc:	2b10      	cmp	r3, #16
 80034fe:	d11b      	bne.n	8003538 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f06f 0210 	mvn.w	r2, #16
 8003508:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2208      	movs	r2, #8
 800350e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	69db      	ldr	r3, [r3, #28]
 8003516:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800351a:	2b00      	cmp	r3, #0
 800351c:	d003      	beq.n	8003526 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f000 f9f9 	bl	8003916 <HAL_TIM_IC_CaptureCallback>
 8003524:	e005      	b.n	8003532 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f000 f9eb 	bl	8003902 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f000 f9fc 	bl	800392a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	2b01      	cmp	r3, #1
 8003544:	d10e      	bne.n	8003564 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	68db      	ldr	r3, [r3, #12]
 800354c:	f003 0301 	and.w	r3, r3, #1
 8003550:	2b01      	cmp	r3, #1
 8003552:	d107      	bne.n	8003564 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f06f 0201 	mvn.w	r2, #1
 800355c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f7fe f810 	bl	8001584 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	691b      	ldr	r3, [r3, #16]
 800356a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800356e:	2b80      	cmp	r3, #128	; 0x80
 8003570:	d10e      	bne.n	8003590 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800357c:	2b80      	cmp	r3, #128	; 0x80
 800357e:	d107      	bne.n	8003590 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003588:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f000 fd78 	bl	8004080 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800359a:	2b40      	cmp	r3, #64	; 0x40
 800359c:	d10e      	bne.n	80035bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035a8:	2b40      	cmp	r3, #64	; 0x40
 80035aa:	d107      	bne.n	80035bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80035b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f000 f9c1 	bl	800393e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	f003 0320 	and.w	r3, r3, #32
 80035c6:	2b20      	cmp	r3, #32
 80035c8:	d10e      	bne.n	80035e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	f003 0320 	and.w	r3, r3, #32
 80035d4:	2b20      	cmp	r3, #32
 80035d6:	d107      	bne.n	80035e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f06f 0220 	mvn.w	r2, #32
 80035e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f000 fd42 	bl	800406c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80035e8:	bf00      	nop
 80035ea:	3708      	adds	r7, #8
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b086      	sub	sp, #24
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035fc:	2300      	movs	r3, #0
 80035fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003606:	2b01      	cmp	r3, #1
 8003608:	d101      	bne.n	800360e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800360a:	2302      	movs	r3, #2
 800360c:	e0ae      	b.n	800376c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2201      	movs	r2, #1
 8003612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2b0c      	cmp	r3, #12
 800361a:	f200 809f 	bhi.w	800375c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800361e:	a201      	add	r2, pc, #4	; (adr r2, 8003624 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003624:	08003659 	.word	0x08003659
 8003628:	0800375d 	.word	0x0800375d
 800362c:	0800375d 	.word	0x0800375d
 8003630:	0800375d 	.word	0x0800375d
 8003634:	08003699 	.word	0x08003699
 8003638:	0800375d 	.word	0x0800375d
 800363c:	0800375d 	.word	0x0800375d
 8003640:	0800375d 	.word	0x0800375d
 8003644:	080036db 	.word	0x080036db
 8003648:	0800375d 	.word	0x0800375d
 800364c:	0800375d 	.word	0x0800375d
 8003650:	0800375d 	.word	0x0800375d
 8003654:	0800371b 	.word	0x0800371b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	68b9      	ldr	r1, [r7, #8]
 800365e:	4618      	mov	r0, r3
 8003660:	f000 f9f8 	bl	8003a54 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	699a      	ldr	r2, [r3, #24]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f042 0208 	orr.w	r2, r2, #8
 8003672:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	699a      	ldr	r2, [r3, #24]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f022 0204 	bic.w	r2, r2, #4
 8003682:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	6999      	ldr	r1, [r3, #24]
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	691a      	ldr	r2, [r3, #16]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	430a      	orrs	r2, r1
 8003694:	619a      	str	r2, [r3, #24]
      break;
 8003696:	e064      	b.n	8003762 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	68b9      	ldr	r1, [r7, #8]
 800369e:	4618      	mov	r0, r3
 80036a0:	f000 fa3e 	bl	8003b20 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	699a      	ldr	r2, [r3, #24]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80036b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	699a      	ldr	r2, [r3, #24]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	6999      	ldr	r1, [r3, #24]
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	691b      	ldr	r3, [r3, #16]
 80036ce:	021a      	lsls	r2, r3, #8
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	619a      	str	r2, [r3, #24]
      break;
 80036d8:	e043      	b.n	8003762 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	68b9      	ldr	r1, [r7, #8]
 80036e0:	4618      	mov	r0, r3
 80036e2:	f000 fa89 	bl	8003bf8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	69da      	ldr	r2, [r3, #28]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f042 0208 	orr.w	r2, r2, #8
 80036f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	69da      	ldr	r2, [r3, #28]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f022 0204 	bic.w	r2, r2, #4
 8003704:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	69d9      	ldr	r1, [r3, #28]
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	691a      	ldr	r2, [r3, #16]
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	430a      	orrs	r2, r1
 8003716:	61da      	str	r2, [r3, #28]
      break;
 8003718:	e023      	b.n	8003762 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	68b9      	ldr	r1, [r7, #8]
 8003720:	4618      	mov	r0, r3
 8003722:	f000 fad3 	bl	8003ccc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	69da      	ldr	r2, [r3, #28]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003734:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	69da      	ldr	r2, [r3, #28]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003744:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	69d9      	ldr	r1, [r3, #28]
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	691b      	ldr	r3, [r3, #16]
 8003750:	021a      	lsls	r2, r3, #8
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	430a      	orrs	r2, r1
 8003758:	61da      	str	r2, [r3, #28]
      break;
 800375a:	e002      	b.n	8003762 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	75fb      	strb	r3, [r7, #23]
      break;
 8003760:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2200      	movs	r2, #0
 8003766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800376a:	7dfb      	ldrb	r3, [r7, #23]
}
 800376c:	4618      	mov	r0, r3
 800376e:	3718      	adds	r7, #24
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}

08003774 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
 800377c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800377e:	2300      	movs	r3, #0
 8003780:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003788:	2b01      	cmp	r3, #1
 800378a:	d101      	bne.n	8003790 <HAL_TIM_ConfigClockSource+0x1c>
 800378c:	2302      	movs	r3, #2
 800378e:	e0b4      	b.n	80038fa <HAL_TIM_ConfigClockSource+0x186>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2202      	movs	r2, #2
 800379c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689b      	ldr	r3, [r3, #8]
 80037a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80037ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80037b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68ba      	ldr	r2, [r7, #8]
 80037be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037c8:	d03e      	beq.n	8003848 <HAL_TIM_ConfigClockSource+0xd4>
 80037ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037ce:	f200 8087 	bhi.w	80038e0 <HAL_TIM_ConfigClockSource+0x16c>
 80037d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037d6:	f000 8086 	beq.w	80038e6 <HAL_TIM_ConfigClockSource+0x172>
 80037da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037de:	d87f      	bhi.n	80038e0 <HAL_TIM_ConfigClockSource+0x16c>
 80037e0:	2b70      	cmp	r3, #112	; 0x70
 80037e2:	d01a      	beq.n	800381a <HAL_TIM_ConfigClockSource+0xa6>
 80037e4:	2b70      	cmp	r3, #112	; 0x70
 80037e6:	d87b      	bhi.n	80038e0 <HAL_TIM_ConfigClockSource+0x16c>
 80037e8:	2b60      	cmp	r3, #96	; 0x60
 80037ea:	d050      	beq.n	800388e <HAL_TIM_ConfigClockSource+0x11a>
 80037ec:	2b60      	cmp	r3, #96	; 0x60
 80037ee:	d877      	bhi.n	80038e0 <HAL_TIM_ConfigClockSource+0x16c>
 80037f0:	2b50      	cmp	r3, #80	; 0x50
 80037f2:	d03c      	beq.n	800386e <HAL_TIM_ConfigClockSource+0xfa>
 80037f4:	2b50      	cmp	r3, #80	; 0x50
 80037f6:	d873      	bhi.n	80038e0 <HAL_TIM_ConfigClockSource+0x16c>
 80037f8:	2b40      	cmp	r3, #64	; 0x40
 80037fa:	d058      	beq.n	80038ae <HAL_TIM_ConfigClockSource+0x13a>
 80037fc:	2b40      	cmp	r3, #64	; 0x40
 80037fe:	d86f      	bhi.n	80038e0 <HAL_TIM_ConfigClockSource+0x16c>
 8003800:	2b30      	cmp	r3, #48	; 0x30
 8003802:	d064      	beq.n	80038ce <HAL_TIM_ConfigClockSource+0x15a>
 8003804:	2b30      	cmp	r3, #48	; 0x30
 8003806:	d86b      	bhi.n	80038e0 <HAL_TIM_ConfigClockSource+0x16c>
 8003808:	2b20      	cmp	r3, #32
 800380a:	d060      	beq.n	80038ce <HAL_TIM_ConfigClockSource+0x15a>
 800380c:	2b20      	cmp	r3, #32
 800380e:	d867      	bhi.n	80038e0 <HAL_TIM_ConfigClockSource+0x16c>
 8003810:	2b00      	cmp	r3, #0
 8003812:	d05c      	beq.n	80038ce <HAL_TIM_ConfigClockSource+0x15a>
 8003814:	2b10      	cmp	r3, #16
 8003816:	d05a      	beq.n	80038ce <HAL_TIM_ConfigClockSource+0x15a>
 8003818:	e062      	b.n	80038e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6818      	ldr	r0, [r3, #0]
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	6899      	ldr	r1, [r3, #8]
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	685a      	ldr	r2, [r3, #4]
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	f000 fb19 	bl	8003e60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800383c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	68ba      	ldr	r2, [r7, #8]
 8003844:	609a      	str	r2, [r3, #8]
      break;
 8003846:	e04f      	b.n	80038e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6818      	ldr	r0, [r3, #0]
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	6899      	ldr	r1, [r3, #8]
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	685a      	ldr	r2, [r3, #4]
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	68db      	ldr	r3, [r3, #12]
 8003858:	f000 fb02 	bl	8003e60 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	689a      	ldr	r2, [r3, #8]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800386a:	609a      	str	r2, [r3, #8]
      break;
 800386c:	e03c      	b.n	80038e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6818      	ldr	r0, [r3, #0]
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	6859      	ldr	r1, [r3, #4]
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	461a      	mov	r2, r3
 800387c:	f000 fa76 	bl	8003d6c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2150      	movs	r1, #80	; 0x50
 8003886:	4618      	mov	r0, r3
 8003888:	f000 facf 	bl	8003e2a <TIM_ITRx_SetConfig>
      break;
 800388c:	e02c      	b.n	80038e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6818      	ldr	r0, [r3, #0]
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	6859      	ldr	r1, [r3, #4]
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	461a      	mov	r2, r3
 800389c:	f000 fa95 	bl	8003dca <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2160      	movs	r1, #96	; 0x60
 80038a6:	4618      	mov	r0, r3
 80038a8:	f000 fabf 	bl	8003e2a <TIM_ITRx_SetConfig>
      break;
 80038ac:	e01c      	b.n	80038e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6818      	ldr	r0, [r3, #0]
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	6859      	ldr	r1, [r3, #4]
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	461a      	mov	r2, r3
 80038bc:	f000 fa56 	bl	8003d6c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2140      	movs	r1, #64	; 0x40
 80038c6:	4618      	mov	r0, r3
 80038c8:	f000 faaf 	bl	8003e2a <TIM_ITRx_SetConfig>
      break;
 80038cc:	e00c      	b.n	80038e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4619      	mov	r1, r3
 80038d8:	4610      	mov	r0, r2
 80038da:	f000 faa6 	bl	8003e2a <TIM_ITRx_SetConfig>
      break;
 80038de:	e003      	b.n	80038e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	73fb      	strb	r3, [r7, #15]
      break;
 80038e4:	e000      	b.n	80038e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80038e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80038f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3710      	adds	r7, #16
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}

08003902 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003902:	b480      	push	{r7}
 8003904:	b083      	sub	sp, #12
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800390a:	bf00      	nop
 800390c:	370c      	adds	r7, #12
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr

08003916 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003916:	b480      	push	{r7}
 8003918:	b083      	sub	sp, #12
 800391a:	af00      	add	r7, sp, #0
 800391c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800391e:	bf00      	nop
 8003920:	370c      	adds	r7, #12
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr

0800392a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800392a:	b480      	push	{r7}
 800392c:	b083      	sub	sp, #12
 800392e:	af00      	add	r7, sp, #0
 8003930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003932:	bf00      	nop
 8003934:	370c      	adds	r7, #12
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr

0800393e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800393e:	b480      	push	{r7}
 8003940:	b083      	sub	sp, #12
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003946:	bf00      	nop
 8003948:	370c      	adds	r7, #12
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
	...

08003954 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003954:	b480      	push	{r7}
 8003956:	b085      	sub	sp, #20
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
 800395c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a34      	ldr	r2, [pc, #208]	; (8003a38 <TIM_Base_SetConfig+0xe4>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d00f      	beq.n	800398c <TIM_Base_SetConfig+0x38>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003972:	d00b      	beq.n	800398c <TIM_Base_SetConfig+0x38>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4a31      	ldr	r2, [pc, #196]	; (8003a3c <TIM_Base_SetConfig+0xe8>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d007      	beq.n	800398c <TIM_Base_SetConfig+0x38>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	4a30      	ldr	r2, [pc, #192]	; (8003a40 <TIM_Base_SetConfig+0xec>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d003      	beq.n	800398c <TIM_Base_SetConfig+0x38>
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	4a2f      	ldr	r2, [pc, #188]	; (8003a44 <TIM_Base_SetConfig+0xf0>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d108      	bne.n	800399e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003992:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	4313      	orrs	r3, r2
 800399c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a25      	ldr	r2, [pc, #148]	; (8003a38 <TIM_Base_SetConfig+0xe4>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d01b      	beq.n	80039de <TIM_Base_SetConfig+0x8a>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039ac:	d017      	beq.n	80039de <TIM_Base_SetConfig+0x8a>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4a22      	ldr	r2, [pc, #136]	; (8003a3c <TIM_Base_SetConfig+0xe8>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d013      	beq.n	80039de <TIM_Base_SetConfig+0x8a>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4a21      	ldr	r2, [pc, #132]	; (8003a40 <TIM_Base_SetConfig+0xec>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d00f      	beq.n	80039de <TIM_Base_SetConfig+0x8a>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	4a20      	ldr	r2, [pc, #128]	; (8003a44 <TIM_Base_SetConfig+0xf0>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d00b      	beq.n	80039de <TIM_Base_SetConfig+0x8a>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	4a1f      	ldr	r2, [pc, #124]	; (8003a48 <TIM_Base_SetConfig+0xf4>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d007      	beq.n	80039de <TIM_Base_SetConfig+0x8a>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4a1e      	ldr	r2, [pc, #120]	; (8003a4c <TIM_Base_SetConfig+0xf8>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d003      	beq.n	80039de <TIM_Base_SetConfig+0x8a>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4a1d      	ldr	r2, [pc, #116]	; (8003a50 <TIM_Base_SetConfig+0xfc>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d108      	bne.n	80039f0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	68db      	ldr	r3, [r3, #12]
 80039ea:	68fa      	ldr	r2, [r7, #12]
 80039ec:	4313      	orrs	r3, r2
 80039ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	695b      	ldr	r3, [r3, #20]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	68fa      	ldr	r2, [r7, #12]
 8003a02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	689a      	ldr	r2, [r3, #8]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	4a08      	ldr	r2, [pc, #32]	; (8003a38 <TIM_Base_SetConfig+0xe4>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d103      	bne.n	8003a24 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	691a      	ldr	r2, [r3, #16]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2201      	movs	r2, #1
 8003a28:	615a      	str	r2, [r3, #20]
}
 8003a2a:	bf00      	nop
 8003a2c:	3714      	adds	r7, #20
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr
 8003a36:	bf00      	nop
 8003a38:	40010000 	.word	0x40010000
 8003a3c:	40000400 	.word	0x40000400
 8003a40:	40000800 	.word	0x40000800
 8003a44:	40000c00 	.word	0x40000c00
 8003a48:	40014000 	.word	0x40014000
 8003a4c:	40014400 	.word	0x40014400
 8003a50:	40014800 	.word	0x40014800

08003a54 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b087      	sub	sp, #28
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6a1b      	ldr	r3, [r3, #32]
 8003a62:	f023 0201 	bic.w	r2, r3, #1
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a1b      	ldr	r3, [r3, #32]
 8003a6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	699b      	ldr	r3, [r3, #24]
 8003a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f023 0303 	bic.w	r3, r3, #3
 8003a8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	68fa      	ldr	r2, [r7, #12]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	f023 0302 	bic.w	r3, r3, #2
 8003a9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	4a1c      	ldr	r2, [pc, #112]	; (8003b1c <TIM_OC1_SetConfig+0xc8>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d10c      	bne.n	8003aca <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	f023 0308 	bic.w	r3, r3, #8
 8003ab6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	697a      	ldr	r2, [r7, #20]
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	f023 0304 	bic.w	r3, r3, #4
 8003ac8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a13      	ldr	r2, [pc, #76]	; (8003b1c <TIM_OC1_SetConfig+0xc8>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d111      	bne.n	8003af6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ad8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ae0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	693a      	ldr	r2, [r7, #16]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	693a      	ldr	r2, [r7, #16]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	693a      	ldr	r2, [r7, #16]
 8003afa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	68fa      	ldr	r2, [r7, #12]
 8003b00:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	685a      	ldr	r2, [r3, #4]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	697a      	ldr	r2, [r7, #20]
 8003b0e:	621a      	str	r2, [r3, #32]
}
 8003b10:	bf00      	nop
 8003b12:	371c      	adds	r7, #28
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr
 8003b1c:	40010000 	.word	0x40010000

08003b20 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b20:	b480      	push	{r7}
 8003b22:	b087      	sub	sp, #28
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
 8003b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6a1b      	ldr	r3, [r3, #32]
 8003b2e:	f023 0210 	bic.w	r2, r3, #16
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a1b      	ldr	r3, [r3, #32]
 8003b3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	699b      	ldr	r3, [r3, #24]
 8003b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	021b      	lsls	r3, r3, #8
 8003b5e:	68fa      	ldr	r2, [r7, #12]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	f023 0320 	bic.w	r3, r3, #32
 8003b6a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	011b      	lsls	r3, r3, #4
 8003b72:	697a      	ldr	r2, [r7, #20]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	4a1e      	ldr	r2, [pc, #120]	; (8003bf4 <TIM_OC2_SetConfig+0xd4>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d10d      	bne.n	8003b9c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	011b      	lsls	r3, r3, #4
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003b94:	697b      	ldr	r3, [r7, #20]
 8003b96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003b9a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	4a15      	ldr	r2, [pc, #84]	; (8003bf4 <TIM_OC2_SetConfig+0xd4>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d113      	bne.n	8003bcc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003baa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003bb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	695b      	ldr	r3, [r3, #20]
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	693a      	ldr	r2, [r7, #16]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	699b      	ldr	r3, [r3, #24]
 8003bc4:	009b      	lsls	r3, r3, #2
 8003bc6:	693a      	ldr	r2, [r7, #16]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	693a      	ldr	r2, [r7, #16]
 8003bd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	68fa      	ldr	r2, [r7, #12]
 8003bd6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	685a      	ldr	r2, [r3, #4]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	697a      	ldr	r2, [r7, #20]
 8003be4:	621a      	str	r2, [r3, #32]
}
 8003be6:	bf00      	nop
 8003be8:	371c      	adds	r7, #28
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	40010000 	.word	0x40010000

08003bf8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b087      	sub	sp, #28
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6a1b      	ldr	r3, [r3, #32]
 8003c06:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a1b      	ldr	r3, [r3, #32]
 8003c12:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	69db      	ldr	r3, [r3, #28]
 8003c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f023 0303 	bic.w	r3, r3, #3
 8003c2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68fa      	ldr	r2, [r7, #12]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003c40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	021b      	lsls	r3, r3, #8
 8003c48:	697a      	ldr	r2, [r7, #20]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a1d      	ldr	r2, [pc, #116]	; (8003cc8 <TIM_OC3_SetConfig+0xd0>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d10d      	bne.n	8003c72 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003c5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	021b      	lsls	r3, r3, #8
 8003c64:	697a      	ldr	r2, [r7, #20]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a14      	ldr	r2, [pc, #80]	; (8003cc8 <TIM_OC3_SetConfig+0xd0>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d113      	bne.n	8003ca2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	011b      	lsls	r3, r3, #4
 8003c90:	693a      	ldr	r2, [r7, #16]
 8003c92:	4313      	orrs	r3, r2
 8003c94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	699b      	ldr	r3, [r3, #24]
 8003c9a:	011b      	lsls	r3, r3, #4
 8003c9c:	693a      	ldr	r2, [r7, #16]
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	693a      	ldr	r2, [r7, #16]
 8003ca6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	68fa      	ldr	r2, [r7, #12]
 8003cac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	685a      	ldr	r2, [r3, #4]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	697a      	ldr	r2, [r7, #20]
 8003cba:	621a      	str	r2, [r3, #32]
}
 8003cbc:	bf00      	nop
 8003cbe:	371c      	adds	r7, #28
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr
 8003cc8:	40010000 	.word	0x40010000

08003ccc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b087      	sub	sp, #28
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6a1b      	ldr	r3, [r3, #32]
 8003cda:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a1b      	ldr	r3, [r3, #32]
 8003ce6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	69db      	ldr	r3, [r3, #28]
 8003cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003cfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d02:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	021b      	lsls	r3, r3, #8
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003d16:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	031b      	lsls	r3, r3, #12
 8003d1e:	693a      	ldr	r2, [r7, #16]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	4a10      	ldr	r2, [pc, #64]	; (8003d68 <TIM_OC4_SetConfig+0x9c>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d109      	bne.n	8003d40 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d32:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	695b      	ldr	r3, [r3, #20]
 8003d38:	019b      	lsls	r3, r3, #6
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	68fa      	ldr	r2, [r7, #12]
 8003d4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	693a      	ldr	r2, [r7, #16]
 8003d58:	621a      	str	r2, [r3, #32]
}
 8003d5a:	bf00      	nop
 8003d5c:	371c      	adds	r7, #28
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop
 8003d68:	40010000 	.word	0x40010000

08003d6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b087      	sub	sp, #28
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6a1b      	ldr	r3, [r3, #32]
 8003d7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6a1b      	ldr	r3, [r3, #32]
 8003d82:	f023 0201 	bic.w	r2, r3, #1
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	699b      	ldr	r3, [r3, #24]
 8003d8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	011b      	lsls	r3, r3, #4
 8003d9c:	693a      	ldr	r2, [r7, #16]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	f023 030a 	bic.w	r3, r3, #10
 8003da8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003daa:	697a      	ldr	r2, [r7, #20]
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	693a      	ldr	r2, [r7, #16]
 8003db6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	697a      	ldr	r2, [r7, #20]
 8003dbc:	621a      	str	r2, [r3, #32]
}
 8003dbe:	bf00      	nop
 8003dc0:	371c      	adds	r7, #28
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr

08003dca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003dca:	b480      	push	{r7}
 8003dcc:	b087      	sub	sp, #28
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	60f8      	str	r0, [r7, #12]
 8003dd2:	60b9      	str	r1, [r7, #8]
 8003dd4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6a1b      	ldr	r3, [r3, #32]
 8003dda:	f023 0210 	bic.w	r2, r3, #16
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	699b      	ldr	r3, [r3, #24]
 8003de6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6a1b      	ldr	r3, [r3, #32]
 8003dec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003df4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	031b      	lsls	r3, r3, #12
 8003dfa:	697a      	ldr	r2, [r7, #20]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003e06:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e08:	68bb      	ldr	r3, [r7, #8]
 8003e0a:	011b      	lsls	r3, r3, #4
 8003e0c:	693a      	ldr	r2, [r7, #16]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	697a      	ldr	r2, [r7, #20]
 8003e16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	693a      	ldr	r2, [r7, #16]
 8003e1c:	621a      	str	r2, [r3, #32]
}
 8003e1e:	bf00      	nop
 8003e20:	371c      	adds	r7, #28
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr

08003e2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e2a:	b480      	push	{r7}
 8003e2c:	b085      	sub	sp, #20
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
 8003e32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e40:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e42:	683a      	ldr	r2, [r7, #0]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	f043 0307 	orr.w	r3, r3, #7
 8003e4c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	609a      	str	r2, [r3, #8]
}
 8003e54:	bf00      	nop
 8003e56:	3714      	adds	r7, #20
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr

08003e60 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b087      	sub	sp, #28
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	607a      	str	r2, [r7, #4]
 8003e6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e7a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	021a      	lsls	r2, r3, #8
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	431a      	orrs	r2, r3
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	697a      	ldr	r2, [r7, #20]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	697a      	ldr	r2, [r7, #20]
 8003e92:	609a      	str	r2, [r3, #8]
}
 8003e94:	bf00      	nop
 8003e96:	371c      	adds	r7, #28
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b087      	sub	sp, #28
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	60b9      	str	r1, [r7, #8]
 8003eaa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	f003 031f 	and.w	r3, r3, #31
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6a1a      	ldr	r2, [r3, #32]
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	43db      	mvns	r3, r3
 8003ec2:	401a      	ands	r2, r3
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6a1a      	ldr	r2, [r3, #32]
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	f003 031f 	and.w	r3, r3, #31
 8003ed2:	6879      	ldr	r1, [r7, #4]
 8003ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ed8:	431a      	orrs	r2, r3
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	621a      	str	r2, [r3, #32]
}
 8003ede:	bf00      	nop
 8003ee0:	371c      	adds	r7, #28
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr
	...

08003eec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b085      	sub	sp, #20
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d101      	bne.n	8003f04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f00:	2302      	movs	r3, #2
 8003f02:	e050      	b.n	8003fa6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2202      	movs	r2, #2
 8003f10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68fa      	ldr	r2, [r7, #12]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a1c      	ldr	r2, [pc, #112]	; (8003fb4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d018      	beq.n	8003f7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f50:	d013      	beq.n	8003f7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a18      	ldr	r2, [pc, #96]	; (8003fb8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d00e      	beq.n	8003f7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a16      	ldr	r2, [pc, #88]	; (8003fbc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d009      	beq.n	8003f7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a15      	ldr	r2, [pc, #84]	; (8003fc0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d004      	beq.n	8003f7a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a13      	ldr	r2, [pc, #76]	; (8003fc4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d10c      	bne.n	8003f94 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	68ba      	ldr	r2, [r7, #8]
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3714      	adds	r7, #20
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	40010000 	.word	0x40010000
 8003fb8:	40000400 	.word	0x40000400
 8003fbc:	40000800 	.word	0x40000800
 8003fc0:	40000c00 	.word	0x40000c00
 8003fc4:	40014000 	.word	0x40014000

08003fc8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b085      	sub	sp, #20
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d101      	bne.n	8003fe4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003fe0:	2302      	movs	r3, #2
 8003fe2:	e03d      	b.n	8004060 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	4313      	orrs	r3, r2
 8004006:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	4313      	orrs	r3, r2
 8004014:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4313      	orrs	r3, r2
 8004022:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	4313      	orrs	r3, r2
 8004030:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	695b      	ldr	r3, [r3, #20]
 800403c:	4313      	orrs	r3, r2
 800403e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	69db      	ldr	r3, [r3, #28]
 800404a:	4313      	orrs	r3, r2
 800404c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	68fa      	ldr	r2, [r7, #12]
 8004054:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800405e:	2300      	movs	r3, #0
}
 8004060:	4618      	mov	r0, r3
 8004062:	3714      	adds	r7, #20
 8004064:	46bd      	mov	sp, r7
 8004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406a:	4770      	bx	lr

0800406c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004074:	bf00      	nop
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr

08004080 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004088:	bf00      	nop
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d101      	bne.n	80040a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e03f      	b.n	8004126 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d106      	bne.n	80040c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f7fd fd0e 	bl	8001adc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2224      	movs	r2, #36	; 0x24
 80040c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68da      	ldr	r2, [r3, #12]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80040d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f000 f829 	bl	8004130 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	691a      	ldr	r2, [r3, #16]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80040ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	695a      	ldr	r2, [r3, #20]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80040fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68da      	ldr	r2, [r3, #12]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800410c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2220      	movs	r2, #32
 8004118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2220      	movs	r2, #32
 8004120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	3708      	adds	r7, #8
 800412a:	46bd      	mov	sp, r7
 800412c:	bd80      	pop	{r7, pc}
	...

08004130 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004130:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004134:	b0c0      	sub	sp, #256	; 0x100
 8004136:	af00      	add	r7, sp, #0
 8004138:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800413c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	691b      	ldr	r3, [r3, #16]
 8004144:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004148:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800414c:	68d9      	ldr	r1, [r3, #12]
 800414e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	ea40 0301 	orr.w	r3, r0, r1
 8004158:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800415a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800415e:	689a      	ldr	r2, [r3, #8]
 8004160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	431a      	orrs	r2, r3
 8004168:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800416c:	695b      	ldr	r3, [r3, #20]
 800416e:	431a      	orrs	r2, r3
 8004170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004174:	69db      	ldr	r3, [r3, #28]
 8004176:	4313      	orrs	r3, r2
 8004178:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800417c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	68db      	ldr	r3, [r3, #12]
 8004184:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004188:	f021 010c 	bic.w	r1, r1, #12
 800418c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004196:	430b      	orrs	r3, r1
 8004198:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800419a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80041a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041aa:	6999      	ldr	r1, [r3, #24]
 80041ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	ea40 0301 	orr.w	r3, r0, r1
 80041b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80041b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	4b8f      	ldr	r3, [pc, #572]	; (80043fc <UART_SetConfig+0x2cc>)
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d005      	beq.n	80041d0 <UART_SetConfig+0xa0>
 80041c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041c8:	681a      	ldr	r2, [r3, #0]
 80041ca:	4b8d      	ldr	r3, [pc, #564]	; (8004400 <UART_SetConfig+0x2d0>)
 80041cc:	429a      	cmp	r2, r3
 80041ce:	d104      	bne.n	80041da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80041d0:	f7fe fda8 	bl	8002d24 <HAL_RCC_GetPCLK2Freq>
 80041d4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80041d8:	e003      	b.n	80041e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80041da:	f7fe fd8f 	bl	8002cfc <HAL_RCC_GetPCLK1Freq>
 80041de:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80041e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041e6:	69db      	ldr	r3, [r3, #28]
 80041e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041ec:	f040 810c 	bne.w	8004408 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80041f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80041f4:	2200      	movs	r2, #0
 80041f6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80041fa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80041fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004202:	4622      	mov	r2, r4
 8004204:	462b      	mov	r3, r5
 8004206:	1891      	adds	r1, r2, r2
 8004208:	65b9      	str	r1, [r7, #88]	; 0x58
 800420a:	415b      	adcs	r3, r3
 800420c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800420e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004212:	4621      	mov	r1, r4
 8004214:	eb12 0801 	adds.w	r8, r2, r1
 8004218:	4629      	mov	r1, r5
 800421a:	eb43 0901 	adc.w	r9, r3, r1
 800421e:	f04f 0200 	mov.w	r2, #0
 8004222:	f04f 0300 	mov.w	r3, #0
 8004226:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800422a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800422e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004232:	4690      	mov	r8, r2
 8004234:	4699      	mov	r9, r3
 8004236:	4623      	mov	r3, r4
 8004238:	eb18 0303 	adds.w	r3, r8, r3
 800423c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004240:	462b      	mov	r3, r5
 8004242:	eb49 0303 	adc.w	r3, r9, r3
 8004246:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800424a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004256:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800425a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800425e:	460b      	mov	r3, r1
 8004260:	18db      	adds	r3, r3, r3
 8004262:	653b      	str	r3, [r7, #80]	; 0x50
 8004264:	4613      	mov	r3, r2
 8004266:	eb42 0303 	adc.w	r3, r2, r3
 800426a:	657b      	str	r3, [r7, #84]	; 0x54
 800426c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004270:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004274:	f7fc fd10 	bl	8000c98 <__aeabi_uldivmod>
 8004278:	4602      	mov	r2, r0
 800427a:	460b      	mov	r3, r1
 800427c:	4b61      	ldr	r3, [pc, #388]	; (8004404 <UART_SetConfig+0x2d4>)
 800427e:	fba3 2302 	umull	r2, r3, r3, r2
 8004282:	095b      	lsrs	r3, r3, #5
 8004284:	011c      	lsls	r4, r3, #4
 8004286:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800428a:	2200      	movs	r2, #0
 800428c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004290:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004294:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004298:	4642      	mov	r2, r8
 800429a:	464b      	mov	r3, r9
 800429c:	1891      	adds	r1, r2, r2
 800429e:	64b9      	str	r1, [r7, #72]	; 0x48
 80042a0:	415b      	adcs	r3, r3
 80042a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80042a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80042a8:	4641      	mov	r1, r8
 80042aa:	eb12 0a01 	adds.w	sl, r2, r1
 80042ae:	4649      	mov	r1, r9
 80042b0:	eb43 0b01 	adc.w	fp, r3, r1
 80042b4:	f04f 0200 	mov.w	r2, #0
 80042b8:	f04f 0300 	mov.w	r3, #0
 80042bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80042c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80042c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80042c8:	4692      	mov	sl, r2
 80042ca:	469b      	mov	fp, r3
 80042cc:	4643      	mov	r3, r8
 80042ce:	eb1a 0303 	adds.w	r3, sl, r3
 80042d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80042d6:	464b      	mov	r3, r9
 80042d8:	eb4b 0303 	adc.w	r3, fp, r3
 80042dc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80042e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80042ec:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80042f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80042f4:	460b      	mov	r3, r1
 80042f6:	18db      	adds	r3, r3, r3
 80042f8:	643b      	str	r3, [r7, #64]	; 0x40
 80042fa:	4613      	mov	r3, r2
 80042fc:	eb42 0303 	adc.w	r3, r2, r3
 8004300:	647b      	str	r3, [r7, #68]	; 0x44
 8004302:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004306:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800430a:	f7fc fcc5 	bl	8000c98 <__aeabi_uldivmod>
 800430e:	4602      	mov	r2, r0
 8004310:	460b      	mov	r3, r1
 8004312:	4611      	mov	r1, r2
 8004314:	4b3b      	ldr	r3, [pc, #236]	; (8004404 <UART_SetConfig+0x2d4>)
 8004316:	fba3 2301 	umull	r2, r3, r3, r1
 800431a:	095b      	lsrs	r3, r3, #5
 800431c:	2264      	movs	r2, #100	; 0x64
 800431e:	fb02 f303 	mul.w	r3, r2, r3
 8004322:	1acb      	subs	r3, r1, r3
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800432a:	4b36      	ldr	r3, [pc, #216]	; (8004404 <UART_SetConfig+0x2d4>)
 800432c:	fba3 2302 	umull	r2, r3, r3, r2
 8004330:	095b      	lsrs	r3, r3, #5
 8004332:	005b      	lsls	r3, r3, #1
 8004334:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004338:	441c      	add	r4, r3
 800433a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800433e:	2200      	movs	r2, #0
 8004340:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004344:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004348:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800434c:	4642      	mov	r2, r8
 800434e:	464b      	mov	r3, r9
 8004350:	1891      	adds	r1, r2, r2
 8004352:	63b9      	str	r1, [r7, #56]	; 0x38
 8004354:	415b      	adcs	r3, r3
 8004356:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004358:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800435c:	4641      	mov	r1, r8
 800435e:	1851      	adds	r1, r2, r1
 8004360:	6339      	str	r1, [r7, #48]	; 0x30
 8004362:	4649      	mov	r1, r9
 8004364:	414b      	adcs	r3, r1
 8004366:	637b      	str	r3, [r7, #52]	; 0x34
 8004368:	f04f 0200 	mov.w	r2, #0
 800436c:	f04f 0300 	mov.w	r3, #0
 8004370:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004374:	4659      	mov	r1, fp
 8004376:	00cb      	lsls	r3, r1, #3
 8004378:	4651      	mov	r1, sl
 800437a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800437e:	4651      	mov	r1, sl
 8004380:	00ca      	lsls	r2, r1, #3
 8004382:	4610      	mov	r0, r2
 8004384:	4619      	mov	r1, r3
 8004386:	4603      	mov	r3, r0
 8004388:	4642      	mov	r2, r8
 800438a:	189b      	adds	r3, r3, r2
 800438c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004390:	464b      	mov	r3, r9
 8004392:	460a      	mov	r2, r1
 8004394:	eb42 0303 	adc.w	r3, r2, r3
 8004398:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800439c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043a0:	685b      	ldr	r3, [r3, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80043a8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80043ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80043b0:	460b      	mov	r3, r1
 80043b2:	18db      	adds	r3, r3, r3
 80043b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80043b6:	4613      	mov	r3, r2
 80043b8:	eb42 0303 	adc.w	r3, r2, r3
 80043bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80043be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80043c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80043c6:	f7fc fc67 	bl	8000c98 <__aeabi_uldivmod>
 80043ca:	4602      	mov	r2, r0
 80043cc:	460b      	mov	r3, r1
 80043ce:	4b0d      	ldr	r3, [pc, #52]	; (8004404 <UART_SetConfig+0x2d4>)
 80043d0:	fba3 1302 	umull	r1, r3, r3, r2
 80043d4:	095b      	lsrs	r3, r3, #5
 80043d6:	2164      	movs	r1, #100	; 0x64
 80043d8:	fb01 f303 	mul.w	r3, r1, r3
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	00db      	lsls	r3, r3, #3
 80043e0:	3332      	adds	r3, #50	; 0x32
 80043e2:	4a08      	ldr	r2, [pc, #32]	; (8004404 <UART_SetConfig+0x2d4>)
 80043e4:	fba2 2303 	umull	r2, r3, r2, r3
 80043e8:	095b      	lsrs	r3, r3, #5
 80043ea:	f003 0207 	and.w	r2, r3, #7
 80043ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4422      	add	r2, r4
 80043f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80043f8:	e105      	b.n	8004606 <UART_SetConfig+0x4d6>
 80043fa:	bf00      	nop
 80043fc:	40011000 	.word	0x40011000
 8004400:	40011400 	.word	0x40011400
 8004404:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004408:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800440c:	2200      	movs	r2, #0
 800440e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004412:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004416:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800441a:	4642      	mov	r2, r8
 800441c:	464b      	mov	r3, r9
 800441e:	1891      	adds	r1, r2, r2
 8004420:	6239      	str	r1, [r7, #32]
 8004422:	415b      	adcs	r3, r3
 8004424:	627b      	str	r3, [r7, #36]	; 0x24
 8004426:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800442a:	4641      	mov	r1, r8
 800442c:	1854      	adds	r4, r2, r1
 800442e:	4649      	mov	r1, r9
 8004430:	eb43 0501 	adc.w	r5, r3, r1
 8004434:	f04f 0200 	mov.w	r2, #0
 8004438:	f04f 0300 	mov.w	r3, #0
 800443c:	00eb      	lsls	r3, r5, #3
 800443e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004442:	00e2      	lsls	r2, r4, #3
 8004444:	4614      	mov	r4, r2
 8004446:	461d      	mov	r5, r3
 8004448:	4643      	mov	r3, r8
 800444a:	18e3      	adds	r3, r4, r3
 800444c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004450:	464b      	mov	r3, r9
 8004452:	eb45 0303 	adc.w	r3, r5, r3
 8004456:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800445a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004466:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800446a:	f04f 0200 	mov.w	r2, #0
 800446e:	f04f 0300 	mov.w	r3, #0
 8004472:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004476:	4629      	mov	r1, r5
 8004478:	008b      	lsls	r3, r1, #2
 800447a:	4621      	mov	r1, r4
 800447c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004480:	4621      	mov	r1, r4
 8004482:	008a      	lsls	r2, r1, #2
 8004484:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004488:	f7fc fc06 	bl	8000c98 <__aeabi_uldivmod>
 800448c:	4602      	mov	r2, r0
 800448e:	460b      	mov	r3, r1
 8004490:	4b60      	ldr	r3, [pc, #384]	; (8004614 <UART_SetConfig+0x4e4>)
 8004492:	fba3 2302 	umull	r2, r3, r3, r2
 8004496:	095b      	lsrs	r3, r3, #5
 8004498:	011c      	lsls	r4, r3, #4
 800449a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800449e:	2200      	movs	r2, #0
 80044a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80044a4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80044a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80044ac:	4642      	mov	r2, r8
 80044ae:	464b      	mov	r3, r9
 80044b0:	1891      	adds	r1, r2, r2
 80044b2:	61b9      	str	r1, [r7, #24]
 80044b4:	415b      	adcs	r3, r3
 80044b6:	61fb      	str	r3, [r7, #28]
 80044b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80044bc:	4641      	mov	r1, r8
 80044be:	1851      	adds	r1, r2, r1
 80044c0:	6139      	str	r1, [r7, #16]
 80044c2:	4649      	mov	r1, r9
 80044c4:	414b      	adcs	r3, r1
 80044c6:	617b      	str	r3, [r7, #20]
 80044c8:	f04f 0200 	mov.w	r2, #0
 80044cc:	f04f 0300 	mov.w	r3, #0
 80044d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80044d4:	4659      	mov	r1, fp
 80044d6:	00cb      	lsls	r3, r1, #3
 80044d8:	4651      	mov	r1, sl
 80044da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044de:	4651      	mov	r1, sl
 80044e0:	00ca      	lsls	r2, r1, #3
 80044e2:	4610      	mov	r0, r2
 80044e4:	4619      	mov	r1, r3
 80044e6:	4603      	mov	r3, r0
 80044e8:	4642      	mov	r2, r8
 80044ea:	189b      	adds	r3, r3, r2
 80044ec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80044f0:	464b      	mov	r3, r9
 80044f2:	460a      	mov	r2, r1
 80044f4:	eb42 0303 	adc.w	r3, r2, r3
 80044f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80044fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	67bb      	str	r3, [r7, #120]	; 0x78
 8004506:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004508:	f04f 0200 	mov.w	r2, #0
 800450c:	f04f 0300 	mov.w	r3, #0
 8004510:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004514:	4649      	mov	r1, r9
 8004516:	008b      	lsls	r3, r1, #2
 8004518:	4641      	mov	r1, r8
 800451a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800451e:	4641      	mov	r1, r8
 8004520:	008a      	lsls	r2, r1, #2
 8004522:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004526:	f7fc fbb7 	bl	8000c98 <__aeabi_uldivmod>
 800452a:	4602      	mov	r2, r0
 800452c:	460b      	mov	r3, r1
 800452e:	4b39      	ldr	r3, [pc, #228]	; (8004614 <UART_SetConfig+0x4e4>)
 8004530:	fba3 1302 	umull	r1, r3, r3, r2
 8004534:	095b      	lsrs	r3, r3, #5
 8004536:	2164      	movs	r1, #100	; 0x64
 8004538:	fb01 f303 	mul.w	r3, r1, r3
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	011b      	lsls	r3, r3, #4
 8004540:	3332      	adds	r3, #50	; 0x32
 8004542:	4a34      	ldr	r2, [pc, #208]	; (8004614 <UART_SetConfig+0x4e4>)
 8004544:	fba2 2303 	umull	r2, r3, r2, r3
 8004548:	095b      	lsrs	r3, r3, #5
 800454a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800454e:	441c      	add	r4, r3
 8004550:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004554:	2200      	movs	r2, #0
 8004556:	673b      	str	r3, [r7, #112]	; 0x70
 8004558:	677a      	str	r2, [r7, #116]	; 0x74
 800455a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800455e:	4642      	mov	r2, r8
 8004560:	464b      	mov	r3, r9
 8004562:	1891      	adds	r1, r2, r2
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	415b      	adcs	r3, r3
 8004568:	60fb      	str	r3, [r7, #12]
 800456a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800456e:	4641      	mov	r1, r8
 8004570:	1851      	adds	r1, r2, r1
 8004572:	6039      	str	r1, [r7, #0]
 8004574:	4649      	mov	r1, r9
 8004576:	414b      	adcs	r3, r1
 8004578:	607b      	str	r3, [r7, #4]
 800457a:	f04f 0200 	mov.w	r2, #0
 800457e:	f04f 0300 	mov.w	r3, #0
 8004582:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004586:	4659      	mov	r1, fp
 8004588:	00cb      	lsls	r3, r1, #3
 800458a:	4651      	mov	r1, sl
 800458c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004590:	4651      	mov	r1, sl
 8004592:	00ca      	lsls	r2, r1, #3
 8004594:	4610      	mov	r0, r2
 8004596:	4619      	mov	r1, r3
 8004598:	4603      	mov	r3, r0
 800459a:	4642      	mov	r2, r8
 800459c:	189b      	adds	r3, r3, r2
 800459e:	66bb      	str	r3, [r7, #104]	; 0x68
 80045a0:	464b      	mov	r3, r9
 80045a2:	460a      	mov	r2, r1
 80045a4:	eb42 0303 	adc.w	r3, r2, r3
 80045a8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80045aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	663b      	str	r3, [r7, #96]	; 0x60
 80045b4:	667a      	str	r2, [r7, #100]	; 0x64
 80045b6:	f04f 0200 	mov.w	r2, #0
 80045ba:	f04f 0300 	mov.w	r3, #0
 80045be:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80045c2:	4649      	mov	r1, r9
 80045c4:	008b      	lsls	r3, r1, #2
 80045c6:	4641      	mov	r1, r8
 80045c8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80045cc:	4641      	mov	r1, r8
 80045ce:	008a      	lsls	r2, r1, #2
 80045d0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80045d4:	f7fc fb60 	bl	8000c98 <__aeabi_uldivmod>
 80045d8:	4602      	mov	r2, r0
 80045da:	460b      	mov	r3, r1
 80045dc:	4b0d      	ldr	r3, [pc, #52]	; (8004614 <UART_SetConfig+0x4e4>)
 80045de:	fba3 1302 	umull	r1, r3, r3, r2
 80045e2:	095b      	lsrs	r3, r3, #5
 80045e4:	2164      	movs	r1, #100	; 0x64
 80045e6:	fb01 f303 	mul.w	r3, r1, r3
 80045ea:	1ad3      	subs	r3, r2, r3
 80045ec:	011b      	lsls	r3, r3, #4
 80045ee:	3332      	adds	r3, #50	; 0x32
 80045f0:	4a08      	ldr	r2, [pc, #32]	; (8004614 <UART_SetConfig+0x4e4>)
 80045f2:	fba2 2303 	umull	r2, r3, r2, r3
 80045f6:	095b      	lsrs	r3, r3, #5
 80045f8:	f003 020f 	and.w	r2, r3, #15
 80045fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4422      	add	r2, r4
 8004604:	609a      	str	r2, [r3, #8]
}
 8004606:	bf00      	nop
 8004608:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800460c:	46bd      	mov	sp, r7
 800460e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004612:	bf00      	nop
 8004614:	51eb851f 	.word	0x51eb851f

08004618 <__errno>:
 8004618:	4b01      	ldr	r3, [pc, #4]	; (8004620 <__errno+0x8>)
 800461a:	6818      	ldr	r0, [r3, #0]
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop
 8004620:	20000024 	.word	0x20000024

08004624 <__libc_init_array>:
 8004624:	b570      	push	{r4, r5, r6, lr}
 8004626:	4d0d      	ldr	r5, [pc, #52]	; (800465c <__libc_init_array+0x38>)
 8004628:	4c0d      	ldr	r4, [pc, #52]	; (8004660 <__libc_init_array+0x3c>)
 800462a:	1b64      	subs	r4, r4, r5
 800462c:	10a4      	asrs	r4, r4, #2
 800462e:	2600      	movs	r6, #0
 8004630:	42a6      	cmp	r6, r4
 8004632:	d109      	bne.n	8004648 <__libc_init_array+0x24>
 8004634:	4d0b      	ldr	r5, [pc, #44]	; (8004664 <__libc_init_array+0x40>)
 8004636:	4c0c      	ldr	r4, [pc, #48]	; (8004668 <__libc_init_array+0x44>)
 8004638:	f004 fc92 	bl	8008f60 <_init>
 800463c:	1b64      	subs	r4, r4, r5
 800463e:	10a4      	asrs	r4, r4, #2
 8004640:	2600      	movs	r6, #0
 8004642:	42a6      	cmp	r6, r4
 8004644:	d105      	bne.n	8004652 <__libc_init_array+0x2e>
 8004646:	bd70      	pop	{r4, r5, r6, pc}
 8004648:	f855 3b04 	ldr.w	r3, [r5], #4
 800464c:	4798      	blx	r3
 800464e:	3601      	adds	r6, #1
 8004650:	e7ee      	b.n	8004630 <__libc_init_array+0xc>
 8004652:	f855 3b04 	ldr.w	r3, [r5], #4
 8004656:	4798      	blx	r3
 8004658:	3601      	adds	r6, #1
 800465a:	e7f2      	b.n	8004642 <__libc_init_array+0x1e>
 800465c:	0800943c 	.word	0x0800943c
 8004660:	0800943c 	.word	0x0800943c
 8004664:	0800943c 	.word	0x0800943c
 8004668:	08009440 	.word	0x08009440

0800466c <memset>:
 800466c:	4402      	add	r2, r0
 800466e:	4603      	mov	r3, r0
 8004670:	4293      	cmp	r3, r2
 8004672:	d100      	bne.n	8004676 <memset+0xa>
 8004674:	4770      	bx	lr
 8004676:	f803 1b01 	strb.w	r1, [r3], #1
 800467a:	e7f9      	b.n	8004670 <memset+0x4>

0800467c <__cvt>:
 800467c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004680:	ec55 4b10 	vmov	r4, r5, d0
 8004684:	2d00      	cmp	r5, #0
 8004686:	460e      	mov	r6, r1
 8004688:	4619      	mov	r1, r3
 800468a:	462b      	mov	r3, r5
 800468c:	bfbb      	ittet	lt
 800468e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004692:	461d      	movlt	r5, r3
 8004694:	2300      	movge	r3, #0
 8004696:	232d      	movlt	r3, #45	; 0x2d
 8004698:	700b      	strb	r3, [r1, #0]
 800469a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800469c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80046a0:	4691      	mov	r9, r2
 80046a2:	f023 0820 	bic.w	r8, r3, #32
 80046a6:	bfbc      	itt	lt
 80046a8:	4622      	movlt	r2, r4
 80046aa:	4614      	movlt	r4, r2
 80046ac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80046b0:	d005      	beq.n	80046be <__cvt+0x42>
 80046b2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80046b6:	d100      	bne.n	80046ba <__cvt+0x3e>
 80046b8:	3601      	adds	r6, #1
 80046ba:	2102      	movs	r1, #2
 80046bc:	e000      	b.n	80046c0 <__cvt+0x44>
 80046be:	2103      	movs	r1, #3
 80046c0:	ab03      	add	r3, sp, #12
 80046c2:	9301      	str	r3, [sp, #4]
 80046c4:	ab02      	add	r3, sp, #8
 80046c6:	9300      	str	r3, [sp, #0]
 80046c8:	ec45 4b10 	vmov	d0, r4, r5
 80046cc:	4653      	mov	r3, sl
 80046ce:	4632      	mov	r2, r6
 80046d0:	f001 fdae 	bl	8006230 <_dtoa_r>
 80046d4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80046d8:	4607      	mov	r7, r0
 80046da:	d102      	bne.n	80046e2 <__cvt+0x66>
 80046dc:	f019 0f01 	tst.w	r9, #1
 80046e0:	d022      	beq.n	8004728 <__cvt+0xac>
 80046e2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80046e6:	eb07 0906 	add.w	r9, r7, r6
 80046ea:	d110      	bne.n	800470e <__cvt+0x92>
 80046ec:	783b      	ldrb	r3, [r7, #0]
 80046ee:	2b30      	cmp	r3, #48	; 0x30
 80046f0:	d10a      	bne.n	8004708 <__cvt+0x8c>
 80046f2:	2200      	movs	r2, #0
 80046f4:	2300      	movs	r3, #0
 80046f6:	4620      	mov	r0, r4
 80046f8:	4629      	mov	r1, r5
 80046fa:	f7fc f9ed 	bl	8000ad8 <__aeabi_dcmpeq>
 80046fe:	b918      	cbnz	r0, 8004708 <__cvt+0x8c>
 8004700:	f1c6 0601 	rsb	r6, r6, #1
 8004704:	f8ca 6000 	str.w	r6, [sl]
 8004708:	f8da 3000 	ldr.w	r3, [sl]
 800470c:	4499      	add	r9, r3
 800470e:	2200      	movs	r2, #0
 8004710:	2300      	movs	r3, #0
 8004712:	4620      	mov	r0, r4
 8004714:	4629      	mov	r1, r5
 8004716:	f7fc f9df 	bl	8000ad8 <__aeabi_dcmpeq>
 800471a:	b108      	cbz	r0, 8004720 <__cvt+0xa4>
 800471c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004720:	2230      	movs	r2, #48	; 0x30
 8004722:	9b03      	ldr	r3, [sp, #12]
 8004724:	454b      	cmp	r3, r9
 8004726:	d307      	bcc.n	8004738 <__cvt+0xbc>
 8004728:	9b03      	ldr	r3, [sp, #12]
 800472a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800472c:	1bdb      	subs	r3, r3, r7
 800472e:	4638      	mov	r0, r7
 8004730:	6013      	str	r3, [r2, #0]
 8004732:	b004      	add	sp, #16
 8004734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004738:	1c59      	adds	r1, r3, #1
 800473a:	9103      	str	r1, [sp, #12]
 800473c:	701a      	strb	r2, [r3, #0]
 800473e:	e7f0      	b.n	8004722 <__cvt+0xa6>

08004740 <__exponent>:
 8004740:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004742:	4603      	mov	r3, r0
 8004744:	2900      	cmp	r1, #0
 8004746:	bfb8      	it	lt
 8004748:	4249      	neglt	r1, r1
 800474a:	f803 2b02 	strb.w	r2, [r3], #2
 800474e:	bfb4      	ite	lt
 8004750:	222d      	movlt	r2, #45	; 0x2d
 8004752:	222b      	movge	r2, #43	; 0x2b
 8004754:	2909      	cmp	r1, #9
 8004756:	7042      	strb	r2, [r0, #1]
 8004758:	dd2a      	ble.n	80047b0 <__exponent+0x70>
 800475a:	f10d 0407 	add.w	r4, sp, #7
 800475e:	46a4      	mov	ip, r4
 8004760:	270a      	movs	r7, #10
 8004762:	46a6      	mov	lr, r4
 8004764:	460a      	mov	r2, r1
 8004766:	fb91 f6f7 	sdiv	r6, r1, r7
 800476a:	fb07 1516 	mls	r5, r7, r6, r1
 800476e:	3530      	adds	r5, #48	; 0x30
 8004770:	2a63      	cmp	r2, #99	; 0x63
 8004772:	f104 34ff 	add.w	r4, r4, #4294967295
 8004776:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800477a:	4631      	mov	r1, r6
 800477c:	dcf1      	bgt.n	8004762 <__exponent+0x22>
 800477e:	3130      	adds	r1, #48	; 0x30
 8004780:	f1ae 0502 	sub.w	r5, lr, #2
 8004784:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004788:	1c44      	adds	r4, r0, #1
 800478a:	4629      	mov	r1, r5
 800478c:	4561      	cmp	r1, ip
 800478e:	d30a      	bcc.n	80047a6 <__exponent+0x66>
 8004790:	f10d 0209 	add.w	r2, sp, #9
 8004794:	eba2 020e 	sub.w	r2, r2, lr
 8004798:	4565      	cmp	r5, ip
 800479a:	bf88      	it	hi
 800479c:	2200      	movhi	r2, #0
 800479e:	4413      	add	r3, r2
 80047a0:	1a18      	subs	r0, r3, r0
 80047a2:	b003      	add	sp, #12
 80047a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80047aa:	f804 2f01 	strb.w	r2, [r4, #1]!
 80047ae:	e7ed      	b.n	800478c <__exponent+0x4c>
 80047b0:	2330      	movs	r3, #48	; 0x30
 80047b2:	3130      	adds	r1, #48	; 0x30
 80047b4:	7083      	strb	r3, [r0, #2]
 80047b6:	70c1      	strb	r1, [r0, #3]
 80047b8:	1d03      	adds	r3, r0, #4
 80047ba:	e7f1      	b.n	80047a0 <__exponent+0x60>

080047bc <_printf_float>:
 80047bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047c0:	ed2d 8b02 	vpush	{d8}
 80047c4:	b08d      	sub	sp, #52	; 0x34
 80047c6:	460c      	mov	r4, r1
 80047c8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80047cc:	4616      	mov	r6, r2
 80047ce:	461f      	mov	r7, r3
 80047d0:	4605      	mov	r5, r0
 80047d2:	f002 fe8b 	bl	80074ec <_localeconv_r>
 80047d6:	f8d0 a000 	ldr.w	sl, [r0]
 80047da:	4650      	mov	r0, sl
 80047dc:	f7fb fd00 	bl	80001e0 <strlen>
 80047e0:	2300      	movs	r3, #0
 80047e2:	930a      	str	r3, [sp, #40]	; 0x28
 80047e4:	6823      	ldr	r3, [r4, #0]
 80047e6:	9305      	str	r3, [sp, #20]
 80047e8:	f8d8 3000 	ldr.w	r3, [r8]
 80047ec:	f894 b018 	ldrb.w	fp, [r4, #24]
 80047f0:	3307      	adds	r3, #7
 80047f2:	f023 0307 	bic.w	r3, r3, #7
 80047f6:	f103 0208 	add.w	r2, r3, #8
 80047fa:	f8c8 2000 	str.w	r2, [r8]
 80047fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004802:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004806:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800480a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800480e:	9307      	str	r3, [sp, #28]
 8004810:	f8cd 8018 	str.w	r8, [sp, #24]
 8004814:	ee08 0a10 	vmov	s16, r0
 8004818:	4b9f      	ldr	r3, [pc, #636]	; (8004a98 <_printf_float+0x2dc>)
 800481a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800481e:	f04f 32ff 	mov.w	r2, #4294967295
 8004822:	f7fc f98b 	bl	8000b3c <__aeabi_dcmpun>
 8004826:	bb88      	cbnz	r0, 800488c <_printf_float+0xd0>
 8004828:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800482c:	4b9a      	ldr	r3, [pc, #616]	; (8004a98 <_printf_float+0x2dc>)
 800482e:	f04f 32ff 	mov.w	r2, #4294967295
 8004832:	f7fc f965 	bl	8000b00 <__aeabi_dcmple>
 8004836:	bb48      	cbnz	r0, 800488c <_printf_float+0xd0>
 8004838:	2200      	movs	r2, #0
 800483a:	2300      	movs	r3, #0
 800483c:	4640      	mov	r0, r8
 800483e:	4649      	mov	r1, r9
 8004840:	f7fc f954 	bl	8000aec <__aeabi_dcmplt>
 8004844:	b110      	cbz	r0, 800484c <_printf_float+0x90>
 8004846:	232d      	movs	r3, #45	; 0x2d
 8004848:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800484c:	4b93      	ldr	r3, [pc, #588]	; (8004a9c <_printf_float+0x2e0>)
 800484e:	4894      	ldr	r0, [pc, #592]	; (8004aa0 <_printf_float+0x2e4>)
 8004850:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004854:	bf94      	ite	ls
 8004856:	4698      	movls	r8, r3
 8004858:	4680      	movhi	r8, r0
 800485a:	2303      	movs	r3, #3
 800485c:	6123      	str	r3, [r4, #16]
 800485e:	9b05      	ldr	r3, [sp, #20]
 8004860:	f023 0204 	bic.w	r2, r3, #4
 8004864:	6022      	str	r2, [r4, #0]
 8004866:	f04f 0900 	mov.w	r9, #0
 800486a:	9700      	str	r7, [sp, #0]
 800486c:	4633      	mov	r3, r6
 800486e:	aa0b      	add	r2, sp, #44	; 0x2c
 8004870:	4621      	mov	r1, r4
 8004872:	4628      	mov	r0, r5
 8004874:	f000 f9d8 	bl	8004c28 <_printf_common>
 8004878:	3001      	adds	r0, #1
 800487a:	f040 8090 	bne.w	800499e <_printf_float+0x1e2>
 800487e:	f04f 30ff 	mov.w	r0, #4294967295
 8004882:	b00d      	add	sp, #52	; 0x34
 8004884:	ecbd 8b02 	vpop	{d8}
 8004888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800488c:	4642      	mov	r2, r8
 800488e:	464b      	mov	r3, r9
 8004890:	4640      	mov	r0, r8
 8004892:	4649      	mov	r1, r9
 8004894:	f7fc f952 	bl	8000b3c <__aeabi_dcmpun>
 8004898:	b140      	cbz	r0, 80048ac <_printf_float+0xf0>
 800489a:	464b      	mov	r3, r9
 800489c:	2b00      	cmp	r3, #0
 800489e:	bfbc      	itt	lt
 80048a0:	232d      	movlt	r3, #45	; 0x2d
 80048a2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80048a6:	487f      	ldr	r0, [pc, #508]	; (8004aa4 <_printf_float+0x2e8>)
 80048a8:	4b7f      	ldr	r3, [pc, #508]	; (8004aa8 <_printf_float+0x2ec>)
 80048aa:	e7d1      	b.n	8004850 <_printf_float+0x94>
 80048ac:	6863      	ldr	r3, [r4, #4]
 80048ae:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80048b2:	9206      	str	r2, [sp, #24]
 80048b4:	1c5a      	adds	r2, r3, #1
 80048b6:	d13f      	bne.n	8004938 <_printf_float+0x17c>
 80048b8:	2306      	movs	r3, #6
 80048ba:	6063      	str	r3, [r4, #4]
 80048bc:	9b05      	ldr	r3, [sp, #20]
 80048be:	6861      	ldr	r1, [r4, #4]
 80048c0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80048c4:	2300      	movs	r3, #0
 80048c6:	9303      	str	r3, [sp, #12]
 80048c8:	ab0a      	add	r3, sp, #40	; 0x28
 80048ca:	e9cd b301 	strd	fp, r3, [sp, #4]
 80048ce:	ab09      	add	r3, sp, #36	; 0x24
 80048d0:	ec49 8b10 	vmov	d0, r8, r9
 80048d4:	9300      	str	r3, [sp, #0]
 80048d6:	6022      	str	r2, [r4, #0]
 80048d8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80048dc:	4628      	mov	r0, r5
 80048de:	f7ff fecd 	bl	800467c <__cvt>
 80048e2:	9b06      	ldr	r3, [sp, #24]
 80048e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80048e6:	2b47      	cmp	r3, #71	; 0x47
 80048e8:	4680      	mov	r8, r0
 80048ea:	d108      	bne.n	80048fe <_printf_float+0x142>
 80048ec:	1cc8      	adds	r0, r1, #3
 80048ee:	db02      	blt.n	80048f6 <_printf_float+0x13a>
 80048f0:	6863      	ldr	r3, [r4, #4]
 80048f2:	4299      	cmp	r1, r3
 80048f4:	dd41      	ble.n	800497a <_printf_float+0x1be>
 80048f6:	f1ab 0b02 	sub.w	fp, fp, #2
 80048fa:	fa5f fb8b 	uxtb.w	fp, fp
 80048fe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004902:	d820      	bhi.n	8004946 <_printf_float+0x18a>
 8004904:	3901      	subs	r1, #1
 8004906:	465a      	mov	r2, fp
 8004908:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800490c:	9109      	str	r1, [sp, #36]	; 0x24
 800490e:	f7ff ff17 	bl	8004740 <__exponent>
 8004912:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004914:	1813      	adds	r3, r2, r0
 8004916:	2a01      	cmp	r2, #1
 8004918:	4681      	mov	r9, r0
 800491a:	6123      	str	r3, [r4, #16]
 800491c:	dc02      	bgt.n	8004924 <_printf_float+0x168>
 800491e:	6822      	ldr	r2, [r4, #0]
 8004920:	07d2      	lsls	r2, r2, #31
 8004922:	d501      	bpl.n	8004928 <_printf_float+0x16c>
 8004924:	3301      	adds	r3, #1
 8004926:	6123      	str	r3, [r4, #16]
 8004928:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800492c:	2b00      	cmp	r3, #0
 800492e:	d09c      	beq.n	800486a <_printf_float+0xae>
 8004930:	232d      	movs	r3, #45	; 0x2d
 8004932:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004936:	e798      	b.n	800486a <_printf_float+0xae>
 8004938:	9a06      	ldr	r2, [sp, #24]
 800493a:	2a47      	cmp	r2, #71	; 0x47
 800493c:	d1be      	bne.n	80048bc <_printf_float+0x100>
 800493e:	2b00      	cmp	r3, #0
 8004940:	d1bc      	bne.n	80048bc <_printf_float+0x100>
 8004942:	2301      	movs	r3, #1
 8004944:	e7b9      	b.n	80048ba <_printf_float+0xfe>
 8004946:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800494a:	d118      	bne.n	800497e <_printf_float+0x1c2>
 800494c:	2900      	cmp	r1, #0
 800494e:	6863      	ldr	r3, [r4, #4]
 8004950:	dd0b      	ble.n	800496a <_printf_float+0x1ae>
 8004952:	6121      	str	r1, [r4, #16]
 8004954:	b913      	cbnz	r3, 800495c <_printf_float+0x1a0>
 8004956:	6822      	ldr	r2, [r4, #0]
 8004958:	07d0      	lsls	r0, r2, #31
 800495a:	d502      	bpl.n	8004962 <_printf_float+0x1a6>
 800495c:	3301      	adds	r3, #1
 800495e:	440b      	add	r3, r1
 8004960:	6123      	str	r3, [r4, #16]
 8004962:	65a1      	str	r1, [r4, #88]	; 0x58
 8004964:	f04f 0900 	mov.w	r9, #0
 8004968:	e7de      	b.n	8004928 <_printf_float+0x16c>
 800496a:	b913      	cbnz	r3, 8004972 <_printf_float+0x1b6>
 800496c:	6822      	ldr	r2, [r4, #0]
 800496e:	07d2      	lsls	r2, r2, #31
 8004970:	d501      	bpl.n	8004976 <_printf_float+0x1ba>
 8004972:	3302      	adds	r3, #2
 8004974:	e7f4      	b.n	8004960 <_printf_float+0x1a4>
 8004976:	2301      	movs	r3, #1
 8004978:	e7f2      	b.n	8004960 <_printf_float+0x1a4>
 800497a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800497e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004980:	4299      	cmp	r1, r3
 8004982:	db05      	blt.n	8004990 <_printf_float+0x1d4>
 8004984:	6823      	ldr	r3, [r4, #0]
 8004986:	6121      	str	r1, [r4, #16]
 8004988:	07d8      	lsls	r0, r3, #31
 800498a:	d5ea      	bpl.n	8004962 <_printf_float+0x1a6>
 800498c:	1c4b      	adds	r3, r1, #1
 800498e:	e7e7      	b.n	8004960 <_printf_float+0x1a4>
 8004990:	2900      	cmp	r1, #0
 8004992:	bfd4      	ite	le
 8004994:	f1c1 0202 	rsble	r2, r1, #2
 8004998:	2201      	movgt	r2, #1
 800499a:	4413      	add	r3, r2
 800499c:	e7e0      	b.n	8004960 <_printf_float+0x1a4>
 800499e:	6823      	ldr	r3, [r4, #0]
 80049a0:	055a      	lsls	r2, r3, #21
 80049a2:	d407      	bmi.n	80049b4 <_printf_float+0x1f8>
 80049a4:	6923      	ldr	r3, [r4, #16]
 80049a6:	4642      	mov	r2, r8
 80049a8:	4631      	mov	r1, r6
 80049aa:	4628      	mov	r0, r5
 80049ac:	47b8      	blx	r7
 80049ae:	3001      	adds	r0, #1
 80049b0:	d12c      	bne.n	8004a0c <_printf_float+0x250>
 80049b2:	e764      	b.n	800487e <_printf_float+0xc2>
 80049b4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80049b8:	f240 80e0 	bls.w	8004b7c <_printf_float+0x3c0>
 80049bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80049c0:	2200      	movs	r2, #0
 80049c2:	2300      	movs	r3, #0
 80049c4:	f7fc f888 	bl	8000ad8 <__aeabi_dcmpeq>
 80049c8:	2800      	cmp	r0, #0
 80049ca:	d034      	beq.n	8004a36 <_printf_float+0x27a>
 80049cc:	4a37      	ldr	r2, [pc, #220]	; (8004aac <_printf_float+0x2f0>)
 80049ce:	2301      	movs	r3, #1
 80049d0:	4631      	mov	r1, r6
 80049d2:	4628      	mov	r0, r5
 80049d4:	47b8      	blx	r7
 80049d6:	3001      	adds	r0, #1
 80049d8:	f43f af51 	beq.w	800487e <_printf_float+0xc2>
 80049dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049e0:	429a      	cmp	r2, r3
 80049e2:	db02      	blt.n	80049ea <_printf_float+0x22e>
 80049e4:	6823      	ldr	r3, [r4, #0]
 80049e6:	07d8      	lsls	r0, r3, #31
 80049e8:	d510      	bpl.n	8004a0c <_printf_float+0x250>
 80049ea:	ee18 3a10 	vmov	r3, s16
 80049ee:	4652      	mov	r2, sl
 80049f0:	4631      	mov	r1, r6
 80049f2:	4628      	mov	r0, r5
 80049f4:	47b8      	blx	r7
 80049f6:	3001      	adds	r0, #1
 80049f8:	f43f af41 	beq.w	800487e <_printf_float+0xc2>
 80049fc:	f04f 0800 	mov.w	r8, #0
 8004a00:	f104 091a 	add.w	r9, r4, #26
 8004a04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a06:	3b01      	subs	r3, #1
 8004a08:	4543      	cmp	r3, r8
 8004a0a:	dc09      	bgt.n	8004a20 <_printf_float+0x264>
 8004a0c:	6823      	ldr	r3, [r4, #0]
 8004a0e:	079b      	lsls	r3, r3, #30
 8004a10:	f100 8105 	bmi.w	8004c1e <_printf_float+0x462>
 8004a14:	68e0      	ldr	r0, [r4, #12]
 8004a16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004a18:	4298      	cmp	r0, r3
 8004a1a:	bfb8      	it	lt
 8004a1c:	4618      	movlt	r0, r3
 8004a1e:	e730      	b.n	8004882 <_printf_float+0xc6>
 8004a20:	2301      	movs	r3, #1
 8004a22:	464a      	mov	r2, r9
 8004a24:	4631      	mov	r1, r6
 8004a26:	4628      	mov	r0, r5
 8004a28:	47b8      	blx	r7
 8004a2a:	3001      	adds	r0, #1
 8004a2c:	f43f af27 	beq.w	800487e <_printf_float+0xc2>
 8004a30:	f108 0801 	add.w	r8, r8, #1
 8004a34:	e7e6      	b.n	8004a04 <_printf_float+0x248>
 8004a36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	dc39      	bgt.n	8004ab0 <_printf_float+0x2f4>
 8004a3c:	4a1b      	ldr	r2, [pc, #108]	; (8004aac <_printf_float+0x2f0>)
 8004a3e:	2301      	movs	r3, #1
 8004a40:	4631      	mov	r1, r6
 8004a42:	4628      	mov	r0, r5
 8004a44:	47b8      	blx	r7
 8004a46:	3001      	adds	r0, #1
 8004a48:	f43f af19 	beq.w	800487e <_printf_float+0xc2>
 8004a4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a50:	4313      	orrs	r3, r2
 8004a52:	d102      	bne.n	8004a5a <_printf_float+0x29e>
 8004a54:	6823      	ldr	r3, [r4, #0]
 8004a56:	07d9      	lsls	r1, r3, #31
 8004a58:	d5d8      	bpl.n	8004a0c <_printf_float+0x250>
 8004a5a:	ee18 3a10 	vmov	r3, s16
 8004a5e:	4652      	mov	r2, sl
 8004a60:	4631      	mov	r1, r6
 8004a62:	4628      	mov	r0, r5
 8004a64:	47b8      	blx	r7
 8004a66:	3001      	adds	r0, #1
 8004a68:	f43f af09 	beq.w	800487e <_printf_float+0xc2>
 8004a6c:	f04f 0900 	mov.w	r9, #0
 8004a70:	f104 0a1a 	add.w	sl, r4, #26
 8004a74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a76:	425b      	negs	r3, r3
 8004a78:	454b      	cmp	r3, r9
 8004a7a:	dc01      	bgt.n	8004a80 <_printf_float+0x2c4>
 8004a7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004a7e:	e792      	b.n	80049a6 <_printf_float+0x1ea>
 8004a80:	2301      	movs	r3, #1
 8004a82:	4652      	mov	r2, sl
 8004a84:	4631      	mov	r1, r6
 8004a86:	4628      	mov	r0, r5
 8004a88:	47b8      	blx	r7
 8004a8a:	3001      	adds	r0, #1
 8004a8c:	f43f aef7 	beq.w	800487e <_printf_float+0xc2>
 8004a90:	f109 0901 	add.w	r9, r9, #1
 8004a94:	e7ee      	b.n	8004a74 <_printf_float+0x2b8>
 8004a96:	bf00      	nop
 8004a98:	7fefffff 	.word	0x7fefffff
 8004a9c:	08008f94 	.word	0x08008f94
 8004aa0:	08008f98 	.word	0x08008f98
 8004aa4:	08008fa0 	.word	0x08008fa0
 8004aa8:	08008f9c 	.word	0x08008f9c
 8004aac:	08008fa4 	.word	0x08008fa4
 8004ab0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004ab2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	bfa8      	it	ge
 8004ab8:	461a      	movge	r2, r3
 8004aba:	2a00      	cmp	r2, #0
 8004abc:	4691      	mov	r9, r2
 8004abe:	dc37      	bgt.n	8004b30 <_printf_float+0x374>
 8004ac0:	f04f 0b00 	mov.w	fp, #0
 8004ac4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ac8:	f104 021a 	add.w	r2, r4, #26
 8004acc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004ace:	9305      	str	r3, [sp, #20]
 8004ad0:	eba3 0309 	sub.w	r3, r3, r9
 8004ad4:	455b      	cmp	r3, fp
 8004ad6:	dc33      	bgt.n	8004b40 <_printf_float+0x384>
 8004ad8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004adc:	429a      	cmp	r2, r3
 8004ade:	db3b      	blt.n	8004b58 <_printf_float+0x39c>
 8004ae0:	6823      	ldr	r3, [r4, #0]
 8004ae2:	07da      	lsls	r2, r3, #31
 8004ae4:	d438      	bmi.n	8004b58 <_printf_float+0x39c>
 8004ae6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ae8:	9a05      	ldr	r2, [sp, #20]
 8004aea:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004aec:	1a9a      	subs	r2, r3, r2
 8004aee:	eba3 0901 	sub.w	r9, r3, r1
 8004af2:	4591      	cmp	r9, r2
 8004af4:	bfa8      	it	ge
 8004af6:	4691      	movge	r9, r2
 8004af8:	f1b9 0f00 	cmp.w	r9, #0
 8004afc:	dc35      	bgt.n	8004b6a <_printf_float+0x3ae>
 8004afe:	f04f 0800 	mov.w	r8, #0
 8004b02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b06:	f104 0a1a 	add.w	sl, r4, #26
 8004b0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b0e:	1a9b      	subs	r3, r3, r2
 8004b10:	eba3 0309 	sub.w	r3, r3, r9
 8004b14:	4543      	cmp	r3, r8
 8004b16:	f77f af79 	ble.w	8004a0c <_printf_float+0x250>
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	4652      	mov	r2, sl
 8004b1e:	4631      	mov	r1, r6
 8004b20:	4628      	mov	r0, r5
 8004b22:	47b8      	blx	r7
 8004b24:	3001      	adds	r0, #1
 8004b26:	f43f aeaa 	beq.w	800487e <_printf_float+0xc2>
 8004b2a:	f108 0801 	add.w	r8, r8, #1
 8004b2e:	e7ec      	b.n	8004b0a <_printf_float+0x34e>
 8004b30:	4613      	mov	r3, r2
 8004b32:	4631      	mov	r1, r6
 8004b34:	4642      	mov	r2, r8
 8004b36:	4628      	mov	r0, r5
 8004b38:	47b8      	blx	r7
 8004b3a:	3001      	adds	r0, #1
 8004b3c:	d1c0      	bne.n	8004ac0 <_printf_float+0x304>
 8004b3e:	e69e      	b.n	800487e <_printf_float+0xc2>
 8004b40:	2301      	movs	r3, #1
 8004b42:	4631      	mov	r1, r6
 8004b44:	4628      	mov	r0, r5
 8004b46:	9205      	str	r2, [sp, #20]
 8004b48:	47b8      	blx	r7
 8004b4a:	3001      	adds	r0, #1
 8004b4c:	f43f ae97 	beq.w	800487e <_printf_float+0xc2>
 8004b50:	9a05      	ldr	r2, [sp, #20]
 8004b52:	f10b 0b01 	add.w	fp, fp, #1
 8004b56:	e7b9      	b.n	8004acc <_printf_float+0x310>
 8004b58:	ee18 3a10 	vmov	r3, s16
 8004b5c:	4652      	mov	r2, sl
 8004b5e:	4631      	mov	r1, r6
 8004b60:	4628      	mov	r0, r5
 8004b62:	47b8      	blx	r7
 8004b64:	3001      	adds	r0, #1
 8004b66:	d1be      	bne.n	8004ae6 <_printf_float+0x32a>
 8004b68:	e689      	b.n	800487e <_printf_float+0xc2>
 8004b6a:	9a05      	ldr	r2, [sp, #20]
 8004b6c:	464b      	mov	r3, r9
 8004b6e:	4442      	add	r2, r8
 8004b70:	4631      	mov	r1, r6
 8004b72:	4628      	mov	r0, r5
 8004b74:	47b8      	blx	r7
 8004b76:	3001      	adds	r0, #1
 8004b78:	d1c1      	bne.n	8004afe <_printf_float+0x342>
 8004b7a:	e680      	b.n	800487e <_printf_float+0xc2>
 8004b7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004b7e:	2a01      	cmp	r2, #1
 8004b80:	dc01      	bgt.n	8004b86 <_printf_float+0x3ca>
 8004b82:	07db      	lsls	r3, r3, #31
 8004b84:	d538      	bpl.n	8004bf8 <_printf_float+0x43c>
 8004b86:	2301      	movs	r3, #1
 8004b88:	4642      	mov	r2, r8
 8004b8a:	4631      	mov	r1, r6
 8004b8c:	4628      	mov	r0, r5
 8004b8e:	47b8      	blx	r7
 8004b90:	3001      	adds	r0, #1
 8004b92:	f43f ae74 	beq.w	800487e <_printf_float+0xc2>
 8004b96:	ee18 3a10 	vmov	r3, s16
 8004b9a:	4652      	mov	r2, sl
 8004b9c:	4631      	mov	r1, r6
 8004b9e:	4628      	mov	r0, r5
 8004ba0:	47b8      	blx	r7
 8004ba2:	3001      	adds	r0, #1
 8004ba4:	f43f ae6b 	beq.w	800487e <_printf_float+0xc2>
 8004ba8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004bac:	2200      	movs	r2, #0
 8004bae:	2300      	movs	r3, #0
 8004bb0:	f7fb ff92 	bl	8000ad8 <__aeabi_dcmpeq>
 8004bb4:	b9d8      	cbnz	r0, 8004bee <_printf_float+0x432>
 8004bb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004bb8:	f108 0201 	add.w	r2, r8, #1
 8004bbc:	3b01      	subs	r3, #1
 8004bbe:	4631      	mov	r1, r6
 8004bc0:	4628      	mov	r0, r5
 8004bc2:	47b8      	blx	r7
 8004bc4:	3001      	adds	r0, #1
 8004bc6:	d10e      	bne.n	8004be6 <_printf_float+0x42a>
 8004bc8:	e659      	b.n	800487e <_printf_float+0xc2>
 8004bca:	2301      	movs	r3, #1
 8004bcc:	4652      	mov	r2, sl
 8004bce:	4631      	mov	r1, r6
 8004bd0:	4628      	mov	r0, r5
 8004bd2:	47b8      	blx	r7
 8004bd4:	3001      	adds	r0, #1
 8004bd6:	f43f ae52 	beq.w	800487e <_printf_float+0xc2>
 8004bda:	f108 0801 	add.w	r8, r8, #1
 8004bde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004be0:	3b01      	subs	r3, #1
 8004be2:	4543      	cmp	r3, r8
 8004be4:	dcf1      	bgt.n	8004bca <_printf_float+0x40e>
 8004be6:	464b      	mov	r3, r9
 8004be8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004bec:	e6dc      	b.n	80049a8 <_printf_float+0x1ec>
 8004bee:	f04f 0800 	mov.w	r8, #0
 8004bf2:	f104 0a1a 	add.w	sl, r4, #26
 8004bf6:	e7f2      	b.n	8004bde <_printf_float+0x422>
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	4642      	mov	r2, r8
 8004bfc:	e7df      	b.n	8004bbe <_printf_float+0x402>
 8004bfe:	2301      	movs	r3, #1
 8004c00:	464a      	mov	r2, r9
 8004c02:	4631      	mov	r1, r6
 8004c04:	4628      	mov	r0, r5
 8004c06:	47b8      	blx	r7
 8004c08:	3001      	adds	r0, #1
 8004c0a:	f43f ae38 	beq.w	800487e <_printf_float+0xc2>
 8004c0e:	f108 0801 	add.w	r8, r8, #1
 8004c12:	68e3      	ldr	r3, [r4, #12]
 8004c14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004c16:	1a5b      	subs	r3, r3, r1
 8004c18:	4543      	cmp	r3, r8
 8004c1a:	dcf0      	bgt.n	8004bfe <_printf_float+0x442>
 8004c1c:	e6fa      	b.n	8004a14 <_printf_float+0x258>
 8004c1e:	f04f 0800 	mov.w	r8, #0
 8004c22:	f104 0919 	add.w	r9, r4, #25
 8004c26:	e7f4      	b.n	8004c12 <_printf_float+0x456>

08004c28 <_printf_common>:
 8004c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c2c:	4616      	mov	r6, r2
 8004c2e:	4699      	mov	r9, r3
 8004c30:	688a      	ldr	r2, [r1, #8]
 8004c32:	690b      	ldr	r3, [r1, #16]
 8004c34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	bfb8      	it	lt
 8004c3c:	4613      	movlt	r3, r2
 8004c3e:	6033      	str	r3, [r6, #0]
 8004c40:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004c44:	4607      	mov	r7, r0
 8004c46:	460c      	mov	r4, r1
 8004c48:	b10a      	cbz	r2, 8004c4e <_printf_common+0x26>
 8004c4a:	3301      	adds	r3, #1
 8004c4c:	6033      	str	r3, [r6, #0]
 8004c4e:	6823      	ldr	r3, [r4, #0]
 8004c50:	0699      	lsls	r1, r3, #26
 8004c52:	bf42      	ittt	mi
 8004c54:	6833      	ldrmi	r3, [r6, #0]
 8004c56:	3302      	addmi	r3, #2
 8004c58:	6033      	strmi	r3, [r6, #0]
 8004c5a:	6825      	ldr	r5, [r4, #0]
 8004c5c:	f015 0506 	ands.w	r5, r5, #6
 8004c60:	d106      	bne.n	8004c70 <_printf_common+0x48>
 8004c62:	f104 0a19 	add.w	sl, r4, #25
 8004c66:	68e3      	ldr	r3, [r4, #12]
 8004c68:	6832      	ldr	r2, [r6, #0]
 8004c6a:	1a9b      	subs	r3, r3, r2
 8004c6c:	42ab      	cmp	r3, r5
 8004c6e:	dc26      	bgt.n	8004cbe <_printf_common+0x96>
 8004c70:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004c74:	1e13      	subs	r3, r2, #0
 8004c76:	6822      	ldr	r2, [r4, #0]
 8004c78:	bf18      	it	ne
 8004c7a:	2301      	movne	r3, #1
 8004c7c:	0692      	lsls	r2, r2, #26
 8004c7e:	d42b      	bmi.n	8004cd8 <_printf_common+0xb0>
 8004c80:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c84:	4649      	mov	r1, r9
 8004c86:	4638      	mov	r0, r7
 8004c88:	47c0      	blx	r8
 8004c8a:	3001      	adds	r0, #1
 8004c8c:	d01e      	beq.n	8004ccc <_printf_common+0xa4>
 8004c8e:	6823      	ldr	r3, [r4, #0]
 8004c90:	68e5      	ldr	r5, [r4, #12]
 8004c92:	6832      	ldr	r2, [r6, #0]
 8004c94:	f003 0306 	and.w	r3, r3, #6
 8004c98:	2b04      	cmp	r3, #4
 8004c9a:	bf08      	it	eq
 8004c9c:	1aad      	subeq	r5, r5, r2
 8004c9e:	68a3      	ldr	r3, [r4, #8]
 8004ca0:	6922      	ldr	r2, [r4, #16]
 8004ca2:	bf0c      	ite	eq
 8004ca4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ca8:	2500      	movne	r5, #0
 8004caa:	4293      	cmp	r3, r2
 8004cac:	bfc4      	itt	gt
 8004cae:	1a9b      	subgt	r3, r3, r2
 8004cb0:	18ed      	addgt	r5, r5, r3
 8004cb2:	2600      	movs	r6, #0
 8004cb4:	341a      	adds	r4, #26
 8004cb6:	42b5      	cmp	r5, r6
 8004cb8:	d11a      	bne.n	8004cf0 <_printf_common+0xc8>
 8004cba:	2000      	movs	r0, #0
 8004cbc:	e008      	b.n	8004cd0 <_printf_common+0xa8>
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	4652      	mov	r2, sl
 8004cc2:	4649      	mov	r1, r9
 8004cc4:	4638      	mov	r0, r7
 8004cc6:	47c0      	blx	r8
 8004cc8:	3001      	adds	r0, #1
 8004cca:	d103      	bne.n	8004cd4 <_printf_common+0xac>
 8004ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8004cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cd4:	3501      	adds	r5, #1
 8004cd6:	e7c6      	b.n	8004c66 <_printf_common+0x3e>
 8004cd8:	18e1      	adds	r1, r4, r3
 8004cda:	1c5a      	adds	r2, r3, #1
 8004cdc:	2030      	movs	r0, #48	; 0x30
 8004cde:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004ce2:	4422      	add	r2, r4
 8004ce4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004ce8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004cec:	3302      	adds	r3, #2
 8004cee:	e7c7      	b.n	8004c80 <_printf_common+0x58>
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	4622      	mov	r2, r4
 8004cf4:	4649      	mov	r1, r9
 8004cf6:	4638      	mov	r0, r7
 8004cf8:	47c0      	blx	r8
 8004cfa:	3001      	adds	r0, #1
 8004cfc:	d0e6      	beq.n	8004ccc <_printf_common+0xa4>
 8004cfe:	3601      	adds	r6, #1
 8004d00:	e7d9      	b.n	8004cb6 <_printf_common+0x8e>
	...

08004d04 <_printf_i>:
 8004d04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d08:	7e0f      	ldrb	r7, [r1, #24]
 8004d0a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004d0c:	2f78      	cmp	r7, #120	; 0x78
 8004d0e:	4691      	mov	r9, r2
 8004d10:	4680      	mov	r8, r0
 8004d12:	460c      	mov	r4, r1
 8004d14:	469a      	mov	sl, r3
 8004d16:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004d1a:	d807      	bhi.n	8004d2c <_printf_i+0x28>
 8004d1c:	2f62      	cmp	r7, #98	; 0x62
 8004d1e:	d80a      	bhi.n	8004d36 <_printf_i+0x32>
 8004d20:	2f00      	cmp	r7, #0
 8004d22:	f000 80d8 	beq.w	8004ed6 <_printf_i+0x1d2>
 8004d26:	2f58      	cmp	r7, #88	; 0x58
 8004d28:	f000 80a3 	beq.w	8004e72 <_printf_i+0x16e>
 8004d2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d30:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004d34:	e03a      	b.n	8004dac <_printf_i+0xa8>
 8004d36:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004d3a:	2b15      	cmp	r3, #21
 8004d3c:	d8f6      	bhi.n	8004d2c <_printf_i+0x28>
 8004d3e:	a101      	add	r1, pc, #4	; (adr r1, 8004d44 <_printf_i+0x40>)
 8004d40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d44:	08004d9d 	.word	0x08004d9d
 8004d48:	08004db1 	.word	0x08004db1
 8004d4c:	08004d2d 	.word	0x08004d2d
 8004d50:	08004d2d 	.word	0x08004d2d
 8004d54:	08004d2d 	.word	0x08004d2d
 8004d58:	08004d2d 	.word	0x08004d2d
 8004d5c:	08004db1 	.word	0x08004db1
 8004d60:	08004d2d 	.word	0x08004d2d
 8004d64:	08004d2d 	.word	0x08004d2d
 8004d68:	08004d2d 	.word	0x08004d2d
 8004d6c:	08004d2d 	.word	0x08004d2d
 8004d70:	08004ebd 	.word	0x08004ebd
 8004d74:	08004de1 	.word	0x08004de1
 8004d78:	08004e9f 	.word	0x08004e9f
 8004d7c:	08004d2d 	.word	0x08004d2d
 8004d80:	08004d2d 	.word	0x08004d2d
 8004d84:	08004edf 	.word	0x08004edf
 8004d88:	08004d2d 	.word	0x08004d2d
 8004d8c:	08004de1 	.word	0x08004de1
 8004d90:	08004d2d 	.word	0x08004d2d
 8004d94:	08004d2d 	.word	0x08004d2d
 8004d98:	08004ea7 	.word	0x08004ea7
 8004d9c:	682b      	ldr	r3, [r5, #0]
 8004d9e:	1d1a      	adds	r2, r3, #4
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	602a      	str	r2, [r5, #0]
 8004da4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004da8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004dac:	2301      	movs	r3, #1
 8004dae:	e0a3      	b.n	8004ef8 <_printf_i+0x1f4>
 8004db0:	6820      	ldr	r0, [r4, #0]
 8004db2:	6829      	ldr	r1, [r5, #0]
 8004db4:	0606      	lsls	r6, r0, #24
 8004db6:	f101 0304 	add.w	r3, r1, #4
 8004dba:	d50a      	bpl.n	8004dd2 <_printf_i+0xce>
 8004dbc:	680e      	ldr	r6, [r1, #0]
 8004dbe:	602b      	str	r3, [r5, #0]
 8004dc0:	2e00      	cmp	r6, #0
 8004dc2:	da03      	bge.n	8004dcc <_printf_i+0xc8>
 8004dc4:	232d      	movs	r3, #45	; 0x2d
 8004dc6:	4276      	negs	r6, r6
 8004dc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dcc:	485e      	ldr	r0, [pc, #376]	; (8004f48 <_printf_i+0x244>)
 8004dce:	230a      	movs	r3, #10
 8004dd0:	e019      	b.n	8004e06 <_printf_i+0x102>
 8004dd2:	680e      	ldr	r6, [r1, #0]
 8004dd4:	602b      	str	r3, [r5, #0]
 8004dd6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004dda:	bf18      	it	ne
 8004ddc:	b236      	sxthne	r6, r6
 8004dde:	e7ef      	b.n	8004dc0 <_printf_i+0xbc>
 8004de0:	682b      	ldr	r3, [r5, #0]
 8004de2:	6820      	ldr	r0, [r4, #0]
 8004de4:	1d19      	adds	r1, r3, #4
 8004de6:	6029      	str	r1, [r5, #0]
 8004de8:	0601      	lsls	r1, r0, #24
 8004dea:	d501      	bpl.n	8004df0 <_printf_i+0xec>
 8004dec:	681e      	ldr	r6, [r3, #0]
 8004dee:	e002      	b.n	8004df6 <_printf_i+0xf2>
 8004df0:	0646      	lsls	r6, r0, #25
 8004df2:	d5fb      	bpl.n	8004dec <_printf_i+0xe8>
 8004df4:	881e      	ldrh	r6, [r3, #0]
 8004df6:	4854      	ldr	r0, [pc, #336]	; (8004f48 <_printf_i+0x244>)
 8004df8:	2f6f      	cmp	r7, #111	; 0x6f
 8004dfa:	bf0c      	ite	eq
 8004dfc:	2308      	moveq	r3, #8
 8004dfe:	230a      	movne	r3, #10
 8004e00:	2100      	movs	r1, #0
 8004e02:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e06:	6865      	ldr	r5, [r4, #4]
 8004e08:	60a5      	str	r5, [r4, #8]
 8004e0a:	2d00      	cmp	r5, #0
 8004e0c:	bfa2      	ittt	ge
 8004e0e:	6821      	ldrge	r1, [r4, #0]
 8004e10:	f021 0104 	bicge.w	r1, r1, #4
 8004e14:	6021      	strge	r1, [r4, #0]
 8004e16:	b90e      	cbnz	r6, 8004e1c <_printf_i+0x118>
 8004e18:	2d00      	cmp	r5, #0
 8004e1a:	d04d      	beq.n	8004eb8 <_printf_i+0x1b4>
 8004e1c:	4615      	mov	r5, r2
 8004e1e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004e22:	fb03 6711 	mls	r7, r3, r1, r6
 8004e26:	5dc7      	ldrb	r7, [r0, r7]
 8004e28:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004e2c:	4637      	mov	r7, r6
 8004e2e:	42bb      	cmp	r3, r7
 8004e30:	460e      	mov	r6, r1
 8004e32:	d9f4      	bls.n	8004e1e <_printf_i+0x11a>
 8004e34:	2b08      	cmp	r3, #8
 8004e36:	d10b      	bne.n	8004e50 <_printf_i+0x14c>
 8004e38:	6823      	ldr	r3, [r4, #0]
 8004e3a:	07de      	lsls	r6, r3, #31
 8004e3c:	d508      	bpl.n	8004e50 <_printf_i+0x14c>
 8004e3e:	6923      	ldr	r3, [r4, #16]
 8004e40:	6861      	ldr	r1, [r4, #4]
 8004e42:	4299      	cmp	r1, r3
 8004e44:	bfde      	ittt	le
 8004e46:	2330      	movle	r3, #48	; 0x30
 8004e48:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004e4c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004e50:	1b52      	subs	r2, r2, r5
 8004e52:	6122      	str	r2, [r4, #16]
 8004e54:	f8cd a000 	str.w	sl, [sp]
 8004e58:	464b      	mov	r3, r9
 8004e5a:	aa03      	add	r2, sp, #12
 8004e5c:	4621      	mov	r1, r4
 8004e5e:	4640      	mov	r0, r8
 8004e60:	f7ff fee2 	bl	8004c28 <_printf_common>
 8004e64:	3001      	adds	r0, #1
 8004e66:	d14c      	bne.n	8004f02 <_printf_i+0x1fe>
 8004e68:	f04f 30ff 	mov.w	r0, #4294967295
 8004e6c:	b004      	add	sp, #16
 8004e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e72:	4835      	ldr	r0, [pc, #212]	; (8004f48 <_printf_i+0x244>)
 8004e74:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004e78:	6829      	ldr	r1, [r5, #0]
 8004e7a:	6823      	ldr	r3, [r4, #0]
 8004e7c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004e80:	6029      	str	r1, [r5, #0]
 8004e82:	061d      	lsls	r5, r3, #24
 8004e84:	d514      	bpl.n	8004eb0 <_printf_i+0x1ac>
 8004e86:	07df      	lsls	r7, r3, #31
 8004e88:	bf44      	itt	mi
 8004e8a:	f043 0320 	orrmi.w	r3, r3, #32
 8004e8e:	6023      	strmi	r3, [r4, #0]
 8004e90:	b91e      	cbnz	r6, 8004e9a <_printf_i+0x196>
 8004e92:	6823      	ldr	r3, [r4, #0]
 8004e94:	f023 0320 	bic.w	r3, r3, #32
 8004e98:	6023      	str	r3, [r4, #0]
 8004e9a:	2310      	movs	r3, #16
 8004e9c:	e7b0      	b.n	8004e00 <_printf_i+0xfc>
 8004e9e:	6823      	ldr	r3, [r4, #0]
 8004ea0:	f043 0320 	orr.w	r3, r3, #32
 8004ea4:	6023      	str	r3, [r4, #0]
 8004ea6:	2378      	movs	r3, #120	; 0x78
 8004ea8:	4828      	ldr	r0, [pc, #160]	; (8004f4c <_printf_i+0x248>)
 8004eaa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004eae:	e7e3      	b.n	8004e78 <_printf_i+0x174>
 8004eb0:	0659      	lsls	r1, r3, #25
 8004eb2:	bf48      	it	mi
 8004eb4:	b2b6      	uxthmi	r6, r6
 8004eb6:	e7e6      	b.n	8004e86 <_printf_i+0x182>
 8004eb8:	4615      	mov	r5, r2
 8004eba:	e7bb      	b.n	8004e34 <_printf_i+0x130>
 8004ebc:	682b      	ldr	r3, [r5, #0]
 8004ebe:	6826      	ldr	r6, [r4, #0]
 8004ec0:	6961      	ldr	r1, [r4, #20]
 8004ec2:	1d18      	adds	r0, r3, #4
 8004ec4:	6028      	str	r0, [r5, #0]
 8004ec6:	0635      	lsls	r5, r6, #24
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	d501      	bpl.n	8004ed0 <_printf_i+0x1cc>
 8004ecc:	6019      	str	r1, [r3, #0]
 8004ece:	e002      	b.n	8004ed6 <_printf_i+0x1d2>
 8004ed0:	0670      	lsls	r0, r6, #25
 8004ed2:	d5fb      	bpl.n	8004ecc <_printf_i+0x1c8>
 8004ed4:	8019      	strh	r1, [r3, #0]
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	6123      	str	r3, [r4, #16]
 8004eda:	4615      	mov	r5, r2
 8004edc:	e7ba      	b.n	8004e54 <_printf_i+0x150>
 8004ede:	682b      	ldr	r3, [r5, #0]
 8004ee0:	1d1a      	adds	r2, r3, #4
 8004ee2:	602a      	str	r2, [r5, #0]
 8004ee4:	681d      	ldr	r5, [r3, #0]
 8004ee6:	6862      	ldr	r2, [r4, #4]
 8004ee8:	2100      	movs	r1, #0
 8004eea:	4628      	mov	r0, r5
 8004eec:	f7fb f980 	bl	80001f0 <memchr>
 8004ef0:	b108      	cbz	r0, 8004ef6 <_printf_i+0x1f2>
 8004ef2:	1b40      	subs	r0, r0, r5
 8004ef4:	6060      	str	r0, [r4, #4]
 8004ef6:	6863      	ldr	r3, [r4, #4]
 8004ef8:	6123      	str	r3, [r4, #16]
 8004efa:	2300      	movs	r3, #0
 8004efc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f00:	e7a8      	b.n	8004e54 <_printf_i+0x150>
 8004f02:	6923      	ldr	r3, [r4, #16]
 8004f04:	462a      	mov	r2, r5
 8004f06:	4649      	mov	r1, r9
 8004f08:	4640      	mov	r0, r8
 8004f0a:	47d0      	blx	sl
 8004f0c:	3001      	adds	r0, #1
 8004f0e:	d0ab      	beq.n	8004e68 <_printf_i+0x164>
 8004f10:	6823      	ldr	r3, [r4, #0]
 8004f12:	079b      	lsls	r3, r3, #30
 8004f14:	d413      	bmi.n	8004f3e <_printf_i+0x23a>
 8004f16:	68e0      	ldr	r0, [r4, #12]
 8004f18:	9b03      	ldr	r3, [sp, #12]
 8004f1a:	4298      	cmp	r0, r3
 8004f1c:	bfb8      	it	lt
 8004f1e:	4618      	movlt	r0, r3
 8004f20:	e7a4      	b.n	8004e6c <_printf_i+0x168>
 8004f22:	2301      	movs	r3, #1
 8004f24:	4632      	mov	r2, r6
 8004f26:	4649      	mov	r1, r9
 8004f28:	4640      	mov	r0, r8
 8004f2a:	47d0      	blx	sl
 8004f2c:	3001      	adds	r0, #1
 8004f2e:	d09b      	beq.n	8004e68 <_printf_i+0x164>
 8004f30:	3501      	adds	r5, #1
 8004f32:	68e3      	ldr	r3, [r4, #12]
 8004f34:	9903      	ldr	r1, [sp, #12]
 8004f36:	1a5b      	subs	r3, r3, r1
 8004f38:	42ab      	cmp	r3, r5
 8004f3a:	dcf2      	bgt.n	8004f22 <_printf_i+0x21e>
 8004f3c:	e7eb      	b.n	8004f16 <_printf_i+0x212>
 8004f3e:	2500      	movs	r5, #0
 8004f40:	f104 0619 	add.w	r6, r4, #25
 8004f44:	e7f5      	b.n	8004f32 <_printf_i+0x22e>
 8004f46:	bf00      	nop
 8004f48:	08008fa6 	.word	0x08008fa6
 8004f4c:	08008fb7 	.word	0x08008fb7

08004f50 <_scanf_float>:
 8004f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f54:	b087      	sub	sp, #28
 8004f56:	4617      	mov	r7, r2
 8004f58:	9303      	str	r3, [sp, #12]
 8004f5a:	688b      	ldr	r3, [r1, #8]
 8004f5c:	1e5a      	subs	r2, r3, #1
 8004f5e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004f62:	bf83      	ittte	hi
 8004f64:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004f68:	195b      	addhi	r3, r3, r5
 8004f6a:	9302      	strhi	r3, [sp, #8]
 8004f6c:	2300      	movls	r3, #0
 8004f6e:	bf86      	itte	hi
 8004f70:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004f74:	608b      	strhi	r3, [r1, #8]
 8004f76:	9302      	strls	r3, [sp, #8]
 8004f78:	680b      	ldr	r3, [r1, #0]
 8004f7a:	468b      	mov	fp, r1
 8004f7c:	2500      	movs	r5, #0
 8004f7e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004f82:	f84b 3b1c 	str.w	r3, [fp], #28
 8004f86:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004f8a:	4680      	mov	r8, r0
 8004f8c:	460c      	mov	r4, r1
 8004f8e:	465e      	mov	r6, fp
 8004f90:	46aa      	mov	sl, r5
 8004f92:	46a9      	mov	r9, r5
 8004f94:	9501      	str	r5, [sp, #4]
 8004f96:	68a2      	ldr	r2, [r4, #8]
 8004f98:	b152      	cbz	r2, 8004fb0 <_scanf_float+0x60>
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	781b      	ldrb	r3, [r3, #0]
 8004f9e:	2b4e      	cmp	r3, #78	; 0x4e
 8004fa0:	d864      	bhi.n	800506c <_scanf_float+0x11c>
 8004fa2:	2b40      	cmp	r3, #64	; 0x40
 8004fa4:	d83c      	bhi.n	8005020 <_scanf_float+0xd0>
 8004fa6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004faa:	b2c8      	uxtb	r0, r1
 8004fac:	280e      	cmp	r0, #14
 8004fae:	d93a      	bls.n	8005026 <_scanf_float+0xd6>
 8004fb0:	f1b9 0f00 	cmp.w	r9, #0
 8004fb4:	d003      	beq.n	8004fbe <_scanf_float+0x6e>
 8004fb6:	6823      	ldr	r3, [r4, #0]
 8004fb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fbc:	6023      	str	r3, [r4, #0]
 8004fbe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004fc2:	f1ba 0f01 	cmp.w	sl, #1
 8004fc6:	f200 8113 	bhi.w	80051f0 <_scanf_float+0x2a0>
 8004fca:	455e      	cmp	r6, fp
 8004fcc:	f200 8105 	bhi.w	80051da <_scanf_float+0x28a>
 8004fd0:	2501      	movs	r5, #1
 8004fd2:	4628      	mov	r0, r5
 8004fd4:	b007      	add	sp, #28
 8004fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fda:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004fde:	2a0d      	cmp	r2, #13
 8004fe0:	d8e6      	bhi.n	8004fb0 <_scanf_float+0x60>
 8004fe2:	a101      	add	r1, pc, #4	; (adr r1, 8004fe8 <_scanf_float+0x98>)
 8004fe4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004fe8:	08005127 	.word	0x08005127
 8004fec:	08004fb1 	.word	0x08004fb1
 8004ff0:	08004fb1 	.word	0x08004fb1
 8004ff4:	08004fb1 	.word	0x08004fb1
 8004ff8:	08005187 	.word	0x08005187
 8004ffc:	0800515f 	.word	0x0800515f
 8005000:	08004fb1 	.word	0x08004fb1
 8005004:	08004fb1 	.word	0x08004fb1
 8005008:	08005135 	.word	0x08005135
 800500c:	08004fb1 	.word	0x08004fb1
 8005010:	08004fb1 	.word	0x08004fb1
 8005014:	08004fb1 	.word	0x08004fb1
 8005018:	08004fb1 	.word	0x08004fb1
 800501c:	080050ed 	.word	0x080050ed
 8005020:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005024:	e7db      	b.n	8004fde <_scanf_float+0x8e>
 8005026:	290e      	cmp	r1, #14
 8005028:	d8c2      	bhi.n	8004fb0 <_scanf_float+0x60>
 800502a:	a001      	add	r0, pc, #4	; (adr r0, 8005030 <_scanf_float+0xe0>)
 800502c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005030:	080050df 	.word	0x080050df
 8005034:	08004fb1 	.word	0x08004fb1
 8005038:	080050df 	.word	0x080050df
 800503c:	08005173 	.word	0x08005173
 8005040:	08004fb1 	.word	0x08004fb1
 8005044:	0800508d 	.word	0x0800508d
 8005048:	080050c9 	.word	0x080050c9
 800504c:	080050c9 	.word	0x080050c9
 8005050:	080050c9 	.word	0x080050c9
 8005054:	080050c9 	.word	0x080050c9
 8005058:	080050c9 	.word	0x080050c9
 800505c:	080050c9 	.word	0x080050c9
 8005060:	080050c9 	.word	0x080050c9
 8005064:	080050c9 	.word	0x080050c9
 8005068:	080050c9 	.word	0x080050c9
 800506c:	2b6e      	cmp	r3, #110	; 0x6e
 800506e:	d809      	bhi.n	8005084 <_scanf_float+0x134>
 8005070:	2b60      	cmp	r3, #96	; 0x60
 8005072:	d8b2      	bhi.n	8004fda <_scanf_float+0x8a>
 8005074:	2b54      	cmp	r3, #84	; 0x54
 8005076:	d077      	beq.n	8005168 <_scanf_float+0x218>
 8005078:	2b59      	cmp	r3, #89	; 0x59
 800507a:	d199      	bne.n	8004fb0 <_scanf_float+0x60>
 800507c:	2d07      	cmp	r5, #7
 800507e:	d197      	bne.n	8004fb0 <_scanf_float+0x60>
 8005080:	2508      	movs	r5, #8
 8005082:	e029      	b.n	80050d8 <_scanf_float+0x188>
 8005084:	2b74      	cmp	r3, #116	; 0x74
 8005086:	d06f      	beq.n	8005168 <_scanf_float+0x218>
 8005088:	2b79      	cmp	r3, #121	; 0x79
 800508a:	e7f6      	b.n	800507a <_scanf_float+0x12a>
 800508c:	6821      	ldr	r1, [r4, #0]
 800508e:	05c8      	lsls	r0, r1, #23
 8005090:	d51a      	bpl.n	80050c8 <_scanf_float+0x178>
 8005092:	9b02      	ldr	r3, [sp, #8]
 8005094:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005098:	6021      	str	r1, [r4, #0]
 800509a:	f109 0901 	add.w	r9, r9, #1
 800509e:	b11b      	cbz	r3, 80050a8 <_scanf_float+0x158>
 80050a0:	3b01      	subs	r3, #1
 80050a2:	3201      	adds	r2, #1
 80050a4:	9302      	str	r3, [sp, #8]
 80050a6:	60a2      	str	r2, [r4, #8]
 80050a8:	68a3      	ldr	r3, [r4, #8]
 80050aa:	3b01      	subs	r3, #1
 80050ac:	60a3      	str	r3, [r4, #8]
 80050ae:	6923      	ldr	r3, [r4, #16]
 80050b0:	3301      	adds	r3, #1
 80050b2:	6123      	str	r3, [r4, #16]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	3b01      	subs	r3, #1
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	607b      	str	r3, [r7, #4]
 80050bc:	f340 8084 	ble.w	80051c8 <_scanf_float+0x278>
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	3301      	adds	r3, #1
 80050c4:	603b      	str	r3, [r7, #0]
 80050c6:	e766      	b.n	8004f96 <_scanf_float+0x46>
 80050c8:	eb1a 0f05 	cmn.w	sl, r5
 80050cc:	f47f af70 	bne.w	8004fb0 <_scanf_float+0x60>
 80050d0:	6822      	ldr	r2, [r4, #0]
 80050d2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80050d6:	6022      	str	r2, [r4, #0]
 80050d8:	f806 3b01 	strb.w	r3, [r6], #1
 80050dc:	e7e4      	b.n	80050a8 <_scanf_float+0x158>
 80050de:	6822      	ldr	r2, [r4, #0]
 80050e0:	0610      	lsls	r0, r2, #24
 80050e2:	f57f af65 	bpl.w	8004fb0 <_scanf_float+0x60>
 80050e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80050ea:	e7f4      	b.n	80050d6 <_scanf_float+0x186>
 80050ec:	f1ba 0f00 	cmp.w	sl, #0
 80050f0:	d10e      	bne.n	8005110 <_scanf_float+0x1c0>
 80050f2:	f1b9 0f00 	cmp.w	r9, #0
 80050f6:	d10e      	bne.n	8005116 <_scanf_float+0x1c6>
 80050f8:	6822      	ldr	r2, [r4, #0]
 80050fa:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80050fe:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005102:	d108      	bne.n	8005116 <_scanf_float+0x1c6>
 8005104:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005108:	6022      	str	r2, [r4, #0]
 800510a:	f04f 0a01 	mov.w	sl, #1
 800510e:	e7e3      	b.n	80050d8 <_scanf_float+0x188>
 8005110:	f1ba 0f02 	cmp.w	sl, #2
 8005114:	d055      	beq.n	80051c2 <_scanf_float+0x272>
 8005116:	2d01      	cmp	r5, #1
 8005118:	d002      	beq.n	8005120 <_scanf_float+0x1d0>
 800511a:	2d04      	cmp	r5, #4
 800511c:	f47f af48 	bne.w	8004fb0 <_scanf_float+0x60>
 8005120:	3501      	adds	r5, #1
 8005122:	b2ed      	uxtb	r5, r5
 8005124:	e7d8      	b.n	80050d8 <_scanf_float+0x188>
 8005126:	f1ba 0f01 	cmp.w	sl, #1
 800512a:	f47f af41 	bne.w	8004fb0 <_scanf_float+0x60>
 800512e:	f04f 0a02 	mov.w	sl, #2
 8005132:	e7d1      	b.n	80050d8 <_scanf_float+0x188>
 8005134:	b97d      	cbnz	r5, 8005156 <_scanf_float+0x206>
 8005136:	f1b9 0f00 	cmp.w	r9, #0
 800513a:	f47f af3c 	bne.w	8004fb6 <_scanf_float+0x66>
 800513e:	6822      	ldr	r2, [r4, #0]
 8005140:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005144:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005148:	f47f af39 	bne.w	8004fbe <_scanf_float+0x6e>
 800514c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8005150:	6022      	str	r2, [r4, #0]
 8005152:	2501      	movs	r5, #1
 8005154:	e7c0      	b.n	80050d8 <_scanf_float+0x188>
 8005156:	2d03      	cmp	r5, #3
 8005158:	d0e2      	beq.n	8005120 <_scanf_float+0x1d0>
 800515a:	2d05      	cmp	r5, #5
 800515c:	e7de      	b.n	800511c <_scanf_float+0x1cc>
 800515e:	2d02      	cmp	r5, #2
 8005160:	f47f af26 	bne.w	8004fb0 <_scanf_float+0x60>
 8005164:	2503      	movs	r5, #3
 8005166:	e7b7      	b.n	80050d8 <_scanf_float+0x188>
 8005168:	2d06      	cmp	r5, #6
 800516a:	f47f af21 	bne.w	8004fb0 <_scanf_float+0x60>
 800516e:	2507      	movs	r5, #7
 8005170:	e7b2      	b.n	80050d8 <_scanf_float+0x188>
 8005172:	6822      	ldr	r2, [r4, #0]
 8005174:	0591      	lsls	r1, r2, #22
 8005176:	f57f af1b 	bpl.w	8004fb0 <_scanf_float+0x60>
 800517a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800517e:	6022      	str	r2, [r4, #0]
 8005180:	f8cd 9004 	str.w	r9, [sp, #4]
 8005184:	e7a8      	b.n	80050d8 <_scanf_float+0x188>
 8005186:	6822      	ldr	r2, [r4, #0]
 8005188:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800518c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8005190:	d006      	beq.n	80051a0 <_scanf_float+0x250>
 8005192:	0550      	lsls	r0, r2, #21
 8005194:	f57f af0c 	bpl.w	8004fb0 <_scanf_float+0x60>
 8005198:	f1b9 0f00 	cmp.w	r9, #0
 800519c:	f43f af0f 	beq.w	8004fbe <_scanf_float+0x6e>
 80051a0:	0591      	lsls	r1, r2, #22
 80051a2:	bf58      	it	pl
 80051a4:	9901      	ldrpl	r1, [sp, #4]
 80051a6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80051aa:	bf58      	it	pl
 80051ac:	eba9 0101 	subpl.w	r1, r9, r1
 80051b0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80051b4:	bf58      	it	pl
 80051b6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80051ba:	6022      	str	r2, [r4, #0]
 80051bc:	f04f 0900 	mov.w	r9, #0
 80051c0:	e78a      	b.n	80050d8 <_scanf_float+0x188>
 80051c2:	f04f 0a03 	mov.w	sl, #3
 80051c6:	e787      	b.n	80050d8 <_scanf_float+0x188>
 80051c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80051cc:	4639      	mov	r1, r7
 80051ce:	4640      	mov	r0, r8
 80051d0:	4798      	blx	r3
 80051d2:	2800      	cmp	r0, #0
 80051d4:	f43f aedf 	beq.w	8004f96 <_scanf_float+0x46>
 80051d8:	e6ea      	b.n	8004fb0 <_scanf_float+0x60>
 80051da:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80051de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80051e2:	463a      	mov	r2, r7
 80051e4:	4640      	mov	r0, r8
 80051e6:	4798      	blx	r3
 80051e8:	6923      	ldr	r3, [r4, #16]
 80051ea:	3b01      	subs	r3, #1
 80051ec:	6123      	str	r3, [r4, #16]
 80051ee:	e6ec      	b.n	8004fca <_scanf_float+0x7a>
 80051f0:	1e6b      	subs	r3, r5, #1
 80051f2:	2b06      	cmp	r3, #6
 80051f4:	d825      	bhi.n	8005242 <_scanf_float+0x2f2>
 80051f6:	2d02      	cmp	r5, #2
 80051f8:	d836      	bhi.n	8005268 <_scanf_float+0x318>
 80051fa:	455e      	cmp	r6, fp
 80051fc:	f67f aee8 	bls.w	8004fd0 <_scanf_float+0x80>
 8005200:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005204:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005208:	463a      	mov	r2, r7
 800520a:	4640      	mov	r0, r8
 800520c:	4798      	blx	r3
 800520e:	6923      	ldr	r3, [r4, #16]
 8005210:	3b01      	subs	r3, #1
 8005212:	6123      	str	r3, [r4, #16]
 8005214:	e7f1      	b.n	80051fa <_scanf_float+0x2aa>
 8005216:	9802      	ldr	r0, [sp, #8]
 8005218:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800521c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005220:	9002      	str	r0, [sp, #8]
 8005222:	463a      	mov	r2, r7
 8005224:	4640      	mov	r0, r8
 8005226:	4798      	blx	r3
 8005228:	6923      	ldr	r3, [r4, #16]
 800522a:	3b01      	subs	r3, #1
 800522c:	6123      	str	r3, [r4, #16]
 800522e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005232:	fa5f fa8a 	uxtb.w	sl, sl
 8005236:	f1ba 0f02 	cmp.w	sl, #2
 800523a:	d1ec      	bne.n	8005216 <_scanf_float+0x2c6>
 800523c:	3d03      	subs	r5, #3
 800523e:	b2ed      	uxtb	r5, r5
 8005240:	1b76      	subs	r6, r6, r5
 8005242:	6823      	ldr	r3, [r4, #0]
 8005244:	05da      	lsls	r2, r3, #23
 8005246:	d52f      	bpl.n	80052a8 <_scanf_float+0x358>
 8005248:	055b      	lsls	r3, r3, #21
 800524a:	d510      	bpl.n	800526e <_scanf_float+0x31e>
 800524c:	455e      	cmp	r6, fp
 800524e:	f67f aebf 	bls.w	8004fd0 <_scanf_float+0x80>
 8005252:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005256:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800525a:	463a      	mov	r2, r7
 800525c:	4640      	mov	r0, r8
 800525e:	4798      	blx	r3
 8005260:	6923      	ldr	r3, [r4, #16]
 8005262:	3b01      	subs	r3, #1
 8005264:	6123      	str	r3, [r4, #16]
 8005266:	e7f1      	b.n	800524c <_scanf_float+0x2fc>
 8005268:	46aa      	mov	sl, r5
 800526a:	9602      	str	r6, [sp, #8]
 800526c:	e7df      	b.n	800522e <_scanf_float+0x2de>
 800526e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005272:	6923      	ldr	r3, [r4, #16]
 8005274:	2965      	cmp	r1, #101	; 0x65
 8005276:	f103 33ff 	add.w	r3, r3, #4294967295
 800527a:	f106 35ff 	add.w	r5, r6, #4294967295
 800527e:	6123      	str	r3, [r4, #16]
 8005280:	d00c      	beq.n	800529c <_scanf_float+0x34c>
 8005282:	2945      	cmp	r1, #69	; 0x45
 8005284:	d00a      	beq.n	800529c <_scanf_float+0x34c>
 8005286:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800528a:	463a      	mov	r2, r7
 800528c:	4640      	mov	r0, r8
 800528e:	4798      	blx	r3
 8005290:	6923      	ldr	r3, [r4, #16]
 8005292:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005296:	3b01      	subs	r3, #1
 8005298:	1eb5      	subs	r5, r6, #2
 800529a:	6123      	str	r3, [r4, #16]
 800529c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80052a0:	463a      	mov	r2, r7
 80052a2:	4640      	mov	r0, r8
 80052a4:	4798      	blx	r3
 80052a6:	462e      	mov	r6, r5
 80052a8:	6825      	ldr	r5, [r4, #0]
 80052aa:	f015 0510 	ands.w	r5, r5, #16
 80052ae:	d159      	bne.n	8005364 <_scanf_float+0x414>
 80052b0:	7035      	strb	r5, [r6, #0]
 80052b2:	6823      	ldr	r3, [r4, #0]
 80052b4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80052b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052bc:	d11b      	bne.n	80052f6 <_scanf_float+0x3a6>
 80052be:	9b01      	ldr	r3, [sp, #4]
 80052c0:	454b      	cmp	r3, r9
 80052c2:	eba3 0209 	sub.w	r2, r3, r9
 80052c6:	d123      	bne.n	8005310 <_scanf_float+0x3c0>
 80052c8:	2200      	movs	r2, #0
 80052ca:	4659      	mov	r1, fp
 80052cc:	4640      	mov	r0, r8
 80052ce:	f000 fe99 	bl	8006004 <_strtod_r>
 80052d2:	6822      	ldr	r2, [r4, #0]
 80052d4:	9b03      	ldr	r3, [sp, #12]
 80052d6:	f012 0f02 	tst.w	r2, #2
 80052da:	ec57 6b10 	vmov	r6, r7, d0
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	d021      	beq.n	8005326 <_scanf_float+0x3d6>
 80052e2:	9903      	ldr	r1, [sp, #12]
 80052e4:	1d1a      	adds	r2, r3, #4
 80052e6:	600a      	str	r2, [r1, #0]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	e9c3 6700 	strd	r6, r7, [r3]
 80052ee:	68e3      	ldr	r3, [r4, #12]
 80052f0:	3301      	adds	r3, #1
 80052f2:	60e3      	str	r3, [r4, #12]
 80052f4:	e66d      	b.n	8004fd2 <_scanf_float+0x82>
 80052f6:	9b04      	ldr	r3, [sp, #16]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d0e5      	beq.n	80052c8 <_scanf_float+0x378>
 80052fc:	9905      	ldr	r1, [sp, #20]
 80052fe:	230a      	movs	r3, #10
 8005300:	462a      	mov	r2, r5
 8005302:	3101      	adds	r1, #1
 8005304:	4640      	mov	r0, r8
 8005306:	f000 ff05 	bl	8006114 <_strtol_r>
 800530a:	9b04      	ldr	r3, [sp, #16]
 800530c:	9e05      	ldr	r6, [sp, #20]
 800530e:	1ac2      	subs	r2, r0, r3
 8005310:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005314:	429e      	cmp	r6, r3
 8005316:	bf28      	it	cs
 8005318:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800531c:	4912      	ldr	r1, [pc, #72]	; (8005368 <_scanf_float+0x418>)
 800531e:	4630      	mov	r0, r6
 8005320:	f000 f82c 	bl	800537c <siprintf>
 8005324:	e7d0      	b.n	80052c8 <_scanf_float+0x378>
 8005326:	9903      	ldr	r1, [sp, #12]
 8005328:	f012 0f04 	tst.w	r2, #4
 800532c:	f103 0204 	add.w	r2, r3, #4
 8005330:	600a      	str	r2, [r1, #0]
 8005332:	d1d9      	bne.n	80052e8 <_scanf_float+0x398>
 8005334:	f8d3 8000 	ldr.w	r8, [r3]
 8005338:	ee10 2a10 	vmov	r2, s0
 800533c:	ee10 0a10 	vmov	r0, s0
 8005340:	463b      	mov	r3, r7
 8005342:	4639      	mov	r1, r7
 8005344:	f7fb fbfa 	bl	8000b3c <__aeabi_dcmpun>
 8005348:	b128      	cbz	r0, 8005356 <_scanf_float+0x406>
 800534a:	4808      	ldr	r0, [pc, #32]	; (800536c <_scanf_float+0x41c>)
 800534c:	f000 f810 	bl	8005370 <nanf>
 8005350:	ed88 0a00 	vstr	s0, [r8]
 8005354:	e7cb      	b.n	80052ee <_scanf_float+0x39e>
 8005356:	4630      	mov	r0, r6
 8005358:	4639      	mov	r1, r7
 800535a:	f7fb fc4d 	bl	8000bf8 <__aeabi_d2f>
 800535e:	f8c8 0000 	str.w	r0, [r8]
 8005362:	e7c4      	b.n	80052ee <_scanf_float+0x39e>
 8005364:	2500      	movs	r5, #0
 8005366:	e634      	b.n	8004fd2 <_scanf_float+0x82>
 8005368:	08008fc8 	.word	0x08008fc8
 800536c:	080093d0 	.word	0x080093d0

08005370 <nanf>:
 8005370:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005378 <nanf+0x8>
 8005374:	4770      	bx	lr
 8005376:	bf00      	nop
 8005378:	7fc00000 	.word	0x7fc00000

0800537c <siprintf>:
 800537c:	b40e      	push	{r1, r2, r3}
 800537e:	b500      	push	{lr}
 8005380:	b09c      	sub	sp, #112	; 0x70
 8005382:	ab1d      	add	r3, sp, #116	; 0x74
 8005384:	9002      	str	r0, [sp, #8]
 8005386:	9006      	str	r0, [sp, #24]
 8005388:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800538c:	4809      	ldr	r0, [pc, #36]	; (80053b4 <siprintf+0x38>)
 800538e:	9107      	str	r1, [sp, #28]
 8005390:	9104      	str	r1, [sp, #16]
 8005392:	4909      	ldr	r1, [pc, #36]	; (80053b8 <siprintf+0x3c>)
 8005394:	f853 2b04 	ldr.w	r2, [r3], #4
 8005398:	9105      	str	r1, [sp, #20]
 800539a:	6800      	ldr	r0, [r0, #0]
 800539c:	9301      	str	r3, [sp, #4]
 800539e:	a902      	add	r1, sp, #8
 80053a0:	f002 fee4 	bl	800816c <_svfiprintf_r>
 80053a4:	9b02      	ldr	r3, [sp, #8]
 80053a6:	2200      	movs	r2, #0
 80053a8:	701a      	strb	r2, [r3, #0]
 80053aa:	b01c      	add	sp, #112	; 0x70
 80053ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80053b0:	b003      	add	sp, #12
 80053b2:	4770      	bx	lr
 80053b4:	20000024 	.word	0x20000024
 80053b8:	ffff0208 	.word	0xffff0208

080053bc <sulp>:
 80053bc:	b570      	push	{r4, r5, r6, lr}
 80053be:	4604      	mov	r4, r0
 80053c0:	460d      	mov	r5, r1
 80053c2:	ec45 4b10 	vmov	d0, r4, r5
 80053c6:	4616      	mov	r6, r2
 80053c8:	f002 fc2e 	bl	8007c28 <__ulp>
 80053cc:	ec51 0b10 	vmov	r0, r1, d0
 80053d0:	b17e      	cbz	r6, 80053f2 <sulp+0x36>
 80053d2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80053d6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80053da:	2b00      	cmp	r3, #0
 80053dc:	dd09      	ble.n	80053f2 <sulp+0x36>
 80053de:	051b      	lsls	r3, r3, #20
 80053e0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80053e4:	2400      	movs	r4, #0
 80053e6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80053ea:	4622      	mov	r2, r4
 80053ec:	462b      	mov	r3, r5
 80053ee:	f7fb f90b 	bl	8000608 <__aeabi_dmul>
 80053f2:	bd70      	pop	{r4, r5, r6, pc}
 80053f4:	0000      	movs	r0, r0
	...

080053f8 <_strtod_l>:
 80053f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053fc:	ed2d 8b02 	vpush	{d8}
 8005400:	b09d      	sub	sp, #116	; 0x74
 8005402:	461f      	mov	r7, r3
 8005404:	2300      	movs	r3, #0
 8005406:	9318      	str	r3, [sp, #96]	; 0x60
 8005408:	4ba2      	ldr	r3, [pc, #648]	; (8005694 <_strtod_l+0x29c>)
 800540a:	9213      	str	r2, [sp, #76]	; 0x4c
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	9305      	str	r3, [sp, #20]
 8005410:	4604      	mov	r4, r0
 8005412:	4618      	mov	r0, r3
 8005414:	4688      	mov	r8, r1
 8005416:	f7fa fee3 	bl	80001e0 <strlen>
 800541a:	f04f 0a00 	mov.w	sl, #0
 800541e:	4605      	mov	r5, r0
 8005420:	f04f 0b00 	mov.w	fp, #0
 8005424:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005428:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800542a:	781a      	ldrb	r2, [r3, #0]
 800542c:	2a2b      	cmp	r2, #43	; 0x2b
 800542e:	d04e      	beq.n	80054ce <_strtod_l+0xd6>
 8005430:	d83b      	bhi.n	80054aa <_strtod_l+0xb2>
 8005432:	2a0d      	cmp	r2, #13
 8005434:	d834      	bhi.n	80054a0 <_strtod_l+0xa8>
 8005436:	2a08      	cmp	r2, #8
 8005438:	d834      	bhi.n	80054a4 <_strtod_l+0xac>
 800543a:	2a00      	cmp	r2, #0
 800543c:	d03e      	beq.n	80054bc <_strtod_l+0xc4>
 800543e:	2300      	movs	r3, #0
 8005440:	930a      	str	r3, [sp, #40]	; 0x28
 8005442:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8005444:	7833      	ldrb	r3, [r6, #0]
 8005446:	2b30      	cmp	r3, #48	; 0x30
 8005448:	f040 80b0 	bne.w	80055ac <_strtod_l+0x1b4>
 800544c:	7873      	ldrb	r3, [r6, #1]
 800544e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005452:	2b58      	cmp	r3, #88	; 0x58
 8005454:	d168      	bne.n	8005528 <_strtod_l+0x130>
 8005456:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005458:	9301      	str	r3, [sp, #4]
 800545a:	ab18      	add	r3, sp, #96	; 0x60
 800545c:	9702      	str	r7, [sp, #8]
 800545e:	9300      	str	r3, [sp, #0]
 8005460:	4a8d      	ldr	r2, [pc, #564]	; (8005698 <_strtod_l+0x2a0>)
 8005462:	ab19      	add	r3, sp, #100	; 0x64
 8005464:	a917      	add	r1, sp, #92	; 0x5c
 8005466:	4620      	mov	r0, r4
 8005468:	f001 fd38 	bl	8006edc <__gethex>
 800546c:	f010 0707 	ands.w	r7, r0, #7
 8005470:	4605      	mov	r5, r0
 8005472:	d005      	beq.n	8005480 <_strtod_l+0x88>
 8005474:	2f06      	cmp	r7, #6
 8005476:	d12c      	bne.n	80054d2 <_strtod_l+0xda>
 8005478:	3601      	adds	r6, #1
 800547a:	2300      	movs	r3, #0
 800547c:	9617      	str	r6, [sp, #92]	; 0x5c
 800547e:	930a      	str	r3, [sp, #40]	; 0x28
 8005480:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005482:	2b00      	cmp	r3, #0
 8005484:	f040 8590 	bne.w	8005fa8 <_strtod_l+0xbb0>
 8005488:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800548a:	b1eb      	cbz	r3, 80054c8 <_strtod_l+0xd0>
 800548c:	4652      	mov	r2, sl
 800548e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005492:	ec43 2b10 	vmov	d0, r2, r3
 8005496:	b01d      	add	sp, #116	; 0x74
 8005498:	ecbd 8b02 	vpop	{d8}
 800549c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054a0:	2a20      	cmp	r2, #32
 80054a2:	d1cc      	bne.n	800543e <_strtod_l+0x46>
 80054a4:	3301      	adds	r3, #1
 80054a6:	9317      	str	r3, [sp, #92]	; 0x5c
 80054a8:	e7be      	b.n	8005428 <_strtod_l+0x30>
 80054aa:	2a2d      	cmp	r2, #45	; 0x2d
 80054ac:	d1c7      	bne.n	800543e <_strtod_l+0x46>
 80054ae:	2201      	movs	r2, #1
 80054b0:	920a      	str	r2, [sp, #40]	; 0x28
 80054b2:	1c5a      	adds	r2, r3, #1
 80054b4:	9217      	str	r2, [sp, #92]	; 0x5c
 80054b6:	785b      	ldrb	r3, [r3, #1]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d1c2      	bne.n	8005442 <_strtod_l+0x4a>
 80054bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80054be:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	f040 856e 	bne.w	8005fa4 <_strtod_l+0xbac>
 80054c8:	4652      	mov	r2, sl
 80054ca:	465b      	mov	r3, fp
 80054cc:	e7e1      	b.n	8005492 <_strtod_l+0x9a>
 80054ce:	2200      	movs	r2, #0
 80054d0:	e7ee      	b.n	80054b0 <_strtod_l+0xb8>
 80054d2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80054d4:	b13a      	cbz	r2, 80054e6 <_strtod_l+0xee>
 80054d6:	2135      	movs	r1, #53	; 0x35
 80054d8:	a81a      	add	r0, sp, #104	; 0x68
 80054da:	f002 fcb0 	bl	8007e3e <__copybits>
 80054de:	9918      	ldr	r1, [sp, #96]	; 0x60
 80054e0:	4620      	mov	r0, r4
 80054e2:	f002 f86f 	bl	80075c4 <_Bfree>
 80054e6:	3f01      	subs	r7, #1
 80054e8:	2f04      	cmp	r7, #4
 80054ea:	d806      	bhi.n	80054fa <_strtod_l+0x102>
 80054ec:	e8df f007 	tbb	[pc, r7]
 80054f0:	1714030a 	.word	0x1714030a
 80054f4:	0a          	.byte	0x0a
 80054f5:	00          	.byte	0x00
 80054f6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80054fa:	0728      	lsls	r0, r5, #28
 80054fc:	d5c0      	bpl.n	8005480 <_strtod_l+0x88>
 80054fe:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005502:	e7bd      	b.n	8005480 <_strtod_l+0x88>
 8005504:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8005508:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800550a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800550e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005512:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005516:	e7f0      	b.n	80054fa <_strtod_l+0x102>
 8005518:	f8df b180 	ldr.w	fp, [pc, #384]	; 800569c <_strtod_l+0x2a4>
 800551c:	e7ed      	b.n	80054fa <_strtod_l+0x102>
 800551e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005522:	f04f 3aff 	mov.w	sl, #4294967295
 8005526:	e7e8      	b.n	80054fa <_strtod_l+0x102>
 8005528:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800552a:	1c5a      	adds	r2, r3, #1
 800552c:	9217      	str	r2, [sp, #92]	; 0x5c
 800552e:	785b      	ldrb	r3, [r3, #1]
 8005530:	2b30      	cmp	r3, #48	; 0x30
 8005532:	d0f9      	beq.n	8005528 <_strtod_l+0x130>
 8005534:	2b00      	cmp	r3, #0
 8005536:	d0a3      	beq.n	8005480 <_strtod_l+0x88>
 8005538:	2301      	movs	r3, #1
 800553a:	f04f 0900 	mov.w	r9, #0
 800553e:	9304      	str	r3, [sp, #16]
 8005540:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005542:	9308      	str	r3, [sp, #32]
 8005544:	f8cd 901c 	str.w	r9, [sp, #28]
 8005548:	464f      	mov	r7, r9
 800554a:	220a      	movs	r2, #10
 800554c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800554e:	7806      	ldrb	r6, [r0, #0]
 8005550:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8005554:	b2d9      	uxtb	r1, r3
 8005556:	2909      	cmp	r1, #9
 8005558:	d92a      	bls.n	80055b0 <_strtod_l+0x1b8>
 800555a:	9905      	ldr	r1, [sp, #20]
 800555c:	462a      	mov	r2, r5
 800555e:	f002 ff1f 	bl	80083a0 <strncmp>
 8005562:	b398      	cbz	r0, 80055cc <_strtod_l+0x1d4>
 8005564:	2000      	movs	r0, #0
 8005566:	4632      	mov	r2, r6
 8005568:	463d      	mov	r5, r7
 800556a:	9005      	str	r0, [sp, #20]
 800556c:	4603      	mov	r3, r0
 800556e:	2a65      	cmp	r2, #101	; 0x65
 8005570:	d001      	beq.n	8005576 <_strtod_l+0x17e>
 8005572:	2a45      	cmp	r2, #69	; 0x45
 8005574:	d118      	bne.n	80055a8 <_strtod_l+0x1b0>
 8005576:	b91d      	cbnz	r5, 8005580 <_strtod_l+0x188>
 8005578:	9a04      	ldr	r2, [sp, #16]
 800557a:	4302      	orrs	r2, r0
 800557c:	d09e      	beq.n	80054bc <_strtod_l+0xc4>
 800557e:	2500      	movs	r5, #0
 8005580:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8005584:	f108 0201 	add.w	r2, r8, #1
 8005588:	9217      	str	r2, [sp, #92]	; 0x5c
 800558a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800558e:	2a2b      	cmp	r2, #43	; 0x2b
 8005590:	d075      	beq.n	800567e <_strtod_l+0x286>
 8005592:	2a2d      	cmp	r2, #45	; 0x2d
 8005594:	d07b      	beq.n	800568e <_strtod_l+0x296>
 8005596:	f04f 0c00 	mov.w	ip, #0
 800559a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800559e:	2909      	cmp	r1, #9
 80055a0:	f240 8082 	bls.w	80056a8 <_strtod_l+0x2b0>
 80055a4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80055a8:	2600      	movs	r6, #0
 80055aa:	e09d      	b.n	80056e8 <_strtod_l+0x2f0>
 80055ac:	2300      	movs	r3, #0
 80055ae:	e7c4      	b.n	800553a <_strtod_l+0x142>
 80055b0:	2f08      	cmp	r7, #8
 80055b2:	bfd8      	it	le
 80055b4:	9907      	ldrle	r1, [sp, #28]
 80055b6:	f100 0001 	add.w	r0, r0, #1
 80055ba:	bfda      	itte	le
 80055bc:	fb02 3301 	mlale	r3, r2, r1, r3
 80055c0:	9307      	strle	r3, [sp, #28]
 80055c2:	fb02 3909 	mlagt	r9, r2, r9, r3
 80055c6:	3701      	adds	r7, #1
 80055c8:	9017      	str	r0, [sp, #92]	; 0x5c
 80055ca:	e7bf      	b.n	800554c <_strtod_l+0x154>
 80055cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80055ce:	195a      	adds	r2, r3, r5
 80055d0:	9217      	str	r2, [sp, #92]	; 0x5c
 80055d2:	5d5a      	ldrb	r2, [r3, r5]
 80055d4:	2f00      	cmp	r7, #0
 80055d6:	d037      	beq.n	8005648 <_strtod_l+0x250>
 80055d8:	9005      	str	r0, [sp, #20]
 80055da:	463d      	mov	r5, r7
 80055dc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80055e0:	2b09      	cmp	r3, #9
 80055e2:	d912      	bls.n	800560a <_strtod_l+0x212>
 80055e4:	2301      	movs	r3, #1
 80055e6:	e7c2      	b.n	800556e <_strtod_l+0x176>
 80055e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80055ea:	1c5a      	adds	r2, r3, #1
 80055ec:	9217      	str	r2, [sp, #92]	; 0x5c
 80055ee:	785a      	ldrb	r2, [r3, #1]
 80055f0:	3001      	adds	r0, #1
 80055f2:	2a30      	cmp	r2, #48	; 0x30
 80055f4:	d0f8      	beq.n	80055e8 <_strtod_l+0x1f0>
 80055f6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80055fa:	2b08      	cmp	r3, #8
 80055fc:	f200 84d9 	bhi.w	8005fb2 <_strtod_l+0xbba>
 8005600:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005602:	9005      	str	r0, [sp, #20]
 8005604:	2000      	movs	r0, #0
 8005606:	9308      	str	r3, [sp, #32]
 8005608:	4605      	mov	r5, r0
 800560a:	3a30      	subs	r2, #48	; 0x30
 800560c:	f100 0301 	add.w	r3, r0, #1
 8005610:	d014      	beq.n	800563c <_strtod_l+0x244>
 8005612:	9905      	ldr	r1, [sp, #20]
 8005614:	4419      	add	r1, r3
 8005616:	9105      	str	r1, [sp, #20]
 8005618:	462b      	mov	r3, r5
 800561a:	eb00 0e05 	add.w	lr, r0, r5
 800561e:	210a      	movs	r1, #10
 8005620:	4573      	cmp	r3, lr
 8005622:	d113      	bne.n	800564c <_strtod_l+0x254>
 8005624:	182b      	adds	r3, r5, r0
 8005626:	2b08      	cmp	r3, #8
 8005628:	f105 0501 	add.w	r5, r5, #1
 800562c:	4405      	add	r5, r0
 800562e:	dc1c      	bgt.n	800566a <_strtod_l+0x272>
 8005630:	9907      	ldr	r1, [sp, #28]
 8005632:	230a      	movs	r3, #10
 8005634:	fb03 2301 	mla	r3, r3, r1, r2
 8005638:	9307      	str	r3, [sp, #28]
 800563a:	2300      	movs	r3, #0
 800563c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800563e:	1c51      	adds	r1, r2, #1
 8005640:	9117      	str	r1, [sp, #92]	; 0x5c
 8005642:	7852      	ldrb	r2, [r2, #1]
 8005644:	4618      	mov	r0, r3
 8005646:	e7c9      	b.n	80055dc <_strtod_l+0x1e4>
 8005648:	4638      	mov	r0, r7
 800564a:	e7d2      	b.n	80055f2 <_strtod_l+0x1fa>
 800564c:	2b08      	cmp	r3, #8
 800564e:	dc04      	bgt.n	800565a <_strtod_l+0x262>
 8005650:	9e07      	ldr	r6, [sp, #28]
 8005652:	434e      	muls	r6, r1
 8005654:	9607      	str	r6, [sp, #28]
 8005656:	3301      	adds	r3, #1
 8005658:	e7e2      	b.n	8005620 <_strtod_l+0x228>
 800565a:	f103 0c01 	add.w	ip, r3, #1
 800565e:	f1bc 0f10 	cmp.w	ip, #16
 8005662:	bfd8      	it	le
 8005664:	fb01 f909 	mulle.w	r9, r1, r9
 8005668:	e7f5      	b.n	8005656 <_strtod_l+0x25e>
 800566a:	2d10      	cmp	r5, #16
 800566c:	bfdc      	itt	le
 800566e:	230a      	movle	r3, #10
 8005670:	fb03 2909 	mlale	r9, r3, r9, r2
 8005674:	e7e1      	b.n	800563a <_strtod_l+0x242>
 8005676:	2300      	movs	r3, #0
 8005678:	9305      	str	r3, [sp, #20]
 800567a:	2301      	movs	r3, #1
 800567c:	e77c      	b.n	8005578 <_strtod_l+0x180>
 800567e:	f04f 0c00 	mov.w	ip, #0
 8005682:	f108 0202 	add.w	r2, r8, #2
 8005686:	9217      	str	r2, [sp, #92]	; 0x5c
 8005688:	f898 2002 	ldrb.w	r2, [r8, #2]
 800568c:	e785      	b.n	800559a <_strtod_l+0x1a2>
 800568e:	f04f 0c01 	mov.w	ip, #1
 8005692:	e7f6      	b.n	8005682 <_strtod_l+0x28a>
 8005694:	08009218 	.word	0x08009218
 8005698:	08008fd0 	.word	0x08008fd0
 800569c:	7ff00000 	.word	0x7ff00000
 80056a0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80056a2:	1c51      	adds	r1, r2, #1
 80056a4:	9117      	str	r1, [sp, #92]	; 0x5c
 80056a6:	7852      	ldrb	r2, [r2, #1]
 80056a8:	2a30      	cmp	r2, #48	; 0x30
 80056aa:	d0f9      	beq.n	80056a0 <_strtod_l+0x2a8>
 80056ac:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80056b0:	2908      	cmp	r1, #8
 80056b2:	f63f af79 	bhi.w	80055a8 <_strtod_l+0x1b0>
 80056b6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80056ba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80056bc:	9206      	str	r2, [sp, #24]
 80056be:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80056c0:	1c51      	adds	r1, r2, #1
 80056c2:	9117      	str	r1, [sp, #92]	; 0x5c
 80056c4:	7852      	ldrb	r2, [r2, #1]
 80056c6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80056ca:	2e09      	cmp	r6, #9
 80056cc:	d937      	bls.n	800573e <_strtod_l+0x346>
 80056ce:	9e06      	ldr	r6, [sp, #24]
 80056d0:	1b89      	subs	r1, r1, r6
 80056d2:	2908      	cmp	r1, #8
 80056d4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80056d8:	dc02      	bgt.n	80056e0 <_strtod_l+0x2e8>
 80056da:	4576      	cmp	r6, lr
 80056dc:	bfa8      	it	ge
 80056de:	4676      	movge	r6, lr
 80056e0:	f1bc 0f00 	cmp.w	ip, #0
 80056e4:	d000      	beq.n	80056e8 <_strtod_l+0x2f0>
 80056e6:	4276      	negs	r6, r6
 80056e8:	2d00      	cmp	r5, #0
 80056ea:	d14d      	bne.n	8005788 <_strtod_l+0x390>
 80056ec:	9904      	ldr	r1, [sp, #16]
 80056ee:	4301      	orrs	r1, r0
 80056f0:	f47f aec6 	bne.w	8005480 <_strtod_l+0x88>
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	f47f aee1 	bne.w	80054bc <_strtod_l+0xc4>
 80056fa:	2a69      	cmp	r2, #105	; 0x69
 80056fc:	d027      	beq.n	800574e <_strtod_l+0x356>
 80056fe:	dc24      	bgt.n	800574a <_strtod_l+0x352>
 8005700:	2a49      	cmp	r2, #73	; 0x49
 8005702:	d024      	beq.n	800574e <_strtod_l+0x356>
 8005704:	2a4e      	cmp	r2, #78	; 0x4e
 8005706:	f47f aed9 	bne.w	80054bc <_strtod_l+0xc4>
 800570a:	499f      	ldr	r1, [pc, #636]	; (8005988 <_strtod_l+0x590>)
 800570c:	a817      	add	r0, sp, #92	; 0x5c
 800570e:	f001 fe3d 	bl	800738c <__match>
 8005712:	2800      	cmp	r0, #0
 8005714:	f43f aed2 	beq.w	80054bc <_strtod_l+0xc4>
 8005718:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800571a:	781b      	ldrb	r3, [r3, #0]
 800571c:	2b28      	cmp	r3, #40	; 0x28
 800571e:	d12d      	bne.n	800577c <_strtod_l+0x384>
 8005720:	499a      	ldr	r1, [pc, #616]	; (800598c <_strtod_l+0x594>)
 8005722:	aa1a      	add	r2, sp, #104	; 0x68
 8005724:	a817      	add	r0, sp, #92	; 0x5c
 8005726:	f001 fe45 	bl	80073b4 <__hexnan>
 800572a:	2805      	cmp	r0, #5
 800572c:	d126      	bne.n	800577c <_strtod_l+0x384>
 800572e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005730:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8005734:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005738:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800573c:	e6a0      	b.n	8005480 <_strtod_l+0x88>
 800573e:	210a      	movs	r1, #10
 8005740:	fb01 2e0e 	mla	lr, r1, lr, r2
 8005744:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005748:	e7b9      	b.n	80056be <_strtod_l+0x2c6>
 800574a:	2a6e      	cmp	r2, #110	; 0x6e
 800574c:	e7db      	b.n	8005706 <_strtod_l+0x30e>
 800574e:	4990      	ldr	r1, [pc, #576]	; (8005990 <_strtod_l+0x598>)
 8005750:	a817      	add	r0, sp, #92	; 0x5c
 8005752:	f001 fe1b 	bl	800738c <__match>
 8005756:	2800      	cmp	r0, #0
 8005758:	f43f aeb0 	beq.w	80054bc <_strtod_l+0xc4>
 800575c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800575e:	498d      	ldr	r1, [pc, #564]	; (8005994 <_strtod_l+0x59c>)
 8005760:	3b01      	subs	r3, #1
 8005762:	a817      	add	r0, sp, #92	; 0x5c
 8005764:	9317      	str	r3, [sp, #92]	; 0x5c
 8005766:	f001 fe11 	bl	800738c <__match>
 800576a:	b910      	cbnz	r0, 8005772 <_strtod_l+0x37a>
 800576c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800576e:	3301      	adds	r3, #1
 8005770:	9317      	str	r3, [sp, #92]	; 0x5c
 8005772:	f8df b230 	ldr.w	fp, [pc, #560]	; 80059a4 <_strtod_l+0x5ac>
 8005776:	f04f 0a00 	mov.w	sl, #0
 800577a:	e681      	b.n	8005480 <_strtod_l+0x88>
 800577c:	4886      	ldr	r0, [pc, #536]	; (8005998 <_strtod_l+0x5a0>)
 800577e:	f002 fdf7 	bl	8008370 <nan>
 8005782:	ec5b ab10 	vmov	sl, fp, d0
 8005786:	e67b      	b.n	8005480 <_strtod_l+0x88>
 8005788:	9b05      	ldr	r3, [sp, #20]
 800578a:	9807      	ldr	r0, [sp, #28]
 800578c:	1af3      	subs	r3, r6, r3
 800578e:	2f00      	cmp	r7, #0
 8005790:	bf08      	it	eq
 8005792:	462f      	moveq	r7, r5
 8005794:	2d10      	cmp	r5, #16
 8005796:	9306      	str	r3, [sp, #24]
 8005798:	46a8      	mov	r8, r5
 800579a:	bfa8      	it	ge
 800579c:	f04f 0810 	movge.w	r8, #16
 80057a0:	f7fa feb8 	bl	8000514 <__aeabi_ui2d>
 80057a4:	2d09      	cmp	r5, #9
 80057a6:	4682      	mov	sl, r0
 80057a8:	468b      	mov	fp, r1
 80057aa:	dd13      	ble.n	80057d4 <_strtod_l+0x3dc>
 80057ac:	4b7b      	ldr	r3, [pc, #492]	; (800599c <_strtod_l+0x5a4>)
 80057ae:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80057b2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80057b6:	f7fa ff27 	bl	8000608 <__aeabi_dmul>
 80057ba:	4682      	mov	sl, r0
 80057bc:	4648      	mov	r0, r9
 80057be:	468b      	mov	fp, r1
 80057c0:	f7fa fea8 	bl	8000514 <__aeabi_ui2d>
 80057c4:	4602      	mov	r2, r0
 80057c6:	460b      	mov	r3, r1
 80057c8:	4650      	mov	r0, sl
 80057ca:	4659      	mov	r1, fp
 80057cc:	f7fa fd66 	bl	800029c <__adddf3>
 80057d0:	4682      	mov	sl, r0
 80057d2:	468b      	mov	fp, r1
 80057d4:	2d0f      	cmp	r5, #15
 80057d6:	dc38      	bgt.n	800584a <_strtod_l+0x452>
 80057d8:	9b06      	ldr	r3, [sp, #24]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	f43f ae50 	beq.w	8005480 <_strtod_l+0x88>
 80057e0:	dd24      	ble.n	800582c <_strtod_l+0x434>
 80057e2:	2b16      	cmp	r3, #22
 80057e4:	dc0b      	bgt.n	80057fe <_strtod_l+0x406>
 80057e6:	496d      	ldr	r1, [pc, #436]	; (800599c <_strtod_l+0x5a4>)
 80057e8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80057ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057f0:	4652      	mov	r2, sl
 80057f2:	465b      	mov	r3, fp
 80057f4:	f7fa ff08 	bl	8000608 <__aeabi_dmul>
 80057f8:	4682      	mov	sl, r0
 80057fa:	468b      	mov	fp, r1
 80057fc:	e640      	b.n	8005480 <_strtod_l+0x88>
 80057fe:	9a06      	ldr	r2, [sp, #24]
 8005800:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8005804:	4293      	cmp	r3, r2
 8005806:	db20      	blt.n	800584a <_strtod_l+0x452>
 8005808:	4c64      	ldr	r4, [pc, #400]	; (800599c <_strtod_l+0x5a4>)
 800580a:	f1c5 050f 	rsb	r5, r5, #15
 800580e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005812:	4652      	mov	r2, sl
 8005814:	465b      	mov	r3, fp
 8005816:	e9d1 0100 	ldrd	r0, r1, [r1]
 800581a:	f7fa fef5 	bl	8000608 <__aeabi_dmul>
 800581e:	9b06      	ldr	r3, [sp, #24]
 8005820:	1b5d      	subs	r5, r3, r5
 8005822:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005826:	e9d4 2300 	ldrd	r2, r3, [r4]
 800582a:	e7e3      	b.n	80057f4 <_strtod_l+0x3fc>
 800582c:	9b06      	ldr	r3, [sp, #24]
 800582e:	3316      	adds	r3, #22
 8005830:	db0b      	blt.n	800584a <_strtod_l+0x452>
 8005832:	9b05      	ldr	r3, [sp, #20]
 8005834:	1b9e      	subs	r6, r3, r6
 8005836:	4b59      	ldr	r3, [pc, #356]	; (800599c <_strtod_l+0x5a4>)
 8005838:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800583c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005840:	4650      	mov	r0, sl
 8005842:	4659      	mov	r1, fp
 8005844:	f7fb f80a 	bl	800085c <__aeabi_ddiv>
 8005848:	e7d6      	b.n	80057f8 <_strtod_l+0x400>
 800584a:	9b06      	ldr	r3, [sp, #24]
 800584c:	eba5 0808 	sub.w	r8, r5, r8
 8005850:	4498      	add	r8, r3
 8005852:	f1b8 0f00 	cmp.w	r8, #0
 8005856:	dd74      	ble.n	8005942 <_strtod_l+0x54a>
 8005858:	f018 030f 	ands.w	r3, r8, #15
 800585c:	d00a      	beq.n	8005874 <_strtod_l+0x47c>
 800585e:	494f      	ldr	r1, [pc, #316]	; (800599c <_strtod_l+0x5a4>)
 8005860:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005864:	4652      	mov	r2, sl
 8005866:	465b      	mov	r3, fp
 8005868:	e9d1 0100 	ldrd	r0, r1, [r1]
 800586c:	f7fa fecc 	bl	8000608 <__aeabi_dmul>
 8005870:	4682      	mov	sl, r0
 8005872:	468b      	mov	fp, r1
 8005874:	f038 080f 	bics.w	r8, r8, #15
 8005878:	d04f      	beq.n	800591a <_strtod_l+0x522>
 800587a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800587e:	dd22      	ble.n	80058c6 <_strtod_l+0x4ce>
 8005880:	2500      	movs	r5, #0
 8005882:	462e      	mov	r6, r5
 8005884:	9507      	str	r5, [sp, #28]
 8005886:	9505      	str	r5, [sp, #20]
 8005888:	2322      	movs	r3, #34	; 0x22
 800588a:	f8df b118 	ldr.w	fp, [pc, #280]	; 80059a4 <_strtod_l+0x5ac>
 800588e:	6023      	str	r3, [r4, #0]
 8005890:	f04f 0a00 	mov.w	sl, #0
 8005894:	9b07      	ldr	r3, [sp, #28]
 8005896:	2b00      	cmp	r3, #0
 8005898:	f43f adf2 	beq.w	8005480 <_strtod_l+0x88>
 800589c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800589e:	4620      	mov	r0, r4
 80058a0:	f001 fe90 	bl	80075c4 <_Bfree>
 80058a4:	9905      	ldr	r1, [sp, #20]
 80058a6:	4620      	mov	r0, r4
 80058a8:	f001 fe8c 	bl	80075c4 <_Bfree>
 80058ac:	4631      	mov	r1, r6
 80058ae:	4620      	mov	r0, r4
 80058b0:	f001 fe88 	bl	80075c4 <_Bfree>
 80058b4:	9907      	ldr	r1, [sp, #28]
 80058b6:	4620      	mov	r0, r4
 80058b8:	f001 fe84 	bl	80075c4 <_Bfree>
 80058bc:	4629      	mov	r1, r5
 80058be:	4620      	mov	r0, r4
 80058c0:	f001 fe80 	bl	80075c4 <_Bfree>
 80058c4:	e5dc      	b.n	8005480 <_strtod_l+0x88>
 80058c6:	4b36      	ldr	r3, [pc, #216]	; (80059a0 <_strtod_l+0x5a8>)
 80058c8:	9304      	str	r3, [sp, #16]
 80058ca:	2300      	movs	r3, #0
 80058cc:	ea4f 1828 	mov.w	r8, r8, asr #4
 80058d0:	4650      	mov	r0, sl
 80058d2:	4659      	mov	r1, fp
 80058d4:	4699      	mov	r9, r3
 80058d6:	f1b8 0f01 	cmp.w	r8, #1
 80058da:	dc21      	bgt.n	8005920 <_strtod_l+0x528>
 80058dc:	b10b      	cbz	r3, 80058e2 <_strtod_l+0x4ea>
 80058de:	4682      	mov	sl, r0
 80058e0:	468b      	mov	fp, r1
 80058e2:	4b2f      	ldr	r3, [pc, #188]	; (80059a0 <_strtod_l+0x5a8>)
 80058e4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80058e8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80058ec:	4652      	mov	r2, sl
 80058ee:	465b      	mov	r3, fp
 80058f0:	e9d9 0100 	ldrd	r0, r1, [r9]
 80058f4:	f7fa fe88 	bl	8000608 <__aeabi_dmul>
 80058f8:	4b2a      	ldr	r3, [pc, #168]	; (80059a4 <_strtod_l+0x5ac>)
 80058fa:	460a      	mov	r2, r1
 80058fc:	400b      	ands	r3, r1
 80058fe:	492a      	ldr	r1, [pc, #168]	; (80059a8 <_strtod_l+0x5b0>)
 8005900:	428b      	cmp	r3, r1
 8005902:	4682      	mov	sl, r0
 8005904:	d8bc      	bhi.n	8005880 <_strtod_l+0x488>
 8005906:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800590a:	428b      	cmp	r3, r1
 800590c:	bf86      	itte	hi
 800590e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80059ac <_strtod_l+0x5b4>
 8005912:	f04f 3aff 	movhi.w	sl, #4294967295
 8005916:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800591a:	2300      	movs	r3, #0
 800591c:	9304      	str	r3, [sp, #16]
 800591e:	e084      	b.n	8005a2a <_strtod_l+0x632>
 8005920:	f018 0f01 	tst.w	r8, #1
 8005924:	d005      	beq.n	8005932 <_strtod_l+0x53a>
 8005926:	9b04      	ldr	r3, [sp, #16]
 8005928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800592c:	f7fa fe6c 	bl	8000608 <__aeabi_dmul>
 8005930:	2301      	movs	r3, #1
 8005932:	9a04      	ldr	r2, [sp, #16]
 8005934:	3208      	adds	r2, #8
 8005936:	f109 0901 	add.w	r9, r9, #1
 800593a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800593e:	9204      	str	r2, [sp, #16]
 8005940:	e7c9      	b.n	80058d6 <_strtod_l+0x4de>
 8005942:	d0ea      	beq.n	800591a <_strtod_l+0x522>
 8005944:	f1c8 0800 	rsb	r8, r8, #0
 8005948:	f018 020f 	ands.w	r2, r8, #15
 800594c:	d00a      	beq.n	8005964 <_strtod_l+0x56c>
 800594e:	4b13      	ldr	r3, [pc, #76]	; (800599c <_strtod_l+0x5a4>)
 8005950:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005954:	4650      	mov	r0, sl
 8005956:	4659      	mov	r1, fp
 8005958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800595c:	f7fa ff7e 	bl	800085c <__aeabi_ddiv>
 8005960:	4682      	mov	sl, r0
 8005962:	468b      	mov	fp, r1
 8005964:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005968:	d0d7      	beq.n	800591a <_strtod_l+0x522>
 800596a:	f1b8 0f1f 	cmp.w	r8, #31
 800596e:	dd1f      	ble.n	80059b0 <_strtod_l+0x5b8>
 8005970:	2500      	movs	r5, #0
 8005972:	462e      	mov	r6, r5
 8005974:	9507      	str	r5, [sp, #28]
 8005976:	9505      	str	r5, [sp, #20]
 8005978:	2322      	movs	r3, #34	; 0x22
 800597a:	f04f 0a00 	mov.w	sl, #0
 800597e:	f04f 0b00 	mov.w	fp, #0
 8005982:	6023      	str	r3, [r4, #0]
 8005984:	e786      	b.n	8005894 <_strtod_l+0x49c>
 8005986:	bf00      	nop
 8005988:	08008fa1 	.word	0x08008fa1
 800598c:	08008fe4 	.word	0x08008fe4
 8005990:	08008f99 	.word	0x08008f99
 8005994:	08009124 	.word	0x08009124
 8005998:	080093d0 	.word	0x080093d0
 800599c:	080092b0 	.word	0x080092b0
 80059a0:	08009288 	.word	0x08009288
 80059a4:	7ff00000 	.word	0x7ff00000
 80059a8:	7ca00000 	.word	0x7ca00000
 80059ac:	7fefffff 	.word	0x7fefffff
 80059b0:	f018 0310 	ands.w	r3, r8, #16
 80059b4:	bf18      	it	ne
 80059b6:	236a      	movne	r3, #106	; 0x6a
 80059b8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8005d68 <_strtod_l+0x970>
 80059bc:	9304      	str	r3, [sp, #16]
 80059be:	4650      	mov	r0, sl
 80059c0:	4659      	mov	r1, fp
 80059c2:	2300      	movs	r3, #0
 80059c4:	f018 0f01 	tst.w	r8, #1
 80059c8:	d004      	beq.n	80059d4 <_strtod_l+0x5dc>
 80059ca:	e9d9 2300 	ldrd	r2, r3, [r9]
 80059ce:	f7fa fe1b 	bl	8000608 <__aeabi_dmul>
 80059d2:	2301      	movs	r3, #1
 80059d4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80059d8:	f109 0908 	add.w	r9, r9, #8
 80059dc:	d1f2      	bne.n	80059c4 <_strtod_l+0x5cc>
 80059de:	b10b      	cbz	r3, 80059e4 <_strtod_l+0x5ec>
 80059e0:	4682      	mov	sl, r0
 80059e2:	468b      	mov	fp, r1
 80059e4:	9b04      	ldr	r3, [sp, #16]
 80059e6:	b1c3      	cbz	r3, 8005a1a <_strtod_l+0x622>
 80059e8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80059ec:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	4659      	mov	r1, fp
 80059f4:	dd11      	ble.n	8005a1a <_strtod_l+0x622>
 80059f6:	2b1f      	cmp	r3, #31
 80059f8:	f340 8124 	ble.w	8005c44 <_strtod_l+0x84c>
 80059fc:	2b34      	cmp	r3, #52	; 0x34
 80059fe:	bfde      	ittt	le
 8005a00:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8005a04:	f04f 33ff 	movle.w	r3, #4294967295
 8005a08:	fa03 f202 	lslle.w	r2, r3, r2
 8005a0c:	f04f 0a00 	mov.w	sl, #0
 8005a10:	bfcc      	ite	gt
 8005a12:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005a16:	ea02 0b01 	andle.w	fp, r2, r1
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	4650      	mov	r0, sl
 8005a20:	4659      	mov	r1, fp
 8005a22:	f7fb f859 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a26:	2800      	cmp	r0, #0
 8005a28:	d1a2      	bne.n	8005970 <_strtod_l+0x578>
 8005a2a:	9b07      	ldr	r3, [sp, #28]
 8005a2c:	9300      	str	r3, [sp, #0]
 8005a2e:	9908      	ldr	r1, [sp, #32]
 8005a30:	462b      	mov	r3, r5
 8005a32:	463a      	mov	r2, r7
 8005a34:	4620      	mov	r0, r4
 8005a36:	f001 fe2d 	bl	8007694 <__s2b>
 8005a3a:	9007      	str	r0, [sp, #28]
 8005a3c:	2800      	cmp	r0, #0
 8005a3e:	f43f af1f 	beq.w	8005880 <_strtod_l+0x488>
 8005a42:	9b05      	ldr	r3, [sp, #20]
 8005a44:	1b9e      	subs	r6, r3, r6
 8005a46:	9b06      	ldr	r3, [sp, #24]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	bfb4      	ite	lt
 8005a4c:	4633      	movlt	r3, r6
 8005a4e:	2300      	movge	r3, #0
 8005a50:	930c      	str	r3, [sp, #48]	; 0x30
 8005a52:	9b06      	ldr	r3, [sp, #24]
 8005a54:	2500      	movs	r5, #0
 8005a56:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005a5a:	9312      	str	r3, [sp, #72]	; 0x48
 8005a5c:	462e      	mov	r6, r5
 8005a5e:	9b07      	ldr	r3, [sp, #28]
 8005a60:	4620      	mov	r0, r4
 8005a62:	6859      	ldr	r1, [r3, #4]
 8005a64:	f001 fd6e 	bl	8007544 <_Balloc>
 8005a68:	9005      	str	r0, [sp, #20]
 8005a6a:	2800      	cmp	r0, #0
 8005a6c:	f43f af0c 	beq.w	8005888 <_strtod_l+0x490>
 8005a70:	9b07      	ldr	r3, [sp, #28]
 8005a72:	691a      	ldr	r2, [r3, #16]
 8005a74:	3202      	adds	r2, #2
 8005a76:	f103 010c 	add.w	r1, r3, #12
 8005a7a:	0092      	lsls	r2, r2, #2
 8005a7c:	300c      	adds	r0, #12
 8005a7e:	f001 fd53 	bl	8007528 <memcpy>
 8005a82:	ec4b ab10 	vmov	d0, sl, fp
 8005a86:	aa1a      	add	r2, sp, #104	; 0x68
 8005a88:	a919      	add	r1, sp, #100	; 0x64
 8005a8a:	4620      	mov	r0, r4
 8005a8c:	f002 f948 	bl	8007d20 <__d2b>
 8005a90:	ec4b ab18 	vmov	d8, sl, fp
 8005a94:	9018      	str	r0, [sp, #96]	; 0x60
 8005a96:	2800      	cmp	r0, #0
 8005a98:	f43f aef6 	beq.w	8005888 <_strtod_l+0x490>
 8005a9c:	2101      	movs	r1, #1
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	f001 fe92 	bl	80077c8 <__i2b>
 8005aa4:	4606      	mov	r6, r0
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	f43f aeee 	beq.w	8005888 <_strtod_l+0x490>
 8005aac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005aae:	9904      	ldr	r1, [sp, #16]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	bfab      	itete	ge
 8005ab4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8005ab6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8005ab8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8005aba:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8005abe:	bfac      	ite	ge
 8005ac0:	eb03 0902 	addge.w	r9, r3, r2
 8005ac4:	1ad7      	sublt	r7, r2, r3
 8005ac6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005ac8:	eba3 0801 	sub.w	r8, r3, r1
 8005acc:	4490      	add	r8, r2
 8005ace:	4ba1      	ldr	r3, [pc, #644]	; (8005d54 <_strtod_l+0x95c>)
 8005ad0:	f108 38ff 	add.w	r8, r8, #4294967295
 8005ad4:	4598      	cmp	r8, r3
 8005ad6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005ada:	f280 80c7 	bge.w	8005c6c <_strtod_l+0x874>
 8005ade:	eba3 0308 	sub.w	r3, r3, r8
 8005ae2:	2b1f      	cmp	r3, #31
 8005ae4:	eba2 0203 	sub.w	r2, r2, r3
 8005ae8:	f04f 0101 	mov.w	r1, #1
 8005aec:	f300 80b1 	bgt.w	8005c52 <_strtod_l+0x85a>
 8005af0:	fa01 f303 	lsl.w	r3, r1, r3
 8005af4:	930d      	str	r3, [sp, #52]	; 0x34
 8005af6:	2300      	movs	r3, #0
 8005af8:	9308      	str	r3, [sp, #32]
 8005afa:	eb09 0802 	add.w	r8, r9, r2
 8005afe:	9b04      	ldr	r3, [sp, #16]
 8005b00:	45c1      	cmp	r9, r8
 8005b02:	4417      	add	r7, r2
 8005b04:	441f      	add	r7, r3
 8005b06:	464b      	mov	r3, r9
 8005b08:	bfa8      	it	ge
 8005b0a:	4643      	movge	r3, r8
 8005b0c:	42bb      	cmp	r3, r7
 8005b0e:	bfa8      	it	ge
 8005b10:	463b      	movge	r3, r7
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	bfc2      	ittt	gt
 8005b16:	eba8 0803 	subgt.w	r8, r8, r3
 8005b1a:	1aff      	subgt	r7, r7, r3
 8005b1c:	eba9 0903 	subgt.w	r9, r9, r3
 8005b20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	dd17      	ble.n	8005b56 <_strtod_l+0x75e>
 8005b26:	4631      	mov	r1, r6
 8005b28:	461a      	mov	r2, r3
 8005b2a:	4620      	mov	r0, r4
 8005b2c:	f001 ff0c 	bl	8007948 <__pow5mult>
 8005b30:	4606      	mov	r6, r0
 8005b32:	2800      	cmp	r0, #0
 8005b34:	f43f aea8 	beq.w	8005888 <_strtod_l+0x490>
 8005b38:	4601      	mov	r1, r0
 8005b3a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005b3c:	4620      	mov	r0, r4
 8005b3e:	f001 fe59 	bl	80077f4 <__multiply>
 8005b42:	900b      	str	r0, [sp, #44]	; 0x2c
 8005b44:	2800      	cmp	r0, #0
 8005b46:	f43f ae9f 	beq.w	8005888 <_strtod_l+0x490>
 8005b4a:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005b4c:	4620      	mov	r0, r4
 8005b4e:	f001 fd39 	bl	80075c4 <_Bfree>
 8005b52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b54:	9318      	str	r3, [sp, #96]	; 0x60
 8005b56:	f1b8 0f00 	cmp.w	r8, #0
 8005b5a:	f300 808c 	bgt.w	8005c76 <_strtod_l+0x87e>
 8005b5e:	9b06      	ldr	r3, [sp, #24]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	dd08      	ble.n	8005b76 <_strtod_l+0x77e>
 8005b64:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005b66:	9905      	ldr	r1, [sp, #20]
 8005b68:	4620      	mov	r0, r4
 8005b6a:	f001 feed 	bl	8007948 <__pow5mult>
 8005b6e:	9005      	str	r0, [sp, #20]
 8005b70:	2800      	cmp	r0, #0
 8005b72:	f43f ae89 	beq.w	8005888 <_strtod_l+0x490>
 8005b76:	2f00      	cmp	r7, #0
 8005b78:	dd08      	ble.n	8005b8c <_strtod_l+0x794>
 8005b7a:	9905      	ldr	r1, [sp, #20]
 8005b7c:	463a      	mov	r2, r7
 8005b7e:	4620      	mov	r0, r4
 8005b80:	f001 ff3c 	bl	80079fc <__lshift>
 8005b84:	9005      	str	r0, [sp, #20]
 8005b86:	2800      	cmp	r0, #0
 8005b88:	f43f ae7e 	beq.w	8005888 <_strtod_l+0x490>
 8005b8c:	f1b9 0f00 	cmp.w	r9, #0
 8005b90:	dd08      	ble.n	8005ba4 <_strtod_l+0x7ac>
 8005b92:	4631      	mov	r1, r6
 8005b94:	464a      	mov	r2, r9
 8005b96:	4620      	mov	r0, r4
 8005b98:	f001 ff30 	bl	80079fc <__lshift>
 8005b9c:	4606      	mov	r6, r0
 8005b9e:	2800      	cmp	r0, #0
 8005ba0:	f43f ae72 	beq.w	8005888 <_strtod_l+0x490>
 8005ba4:	9a05      	ldr	r2, [sp, #20]
 8005ba6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005ba8:	4620      	mov	r0, r4
 8005baa:	f001 ffb3 	bl	8007b14 <__mdiff>
 8005bae:	4605      	mov	r5, r0
 8005bb0:	2800      	cmp	r0, #0
 8005bb2:	f43f ae69 	beq.w	8005888 <_strtod_l+0x490>
 8005bb6:	68c3      	ldr	r3, [r0, #12]
 8005bb8:	930b      	str	r3, [sp, #44]	; 0x2c
 8005bba:	2300      	movs	r3, #0
 8005bbc:	60c3      	str	r3, [r0, #12]
 8005bbe:	4631      	mov	r1, r6
 8005bc0:	f001 ff8c 	bl	8007adc <__mcmp>
 8005bc4:	2800      	cmp	r0, #0
 8005bc6:	da60      	bge.n	8005c8a <_strtod_l+0x892>
 8005bc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005bca:	ea53 030a 	orrs.w	r3, r3, sl
 8005bce:	f040 8082 	bne.w	8005cd6 <_strtod_l+0x8de>
 8005bd2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d17d      	bne.n	8005cd6 <_strtod_l+0x8de>
 8005bda:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005bde:	0d1b      	lsrs	r3, r3, #20
 8005be0:	051b      	lsls	r3, r3, #20
 8005be2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005be6:	d976      	bls.n	8005cd6 <_strtod_l+0x8de>
 8005be8:	696b      	ldr	r3, [r5, #20]
 8005bea:	b913      	cbnz	r3, 8005bf2 <_strtod_l+0x7fa>
 8005bec:	692b      	ldr	r3, [r5, #16]
 8005bee:	2b01      	cmp	r3, #1
 8005bf0:	dd71      	ble.n	8005cd6 <_strtod_l+0x8de>
 8005bf2:	4629      	mov	r1, r5
 8005bf4:	2201      	movs	r2, #1
 8005bf6:	4620      	mov	r0, r4
 8005bf8:	f001 ff00 	bl	80079fc <__lshift>
 8005bfc:	4631      	mov	r1, r6
 8005bfe:	4605      	mov	r5, r0
 8005c00:	f001 ff6c 	bl	8007adc <__mcmp>
 8005c04:	2800      	cmp	r0, #0
 8005c06:	dd66      	ble.n	8005cd6 <_strtod_l+0x8de>
 8005c08:	9904      	ldr	r1, [sp, #16]
 8005c0a:	4a53      	ldr	r2, [pc, #332]	; (8005d58 <_strtod_l+0x960>)
 8005c0c:	465b      	mov	r3, fp
 8005c0e:	2900      	cmp	r1, #0
 8005c10:	f000 8081 	beq.w	8005d16 <_strtod_l+0x91e>
 8005c14:	ea02 010b 	and.w	r1, r2, fp
 8005c18:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005c1c:	dc7b      	bgt.n	8005d16 <_strtod_l+0x91e>
 8005c1e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005c22:	f77f aea9 	ble.w	8005978 <_strtod_l+0x580>
 8005c26:	4b4d      	ldr	r3, [pc, #308]	; (8005d5c <_strtod_l+0x964>)
 8005c28:	4650      	mov	r0, sl
 8005c2a:	4659      	mov	r1, fp
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f7fa fceb 	bl	8000608 <__aeabi_dmul>
 8005c32:	460b      	mov	r3, r1
 8005c34:	4303      	orrs	r3, r0
 8005c36:	bf08      	it	eq
 8005c38:	2322      	moveq	r3, #34	; 0x22
 8005c3a:	4682      	mov	sl, r0
 8005c3c:	468b      	mov	fp, r1
 8005c3e:	bf08      	it	eq
 8005c40:	6023      	streq	r3, [r4, #0]
 8005c42:	e62b      	b.n	800589c <_strtod_l+0x4a4>
 8005c44:	f04f 32ff 	mov.w	r2, #4294967295
 8005c48:	fa02 f303 	lsl.w	r3, r2, r3
 8005c4c:	ea03 0a0a 	and.w	sl, r3, sl
 8005c50:	e6e3      	b.n	8005a1a <_strtod_l+0x622>
 8005c52:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8005c56:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8005c5a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8005c5e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8005c62:	fa01 f308 	lsl.w	r3, r1, r8
 8005c66:	9308      	str	r3, [sp, #32]
 8005c68:	910d      	str	r1, [sp, #52]	; 0x34
 8005c6a:	e746      	b.n	8005afa <_strtod_l+0x702>
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	9308      	str	r3, [sp, #32]
 8005c70:	2301      	movs	r3, #1
 8005c72:	930d      	str	r3, [sp, #52]	; 0x34
 8005c74:	e741      	b.n	8005afa <_strtod_l+0x702>
 8005c76:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005c78:	4642      	mov	r2, r8
 8005c7a:	4620      	mov	r0, r4
 8005c7c:	f001 febe 	bl	80079fc <__lshift>
 8005c80:	9018      	str	r0, [sp, #96]	; 0x60
 8005c82:	2800      	cmp	r0, #0
 8005c84:	f47f af6b 	bne.w	8005b5e <_strtod_l+0x766>
 8005c88:	e5fe      	b.n	8005888 <_strtod_l+0x490>
 8005c8a:	465f      	mov	r7, fp
 8005c8c:	d16e      	bne.n	8005d6c <_strtod_l+0x974>
 8005c8e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005c90:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005c94:	b342      	cbz	r2, 8005ce8 <_strtod_l+0x8f0>
 8005c96:	4a32      	ldr	r2, [pc, #200]	; (8005d60 <_strtod_l+0x968>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d128      	bne.n	8005cee <_strtod_l+0x8f6>
 8005c9c:	9b04      	ldr	r3, [sp, #16]
 8005c9e:	4651      	mov	r1, sl
 8005ca0:	b1eb      	cbz	r3, 8005cde <_strtod_l+0x8e6>
 8005ca2:	4b2d      	ldr	r3, [pc, #180]	; (8005d58 <_strtod_l+0x960>)
 8005ca4:	403b      	ands	r3, r7
 8005ca6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005caa:	f04f 32ff 	mov.w	r2, #4294967295
 8005cae:	d819      	bhi.n	8005ce4 <_strtod_l+0x8ec>
 8005cb0:	0d1b      	lsrs	r3, r3, #20
 8005cb2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cba:	4299      	cmp	r1, r3
 8005cbc:	d117      	bne.n	8005cee <_strtod_l+0x8f6>
 8005cbe:	4b29      	ldr	r3, [pc, #164]	; (8005d64 <_strtod_l+0x96c>)
 8005cc0:	429f      	cmp	r7, r3
 8005cc2:	d102      	bne.n	8005cca <_strtod_l+0x8d2>
 8005cc4:	3101      	adds	r1, #1
 8005cc6:	f43f addf 	beq.w	8005888 <_strtod_l+0x490>
 8005cca:	4b23      	ldr	r3, [pc, #140]	; (8005d58 <_strtod_l+0x960>)
 8005ccc:	403b      	ands	r3, r7
 8005cce:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8005cd2:	f04f 0a00 	mov.w	sl, #0
 8005cd6:	9b04      	ldr	r3, [sp, #16]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d1a4      	bne.n	8005c26 <_strtod_l+0x82e>
 8005cdc:	e5de      	b.n	800589c <_strtod_l+0x4a4>
 8005cde:	f04f 33ff 	mov.w	r3, #4294967295
 8005ce2:	e7ea      	b.n	8005cba <_strtod_l+0x8c2>
 8005ce4:	4613      	mov	r3, r2
 8005ce6:	e7e8      	b.n	8005cba <_strtod_l+0x8c2>
 8005ce8:	ea53 030a 	orrs.w	r3, r3, sl
 8005cec:	d08c      	beq.n	8005c08 <_strtod_l+0x810>
 8005cee:	9b08      	ldr	r3, [sp, #32]
 8005cf0:	b1db      	cbz	r3, 8005d2a <_strtod_l+0x932>
 8005cf2:	423b      	tst	r3, r7
 8005cf4:	d0ef      	beq.n	8005cd6 <_strtod_l+0x8de>
 8005cf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cf8:	9a04      	ldr	r2, [sp, #16]
 8005cfa:	4650      	mov	r0, sl
 8005cfc:	4659      	mov	r1, fp
 8005cfe:	b1c3      	cbz	r3, 8005d32 <_strtod_l+0x93a>
 8005d00:	f7ff fb5c 	bl	80053bc <sulp>
 8005d04:	4602      	mov	r2, r0
 8005d06:	460b      	mov	r3, r1
 8005d08:	ec51 0b18 	vmov	r0, r1, d8
 8005d0c:	f7fa fac6 	bl	800029c <__adddf3>
 8005d10:	4682      	mov	sl, r0
 8005d12:	468b      	mov	fp, r1
 8005d14:	e7df      	b.n	8005cd6 <_strtod_l+0x8de>
 8005d16:	4013      	ands	r3, r2
 8005d18:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005d1c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8005d20:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8005d24:	f04f 3aff 	mov.w	sl, #4294967295
 8005d28:	e7d5      	b.n	8005cd6 <_strtod_l+0x8de>
 8005d2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d2c:	ea13 0f0a 	tst.w	r3, sl
 8005d30:	e7e0      	b.n	8005cf4 <_strtod_l+0x8fc>
 8005d32:	f7ff fb43 	bl	80053bc <sulp>
 8005d36:	4602      	mov	r2, r0
 8005d38:	460b      	mov	r3, r1
 8005d3a:	ec51 0b18 	vmov	r0, r1, d8
 8005d3e:	f7fa faab 	bl	8000298 <__aeabi_dsub>
 8005d42:	2200      	movs	r2, #0
 8005d44:	2300      	movs	r3, #0
 8005d46:	4682      	mov	sl, r0
 8005d48:	468b      	mov	fp, r1
 8005d4a:	f7fa fec5 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d4e:	2800      	cmp	r0, #0
 8005d50:	d0c1      	beq.n	8005cd6 <_strtod_l+0x8de>
 8005d52:	e611      	b.n	8005978 <_strtod_l+0x580>
 8005d54:	fffffc02 	.word	0xfffffc02
 8005d58:	7ff00000 	.word	0x7ff00000
 8005d5c:	39500000 	.word	0x39500000
 8005d60:	000fffff 	.word	0x000fffff
 8005d64:	7fefffff 	.word	0x7fefffff
 8005d68:	08008ff8 	.word	0x08008ff8
 8005d6c:	4631      	mov	r1, r6
 8005d6e:	4628      	mov	r0, r5
 8005d70:	f002 f832 	bl	8007dd8 <__ratio>
 8005d74:	ec59 8b10 	vmov	r8, r9, d0
 8005d78:	ee10 0a10 	vmov	r0, s0
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005d82:	4649      	mov	r1, r9
 8005d84:	f7fa febc 	bl	8000b00 <__aeabi_dcmple>
 8005d88:	2800      	cmp	r0, #0
 8005d8a:	d07a      	beq.n	8005e82 <_strtod_l+0xa8a>
 8005d8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d04a      	beq.n	8005e28 <_strtod_l+0xa30>
 8005d92:	4b95      	ldr	r3, [pc, #596]	; (8005fe8 <_strtod_l+0xbf0>)
 8005d94:	2200      	movs	r2, #0
 8005d96:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005d9a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8005fe8 <_strtod_l+0xbf0>
 8005d9e:	f04f 0800 	mov.w	r8, #0
 8005da2:	4b92      	ldr	r3, [pc, #584]	; (8005fec <_strtod_l+0xbf4>)
 8005da4:	403b      	ands	r3, r7
 8005da6:	930d      	str	r3, [sp, #52]	; 0x34
 8005da8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005daa:	4b91      	ldr	r3, [pc, #580]	; (8005ff0 <_strtod_l+0xbf8>)
 8005dac:	429a      	cmp	r2, r3
 8005dae:	f040 80b0 	bne.w	8005f12 <_strtod_l+0xb1a>
 8005db2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005db6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8005dba:	ec4b ab10 	vmov	d0, sl, fp
 8005dbe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005dc2:	f001 ff31 	bl	8007c28 <__ulp>
 8005dc6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005dca:	ec53 2b10 	vmov	r2, r3, d0
 8005dce:	f7fa fc1b 	bl	8000608 <__aeabi_dmul>
 8005dd2:	4652      	mov	r2, sl
 8005dd4:	465b      	mov	r3, fp
 8005dd6:	f7fa fa61 	bl	800029c <__adddf3>
 8005dda:	460b      	mov	r3, r1
 8005ddc:	4983      	ldr	r1, [pc, #524]	; (8005fec <_strtod_l+0xbf4>)
 8005dde:	4a85      	ldr	r2, [pc, #532]	; (8005ff4 <_strtod_l+0xbfc>)
 8005de0:	4019      	ands	r1, r3
 8005de2:	4291      	cmp	r1, r2
 8005de4:	4682      	mov	sl, r0
 8005de6:	d960      	bls.n	8005eaa <_strtod_l+0xab2>
 8005de8:	ee18 3a90 	vmov	r3, s17
 8005dec:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005df0:	4293      	cmp	r3, r2
 8005df2:	d104      	bne.n	8005dfe <_strtod_l+0xa06>
 8005df4:	ee18 3a10 	vmov	r3, s16
 8005df8:	3301      	adds	r3, #1
 8005dfa:	f43f ad45 	beq.w	8005888 <_strtod_l+0x490>
 8005dfe:	f8df b200 	ldr.w	fp, [pc, #512]	; 8006000 <_strtod_l+0xc08>
 8005e02:	f04f 3aff 	mov.w	sl, #4294967295
 8005e06:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005e08:	4620      	mov	r0, r4
 8005e0a:	f001 fbdb 	bl	80075c4 <_Bfree>
 8005e0e:	9905      	ldr	r1, [sp, #20]
 8005e10:	4620      	mov	r0, r4
 8005e12:	f001 fbd7 	bl	80075c4 <_Bfree>
 8005e16:	4631      	mov	r1, r6
 8005e18:	4620      	mov	r0, r4
 8005e1a:	f001 fbd3 	bl	80075c4 <_Bfree>
 8005e1e:	4629      	mov	r1, r5
 8005e20:	4620      	mov	r0, r4
 8005e22:	f001 fbcf 	bl	80075c4 <_Bfree>
 8005e26:	e61a      	b.n	8005a5e <_strtod_l+0x666>
 8005e28:	f1ba 0f00 	cmp.w	sl, #0
 8005e2c:	d11b      	bne.n	8005e66 <_strtod_l+0xa6e>
 8005e2e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005e32:	b9f3      	cbnz	r3, 8005e72 <_strtod_l+0xa7a>
 8005e34:	4b6c      	ldr	r3, [pc, #432]	; (8005fe8 <_strtod_l+0xbf0>)
 8005e36:	2200      	movs	r2, #0
 8005e38:	4640      	mov	r0, r8
 8005e3a:	4649      	mov	r1, r9
 8005e3c:	f7fa fe56 	bl	8000aec <__aeabi_dcmplt>
 8005e40:	b9d0      	cbnz	r0, 8005e78 <_strtod_l+0xa80>
 8005e42:	4640      	mov	r0, r8
 8005e44:	4649      	mov	r1, r9
 8005e46:	4b6c      	ldr	r3, [pc, #432]	; (8005ff8 <_strtod_l+0xc00>)
 8005e48:	2200      	movs	r2, #0
 8005e4a:	f7fa fbdd 	bl	8000608 <__aeabi_dmul>
 8005e4e:	4680      	mov	r8, r0
 8005e50:	4689      	mov	r9, r1
 8005e52:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005e56:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8005e5a:	9315      	str	r3, [sp, #84]	; 0x54
 8005e5c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005e60:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005e64:	e79d      	b.n	8005da2 <_strtod_l+0x9aa>
 8005e66:	f1ba 0f01 	cmp.w	sl, #1
 8005e6a:	d102      	bne.n	8005e72 <_strtod_l+0xa7a>
 8005e6c:	2f00      	cmp	r7, #0
 8005e6e:	f43f ad83 	beq.w	8005978 <_strtod_l+0x580>
 8005e72:	4b62      	ldr	r3, [pc, #392]	; (8005ffc <_strtod_l+0xc04>)
 8005e74:	2200      	movs	r2, #0
 8005e76:	e78e      	b.n	8005d96 <_strtod_l+0x99e>
 8005e78:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8005ff8 <_strtod_l+0xc00>
 8005e7c:	f04f 0800 	mov.w	r8, #0
 8005e80:	e7e7      	b.n	8005e52 <_strtod_l+0xa5a>
 8005e82:	4b5d      	ldr	r3, [pc, #372]	; (8005ff8 <_strtod_l+0xc00>)
 8005e84:	4640      	mov	r0, r8
 8005e86:	4649      	mov	r1, r9
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f7fa fbbd 	bl	8000608 <__aeabi_dmul>
 8005e8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e90:	4680      	mov	r8, r0
 8005e92:	4689      	mov	r9, r1
 8005e94:	b933      	cbnz	r3, 8005ea4 <_strtod_l+0xaac>
 8005e96:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e9a:	900e      	str	r0, [sp, #56]	; 0x38
 8005e9c:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e9e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8005ea2:	e7dd      	b.n	8005e60 <_strtod_l+0xa68>
 8005ea4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8005ea8:	e7f9      	b.n	8005e9e <_strtod_l+0xaa6>
 8005eaa:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8005eae:	9b04      	ldr	r3, [sp, #16]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d1a8      	bne.n	8005e06 <_strtod_l+0xa0e>
 8005eb4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005eb8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005eba:	0d1b      	lsrs	r3, r3, #20
 8005ebc:	051b      	lsls	r3, r3, #20
 8005ebe:	429a      	cmp	r2, r3
 8005ec0:	d1a1      	bne.n	8005e06 <_strtod_l+0xa0e>
 8005ec2:	4640      	mov	r0, r8
 8005ec4:	4649      	mov	r1, r9
 8005ec6:	f7fa feff 	bl	8000cc8 <__aeabi_d2lz>
 8005eca:	f7fa fb6f 	bl	80005ac <__aeabi_l2d>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	4640      	mov	r0, r8
 8005ed4:	4649      	mov	r1, r9
 8005ed6:	f7fa f9df 	bl	8000298 <__aeabi_dsub>
 8005eda:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005edc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005ee0:	ea43 030a 	orr.w	r3, r3, sl
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	4680      	mov	r8, r0
 8005ee8:	4689      	mov	r9, r1
 8005eea:	d055      	beq.n	8005f98 <_strtod_l+0xba0>
 8005eec:	a336      	add	r3, pc, #216	; (adr r3, 8005fc8 <_strtod_l+0xbd0>)
 8005eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef2:	f7fa fdfb 	bl	8000aec <__aeabi_dcmplt>
 8005ef6:	2800      	cmp	r0, #0
 8005ef8:	f47f acd0 	bne.w	800589c <_strtod_l+0x4a4>
 8005efc:	a334      	add	r3, pc, #208	; (adr r3, 8005fd0 <_strtod_l+0xbd8>)
 8005efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f02:	4640      	mov	r0, r8
 8005f04:	4649      	mov	r1, r9
 8005f06:	f7fa fe0f 	bl	8000b28 <__aeabi_dcmpgt>
 8005f0a:	2800      	cmp	r0, #0
 8005f0c:	f43f af7b 	beq.w	8005e06 <_strtod_l+0xa0e>
 8005f10:	e4c4      	b.n	800589c <_strtod_l+0x4a4>
 8005f12:	9b04      	ldr	r3, [sp, #16]
 8005f14:	b333      	cbz	r3, 8005f64 <_strtod_l+0xb6c>
 8005f16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f18:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005f1c:	d822      	bhi.n	8005f64 <_strtod_l+0xb6c>
 8005f1e:	a32e      	add	r3, pc, #184	; (adr r3, 8005fd8 <_strtod_l+0xbe0>)
 8005f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f24:	4640      	mov	r0, r8
 8005f26:	4649      	mov	r1, r9
 8005f28:	f7fa fdea 	bl	8000b00 <__aeabi_dcmple>
 8005f2c:	b1a0      	cbz	r0, 8005f58 <_strtod_l+0xb60>
 8005f2e:	4649      	mov	r1, r9
 8005f30:	4640      	mov	r0, r8
 8005f32:	f7fa fe41 	bl	8000bb8 <__aeabi_d2uiz>
 8005f36:	2801      	cmp	r0, #1
 8005f38:	bf38      	it	cc
 8005f3a:	2001      	movcc	r0, #1
 8005f3c:	f7fa faea 	bl	8000514 <__aeabi_ui2d>
 8005f40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f42:	4680      	mov	r8, r0
 8005f44:	4689      	mov	r9, r1
 8005f46:	bb23      	cbnz	r3, 8005f92 <_strtod_l+0xb9a>
 8005f48:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005f4c:	9010      	str	r0, [sp, #64]	; 0x40
 8005f4e:	9311      	str	r3, [sp, #68]	; 0x44
 8005f50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005f54:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005f58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f5a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005f5c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005f60:	1a9b      	subs	r3, r3, r2
 8005f62:	9309      	str	r3, [sp, #36]	; 0x24
 8005f64:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005f68:	eeb0 0a48 	vmov.f32	s0, s16
 8005f6c:	eef0 0a68 	vmov.f32	s1, s17
 8005f70:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005f74:	f001 fe58 	bl	8007c28 <__ulp>
 8005f78:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005f7c:	ec53 2b10 	vmov	r2, r3, d0
 8005f80:	f7fa fb42 	bl	8000608 <__aeabi_dmul>
 8005f84:	ec53 2b18 	vmov	r2, r3, d8
 8005f88:	f7fa f988 	bl	800029c <__adddf3>
 8005f8c:	4682      	mov	sl, r0
 8005f8e:	468b      	mov	fp, r1
 8005f90:	e78d      	b.n	8005eae <_strtod_l+0xab6>
 8005f92:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8005f96:	e7db      	b.n	8005f50 <_strtod_l+0xb58>
 8005f98:	a311      	add	r3, pc, #68	; (adr r3, 8005fe0 <_strtod_l+0xbe8>)
 8005f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f9e:	f7fa fda5 	bl	8000aec <__aeabi_dcmplt>
 8005fa2:	e7b2      	b.n	8005f0a <_strtod_l+0xb12>
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	930a      	str	r3, [sp, #40]	; 0x28
 8005fa8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005faa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005fac:	6013      	str	r3, [r2, #0]
 8005fae:	f7ff ba6b 	b.w	8005488 <_strtod_l+0x90>
 8005fb2:	2a65      	cmp	r2, #101	; 0x65
 8005fb4:	f43f ab5f 	beq.w	8005676 <_strtod_l+0x27e>
 8005fb8:	2a45      	cmp	r2, #69	; 0x45
 8005fba:	f43f ab5c 	beq.w	8005676 <_strtod_l+0x27e>
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	f7ff bb94 	b.w	80056ec <_strtod_l+0x2f4>
 8005fc4:	f3af 8000 	nop.w
 8005fc8:	94a03595 	.word	0x94a03595
 8005fcc:	3fdfffff 	.word	0x3fdfffff
 8005fd0:	35afe535 	.word	0x35afe535
 8005fd4:	3fe00000 	.word	0x3fe00000
 8005fd8:	ffc00000 	.word	0xffc00000
 8005fdc:	41dfffff 	.word	0x41dfffff
 8005fe0:	94a03595 	.word	0x94a03595
 8005fe4:	3fcfffff 	.word	0x3fcfffff
 8005fe8:	3ff00000 	.word	0x3ff00000
 8005fec:	7ff00000 	.word	0x7ff00000
 8005ff0:	7fe00000 	.word	0x7fe00000
 8005ff4:	7c9fffff 	.word	0x7c9fffff
 8005ff8:	3fe00000 	.word	0x3fe00000
 8005ffc:	bff00000 	.word	0xbff00000
 8006000:	7fefffff 	.word	0x7fefffff

08006004 <_strtod_r>:
 8006004:	4b01      	ldr	r3, [pc, #4]	; (800600c <_strtod_r+0x8>)
 8006006:	f7ff b9f7 	b.w	80053f8 <_strtod_l>
 800600a:	bf00      	nop
 800600c:	2000008c 	.word	0x2000008c

08006010 <_strtol_l.constprop.0>:
 8006010:	2b01      	cmp	r3, #1
 8006012:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006016:	d001      	beq.n	800601c <_strtol_l.constprop.0+0xc>
 8006018:	2b24      	cmp	r3, #36	; 0x24
 800601a:	d906      	bls.n	800602a <_strtol_l.constprop.0+0x1a>
 800601c:	f7fe fafc 	bl	8004618 <__errno>
 8006020:	2316      	movs	r3, #22
 8006022:	6003      	str	r3, [r0, #0]
 8006024:	2000      	movs	r0, #0
 8006026:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800602a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006110 <_strtol_l.constprop.0+0x100>
 800602e:	460d      	mov	r5, r1
 8006030:	462e      	mov	r6, r5
 8006032:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006036:	f814 700c 	ldrb.w	r7, [r4, ip]
 800603a:	f017 0708 	ands.w	r7, r7, #8
 800603e:	d1f7      	bne.n	8006030 <_strtol_l.constprop.0+0x20>
 8006040:	2c2d      	cmp	r4, #45	; 0x2d
 8006042:	d132      	bne.n	80060aa <_strtol_l.constprop.0+0x9a>
 8006044:	782c      	ldrb	r4, [r5, #0]
 8006046:	2701      	movs	r7, #1
 8006048:	1cb5      	adds	r5, r6, #2
 800604a:	2b00      	cmp	r3, #0
 800604c:	d05b      	beq.n	8006106 <_strtol_l.constprop.0+0xf6>
 800604e:	2b10      	cmp	r3, #16
 8006050:	d109      	bne.n	8006066 <_strtol_l.constprop.0+0x56>
 8006052:	2c30      	cmp	r4, #48	; 0x30
 8006054:	d107      	bne.n	8006066 <_strtol_l.constprop.0+0x56>
 8006056:	782c      	ldrb	r4, [r5, #0]
 8006058:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800605c:	2c58      	cmp	r4, #88	; 0x58
 800605e:	d14d      	bne.n	80060fc <_strtol_l.constprop.0+0xec>
 8006060:	786c      	ldrb	r4, [r5, #1]
 8006062:	2310      	movs	r3, #16
 8006064:	3502      	adds	r5, #2
 8006066:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800606a:	f108 38ff 	add.w	r8, r8, #4294967295
 800606e:	f04f 0c00 	mov.w	ip, #0
 8006072:	fbb8 f9f3 	udiv	r9, r8, r3
 8006076:	4666      	mov	r6, ip
 8006078:	fb03 8a19 	mls	sl, r3, r9, r8
 800607c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006080:	f1be 0f09 	cmp.w	lr, #9
 8006084:	d816      	bhi.n	80060b4 <_strtol_l.constprop.0+0xa4>
 8006086:	4674      	mov	r4, lr
 8006088:	42a3      	cmp	r3, r4
 800608a:	dd24      	ble.n	80060d6 <_strtol_l.constprop.0+0xc6>
 800608c:	f1bc 0f00 	cmp.w	ip, #0
 8006090:	db1e      	blt.n	80060d0 <_strtol_l.constprop.0+0xc0>
 8006092:	45b1      	cmp	r9, r6
 8006094:	d31c      	bcc.n	80060d0 <_strtol_l.constprop.0+0xc0>
 8006096:	d101      	bne.n	800609c <_strtol_l.constprop.0+0x8c>
 8006098:	45a2      	cmp	sl, r4
 800609a:	db19      	blt.n	80060d0 <_strtol_l.constprop.0+0xc0>
 800609c:	fb06 4603 	mla	r6, r6, r3, r4
 80060a0:	f04f 0c01 	mov.w	ip, #1
 80060a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80060a8:	e7e8      	b.n	800607c <_strtol_l.constprop.0+0x6c>
 80060aa:	2c2b      	cmp	r4, #43	; 0x2b
 80060ac:	bf04      	itt	eq
 80060ae:	782c      	ldrbeq	r4, [r5, #0]
 80060b0:	1cb5      	addeq	r5, r6, #2
 80060b2:	e7ca      	b.n	800604a <_strtol_l.constprop.0+0x3a>
 80060b4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80060b8:	f1be 0f19 	cmp.w	lr, #25
 80060bc:	d801      	bhi.n	80060c2 <_strtol_l.constprop.0+0xb2>
 80060be:	3c37      	subs	r4, #55	; 0x37
 80060c0:	e7e2      	b.n	8006088 <_strtol_l.constprop.0+0x78>
 80060c2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80060c6:	f1be 0f19 	cmp.w	lr, #25
 80060ca:	d804      	bhi.n	80060d6 <_strtol_l.constprop.0+0xc6>
 80060cc:	3c57      	subs	r4, #87	; 0x57
 80060ce:	e7db      	b.n	8006088 <_strtol_l.constprop.0+0x78>
 80060d0:	f04f 3cff 	mov.w	ip, #4294967295
 80060d4:	e7e6      	b.n	80060a4 <_strtol_l.constprop.0+0x94>
 80060d6:	f1bc 0f00 	cmp.w	ip, #0
 80060da:	da05      	bge.n	80060e8 <_strtol_l.constprop.0+0xd8>
 80060dc:	2322      	movs	r3, #34	; 0x22
 80060de:	6003      	str	r3, [r0, #0]
 80060e0:	4646      	mov	r6, r8
 80060e2:	b942      	cbnz	r2, 80060f6 <_strtol_l.constprop.0+0xe6>
 80060e4:	4630      	mov	r0, r6
 80060e6:	e79e      	b.n	8006026 <_strtol_l.constprop.0+0x16>
 80060e8:	b107      	cbz	r7, 80060ec <_strtol_l.constprop.0+0xdc>
 80060ea:	4276      	negs	r6, r6
 80060ec:	2a00      	cmp	r2, #0
 80060ee:	d0f9      	beq.n	80060e4 <_strtol_l.constprop.0+0xd4>
 80060f0:	f1bc 0f00 	cmp.w	ip, #0
 80060f4:	d000      	beq.n	80060f8 <_strtol_l.constprop.0+0xe8>
 80060f6:	1e69      	subs	r1, r5, #1
 80060f8:	6011      	str	r1, [r2, #0]
 80060fa:	e7f3      	b.n	80060e4 <_strtol_l.constprop.0+0xd4>
 80060fc:	2430      	movs	r4, #48	; 0x30
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d1b1      	bne.n	8006066 <_strtol_l.constprop.0+0x56>
 8006102:	2308      	movs	r3, #8
 8006104:	e7af      	b.n	8006066 <_strtol_l.constprop.0+0x56>
 8006106:	2c30      	cmp	r4, #48	; 0x30
 8006108:	d0a5      	beq.n	8006056 <_strtol_l.constprop.0+0x46>
 800610a:	230a      	movs	r3, #10
 800610c:	e7ab      	b.n	8006066 <_strtol_l.constprop.0+0x56>
 800610e:	bf00      	nop
 8006110:	08009021 	.word	0x08009021

08006114 <_strtol_r>:
 8006114:	f7ff bf7c 	b.w	8006010 <_strtol_l.constprop.0>

08006118 <quorem>:
 8006118:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800611c:	6903      	ldr	r3, [r0, #16]
 800611e:	690c      	ldr	r4, [r1, #16]
 8006120:	42a3      	cmp	r3, r4
 8006122:	4607      	mov	r7, r0
 8006124:	f2c0 8081 	blt.w	800622a <quorem+0x112>
 8006128:	3c01      	subs	r4, #1
 800612a:	f101 0814 	add.w	r8, r1, #20
 800612e:	f100 0514 	add.w	r5, r0, #20
 8006132:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006136:	9301      	str	r3, [sp, #4]
 8006138:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800613c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006140:	3301      	adds	r3, #1
 8006142:	429a      	cmp	r2, r3
 8006144:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006148:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800614c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006150:	d331      	bcc.n	80061b6 <quorem+0x9e>
 8006152:	f04f 0e00 	mov.w	lr, #0
 8006156:	4640      	mov	r0, r8
 8006158:	46ac      	mov	ip, r5
 800615a:	46f2      	mov	sl, lr
 800615c:	f850 2b04 	ldr.w	r2, [r0], #4
 8006160:	b293      	uxth	r3, r2
 8006162:	fb06 e303 	mla	r3, r6, r3, lr
 8006166:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800616a:	b29b      	uxth	r3, r3
 800616c:	ebaa 0303 	sub.w	r3, sl, r3
 8006170:	f8dc a000 	ldr.w	sl, [ip]
 8006174:	0c12      	lsrs	r2, r2, #16
 8006176:	fa13 f38a 	uxtah	r3, r3, sl
 800617a:	fb06 e202 	mla	r2, r6, r2, lr
 800617e:	9300      	str	r3, [sp, #0]
 8006180:	9b00      	ldr	r3, [sp, #0]
 8006182:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006186:	b292      	uxth	r2, r2
 8006188:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800618c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006190:	f8bd 3000 	ldrh.w	r3, [sp]
 8006194:	4581      	cmp	r9, r0
 8006196:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800619a:	f84c 3b04 	str.w	r3, [ip], #4
 800619e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80061a2:	d2db      	bcs.n	800615c <quorem+0x44>
 80061a4:	f855 300b 	ldr.w	r3, [r5, fp]
 80061a8:	b92b      	cbnz	r3, 80061b6 <quorem+0x9e>
 80061aa:	9b01      	ldr	r3, [sp, #4]
 80061ac:	3b04      	subs	r3, #4
 80061ae:	429d      	cmp	r5, r3
 80061b0:	461a      	mov	r2, r3
 80061b2:	d32e      	bcc.n	8006212 <quorem+0xfa>
 80061b4:	613c      	str	r4, [r7, #16]
 80061b6:	4638      	mov	r0, r7
 80061b8:	f001 fc90 	bl	8007adc <__mcmp>
 80061bc:	2800      	cmp	r0, #0
 80061be:	db24      	blt.n	800620a <quorem+0xf2>
 80061c0:	3601      	adds	r6, #1
 80061c2:	4628      	mov	r0, r5
 80061c4:	f04f 0c00 	mov.w	ip, #0
 80061c8:	f858 2b04 	ldr.w	r2, [r8], #4
 80061cc:	f8d0 e000 	ldr.w	lr, [r0]
 80061d0:	b293      	uxth	r3, r2
 80061d2:	ebac 0303 	sub.w	r3, ip, r3
 80061d6:	0c12      	lsrs	r2, r2, #16
 80061d8:	fa13 f38e 	uxtah	r3, r3, lr
 80061dc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80061e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80061e4:	b29b      	uxth	r3, r3
 80061e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80061ea:	45c1      	cmp	r9, r8
 80061ec:	f840 3b04 	str.w	r3, [r0], #4
 80061f0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80061f4:	d2e8      	bcs.n	80061c8 <quorem+0xb0>
 80061f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80061fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061fe:	b922      	cbnz	r2, 800620a <quorem+0xf2>
 8006200:	3b04      	subs	r3, #4
 8006202:	429d      	cmp	r5, r3
 8006204:	461a      	mov	r2, r3
 8006206:	d30a      	bcc.n	800621e <quorem+0x106>
 8006208:	613c      	str	r4, [r7, #16]
 800620a:	4630      	mov	r0, r6
 800620c:	b003      	add	sp, #12
 800620e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006212:	6812      	ldr	r2, [r2, #0]
 8006214:	3b04      	subs	r3, #4
 8006216:	2a00      	cmp	r2, #0
 8006218:	d1cc      	bne.n	80061b4 <quorem+0x9c>
 800621a:	3c01      	subs	r4, #1
 800621c:	e7c7      	b.n	80061ae <quorem+0x96>
 800621e:	6812      	ldr	r2, [r2, #0]
 8006220:	3b04      	subs	r3, #4
 8006222:	2a00      	cmp	r2, #0
 8006224:	d1f0      	bne.n	8006208 <quorem+0xf0>
 8006226:	3c01      	subs	r4, #1
 8006228:	e7eb      	b.n	8006202 <quorem+0xea>
 800622a:	2000      	movs	r0, #0
 800622c:	e7ee      	b.n	800620c <quorem+0xf4>
	...

08006230 <_dtoa_r>:
 8006230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006234:	ed2d 8b04 	vpush	{d8-d9}
 8006238:	ec57 6b10 	vmov	r6, r7, d0
 800623c:	b093      	sub	sp, #76	; 0x4c
 800623e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006240:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006244:	9106      	str	r1, [sp, #24]
 8006246:	ee10 aa10 	vmov	sl, s0
 800624a:	4604      	mov	r4, r0
 800624c:	9209      	str	r2, [sp, #36]	; 0x24
 800624e:	930c      	str	r3, [sp, #48]	; 0x30
 8006250:	46bb      	mov	fp, r7
 8006252:	b975      	cbnz	r5, 8006272 <_dtoa_r+0x42>
 8006254:	2010      	movs	r0, #16
 8006256:	f001 f94d 	bl	80074f4 <malloc>
 800625a:	4602      	mov	r2, r0
 800625c:	6260      	str	r0, [r4, #36]	; 0x24
 800625e:	b920      	cbnz	r0, 800626a <_dtoa_r+0x3a>
 8006260:	4ba7      	ldr	r3, [pc, #668]	; (8006500 <_dtoa_r+0x2d0>)
 8006262:	21ea      	movs	r1, #234	; 0xea
 8006264:	48a7      	ldr	r0, [pc, #668]	; (8006504 <_dtoa_r+0x2d4>)
 8006266:	f002 f8bd 	bl	80083e4 <__assert_func>
 800626a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800626e:	6005      	str	r5, [r0, #0]
 8006270:	60c5      	str	r5, [r0, #12]
 8006272:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006274:	6819      	ldr	r1, [r3, #0]
 8006276:	b151      	cbz	r1, 800628e <_dtoa_r+0x5e>
 8006278:	685a      	ldr	r2, [r3, #4]
 800627a:	604a      	str	r2, [r1, #4]
 800627c:	2301      	movs	r3, #1
 800627e:	4093      	lsls	r3, r2
 8006280:	608b      	str	r3, [r1, #8]
 8006282:	4620      	mov	r0, r4
 8006284:	f001 f99e 	bl	80075c4 <_Bfree>
 8006288:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800628a:	2200      	movs	r2, #0
 800628c:	601a      	str	r2, [r3, #0]
 800628e:	1e3b      	subs	r3, r7, #0
 8006290:	bfaa      	itet	ge
 8006292:	2300      	movge	r3, #0
 8006294:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006298:	f8c8 3000 	strge.w	r3, [r8]
 800629c:	4b9a      	ldr	r3, [pc, #616]	; (8006508 <_dtoa_r+0x2d8>)
 800629e:	bfbc      	itt	lt
 80062a0:	2201      	movlt	r2, #1
 80062a2:	f8c8 2000 	strlt.w	r2, [r8]
 80062a6:	ea33 030b 	bics.w	r3, r3, fp
 80062aa:	d11b      	bne.n	80062e4 <_dtoa_r+0xb4>
 80062ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80062ae:	f242 730f 	movw	r3, #9999	; 0x270f
 80062b2:	6013      	str	r3, [r2, #0]
 80062b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80062b8:	4333      	orrs	r3, r6
 80062ba:	f000 8592 	beq.w	8006de2 <_dtoa_r+0xbb2>
 80062be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80062c0:	b963      	cbnz	r3, 80062dc <_dtoa_r+0xac>
 80062c2:	4b92      	ldr	r3, [pc, #584]	; (800650c <_dtoa_r+0x2dc>)
 80062c4:	e022      	b.n	800630c <_dtoa_r+0xdc>
 80062c6:	4b92      	ldr	r3, [pc, #584]	; (8006510 <_dtoa_r+0x2e0>)
 80062c8:	9301      	str	r3, [sp, #4]
 80062ca:	3308      	adds	r3, #8
 80062cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80062ce:	6013      	str	r3, [r2, #0]
 80062d0:	9801      	ldr	r0, [sp, #4]
 80062d2:	b013      	add	sp, #76	; 0x4c
 80062d4:	ecbd 8b04 	vpop	{d8-d9}
 80062d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062dc:	4b8b      	ldr	r3, [pc, #556]	; (800650c <_dtoa_r+0x2dc>)
 80062de:	9301      	str	r3, [sp, #4]
 80062e0:	3303      	adds	r3, #3
 80062e2:	e7f3      	b.n	80062cc <_dtoa_r+0x9c>
 80062e4:	2200      	movs	r2, #0
 80062e6:	2300      	movs	r3, #0
 80062e8:	4650      	mov	r0, sl
 80062ea:	4659      	mov	r1, fp
 80062ec:	f7fa fbf4 	bl	8000ad8 <__aeabi_dcmpeq>
 80062f0:	ec4b ab19 	vmov	d9, sl, fp
 80062f4:	4680      	mov	r8, r0
 80062f6:	b158      	cbz	r0, 8006310 <_dtoa_r+0xe0>
 80062f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80062fa:	2301      	movs	r3, #1
 80062fc:	6013      	str	r3, [r2, #0]
 80062fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006300:	2b00      	cmp	r3, #0
 8006302:	f000 856b 	beq.w	8006ddc <_dtoa_r+0xbac>
 8006306:	4883      	ldr	r0, [pc, #524]	; (8006514 <_dtoa_r+0x2e4>)
 8006308:	6018      	str	r0, [r3, #0]
 800630a:	1e43      	subs	r3, r0, #1
 800630c:	9301      	str	r3, [sp, #4]
 800630e:	e7df      	b.n	80062d0 <_dtoa_r+0xa0>
 8006310:	ec4b ab10 	vmov	d0, sl, fp
 8006314:	aa10      	add	r2, sp, #64	; 0x40
 8006316:	a911      	add	r1, sp, #68	; 0x44
 8006318:	4620      	mov	r0, r4
 800631a:	f001 fd01 	bl	8007d20 <__d2b>
 800631e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006322:	ee08 0a10 	vmov	s16, r0
 8006326:	2d00      	cmp	r5, #0
 8006328:	f000 8084 	beq.w	8006434 <_dtoa_r+0x204>
 800632c:	ee19 3a90 	vmov	r3, s19
 8006330:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006334:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006338:	4656      	mov	r6, sl
 800633a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800633e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006342:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006346:	4b74      	ldr	r3, [pc, #464]	; (8006518 <_dtoa_r+0x2e8>)
 8006348:	2200      	movs	r2, #0
 800634a:	4630      	mov	r0, r6
 800634c:	4639      	mov	r1, r7
 800634e:	f7f9 ffa3 	bl	8000298 <__aeabi_dsub>
 8006352:	a365      	add	r3, pc, #404	; (adr r3, 80064e8 <_dtoa_r+0x2b8>)
 8006354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006358:	f7fa f956 	bl	8000608 <__aeabi_dmul>
 800635c:	a364      	add	r3, pc, #400	; (adr r3, 80064f0 <_dtoa_r+0x2c0>)
 800635e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006362:	f7f9 ff9b 	bl	800029c <__adddf3>
 8006366:	4606      	mov	r6, r0
 8006368:	4628      	mov	r0, r5
 800636a:	460f      	mov	r7, r1
 800636c:	f7fa f8e2 	bl	8000534 <__aeabi_i2d>
 8006370:	a361      	add	r3, pc, #388	; (adr r3, 80064f8 <_dtoa_r+0x2c8>)
 8006372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006376:	f7fa f947 	bl	8000608 <__aeabi_dmul>
 800637a:	4602      	mov	r2, r0
 800637c:	460b      	mov	r3, r1
 800637e:	4630      	mov	r0, r6
 8006380:	4639      	mov	r1, r7
 8006382:	f7f9 ff8b 	bl	800029c <__adddf3>
 8006386:	4606      	mov	r6, r0
 8006388:	460f      	mov	r7, r1
 800638a:	f7fa fbed 	bl	8000b68 <__aeabi_d2iz>
 800638e:	2200      	movs	r2, #0
 8006390:	9000      	str	r0, [sp, #0]
 8006392:	2300      	movs	r3, #0
 8006394:	4630      	mov	r0, r6
 8006396:	4639      	mov	r1, r7
 8006398:	f7fa fba8 	bl	8000aec <__aeabi_dcmplt>
 800639c:	b150      	cbz	r0, 80063b4 <_dtoa_r+0x184>
 800639e:	9800      	ldr	r0, [sp, #0]
 80063a0:	f7fa f8c8 	bl	8000534 <__aeabi_i2d>
 80063a4:	4632      	mov	r2, r6
 80063a6:	463b      	mov	r3, r7
 80063a8:	f7fa fb96 	bl	8000ad8 <__aeabi_dcmpeq>
 80063ac:	b910      	cbnz	r0, 80063b4 <_dtoa_r+0x184>
 80063ae:	9b00      	ldr	r3, [sp, #0]
 80063b0:	3b01      	subs	r3, #1
 80063b2:	9300      	str	r3, [sp, #0]
 80063b4:	9b00      	ldr	r3, [sp, #0]
 80063b6:	2b16      	cmp	r3, #22
 80063b8:	d85a      	bhi.n	8006470 <_dtoa_r+0x240>
 80063ba:	9a00      	ldr	r2, [sp, #0]
 80063bc:	4b57      	ldr	r3, [pc, #348]	; (800651c <_dtoa_r+0x2ec>)
 80063be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c6:	ec51 0b19 	vmov	r0, r1, d9
 80063ca:	f7fa fb8f 	bl	8000aec <__aeabi_dcmplt>
 80063ce:	2800      	cmp	r0, #0
 80063d0:	d050      	beq.n	8006474 <_dtoa_r+0x244>
 80063d2:	9b00      	ldr	r3, [sp, #0]
 80063d4:	3b01      	subs	r3, #1
 80063d6:	9300      	str	r3, [sp, #0]
 80063d8:	2300      	movs	r3, #0
 80063da:	930b      	str	r3, [sp, #44]	; 0x2c
 80063dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80063de:	1b5d      	subs	r5, r3, r5
 80063e0:	1e6b      	subs	r3, r5, #1
 80063e2:	9305      	str	r3, [sp, #20]
 80063e4:	bf45      	ittet	mi
 80063e6:	f1c5 0301 	rsbmi	r3, r5, #1
 80063ea:	9304      	strmi	r3, [sp, #16]
 80063ec:	2300      	movpl	r3, #0
 80063ee:	2300      	movmi	r3, #0
 80063f0:	bf4c      	ite	mi
 80063f2:	9305      	strmi	r3, [sp, #20]
 80063f4:	9304      	strpl	r3, [sp, #16]
 80063f6:	9b00      	ldr	r3, [sp, #0]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	db3d      	blt.n	8006478 <_dtoa_r+0x248>
 80063fc:	9b05      	ldr	r3, [sp, #20]
 80063fe:	9a00      	ldr	r2, [sp, #0]
 8006400:	920a      	str	r2, [sp, #40]	; 0x28
 8006402:	4413      	add	r3, r2
 8006404:	9305      	str	r3, [sp, #20]
 8006406:	2300      	movs	r3, #0
 8006408:	9307      	str	r3, [sp, #28]
 800640a:	9b06      	ldr	r3, [sp, #24]
 800640c:	2b09      	cmp	r3, #9
 800640e:	f200 8089 	bhi.w	8006524 <_dtoa_r+0x2f4>
 8006412:	2b05      	cmp	r3, #5
 8006414:	bfc4      	itt	gt
 8006416:	3b04      	subgt	r3, #4
 8006418:	9306      	strgt	r3, [sp, #24]
 800641a:	9b06      	ldr	r3, [sp, #24]
 800641c:	f1a3 0302 	sub.w	r3, r3, #2
 8006420:	bfcc      	ite	gt
 8006422:	2500      	movgt	r5, #0
 8006424:	2501      	movle	r5, #1
 8006426:	2b03      	cmp	r3, #3
 8006428:	f200 8087 	bhi.w	800653a <_dtoa_r+0x30a>
 800642c:	e8df f003 	tbb	[pc, r3]
 8006430:	59383a2d 	.word	0x59383a2d
 8006434:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006438:	441d      	add	r5, r3
 800643a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800643e:	2b20      	cmp	r3, #32
 8006440:	bfc1      	itttt	gt
 8006442:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006446:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800644a:	fa0b f303 	lslgt.w	r3, fp, r3
 800644e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006452:	bfda      	itte	le
 8006454:	f1c3 0320 	rsble	r3, r3, #32
 8006458:	fa06 f003 	lslle.w	r0, r6, r3
 800645c:	4318      	orrgt	r0, r3
 800645e:	f7fa f859 	bl	8000514 <__aeabi_ui2d>
 8006462:	2301      	movs	r3, #1
 8006464:	4606      	mov	r6, r0
 8006466:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800646a:	3d01      	subs	r5, #1
 800646c:	930e      	str	r3, [sp, #56]	; 0x38
 800646e:	e76a      	b.n	8006346 <_dtoa_r+0x116>
 8006470:	2301      	movs	r3, #1
 8006472:	e7b2      	b.n	80063da <_dtoa_r+0x1aa>
 8006474:	900b      	str	r0, [sp, #44]	; 0x2c
 8006476:	e7b1      	b.n	80063dc <_dtoa_r+0x1ac>
 8006478:	9b04      	ldr	r3, [sp, #16]
 800647a:	9a00      	ldr	r2, [sp, #0]
 800647c:	1a9b      	subs	r3, r3, r2
 800647e:	9304      	str	r3, [sp, #16]
 8006480:	4253      	negs	r3, r2
 8006482:	9307      	str	r3, [sp, #28]
 8006484:	2300      	movs	r3, #0
 8006486:	930a      	str	r3, [sp, #40]	; 0x28
 8006488:	e7bf      	b.n	800640a <_dtoa_r+0x1da>
 800648a:	2300      	movs	r3, #0
 800648c:	9308      	str	r3, [sp, #32]
 800648e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006490:	2b00      	cmp	r3, #0
 8006492:	dc55      	bgt.n	8006540 <_dtoa_r+0x310>
 8006494:	2301      	movs	r3, #1
 8006496:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800649a:	461a      	mov	r2, r3
 800649c:	9209      	str	r2, [sp, #36]	; 0x24
 800649e:	e00c      	b.n	80064ba <_dtoa_r+0x28a>
 80064a0:	2301      	movs	r3, #1
 80064a2:	e7f3      	b.n	800648c <_dtoa_r+0x25c>
 80064a4:	2300      	movs	r3, #0
 80064a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064a8:	9308      	str	r3, [sp, #32]
 80064aa:	9b00      	ldr	r3, [sp, #0]
 80064ac:	4413      	add	r3, r2
 80064ae:	9302      	str	r3, [sp, #8]
 80064b0:	3301      	adds	r3, #1
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	9303      	str	r3, [sp, #12]
 80064b6:	bfb8      	it	lt
 80064b8:	2301      	movlt	r3, #1
 80064ba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80064bc:	2200      	movs	r2, #0
 80064be:	6042      	str	r2, [r0, #4]
 80064c0:	2204      	movs	r2, #4
 80064c2:	f102 0614 	add.w	r6, r2, #20
 80064c6:	429e      	cmp	r6, r3
 80064c8:	6841      	ldr	r1, [r0, #4]
 80064ca:	d93d      	bls.n	8006548 <_dtoa_r+0x318>
 80064cc:	4620      	mov	r0, r4
 80064ce:	f001 f839 	bl	8007544 <_Balloc>
 80064d2:	9001      	str	r0, [sp, #4]
 80064d4:	2800      	cmp	r0, #0
 80064d6:	d13b      	bne.n	8006550 <_dtoa_r+0x320>
 80064d8:	4b11      	ldr	r3, [pc, #68]	; (8006520 <_dtoa_r+0x2f0>)
 80064da:	4602      	mov	r2, r0
 80064dc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80064e0:	e6c0      	b.n	8006264 <_dtoa_r+0x34>
 80064e2:	2301      	movs	r3, #1
 80064e4:	e7df      	b.n	80064a6 <_dtoa_r+0x276>
 80064e6:	bf00      	nop
 80064e8:	636f4361 	.word	0x636f4361
 80064ec:	3fd287a7 	.word	0x3fd287a7
 80064f0:	8b60c8b3 	.word	0x8b60c8b3
 80064f4:	3fc68a28 	.word	0x3fc68a28
 80064f8:	509f79fb 	.word	0x509f79fb
 80064fc:	3fd34413 	.word	0x3fd34413
 8006500:	0800912e 	.word	0x0800912e
 8006504:	08009145 	.word	0x08009145
 8006508:	7ff00000 	.word	0x7ff00000
 800650c:	0800912a 	.word	0x0800912a
 8006510:	08009121 	.word	0x08009121
 8006514:	08008fa5 	.word	0x08008fa5
 8006518:	3ff80000 	.word	0x3ff80000
 800651c:	080092b0 	.word	0x080092b0
 8006520:	080091a0 	.word	0x080091a0
 8006524:	2501      	movs	r5, #1
 8006526:	2300      	movs	r3, #0
 8006528:	9306      	str	r3, [sp, #24]
 800652a:	9508      	str	r5, [sp, #32]
 800652c:	f04f 33ff 	mov.w	r3, #4294967295
 8006530:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006534:	2200      	movs	r2, #0
 8006536:	2312      	movs	r3, #18
 8006538:	e7b0      	b.n	800649c <_dtoa_r+0x26c>
 800653a:	2301      	movs	r3, #1
 800653c:	9308      	str	r3, [sp, #32]
 800653e:	e7f5      	b.n	800652c <_dtoa_r+0x2fc>
 8006540:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006542:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006546:	e7b8      	b.n	80064ba <_dtoa_r+0x28a>
 8006548:	3101      	adds	r1, #1
 800654a:	6041      	str	r1, [r0, #4]
 800654c:	0052      	lsls	r2, r2, #1
 800654e:	e7b8      	b.n	80064c2 <_dtoa_r+0x292>
 8006550:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006552:	9a01      	ldr	r2, [sp, #4]
 8006554:	601a      	str	r2, [r3, #0]
 8006556:	9b03      	ldr	r3, [sp, #12]
 8006558:	2b0e      	cmp	r3, #14
 800655a:	f200 809d 	bhi.w	8006698 <_dtoa_r+0x468>
 800655e:	2d00      	cmp	r5, #0
 8006560:	f000 809a 	beq.w	8006698 <_dtoa_r+0x468>
 8006564:	9b00      	ldr	r3, [sp, #0]
 8006566:	2b00      	cmp	r3, #0
 8006568:	dd32      	ble.n	80065d0 <_dtoa_r+0x3a0>
 800656a:	4ab7      	ldr	r2, [pc, #732]	; (8006848 <_dtoa_r+0x618>)
 800656c:	f003 030f 	and.w	r3, r3, #15
 8006570:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006574:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006578:	9b00      	ldr	r3, [sp, #0]
 800657a:	05d8      	lsls	r0, r3, #23
 800657c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006580:	d516      	bpl.n	80065b0 <_dtoa_r+0x380>
 8006582:	4bb2      	ldr	r3, [pc, #712]	; (800684c <_dtoa_r+0x61c>)
 8006584:	ec51 0b19 	vmov	r0, r1, d9
 8006588:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800658c:	f7fa f966 	bl	800085c <__aeabi_ddiv>
 8006590:	f007 070f 	and.w	r7, r7, #15
 8006594:	4682      	mov	sl, r0
 8006596:	468b      	mov	fp, r1
 8006598:	2503      	movs	r5, #3
 800659a:	4eac      	ldr	r6, [pc, #688]	; (800684c <_dtoa_r+0x61c>)
 800659c:	b957      	cbnz	r7, 80065b4 <_dtoa_r+0x384>
 800659e:	4642      	mov	r2, r8
 80065a0:	464b      	mov	r3, r9
 80065a2:	4650      	mov	r0, sl
 80065a4:	4659      	mov	r1, fp
 80065a6:	f7fa f959 	bl	800085c <__aeabi_ddiv>
 80065aa:	4682      	mov	sl, r0
 80065ac:	468b      	mov	fp, r1
 80065ae:	e028      	b.n	8006602 <_dtoa_r+0x3d2>
 80065b0:	2502      	movs	r5, #2
 80065b2:	e7f2      	b.n	800659a <_dtoa_r+0x36a>
 80065b4:	07f9      	lsls	r1, r7, #31
 80065b6:	d508      	bpl.n	80065ca <_dtoa_r+0x39a>
 80065b8:	4640      	mov	r0, r8
 80065ba:	4649      	mov	r1, r9
 80065bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80065c0:	f7fa f822 	bl	8000608 <__aeabi_dmul>
 80065c4:	3501      	adds	r5, #1
 80065c6:	4680      	mov	r8, r0
 80065c8:	4689      	mov	r9, r1
 80065ca:	107f      	asrs	r7, r7, #1
 80065cc:	3608      	adds	r6, #8
 80065ce:	e7e5      	b.n	800659c <_dtoa_r+0x36c>
 80065d0:	f000 809b 	beq.w	800670a <_dtoa_r+0x4da>
 80065d4:	9b00      	ldr	r3, [sp, #0]
 80065d6:	4f9d      	ldr	r7, [pc, #628]	; (800684c <_dtoa_r+0x61c>)
 80065d8:	425e      	negs	r6, r3
 80065da:	4b9b      	ldr	r3, [pc, #620]	; (8006848 <_dtoa_r+0x618>)
 80065dc:	f006 020f 	and.w	r2, r6, #15
 80065e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80065e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e8:	ec51 0b19 	vmov	r0, r1, d9
 80065ec:	f7fa f80c 	bl	8000608 <__aeabi_dmul>
 80065f0:	1136      	asrs	r6, r6, #4
 80065f2:	4682      	mov	sl, r0
 80065f4:	468b      	mov	fp, r1
 80065f6:	2300      	movs	r3, #0
 80065f8:	2502      	movs	r5, #2
 80065fa:	2e00      	cmp	r6, #0
 80065fc:	d17a      	bne.n	80066f4 <_dtoa_r+0x4c4>
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1d3      	bne.n	80065aa <_dtoa_r+0x37a>
 8006602:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006604:	2b00      	cmp	r3, #0
 8006606:	f000 8082 	beq.w	800670e <_dtoa_r+0x4de>
 800660a:	4b91      	ldr	r3, [pc, #580]	; (8006850 <_dtoa_r+0x620>)
 800660c:	2200      	movs	r2, #0
 800660e:	4650      	mov	r0, sl
 8006610:	4659      	mov	r1, fp
 8006612:	f7fa fa6b 	bl	8000aec <__aeabi_dcmplt>
 8006616:	2800      	cmp	r0, #0
 8006618:	d079      	beq.n	800670e <_dtoa_r+0x4de>
 800661a:	9b03      	ldr	r3, [sp, #12]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d076      	beq.n	800670e <_dtoa_r+0x4de>
 8006620:	9b02      	ldr	r3, [sp, #8]
 8006622:	2b00      	cmp	r3, #0
 8006624:	dd36      	ble.n	8006694 <_dtoa_r+0x464>
 8006626:	9b00      	ldr	r3, [sp, #0]
 8006628:	4650      	mov	r0, sl
 800662a:	4659      	mov	r1, fp
 800662c:	1e5f      	subs	r7, r3, #1
 800662e:	2200      	movs	r2, #0
 8006630:	4b88      	ldr	r3, [pc, #544]	; (8006854 <_dtoa_r+0x624>)
 8006632:	f7f9 ffe9 	bl	8000608 <__aeabi_dmul>
 8006636:	9e02      	ldr	r6, [sp, #8]
 8006638:	4682      	mov	sl, r0
 800663a:	468b      	mov	fp, r1
 800663c:	3501      	adds	r5, #1
 800663e:	4628      	mov	r0, r5
 8006640:	f7f9 ff78 	bl	8000534 <__aeabi_i2d>
 8006644:	4652      	mov	r2, sl
 8006646:	465b      	mov	r3, fp
 8006648:	f7f9 ffde 	bl	8000608 <__aeabi_dmul>
 800664c:	4b82      	ldr	r3, [pc, #520]	; (8006858 <_dtoa_r+0x628>)
 800664e:	2200      	movs	r2, #0
 8006650:	f7f9 fe24 	bl	800029c <__adddf3>
 8006654:	46d0      	mov	r8, sl
 8006656:	46d9      	mov	r9, fp
 8006658:	4682      	mov	sl, r0
 800665a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800665e:	2e00      	cmp	r6, #0
 8006660:	d158      	bne.n	8006714 <_dtoa_r+0x4e4>
 8006662:	4b7e      	ldr	r3, [pc, #504]	; (800685c <_dtoa_r+0x62c>)
 8006664:	2200      	movs	r2, #0
 8006666:	4640      	mov	r0, r8
 8006668:	4649      	mov	r1, r9
 800666a:	f7f9 fe15 	bl	8000298 <__aeabi_dsub>
 800666e:	4652      	mov	r2, sl
 8006670:	465b      	mov	r3, fp
 8006672:	4680      	mov	r8, r0
 8006674:	4689      	mov	r9, r1
 8006676:	f7fa fa57 	bl	8000b28 <__aeabi_dcmpgt>
 800667a:	2800      	cmp	r0, #0
 800667c:	f040 8295 	bne.w	8006baa <_dtoa_r+0x97a>
 8006680:	4652      	mov	r2, sl
 8006682:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006686:	4640      	mov	r0, r8
 8006688:	4649      	mov	r1, r9
 800668a:	f7fa fa2f 	bl	8000aec <__aeabi_dcmplt>
 800668e:	2800      	cmp	r0, #0
 8006690:	f040 8289 	bne.w	8006ba6 <_dtoa_r+0x976>
 8006694:	ec5b ab19 	vmov	sl, fp, d9
 8006698:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800669a:	2b00      	cmp	r3, #0
 800669c:	f2c0 8148 	blt.w	8006930 <_dtoa_r+0x700>
 80066a0:	9a00      	ldr	r2, [sp, #0]
 80066a2:	2a0e      	cmp	r2, #14
 80066a4:	f300 8144 	bgt.w	8006930 <_dtoa_r+0x700>
 80066a8:	4b67      	ldr	r3, [pc, #412]	; (8006848 <_dtoa_r+0x618>)
 80066aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80066b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	f280 80d5 	bge.w	8006864 <_dtoa_r+0x634>
 80066ba:	9b03      	ldr	r3, [sp, #12]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	f300 80d1 	bgt.w	8006864 <_dtoa_r+0x634>
 80066c2:	f040 826f 	bne.w	8006ba4 <_dtoa_r+0x974>
 80066c6:	4b65      	ldr	r3, [pc, #404]	; (800685c <_dtoa_r+0x62c>)
 80066c8:	2200      	movs	r2, #0
 80066ca:	4640      	mov	r0, r8
 80066cc:	4649      	mov	r1, r9
 80066ce:	f7f9 ff9b 	bl	8000608 <__aeabi_dmul>
 80066d2:	4652      	mov	r2, sl
 80066d4:	465b      	mov	r3, fp
 80066d6:	f7fa fa1d 	bl	8000b14 <__aeabi_dcmpge>
 80066da:	9e03      	ldr	r6, [sp, #12]
 80066dc:	4637      	mov	r7, r6
 80066de:	2800      	cmp	r0, #0
 80066e0:	f040 8245 	bne.w	8006b6e <_dtoa_r+0x93e>
 80066e4:	9d01      	ldr	r5, [sp, #4]
 80066e6:	2331      	movs	r3, #49	; 0x31
 80066e8:	f805 3b01 	strb.w	r3, [r5], #1
 80066ec:	9b00      	ldr	r3, [sp, #0]
 80066ee:	3301      	adds	r3, #1
 80066f0:	9300      	str	r3, [sp, #0]
 80066f2:	e240      	b.n	8006b76 <_dtoa_r+0x946>
 80066f4:	07f2      	lsls	r2, r6, #31
 80066f6:	d505      	bpl.n	8006704 <_dtoa_r+0x4d4>
 80066f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066fc:	f7f9 ff84 	bl	8000608 <__aeabi_dmul>
 8006700:	3501      	adds	r5, #1
 8006702:	2301      	movs	r3, #1
 8006704:	1076      	asrs	r6, r6, #1
 8006706:	3708      	adds	r7, #8
 8006708:	e777      	b.n	80065fa <_dtoa_r+0x3ca>
 800670a:	2502      	movs	r5, #2
 800670c:	e779      	b.n	8006602 <_dtoa_r+0x3d2>
 800670e:	9f00      	ldr	r7, [sp, #0]
 8006710:	9e03      	ldr	r6, [sp, #12]
 8006712:	e794      	b.n	800663e <_dtoa_r+0x40e>
 8006714:	9901      	ldr	r1, [sp, #4]
 8006716:	4b4c      	ldr	r3, [pc, #304]	; (8006848 <_dtoa_r+0x618>)
 8006718:	4431      	add	r1, r6
 800671a:	910d      	str	r1, [sp, #52]	; 0x34
 800671c:	9908      	ldr	r1, [sp, #32]
 800671e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006722:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006726:	2900      	cmp	r1, #0
 8006728:	d043      	beq.n	80067b2 <_dtoa_r+0x582>
 800672a:	494d      	ldr	r1, [pc, #308]	; (8006860 <_dtoa_r+0x630>)
 800672c:	2000      	movs	r0, #0
 800672e:	f7fa f895 	bl	800085c <__aeabi_ddiv>
 8006732:	4652      	mov	r2, sl
 8006734:	465b      	mov	r3, fp
 8006736:	f7f9 fdaf 	bl	8000298 <__aeabi_dsub>
 800673a:	9d01      	ldr	r5, [sp, #4]
 800673c:	4682      	mov	sl, r0
 800673e:	468b      	mov	fp, r1
 8006740:	4649      	mov	r1, r9
 8006742:	4640      	mov	r0, r8
 8006744:	f7fa fa10 	bl	8000b68 <__aeabi_d2iz>
 8006748:	4606      	mov	r6, r0
 800674a:	f7f9 fef3 	bl	8000534 <__aeabi_i2d>
 800674e:	4602      	mov	r2, r0
 8006750:	460b      	mov	r3, r1
 8006752:	4640      	mov	r0, r8
 8006754:	4649      	mov	r1, r9
 8006756:	f7f9 fd9f 	bl	8000298 <__aeabi_dsub>
 800675a:	3630      	adds	r6, #48	; 0x30
 800675c:	f805 6b01 	strb.w	r6, [r5], #1
 8006760:	4652      	mov	r2, sl
 8006762:	465b      	mov	r3, fp
 8006764:	4680      	mov	r8, r0
 8006766:	4689      	mov	r9, r1
 8006768:	f7fa f9c0 	bl	8000aec <__aeabi_dcmplt>
 800676c:	2800      	cmp	r0, #0
 800676e:	d163      	bne.n	8006838 <_dtoa_r+0x608>
 8006770:	4642      	mov	r2, r8
 8006772:	464b      	mov	r3, r9
 8006774:	4936      	ldr	r1, [pc, #216]	; (8006850 <_dtoa_r+0x620>)
 8006776:	2000      	movs	r0, #0
 8006778:	f7f9 fd8e 	bl	8000298 <__aeabi_dsub>
 800677c:	4652      	mov	r2, sl
 800677e:	465b      	mov	r3, fp
 8006780:	f7fa f9b4 	bl	8000aec <__aeabi_dcmplt>
 8006784:	2800      	cmp	r0, #0
 8006786:	f040 80b5 	bne.w	80068f4 <_dtoa_r+0x6c4>
 800678a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800678c:	429d      	cmp	r5, r3
 800678e:	d081      	beq.n	8006694 <_dtoa_r+0x464>
 8006790:	4b30      	ldr	r3, [pc, #192]	; (8006854 <_dtoa_r+0x624>)
 8006792:	2200      	movs	r2, #0
 8006794:	4650      	mov	r0, sl
 8006796:	4659      	mov	r1, fp
 8006798:	f7f9 ff36 	bl	8000608 <__aeabi_dmul>
 800679c:	4b2d      	ldr	r3, [pc, #180]	; (8006854 <_dtoa_r+0x624>)
 800679e:	4682      	mov	sl, r0
 80067a0:	468b      	mov	fp, r1
 80067a2:	4640      	mov	r0, r8
 80067a4:	4649      	mov	r1, r9
 80067a6:	2200      	movs	r2, #0
 80067a8:	f7f9 ff2e 	bl	8000608 <__aeabi_dmul>
 80067ac:	4680      	mov	r8, r0
 80067ae:	4689      	mov	r9, r1
 80067b0:	e7c6      	b.n	8006740 <_dtoa_r+0x510>
 80067b2:	4650      	mov	r0, sl
 80067b4:	4659      	mov	r1, fp
 80067b6:	f7f9 ff27 	bl	8000608 <__aeabi_dmul>
 80067ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067bc:	9d01      	ldr	r5, [sp, #4]
 80067be:	930f      	str	r3, [sp, #60]	; 0x3c
 80067c0:	4682      	mov	sl, r0
 80067c2:	468b      	mov	fp, r1
 80067c4:	4649      	mov	r1, r9
 80067c6:	4640      	mov	r0, r8
 80067c8:	f7fa f9ce 	bl	8000b68 <__aeabi_d2iz>
 80067cc:	4606      	mov	r6, r0
 80067ce:	f7f9 feb1 	bl	8000534 <__aeabi_i2d>
 80067d2:	3630      	adds	r6, #48	; 0x30
 80067d4:	4602      	mov	r2, r0
 80067d6:	460b      	mov	r3, r1
 80067d8:	4640      	mov	r0, r8
 80067da:	4649      	mov	r1, r9
 80067dc:	f7f9 fd5c 	bl	8000298 <__aeabi_dsub>
 80067e0:	f805 6b01 	strb.w	r6, [r5], #1
 80067e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067e6:	429d      	cmp	r5, r3
 80067e8:	4680      	mov	r8, r0
 80067ea:	4689      	mov	r9, r1
 80067ec:	f04f 0200 	mov.w	r2, #0
 80067f0:	d124      	bne.n	800683c <_dtoa_r+0x60c>
 80067f2:	4b1b      	ldr	r3, [pc, #108]	; (8006860 <_dtoa_r+0x630>)
 80067f4:	4650      	mov	r0, sl
 80067f6:	4659      	mov	r1, fp
 80067f8:	f7f9 fd50 	bl	800029c <__adddf3>
 80067fc:	4602      	mov	r2, r0
 80067fe:	460b      	mov	r3, r1
 8006800:	4640      	mov	r0, r8
 8006802:	4649      	mov	r1, r9
 8006804:	f7fa f990 	bl	8000b28 <__aeabi_dcmpgt>
 8006808:	2800      	cmp	r0, #0
 800680a:	d173      	bne.n	80068f4 <_dtoa_r+0x6c4>
 800680c:	4652      	mov	r2, sl
 800680e:	465b      	mov	r3, fp
 8006810:	4913      	ldr	r1, [pc, #76]	; (8006860 <_dtoa_r+0x630>)
 8006812:	2000      	movs	r0, #0
 8006814:	f7f9 fd40 	bl	8000298 <__aeabi_dsub>
 8006818:	4602      	mov	r2, r0
 800681a:	460b      	mov	r3, r1
 800681c:	4640      	mov	r0, r8
 800681e:	4649      	mov	r1, r9
 8006820:	f7fa f964 	bl	8000aec <__aeabi_dcmplt>
 8006824:	2800      	cmp	r0, #0
 8006826:	f43f af35 	beq.w	8006694 <_dtoa_r+0x464>
 800682a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800682c:	1e6b      	subs	r3, r5, #1
 800682e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006830:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006834:	2b30      	cmp	r3, #48	; 0x30
 8006836:	d0f8      	beq.n	800682a <_dtoa_r+0x5fa>
 8006838:	9700      	str	r7, [sp, #0]
 800683a:	e049      	b.n	80068d0 <_dtoa_r+0x6a0>
 800683c:	4b05      	ldr	r3, [pc, #20]	; (8006854 <_dtoa_r+0x624>)
 800683e:	f7f9 fee3 	bl	8000608 <__aeabi_dmul>
 8006842:	4680      	mov	r8, r0
 8006844:	4689      	mov	r9, r1
 8006846:	e7bd      	b.n	80067c4 <_dtoa_r+0x594>
 8006848:	080092b0 	.word	0x080092b0
 800684c:	08009288 	.word	0x08009288
 8006850:	3ff00000 	.word	0x3ff00000
 8006854:	40240000 	.word	0x40240000
 8006858:	401c0000 	.word	0x401c0000
 800685c:	40140000 	.word	0x40140000
 8006860:	3fe00000 	.word	0x3fe00000
 8006864:	9d01      	ldr	r5, [sp, #4]
 8006866:	4656      	mov	r6, sl
 8006868:	465f      	mov	r7, fp
 800686a:	4642      	mov	r2, r8
 800686c:	464b      	mov	r3, r9
 800686e:	4630      	mov	r0, r6
 8006870:	4639      	mov	r1, r7
 8006872:	f7f9 fff3 	bl	800085c <__aeabi_ddiv>
 8006876:	f7fa f977 	bl	8000b68 <__aeabi_d2iz>
 800687a:	4682      	mov	sl, r0
 800687c:	f7f9 fe5a 	bl	8000534 <__aeabi_i2d>
 8006880:	4642      	mov	r2, r8
 8006882:	464b      	mov	r3, r9
 8006884:	f7f9 fec0 	bl	8000608 <__aeabi_dmul>
 8006888:	4602      	mov	r2, r0
 800688a:	460b      	mov	r3, r1
 800688c:	4630      	mov	r0, r6
 800688e:	4639      	mov	r1, r7
 8006890:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006894:	f7f9 fd00 	bl	8000298 <__aeabi_dsub>
 8006898:	f805 6b01 	strb.w	r6, [r5], #1
 800689c:	9e01      	ldr	r6, [sp, #4]
 800689e:	9f03      	ldr	r7, [sp, #12]
 80068a0:	1bae      	subs	r6, r5, r6
 80068a2:	42b7      	cmp	r7, r6
 80068a4:	4602      	mov	r2, r0
 80068a6:	460b      	mov	r3, r1
 80068a8:	d135      	bne.n	8006916 <_dtoa_r+0x6e6>
 80068aa:	f7f9 fcf7 	bl	800029c <__adddf3>
 80068ae:	4642      	mov	r2, r8
 80068b0:	464b      	mov	r3, r9
 80068b2:	4606      	mov	r6, r0
 80068b4:	460f      	mov	r7, r1
 80068b6:	f7fa f937 	bl	8000b28 <__aeabi_dcmpgt>
 80068ba:	b9d0      	cbnz	r0, 80068f2 <_dtoa_r+0x6c2>
 80068bc:	4642      	mov	r2, r8
 80068be:	464b      	mov	r3, r9
 80068c0:	4630      	mov	r0, r6
 80068c2:	4639      	mov	r1, r7
 80068c4:	f7fa f908 	bl	8000ad8 <__aeabi_dcmpeq>
 80068c8:	b110      	cbz	r0, 80068d0 <_dtoa_r+0x6a0>
 80068ca:	f01a 0f01 	tst.w	sl, #1
 80068ce:	d110      	bne.n	80068f2 <_dtoa_r+0x6c2>
 80068d0:	4620      	mov	r0, r4
 80068d2:	ee18 1a10 	vmov	r1, s16
 80068d6:	f000 fe75 	bl	80075c4 <_Bfree>
 80068da:	2300      	movs	r3, #0
 80068dc:	9800      	ldr	r0, [sp, #0]
 80068de:	702b      	strb	r3, [r5, #0]
 80068e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068e2:	3001      	adds	r0, #1
 80068e4:	6018      	str	r0, [r3, #0]
 80068e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	f43f acf1 	beq.w	80062d0 <_dtoa_r+0xa0>
 80068ee:	601d      	str	r5, [r3, #0]
 80068f0:	e4ee      	b.n	80062d0 <_dtoa_r+0xa0>
 80068f2:	9f00      	ldr	r7, [sp, #0]
 80068f4:	462b      	mov	r3, r5
 80068f6:	461d      	mov	r5, r3
 80068f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80068fc:	2a39      	cmp	r2, #57	; 0x39
 80068fe:	d106      	bne.n	800690e <_dtoa_r+0x6de>
 8006900:	9a01      	ldr	r2, [sp, #4]
 8006902:	429a      	cmp	r2, r3
 8006904:	d1f7      	bne.n	80068f6 <_dtoa_r+0x6c6>
 8006906:	9901      	ldr	r1, [sp, #4]
 8006908:	2230      	movs	r2, #48	; 0x30
 800690a:	3701      	adds	r7, #1
 800690c:	700a      	strb	r2, [r1, #0]
 800690e:	781a      	ldrb	r2, [r3, #0]
 8006910:	3201      	adds	r2, #1
 8006912:	701a      	strb	r2, [r3, #0]
 8006914:	e790      	b.n	8006838 <_dtoa_r+0x608>
 8006916:	4ba6      	ldr	r3, [pc, #664]	; (8006bb0 <_dtoa_r+0x980>)
 8006918:	2200      	movs	r2, #0
 800691a:	f7f9 fe75 	bl	8000608 <__aeabi_dmul>
 800691e:	2200      	movs	r2, #0
 8006920:	2300      	movs	r3, #0
 8006922:	4606      	mov	r6, r0
 8006924:	460f      	mov	r7, r1
 8006926:	f7fa f8d7 	bl	8000ad8 <__aeabi_dcmpeq>
 800692a:	2800      	cmp	r0, #0
 800692c:	d09d      	beq.n	800686a <_dtoa_r+0x63a>
 800692e:	e7cf      	b.n	80068d0 <_dtoa_r+0x6a0>
 8006930:	9a08      	ldr	r2, [sp, #32]
 8006932:	2a00      	cmp	r2, #0
 8006934:	f000 80d7 	beq.w	8006ae6 <_dtoa_r+0x8b6>
 8006938:	9a06      	ldr	r2, [sp, #24]
 800693a:	2a01      	cmp	r2, #1
 800693c:	f300 80ba 	bgt.w	8006ab4 <_dtoa_r+0x884>
 8006940:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006942:	2a00      	cmp	r2, #0
 8006944:	f000 80b2 	beq.w	8006aac <_dtoa_r+0x87c>
 8006948:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800694c:	9e07      	ldr	r6, [sp, #28]
 800694e:	9d04      	ldr	r5, [sp, #16]
 8006950:	9a04      	ldr	r2, [sp, #16]
 8006952:	441a      	add	r2, r3
 8006954:	9204      	str	r2, [sp, #16]
 8006956:	9a05      	ldr	r2, [sp, #20]
 8006958:	2101      	movs	r1, #1
 800695a:	441a      	add	r2, r3
 800695c:	4620      	mov	r0, r4
 800695e:	9205      	str	r2, [sp, #20]
 8006960:	f000 ff32 	bl	80077c8 <__i2b>
 8006964:	4607      	mov	r7, r0
 8006966:	2d00      	cmp	r5, #0
 8006968:	dd0c      	ble.n	8006984 <_dtoa_r+0x754>
 800696a:	9b05      	ldr	r3, [sp, #20]
 800696c:	2b00      	cmp	r3, #0
 800696e:	dd09      	ble.n	8006984 <_dtoa_r+0x754>
 8006970:	42ab      	cmp	r3, r5
 8006972:	9a04      	ldr	r2, [sp, #16]
 8006974:	bfa8      	it	ge
 8006976:	462b      	movge	r3, r5
 8006978:	1ad2      	subs	r2, r2, r3
 800697a:	9204      	str	r2, [sp, #16]
 800697c:	9a05      	ldr	r2, [sp, #20]
 800697e:	1aed      	subs	r5, r5, r3
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	9305      	str	r3, [sp, #20]
 8006984:	9b07      	ldr	r3, [sp, #28]
 8006986:	b31b      	cbz	r3, 80069d0 <_dtoa_r+0x7a0>
 8006988:	9b08      	ldr	r3, [sp, #32]
 800698a:	2b00      	cmp	r3, #0
 800698c:	f000 80af 	beq.w	8006aee <_dtoa_r+0x8be>
 8006990:	2e00      	cmp	r6, #0
 8006992:	dd13      	ble.n	80069bc <_dtoa_r+0x78c>
 8006994:	4639      	mov	r1, r7
 8006996:	4632      	mov	r2, r6
 8006998:	4620      	mov	r0, r4
 800699a:	f000 ffd5 	bl	8007948 <__pow5mult>
 800699e:	ee18 2a10 	vmov	r2, s16
 80069a2:	4601      	mov	r1, r0
 80069a4:	4607      	mov	r7, r0
 80069a6:	4620      	mov	r0, r4
 80069a8:	f000 ff24 	bl	80077f4 <__multiply>
 80069ac:	ee18 1a10 	vmov	r1, s16
 80069b0:	4680      	mov	r8, r0
 80069b2:	4620      	mov	r0, r4
 80069b4:	f000 fe06 	bl	80075c4 <_Bfree>
 80069b8:	ee08 8a10 	vmov	s16, r8
 80069bc:	9b07      	ldr	r3, [sp, #28]
 80069be:	1b9a      	subs	r2, r3, r6
 80069c0:	d006      	beq.n	80069d0 <_dtoa_r+0x7a0>
 80069c2:	ee18 1a10 	vmov	r1, s16
 80069c6:	4620      	mov	r0, r4
 80069c8:	f000 ffbe 	bl	8007948 <__pow5mult>
 80069cc:	ee08 0a10 	vmov	s16, r0
 80069d0:	2101      	movs	r1, #1
 80069d2:	4620      	mov	r0, r4
 80069d4:	f000 fef8 	bl	80077c8 <__i2b>
 80069d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069da:	2b00      	cmp	r3, #0
 80069dc:	4606      	mov	r6, r0
 80069de:	f340 8088 	ble.w	8006af2 <_dtoa_r+0x8c2>
 80069e2:	461a      	mov	r2, r3
 80069e4:	4601      	mov	r1, r0
 80069e6:	4620      	mov	r0, r4
 80069e8:	f000 ffae 	bl	8007948 <__pow5mult>
 80069ec:	9b06      	ldr	r3, [sp, #24]
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	4606      	mov	r6, r0
 80069f2:	f340 8081 	ble.w	8006af8 <_dtoa_r+0x8c8>
 80069f6:	f04f 0800 	mov.w	r8, #0
 80069fa:	6933      	ldr	r3, [r6, #16]
 80069fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006a00:	6918      	ldr	r0, [r3, #16]
 8006a02:	f000 fe91 	bl	8007728 <__hi0bits>
 8006a06:	f1c0 0020 	rsb	r0, r0, #32
 8006a0a:	9b05      	ldr	r3, [sp, #20]
 8006a0c:	4418      	add	r0, r3
 8006a0e:	f010 001f 	ands.w	r0, r0, #31
 8006a12:	f000 8092 	beq.w	8006b3a <_dtoa_r+0x90a>
 8006a16:	f1c0 0320 	rsb	r3, r0, #32
 8006a1a:	2b04      	cmp	r3, #4
 8006a1c:	f340 808a 	ble.w	8006b34 <_dtoa_r+0x904>
 8006a20:	f1c0 001c 	rsb	r0, r0, #28
 8006a24:	9b04      	ldr	r3, [sp, #16]
 8006a26:	4403      	add	r3, r0
 8006a28:	9304      	str	r3, [sp, #16]
 8006a2a:	9b05      	ldr	r3, [sp, #20]
 8006a2c:	4403      	add	r3, r0
 8006a2e:	4405      	add	r5, r0
 8006a30:	9305      	str	r3, [sp, #20]
 8006a32:	9b04      	ldr	r3, [sp, #16]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	dd07      	ble.n	8006a48 <_dtoa_r+0x818>
 8006a38:	ee18 1a10 	vmov	r1, s16
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	4620      	mov	r0, r4
 8006a40:	f000 ffdc 	bl	80079fc <__lshift>
 8006a44:	ee08 0a10 	vmov	s16, r0
 8006a48:	9b05      	ldr	r3, [sp, #20]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	dd05      	ble.n	8006a5a <_dtoa_r+0x82a>
 8006a4e:	4631      	mov	r1, r6
 8006a50:	461a      	mov	r2, r3
 8006a52:	4620      	mov	r0, r4
 8006a54:	f000 ffd2 	bl	80079fc <__lshift>
 8006a58:	4606      	mov	r6, r0
 8006a5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d06e      	beq.n	8006b3e <_dtoa_r+0x90e>
 8006a60:	ee18 0a10 	vmov	r0, s16
 8006a64:	4631      	mov	r1, r6
 8006a66:	f001 f839 	bl	8007adc <__mcmp>
 8006a6a:	2800      	cmp	r0, #0
 8006a6c:	da67      	bge.n	8006b3e <_dtoa_r+0x90e>
 8006a6e:	9b00      	ldr	r3, [sp, #0]
 8006a70:	3b01      	subs	r3, #1
 8006a72:	ee18 1a10 	vmov	r1, s16
 8006a76:	9300      	str	r3, [sp, #0]
 8006a78:	220a      	movs	r2, #10
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	4620      	mov	r0, r4
 8006a7e:	f000 fdc3 	bl	8007608 <__multadd>
 8006a82:	9b08      	ldr	r3, [sp, #32]
 8006a84:	ee08 0a10 	vmov	s16, r0
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	f000 81b1 	beq.w	8006df0 <_dtoa_r+0xbc0>
 8006a8e:	2300      	movs	r3, #0
 8006a90:	4639      	mov	r1, r7
 8006a92:	220a      	movs	r2, #10
 8006a94:	4620      	mov	r0, r4
 8006a96:	f000 fdb7 	bl	8007608 <__multadd>
 8006a9a:	9b02      	ldr	r3, [sp, #8]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	4607      	mov	r7, r0
 8006aa0:	f300 808e 	bgt.w	8006bc0 <_dtoa_r+0x990>
 8006aa4:	9b06      	ldr	r3, [sp, #24]
 8006aa6:	2b02      	cmp	r3, #2
 8006aa8:	dc51      	bgt.n	8006b4e <_dtoa_r+0x91e>
 8006aaa:	e089      	b.n	8006bc0 <_dtoa_r+0x990>
 8006aac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006aae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006ab2:	e74b      	b.n	800694c <_dtoa_r+0x71c>
 8006ab4:	9b03      	ldr	r3, [sp, #12]
 8006ab6:	1e5e      	subs	r6, r3, #1
 8006ab8:	9b07      	ldr	r3, [sp, #28]
 8006aba:	42b3      	cmp	r3, r6
 8006abc:	bfbf      	itttt	lt
 8006abe:	9b07      	ldrlt	r3, [sp, #28]
 8006ac0:	9607      	strlt	r6, [sp, #28]
 8006ac2:	1af2      	sublt	r2, r6, r3
 8006ac4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006ac6:	bfb6      	itet	lt
 8006ac8:	189b      	addlt	r3, r3, r2
 8006aca:	1b9e      	subge	r6, r3, r6
 8006acc:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006ace:	9b03      	ldr	r3, [sp, #12]
 8006ad0:	bfb8      	it	lt
 8006ad2:	2600      	movlt	r6, #0
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	bfb7      	itett	lt
 8006ad8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006adc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006ae0:	1a9d      	sublt	r5, r3, r2
 8006ae2:	2300      	movlt	r3, #0
 8006ae4:	e734      	b.n	8006950 <_dtoa_r+0x720>
 8006ae6:	9e07      	ldr	r6, [sp, #28]
 8006ae8:	9d04      	ldr	r5, [sp, #16]
 8006aea:	9f08      	ldr	r7, [sp, #32]
 8006aec:	e73b      	b.n	8006966 <_dtoa_r+0x736>
 8006aee:	9a07      	ldr	r2, [sp, #28]
 8006af0:	e767      	b.n	80069c2 <_dtoa_r+0x792>
 8006af2:	9b06      	ldr	r3, [sp, #24]
 8006af4:	2b01      	cmp	r3, #1
 8006af6:	dc18      	bgt.n	8006b2a <_dtoa_r+0x8fa>
 8006af8:	f1ba 0f00 	cmp.w	sl, #0
 8006afc:	d115      	bne.n	8006b2a <_dtoa_r+0x8fa>
 8006afe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006b02:	b993      	cbnz	r3, 8006b2a <_dtoa_r+0x8fa>
 8006b04:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006b08:	0d1b      	lsrs	r3, r3, #20
 8006b0a:	051b      	lsls	r3, r3, #20
 8006b0c:	b183      	cbz	r3, 8006b30 <_dtoa_r+0x900>
 8006b0e:	9b04      	ldr	r3, [sp, #16]
 8006b10:	3301      	adds	r3, #1
 8006b12:	9304      	str	r3, [sp, #16]
 8006b14:	9b05      	ldr	r3, [sp, #20]
 8006b16:	3301      	adds	r3, #1
 8006b18:	9305      	str	r3, [sp, #20]
 8006b1a:	f04f 0801 	mov.w	r8, #1
 8006b1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	f47f af6a 	bne.w	80069fa <_dtoa_r+0x7ca>
 8006b26:	2001      	movs	r0, #1
 8006b28:	e76f      	b.n	8006a0a <_dtoa_r+0x7da>
 8006b2a:	f04f 0800 	mov.w	r8, #0
 8006b2e:	e7f6      	b.n	8006b1e <_dtoa_r+0x8ee>
 8006b30:	4698      	mov	r8, r3
 8006b32:	e7f4      	b.n	8006b1e <_dtoa_r+0x8ee>
 8006b34:	f43f af7d 	beq.w	8006a32 <_dtoa_r+0x802>
 8006b38:	4618      	mov	r0, r3
 8006b3a:	301c      	adds	r0, #28
 8006b3c:	e772      	b.n	8006a24 <_dtoa_r+0x7f4>
 8006b3e:	9b03      	ldr	r3, [sp, #12]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	dc37      	bgt.n	8006bb4 <_dtoa_r+0x984>
 8006b44:	9b06      	ldr	r3, [sp, #24]
 8006b46:	2b02      	cmp	r3, #2
 8006b48:	dd34      	ble.n	8006bb4 <_dtoa_r+0x984>
 8006b4a:	9b03      	ldr	r3, [sp, #12]
 8006b4c:	9302      	str	r3, [sp, #8]
 8006b4e:	9b02      	ldr	r3, [sp, #8]
 8006b50:	b96b      	cbnz	r3, 8006b6e <_dtoa_r+0x93e>
 8006b52:	4631      	mov	r1, r6
 8006b54:	2205      	movs	r2, #5
 8006b56:	4620      	mov	r0, r4
 8006b58:	f000 fd56 	bl	8007608 <__multadd>
 8006b5c:	4601      	mov	r1, r0
 8006b5e:	4606      	mov	r6, r0
 8006b60:	ee18 0a10 	vmov	r0, s16
 8006b64:	f000 ffba 	bl	8007adc <__mcmp>
 8006b68:	2800      	cmp	r0, #0
 8006b6a:	f73f adbb 	bgt.w	80066e4 <_dtoa_r+0x4b4>
 8006b6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b70:	9d01      	ldr	r5, [sp, #4]
 8006b72:	43db      	mvns	r3, r3
 8006b74:	9300      	str	r3, [sp, #0]
 8006b76:	f04f 0800 	mov.w	r8, #0
 8006b7a:	4631      	mov	r1, r6
 8006b7c:	4620      	mov	r0, r4
 8006b7e:	f000 fd21 	bl	80075c4 <_Bfree>
 8006b82:	2f00      	cmp	r7, #0
 8006b84:	f43f aea4 	beq.w	80068d0 <_dtoa_r+0x6a0>
 8006b88:	f1b8 0f00 	cmp.w	r8, #0
 8006b8c:	d005      	beq.n	8006b9a <_dtoa_r+0x96a>
 8006b8e:	45b8      	cmp	r8, r7
 8006b90:	d003      	beq.n	8006b9a <_dtoa_r+0x96a>
 8006b92:	4641      	mov	r1, r8
 8006b94:	4620      	mov	r0, r4
 8006b96:	f000 fd15 	bl	80075c4 <_Bfree>
 8006b9a:	4639      	mov	r1, r7
 8006b9c:	4620      	mov	r0, r4
 8006b9e:	f000 fd11 	bl	80075c4 <_Bfree>
 8006ba2:	e695      	b.n	80068d0 <_dtoa_r+0x6a0>
 8006ba4:	2600      	movs	r6, #0
 8006ba6:	4637      	mov	r7, r6
 8006ba8:	e7e1      	b.n	8006b6e <_dtoa_r+0x93e>
 8006baa:	9700      	str	r7, [sp, #0]
 8006bac:	4637      	mov	r7, r6
 8006bae:	e599      	b.n	80066e4 <_dtoa_r+0x4b4>
 8006bb0:	40240000 	.word	0x40240000
 8006bb4:	9b08      	ldr	r3, [sp, #32]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	f000 80ca 	beq.w	8006d50 <_dtoa_r+0xb20>
 8006bbc:	9b03      	ldr	r3, [sp, #12]
 8006bbe:	9302      	str	r3, [sp, #8]
 8006bc0:	2d00      	cmp	r5, #0
 8006bc2:	dd05      	ble.n	8006bd0 <_dtoa_r+0x9a0>
 8006bc4:	4639      	mov	r1, r7
 8006bc6:	462a      	mov	r2, r5
 8006bc8:	4620      	mov	r0, r4
 8006bca:	f000 ff17 	bl	80079fc <__lshift>
 8006bce:	4607      	mov	r7, r0
 8006bd0:	f1b8 0f00 	cmp.w	r8, #0
 8006bd4:	d05b      	beq.n	8006c8e <_dtoa_r+0xa5e>
 8006bd6:	6879      	ldr	r1, [r7, #4]
 8006bd8:	4620      	mov	r0, r4
 8006bda:	f000 fcb3 	bl	8007544 <_Balloc>
 8006bde:	4605      	mov	r5, r0
 8006be0:	b928      	cbnz	r0, 8006bee <_dtoa_r+0x9be>
 8006be2:	4b87      	ldr	r3, [pc, #540]	; (8006e00 <_dtoa_r+0xbd0>)
 8006be4:	4602      	mov	r2, r0
 8006be6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006bea:	f7ff bb3b 	b.w	8006264 <_dtoa_r+0x34>
 8006bee:	693a      	ldr	r2, [r7, #16]
 8006bf0:	3202      	adds	r2, #2
 8006bf2:	0092      	lsls	r2, r2, #2
 8006bf4:	f107 010c 	add.w	r1, r7, #12
 8006bf8:	300c      	adds	r0, #12
 8006bfa:	f000 fc95 	bl	8007528 <memcpy>
 8006bfe:	2201      	movs	r2, #1
 8006c00:	4629      	mov	r1, r5
 8006c02:	4620      	mov	r0, r4
 8006c04:	f000 fefa 	bl	80079fc <__lshift>
 8006c08:	9b01      	ldr	r3, [sp, #4]
 8006c0a:	f103 0901 	add.w	r9, r3, #1
 8006c0e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006c12:	4413      	add	r3, r2
 8006c14:	9305      	str	r3, [sp, #20]
 8006c16:	f00a 0301 	and.w	r3, sl, #1
 8006c1a:	46b8      	mov	r8, r7
 8006c1c:	9304      	str	r3, [sp, #16]
 8006c1e:	4607      	mov	r7, r0
 8006c20:	4631      	mov	r1, r6
 8006c22:	ee18 0a10 	vmov	r0, s16
 8006c26:	f7ff fa77 	bl	8006118 <quorem>
 8006c2a:	4641      	mov	r1, r8
 8006c2c:	9002      	str	r0, [sp, #8]
 8006c2e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006c32:	ee18 0a10 	vmov	r0, s16
 8006c36:	f000 ff51 	bl	8007adc <__mcmp>
 8006c3a:	463a      	mov	r2, r7
 8006c3c:	9003      	str	r0, [sp, #12]
 8006c3e:	4631      	mov	r1, r6
 8006c40:	4620      	mov	r0, r4
 8006c42:	f000 ff67 	bl	8007b14 <__mdiff>
 8006c46:	68c2      	ldr	r2, [r0, #12]
 8006c48:	f109 3bff 	add.w	fp, r9, #4294967295
 8006c4c:	4605      	mov	r5, r0
 8006c4e:	bb02      	cbnz	r2, 8006c92 <_dtoa_r+0xa62>
 8006c50:	4601      	mov	r1, r0
 8006c52:	ee18 0a10 	vmov	r0, s16
 8006c56:	f000 ff41 	bl	8007adc <__mcmp>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	4629      	mov	r1, r5
 8006c5e:	4620      	mov	r0, r4
 8006c60:	9207      	str	r2, [sp, #28]
 8006c62:	f000 fcaf 	bl	80075c4 <_Bfree>
 8006c66:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006c6a:	ea43 0102 	orr.w	r1, r3, r2
 8006c6e:	9b04      	ldr	r3, [sp, #16]
 8006c70:	430b      	orrs	r3, r1
 8006c72:	464d      	mov	r5, r9
 8006c74:	d10f      	bne.n	8006c96 <_dtoa_r+0xa66>
 8006c76:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006c7a:	d02a      	beq.n	8006cd2 <_dtoa_r+0xaa2>
 8006c7c:	9b03      	ldr	r3, [sp, #12]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	dd02      	ble.n	8006c88 <_dtoa_r+0xa58>
 8006c82:	9b02      	ldr	r3, [sp, #8]
 8006c84:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006c88:	f88b a000 	strb.w	sl, [fp]
 8006c8c:	e775      	b.n	8006b7a <_dtoa_r+0x94a>
 8006c8e:	4638      	mov	r0, r7
 8006c90:	e7ba      	b.n	8006c08 <_dtoa_r+0x9d8>
 8006c92:	2201      	movs	r2, #1
 8006c94:	e7e2      	b.n	8006c5c <_dtoa_r+0xa2c>
 8006c96:	9b03      	ldr	r3, [sp, #12]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	db04      	blt.n	8006ca6 <_dtoa_r+0xa76>
 8006c9c:	9906      	ldr	r1, [sp, #24]
 8006c9e:	430b      	orrs	r3, r1
 8006ca0:	9904      	ldr	r1, [sp, #16]
 8006ca2:	430b      	orrs	r3, r1
 8006ca4:	d122      	bne.n	8006cec <_dtoa_r+0xabc>
 8006ca6:	2a00      	cmp	r2, #0
 8006ca8:	ddee      	ble.n	8006c88 <_dtoa_r+0xa58>
 8006caa:	ee18 1a10 	vmov	r1, s16
 8006cae:	2201      	movs	r2, #1
 8006cb0:	4620      	mov	r0, r4
 8006cb2:	f000 fea3 	bl	80079fc <__lshift>
 8006cb6:	4631      	mov	r1, r6
 8006cb8:	ee08 0a10 	vmov	s16, r0
 8006cbc:	f000 ff0e 	bl	8007adc <__mcmp>
 8006cc0:	2800      	cmp	r0, #0
 8006cc2:	dc03      	bgt.n	8006ccc <_dtoa_r+0xa9c>
 8006cc4:	d1e0      	bne.n	8006c88 <_dtoa_r+0xa58>
 8006cc6:	f01a 0f01 	tst.w	sl, #1
 8006cca:	d0dd      	beq.n	8006c88 <_dtoa_r+0xa58>
 8006ccc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006cd0:	d1d7      	bne.n	8006c82 <_dtoa_r+0xa52>
 8006cd2:	2339      	movs	r3, #57	; 0x39
 8006cd4:	f88b 3000 	strb.w	r3, [fp]
 8006cd8:	462b      	mov	r3, r5
 8006cda:	461d      	mov	r5, r3
 8006cdc:	3b01      	subs	r3, #1
 8006cde:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006ce2:	2a39      	cmp	r2, #57	; 0x39
 8006ce4:	d071      	beq.n	8006dca <_dtoa_r+0xb9a>
 8006ce6:	3201      	adds	r2, #1
 8006ce8:	701a      	strb	r2, [r3, #0]
 8006cea:	e746      	b.n	8006b7a <_dtoa_r+0x94a>
 8006cec:	2a00      	cmp	r2, #0
 8006cee:	dd07      	ble.n	8006d00 <_dtoa_r+0xad0>
 8006cf0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006cf4:	d0ed      	beq.n	8006cd2 <_dtoa_r+0xaa2>
 8006cf6:	f10a 0301 	add.w	r3, sl, #1
 8006cfa:	f88b 3000 	strb.w	r3, [fp]
 8006cfe:	e73c      	b.n	8006b7a <_dtoa_r+0x94a>
 8006d00:	9b05      	ldr	r3, [sp, #20]
 8006d02:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006d06:	4599      	cmp	r9, r3
 8006d08:	d047      	beq.n	8006d9a <_dtoa_r+0xb6a>
 8006d0a:	ee18 1a10 	vmov	r1, s16
 8006d0e:	2300      	movs	r3, #0
 8006d10:	220a      	movs	r2, #10
 8006d12:	4620      	mov	r0, r4
 8006d14:	f000 fc78 	bl	8007608 <__multadd>
 8006d18:	45b8      	cmp	r8, r7
 8006d1a:	ee08 0a10 	vmov	s16, r0
 8006d1e:	f04f 0300 	mov.w	r3, #0
 8006d22:	f04f 020a 	mov.w	r2, #10
 8006d26:	4641      	mov	r1, r8
 8006d28:	4620      	mov	r0, r4
 8006d2a:	d106      	bne.n	8006d3a <_dtoa_r+0xb0a>
 8006d2c:	f000 fc6c 	bl	8007608 <__multadd>
 8006d30:	4680      	mov	r8, r0
 8006d32:	4607      	mov	r7, r0
 8006d34:	f109 0901 	add.w	r9, r9, #1
 8006d38:	e772      	b.n	8006c20 <_dtoa_r+0x9f0>
 8006d3a:	f000 fc65 	bl	8007608 <__multadd>
 8006d3e:	4639      	mov	r1, r7
 8006d40:	4680      	mov	r8, r0
 8006d42:	2300      	movs	r3, #0
 8006d44:	220a      	movs	r2, #10
 8006d46:	4620      	mov	r0, r4
 8006d48:	f000 fc5e 	bl	8007608 <__multadd>
 8006d4c:	4607      	mov	r7, r0
 8006d4e:	e7f1      	b.n	8006d34 <_dtoa_r+0xb04>
 8006d50:	9b03      	ldr	r3, [sp, #12]
 8006d52:	9302      	str	r3, [sp, #8]
 8006d54:	9d01      	ldr	r5, [sp, #4]
 8006d56:	ee18 0a10 	vmov	r0, s16
 8006d5a:	4631      	mov	r1, r6
 8006d5c:	f7ff f9dc 	bl	8006118 <quorem>
 8006d60:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006d64:	9b01      	ldr	r3, [sp, #4]
 8006d66:	f805 ab01 	strb.w	sl, [r5], #1
 8006d6a:	1aea      	subs	r2, r5, r3
 8006d6c:	9b02      	ldr	r3, [sp, #8]
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	dd09      	ble.n	8006d86 <_dtoa_r+0xb56>
 8006d72:	ee18 1a10 	vmov	r1, s16
 8006d76:	2300      	movs	r3, #0
 8006d78:	220a      	movs	r2, #10
 8006d7a:	4620      	mov	r0, r4
 8006d7c:	f000 fc44 	bl	8007608 <__multadd>
 8006d80:	ee08 0a10 	vmov	s16, r0
 8006d84:	e7e7      	b.n	8006d56 <_dtoa_r+0xb26>
 8006d86:	9b02      	ldr	r3, [sp, #8]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	bfc8      	it	gt
 8006d8c:	461d      	movgt	r5, r3
 8006d8e:	9b01      	ldr	r3, [sp, #4]
 8006d90:	bfd8      	it	le
 8006d92:	2501      	movle	r5, #1
 8006d94:	441d      	add	r5, r3
 8006d96:	f04f 0800 	mov.w	r8, #0
 8006d9a:	ee18 1a10 	vmov	r1, s16
 8006d9e:	2201      	movs	r2, #1
 8006da0:	4620      	mov	r0, r4
 8006da2:	f000 fe2b 	bl	80079fc <__lshift>
 8006da6:	4631      	mov	r1, r6
 8006da8:	ee08 0a10 	vmov	s16, r0
 8006dac:	f000 fe96 	bl	8007adc <__mcmp>
 8006db0:	2800      	cmp	r0, #0
 8006db2:	dc91      	bgt.n	8006cd8 <_dtoa_r+0xaa8>
 8006db4:	d102      	bne.n	8006dbc <_dtoa_r+0xb8c>
 8006db6:	f01a 0f01 	tst.w	sl, #1
 8006dba:	d18d      	bne.n	8006cd8 <_dtoa_r+0xaa8>
 8006dbc:	462b      	mov	r3, r5
 8006dbe:	461d      	mov	r5, r3
 8006dc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006dc4:	2a30      	cmp	r2, #48	; 0x30
 8006dc6:	d0fa      	beq.n	8006dbe <_dtoa_r+0xb8e>
 8006dc8:	e6d7      	b.n	8006b7a <_dtoa_r+0x94a>
 8006dca:	9a01      	ldr	r2, [sp, #4]
 8006dcc:	429a      	cmp	r2, r3
 8006dce:	d184      	bne.n	8006cda <_dtoa_r+0xaaa>
 8006dd0:	9b00      	ldr	r3, [sp, #0]
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	9300      	str	r3, [sp, #0]
 8006dd6:	2331      	movs	r3, #49	; 0x31
 8006dd8:	7013      	strb	r3, [r2, #0]
 8006dda:	e6ce      	b.n	8006b7a <_dtoa_r+0x94a>
 8006ddc:	4b09      	ldr	r3, [pc, #36]	; (8006e04 <_dtoa_r+0xbd4>)
 8006dde:	f7ff ba95 	b.w	800630c <_dtoa_r+0xdc>
 8006de2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	f47f aa6e 	bne.w	80062c6 <_dtoa_r+0x96>
 8006dea:	4b07      	ldr	r3, [pc, #28]	; (8006e08 <_dtoa_r+0xbd8>)
 8006dec:	f7ff ba8e 	b.w	800630c <_dtoa_r+0xdc>
 8006df0:	9b02      	ldr	r3, [sp, #8]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	dcae      	bgt.n	8006d54 <_dtoa_r+0xb24>
 8006df6:	9b06      	ldr	r3, [sp, #24]
 8006df8:	2b02      	cmp	r3, #2
 8006dfa:	f73f aea8 	bgt.w	8006b4e <_dtoa_r+0x91e>
 8006dfe:	e7a9      	b.n	8006d54 <_dtoa_r+0xb24>
 8006e00:	080091a0 	.word	0x080091a0
 8006e04:	08008fa4 	.word	0x08008fa4
 8006e08:	08009121 	.word	0x08009121

08006e0c <rshift>:
 8006e0c:	6903      	ldr	r3, [r0, #16]
 8006e0e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006e12:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006e16:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006e1a:	f100 0414 	add.w	r4, r0, #20
 8006e1e:	dd45      	ble.n	8006eac <rshift+0xa0>
 8006e20:	f011 011f 	ands.w	r1, r1, #31
 8006e24:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006e28:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006e2c:	d10c      	bne.n	8006e48 <rshift+0x3c>
 8006e2e:	f100 0710 	add.w	r7, r0, #16
 8006e32:	4629      	mov	r1, r5
 8006e34:	42b1      	cmp	r1, r6
 8006e36:	d334      	bcc.n	8006ea2 <rshift+0x96>
 8006e38:	1a9b      	subs	r3, r3, r2
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	1eea      	subs	r2, r5, #3
 8006e3e:	4296      	cmp	r6, r2
 8006e40:	bf38      	it	cc
 8006e42:	2300      	movcc	r3, #0
 8006e44:	4423      	add	r3, r4
 8006e46:	e015      	b.n	8006e74 <rshift+0x68>
 8006e48:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006e4c:	f1c1 0820 	rsb	r8, r1, #32
 8006e50:	40cf      	lsrs	r7, r1
 8006e52:	f105 0e04 	add.w	lr, r5, #4
 8006e56:	46a1      	mov	r9, r4
 8006e58:	4576      	cmp	r6, lr
 8006e5a:	46f4      	mov	ip, lr
 8006e5c:	d815      	bhi.n	8006e8a <rshift+0x7e>
 8006e5e:	1a9a      	subs	r2, r3, r2
 8006e60:	0092      	lsls	r2, r2, #2
 8006e62:	3a04      	subs	r2, #4
 8006e64:	3501      	adds	r5, #1
 8006e66:	42ae      	cmp	r6, r5
 8006e68:	bf38      	it	cc
 8006e6a:	2200      	movcc	r2, #0
 8006e6c:	18a3      	adds	r3, r4, r2
 8006e6e:	50a7      	str	r7, [r4, r2]
 8006e70:	b107      	cbz	r7, 8006e74 <rshift+0x68>
 8006e72:	3304      	adds	r3, #4
 8006e74:	1b1a      	subs	r2, r3, r4
 8006e76:	42a3      	cmp	r3, r4
 8006e78:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006e7c:	bf08      	it	eq
 8006e7e:	2300      	moveq	r3, #0
 8006e80:	6102      	str	r2, [r0, #16]
 8006e82:	bf08      	it	eq
 8006e84:	6143      	streq	r3, [r0, #20]
 8006e86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e8a:	f8dc c000 	ldr.w	ip, [ip]
 8006e8e:	fa0c fc08 	lsl.w	ip, ip, r8
 8006e92:	ea4c 0707 	orr.w	r7, ip, r7
 8006e96:	f849 7b04 	str.w	r7, [r9], #4
 8006e9a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006e9e:	40cf      	lsrs	r7, r1
 8006ea0:	e7da      	b.n	8006e58 <rshift+0x4c>
 8006ea2:	f851 cb04 	ldr.w	ip, [r1], #4
 8006ea6:	f847 cf04 	str.w	ip, [r7, #4]!
 8006eaa:	e7c3      	b.n	8006e34 <rshift+0x28>
 8006eac:	4623      	mov	r3, r4
 8006eae:	e7e1      	b.n	8006e74 <rshift+0x68>

08006eb0 <__hexdig_fun>:
 8006eb0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006eb4:	2b09      	cmp	r3, #9
 8006eb6:	d802      	bhi.n	8006ebe <__hexdig_fun+0xe>
 8006eb8:	3820      	subs	r0, #32
 8006eba:	b2c0      	uxtb	r0, r0
 8006ebc:	4770      	bx	lr
 8006ebe:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006ec2:	2b05      	cmp	r3, #5
 8006ec4:	d801      	bhi.n	8006eca <__hexdig_fun+0x1a>
 8006ec6:	3847      	subs	r0, #71	; 0x47
 8006ec8:	e7f7      	b.n	8006eba <__hexdig_fun+0xa>
 8006eca:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006ece:	2b05      	cmp	r3, #5
 8006ed0:	d801      	bhi.n	8006ed6 <__hexdig_fun+0x26>
 8006ed2:	3827      	subs	r0, #39	; 0x27
 8006ed4:	e7f1      	b.n	8006eba <__hexdig_fun+0xa>
 8006ed6:	2000      	movs	r0, #0
 8006ed8:	4770      	bx	lr
	...

08006edc <__gethex>:
 8006edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ee0:	ed2d 8b02 	vpush	{d8}
 8006ee4:	b089      	sub	sp, #36	; 0x24
 8006ee6:	ee08 0a10 	vmov	s16, r0
 8006eea:	9304      	str	r3, [sp, #16]
 8006eec:	4bb4      	ldr	r3, [pc, #720]	; (80071c0 <__gethex+0x2e4>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	9301      	str	r3, [sp, #4]
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	468b      	mov	fp, r1
 8006ef6:	4690      	mov	r8, r2
 8006ef8:	f7f9 f972 	bl	80001e0 <strlen>
 8006efc:	9b01      	ldr	r3, [sp, #4]
 8006efe:	f8db 2000 	ldr.w	r2, [fp]
 8006f02:	4403      	add	r3, r0
 8006f04:	4682      	mov	sl, r0
 8006f06:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006f0a:	9305      	str	r3, [sp, #20]
 8006f0c:	1c93      	adds	r3, r2, #2
 8006f0e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006f12:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006f16:	32fe      	adds	r2, #254	; 0xfe
 8006f18:	18d1      	adds	r1, r2, r3
 8006f1a:	461f      	mov	r7, r3
 8006f1c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006f20:	9100      	str	r1, [sp, #0]
 8006f22:	2830      	cmp	r0, #48	; 0x30
 8006f24:	d0f8      	beq.n	8006f18 <__gethex+0x3c>
 8006f26:	f7ff ffc3 	bl	8006eb0 <__hexdig_fun>
 8006f2a:	4604      	mov	r4, r0
 8006f2c:	2800      	cmp	r0, #0
 8006f2e:	d13a      	bne.n	8006fa6 <__gethex+0xca>
 8006f30:	9901      	ldr	r1, [sp, #4]
 8006f32:	4652      	mov	r2, sl
 8006f34:	4638      	mov	r0, r7
 8006f36:	f001 fa33 	bl	80083a0 <strncmp>
 8006f3a:	4605      	mov	r5, r0
 8006f3c:	2800      	cmp	r0, #0
 8006f3e:	d168      	bne.n	8007012 <__gethex+0x136>
 8006f40:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006f44:	eb07 060a 	add.w	r6, r7, sl
 8006f48:	f7ff ffb2 	bl	8006eb0 <__hexdig_fun>
 8006f4c:	2800      	cmp	r0, #0
 8006f4e:	d062      	beq.n	8007016 <__gethex+0x13a>
 8006f50:	4633      	mov	r3, r6
 8006f52:	7818      	ldrb	r0, [r3, #0]
 8006f54:	2830      	cmp	r0, #48	; 0x30
 8006f56:	461f      	mov	r7, r3
 8006f58:	f103 0301 	add.w	r3, r3, #1
 8006f5c:	d0f9      	beq.n	8006f52 <__gethex+0x76>
 8006f5e:	f7ff ffa7 	bl	8006eb0 <__hexdig_fun>
 8006f62:	2301      	movs	r3, #1
 8006f64:	fab0 f480 	clz	r4, r0
 8006f68:	0964      	lsrs	r4, r4, #5
 8006f6a:	4635      	mov	r5, r6
 8006f6c:	9300      	str	r3, [sp, #0]
 8006f6e:	463a      	mov	r2, r7
 8006f70:	4616      	mov	r6, r2
 8006f72:	3201      	adds	r2, #1
 8006f74:	7830      	ldrb	r0, [r6, #0]
 8006f76:	f7ff ff9b 	bl	8006eb0 <__hexdig_fun>
 8006f7a:	2800      	cmp	r0, #0
 8006f7c:	d1f8      	bne.n	8006f70 <__gethex+0x94>
 8006f7e:	9901      	ldr	r1, [sp, #4]
 8006f80:	4652      	mov	r2, sl
 8006f82:	4630      	mov	r0, r6
 8006f84:	f001 fa0c 	bl	80083a0 <strncmp>
 8006f88:	b980      	cbnz	r0, 8006fac <__gethex+0xd0>
 8006f8a:	b94d      	cbnz	r5, 8006fa0 <__gethex+0xc4>
 8006f8c:	eb06 050a 	add.w	r5, r6, sl
 8006f90:	462a      	mov	r2, r5
 8006f92:	4616      	mov	r6, r2
 8006f94:	3201      	adds	r2, #1
 8006f96:	7830      	ldrb	r0, [r6, #0]
 8006f98:	f7ff ff8a 	bl	8006eb0 <__hexdig_fun>
 8006f9c:	2800      	cmp	r0, #0
 8006f9e:	d1f8      	bne.n	8006f92 <__gethex+0xb6>
 8006fa0:	1bad      	subs	r5, r5, r6
 8006fa2:	00ad      	lsls	r5, r5, #2
 8006fa4:	e004      	b.n	8006fb0 <__gethex+0xd4>
 8006fa6:	2400      	movs	r4, #0
 8006fa8:	4625      	mov	r5, r4
 8006faa:	e7e0      	b.n	8006f6e <__gethex+0x92>
 8006fac:	2d00      	cmp	r5, #0
 8006fae:	d1f7      	bne.n	8006fa0 <__gethex+0xc4>
 8006fb0:	7833      	ldrb	r3, [r6, #0]
 8006fb2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006fb6:	2b50      	cmp	r3, #80	; 0x50
 8006fb8:	d13b      	bne.n	8007032 <__gethex+0x156>
 8006fba:	7873      	ldrb	r3, [r6, #1]
 8006fbc:	2b2b      	cmp	r3, #43	; 0x2b
 8006fbe:	d02c      	beq.n	800701a <__gethex+0x13e>
 8006fc0:	2b2d      	cmp	r3, #45	; 0x2d
 8006fc2:	d02e      	beq.n	8007022 <__gethex+0x146>
 8006fc4:	1c71      	adds	r1, r6, #1
 8006fc6:	f04f 0900 	mov.w	r9, #0
 8006fca:	7808      	ldrb	r0, [r1, #0]
 8006fcc:	f7ff ff70 	bl	8006eb0 <__hexdig_fun>
 8006fd0:	1e43      	subs	r3, r0, #1
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	2b18      	cmp	r3, #24
 8006fd6:	d82c      	bhi.n	8007032 <__gethex+0x156>
 8006fd8:	f1a0 0210 	sub.w	r2, r0, #16
 8006fdc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006fe0:	f7ff ff66 	bl	8006eb0 <__hexdig_fun>
 8006fe4:	1e43      	subs	r3, r0, #1
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	2b18      	cmp	r3, #24
 8006fea:	d91d      	bls.n	8007028 <__gethex+0x14c>
 8006fec:	f1b9 0f00 	cmp.w	r9, #0
 8006ff0:	d000      	beq.n	8006ff4 <__gethex+0x118>
 8006ff2:	4252      	negs	r2, r2
 8006ff4:	4415      	add	r5, r2
 8006ff6:	f8cb 1000 	str.w	r1, [fp]
 8006ffa:	b1e4      	cbz	r4, 8007036 <__gethex+0x15a>
 8006ffc:	9b00      	ldr	r3, [sp, #0]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	bf14      	ite	ne
 8007002:	2700      	movne	r7, #0
 8007004:	2706      	moveq	r7, #6
 8007006:	4638      	mov	r0, r7
 8007008:	b009      	add	sp, #36	; 0x24
 800700a:	ecbd 8b02 	vpop	{d8}
 800700e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007012:	463e      	mov	r6, r7
 8007014:	4625      	mov	r5, r4
 8007016:	2401      	movs	r4, #1
 8007018:	e7ca      	b.n	8006fb0 <__gethex+0xd4>
 800701a:	f04f 0900 	mov.w	r9, #0
 800701e:	1cb1      	adds	r1, r6, #2
 8007020:	e7d3      	b.n	8006fca <__gethex+0xee>
 8007022:	f04f 0901 	mov.w	r9, #1
 8007026:	e7fa      	b.n	800701e <__gethex+0x142>
 8007028:	230a      	movs	r3, #10
 800702a:	fb03 0202 	mla	r2, r3, r2, r0
 800702e:	3a10      	subs	r2, #16
 8007030:	e7d4      	b.n	8006fdc <__gethex+0x100>
 8007032:	4631      	mov	r1, r6
 8007034:	e7df      	b.n	8006ff6 <__gethex+0x11a>
 8007036:	1bf3      	subs	r3, r6, r7
 8007038:	3b01      	subs	r3, #1
 800703a:	4621      	mov	r1, r4
 800703c:	2b07      	cmp	r3, #7
 800703e:	dc0b      	bgt.n	8007058 <__gethex+0x17c>
 8007040:	ee18 0a10 	vmov	r0, s16
 8007044:	f000 fa7e 	bl	8007544 <_Balloc>
 8007048:	4604      	mov	r4, r0
 800704a:	b940      	cbnz	r0, 800705e <__gethex+0x182>
 800704c:	4b5d      	ldr	r3, [pc, #372]	; (80071c4 <__gethex+0x2e8>)
 800704e:	4602      	mov	r2, r0
 8007050:	21de      	movs	r1, #222	; 0xde
 8007052:	485d      	ldr	r0, [pc, #372]	; (80071c8 <__gethex+0x2ec>)
 8007054:	f001 f9c6 	bl	80083e4 <__assert_func>
 8007058:	3101      	adds	r1, #1
 800705a:	105b      	asrs	r3, r3, #1
 800705c:	e7ee      	b.n	800703c <__gethex+0x160>
 800705e:	f100 0914 	add.w	r9, r0, #20
 8007062:	f04f 0b00 	mov.w	fp, #0
 8007066:	f1ca 0301 	rsb	r3, sl, #1
 800706a:	f8cd 9008 	str.w	r9, [sp, #8]
 800706e:	f8cd b000 	str.w	fp, [sp]
 8007072:	9306      	str	r3, [sp, #24]
 8007074:	42b7      	cmp	r7, r6
 8007076:	d340      	bcc.n	80070fa <__gethex+0x21e>
 8007078:	9802      	ldr	r0, [sp, #8]
 800707a:	9b00      	ldr	r3, [sp, #0]
 800707c:	f840 3b04 	str.w	r3, [r0], #4
 8007080:	eba0 0009 	sub.w	r0, r0, r9
 8007084:	1080      	asrs	r0, r0, #2
 8007086:	0146      	lsls	r6, r0, #5
 8007088:	6120      	str	r0, [r4, #16]
 800708a:	4618      	mov	r0, r3
 800708c:	f000 fb4c 	bl	8007728 <__hi0bits>
 8007090:	1a30      	subs	r0, r6, r0
 8007092:	f8d8 6000 	ldr.w	r6, [r8]
 8007096:	42b0      	cmp	r0, r6
 8007098:	dd63      	ble.n	8007162 <__gethex+0x286>
 800709a:	1b87      	subs	r7, r0, r6
 800709c:	4639      	mov	r1, r7
 800709e:	4620      	mov	r0, r4
 80070a0:	f000 fef0 	bl	8007e84 <__any_on>
 80070a4:	4682      	mov	sl, r0
 80070a6:	b1a8      	cbz	r0, 80070d4 <__gethex+0x1f8>
 80070a8:	1e7b      	subs	r3, r7, #1
 80070aa:	1159      	asrs	r1, r3, #5
 80070ac:	f003 021f 	and.w	r2, r3, #31
 80070b0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80070b4:	f04f 0a01 	mov.w	sl, #1
 80070b8:	fa0a f202 	lsl.w	r2, sl, r2
 80070bc:	420a      	tst	r2, r1
 80070be:	d009      	beq.n	80070d4 <__gethex+0x1f8>
 80070c0:	4553      	cmp	r3, sl
 80070c2:	dd05      	ble.n	80070d0 <__gethex+0x1f4>
 80070c4:	1eb9      	subs	r1, r7, #2
 80070c6:	4620      	mov	r0, r4
 80070c8:	f000 fedc 	bl	8007e84 <__any_on>
 80070cc:	2800      	cmp	r0, #0
 80070ce:	d145      	bne.n	800715c <__gethex+0x280>
 80070d0:	f04f 0a02 	mov.w	sl, #2
 80070d4:	4639      	mov	r1, r7
 80070d6:	4620      	mov	r0, r4
 80070d8:	f7ff fe98 	bl	8006e0c <rshift>
 80070dc:	443d      	add	r5, r7
 80070de:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80070e2:	42ab      	cmp	r3, r5
 80070e4:	da4c      	bge.n	8007180 <__gethex+0x2a4>
 80070e6:	ee18 0a10 	vmov	r0, s16
 80070ea:	4621      	mov	r1, r4
 80070ec:	f000 fa6a 	bl	80075c4 <_Bfree>
 80070f0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80070f2:	2300      	movs	r3, #0
 80070f4:	6013      	str	r3, [r2, #0]
 80070f6:	27a3      	movs	r7, #163	; 0xa3
 80070f8:	e785      	b.n	8007006 <__gethex+0x12a>
 80070fa:	1e73      	subs	r3, r6, #1
 80070fc:	9a05      	ldr	r2, [sp, #20]
 80070fe:	9303      	str	r3, [sp, #12]
 8007100:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007104:	4293      	cmp	r3, r2
 8007106:	d019      	beq.n	800713c <__gethex+0x260>
 8007108:	f1bb 0f20 	cmp.w	fp, #32
 800710c:	d107      	bne.n	800711e <__gethex+0x242>
 800710e:	9b02      	ldr	r3, [sp, #8]
 8007110:	9a00      	ldr	r2, [sp, #0]
 8007112:	f843 2b04 	str.w	r2, [r3], #4
 8007116:	9302      	str	r3, [sp, #8]
 8007118:	2300      	movs	r3, #0
 800711a:	9300      	str	r3, [sp, #0]
 800711c:	469b      	mov	fp, r3
 800711e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007122:	f7ff fec5 	bl	8006eb0 <__hexdig_fun>
 8007126:	9b00      	ldr	r3, [sp, #0]
 8007128:	f000 000f 	and.w	r0, r0, #15
 800712c:	fa00 f00b 	lsl.w	r0, r0, fp
 8007130:	4303      	orrs	r3, r0
 8007132:	9300      	str	r3, [sp, #0]
 8007134:	f10b 0b04 	add.w	fp, fp, #4
 8007138:	9b03      	ldr	r3, [sp, #12]
 800713a:	e00d      	b.n	8007158 <__gethex+0x27c>
 800713c:	9b03      	ldr	r3, [sp, #12]
 800713e:	9a06      	ldr	r2, [sp, #24]
 8007140:	4413      	add	r3, r2
 8007142:	42bb      	cmp	r3, r7
 8007144:	d3e0      	bcc.n	8007108 <__gethex+0x22c>
 8007146:	4618      	mov	r0, r3
 8007148:	9901      	ldr	r1, [sp, #4]
 800714a:	9307      	str	r3, [sp, #28]
 800714c:	4652      	mov	r2, sl
 800714e:	f001 f927 	bl	80083a0 <strncmp>
 8007152:	9b07      	ldr	r3, [sp, #28]
 8007154:	2800      	cmp	r0, #0
 8007156:	d1d7      	bne.n	8007108 <__gethex+0x22c>
 8007158:	461e      	mov	r6, r3
 800715a:	e78b      	b.n	8007074 <__gethex+0x198>
 800715c:	f04f 0a03 	mov.w	sl, #3
 8007160:	e7b8      	b.n	80070d4 <__gethex+0x1f8>
 8007162:	da0a      	bge.n	800717a <__gethex+0x29e>
 8007164:	1a37      	subs	r7, r6, r0
 8007166:	4621      	mov	r1, r4
 8007168:	ee18 0a10 	vmov	r0, s16
 800716c:	463a      	mov	r2, r7
 800716e:	f000 fc45 	bl	80079fc <__lshift>
 8007172:	1bed      	subs	r5, r5, r7
 8007174:	4604      	mov	r4, r0
 8007176:	f100 0914 	add.w	r9, r0, #20
 800717a:	f04f 0a00 	mov.w	sl, #0
 800717e:	e7ae      	b.n	80070de <__gethex+0x202>
 8007180:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007184:	42a8      	cmp	r0, r5
 8007186:	dd72      	ble.n	800726e <__gethex+0x392>
 8007188:	1b45      	subs	r5, r0, r5
 800718a:	42ae      	cmp	r6, r5
 800718c:	dc36      	bgt.n	80071fc <__gethex+0x320>
 800718e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007192:	2b02      	cmp	r3, #2
 8007194:	d02a      	beq.n	80071ec <__gethex+0x310>
 8007196:	2b03      	cmp	r3, #3
 8007198:	d02c      	beq.n	80071f4 <__gethex+0x318>
 800719a:	2b01      	cmp	r3, #1
 800719c:	d11c      	bne.n	80071d8 <__gethex+0x2fc>
 800719e:	42ae      	cmp	r6, r5
 80071a0:	d11a      	bne.n	80071d8 <__gethex+0x2fc>
 80071a2:	2e01      	cmp	r6, #1
 80071a4:	d112      	bne.n	80071cc <__gethex+0x2f0>
 80071a6:	9a04      	ldr	r2, [sp, #16]
 80071a8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80071ac:	6013      	str	r3, [r2, #0]
 80071ae:	2301      	movs	r3, #1
 80071b0:	6123      	str	r3, [r4, #16]
 80071b2:	f8c9 3000 	str.w	r3, [r9]
 80071b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80071b8:	2762      	movs	r7, #98	; 0x62
 80071ba:	601c      	str	r4, [r3, #0]
 80071bc:	e723      	b.n	8007006 <__gethex+0x12a>
 80071be:	bf00      	nop
 80071c0:	08009218 	.word	0x08009218
 80071c4:	080091a0 	.word	0x080091a0
 80071c8:	080091b1 	.word	0x080091b1
 80071cc:	1e71      	subs	r1, r6, #1
 80071ce:	4620      	mov	r0, r4
 80071d0:	f000 fe58 	bl	8007e84 <__any_on>
 80071d4:	2800      	cmp	r0, #0
 80071d6:	d1e6      	bne.n	80071a6 <__gethex+0x2ca>
 80071d8:	ee18 0a10 	vmov	r0, s16
 80071dc:	4621      	mov	r1, r4
 80071de:	f000 f9f1 	bl	80075c4 <_Bfree>
 80071e2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80071e4:	2300      	movs	r3, #0
 80071e6:	6013      	str	r3, [r2, #0]
 80071e8:	2750      	movs	r7, #80	; 0x50
 80071ea:	e70c      	b.n	8007006 <__gethex+0x12a>
 80071ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d1f2      	bne.n	80071d8 <__gethex+0x2fc>
 80071f2:	e7d8      	b.n	80071a6 <__gethex+0x2ca>
 80071f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d1d5      	bne.n	80071a6 <__gethex+0x2ca>
 80071fa:	e7ed      	b.n	80071d8 <__gethex+0x2fc>
 80071fc:	1e6f      	subs	r7, r5, #1
 80071fe:	f1ba 0f00 	cmp.w	sl, #0
 8007202:	d131      	bne.n	8007268 <__gethex+0x38c>
 8007204:	b127      	cbz	r7, 8007210 <__gethex+0x334>
 8007206:	4639      	mov	r1, r7
 8007208:	4620      	mov	r0, r4
 800720a:	f000 fe3b 	bl	8007e84 <__any_on>
 800720e:	4682      	mov	sl, r0
 8007210:	117b      	asrs	r3, r7, #5
 8007212:	2101      	movs	r1, #1
 8007214:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007218:	f007 071f 	and.w	r7, r7, #31
 800721c:	fa01 f707 	lsl.w	r7, r1, r7
 8007220:	421f      	tst	r7, r3
 8007222:	4629      	mov	r1, r5
 8007224:	4620      	mov	r0, r4
 8007226:	bf18      	it	ne
 8007228:	f04a 0a02 	orrne.w	sl, sl, #2
 800722c:	1b76      	subs	r6, r6, r5
 800722e:	f7ff fded 	bl	8006e0c <rshift>
 8007232:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007236:	2702      	movs	r7, #2
 8007238:	f1ba 0f00 	cmp.w	sl, #0
 800723c:	d048      	beq.n	80072d0 <__gethex+0x3f4>
 800723e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007242:	2b02      	cmp	r3, #2
 8007244:	d015      	beq.n	8007272 <__gethex+0x396>
 8007246:	2b03      	cmp	r3, #3
 8007248:	d017      	beq.n	800727a <__gethex+0x39e>
 800724a:	2b01      	cmp	r3, #1
 800724c:	d109      	bne.n	8007262 <__gethex+0x386>
 800724e:	f01a 0f02 	tst.w	sl, #2
 8007252:	d006      	beq.n	8007262 <__gethex+0x386>
 8007254:	f8d9 0000 	ldr.w	r0, [r9]
 8007258:	ea4a 0a00 	orr.w	sl, sl, r0
 800725c:	f01a 0f01 	tst.w	sl, #1
 8007260:	d10e      	bne.n	8007280 <__gethex+0x3a4>
 8007262:	f047 0710 	orr.w	r7, r7, #16
 8007266:	e033      	b.n	80072d0 <__gethex+0x3f4>
 8007268:	f04f 0a01 	mov.w	sl, #1
 800726c:	e7d0      	b.n	8007210 <__gethex+0x334>
 800726e:	2701      	movs	r7, #1
 8007270:	e7e2      	b.n	8007238 <__gethex+0x35c>
 8007272:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007274:	f1c3 0301 	rsb	r3, r3, #1
 8007278:	9315      	str	r3, [sp, #84]	; 0x54
 800727a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800727c:	2b00      	cmp	r3, #0
 800727e:	d0f0      	beq.n	8007262 <__gethex+0x386>
 8007280:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007284:	f104 0314 	add.w	r3, r4, #20
 8007288:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800728c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007290:	f04f 0c00 	mov.w	ip, #0
 8007294:	4618      	mov	r0, r3
 8007296:	f853 2b04 	ldr.w	r2, [r3], #4
 800729a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800729e:	d01c      	beq.n	80072da <__gethex+0x3fe>
 80072a0:	3201      	adds	r2, #1
 80072a2:	6002      	str	r2, [r0, #0]
 80072a4:	2f02      	cmp	r7, #2
 80072a6:	f104 0314 	add.w	r3, r4, #20
 80072aa:	d13f      	bne.n	800732c <__gethex+0x450>
 80072ac:	f8d8 2000 	ldr.w	r2, [r8]
 80072b0:	3a01      	subs	r2, #1
 80072b2:	42b2      	cmp	r2, r6
 80072b4:	d10a      	bne.n	80072cc <__gethex+0x3f0>
 80072b6:	1171      	asrs	r1, r6, #5
 80072b8:	2201      	movs	r2, #1
 80072ba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80072be:	f006 061f 	and.w	r6, r6, #31
 80072c2:	fa02 f606 	lsl.w	r6, r2, r6
 80072c6:	421e      	tst	r6, r3
 80072c8:	bf18      	it	ne
 80072ca:	4617      	movne	r7, r2
 80072cc:	f047 0720 	orr.w	r7, r7, #32
 80072d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80072d2:	601c      	str	r4, [r3, #0]
 80072d4:	9b04      	ldr	r3, [sp, #16]
 80072d6:	601d      	str	r5, [r3, #0]
 80072d8:	e695      	b.n	8007006 <__gethex+0x12a>
 80072da:	4299      	cmp	r1, r3
 80072dc:	f843 cc04 	str.w	ip, [r3, #-4]
 80072e0:	d8d8      	bhi.n	8007294 <__gethex+0x3b8>
 80072e2:	68a3      	ldr	r3, [r4, #8]
 80072e4:	459b      	cmp	fp, r3
 80072e6:	db19      	blt.n	800731c <__gethex+0x440>
 80072e8:	6861      	ldr	r1, [r4, #4]
 80072ea:	ee18 0a10 	vmov	r0, s16
 80072ee:	3101      	adds	r1, #1
 80072f0:	f000 f928 	bl	8007544 <_Balloc>
 80072f4:	4681      	mov	r9, r0
 80072f6:	b918      	cbnz	r0, 8007300 <__gethex+0x424>
 80072f8:	4b1a      	ldr	r3, [pc, #104]	; (8007364 <__gethex+0x488>)
 80072fa:	4602      	mov	r2, r0
 80072fc:	2184      	movs	r1, #132	; 0x84
 80072fe:	e6a8      	b.n	8007052 <__gethex+0x176>
 8007300:	6922      	ldr	r2, [r4, #16]
 8007302:	3202      	adds	r2, #2
 8007304:	f104 010c 	add.w	r1, r4, #12
 8007308:	0092      	lsls	r2, r2, #2
 800730a:	300c      	adds	r0, #12
 800730c:	f000 f90c 	bl	8007528 <memcpy>
 8007310:	4621      	mov	r1, r4
 8007312:	ee18 0a10 	vmov	r0, s16
 8007316:	f000 f955 	bl	80075c4 <_Bfree>
 800731a:	464c      	mov	r4, r9
 800731c:	6923      	ldr	r3, [r4, #16]
 800731e:	1c5a      	adds	r2, r3, #1
 8007320:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007324:	6122      	str	r2, [r4, #16]
 8007326:	2201      	movs	r2, #1
 8007328:	615a      	str	r2, [r3, #20]
 800732a:	e7bb      	b.n	80072a4 <__gethex+0x3c8>
 800732c:	6922      	ldr	r2, [r4, #16]
 800732e:	455a      	cmp	r2, fp
 8007330:	dd0b      	ble.n	800734a <__gethex+0x46e>
 8007332:	2101      	movs	r1, #1
 8007334:	4620      	mov	r0, r4
 8007336:	f7ff fd69 	bl	8006e0c <rshift>
 800733a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800733e:	3501      	adds	r5, #1
 8007340:	42ab      	cmp	r3, r5
 8007342:	f6ff aed0 	blt.w	80070e6 <__gethex+0x20a>
 8007346:	2701      	movs	r7, #1
 8007348:	e7c0      	b.n	80072cc <__gethex+0x3f0>
 800734a:	f016 061f 	ands.w	r6, r6, #31
 800734e:	d0fa      	beq.n	8007346 <__gethex+0x46a>
 8007350:	4453      	add	r3, sl
 8007352:	f1c6 0620 	rsb	r6, r6, #32
 8007356:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800735a:	f000 f9e5 	bl	8007728 <__hi0bits>
 800735e:	42b0      	cmp	r0, r6
 8007360:	dbe7      	blt.n	8007332 <__gethex+0x456>
 8007362:	e7f0      	b.n	8007346 <__gethex+0x46a>
 8007364:	080091a0 	.word	0x080091a0

08007368 <L_shift>:
 8007368:	f1c2 0208 	rsb	r2, r2, #8
 800736c:	0092      	lsls	r2, r2, #2
 800736e:	b570      	push	{r4, r5, r6, lr}
 8007370:	f1c2 0620 	rsb	r6, r2, #32
 8007374:	6843      	ldr	r3, [r0, #4]
 8007376:	6804      	ldr	r4, [r0, #0]
 8007378:	fa03 f506 	lsl.w	r5, r3, r6
 800737c:	432c      	orrs	r4, r5
 800737e:	40d3      	lsrs	r3, r2
 8007380:	6004      	str	r4, [r0, #0]
 8007382:	f840 3f04 	str.w	r3, [r0, #4]!
 8007386:	4288      	cmp	r0, r1
 8007388:	d3f4      	bcc.n	8007374 <L_shift+0xc>
 800738a:	bd70      	pop	{r4, r5, r6, pc}

0800738c <__match>:
 800738c:	b530      	push	{r4, r5, lr}
 800738e:	6803      	ldr	r3, [r0, #0]
 8007390:	3301      	adds	r3, #1
 8007392:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007396:	b914      	cbnz	r4, 800739e <__match+0x12>
 8007398:	6003      	str	r3, [r0, #0]
 800739a:	2001      	movs	r0, #1
 800739c:	bd30      	pop	{r4, r5, pc}
 800739e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073a2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80073a6:	2d19      	cmp	r5, #25
 80073a8:	bf98      	it	ls
 80073aa:	3220      	addls	r2, #32
 80073ac:	42a2      	cmp	r2, r4
 80073ae:	d0f0      	beq.n	8007392 <__match+0x6>
 80073b0:	2000      	movs	r0, #0
 80073b2:	e7f3      	b.n	800739c <__match+0x10>

080073b4 <__hexnan>:
 80073b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073b8:	680b      	ldr	r3, [r1, #0]
 80073ba:	115e      	asrs	r6, r3, #5
 80073bc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80073c0:	f013 031f 	ands.w	r3, r3, #31
 80073c4:	b087      	sub	sp, #28
 80073c6:	bf18      	it	ne
 80073c8:	3604      	addne	r6, #4
 80073ca:	2500      	movs	r5, #0
 80073cc:	1f37      	subs	r7, r6, #4
 80073ce:	4690      	mov	r8, r2
 80073d0:	6802      	ldr	r2, [r0, #0]
 80073d2:	9301      	str	r3, [sp, #4]
 80073d4:	4682      	mov	sl, r0
 80073d6:	f846 5c04 	str.w	r5, [r6, #-4]
 80073da:	46b9      	mov	r9, r7
 80073dc:	463c      	mov	r4, r7
 80073de:	9502      	str	r5, [sp, #8]
 80073e0:	46ab      	mov	fp, r5
 80073e2:	7851      	ldrb	r1, [r2, #1]
 80073e4:	1c53      	adds	r3, r2, #1
 80073e6:	9303      	str	r3, [sp, #12]
 80073e8:	b341      	cbz	r1, 800743c <__hexnan+0x88>
 80073ea:	4608      	mov	r0, r1
 80073ec:	9205      	str	r2, [sp, #20]
 80073ee:	9104      	str	r1, [sp, #16]
 80073f0:	f7ff fd5e 	bl	8006eb0 <__hexdig_fun>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	d14f      	bne.n	8007498 <__hexnan+0xe4>
 80073f8:	9904      	ldr	r1, [sp, #16]
 80073fa:	9a05      	ldr	r2, [sp, #20]
 80073fc:	2920      	cmp	r1, #32
 80073fe:	d818      	bhi.n	8007432 <__hexnan+0x7e>
 8007400:	9b02      	ldr	r3, [sp, #8]
 8007402:	459b      	cmp	fp, r3
 8007404:	dd13      	ble.n	800742e <__hexnan+0x7a>
 8007406:	454c      	cmp	r4, r9
 8007408:	d206      	bcs.n	8007418 <__hexnan+0x64>
 800740a:	2d07      	cmp	r5, #7
 800740c:	dc04      	bgt.n	8007418 <__hexnan+0x64>
 800740e:	462a      	mov	r2, r5
 8007410:	4649      	mov	r1, r9
 8007412:	4620      	mov	r0, r4
 8007414:	f7ff ffa8 	bl	8007368 <L_shift>
 8007418:	4544      	cmp	r4, r8
 800741a:	d950      	bls.n	80074be <__hexnan+0x10a>
 800741c:	2300      	movs	r3, #0
 800741e:	f1a4 0904 	sub.w	r9, r4, #4
 8007422:	f844 3c04 	str.w	r3, [r4, #-4]
 8007426:	f8cd b008 	str.w	fp, [sp, #8]
 800742a:	464c      	mov	r4, r9
 800742c:	461d      	mov	r5, r3
 800742e:	9a03      	ldr	r2, [sp, #12]
 8007430:	e7d7      	b.n	80073e2 <__hexnan+0x2e>
 8007432:	2929      	cmp	r1, #41	; 0x29
 8007434:	d156      	bne.n	80074e4 <__hexnan+0x130>
 8007436:	3202      	adds	r2, #2
 8007438:	f8ca 2000 	str.w	r2, [sl]
 800743c:	f1bb 0f00 	cmp.w	fp, #0
 8007440:	d050      	beq.n	80074e4 <__hexnan+0x130>
 8007442:	454c      	cmp	r4, r9
 8007444:	d206      	bcs.n	8007454 <__hexnan+0xa0>
 8007446:	2d07      	cmp	r5, #7
 8007448:	dc04      	bgt.n	8007454 <__hexnan+0xa0>
 800744a:	462a      	mov	r2, r5
 800744c:	4649      	mov	r1, r9
 800744e:	4620      	mov	r0, r4
 8007450:	f7ff ff8a 	bl	8007368 <L_shift>
 8007454:	4544      	cmp	r4, r8
 8007456:	d934      	bls.n	80074c2 <__hexnan+0x10e>
 8007458:	f1a8 0204 	sub.w	r2, r8, #4
 800745c:	4623      	mov	r3, r4
 800745e:	f853 1b04 	ldr.w	r1, [r3], #4
 8007462:	f842 1f04 	str.w	r1, [r2, #4]!
 8007466:	429f      	cmp	r7, r3
 8007468:	d2f9      	bcs.n	800745e <__hexnan+0xaa>
 800746a:	1b3b      	subs	r3, r7, r4
 800746c:	f023 0303 	bic.w	r3, r3, #3
 8007470:	3304      	adds	r3, #4
 8007472:	3401      	adds	r4, #1
 8007474:	3e03      	subs	r6, #3
 8007476:	42b4      	cmp	r4, r6
 8007478:	bf88      	it	hi
 800747a:	2304      	movhi	r3, #4
 800747c:	4443      	add	r3, r8
 800747e:	2200      	movs	r2, #0
 8007480:	f843 2b04 	str.w	r2, [r3], #4
 8007484:	429f      	cmp	r7, r3
 8007486:	d2fb      	bcs.n	8007480 <__hexnan+0xcc>
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	b91b      	cbnz	r3, 8007494 <__hexnan+0xe0>
 800748c:	4547      	cmp	r7, r8
 800748e:	d127      	bne.n	80074e0 <__hexnan+0x12c>
 8007490:	2301      	movs	r3, #1
 8007492:	603b      	str	r3, [r7, #0]
 8007494:	2005      	movs	r0, #5
 8007496:	e026      	b.n	80074e6 <__hexnan+0x132>
 8007498:	3501      	adds	r5, #1
 800749a:	2d08      	cmp	r5, #8
 800749c:	f10b 0b01 	add.w	fp, fp, #1
 80074a0:	dd06      	ble.n	80074b0 <__hexnan+0xfc>
 80074a2:	4544      	cmp	r4, r8
 80074a4:	d9c3      	bls.n	800742e <__hexnan+0x7a>
 80074a6:	2300      	movs	r3, #0
 80074a8:	f844 3c04 	str.w	r3, [r4, #-4]
 80074ac:	2501      	movs	r5, #1
 80074ae:	3c04      	subs	r4, #4
 80074b0:	6822      	ldr	r2, [r4, #0]
 80074b2:	f000 000f 	and.w	r0, r0, #15
 80074b6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80074ba:	6022      	str	r2, [r4, #0]
 80074bc:	e7b7      	b.n	800742e <__hexnan+0x7a>
 80074be:	2508      	movs	r5, #8
 80074c0:	e7b5      	b.n	800742e <__hexnan+0x7a>
 80074c2:	9b01      	ldr	r3, [sp, #4]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d0df      	beq.n	8007488 <__hexnan+0xd4>
 80074c8:	f04f 32ff 	mov.w	r2, #4294967295
 80074cc:	f1c3 0320 	rsb	r3, r3, #32
 80074d0:	fa22 f303 	lsr.w	r3, r2, r3
 80074d4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80074d8:	401a      	ands	r2, r3
 80074da:	f846 2c04 	str.w	r2, [r6, #-4]
 80074de:	e7d3      	b.n	8007488 <__hexnan+0xd4>
 80074e0:	3f04      	subs	r7, #4
 80074e2:	e7d1      	b.n	8007488 <__hexnan+0xd4>
 80074e4:	2004      	movs	r0, #4
 80074e6:	b007      	add	sp, #28
 80074e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080074ec <_localeconv_r>:
 80074ec:	4800      	ldr	r0, [pc, #0]	; (80074f0 <_localeconv_r+0x4>)
 80074ee:	4770      	bx	lr
 80074f0:	2000017c 	.word	0x2000017c

080074f4 <malloc>:
 80074f4:	4b02      	ldr	r3, [pc, #8]	; (8007500 <malloc+0xc>)
 80074f6:	4601      	mov	r1, r0
 80074f8:	6818      	ldr	r0, [r3, #0]
 80074fa:	f000 bd67 	b.w	8007fcc <_malloc_r>
 80074fe:	bf00      	nop
 8007500:	20000024 	.word	0x20000024

08007504 <__ascii_mbtowc>:
 8007504:	b082      	sub	sp, #8
 8007506:	b901      	cbnz	r1, 800750a <__ascii_mbtowc+0x6>
 8007508:	a901      	add	r1, sp, #4
 800750a:	b142      	cbz	r2, 800751e <__ascii_mbtowc+0x1a>
 800750c:	b14b      	cbz	r3, 8007522 <__ascii_mbtowc+0x1e>
 800750e:	7813      	ldrb	r3, [r2, #0]
 8007510:	600b      	str	r3, [r1, #0]
 8007512:	7812      	ldrb	r2, [r2, #0]
 8007514:	1e10      	subs	r0, r2, #0
 8007516:	bf18      	it	ne
 8007518:	2001      	movne	r0, #1
 800751a:	b002      	add	sp, #8
 800751c:	4770      	bx	lr
 800751e:	4610      	mov	r0, r2
 8007520:	e7fb      	b.n	800751a <__ascii_mbtowc+0x16>
 8007522:	f06f 0001 	mvn.w	r0, #1
 8007526:	e7f8      	b.n	800751a <__ascii_mbtowc+0x16>

08007528 <memcpy>:
 8007528:	440a      	add	r2, r1
 800752a:	4291      	cmp	r1, r2
 800752c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007530:	d100      	bne.n	8007534 <memcpy+0xc>
 8007532:	4770      	bx	lr
 8007534:	b510      	push	{r4, lr}
 8007536:	f811 4b01 	ldrb.w	r4, [r1], #1
 800753a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800753e:	4291      	cmp	r1, r2
 8007540:	d1f9      	bne.n	8007536 <memcpy+0xe>
 8007542:	bd10      	pop	{r4, pc}

08007544 <_Balloc>:
 8007544:	b570      	push	{r4, r5, r6, lr}
 8007546:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007548:	4604      	mov	r4, r0
 800754a:	460d      	mov	r5, r1
 800754c:	b976      	cbnz	r6, 800756c <_Balloc+0x28>
 800754e:	2010      	movs	r0, #16
 8007550:	f7ff ffd0 	bl	80074f4 <malloc>
 8007554:	4602      	mov	r2, r0
 8007556:	6260      	str	r0, [r4, #36]	; 0x24
 8007558:	b920      	cbnz	r0, 8007564 <_Balloc+0x20>
 800755a:	4b18      	ldr	r3, [pc, #96]	; (80075bc <_Balloc+0x78>)
 800755c:	4818      	ldr	r0, [pc, #96]	; (80075c0 <_Balloc+0x7c>)
 800755e:	2166      	movs	r1, #102	; 0x66
 8007560:	f000 ff40 	bl	80083e4 <__assert_func>
 8007564:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007568:	6006      	str	r6, [r0, #0]
 800756a:	60c6      	str	r6, [r0, #12]
 800756c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800756e:	68f3      	ldr	r3, [r6, #12]
 8007570:	b183      	cbz	r3, 8007594 <_Balloc+0x50>
 8007572:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007574:	68db      	ldr	r3, [r3, #12]
 8007576:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800757a:	b9b8      	cbnz	r0, 80075ac <_Balloc+0x68>
 800757c:	2101      	movs	r1, #1
 800757e:	fa01 f605 	lsl.w	r6, r1, r5
 8007582:	1d72      	adds	r2, r6, #5
 8007584:	0092      	lsls	r2, r2, #2
 8007586:	4620      	mov	r0, r4
 8007588:	f000 fc9d 	bl	8007ec6 <_calloc_r>
 800758c:	b160      	cbz	r0, 80075a8 <_Balloc+0x64>
 800758e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007592:	e00e      	b.n	80075b2 <_Balloc+0x6e>
 8007594:	2221      	movs	r2, #33	; 0x21
 8007596:	2104      	movs	r1, #4
 8007598:	4620      	mov	r0, r4
 800759a:	f000 fc94 	bl	8007ec6 <_calloc_r>
 800759e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80075a0:	60f0      	str	r0, [r6, #12]
 80075a2:	68db      	ldr	r3, [r3, #12]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d1e4      	bne.n	8007572 <_Balloc+0x2e>
 80075a8:	2000      	movs	r0, #0
 80075aa:	bd70      	pop	{r4, r5, r6, pc}
 80075ac:	6802      	ldr	r2, [r0, #0]
 80075ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80075b2:	2300      	movs	r3, #0
 80075b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80075b8:	e7f7      	b.n	80075aa <_Balloc+0x66>
 80075ba:	bf00      	nop
 80075bc:	0800912e 	.word	0x0800912e
 80075c0:	0800922c 	.word	0x0800922c

080075c4 <_Bfree>:
 80075c4:	b570      	push	{r4, r5, r6, lr}
 80075c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80075c8:	4605      	mov	r5, r0
 80075ca:	460c      	mov	r4, r1
 80075cc:	b976      	cbnz	r6, 80075ec <_Bfree+0x28>
 80075ce:	2010      	movs	r0, #16
 80075d0:	f7ff ff90 	bl	80074f4 <malloc>
 80075d4:	4602      	mov	r2, r0
 80075d6:	6268      	str	r0, [r5, #36]	; 0x24
 80075d8:	b920      	cbnz	r0, 80075e4 <_Bfree+0x20>
 80075da:	4b09      	ldr	r3, [pc, #36]	; (8007600 <_Bfree+0x3c>)
 80075dc:	4809      	ldr	r0, [pc, #36]	; (8007604 <_Bfree+0x40>)
 80075de:	218a      	movs	r1, #138	; 0x8a
 80075e0:	f000 ff00 	bl	80083e4 <__assert_func>
 80075e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80075e8:	6006      	str	r6, [r0, #0]
 80075ea:	60c6      	str	r6, [r0, #12]
 80075ec:	b13c      	cbz	r4, 80075fe <_Bfree+0x3a>
 80075ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80075f0:	6862      	ldr	r2, [r4, #4]
 80075f2:	68db      	ldr	r3, [r3, #12]
 80075f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80075f8:	6021      	str	r1, [r4, #0]
 80075fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80075fe:	bd70      	pop	{r4, r5, r6, pc}
 8007600:	0800912e 	.word	0x0800912e
 8007604:	0800922c 	.word	0x0800922c

08007608 <__multadd>:
 8007608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800760c:	690d      	ldr	r5, [r1, #16]
 800760e:	4607      	mov	r7, r0
 8007610:	460c      	mov	r4, r1
 8007612:	461e      	mov	r6, r3
 8007614:	f101 0c14 	add.w	ip, r1, #20
 8007618:	2000      	movs	r0, #0
 800761a:	f8dc 3000 	ldr.w	r3, [ip]
 800761e:	b299      	uxth	r1, r3
 8007620:	fb02 6101 	mla	r1, r2, r1, r6
 8007624:	0c1e      	lsrs	r6, r3, #16
 8007626:	0c0b      	lsrs	r3, r1, #16
 8007628:	fb02 3306 	mla	r3, r2, r6, r3
 800762c:	b289      	uxth	r1, r1
 800762e:	3001      	adds	r0, #1
 8007630:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007634:	4285      	cmp	r5, r0
 8007636:	f84c 1b04 	str.w	r1, [ip], #4
 800763a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800763e:	dcec      	bgt.n	800761a <__multadd+0x12>
 8007640:	b30e      	cbz	r6, 8007686 <__multadd+0x7e>
 8007642:	68a3      	ldr	r3, [r4, #8]
 8007644:	42ab      	cmp	r3, r5
 8007646:	dc19      	bgt.n	800767c <__multadd+0x74>
 8007648:	6861      	ldr	r1, [r4, #4]
 800764a:	4638      	mov	r0, r7
 800764c:	3101      	adds	r1, #1
 800764e:	f7ff ff79 	bl	8007544 <_Balloc>
 8007652:	4680      	mov	r8, r0
 8007654:	b928      	cbnz	r0, 8007662 <__multadd+0x5a>
 8007656:	4602      	mov	r2, r0
 8007658:	4b0c      	ldr	r3, [pc, #48]	; (800768c <__multadd+0x84>)
 800765a:	480d      	ldr	r0, [pc, #52]	; (8007690 <__multadd+0x88>)
 800765c:	21b5      	movs	r1, #181	; 0xb5
 800765e:	f000 fec1 	bl	80083e4 <__assert_func>
 8007662:	6922      	ldr	r2, [r4, #16]
 8007664:	3202      	adds	r2, #2
 8007666:	f104 010c 	add.w	r1, r4, #12
 800766a:	0092      	lsls	r2, r2, #2
 800766c:	300c      	adds	r0, #12
 800766e:	f7ff ff5b 	bl	8007528 <memcpy>
 8007672:	4621      	mov	r1, r4
 8007674:	4638      	mov	r0, r7
 8007676:	f7ff ffa5 	bl	80075c4 <_Bfree>
 800767a:	4644      	mov	r4, r8
 800767c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007680:	3501      	adds	r5, #1
 8007682:	615e      	str	r6, [r3, #20]
 8007684:	6125      	str	r5, [r4, #16]
 8007686:	4620      	mov	r0, r4
 8007688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800768c:	080091a0 	.word	0x080091a0
 8007690:	0800922c 	.word	0x0800922c

08007694 <__s2b>:
 8007694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007698:	460c      	mov	r4, r1
 800769a:	4615      	mov	r5, r2
 800769c:	461f      	mov	r7, r3
 800769e:	2209      	movs	r2, #9
 80076a0:	3308      	adds	r3, #8
 80076a2:	4606      	mov	r6, r0
 80076a4:	fb93 f3f2 	sdiv	r3, r3, r2
 80076a8:	2100      	movs	r1, #0
 80076aa:	2201      	movs	r2, #1
 80076ac:	429a      	cmp	r2, r3
 80076ae:	db09      	blt.n	80076c4 <__s2b+0x30>
 80076b0:	4630      	mov	r0, r6
 80076b2:	f7ff ff47 	bl	8007544 <_Balloc>
 80076b6:	b940      	cbnz	r0, 80076ca <__s2b+0x36>
 80076b8:	4602      	mov	r2, r0
 80076ba:	4b19      	ldr	r3, [pc, #100]	; (8007720 <__s2b+0x8c>)
 80076bc:	4819      	ldr	r0, [pc, #100]	; (8007724 <__s2b+0x90>)
 80076be:	21ce      	movs	r1, #206	; 0xce
 80076c0:	f000 fe90 	bl	80083e4 <__assert_func>
 80076c4:	0052      	lsls	r2, r2, #1
 80076c6:	3101      	adds	r1, #1
 80076c8:	e7f0      	b.n	80076ac <__s2b+0x18>
 80076ca:	9b08      	ldr	r3, [sp, #32]
 80076cc:	6143      	str	r3, [r0, #20]
 80076ce:	2d09      	cmp	r5, #9
 80076d0:	f04f 0301 	mov.w	r3, #1
 80076d4:	6103      	str	r3, [r0, #16]
 80076d6:	dd16      	ble.n	8007706 <__s2b+0x72>
 80076d8:	f104 0909 	add.w	r9, r4, #9
 80076dc:	46c8      	mov	r8, r9
 80076de:	442c      	add	r4, r5
 80076e0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80076e4:	4601      	mov	r1, r0
 80076e6:	3b30      	subs	r3, #48	; 0x30
 80076e8:	220a      	movs	r2, #10
 80076ea:	4630      	mov	r0, r6
 80076ec:	f7ff ff8c 	bl	8007608 <__multadd>
 80076f0:	45a0      	cmp	r8, r4
 80076f2:	d1f5      	bne.n	80076e0 <__s2b+0x4c>
 80076f4:	f1a5 0408 	sub.w	r4, r5, #8
 80076f8:	444c      	add	r4, r9
 80076fa:	1b2d      	subs	r5, r5, r4
 80076fc:	1963      	adds	r3, r4, r5
 80076fe:	42bb      	cmp	r3, r7
 8007700:	db04      	blt.n	800770c <__s2b+0x78>
 8007702:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007706:	340a      	adds	r4, #10
 8007708:	2509      	movs	r5, #9
 800770a:	e7f6      	b.n	80076fa <__s2b+0x66>
 800770c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007710:	4601      	mov	r1, r0
 8007712:	3b30      	subs	r3, #48	; 0x30
 8007714:	220a      	movs	r2, #10
 8007716:	4630      	mov	r0, r6
 8007718:	f7ff ff76 	bl	8007608 <__multadd>
 800771c:	e7ee      	b.n	80076fc <__s2b+0x68>
 800771e:	bf00      	nop
 8007720:	080091a0 	.word	0x080091a0
 8007724:	0800922c 	.word	0x0800922c

08007728 <__hi0bits>:
 8007728:	0c03      	lsrs	r3, r0, #16
 800772a:	041b      	lsls	r3, r3, #16
 800772c:	b9d3      	cbnz	r3, 8007764 <__hi0bits+0x3c>
 800772e:	0400      	lsls	r0, r0, #16
 8007730:	2310      	movs	r3, #16
 8007732:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007736:	bf04      	itt	eq
 8007738:	0200      	lsleq	r0, r0, #8
 800773a:	3308      	addeq	r3, #8
 800773c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007740:	bf04      	itt	eq
 8007742:	0100      	lsleq	r0, r0, #4
 8007744:	3304      	addeq	r3, #4
 8007746:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800774a:	bf04      	itt	eq
 800774c:	0080      	lsleq	r0, r0, #2
 800774e:	3302      	addeq	r3, #2
 8007750:	2800      	cmp	r0, #0
 8007752:	db05      	blt.n	8007760 <__hi0bits+0x38>
 8007754:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007758:	f103 0301 	add.w	r3, r3, #1
 800775c:	bf08      	it	eq
 800775e:	2320      	moveq	r3, #32
 8007760:	4618      	mov	r0, r3
 8007762:	4770      	bx	lr
 8007764:	2300      	movs	r3, #0
 8007766:	e7e4      	b.n	8007732 <__hi0bits+0xa>

08007768 <__lo0bits>:
 8007768:	6803      	ldr	r3, [r0, #0]
 800776a:	f013 0207 	ands.w	r2, r3, #7
 800776e:	4601      	mov	r1, r0
 8007770:	d00b      	beq.n	800778a <__lo0bits+0x22>
 8007772:	07da      	lsls	r2, r3, #31
 8007774:	d423      	bmi.n	80077be <__lo0bits+0x56>
 8007776:	0798      	lsls	r0, r3, #30
 8007778:	bf49      	itett	mi
 800777a:	085b      	lsrmi	r3, r3, #1
 800777c:	089b      	lsrpl	r3, r3, #2
 800777e:	2001      	movmi	r0, #1
 8007780:	600b      	strmi	r3, [r1, #0]
 8007782:	bf5c      	itt	pl
 8007784:	600b      	strpl	r3, [r1, #0]
 8007786:	2002      	movpl	r0, #2
 8007788:	4770      	bx	lr
 800778a:	b298      	uxth	r0, r3
 800778c:	b9a8      	cbnz	r0, 80077ba <__lo0bits+0x52>
 800778e:	0c1b      	lsrs	r3, r3, #16
 8007790:	2010      	movs	r0, #16
 8007792:	b2da      	uxtb	r2, r3
 8007794:	b90a      	cbnz	r2, 800779a <__lo0bits+0x32>
 8007796:	3008      	adds	r0, #8
 8007798:	0a1b      	lsrs	r3, r3, #8
 800779a:	071a      	lsls	r2, r3, #28
 800779c:	bf04      	itt	eq
 800779e:	091b      	lsreq	r3, r3, #4
 80077a0:	3004      	addeq	r0, #4
 80077a2:	079a      	lsls	r2, r3, #30
 80077a4:	bf04      	itt	eq
 80077a6:	089b      	lsreq	r3, r3, #2
 80077a8:	3002      	addeq	r0, #2
 80077aa:	07da      	lsls	r2, r3, #31
 80077ac:	d403      	bmi.n	80077b6 <__lo0bits+0x4e>
 80077ae:	085b      	lsrs	r3, r3, #1
 80077b0:	f100 0001 	add.w	r0, r0, #1
 80077b4:	d005      	beq.n	80077c2 <__lo0bits+0x5a>
 80077b6:	600b      	str	r3, [r1, #0]
 80077b8:	4770      	bx	lr
 80077ba:	4610      	mov	r0, r2
 80077bc:	e7e9      	b.n	8007792 <__lo0bits+0x2a>
 80077be:	2000      	movs	r0, #0
 80077c0:	4770      	bx	lr
 80077c2:	2020      	movs	r0, #32
 80077c4:	4770      	bx	lr
	...

080077c8 <__i2b>:
 80077c8:	b510      	push	{r4, lr}
 80077ca:	460c      	mov	r4, r1
 80077cc:	2101      	movs	r1, #1
 80077ce:	f7ff feb9 	bl	8007544 <_Balloc>
 80077d2:	4602      	mov	r2, r0
 80077d4:	b928      	cbnz	r0, 80077e2 <__i2b+0x1a>
 80077d6:	4b05      	ldr	r3, [pc, #20]	; (80077ec <__i2b+0x24>)
 80077d8:	4805      	ldr	r0, [pc, #20]	; (80077f0 <__i2b+0x28>)
 80077da:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80077de:	f000 fe01 	bl	80083e4 <__assert_func>
 80077e2:	2301      	movs	r3, #1
 80077e4:	6144      	str	r4, [r0, #20]
 80077e6:	6103      	str	r3, [r0, #16]
 80077e8:	bd10      	pop	{r4, pc}
 80077ea:	bf00      	nop
 80077ec:	080091a0 	.word	0x080091a0
 80077f0:	0800922c 	.word	0x0800922c

080077f4 <__multiply>:
 80077f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077f8:	4691      	mov	r9, r2
 80077fa:	690a      	ldr	r2, [r1, #16]
 80077fc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007800:	429a      	cmp	r2, r3
 8007802:	bfb8      	it	lt
 8007804:	460b      	movlt	r3, r1
 8007806:	460c      	mov	r4, r1
 8007808:	bfbc      	itt	lt
 800780a:	464c      	movlt	r4, r9
 800780c:	4699      	movlt	r9, r3
 800780e:	6927      	ldr	r7, [r4, #16]
 8007810:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007814:	68a3      	ldr	r3, [r4, #8]
 8007816:	6861      	ldr	r1, [r4, #4]
 8007818:	eb07 060a 	add.w	r6, r7, sl
 800781c:	42b3      	cmp	r3, r6
 800781e:	b085      	sub	sp, #20
 8007820:	bfb8      	it	lt
 8007822:	3101      	addlt	r1, #1
 8007824:	f7ff fe8e 	bl	8007544 <_Balloc>
 8007828:	b930      	cbnz	r0, 8007838 <__multiply+0x44>
 800782a:	4602      	mov	r2, r0
 800782c:	4b44      	ldr	r3, [pc, #272]	; (8007940 <__multiply+0x14c>)
 800782e:	4845      	ldr	r0, [pc, #276]	; (8007944 <__multiply+0x150>)
 8007830:	f240 115d 	movw	r1, #349	; 0x15d
 8007834:	f000 fdd6 	bl	80083e4 <__assert_func>
 8007838:	f100 0514 	add.w	r5, r0, #20
 800783c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007840:	462b      	mov	r3, r5
 8007842:	2200      	movs	r2, #0
 8007844:	4543      	cmp	r3, r8
 8007846:	d321      	bcc.n	800788c <__multiply+0x98>
 8007848:	f104 0314 	add.w	r3, r4, #20
 800784c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007850:	f109 0314 	add.w	r3, r9, #20
 8007854:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007858:	9202      	str	r2, [sp, #8]
 800785a:	1b3a      	subs	r2, r7, r4
 800785c:	3a15      	subs	r2, #21
 800785e:	f022 0203 	bic.w	r2, r2, #3
 8007862:	3204      	adds	r2, #4
 8007864:	f104 0115 	add.w	r1, r4, #21
 8007868:	428f      	cmp	r7, r1
 800786a:	bf38      	it	cc
 800786c:	2204      	movcc	r2, #4
 800786e:	9201      	str	r2, [sp, #4]
 8007870:	9a02      	ldr	r2, [sp, #8]
 8007872:	9303      	str	r3, [sp, #12]
 8007874:	429a      	cmp	r2, r3
 8007876:	d80c      	bhi.n	8007892 <__multiply+0x9e>
 8007878:	2e00      	cmp	r6, #0
 800787a:	dd03      	ble.n	8007884 <__multiply+0x90>
 800787c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007880:	2b00      	cmp	r3, #0
 8007882:	d05a      	beq.n	800793a <__multiply+0x146>
 8007884:	6106      	str	r6, [r0, #16]
 8007886:	b005      	add	sp, #20
 8007888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800788c:	f843 2b04 	str.w	r2, [r3], #4
 8007890:	e7d8      	b.n	8007844 <__multiply+0x50>
 8007892:	f8b3 a000 	ldrh.w	sl, [r3]
 8007896:	f1ba 0f00 	cmp.w	sl, #0
 800789a:	d024      	beq.n	80078e6 <__multiply+0xf2>
 800789c:	f104 0e14 	add.w	lr, r4, #20
 80078a0:	46a9      	mov	r9, r5
 80078a2:	f04f 0c00 	mov.w	ip, #0
 80078a6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80078aa:	f8d9 1000 	ldr.w	r1, [r9]
 80078ae:	fa1f fb82 	uxth.w	fp, r2
 80078b2:	b289      	uxth	r1, r1
 80078b4:	fb0a 110b 	mla	r1, sl, fp, r1
 80078b8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80078bc:	f8d9 2000 	ldr.w	r2, [r9]
 80078c0:	4461      	add	r1, ip
 80078c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80078c6:	fb0a c20b 	mla	r2, sl, fp, ip
 80078ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80078ce:	b289      	uxth	r1, r1
 80078d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80078d4:	4577      	cmp	r7, lr
 80078d6:	f849 1b04 	str.w	r1, [r9], #4
 80078da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80078de:	d8e2      	bhi.n	80078a6 <__multiply+0xb2>
 80078e0:	9a01      	ldr	r2, [sp, #4]
 80078e2:	f845 c002 	str.w	ip, [r5, r2]
 80078e6:	9a03      	ldr	r2, [sp, #12]
 80078e8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80078ec:	3304      	adds	r3, #4
 80078ee:	f1b9 0f00 	cmp.w	r9, #0
 80078f2:	d020      	beq.n	8007936 <__multiply+0x142>
 80078f4:	6829      	ldr	r1, [r5, #0]
 80078f6:	f104 0c14 	add.w	ip, r4, #20
 80078fa:	46ae      	mov	lr, r5
 80078fc:	f04f 0a00 	mov.w	sl, #0
 8007900:	f8bc b000 	ldrh.w	fp, [ip]
 8007904:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007908:	fb09 220b 	mla	r2, r9, fp, r2
 800790c:	4492      	add	sl, r2
 800790e:	b289      	uxth	r1, r1
 8007910:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007914:	f84e 1b04 	str.w	r1, [lr], #4
 8007918:	f85c 2b04 	ldr.w	r2, [ip], #4
 800791c:	f8be 1000 	ldrh.w	r1, [lr]
 8007920:	0c12      	lsrs	r2, r2, #16
 8007922:	fb09 1102 	mla	r1, r9, r2, r1
 8007926:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800792a:	4567      	cmp	r7, ip
 800792c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007930:	d8e6      	bhi.n	8007900 <__multiply+0x10c>
 8007932:	9a01      	ldr	r2, [sp, #4]
 8007934:	50a9      	str	r1, [r5, r2]
 8007936:	3504      	adds	r5, #4
 8007938:	e79a      	b.n	8007870 <__multiply+0x7c>
 800793a:	3e01      	subs	r6, #1
 800793c:	e79c      	b.n	8007878 <__multiply+0x84>
 800793e:	bf00      	nop
 8007940:	080091a0 	.word	0x080091a0
 8007944:	0800922c 	.word	0x0800922c

08007948 <__pow5mult>:
 8007948:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800794c:	4615      	mov	r5, r2
 800794e:	f012 0203 	ands.w	r2, r2, #3
 8007952:	4606      	mov	r6, r0
 8007954:	460f      	mov	r7, r1
 8007956:	d007      	beq.n	8007968 <__pow5mult+0x20>
 8007958:	4c25      	ldr	r4, [pc, #148]	; (80079f0 <__pow5mult+0xa8>)
 800795a:	3a01      	subs	r2, #1
 800795c:	2300      	movs	r3, #0
 800795e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007962:	f7ff fe51 	bl	8007608 <__multadd>
 8007966:	4607      	mov	r7, r0
 8007968:	10ad      	asrs	r5, r5, #2
 800796a:	d03d      	beq.n	80079e8 <__pow5mult+0xa0>
 800796c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800796e:	b97c      	cbnz	r4, 8007990 <__pow5mult+0x48>
 8007970:	2010      	movs	r0, #16
 8007972:	f7ff fdbf 	bl	80074f4 <malloc>
 8007976:	4602      	mov	r2, r0
 8007978:	6270      	str	r0, [r6, #36]	; 0x24
 800797a:	b928      	cbnz	r0, 8007988 <__pow5mult+0x40>
 800797c:	4b1d      	ldr	r3, [pc, #116]	; (80079f4 <__pow5mult+0xac>)
 800797e:	481e      	ldr	r0, [pc, #120]	; (80079f8 <__pow5mult+0xb0>)
 8007980:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007984:	f000 fd2e 	bl	80083e4 <__assert_func>
 8007988:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800798c:	6004      	str	r4, [r0, #0]
 800798e:	60c4      	str	r4, [r0, #12]
 8007990:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007994:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007998:	b94c      	cbnz	r4, 80079ae <__pow5mult+0x66>
 800799a:	f240 2171 	movw	r1, #625	; 0x271
 800799e:	4630      	mov	r0, r6
 80079a0:	f7ff ff12 	bl	80077c8 <__i2b>
 80079a4:	2300      	movs	r3, #0
 80079a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80079aa:	4604      	mov	r4, r0
 80079ac:	6003      	str	r3, [r0, #0]
 80079ae:	f04f 0900 	mov.w	r9, #0
 80079b2:	07eb      	lsls	r3, r5, #31
 80079b4:	d50a      	bpl.n	80079cc <__pow5mult+0x84>
 80079b6:	4639      	mov	r1, r7
 80079b8:	4622      	mov	r2, r4
 80079ba:	4630      	mov	r0, r6
 80079bc:	f7ff ff1a 	bl	80077f4 <__multiply>
 80079c0:	4639      	mov	r1, r7
 80079c2:	4680      	mov	r8, r0
 80079c4:	4630      	mov	r0, r6
 80079c6:	f7ff fdfd 	bl	80075c4 <_Bfree>
 80079ca:	4647      	mov	r7, r8
 80079cc:	106d      	asrs	r5, r5, #1
 80079ce:	d00b      	beq.n	80079e8 <__pow5mult+0xa0>
 80079d0:	6820      	ldr	r0, [r4, #0]
 80079d2:	b938      	cbnz	r0, 80079e4 <__pow5mult+0x9c>
 80079d4:	4622      	mov	r2, r4
 80079d6:	4621      	mov	r1, r4
 80079d8:	4630      	mov	r0, r6
 80079da:	f7ff ff0b 	bl	80077f4 <__multiply>
 80079de:	6020      	str	r0, [r4, #0]
 80079e0:	f8c0 9000 	str.w	r9, [r0]
 80079e4:	4604      	mov	r4, r0
 80079e6:	e7e4      	b.n	80079b2 <__pow5mult+0x6a>
 80079e8:	4638      	mov	r0, r7
 80079ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ee:	bf00      	nop
 80079f0:	08009378 	.word	0x08009378
 80079f4:	0800912e 	.word	0x0800912e
 80079f8:	0800922c 	.word	0x0800922c

080079fc <__lshift>:
 80079fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a00:	460c      	mov	r4, r1
 8007a02:	6849      	ldr	r1, [r1, #4]
 8007a04:	6923      	ldr	r3, [r4, #16]
 8007a06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007a0a:	68a3      	ldr	r3, [r4, #8]
 8007a0c:	4607      	mov	r7, r0
 8007a0e:	4691      	mov	r9, r2
 8007a10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a14:	f108 0601 	add.w	r6, r8, #1
 8007a18:	42b3      	cmp	r3, r6
 8007a1a:	db0b      	blt.n	8007a34 <__lshift+0x38>
 8007a1c:	4638      	mov	r0, r7
 8007a1e:	f7ff fd91 	bl	8007544 <_Balloc>
 8007a22:	4605      	mov	r5, r0
 8007a24:	b948      	cbnz	r0, 8007a3a <__lshift+0x3e>
 8007a26:	4602      	mov	r2, r0
 8007a28:	4b2a      	ldr	r3, [pc, #168]	; (8007ad4 <__lshift+0xd8>)
 8007a2a:	482b      	ldr	r0, [pc, #172]	; (8007ad8 <__lshift+0xdc>)
 8007a2c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007a30:	f000 fcd8 	bl	80083e4 <__assert_func>
 8007a34:	3101      	adds	r1, #1
 8007a36:	005b      	lsls	r3, r3, #1
 8007a38:	e7ee      	b.n	8007a18 <__lshift+0x1c>
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	f100 0114 	add.w	r1, r0, #20
 8007a40:	f100 0210 	add.w	r2, r0, #16
 8007a44:	4618      	mov	r0, r3
 8007a46:	4553      	cmp	r3, sl
 8007a48:	db37      	blt.n	8007aba <__lshift+0xbe>
 8007a4a:	6920      	ldr	r0, [r4, #16]
 8007a4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a50:	f104 0314 	add.w	r3, r4, #20
 8007a54:	f019 091f 	ands.w	r9, r9, #31
 8007a58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a5c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007a60:	d02f      	beq.n	8007ac2 <__lshift+0xc6>
 8007a62:	f1c9 0e20 	rsb	lr, r9, #32
 8007a66:	468a      	mov	sl, r1
 8007a68:	f04f 0c00 	mov.w	ip, #0
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	fa02 f209 	lsl.w	r2, r2, r9
 8007a72:	ea42 020c 	orr.w	r2, r2, ip
 8007a76:	f84a 2b04 	str.w	r2, [sl], #4
 8007a7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a7e:	4298      	cmp	r0, r3
 8007a80:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007a84:	d8f2      	bhi.n	8007a6c <__lshift+0x70>
 8007a86:	1b03      	subs	r3, r0, r4
 8007a88:	3b15      	subs	r3, #21
 8007a8a:	f023 0303 	bic.w	r3, r3, #3
 8007a8e:	3304      	adds	r3, #4
 8007a90:	f104 0215 	add.w	r2, r4, #21
 8007a94:	4290      	cmp	r0, r2
 8007a96:	bf38      	it	cc
 8007a98:	2304      	movcc	r3, #4
 8007a9a:	f841 c003 	str.w	ip, [r1, r3]
 8007a9e:	f1bc 0f00 	cmp.w	ip, #0
 8007aa2:	d001      	beq.n	8007aa8 <__lshift+0xac>
 8007aa4:	f108 0602 	add.w	r6, r8, #2
 8007aa8:	3e01      	subs	r6, #1
 8007aaa:	4638      	mov	r0, r7
 8007aac:	612e      	str	r6, [r5, #16]
 8007aae:	4621      	mov	r1, r4
 8007ab0:	f7ff fd88 	bl	80075c4 <_Bfree>
 8007ab4:	4628      	mov	r0, r5
 8007ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007aba:	f842 0f04 	str.w	r0, [r2, #4]!
 8007abe:	3301      	adds	r3, #1
 8007ac0:	e7c1      	b.n	8007a46 <__lshift+0x4a>
 8007ac2:	3904      	subs	r1, #4
 8007ac4:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ac8:	f841 2f04 	str.w	r2, [r1, #4]!
 8007acc:	4298      	cmp	r0, r3
 8007ace:	d8f9      	bhi.n	8007ac4 <__lshift+0xc8>
 8007ad0:	e7ea      	b.n	8007aa8 <__lshift+0xac>
 8007ad2:	bf00      	nop
 8007ad4:	080091a0 	.word	0x080091a0
 8007ad8:	0800922c 	.word	0x0800922c

08007adc <__mcmp>:
 8007adc:	b530      	push	{r4, r5, lr}
 8007ade:	6902      	ldr	r2, [r0, #16]
 8007ae0:	690c      	ldr	r4, [r1, #16]
 8007ae2:	1b12      	subs	r2, r2, r4
 8007ae4:	d10e      	bne.n	8007b04 <__mcmp+0x28>
 8007ae6:	f100 0314 	add.w	r3, r0, #20
 8007aea:	3114      	adds	r1, #20
 8007aec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007af0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007af4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007af8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007afc:	42a5      	cmp	r5, r4
 8007afe:	d003      	beq.n	8007b08 <__mcmp+0x2c>
 8007b00:	d305      	bcc.n	8007b0e <__mcmp+0x32>
 8007b02:	2201      	movs	r2, #1
 8007b04:	4610      	mov	r0, r2
 8007b06:	bd30      	pop	{r4, r5, pc}
 8007b08:	4283      	cmp	r3, r0
 8007b0a:	d3f3      	bcc.n	8007af4 <__mcmp+0x18>
 8007b0c:	e7fa      	b.n	8007b04 <__mcmp+0x28>
 8007b0e:	f04f 32ff 	mov.w	r2, #4294967295
 8007b12:	e7f7      	b.n	8007b04 <__mcmp+0x28>

08007b14 <__mdiff>:
 8007b14:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b18:	460c      	mov	r4, r1
 8007b1a:	4606      	mov	r6, r0
 8007b1c:	4611      	mov	r1, r2
 8007b1e:	4620      	mov	r0, r4
 8007b20:	4690      	mov	r8, r2
 8007b22:	f7ff ffdb 	bl	8007adc <__mcmp>
 8007b26:	1e05      	subs	r5, r0, #0
 8007b28:	d110      	bne.n	8007b4c <__mdiff+0x38>
 8007b2a:	4629      	mov	r1, r5
 8007b2c:	4630      	mov	r0, r6
 8007b2e:	f7ff fd09 	bl	8007544 <_Balloc>
 8007b32:	b930      	cbnz	r0, 8007b42 <__mdiff+0x2e>
 8007b34:	4b3a      	ldr	r3, [pc, #232]	; (8007c20 <__mdiff+0x10c>)
 8007b36:	4602      	mov	r2, r0
 8007b38:	f240 2132 	movw	r1, #562	; 0x232
 8007b3c:	4839      	ldr	r0, [pc, #228]	; (8007c24 <__mdiff+0x110>)
 8007b3e:	f000 fc51 	bl	80083e4 <__assert_func>
 8007b42:	2301      	movs	r3, #1
 8007b44:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007b48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b4c:	bfa4      	itt	ge
 8007b4e:	4643      	movge	r3, r8
 8007b50:	46a0      	movge	r8, r4
 8007b52:	4630      	mov	r0, r6
 8007b54:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007b58:	bfa6      	itte	ge
 8007b5a:	461c      	movge	r4, r3
 8007b5c:	2500      	movge	r5, #0
 8007b5e:	2501      	movlt	r5, #1
 8007b60:	f7ff fcf0 	bl	8007544 <_Balloc>
 8007b64:	b920      	cbnz	r0, 8007b70 <__mdiff+0x5c>
 8007b66:	4b2e      	ldr	r3, [pc, #184]	; (8007c20 <__mdiff+0x10c>)
 8007b68:	4602      	mov	r2, r0
 8007b6a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007b6e:	e7e5      	b.n	8007b3c <__mdiff+0x28>
 8007b70:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007b74:	6926      	ldr	r6, [r4, #16]
 8007b76:	60c5      	str	r5, [r0, #12]
 8007b78:	f104 0914 	add.w	r9, r4, #20
 8007b7c:	f108 0514 	add.w	r5, r8, #20
 8007b80:	f100 0e14 	add.w	lr, r0, #20
 8007b84:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007b88:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007b8c:	f108 0210 	add.w	r2, r8, #16
 8007b90:	46f2      	mov	sl, lr
 8007b92:	2100      	movs	r1, #0
 8007b94:	f859 3b04 	ldr.w	r3, [r9], #4
 8007b98:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007b9c:	fa1f f883 	uxth.w	r8, r3
 8007ba0:	fa11 f18b 	uxtah	r1, r1, fp
 8007ba4:	0c1b      	lsrs	r3, r3, #16
 8007ba6:	eba1 0808 	sub.w	r8, r1, r8
 8007baa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007bae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007bb2:	fa1f f888 	uxth.w	r8, r8
 8007bb6:	1419      	asrs	r1, r3, #16
 8007bb8:	454e      	cmp	r6, r9
 8007bba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007bbe:	f84a 3b04 	str.w	r3, [sl], #4
 8007bc2:	d8e7      	bhi.n	8007b94 <__mdiff+0x80>
 8007bc4:	1b33      	subs	r3, r6, r4
 8007bc6:	3b15      	subs	r3, #21
 8007bc8:	f023 0303 	bic.w	r3, r3, #3
 8007bcc:	3304      	adds	r3, #4
 8007bce:	3415      	adds	r4, #21
 8007bd0:	42a6      	cmp	r6, r4
 8007bd2:	bf38      	it	cc
 8007bd4:	2304      	movcc	r3, #4
 8007bd6:	441d      	add	r5, r3
 8007bd8:	4473      	add	r3, lr
 8007bda:	469e      	mov	lr, r3
 8007bdc:	462e      	mov	r6, r5
 8007bde:	4566      	cmp	r6, ip
 8007be0:	d30e      	bcc.n	8007c00 <__mdiff+0xec>
 8007be2:	f10c 0203 	add.w	r2, ip, #3
 8007be6:	1b52      	subs	r2, r2, r5
 8007be8:	f022 0203 	bic.w	r2, r2, #3
 8007bec:	3d03      	subs	r5, #3
 8007bee:	45ac      	cmp	ip, r5
 8007bf0:	bf38      	it	cc
 8007bf2:	2200      	movcc	r2, #0
 8007bf4:	441a      	add	r2, r3
 8007bf6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007bfa:	b17b      	cbz	r3, 8007c1c <__mdiff+0x108>
 8007bfc:	6107      	str	r7, [r0, #16]
 8007bfe:	e7a3      	b.n	8007b48 <__mdiff+0x34>
 8007c00:	f856 8b04 	ldr.w	r8, [r6], #4
 8007c04:	fa11 f288 	uxtah	r2, r1, r8
 8007c08:	1414      	asrs	r4, r2, #16
 8007c0a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007c0e:	b292      	uxth	r2, r2
 8007c10:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007c14:	f84e 2b04 	str.w	r2, [lr], #4
 8007c18:	1421      	asrs	r1, r4, #16
 8007c1a:	e7e0      	b.n	8007bde <__mdiff+0xca>
 8007c1c:	3f01      	subs	r7, #1
 8007c1e:	e7ea      	b.n	8007bf6 <__mdiff+0xe2>
 8007c20:	080091a0 	.word	0x080091a0
 8007c24:	0800922c 	.word	0x0800922c

08007c28 <__ulp>:
 8007c28:	b082      	sub	sp, #8
 8007c2a:	ed8d 0b00 	vstr	d0, [sp]
 8007c2e:	9b01      	ldr	r3, [sp, #4]
 8007c30:	4912      	ldr	r1, [pc, #72]	; (8007c7c <__ulp+0x54>)
 8007c32:	4019      	ands	r1, r3
 8007c34:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8007c38:	2900      	cmp	r1, #0
 8007c3a:	dd05      	ble.n	8007c48 <__ulp+0x20>
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	460b      	mov	r3, r1
 8007c40:	ec43 2b10 	vmov	d0, r2, r3
 8007c44:	b002      	add	sp, #8
 8007c46:	4770      	bx	lr
 8007c48:	4249      	negs	r1, r1
 8007c4a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8007c4e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8007c52:	f04f 0200 	mov.w	r2, #0
 8007c56:	f04f 0300 	mov.w	r3, #0
 8007c5a:	da04      	bge.n	8007c66 <__ulp+0x3e>
 8007c5c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8007c60:	fa41 f300 	asr.w	r3, r1, r0
 8007c64:	e7ec      	b.n	8007c40 <__ulp+0x18>
 8007c66:	f1a0 0114 	sub.w	r1, r0, #20
 8007c6a:	291e      	cmp	r1, #30
 8007c6c:	bfda      	itte	le
 8007c6e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8007c72:	fa20 f101 	lsrle.w	r1, r0, r1
 8007c76:	2101      	movgt	r1, #1
 8007c78:	460a      	mov	r2, r1
 8007c7a:	e7e1      	b.n	8007c40 <__ulp+0x18>
 8007c7c:	7ff00000 	.word	0x7ff00000

08007c80 <__b2d>:
 8007c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c82:	6905      	ldr	r5, [r0, #16]
 8007c84:	f100 0714 	add.w	r7, r0, #20
 8007c88:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007c8c:	1f2e      	subs	r6, r5, #4
 8007c8e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8007c92:	4620      	mov	r0, r4
 8007c94:	f7ff fd48 	bl	8007728 <__hi0bits>
 8007c98:	f1c0 0320 	rsb	r3, r0, #32
 8007c9c:	280a      	cmp	r0, #10
 8007c9e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8007d1c <__b2d+0x9c>
 8007ca2:	600b      	str	r3, [r1, #0]
 8007ca4:	dc14      	bgt.n	8007cd0 <__b2d+0x50>
 8007ca6:	f1c0 0e0b 	rsb	lr, r0, #11
 8007caa:	fa24 f10e 	lsr.w	r1, r4, lr
 8007cae:	42b7      	cmp	r7, r6
 8007cb0:	ea41 030c 	orr.w	r3, r1, ip
 8007cb4:	bf34      	ite	cc
 8007cb6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007cba:	2100      	movcs	r1, #0
 8007cbc:	3015      	adds	r0, #21
 8007cbe:	fa04 f000 	lsl.w	r0, r4, r0
 8007cc2:	fa21 f10e 	lsr.w	r1, r1, lr
 8007cc6:	ea40 0201 	orr.w	r2, r0, r1
 8007cca:	ec43 2b10 	vmov	d0, r2, r3
 8007cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cd0:	42b7      	cmp	r7, r6
 8007cd2:	bf3a      	itte	cc
 8007cd4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007cd8:	f1a5 0608 	subcc.w	r6, r5, #8
 8007cdc:	2100      	movcs	r1, #0
 8007cde:	380b      	subs	r0, #11
 8007ce0:	d017      	beq.n	8007d12 <__b2d+0x92>
 8007ce2:	f1c0 0c20 	rsb	ip, r0, #32
 8007ce6:	fa04 f500 	lsl.w	r5, r4, r0
 8007cea:	42be      	cmp	r6, r7
 8007cec:	fa21 f40c 	lsr.w	r4, r1, ip
 8007cf0:	ea45 0504 	orr.w	r5, r5, r4
 8007cf4:	bf8c      	ite	hi
 8007cf6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8007cfa:	2400      	movls	r4, #0
 8007cfc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8007d00:	fa01 f000 	lsl.w	r0, r1, r0
 8007d04:	fa24 f40c 	lsr.w	r4, r4, ip
 8007d08:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007d0c:	ea40 0204 	orr.w	r2, r0, r4
 8007d10:	e7db      	b.n	8007cca <__b2d+0x4a>
 8007d12:	ea44 030c 	orr.w	r3, r4, ip
 8007d16:	460a      	mov	r2, r1
 8007d18:	e7d7      	b.n	8007cca <__b2d+0x4a>
 8007d1a:	bf00      	nop
 8007d1c:	3ff00000 	.word	0x3ff00000

08007d20 <__d2b>:
 8007d20:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007d24:	4689      	mov	r9, r1
 8007d26:	2101      	movs	r1, #1
 8007d28:	ec57 6b10 	vmov	r6, r7, d0
 8007d2c:	4690      	mov	r8, r2
 8007d2e:	f7ff fc09 	bl	8007544 <_Balloc>
 8007d32:	4604      	mov	r4, r0
 8007d34:	b930      	cbnz	r0, 8007d44 <__d2b+0x24>
 8007d36:	4602      	mov	r2, r0
 8007d38:	4b25      	ldr	r3, [pc, #148]	; (8007dd0 <__d2b+0xb0>)
 8007d3a:	4826      	ldr	r0, [pc, #152]	; (8007dd4 <__d2b+0xb4>)
 8007d3c:	f240 310a 	movw	r1, #778	; 0x30a
 8007d40:	f000 fb50 	bl	80083e4 <__assert_func>
 8007d44:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007d48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007d4c:	bb35      	cbnz	r5, 8007d9c <__d2b+0x7c>
 8007d4e:	2e00      	cmp	r6, #0
 8007d50:	9301      	str	r3, [sp, #4]
 8007d52:	d028      	beq.n	8007da6 <__d2b+0x86>
 8007d54:	4668      	mov	r0, sp
 8007d56:	9600      	str	r6, [sp, #0]
 8007d58:	f7ff fd06 	bl	8007768 <__lo0bits>
 8007d5c:	9900      	ldr	r1, [sp, #0]
 8007d5e:	b300      	cbz	r0, 8007da2 <__d2b+0x82>
 8007d60:	9a01      	ldr	r2, [sp, #4]
 8007d62:	f1c0 0320 	rsb	r3, r0, #32
 8007d66:	fa02 f303 	lsl.w	r3, r2, r3
 8007d6a:	430b      	orrs	r3, r1
 8007d6c:	40c2      	lsrs	r2, r0
 8007d6e:	6163      	str	r3, [r4, #20]
 8007d70:	9201      	str	r2, [sp, #4]
 8007d72:	9b01      	ldr	r3, [sp, #4]
 8007d74:	61a3      	str	r3, [r4, #24]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	bf14      	ite	ne
 8007d7a:	2202      	movne	r2, #2
 8007d7c:	2201      	moveq	r2, #1
 8007d7e:	6122      	str	r2, [r4, #16]
 8007d80:	b1d5      	cbz	r5, 8007db8 <__d2b+0x98>
 8007d82:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007d86:	4405      	add	r5, r0
 8007d88:	f8c9 5000 	str.w	r5, [r9]
 8007d8c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007d90:	f8c8 0000 	str.w	r0, [r8]
 8007d94:	4620      	mov	r0, r4
 8007d96:	b003      	add	sp, #12
 8007d98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007d9c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007da0:	e7d5      	b.n	8007d4e <__d2b+0x2e>
 8007da2:	6161      	str	r1, [r4, #20]
 8007da4:	e7e5      	b.n	8007d72 <__d2b+0x52>
 8007da6:	a801      	add	r0, sp, #4
 8007da8:	f7ff fcde 	bl	8007768 <__lo0bits>
 8007dac:	9b01      	ldr	r3, [sp, #4]
 8007dae:	6163      	str	r3, [r4, #20]
 8007db0:	2201      	movs	r2, #1
 8007db2:	6122      	str	r2, [r4, #16]
 8007db4:	3020      	adds	r0, #32
 8007db6:	e7e3      	b.n	8007d80 <__d2b+0x60>
 8007db8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007dbc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007dc0:	f8c9 0000 	str.w	r0, [r9]
 8007dc4:	6918      	ldr	r0, [r3, #16]
 8007dc6:	f7ff fcaf 	bl	8007728 <__hi0bits>
 8007dca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007dce:	e7df      	b.n	8007d90 <__d2b+0x70>
 8007dd0:	080091a0 	.word	0x080091a0
 8007dd4:	0800922c 	.word	0x0800922c

08007dd8 <__ratio>:
 8007dd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ddc:	4688      	mov	r8, r1
 8007dde:	4669      	mov	r1, sp
 8007de0:	4681      	mov	r9, r0
 8007de2:	f7ff ff4d 	bl	8007c80 <__b2d>
 8007de6:	a901      	add	r1, sp, #4
 8007de8:	4640      	mov	r0, r8
 8007dea:	ec55 4b10 	vmov	r4, r5, d0
 8007dee:	f7ff ff47 	bl	8007c80 <__b2d>
 8007df2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007df6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007dfa:	eba3 0c02 	sub.w	ip, r3, r2
 8007dfe:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007e02:	1a9b      	subs	r3, r3, r2
 8007e04:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007e08:	ec51 0b10 	vmov	r0, r1, d0
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	bfd6      	itet	le
 8007e10:	460a      	movle	r2, r1
 8007e12:	462a      	movgt	r2, r5
 8007e14:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007e18:	468b      	mov	fp, r1
 8007e1a:	462f      	mov	r7, r5
 8007e1c:	bfd4      	ite	le
 8007e1e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007e22:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007e26:	4620      	mov	r0, r4
 8007e28:	ee10 2a10 	vmov	r2, s0
 8007e2c:	465b      	mov	r3, fp
 8007e2e:	4639      	mov	r1, r7
 8007e30:	f7f8 fd14 	bl	800085c <__aeabi_ddiv>
 8007e34:	ec41 0b10 	vmov	d0, r0, r1
 8007e38:	b003      	add	sp, #12
 8007e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007e3e <__copybits>:
 8007e3e:	3901      	subs	r1, #1
 8007e40:	b570      	push	{r4, r5, r6, lr}
 8007e42:	1149      	asrs	r1, r1, #5
 8007e44:	6914      	ldr	r4, [r2, #16]
 8007e46:	3101      	adds	r1, #1
 8007e48:	f102 0314 	add.w	r3, r2, #20
 8007e4c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007e50:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007e54:	1f05      	subs	r5, r0, #4
 8007e56:	42a3      	cmp	r3, r4
 8007e58:	d30c      	bcc.n	8007e74 <__copybits+0x36>
 8007e5a:	1aa3      	subs	r3, r4, r2
 8007e5c:	3b11      	subs	r3, #17
 8007e5e:	f023 0303 	bic.w	r3, r3, #3
 8007e62:	3211      	adds	r2, #17
 8007e64:	42a2      	cmp	r2, r4
 8007e66:	bf88      	it	hi
 8007e68:	2300      	movhi	r3, #0
 8007e6a:	4418      	add	r0, r3
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	4288      	cmp	r0, r1
 8007e70:	d305      	bcc.n	8007e7e <__copybits+0x40>
 8007e72:	bd70      	pop	{r4, r5, r6, pc}
 8007e74:	f853 6b04 	ldr.w	r6, [r3], #4
 8007e78:	f845 6f04 	str.w	r6, [r5, #4]!
 8007e7c:	e7eb      	b.n	8007e56 <__copybits+0x18>
 8007e7e:	f840 3b04 	str.w	r3, [r0], #4
 8007e82:	e7f4      	b.n	8007e6e <__copybits+0x30>

08007e84 <__any_on>:
 8007e84:	f100 0214 	add.w	r2, r0, #20
 8007e88:	6900      	ldr	r0, [r0, #16]
 8007e8a:	114b      	asrs	r3, r1, #5
 8007e8c:	4298      	cmp	r0, r3
 8007e8e:	b510      	push	{r4, lr}
 8007e90:	db11      	blt.n	8007eb6 <__any_on+0x32>
 8007e92:	dd0a      	ble.n	8007eaa <__any_on+0x26>
 8007e94:	f011 011f 	ands.w	r1, r1, #31
 8007e98:	d007      	beq.n	8007eaa <__any_on+0x26>
 8007e9a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007e9e:	fa24 f001 	lsr.w	r0, r4, r1
 8007ea2:	fa00 f101 	lsl.w	r1, r0, r1
 8007ea6:	428c      	cmp	r4, r1
 8007ea8:	d10b      	bne.n	8007ec2 <__any_on+0x3e>
 8007eaa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d803      	bhi.n	8007eba <__any_on+0x36>
 8007eb2:	2000      	movs	r0, #0
 8007eb4:	bd10      	pop	{r4, pc}
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	e7f7      	b.n	8007eaa <__any_on+0x26>
 8007eba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007ebe:	2900      	cmp	r1, #0
 8007ec0:	d0f5      	beq.n	8007eae <__any_on+0x2a>
 8007ec2:	2001      	movs	r0, #1
 8007ec4:	e7f6      	b.n	8007eb4 <__any_on+0x30>

08007ec6 <_calloc_r>:
 8007ec6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ec8:	fba1 2402 	umull	r2, r4, r1, r2
 8007ecc:	b94c      	cbnz	r4, 8007ee2 <_calloc_r+0x1c>
 8007ece:	4611      	mov	r1, r2
 8007ed0:	9201      	str	r2, [sp, #4]
 8007ed2:	f000 f87b 	bl	8007fcc <_malloc_r>
 8007ed6:	9a01      	ldr	r2, [sp, #4]
 8007ed8:	4605      	mov	r5, r0
 8007eda:	b930      	cbnz	r0, 8007eea <_calloc_r+0x24>
 8007edc:	4628      	mov	r0, r5
 8007ede:	b003      	add	sp, #12
 8007ee0:	bd30      	pop	{r4, r5, pc}
 8007ee2:	220c      	movs	r2, #12
 8007ee4:	6002      	str	r2, [r0, #0]
 8007ee6:	2500      	movs	r5, #0
 8007ee8:	e7f8      	b.n	8007edc <_calloc_r+0x16>
 8007eea:	4621      	mov	r1, r4
 8007eec:	f7fc fbbe 	bl	800466c <memset>
 8007ef0:	e7f4      	b.n	8007edc <_calloc_r+0x16>
	...

08007ef4 <_free_r>:
 8007ef4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ef6:	2900      	cmp	r1, #0
 8007ef8:	d044      	beq.n	8007f84 <_free_r+0x90>
 8007efa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007efe:	9001      	str	r0, [sp, #4]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	f1a1 0404 	sub.w	r4, r1, #4
 8007f06:	bfb8      	it	lt
 8007f08:	18e4      	addlt	r4, r4, r3
 8007f0a:	f000 fab5 	bl	8008478 <__malloc_lock>
 8007f0e:	4a1e      	ldr	r2, [pc, #120]	; (8007f88 <_free_r+0x94>)
 8007f10:	9801      	ldr	r0, [sp, #4]
 8007f12:	6813      	ldr	r3, [r2, #0]
 8007f14:	b933      	cbnz	r3, 8007f24 <_free_r+0x30>
 8007f16:	6063      	str	r3, [r4, #4]
 8007f18:	6014      	str	r4, [r2, #0]
 8007f1a:	b003      	add	sp, #12
 8007f1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007f20:	f000 bab0 	b.w	8008484 <__malloc_unlock>
 8007f24:	42a3      	cmp	r3, r4
 8007f26:	d908      	bls.n	8007f3a <_free_r+0x46>
 8007f28:	6825      	ldr	r5, [r4, #0]
 8007f2a:	1961      	adds	r1, r4, r5
 8007f2c:	428b      	cmp	r3, r1
 8007f2e:	bf01      	itttt	eq
 8007f30:	6819      	ldreq	r1, [r3, #0]
 8007f32:	685b      	ldreq	r3, [r3, #4]
 8007f34:	1949      	addeq	r1, r1, r5
 8007f36:	6021      	streq	r1, [r4, #0]
 8007f38:	e7ed      	b.n	8007f16 <_free_r+0x22>
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	685b      	ldr	r3, [r3, #4]
 8007f3e:	b10b      	cbz	r3, 8007f44 <_free_r+0x50>
 8007f40:	42a3      	cmp	r3, r4
 8007f42:	d9fa      	bls.n	8007f3a <_free_r+0x46>
 8007f44:	6811      	ldr	r1, [r2, #0]
 8007f46:	1855      	adds	r5, r2, r1
 8007f48:	42a5      	cmp	r5, r4
 8007f4a:	d10b      	bne.n	8007f64 <_free_r+0x70>
 8007f4c:	6824      	ldr	r4, [r4, #0]
 8007f4e:	4421      	add	r1, r4
 8007f50:	1854      	adds	r4, r2, r1
 8007f52:	42a3      	cmp	r3, r4
 8007f54:	6011      	str	r1, [r2, #0]
 8007f56:	d1e0      	bne.n	8007f1a <_free_r+0x26>
 8007f58:	681c      	ldr	r4, [r3, #0]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	6053      	str	r3, [r2, #4]
 8007f5e:	4421      	add	r1, r4
 8007f60:	6011      	str	r1, [r2, #0]
 8007f62:	e7da      	b.n	8007f1a <_free_r+0x26>
 8007f64:	d902      	bls.n	8007f6c <_free_r+0x78>
 8007f66:	230c      	movs	r3, #12
 8007f68:	6003      	str	r3, [r0, #0]
 8007f6a:	e7d6      	b.n	8007f1a <_free_r+0x26>
 8007f6c:	6825      	ldr	r5, [r4, #0]
 8007f6e:	1961      	adds	r1, r4, r5
 8007f70:	428b      	cmp	r3, r1
 8007f72:	bf04      	itt	eq
 8007f74:	6819      	ldreq	r1, [r3, #0]
 8007f76:	685b      	ldreq	r3, [r3, #4]
 8007f78:	6063      	str	r3, [r4, #4]
 8007f7a:	bf04      	itt	eq
 8007f7c:	1949      	addeq	r1, r1, r5
 8007f7e:	6021      	streq	r1, [r4, #0]
 8007f80:	6054      	str	r4, [r2, #4]
 8007f82:	e7ca      	b.n	8007f1a <_free_r+0x26>
 8007f84:	b003      	add	sp, #12
 8007f86:	bd30      	pop	{r4, r5, pc}
 8007f88:	20000360 	.word	0x20000360

08007f8c <sbrk_aligned>:
 8007f8c:	b570      	push	{r4, r5, r6, lr}
 8007f8e:	4e0e      	ldr	r6, [pc, #56]	; (8007fc8 <sbrk_aligned+0x3c>)
 8007f90:	460c      	mov	r4, r1
 8007f92:	6831      	ldr	r1, [r6, #0]
 8007f94:	4605      	mov	r5, r0
 8007f96:	b911      	cbnz	r1, 8007f9e <sbrk_aligned+0x12>
 8007f98:	f000 f9f2 	bl	8008380 <_sbrk_r>
 8007f9c:	6030      	str	r0, [r6, #0]
 8007f9e:	4621      	mov	r1, r4
 8007fa0:	4628      	mov	r0, r5
 8007fa2:	f000 f9ed 	bl	8008380 <_sbrk_r>
 8007fa6:	1c43      	adds	r3, r0, #1
 8007fa8:	d00a      	beq.n	8007fc0 <sbrk_aligned+0x34>
 8007faa:	1cc4      	adds	r4, r0, #3
 8007fac:	f024 0403 	bic.w	r4, r4, #3
 8007fb0:	42a0      	cmp	r0, r4
 8007fb2:	d007      	beq.n	8007fc4 <sbrk_aligned+0x38>
 8007fb4:	1a21      	subs	r1, r4, r0
 8007fb6:	4628      	mov	r0, r5
 8007fb8:	f000 f9e2 	bl	8008380 <_sbrk_r>
 8007fbc:	3001      	adds	r0, #1
 8007fbe:	d101      	bne.n	8007fc4 <sbrk_aligned+0x38>
 8007fc0:	f04f 34ff 	mov.w	r4, #4294967295
 8007fc4:	4620      	mov	r0, r4
 8007fc6:	bd70      	pop	{r4, r5, r6, pc}
 8007fc8:	20000364 	.word	0x20000364

08007fcc <_malloc_r>:
 8007fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fd0:	1ccd      	adds	r5, r1, #3
 8007fd2:	f025 0503 	bic.w	r5, r5, #3
 8007fd6:	3508      	adds	r5, #8
 8007fd8:	2d0c      	cmp	r5, #12
 8007fda:	bf38      	it	cc
 8007fdc:	250c      	movcc	r5, #12
 8007fde:	2d00      	cmp	r5, #0
 8007fe0:	4607      	mov	r7, r0
 8007fe2:	db01      	blt.n	8007fe8 <_malloc_r+0x1c>
 8007fe4:	42a9      	cmp	r1, r5
 8007fe6:	d905      	bls.n	8007ff4 <_malloc_r+0x28>
 8007fe8:	230c      	movs	r3, #12
 8007fea:	603b      	str	r3, [r7, #0]
 8007fec:	2600      	movs	r6, #0
 8007fee:	4630      	mov	r0, r6
 8007ff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ff4:	4e2e      	ldr	r6, [pc, #184]	; (80080b0 <_malloc_r+0xe4>)
 8007ff6:	f000 fa3f 	bl	8008478 <__malloc_lock>
 8007ffa:	6833      	ldr	r3, [r6, #0]
 8007ffc:	461c      	mov	r4, r3
 8007ffe:	bb34      	cbnz	r4, 800804e <_malloc_r+0x82>
 8008000:	4629      	mov	r1, r5
 8008002:	4638      	mov	r0, r7
 8008004:	f7ff ffc2 	bl	8007f8c <sbrk_aligned>
 8008008:	1c43      	adds	r3, r0, #1
 800800a:	4604      	mov	r4, r0
 800800c:	d14d      	bne.n	80080aa <_malloc_r+0xde>
 800800e:	6834      	ldr	r4, [r6, #0]
 8008010:	4626      	mov	r6, r4
 8008012:	2e00      	cmp	r6, #0
 8008014:	d140      	bne.n	8008098 <_malloc_r+0xcc>
 8008016:	6823      	ldr	r3, [r4, #0]
 8008018:	4631      	mov	r1, r6
 800801a:	4638      	mov	r0, r7
 800801c:	eb04 0803 	add.w	r8, r4, r3
 8008020:	f000 f9ae 	bl	8008380 <_sbrk_r>
 8008024:	4580      	cmp	r8, r0
 8008026:	d13a      	bne.n	800809e <_malloc_r+0xd2>
 8008028:	6821      	ldr	r1, [r4, #0]
 800802a:	3503      	adds	r5, #3
 800802c:	1a6d      	subs	r5, r5, r1
 800802e:	f025 0503 	bic.w	r5, r5, #3
 8008032:	3508      	adds	r5, #8
 8008034:	2d0c      	cmp	r5, #12
 8008036:	bf38      	it	cc
 8008038:	250c      	movcc	r5, #12
 800803a:	4629      	mov	r1, r5
 800803c:	4638      	mov	r0, r7
 800803e:	f7ff ffa5 	bl	8007f8c <sbrk_aligned>
 8008042:	3001      	adds	r0, #1
 8008044:	d02b      	beq.n	800809e <_malloc_r+0xd2>
 8008046:	6823      	ldr	r3, [r4, #0]
 8008048:	442b      	add	r3, r5
 800804a:	6023      	str	r3, [r4, #0]
 800804c:	e00e      	b.n	800806c <_malloc_r+0xa0>
 800804e:	6822      	ldr	r2, [r4, #0]
 8008050:	1b52      	subs	r2, r2, r5
 8008052:	d41e      	bmi.n	8008092 <_malloc_r+0xc6>
 8008054:	2a0b      	cmp	r2, #11
 8008056:	d916      	bls.n	8008086 <_malloc_r+0xba>
 8008058:	1961      	adds	r1, r4, r5
 800805a:	42a3      	cmp	r3, r4
 800805c:	6025      	str	r5, [r4, #0]
 800805e:	bf18      	it	ne
 8008060:	6059      	strne	r1, [r3, #4]
 8008062:	6863      	ldr	r3, [r4, #4]
 8008064:	bf08      	it	eq
 8008066:	6031      	streq	r1, [r6, #0]
 8008068:	5162      	str	r2, [r4, r5]
 800806a:	604b      	str	r3, [r1, #4]
 800806c:	4638      	mov	r0, r7
 800806e:	f104 060b 	add.w	r6, r4, #11
 8008072:	f000 fa07 	bl	8008484 <__malloc_unlock>
 8008076:	f026 0607 	bic.w	r6, r6, #7
 800807a:	1d23      	adds	r3, r4, #4
 800807c:	1af2      	subs	r2, r6, r3
 800807e:	d0b6      	beq.n	8007fee <_malloc_r+0x22>
 8008080:	1b9b      	subs	r3, r3, r6
 8008082:	50a3      	str	r3, [r4, r2]
 8008084:	e7b3      	b.n	8007fee <_malloc_r+0x22>
 8008086:	6862      	ldr	r2, [r4, #4]
 8008088:	42a3      	cmp	r3, r4
 800808a:	bf0c      	ite	eq
 800808c:	6032      	streq	r2, [r6, #0]
 800808e:	605a      	strne	r2, [r3, #4]
 8008090:	e7ec      	b.n	800806c <_malloc_r+0xa0>
 8008092:	4623      	mov	r3, r4
 8008094:	6864      	ldr	r4, [r4, #4]
 8008096:	e7b2      	b.n	8007ffe <_malloc_r+0x32>
 8008098:	4634      	mov	r4, r6
 800809a:	6876      	ldr	r6, [r6, #4]
 800809c:	e7b9      	b.n	8008012 <_malloc_r+0x46>
 800809e:	230c      	movs	r3, #12
 80080a0:	603b      	str	r3, [r7, #0]
 80080a2:	4638      	mov	r0, r7
 80080a4:	f000 f9ee 	bl	8008484 <__malloc_unlock>
 80080a8:	e7a1      	b.n	8007fee <_malloc_r+0x22>
 80080aa:	6025      	str	r5, [r4, #0]
 80080ac:	e7de      	b.n	800806c <_malloc_r+0xa0>
 80080ae:	bf00      	nop
 80080b0:	20000360 	.word	0x20000360

080080b4 <__ssputs_r>:
 80080b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080b8:	688e      	ldr	r6, [r1, #8]
 80080ba:	429e      	cmp	r6, r3
 80080bc:	4682      	mov	sl, r0
 80080be:	460c      	mov	r4, r1
 80080c0:	4690      	mov	r8, r2
 80080c2:	461f      	mov	r7, r3
 80080c4:	d838      	bhi.n	8008138 <__ssputs_r+0x84>
 80080c6:	898a      	ldrh	r2, [r1, #12]
 80080c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80080cc:	d032      	beq.n	8008134 <__ssputs_r+0x80>
 80080ce:	6825      	ldr	r5, [r4, #0]
 80080d0:	6909      	ldr	r1, [r1, #16]
 80080d2:	eba5 0901 	sub.w	r9, r5, r1
 80080d6:	6965      	ldr	r5, [r4, #20]
 80080d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80080dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80080e0:	3301      	adds	r3, #1
 80080e2:	444b      	add	r3, r9
 80080e4:	106d      	asrs	r5, r5, #1
 80080e6:	429d      	cmp	r5, r3
 80080e8:	bf38      	it	cc
 80080ea:	461d      	movcc	r5, r3
 80080ec:	0553      	lsls	r3, r2, #21
 80080ee:	d531      	bpl.n	8008154 <__ssputs_r+0xa0>
 80080f0:	4629      	mov	r1, r5
 80080f2:	f7ff ff6b 	bl	8007fcc <_malloc_r>
 80080f6:	4606      	mov	r6, r0
 80080f8:	b950      	cbnz	r0, 8008110 <__ssputs_r+0x5c>
 80080fa:	230c      	movs	r3, #12
 80080fc:	f8ca 3000 	str.w	r3, [sl]
 8008100:	89a3      	ldrh	r3, [r4, #12]
 8008102:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008106:	81a3      	strh	r3, [r4, #12]
 8008108:	f04f 30ff 	mov.w	r0, #4294967295
 800810c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008110:	6921      	ldr	r1, [r4, #16]
 8008112:	464a      	mov	r2, r9
 8008114:	f7ff fa08 	bl	8007528 <memcpy>
 8008118:	89a3      	ldrh	r3, [r4, #12]
 800811a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800811e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008122:	81a3      	strh	r3, [r4, #12]
 8008124:	6126      	str	r6, [r4, #16]
 8008126:	6165      	str	r5, [r4, #20]
 8008128:	444e      	add	r6, r9
 800812a:	eba5 0509 	sub.w	r5, r5, r9
 800812e:	6026      	str	r6, [r4, #0]
 8008130:	60a5      	str	r5, [r4, #8]
 8008132:	463e      	mov	r6, r7
 8008134:	42be      	cmp	r6, r7
 8008136:	d900      	bls.n	800813a <__ssputs_r+0x86>
 8008138:	463e      	mov	r6, r7
 800813a:	6820      	ldr	r0, [r4, #0]
 800813c:	4632      	mov	r2, r6
 800813e:	4641      	mov	r1, r8
 8008140:	f000 f980 	bl	8008444 <memmove>
 8008144:	68a3      	ldr	r3, [r4, #8]
 8008146:	1b9b      	subs	r3, r3, r6
 8008148:	60a3      	str	r3, [r4, #8]
 800814a:	6823      	ldr	r3, [r4, #0]
 800814c:	4433      	add	r3, r6
 800814e:	6023      	str	r3, [r4, #0]
 8008150:	2000      	movs	r0, #0
 8008152:	e7db      	b.n	800810c <__ssputs_r+0x58>
 8008154:	462a      	mov	r2, r5
 8008156:	f000 f99b 	bl	8008490 <_realloc_r>
 800815a:	4606      	mov	r6, r0
 800815c:	2800      	cmp	r0, #0
 800815e:	d1e1      	bne.n	8008124 <__ssputs_r+0x70>
 8008160:	6921      	ldr	r1, [r4, #16]
 8008162:	4650      	mov	r0, sl
 8008164:	f7ff fec6 	bl	8007ef4 <_free_r>
 8008168:	e7c7      	b.n	80080fa <__ssputs_r+0x46>
	...

0800816c <_svfiprintf_r>:
 800816c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008170:	4698      	mov	r8, r3
 8008172:	898b      	ldrh	r3, [r1, #12]
 8008174:	061b      	lsls	r3, r3, #24
 8008176:	b09d      	sub	sp, #116	; 0x74
 8008178:	4607      	mov	r7, r0
 800817a:	460d      	mov	r5, r1
 800817c:	4614      	mov	r4, r2
 800817e:	d50e      	bpl.n	800819e <_svfiprintf_r+0x32>
 8008180:	690b      	ldr	r3, [r1, #16]
 8008182:	b963      	cbnz	r3, 800819e <_svfiprintf_r+0x32>
 8008184:	2140      	movs	r1, #64	; 0x40
 8008186:	f7ff ff21 	bl	8007fcc <_malloc_r>
 800818a:	6028      	str	r0, [r5, #0]
 800818c:	6128      	str	r0, [r5, #16]
 800818e:	b920      	cbnz	r0, 800819a <_svfiprintf_r+0x2e>
 8008190:	230c      	movs	r3, #12
 8008192:	603b      	str	r3, [r7, #0]
 8008194:	f04f 30ff 	mov.w	r0, #4294967295
 8008198:	e0d1      	b.n	800833e <_svfiprintf_r+0x1d2>
 800819a:	2340      	movs	r3, #64	; 0x40
 800819c:	616b      	str	r3, [r5, #20]
 800819e:	2300      	movs	r3, #0
 80081a0:	9309      	str	r3, [sp, #36]	; 0x24
 80081a2:	2320      	movs	r3, #32
 80081a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80081a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80081ac:	2330      	movs	r3, #48	; 0x30
 80081ae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008358 <_svfiprintf_r+0x1ec>
 80081b2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80081b6:	f04f 0901 	mov.w	r9, #1
 80081ba:	4623      	mov	r3, r4
 80081bc:	469a      	mov	sl, r3
 80081be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081c2:	b10a      	cbz	r2, 80081c8 <_svfiprintf_r+0x5c>
 80081c4:	2a25      	cmp	r2, #37	; 0x25
 80081c6:	d1f9      	bne.n	80081bc <_svfiprintf_r+0x50>
 80081c8:	ebba 0b04 	subs.w	fp, sl, r4
 80081cc:	d00b      	beq.n	80081e6 <_svfiprintf_r+0x7a>
 80081ce:	465b      	mov	r3, fp
 80081d0:	4622      	mov	r2, r4
 80081d2:	4629      	mov	r1, r5
 80081d4:	4638      	mov	r0, r7
 80081d6:	f7ff ff6d 	bl	80080b4 <__ssputs_r>
 80081da:	3001      	adds	r0, #1
 80081dc:	f000 80aa 	beq.w	8008334 <_svfiprintf_r+0x1c8>
 80081e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081e2:	445a      	add	r2, fp
 80081e4:	9209      	str	r2, [sp, #36]	; 0x24
 80081e6:	f89a 3000 	ldrb.w	r3, [sl]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	f000 80a2 	beq.w	8008334 <_svfiprintf_r+0x1c8>
 80081f0:	2300      	movs	r3, #0
 80081f2:	f04f 32ff 	mov.w	r2, #4294967295
 80081f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081fa:	f10a 0a01 	add.w	sl, sl, #1
 80081fe:	9304      	str	r3, [sp, #16]
 8008200:	9307      	str	r3, [sp, #28]
 8008202:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008206:	931a      	str	r3, [sp, #104]	; 0x68
 8008208:	4654      	mov	r4, sl
 800820a:	2205      	movs	r2, #5
 800820c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008210:	4851      	ldr	r0, [pc, #324]	; (8008358 <_svfiprintf_r+0x1ec>)
 8008212:	f7f7 ffed 	bl	80001f0 <memchr>
 8008216:	9a04      	ldr	r2, [sp, #16]
 8008218:	b9d8      	cbnz	r0, 8008252 <_svfiprintf_r+0xe6>
 800821a:	06d0      	lsls	r0, r2, #27
 800821c:	bf44      	itt	mi
 800821e:	2320      	movmi	r3, #32
 8008220:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008224:	0711      	lsls	r1, r2, #28
 8008226:	bf44      	itt	mi
 8008228:	232b      	movmi	r3, #43	; 0x2b
 800822a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800822e:	f89a 3000 	ldrb.w	r3, [sl]
 8008232:	2b2a      	cmp	r3, #42	; 0x2a
 8008234:	d015      	beq.n	8008262 <_svfiprintf_r+0xf6>
 8008236:	9a07      	ldr	r2, [sp, #28]
 8008238:	4654      	mov	r4, sl
 800823a:	2000      	movs	r0, #0
 800823c:	f04f 0c0a 	mov.w	ip, #10
 8008240:	4621      	mov	r1, r4
 8008242:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008246:	3b30      	subs	r3, #48	; 0x30
 8008248:	2b09      	cmp	r3, #9
 800824a:	d94e      	bls.n	80082ea <_svfiprintf_r+0x17e>
 800824c:	b1b0      	cbz	r0, 800827c <_svfiprintf_r+0x110>
 800824e:	9207      	str	r2, [sp, #28]
 8008250:	e014      	b.n	800827c <_svfiprintf_r+0x110>
 8008252:	eba0 0308 	sub.w	r3, r0, r8
 8008256:	fa09 f303 	lsl.w	r3, r9, r3
 800825a:	4313      	orrs	r3, r2
 800825c:	9304      	str	r3, [sp, #16]
 800825e:	46a2      	mov	sl, r4
 8008260:	e7d2      	b.n	8008208 <_svfiprintf_r+0x9c>
 8008262:	9b03      	ldr	r3, [sp, #12]
 8008264:	1d19      	adds	r1, r3, #4
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	9103      	str	r1, [sp, #12]
 800826a:	2b00      	cmp	r3, #0
 800826c:	bfbb      	ittet	lt
 800826e:	425b      	neglt	r3, r3
 8008270:	f042 0202 	orrlt.w	r2, r2, #2
 8008274:	9307      	strge	r3, [sp, #28]
 8008276:	9307      	strlt	r3, [sp, #28]
 8008278:	bfb8      	it	lt
 800827a:	9204      	strlt	r2, [sp, #16]
 800827c:	7823      	ldrb	r3, [r4, #0]
 800827e:	2b2e      	cmp	r3, #46	; 0x2e
 8008280:	d10c      	bne.n	800829c <_svfiprintf_r+0x130>
 8008282:	7863      	ldrb	r3, [r4, #1]
 8008284:	2b2a      	cmp	r3, #42	; 0x2a
 8008286:	d135      	bne.n	80082f4 <_svfiprintf_r+0x188>
 8008288:	9b03      	ldr	r3, [sp, #12]
 800828a:	1d1a      	adds	r2, r3, #4
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	9203      	str	r2, [sp, #12]
 8008290:	2b00      	cmp	r3, #0
 8008292:	bfb8      	it	lt
 8008294:	f04f 33ff 	movlt.w	r3, #4294967295
 8008298:	3402      	adds	r4, #2
 800829a:	9305      	str	r3, [sp, #20]
 800829c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008368 <_svfiprintf_r+0x1fc>
 80082a0:	7821      	ldrb	r1, [r4, #0]
 80082a2:	2203      	movs	r2, #3
 80082a4:	4650      	mov	r0, sl
 80082a6:	f7f7 ffa3 	bl	80001f0 <memchr>
 80082aa:	b140      	cbz	r0, 80082be <_svfiprintf_r+0x152>
 80082ac:	2340      	movs	r3, #64	; 0x40
 80082ae:	eba0 000a 	sub.w	r0, r0, sl
 80082b2:	fa03 f000 	lsl.w	r0, r3, r0
 80082b6:	9b04      	ldr	r3, [sp, #16]
 80082b8:	4303      	orrs	r3, r0
 80082ba:	3401      	adds	r4, #1
 80082bc:	9304      	str	r3, [sp, #16]
 80082be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082c2:	4826      	ldr	r0, [pc, #152]	; (800835c <_svfiprintf_r+0x1f0>)
 80082c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80082c8:	2206      	movs	r2, #6
 80082ca:	f7f7 ff91 	bl	80001f0 <memchr>
 80082ce:	2800      	cmp	r0, #0
 80082d0:	d038      	beq.n	8008344 <_svfiprintf_r+0x1d8>
 80082d2:	4b23      	ldr	r3, [pc, #140]	; (8008360 <_svfiprintf_r+0x1f4>)
 80082d4:	bb1b      	cbnz	r3, 800831e <_svfiprintf_r+0x1b2>
 80082d6:	9b03      	ldr	r3, [sp, #12]
 80082d8:	3307      	adds	r3, #7
 80082da:	f023 0307 	bic.w	r3, r3, #7
 80082de:	3308      	adds	r3, #8
 80082e0:	9303      	str	r3, [sp, #12]
 80082e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082e4:	4433      	add	r3, r6
 80082e6:	9309      	str	r3, [sp, #36]	; 0x24
 80082e8:	e767      	b.n	80081ba <_svfiprintf_r+0x4e>
 80082ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80082ee:	460c      	mov	r4, r1
 80082f0:	2001      	movs	r0, #1
 80082f2:	e7a5      	b.n	8008240 <_svfiprintf_r+0xd4>
 80082f4:	2300      	movs	r3, #0
 80082f6:	3401      	adds	r4, #1
 80082f8:	9305      	str	r3, [sp, #20]
 80082fa:	4619      	mov	r1, r3
 80082fc:	f04f 0c0a 	mov.w	ip, #10
 8008300:	4620      	mov	r0, r4
 8008302:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008306:	3a30      	subs	r2, #48	; 0x30
 8008308:	2a09      	cmp	r2, #9
 800830a:	d903      	bls.n	8008314 <_svfiprintf_r+0x1a8>
 800830c:	2b00      	cmp	r3, #0
 800830e:	d0c5      	beq.n	800829c <_svfiprintf_r+0x130>
 8008310:	9105      	str	r1, [sp, #20]
 8008312:	e7c3      	b.n	800829c <_svfiprintf_r+0x130>
 8008314:	fb0c 2101 	mla	r1, ip, r1, r2
 8008318:	4604      	mov	r4, r0
 800831a:	2301      	movs	r3, #1
 800831c:	e7f0      	b.n	8008300 <_svfiprintf_r+0x194>
 800831e:	ab03      	add	r3, sp, #12
 8008320:	9300      	str	r3, [sp, #0]
 8008322:	462a      	mov	r2, r5
 8008324:	4b0f      	ldr	r3, [pc, #60]	; (8008364 <_svfiprintf_r+0x1f8>)
 8008326:	a904      	add	r1, sp, #16
 8008328:	4638      	mov	r0, r7
 800832a:	f7fc fa47 	bl	80047bc <_printf_float>
 800832e:	1c42      	adds	r2, r0, #1
 8008330:	4606      	mov	r6, r0
 8008332:	d1d6      	bne.n	80082e2 <_svfiprintf_r+0x176>
 8008334:	89ab      	ldrh	r3, [r5, #12]
 8008336:	065b      	lsls	r3, r3, #25
 8008338:	f53f af2c 	bmi.w	8008194 <_svfiprintf_r+0x28>
 800833c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800833e:	b01d      	add	sp, #116	; 0x74
 8008340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008344:	ab03      	add	r3, sp, #12
 8008346:	9300      	str	r3, [sp, #0]
 8008348:	462a      	mov	r2, r5
 800834a:	4b06      	ldr	r3, [pc, #24]	; (8008364 <_svfiprintf_r+0x1f8>)
 800834c:	a904      	add	r1, sp, #16
 800834e:	4638      	mov	r0, r7
 8008350:	f7fc fcd8 	bl	8004d04 <_printf_i>
 8008354:	e7eb      	b.n	800832e <_svfiprintf_r+0x1c2>
 8008356:	bf00      	nop
 8008358:	08009384 	.word	0x08009384
 800835c:	0800938e 	.word	0x0800938e
 8008360:	080047bd 	.word	0x080047bd
 8008364:	080080b5 	.word	0x080080b5
 8008368:	0800938a 	.word	0x0800938a
 800836c:	00000000 	.word	0x00000000

08008370 <nan>:
 8008370:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008378 <nan+0x8>
 8008374:	4770      	bx	lr
 8008376:	bf00      	nop
 8008378:	00000000 	.word	0x00000000
 800837c:	7ff80000 	.word	0x7ff80000

08008380 <_sbrk_r>:
 8008380:	b538      	push	{r3, r4, r5, lr}
 8008382:	4d06      	ldr	r5, [pc, #24]	; (800839c <_sbrk_r+0x1c>)
 8008384:	2300      	movs	r3, #0
 8008386:	4604      	mov	r4, r0
 8008388:	4608      	mov	r0, r1
 800838a:	602b      	str	r3, [r5, #0]
 800838c:	f7f9 fcb2 	bl	8001cf4 <_sbrk>
 8008390:	1c43      	adds	r3, r0, #1
 8008392:	d102      	bne.n	800839a <_sbrk_r+0x1a>
 8008394:	682b      	ldr	r3, [r5, #0]
 8008396:	b103      	cbz	r3, 800839a <_sbrk_r+0x1a>
 8008398:	6023      	str	r3, [r4, #0]
 800839a:	bd38      	pop	{r3, r4, r5, pc}
 800839c:	20000368 	.word	0x20000368

080083a0 <strncmp>:
 80083a0:	b510      	push	{r4, lr}
 80083a2:	b17a      	cbz	r2, 80083c4 <strncmp+0x24>
 80083a4:	4603      	mov	r3, r0
 80083a6:	3901      	subs	r1, #1
 80083a8:	1884      	adds	r4, r0, r2
 80083aa:	f813 0b01 	ldrb.w	r0, [r3], #1
 80083ae:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80083b2:	4290      	cmp	r0, r2
 80083b4:	d101      	bne.n	80083ba <strncmp+0x1a>
 80083b6:	42a3      	cmp	r3, r4
 80083b8:	d101      	bne.n	80083be <strncmp+0x1e>
 80083ba:	1a80      	subs	r0, r0, r2
 80083bc:	bd10      	pop	{r4, pc}
 80083be:	2800      	cmp	r0, #0
 80083c0:	d1f3      	bne.n	80083aa <strncmp+0xa>
 80083c2:	e7fa      	b.n	80083ba <strncmp+0x1a>
 80083c4:	4610      	mov	r0, r2
 80083c6:	e7f9      	b.n	80083bc <strncmp+0x1c>

080083c8 <__ascii_wctomb>:
 80083c8:	b149      	cbz	r1, 80083de <__ascii_wctomb+0x16>
 80083ca:	2aff      	cmp	r2, #255	; 0xff
 80083cc:	bf85      	ittet	hi
 80083ce:	238a      	movhi	r3, #138	; 0x8a
 80083d0:	6003      	strhi	r3, [r0, #0]
 80083d2:	700a      	strbls	r2, [r1, #0]
 80083d4:	f04f 30ff 	movhi.w	r0, #4294967295
 80083d8:	bf98      	it	ls
 80083da:	2001      	movls	r0, #1
 80083dc:	4770      	bx	lr
 80083de:	4608      	mov	r0, r1
 80083e0:	4770      	bx	lr
	...

080083e4 <__assert_func>:
 80083e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80083e6:	4614      	mov	r4, r2
 80083e8:	461a      	mov	r2, r3
 80083ea:	4b09      	ldr	r3, [pc, #36]	; (8008410 <__assert_func+0x2c>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	4605      	mov	r5, r0
 80083f0:	68d8      	ldr	r0, [r3, #12]
 80083f2:	b14c      	cbz	r4, 8008408 <__assert_func+0x24>
 80083f4:	4b07      	ldr	r3, [pc, #28]	; (8008414 <__assert_func+0x30>)
 80083f6:	9100      	str	r1, [sp, #0]
 80083f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80083fc:	4906      	ldr	r1, [pc, #24]	; (8008418 <__assert_func+0x34>)
 80083fe:	462b      	mov	r3, r5
 8008400:	f000 f80e 	bl	8008420 <fiprintf>
 8008404:	f000 fa8c 	bl	8008920 <abort>
 8008408:	4b04      	ldr	r3, [pc, #16]	; (800841c <__assert_func+0x38>)
 800840a:	461c      	mov	r4, r3
 800840c:	e7f3      	b.n	80083f6 <__assert_func+0x12>
 800840e:	bf00      	nop
 8008410:	20000024 	.word	0x20000024
 8008414:	08009395 	.word	0x08009395
 8008418:	080093a2 	.word	0x080093a2
 800841c:	080093d0 	.word	0x080093d0

08008420 <fiprintf>:
 8008420:	b40e      	push	{r1, r2, r3}
 8008422:	b503      	push	{r0, r1, lr}
 8008424:	4601      	mov	r1, r0
 8008426:	ab03      	add	r3, sp, #12
 8008428:	4805      	ldr	r0, [pc, #20]	; (8008440 <fiprintf+0x20>)
 800842a:	f853 2b04 	ldr.w	r2, [r3], #4
 800842e:	6800      	ldr	r0, [r0, #0]
 8008430:	9301      	str	r3, [sp, #4]
 8008432:	f000 f885 	bl	8008540 <_vfiprintf_r>
 8008436:	b002      	add	sp, #8
 8008438:	f85d eb04 	ldr.w	lr, [sp], #4
 800843c:	b003      	add	sp, #12
 800843e:	4770      	bx	lr
 8008440:	20000024 	.word	0x20000024

08008444 <memmove>:
 8008444:	4288      	cmp	r0, r1
 8008446:	b510      	push	{r4, lr}
 8008448:	eb01 0402 	add.w	r4, r1, r2
 800844c:	d902      	bls.n	8008454 <memmove+0x10>
 800844e:	4284      	cmp	r4, r0
 8008450:	4623      	mov	r3, r4
 8008452:	d807      	bhi.n	8008464 <memmove+0x20>
 8008454:	1e43      	subs	r3, r0, #1
 8008456:	42a1      	cmp	r1, r4
 8008458:	d008      	beq.n	800846c <memmove+0x28>
 800845a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800845e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008462:	e7f8      	b.n	8008456 <memmove+0x12>
 8008464:	4402      	add	r2, r0
 8008466:	4601      	mov	r1, r0
 8008468:	428a      	cmp	r2, r1
 800846a:	d100      	bne.n	800846e <memmove+0x2a>
 800846c:	bd10      	pop	{r4, pc}
 800846e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008472:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008476:	e7f7      	b.n	8008468 <memmove+0x24>

08008478 <__malloc_lock>:
 8008478:	4801      	ldr	r0, [pc, #4]	; (8008480 <__malloc_lock+0x8>)
 800847a:	f000 bc11 	b.w	8008ca0 <__retarget_lock_acquire_recursive>
 800847e:	bf00      	nop
 8008480:	2000036c 	.word	0x2000036c

08008484 <__malloc_unlock>:
 8008484:	4801      	ldr	r0, [pc, #4]	; (800848c <__malloc_unlock+0x8>)
 8008486:	f000 bc0c 	b.w	8008ca2 <__retarget_lock_release_recursive>
 800848a:	bf00      	nop
 800848c:	2000036c 	.word	0x2000036c

08008490 <_realloc_r>:
 8008490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008494:	4680      	mov	r8, r0
 8008496:	4614      	mov	r4, r2
 8008498:	460e      	mov	r6, r1
 800849a:	b921      	cbnz	r1, 80084a6 <_realloc_r+0x16>
 800849c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084a0:	4611      	mov	r1, r2
 80084a2:	f7ff bd93 	b.w	8007fcc <_malloc_r>
 80084a6:	b92a      	cbnz	r2, 80084b4 <_realloc_r+0x24>
 80084a8:	f7ff fd24 	bl	8007ef4 <_free_r>
 80084ac:	4625      	mov	r5, r4
 80084ae:	4628      	mov	r0, r5
 80084b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084b4:	f000 fc5c 	bl	8008d70 <_malloc_usable_size_r>
 80084b8:	4284      	cmp	r4, r0
 80084ba:	4607      	mov	r7, r0
 80084bc:	d802      	bhi.n	80084c4 <_realloc_r+0x34>
 80084be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80084c2:	d812      	bhi.n	80084ea <_realloc_r+0x5a>
 80084c4:	4621      	mov	r1, r4
 80084c6:	4640      	mov	r0, r8
 80084c8:	f7ff fd80 	bl	8007fcc <_malloc_r>
 80084cc:	4605      	mov	r5, r0
 80084ce:	2800      	cmp	r0, #0
 80084d0:	d0ed      	beq.n	80084ae <_realloc_r+0x1e>
 80084d2:	42bc      	cmp	r4, r7
 80084d4:	4622      	mov	r2, r4
 80084d6:	4631      	mov	r1, r6
 80084d8:	bf28      	it	cs
 80084da:	463a      	movcs	r2, r7
 80084dc:	f7ff f824 	bl	8007528 <memcpy>
 80084e0:	4631      	mov	r1, r6
 80084e2:	4640      	mov	r0, r8
 80084e4:	f7ff fd06 	bl	8007ef4 <_free_r>
 80084e8:	e7e1      	b.n	80084ae <_realloc_r+0x1e>
 80084ea:	4635      	mov	r5, r6
 80084ec:	e7df      	b.n	80084ae <_realloc_r+0x1e>

080084ee <__sfputc_r>:
 80084ee:	6893      	ldr	r3, [r2, #8]
 80084f0:	3b01      	subs	r3, #1
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	b410      	push	{r4}
 80084f6:	6093      	str	r3, [r2, #8]
 80084f8:	da08      	bge.n	800850c <__sfputc_r+0x1e>
 80084fa:	6994      	ldr	r4, [r2, #24]
 80084fc:	42a3      	cmp	r3, r4
 80084fe:	db01      	blt.n	8008504 <__sfputc_r+0x16>
 8008500:	290a      	cmp	r1, #10
 8008502:	d103      	bne.n	800850c <__sfputc_r+0x1e>
 8008504:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008508:	f000 b94a 	b.w	80087a0 <__swbuf_r>
 800850c:	6813      	ldr	r3, [r2, #0]
 800850e:	1c58      	adds	r0, r3, #1
 8008510:	6010      	str	r0, [r2, #0]
 8008512:	7019      	strb	r1, [r3, #0]
 8008514:	4608      	mov	r0, r1
 8008516:	f85d 4b04 	ldr.w	r4, [sp], #4
 800851a:	4770      	bx	lr

0800851c <__sfputs_r>:
 800851c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800851e:	4606      	mov	r6, r0
 8008520:	460f      	mov	r7, r1
 8008522:	4614      	mov	r4, r2
 8008524:	18d5      	adds	r5, r2, r3
 8008526:	42ac      	cmp	r4, r5
 8008528:	d101      	bne.n	800852e <__sfputs_r+0x12>
 800852a:	2000      	movs	r0, #0
 800852c:	e007      	b.n	800853e <__sfputs_r+0x22>
 800852e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008532:	463a      	mov	r2, r7
 8008534:	4630      	mov	r0, r6
 8008536:	f7ff ffda 	bl	80084ee <__sfputc_r>
 800853a:	1c43      	adds	r3, r0, #1
 800853c:	d1f3      	bne.n	8008526 <__sfputs_r+0xa>
 800853e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008540 <_vfiprintf_r>:
 8008540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008544:	460d      	mov	r5, r1
 8008546:	b09d      	sub	sp, #116	; 0x74
 8008548:	4614      	mov	r4, r2
 800854a:	4698      	mov	r8, r3
 800854c:	4606      	mov	r6, r0
 800854e:	b118      	cbz	r0, 8008558 <_vfiprintf_r+0x18>
 8008550:	6983      	ldr	r3, [r0, #24]
 8008552:	b90b      	cbnz	r3, 8008558 <_vfiprintf_r+0x18>
 8008554:	f000 fb06 	bl	8008b64 <__sinit>
 8008558:	4b89      	ldr	r3, [pc, #548]	; (8008780 <_vfiprintf_r+0x240>)
 800855a:	429d      	cmp	r5, r3
 800855c:	d11b      	bne.n	8008596 <_vfiprintf_r+0x56>
 800855e:	6875      	ldr	r5, [r6, #4]
 8008560:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008562:	07d9      	lsls	r1, r3, #31
 8008564:	d405      	bmi.n	8008572 <_vfiprintf_r+0x32>
 8008566:	89ab      	ldrh	r3, [r5, #12]
 8008568:	059a      	lsls	r2, r3, #22
 800856a:	d402      	bmi.n	8008572 <_vfiprintf_r+0x32>
 800856c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800856e:	f000 fb97 	bl	8008ca0 <__retarget_lock_acquire_recursive>
 8008572:	89ab      	ldrh	r3, [r5, #12]
 8008574:	071b      	lsls	r3, r3, #28
 8008576:	d501      	bpl.n	800857c <_vfiprintf_r+0x3c>
 8008578:	692b      	ldr	r3, [r5, #16]
 800857a:	b9eb      	cbnz	r3, 80085b8 <_vfiprintf_r+0x78>
 800857c:	4629      	mov	r1, r5
 800857e:	4630      	mov	r0, r6
 8008580:	f000 f960 	bl	8008844 <__swsetup_r>
 8008584:	b1c0      	cbz	r0, 80085b8 <_vfiprintf_r+0x78>
 8008586:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008588:	07dc      	lsls	r4, r3, #31
 800858a:	d50e      	bpl.n	80085aa <_vfiprintf_r+0x6a>
 800858c:	f04f 30ff 	mov.w	r0, #4294967295
 8008590:	b01d      	add	sp, #116	; 0x74
 8008592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008596:	4b7b      	ldr	r3, [pc, #492]	; (8008784 <_vfiprintf_r+0x244>)
 8008598:	429d      	cmp	r5, r3
 800859a:	d101      	bne.n	80085a0 <_vfiprintf_r+0x60>
 800859c:	68b5      	ldr	r5, [r6, #8]
 800859e:	e7df      	b.n	8008560 <_vfiprintf_r+0x20>
 80085a0:	4b79      	ldr	r3, [pc, #484]	; (8008788 <_vfiprintf_r+0x248>)
 80085a2:	429d      	cmp	r5, r3
 80085a4:	bf08      	it	eq
 80085a6:	68f5      	ldreq	r5, [r6, #12]
 80085a8:	e7da      	b.n	8008560 <_vfiprintf_r+0x20>
 80085aa:	89ab      	ldrh	r3, [r5, #12]
 80085ac:	0598      	lsls	r0, r3, #22
 80085ae:	d4ed      	bmi.n	800858c <_vfiprintf_r+0x4c>
 80085b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085b2:	f000 fb76 	bl	8008ca2 <__retarget_lock_release_recursive>
 80085b6:	e7e9      	b.n	800858c <_vfiprintf_r+0x4c>
 80085b8:	2300      	movs	r3, #0
 80085ba:	9309      	str	r3, [sp, #36]	; 0x24
 80085bc:	2320      	movs	r3, #32
 80085be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80085c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80085c6:	2330      	movs	r3, #48	; 0x30
 80085c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800878c <_vfiprintf_r+0x24c>
 80085cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80085d0:	f04f 0901 	mov.w	r9, #1
 80085d4:	4623      	mov	r3, r4
 80085d6:	469a      	mov	sl, r3
 80085d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80085dc:	b10a      	cbz	r2, 80085e2 <_vfiprintf_r+0xa2>
 80085de:	2a25      	cmp	r2, #37	; 0x25
 80085e0:	d1f9      	bne.n	80085d6 <_vfiprintf_r+0x96>
 80085e2:	ebba 0b04 	subs.w	fp, sl, r4
 80085e6:	d00b      	beq.n	8008600 <_vfiprintf_r+0xc0>
 80085e8:	465b      	mov	r3, fp
 80085ea:	4622      	mov	r2, r4
 80085ec:	4629      	mov	r1, r5
 80085ee:	4630      	mov	r0, r6
 80085f0:	f7ff ff94 	bl	800851c <__sfputs_r>
 80085f4:	3001      	adds	r0, #1
 80085f6:	f000 80aa 	beq.w	800874e <_vfiprintf_r+0x20e>
 80085fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80085fc:	445a      	add	r2, fp
 80085fe:	9209      	str	r2, [sp, #36]	; 0x24
 8008600:	f89a 3000 	ldrb.w	r3, [sl]
 8008604:	2b00      	cmp	r3, #0
 8008606:	f000 80a2 	beq.w	800874e <_vfiprintf_r+0x20e>
 800860a:	2300      	movs	r3, #0
 800860c:	f04f 32ff 	mov.w	r2, #4294967295
 8008610:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008614:	f10a 0a01 	add.w	sl, sl, #1
 8008618:	9304      	str	r3, [sp, #16]
 800861a:	9307      	str	r3, [sp, #28]
 800861c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008620:	931a      	str	r3, [sp, #104]	; 0x68
 8008622:	4654      	mov	r4, sl
 8008624:	2205      	movs	r2, #5
 8008626:	f814 1b01 	ldrb.w	r1, [r4], #1
 800862a:	4858      	ldr	r0, [pc, #352]	; (800878c <_vfiprintf_r+0x24c>)
 800862c:	f7f7 fde0 	bl	80001f0 <memchr>
 8008630:	9a04      	ldr	r2, [sp, #16]
 8008632:	b9d8      	cbnz	r0, 800866c <_vfiprintf_r+0x12c>
 8008634:	06d1      	lsls	r1, r2, #27
 8008636:	bf44      	itt	mi
 8008638:	2320      	movmi	r3, #32
 800863a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800863e:	0713      	lsls	r3, r2, #28
 8008640:	bf44      	itt	mi
 8008642:	232b      	movmi	r3, #43	; 0x2b
 8008644:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008648:	f89a 3000 	ldrb.w	r3, [sl]
 800864c:	2b2a      	cmp	r3, #42	; 0x2a
 800864e:	d015      	beq.n	800867c <_vfiprintf_r+0x13c>
 8008650:	9a07      	ldr	r2, [sp, #28]
 8008652:	4654      	mov	r4, sl
 8008654:	2000      	movs	r0, #0
 8008656:	f04f 0c0a 	mov.w	ip, #10
 800865a:	4621      	mov	r1, r4
 800865c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008660:	3b30      	subs	r3, #48	; 0x30
 8008662:	2b09      	cmp	r3, #9
 8008664:	d94e      	bls.n	8008704 <_vfiprintf_r+0x1c4>
 8008666:	b1b0      	cbz	r0, 8008696 <_vfiprintf_r+0x156>
 8008668:	9207      	str	r2, [sp, #28]
 800866a:	e014      	b.n	8008696 <_vfiprintf_r+0x156>
 800866c:	eba0 0308 	sub.w	r3, r0, r8
 8008670:	fa09 f303 	lsl.w	r3, r9, r3
 8008674:	4313      	orrs	r3, r2
 8008676:	9304      	str	r3, [sp, #16]
 8008678:	46a2      	mov	sl, r4
 800867a:	e7d2      	b.n	8008622 <_vfiprintf_r+0xe2>
 800867c:	9b03      	ldr	r3, [sp, #12]
 800867e:	1d19      	adds	r1, r3, #4
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	9103      	str	r1, [sp, #12]
 8008684:	2b00      	cmp	r3, #0
 8008686:	bfbb      	ittet	lt
 8008688:	425b      	neglt	r3, r3
 800868a:	f042 0202 	orrlt.w	r2, r2, #2
 800868e:	9307      	strge	r3, [sp, #28]
 8008690:	9307      	strlt	r3, [sp, #28]
 8008692:	bfb8      	it	lt
 8008694:	9204      	strlt	r2, [sp, #16]
 8008696:	7823      	ldrb	r3, [r4, #0]
 8008698:	2b2e      	cmp	r3, #46	; 0x2e
 800869a:	d10c      	bne.n	80086b6 <_vfiprintf_r+0x176>
 800869c:	7863      	ldrb	r3, [r4, #1]
 800869e:	2b2a      	cmp	r3, #42	; 0x2a
 80086a0:	d135      	bne.n	800870e <_vfiprintf_r+0x1ce>
 80086a2:	9b03      	ldr	r3, [sp, #12]
 80086a4:	1d1a      	adds	r2, r3, #4
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	9203      	str	r2, [sp, #12]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	bfb8      	it	lt
 80086ae:	f04f 33ff 	movlt.w	r3, #4294967295
 80086b2:	3402      	adds	r4, #2
 80086b4:	9305      	str	r3, [sp, #20]
 80086b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800879c <_vfiprintf_r+0x25c>
 80086ba:	7821      	ldrb	r1, [r4, #0]
 80086bc:	2203      	movs	r2, #3
 80086be:	4650      	mov	r0, sl
 80086c0:	f7f7 fd96 	bl	80001f0 <memchr>
 80086c4:	b140      	cbz	r0, 80086d8 <_vfiprintf_r+0x198>
 80086c6:	2340      	movs	r3, #64	; 0x40
 80086c8:	eba0 000a 	sub.w	r0, r0, sl
 80086cc:	fa03 f000 	lsl.w	r0, r3, r0
 80086d0:	9b04      	ldr	r3, [sp, #16]
 80086d2:	4303      	orrs	r3, r0
 80086d4:	3401      	adds	r4, #1
 80086d6:	9304      	str	r3, [sp, #16]
 80086d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086dc:	482c      	ldr	r0, [pc, #176]	; (8008790 <_vfiprintf_r+0x250>)
 80086de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80086e2:	2206      	movs	r2, #6
 80086e4:	f7f7 fd84 	bl	80001f0 <memchr>
 80086e8:	2800      	cmp	r0, #0
 80086ea:	d03f      	beq.n	800876c <_vfiprintf_r+0x22c>
 80086ec:	4b29      	ldr	r3, [pc, #164]	; (8008794 <_vfiprintf_r+0x254>)
 80086ee:	bb1b      	cbnz	r3, 8008738 <_vfiprintf_r+0x1f8>
 80086f0:	9b03      	ldr	r3, [sp, #12]
 80086f2:	3307      	adds	r3, #7
 80086f4:	f023 0307 	bic.w	r3, r3, #7
 80086f8:	3308      	adds	r3, #8
 80086fa:	9303      	str	r3, [sp, #12]
 80086fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086fe:	443b      	add	r3, r7
 8008700:	9309      	str	r3, [sp, #36]	; 0x24
 8008702:	e767      	b.n	80085d4 <_vfiprintf_r+0x94>
 8008704:	fb0c 3202 	mla	r2, ip, r2, r3
 8008708:	460c      	mov	r4, r1
 800870a:	2001      	movs	r0, #1
 800870c:	e7a5      	b.n	800865a <_vfiprintf_r+0x11a>
 800870e:	2300      	movs	r3, #0
 8008710:	3401      	adds	r4, #1
 8008712:	9305      	str	r3, [sp, #20]
 8008714:	4619      	mov	r1, r3
 8008716:	f04f 0c0a 	mov.w	ip, #10
 800871a:	4620      	mov	r0, r4
 800871c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008720:	3a30      	subs	r2, #48	; 0x30
 8008722:	2a09      	cmp	r2, #9
 8008724:	d903      	bls.n	800872e <_vfiprintf_r+0x1ee>
 8008726:	2b00      	cmp	r3, #0
 8008728:	d0c5      	beq.n	80086b6 <_vfiprintf_r+0x176>
 800872a:	9105      	str	r1, [sp, #20]
 800872c:	e7c3      	b.n	80086b6 <_vfiprintf_r+0x176>
 800872e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008732:	4604      	mov	r4, r0
 8008734:	2301      	movs	r3, #1
 8008736:	e7f0      	b.n	800871a <_vfiprintf_r+0x1da>
 8008738:	ab03      	add	r3, sp, #12
 800873a:	9300      	str	r3, [sp, #0]
 800873c:	462a      	mov	r2, r5
 800873e:	4b16      	ldr	r3, [pc, #88]	; (8008798 <_vfiprintf_r+0x258>)
 8008740:	a904      	add	r1, sp, #16
 8008742:	4630      	mov	r0, r6
 8008744:	f7fc f83a 	bl	80047bc <_printf_float>
 8008748:	4607      	mov	r7, r0
 800874a:	1c78      	adds	r0, r7, #1
 800874c:	d1d6      	bne.n	80086fc <_vfiprintf_r+0x1bc>
 800874e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008750:	07d9      	lsls	r1, r3, #31
 8008752:	d405      	bmi.n	8008760 <_vfiprintf_r+0x220>
 8008754:	89ab      	ldrh	r3, [r5, #12]
 8008756:	059a      	lsls	r2, r3, #22
 8008758:	d402      	bmi.n	8008760 <_vfiprintf_r+0x220>
 800875a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800875c:	f000 faa1 	bl	8008ca2 <__retarget_lock_release_recursive>
 8008760:	89ab      	ldrh	r3, [r5, #12]
 8008762:	065b      	lsls	r3, r3, #25
 8008764:	f53f af12 	bmi.w	800858c <_vfiprintf_r+0x4c>
 8008768:	9809      	ldr	r0, [sp, #36]	; 0x24
 800876a:	e711      	b.n	8008590 <_vfiprintf_r+0x50>
 800876c:	ab03      	add	r3, sp, #12
 800876e:	9300      	str	r3, [sp, #0]
 8008770:	462a      	mov	r2, r5
 8008772:	4b09      	ldr	r3, [pc, #36]	; (8008798 <_vfiprintf_r+0x258>)
 8008774:	a904      	add	r1, sp, #16
 8008776:	4630      	mov	r0, r6
 8008778:	f7fc fac4 	bl	8004d04 <_printf_i>
 800877c:	e7e4      	b.n	8008748 <_vfiprintf_r+0x208>
 800877e:	bf00      	nop
 8008780:	080093f4 	.word	0x080093f4
 8008784:	08009414 	.word	0x08009414
 8008788:	080093d4 	.word	0x080093d4
 800878c:	08009384 	.word	0x08009384
 8008790:	0800938e 	.word	0x0800938e
 8008794:	080047bd 	.word	0x080047bd
 8008798:	0800851d 	.word	0x0800851d
 800879c:	0800938a 	.word	0x0800938a

080087a0 <__swbuf_r>:
 80087a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087a2:	460e      	mov	r6, r1
 80087a4:	4614      	mov	r4, r2
 80087a6:	4605      	mov	r5, r0
 80087a8:	b118      	cbz	r0, 80087b2 <__swbuf_r+0x12>
 80087aa:	6983      	ldr	r3, [r0, #24]
 80087ac:	b90b      	cbnz	r3, 80087b2 <__swbuf_r+0x12>
 80087ae:	f000 f9d9 	bl	8008b64 <__sinit>
 80087b2:	4b21      	ldr	r3, [pc, #132]	; (8008838 <__swbuf_r+0x98>)
 80087b4:	429c      	cmp	r4, r3
 80087b6:	d12b      	bne.n	8008810 <__swbuf_r+0x70>
 80087b8:	686c      	ldr	r4, [r5, #4]
 80087ba:	69a3      	ldr	r3, [r4, #24]
 80087bc:	60a3      	str	r3, [r4, #8]
 80087be:	89a3      	ldrh	r3, [r4, #12]
 80087c0:	071a      	lsls	r2, r3, #28
 80087c2:	d52f      	bpl.n	8008824 <__swbuf_r+0x84>
 80087c4:	6923      	ldr	r3, [r4, #16]
 80087c6:	b36b      	cbz	r3, 8008824 <__swbuf_r+0x84>
 80087c8:	6923      	ldr	r3, [r4, #16]
 80087ca:	6820      	ldr	r0, [r4, #0]
 80087cc:	1ac0      	subs	r0, r0, r3
 80087ce:	6963      	ldr	r3, [r4, #20]
 80087d0:	b2f6      	uxtb	r6, r6
 80087d2:	4283      	cmp	r3, r0
 80087d4:	4637      	mov	r7, r6
 80087d6:	dc04      	bgt.n	80087e2 <__swbuf_r+0x42>
 80087d8:	4621      	mov	r1, r4
 80087da:	4628      	mov	r0, r5
 80087dc:	f000 f92e 	bl	8008a3c <_fflush_r>
 80087e0:	bb30      	cbnz	r0, 8008830 <__swbuf_r+0x90>
 80087e2:	68a3      	ldr	r3, [r4, #8]
 80087e4:	3b01      	subs	r3, #1
 80087e6:	60a3      	str	r3, [r4, #8]
 80087e8:	6823      	ldr	r3, [r4, #0]
 80087ea:	1c5a      	adds	r2, r3, #1
 80087ec:	6022      	str	r2, [r4, #0]
 80087ee:	701e      	strb	r6, [r3, #0]
 80087f0:	6963      	ldr	r3, [r4, #20]
 80087f2:	3001      	adds	r0, #1
 80087f4:	4283      	cmp	r3, r0
 80087f6:	d004      	beq.n	8008802 <__swbuf_r+0x62>
 80087f8:	89a3      	ldrh	r3, [r4, #12]
 80087fa:	07db      	lsls	r3, r3, #31
 80087fc:	d506      	bpl.n	800880c <__swbuf_r+0x6c>
 80087fe:	2e0a      	cmp	r6, #10
 8008800:	d104      	bne.n	800880c <__swbuf_r+0x6c>
 8008802:	4621      	mov	r1, r4
 8008804:	4628      	mov	r0, r5
 8008806:	f000 f919 	bl	8008a3c <_fflush_r>
 800880a:	b988      	cbnz	r0, 8008830 <__swbuf_r+0x90>
 800880c:	4638      	mov	r0, r7
 800880e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008810:	4b0a      	ldr	r3, [pc, #40]	; (800883c <__swbuf_r+0x9c>)
 8008812:	429c      	cmp	r4, r3
 8008814:	d101      	bne.n	800881a <__swbuf_r+0x7a>
 8008816:	68ac      	ldr	r4, [r5, #8]
 8008818:	e7cf      	b.n	80087ba <__swbuf_r+0x1a>
 800881a:	4b09      	ldr	r3, [pc, #36]	; (8008840 <__swbuf_r+0xa0>)
 800881c:	429c      	cmp	r4, r3
 800881e:	bf08      	it	eq
 8008820:	68ec      	ldreq	r4, [r5, #12]
 8008822:	e7ca      	b.n	80087ba <__swbuf_r+0x1a>
 8008824:	4621      	mov	r1, r4
 8008826:	4628      	mov	r0, r5
 8008828:	f000 f80c 	bl	8008844 <__swsetup_r>
 800882c:	2800      	cmp	r0, #0
 800882e:	d0cb      	beq.n	80087c8 <__swbuf_r+0x28>
 8008830:	f04f 37ff 	mov.w	r7, #4294967295
 8008834:	e7ea      	b.n	800880c <__swbuf_r+0x6c>
 8008836:	bf00      	nop
 8008838:	080093f4 	.word	0x080093f4
 800883c:	08009414 	.word	0x08009414
 8008840:	080093d4 	.word	0x080093d4

08008844 <__swsetup_r>:
 8008844:	4b32      	ldr	r3, [pc, #200]	; (8008910 <__swsetup_r+0xcc>)
 8008846:	b570      	push	{r4, r5, r6, lr}
 8008848:	681d      	ldr	r5, [r3, #0]
 800884a:	4606      	mov	r6, r0
 800884c:	460c      	mov	r4, r1
 800884e:	b125      	cbz	r5, 800885a <__swsetup_r+0x16>
 8008850:	69ab      	ldr	r3, [r5, #24]
 8008852:	b913      	cbnz	r3, 800885a <__swsetup_r+0x16>
 8008854:	4628      	mov	r0, r5
 8008856:	f000 f985 	bl	8008b64 <__sinit>
 800885a:	4b2e      	ldr	r3, [pc, #184]	; (8008914 <__swsetup_r+0xd0>)
 800885c:	429c      	cmp	r4, r3
 800885e:	d10f      	bne.n	8008880 <__swsetup_r+0x3c>
 8008860:	686c      	ldr	r4, [r5, #4]
 8008862:	89a3      	ldrh	r3, [r4, #12]
 8008864:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008868:	0719      	lsls	r1, r3, #28
 800886a:	d42c      	bmi.n	80088c6 <__swsetup_r+0x82>
 800886c:	06dd      	lsls	r5, r3, #27
 800886e:	d411      	bmi.n	8008894 <__swsetup_r+0x50>
 8008870:	2309      	movs	r3, #9
 8008872:	6033      	str	r3, [r6, #0]
 8008874:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008878:	81a3      	strh	r3, [r4, #12]
 800887a:	f04f 30ff 	mov.w	r0, #4294967295
 800887e:	e03e      	b.n	80088fe <__swsetup_r+0xba>
 8008880:	4b25      	ldr	r3, [pc, #148]	; (8008918 <__swsetup_r+0xd4>)
 8008882:	429c      	cmp	r4, r3
 8008884:	d101      	bne.n	800888a <__swsetup_r+0x46>
 8008886:	68ac      	ldr	r4, [r5, #8]
 8008888:	e7eb      	b.n	8008862 <__swsetup_r+0x1e>
 800888a:	4b24      	ldr	r3, [pc, #144]	; (800891c <__swsetup_r+0xd8>)
 800888c:	429c      	cmp	r4, r3
 800888e:	bf08      	it	eq
 8008890:	68ec      	ldreq	r4, [r5, #12]
 8008892:	e7e6      	b.n	8008862 <__swsetup_r+0x1e>
 8008894:	0758      	lsls	r0, r3, #29
 8008896:	d512      	bpl.n	80088be <__swsetup_r+0x7a>
 8008898:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800889a:	b141      	cbz	r1, 80088ae <__swsetup_r+0x6a>
 800889c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80088a0:	4299      	cmp	r1, r3
 80088a2:	d002      	beq.n	80088aa <__swsetup_r+0x66>
 80088a4:	4630      	mov	r0, r6
 80088a6:	f7ff fb25 	bl	8007ef4 <_free_r>
 80088aa:	2300      	movs	r3, #0
 80088ac:	6363      	str	r3, [r4, #52]	; 0x34
 80088ae:	89a3      	ldrh	r3, [r4, #12]
 80088b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80088b4:	81a3      	strh	r3, [r4, #12]
 80088b6:	2300      	movs	r3, #0
 80088b8:	6063      	str	r3, [r4, #4]
 80088ba:	6923      	ldr	r3, [r4, #16]
 80088bc:	6023      	str	r3, [r4, #0]
 80088be:	89a3      	ldrh	r3, [r4, #12]
 80088c0:	f043 0308 	orr.w	r3, r3, #8
 80088c4:	81a3      	strh	r3, [r4, #12]
 80088c6:	6923      	ldr	r3, [r4, #16]
 80088c8:	b94b      	cbnz	r3, 80088de <__swsetup_r+0x9a>
 80088ca:	89a3      	ldrh	r3, [r4, #12]
 80088cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80088d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80088d4:	d003      	beq.n	80088de <__swsetup_r+0x9a>
 80088d6:	4621      	mov	r1, r4
 80088d8:	4630      	mov	r0, r6
 80088da:	f000 fa09 	bl	8008cf0 <__smakebuf_r>
 80088de:	89a0      	ldrh	r0, [r4, #12]
 80088e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80088e4:	f010 0301 	ands.w	r3, r0, #1
 80088e8:	d00a      	beq.n	8008900 <__swsetup_r+0xbc>
 80088ea:	2300      	movs	r3, #0
 80088ec:	60a3      	str	r3, [r4, #8]
 80088ee:	6963      	ldr	r3, [r4, #20]
 80088f0:	425b      	negs	r3, r3
 80088f2:	61a3      	str	r3, [r4, #24]
 80088f4:	6923      	ldr	r3, [r4, #16]
 80088f6:	b943      	cbnz	r3, 800890a <__swsetup_r+0xc6>
 80088f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80088fc:	d1ba      	bne.n	8008874 <__swsetup_r+0x30>
 80088fe:	bd70      	pop	{r4, r5, r6, pc}
 8008900:	0781      	lsls	r1, r0, #30
 8008902:	bf58      	it	pl
 8008904:	6963      	ldrpl	r3, [r4, #20]
 8008906:	60a3      	str	r3, [r4, #8]
 8008908:	e7f4      	b.n	80088f4 <__swsetup_r+0xb0>
 800890a:	2000      	movs	r0, #0
 800890c:	e7f7      	b.n	80088fe <__swsetup_r+0xba>
 800890e:	bf00      	nop
 8008910:	20000024 	.word	0x20000024
 8008914:	080093f4 	.word	0x080093f4
 8008918:	08009414 	.word	0x08009414
 800891c:	080093d4 	.word	0x080093d4

08008920 <abort>:
 8008920:	b508      	push	{r3, lr}
 8008922:	2006      	movs	r0, #6
 8008924:	f000 fa54 	bl	8008dd0 <raise>
 8008928:	2001      	movs	r0, #1
 800892a:	f7f9 f96b 	bl	8001c04 <_exit>
	...

08008930 <__sflush_r>:
 8008930:	898a      	ldrh	r2, [r1, #12]
 8008932:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008936:	4605      	mov	r5, r0
 8008938:	0710      	lsls	r0, r2, #28
 800893a:	460c      	mov	r4, r1
 800893c:	d458      	bmi.n	80089f0 <__sflush_r+0xc0>
 800893e:	684b      	ldr	r3, [r1, #4]
 8008940:	2b00      	cmp	r3, #0
 8008942:	dc05      	bgt.n	8008950 <__sflush_r+0x20>
 8008944:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008946:	2b00      	cmp	r3, #0
 8008948:	dc02      	bgt.n	8008950 <__sflush_r+0x20>
 800894a:	2000      	movs	r0, #0
 800894c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008950:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008952:	2e00      	cmp	r6, #0
 8008954:	d0f9      	beq.n	800894a <__sflush_r+0x1a>
 8008956:	2300      	movs	r3, #0
 8008958:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800895c:	682f      	ldr	r7, [r5, #0]
 800895e:	602b      	str	r3, [r5, #0]
 8008960:	d032      	beq.n	80089c8 <__sflush_r+0x98>
 8008962:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008964:	89a3      	ldrh	r3, [r4, #12]
 8008966:	075a      	lsls	r2, r3, #29
 8008968:	d505      	bpl.n	8008976 <__sflush_r+0x46>
 800896a:	6863      	ldr	r3, [r4, #4]
 800896c:	1ac0      	subs	r0, r0, r3
 800896e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008970:	b10b      	cbz	r3, 8008976 <__sflush_r+0x46>
 8008972:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008974:	1ac0      	subs	r0, r0, r3
 8008976:	2300      	movs	r3, #0
 8008978:	4602      	mov	r2, r0
 800897a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800897c:	6a21      	ldr	r1, [r4, #32]
 800897e:	4628      	mov	r0, r5
 8008980:	47b0      	blx	r6
 8008982:	1c43      	adds	r3, r0, #1
 8008984:	89a3      	ldrh	r3, [r4, #12]
 8008986:	d106      	bne.n	8008996 <__sflush_r+0x66>
 8008988:	6829      	ldr	r1, [r5, #0]
 800898a:	291d      	cmp	r1, #29
 800898c:	d82c      	bhi.n	80089e8 <__sflush_r+0xb8>
 800898e:	4a2a      	ldr	r2, [pc, #168]	; (8008a38 <__sflush_r+0x108>)
 8008990:	40ca      	lsrs	r2, r1
 8008992:	07d6      	lsls	r6, r2, #31
 8008994:	d528      	bpl.n	80089e8 <__sflush_r+0xb8>
 8008996:	2200      	movs	r2, #0
 8008998:	6062      	str	r2, [r4, #4]
 800899a:	04d9      	lsls	r1, r3, #19
 800899c:	6922      	ldr	r2, [r4, #16]
 800899e:	6022      	str	r2, [r4, #0]
 80089a0:	d504      	bpl.n	80089ac <__sflush_r+0x7c>
 80089a2:	1c42      	adds	r2, r0, #1
 80089a4:	d101      	bne.n	80089aa <__sflush_r+0x7a>
 80089a6:	682b      	ldr	r3, [r5, #0]
 80089a8:	b903      	cbnz	r3, 80089ac <__sflush_r+0x7c>
 80089aa:	6560      	str	r0, [r4, #84]	; 0x54
 80089ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089ae:	602f      	str	r7, [r5, #0]
 80089b0:	2900      	cmp	r1, #0
 80089b2:	d0ca      	beq.n	800894a <__sflush_r+0x1a>
 80089b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089b8:	4299      	cmp	r1, r3
 80089ba:	d002      	beq.n	80089c2 <__sflush_r+0x92>
 80089bc:	4628      	mov	r0, r5
 80089be:	f7ff fa99 	bl	8007ef4 <_free_r>
 80089c2:	2000      	movs	r0, #0
 80089c4:	6360      	str	r0, [r4, #52]	; 0x34
 80089c6:	e7c1      	b.n	800894c <__sflush_r+0x1c>
 80089c8:	6a21      	ldr	r1, [r4, #32]
 80089ca:	2301      	movs	r3, #1
 80089cc:	4628      	mov	r0, r5
 80089ce:	47b0      	blx	r6
 80089d0:	1c41      	adds	r1, r0, #1
 80089d2:	d1c7      	bne.n	8008964 <__sflush_r+0x34>
 80089d4:	682b      	ldr	r3, [r5, #0]
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d0c4      	beq.n	8008964 <__sflush_r+0x34>
 80089da:	2b1d      	cmp	r3, #29
 80089dc:	d001      	beq.n	80089e2 <__sflush_r+0xb2>
 80089de:	2b16      	cmp	r3, #22
 80089e0:	d101      	bne.n	80089e6 <__sflush_r+0xb6>
 80089e2:	602f      	str	r7, [r5, #0]
 80089e4:	e7b1      	b.n	800894a <__sflush_r+0x1a>
 80089e6:	89a3      	ldrh	r3, [r4, #12]
 80089e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80089ec:	81a3      	strh	r3, [r4, #12]
 80089ee:	e7ad      	b.n	800894c <__sflush_r+0x1c>
 80089f0:	690f      	ldr	r7, [r1, #16]
 80089f2:	2f00      	cmp	r7, #0
 80089f4:	d0a9      	beq.n	800894a <__sflush_r+0x1a>
 80089f6:	0793      	lsls	r3, r2, #30
 80089f8:	680e      	ldr	r6, [r1, #0]
 80089fa:	bf08      	it	eq
 80089fc:	694b      	ldreq	r3, [r1, #20]
 80089fe:	600f      	str	r7, [r1, #0]
 8008a00:	bf18      	it	ne
 8008a02:	2300      	movne	r3, #0
 8008a04:	eba6 0807 	sub.w	r8, r6, r7
 8008a08:	608b      	str	r3, [r1, #8]
 8008a0a:	f1b8 0f00 	cmp.w	r8, #0
 8008a0e:	dd9c      	ble.n	800894a <__sflush_r+0x1a>
 8008a10:	6a21      	ldr	r1, [r4, #32]
 8008a12:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a14:	4643      	mov	r3, r8
 8008a16:	463a      	mov	r2, r7
 8008a18:	4628      	mov	r0, r5
 8008a1a:	47b0      	blx	r6
 8008a1c:	2800      	cmp	r0, #0
 8008a1e:	dc06      	bgt.n	8008a2e <__sflush_r+0xfe>
 8008a20:	89a3      	ldrh	r3, [r4, #12]
 8008a22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a26:	81a3      	strh	r3, [r4, #12]
 8008a28:	f04f 30ff 	mov.w	r0, #4294967295
 8008a2c:	e78e      	b.n	800894c <__sflush_r+0x1c>
 8008a2e:	4407      	add	r7, r0
 8008a30:	eba8 0800 	sub.w	r8, r8, r0
 8008a34:	e7e9      	b.n	8008a0a <__sflush_r+0xda>
 8008a36:	bf00      	nop
 8008a38:	20400001 	.word	0x20400001

08008a3c <_fflush_r>:
 8008a3c:	b538      	push	{r3, r4, r5, lr}
 8008a3e:	690b      	ldr	r3, [r1, #16]
 8008a40:	4605      	mov	r5, r0
 8008a42:	460c      	mov	r4, r1
 8008a44:	b913      	cbnz	r3, 8008a4c <_fflush_r+0x10>
 8008a46:	2500      	movs	r5, #0
 8008a48:	4628      	mov	r0, r5
 8008a4a:	bd38      	pop	{r3, r4, r5, pc}
 8008a4c:	b118      	cbz	r0, 8008a56 <_fflush_r+0x1a>
 8008a4e:	6983      	ldr	r3, [r0, #24]
 8008a50:	b90b      	cbnz	r3, 8008a56 <_fflush_r+0x1a>
 8008a52:	f000 f887 	bl	8008b64 <__sinit>
 8008a56:	4b14      	ldr	r3, [pc, #80]	; (8008aa8 <_fflush_r+0x6c>)
 8008a58:	429c      	cmp	r4, r3
 8008a5a:	d11b      	bne.n	8008a94 <_fflush_r+0x58>
 8008a5c:	686c      	ldr	r4, [r5, #4]
 8008a5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d0ef      	beq.n	8008a46 <_fflush_r+0xa>
 8008a66:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a68:	07d0      	lsls	r0, r2, #31
 8008a6a:	d404      	bmi.n	8008a76 <_fflush_r+0x3a>
 8008a6c:	0599      	lsls	r1, r3, #22
 8008a6e:	d402      	bmi.n	8008a76 <_fflush_r+0x3a>
 8008a70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a72:	f000 f915 	bl	8008ca0 <__retarget_lock_acquire_recursive>
 8008a76:	4628      	mov	r0, r5
 8008a78:	4621      	mov	r1, r4
 8008a7a:	f7ff ff59 	bl	8008930 <__sflush_r>
 8008a7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a80:	07da      	lsls	r2, r3, #31
 8008a82:	4605      	mov	r5, r0
 8008a84:	d4e0      	bmi.n	8008a48 <_fflush_r+0xc>
 8008a86:	89a3      	ldrh	r3, [r4, #12]
 8008a88:	059b      	lsls	r3, r3, #22
 8008a8a:	d4dd      	bmi.n	8008a48 <_fflush_r+0xc>
 8008a8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a8e:	f000 f908 	bl	8008ca2 <__retarget_lock_release_recursive>
 8008a92:	e7d9      	b.n	8008a48 <_fflush_r+0xc>
 8008a94:	4b05      	ldr	r3, [pc, #20]	; (8008aac <_fflush_r+0x70>)
 8008a96:	429c      	cmp	r4, r3
 8008a98:	d101      	bne.n	8008a9e <_fflush_r+0x62>
 8008a9a:	68ac      	ldr	r4, [r5, #8]
 8008a9c:	e7df      	b.n	8008a5e <_fflush_r+0x22>
 8008a9e:	4b04      	ldr	r3, [pc, #16]	; (8008ab0 <_fflush_r+0x74>)
 8008aa0:	429c      	cmp	r4, r3
 8008aa2:	bf08      	it	eq
 8008aa4:	68ec      	ldreq	r4, [r5, #12]
 8008aa6:	e7da      	b.n	8008a5e <_fflush_r+0x22>
 8008aa8:	080093f4 	.word	0x080093f4
 8008aac:	08009414 	.word	0x08009414
 8008ab0:	080093d4 	.word	0x080093d4

08008ab4 <std>:
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	b510      	push	{r4, lr}
 8008ab8:	4604      	mov	r4, r0
 8008aba:	e9c0 3300 	strd	r3, r3, [r0]
 8008abe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008ac2:	6083      	str	r3, [r0, #8]
 8008ac4:	8181      	strh	r1, [r0, #12]
 8008ac6:	6643      	str	r3, [r0, #100]	; 0x64
 8008ac8:	81c2      	strh	r2, [r0, #14]
 8008aca:	6183      	str	r3, [r0, #24]
 8008acc:	4619      	mov	r1, r3
 8008ace:	2208      	movs	r2, #8
 8008ad0:	305c      	adds	r0, #92	; 0x5c
 8008ad2:	f7fb fdcb 	bl	800466c <memset>
 8008ad6:	4b05      	ldr	r3, [pc, #20]	; (8008aec <std+0x38>)
 8008ad8:	6263      	str	r3, [r4, #36]	; 0x24
 8008ada:	4b05      	ldr	r3, [pc, #20]	; (8008af0 <std+0x3c>)
 8008adc:	62a3      	str	r3, [r4, #40]	; 0x28
 8008ade:	4b05      	ldr	r3, [pc, #20]	; (8008af4 <std+0x40>)
 8008ae0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008ae2:	4b05      	ldr	r3, [pc, #20]	; (8008af8 <std+0x44>)
 8008ae4:	6224      	str	r4, [r4, #32]
 8008ae6:	6323      	str	r3, [r4, #48]	; 0x30
 8008ae8:	bd10      	pop	{r4, pc}
 8008aea:	bf00      	nop
 8008aec:	08008e09 	.word	0x08008e09
 8008af0:	08008e2b 	.word	0x08008e2b
 8008af4:	08008e63 	.word	0x08008e63
 8008af8:	08008e87 	.word	0x08008e87

08008afc <_cleanup_r>:
 8008afc:	4901      	ldr	r1, [pc, #4]	; (8008b04 <_cleanup_r+0x8>)
 8008afe:	f000 b8af 	b.w	8008c60 <_fwalk_reent>
 8008b02:	bf00      	nop
 8008b04:	08008a3d 	.word	0x08008a3d

08008b08 <__sfmoreglue>:
 8008b08:	b570      	push	{r4, r5, r6, lr}
 8008b0a:	2268      	movs	r2, #104	; 0x68
 8008b0c:	1e4d      	subs	r5, r1, #1
 8008b0e:	4355      	muls	r5, r2
 8008b10:	460e      	mov	r6, r1
 8008b12:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008b16:	f7ff fa59 	bl	8007fcc <_malloc_r>
 8008b1a:	4604      	mov	r4, r0
 8008b1c:	b140      	cbz	r0, 8008b30 <__sfmoreglue+0x28>
 8008b1e:	2100      	movs	r1, #0
 8008b20:	e9c0 1600 	strd	r1, r6, [r0]
 8008b24:	300c      	adds	r0, #12
 8008b26:	60a0      	str	r0, [r4, #8]
 8008b28:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008b2c:	f7fb fd9e 	bl	800466c <memset>
 8008b30:	4620      	mov	r0, r4
 8008b32:	bd70      	pop	{r4, r5, r6, pc}

08008b34 <__sfp_lock_acquire>:
 8008b34:	4801      	ldr	r0, [pc, #4]	; (8008b3c <__sfp_lock_acquire+0x8>)
 8008b36:	f000 b8b3 	b.w	8008ca0 <__retarget_lock_acquire_recursive>
 8008b3a:	bf00      	nop
 8008b3c:	2000036d 	.word	0x2000036d

08008b40 <__sfp_lock_release>:
 8008b40:	4801      	ldr	r0, [pc, #4]	; (8008b48 <__sfp_lock_release+0x8>)
 8008b42:	f000 b8ae 	b.w	8008ca2 <__retarget_lock_release_recursive>
 8008b46:	bf00      	nop
 8008b48:	2000036d 	.word	0x2000036d

08008b4c <__sinit_lock_acquire>:
 8008b4c:	4801      	ldr	r0, [pc, #4]	; (8008b54 <__sinit_lock_acquire+0x8>)
 8008b4e:	f000 b8a7 	b.w	8008ca0 <__retarget_lock_acquire_recursive>
 8008b52:	bf00      	nop
 8008b54:	2000036e 	.word	0x2000036e

08008b58 <__sinit_lock_release>:
 8008b58:	4801      	ldr	r0, [pc, #4]	; (8008b60 <__sinit_lock_release+0x8>)
 8008b5a:	f000 b8a2 	b.w	8008ca2 <__retarget_lock_release_recursive>
 8008b5e:	bf00      	nop
 8008b60:	2000036e 	.word	0x2000036e

08008b64 <__sinit>:
 8008b64:	b510      	push	{r4, lr}
 8008b66:	4604      	mov	r4, r0
 8008b68:	f7ff fff0 	bl	8008b4c <__sinit_lock_acquire>
 8008b6c:	69a3      	ldr	r3, [r4, #24]
 8008b6e:	b11b      	cbz	r3, 8008b78 <__sinit+0x14>
 8008b70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b74:	f7ff bff0 	b.w	8008b58 <__sinit_lock_release>
 8008b78:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008b7c:	6523      	str	r3, [r4, #80]	; 0x50
 8008b7e:	4b13      	ldr	r3, [pc, #76]	; (8008bcc <__sinit+0x68>)
 8008b80:	4a13      	ldr	r2, [pc, #76]	; (8008bd0 <__sinit+0x6c>)
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	62a2      	str	r2, [r4, #40]	; 0x28
 8008b86:	42a3      	cmp	r3, r4
 8008b88:	bf04      	itt	eq
 8008b8a:	2301      	moveq	r3, #1
 8008b8c:	61a3      	streq	r3, [r4, #24]
 8008b8e:	4620      	mov	r0, r4
 8008b90:	f000 f820 	bl	8008bd4 <__sfp>
 8008b94:	6060      	str	r0, [r4, #4]
 8008b96:	4620      	mov	r0, r4
 8008b98:	f000 f81c 	bl	8008bd4 <__sfp>
 8008b9c:	60a0      	str	r0, [r4, #8]
 8008b9e:	4620      	mov	r0, r4
 8008ba0:	f000 f818 	bl	8008bd4 <__sfp>
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	60e0      	str	r0, [r4, #12]
 8008ba8:	2104      	movs	r1, #4
 8008baa:	6860      	ldr	r0, [r4, #4]
 8008bac:	f7ff ff82 	bl	8008ab4 <std>
 8008bb0:	68a0      	ldr	r0, [r4, #8]
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	2109      	movs	r1, #9
 8008bb6:	f7ff ff7d 	bl	8008ab4 <std>
 8008bba:	68e0      	ldr	r0, [r4, #12]
 8008bbc:	2202      	movs	r2, #2
 8008bbe:	2112      	movs	r1, #18
 8008bc0:	f7ff ff78 	bl	8008ab4 <std>
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	61a3      	str	r3, [r4, #24]
 8008bc8:	e7d2      	b.n	8008b70 <__sinit+0xc>
 8008bca:	bf00      	nop
 8008bcc:	08008f90 	.word	0x08008f90
 8008bd0:	08008afd 	.word	0x08008afd

08008bd4 <__sfp>:
 8008bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bd6:	4607      	mov	r7, r0
 8008bd8:	f7ff ffac 	bl	8008b34 <__sfp_lock_acquire>
 8008bdc:	4b1e      	ldr	r3, [pc, #120]	; (8008c58 <__sfp+0x84>)
 8008bde:	681e      	ldr	r6, [r3, #0]
 8008be0:	69b3      	ldr	r3, [r6, #24]
 8008be2:	b913      	cbnz	r3, 8008bea <__sfp+0x16>
 8008be4:	4630      	mov	r0, r6
 8008be6:	f7ff ffbd 	bl	8008b64 <__sinit>
 8008bea:	3648      	adds	r6, #72	; 0x48
 8008bec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008bf0:	3b01      	subs	r3, #1
 8008bf2:	d503      	bpl.n	8008bfc <__sfp+0x28>
 8008bf4:	6833      	ldr	r3, [r6, #0]
 8008bf6:	b30b      	cbz	r3, 8008c3c <__sfp+0x68>
 8008bf8:	6836      	ldr	r6, [r6, #0]
 8008bfa:	e7f7      	b.n	8008bec <__sfp+0x18>
 8008bfc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008c00:	b9d5      	cbnz	r5, 8008c38 <__sfp+0x64>
 8008c02:	4b16      	ldr	r3, [pc, #88]	; (8008c5c <__sfp+0x88>)
 8008c04:	60e3      	str	r3, [r4, #12]
 8008c06:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008c0a:	6665      	str	r5, [r4, #100]	; 0x64
 8008c0c:	f000 f847 	bl	8008c9e <__retarget_lock_init_recursive>
 8008c10:	f7ff ff96 	bl	8008b40 <__sfp_lock_release>
 8008c14:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008c18:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008c1c:	6025      	str	r5, [r4, #0]
 8008c1e:	61a5      	str	r5, [r4, #24]
 8008c20:	2208      	movs	r2, #8
 8008c22:	4629      	mov	r1, r5
 8008c24:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008c28:	f7fb fd20 	bl	800466c <memset>
 8008c2c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008c30:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008c34:	4620      	mov	r0, r4
 8008c36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c38:	3468      	adds	r4, #104	; 0x68
 8008c3a:	e7d9      	b.n	8008bf0 <__sfp+0x1c>
 8008c3c:	2104      	movs	r1, #4
 8008c3e:	4638      	mov	r0, r7
 8008c40:	f7ff ff62 	bl	8008b08 <__sfmoreglue>
 8008c44:	4604      	mov	r4, r0
 8008c46:	6030      	str	r0, [r6, #0]
 8008c48:	2800      	cmp	r0, #0
 8008c4a:	d1d5      	bne.n	8008bf8 <__sfp+0x24>
 8008c4c:	f7ff ff78 	bl	8008b40 <__sfp_lock_release>
 8008c50:	230c      	movs	r3, #12
 8008c52:	603b      	str	r3, [r7, #0]
 8008c54:	e7ee      	b.n	8008c34 <__sfp+0x60>
 8008c56:	bf00      	nop
 8008c58:	08008f90 	.word	0x08008f90
 8008c5c:	ffff0001 	.word	0xffff0001

08008c60 <_fwalk_reent>:
 8008c60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c64:	4606      	mov	r6, r0
 8008c66:	4688      	mov	r8, r1
 8008c68:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008c6c:	2700      	movs	r7, #0
 8008c6e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008c72:	f1b9 0901 	subs.w	r9, r9, #1
 8008c76:	d505      	bpl.n	8008c84 <_fwalk_reent+0x24>
 8008c78:	6824      	ldr	r4, [r4, #0]
 8008c7a:	2c00      	cmp	r4, #0
 8008c7c:	d1f7      	bne.n	8008c6e <_fwalk_reent+0xe>
 8008c7e:	4638      	mov	r0, r7
 8008c80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c84:	89ab      	ldrh	r3, [r5, #12]
 8008c86:	2b01      	cmp	r3, #1
 8008c88:	d907      	bls.n	8008c9a <_fwalk_reent+0x3a>
 8008c8a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008c8e:	3301      	adds	r3, #1
 8008c90:	d003      	beq.n	8008c9a <_fwalk_reent+0x3a>
 8008c92:	4629      	mov	r1, r5
 8008c94:	4630      	mov	r0, r6
 8008c96:	47c0      	blx	r8
 8008c98:	4307      	orrs	r7, r0
 8008c9a:	3568      	adds	r5, #104	; 0x68
 8008c9c:	e7e9      	b.n	8008c72 <_fwalk_reent+0x12>

08008c9e <__retarget_lock_init_recursive>:
 8008c9e:	4770      	bx	lr

08008ca0 <__retarget_lock_acquire_recursive>:
 8008ca0:	4770      	bx	lr

08008ca2 <__retarget_lock_release_recursive>:
 8008ca2:	4770      	bx	lr

08008ca4 <__swhatbuf_r>:
 8008ca4:	b570      	push	{r4, r5, r6, lr}
 8008ca6:	460e      	mov	r6, r1
 8008ca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cac:	2900      	cmp	r1, #0
 8008cae:	b096      	sub	sp, #88	; 0x58
 8008cb0:	4614      	mov	r4, r2
 8008cb2:	461d      	mov	r5, r3
 8008cb4:	da08      	bge.n	8008cc8 <__swhatbuf_r+0x24>
 8008cb6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	602a      	str	r2, [r5, #0]
 8008cbe:	061a      	lsls	r2, r3, #24
 8008cc0:	d410      	bmi.n	8008ce4 <__swhatbuf_r+0x40>
 8008cc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008cc6:	e00e      	b.n	8008ce6 <__swhatbuf_r+0x42>
 8008cc8:	466a      	mov	r2, sp
 8008cca:	f000 f903 	bl	8008ed4 <_fstat_r>
 8008cce:	2800      	cmp	r0, #0
 8008cd0:	dbf1      	blt.n	8008cb6 <__swhatbuf_r+0x12>
 8008cd2:	9a01      	ldr	r2, [sp, #4]
 8008cd4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008cd8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008cdc:	425a      	negs	r2, r3
 8008cde:	415a      	adcs	r2, r3
 8008ce0:	602a      	str	r2, [r5, #0]
 8008ce2:	e7ee      	b.n	8008cc2 <__swhatbuf_r+0x1e>
 8008ce4:	2340      	movs	r3, #64	; 0x40
 8008ce6:	2000      	movs	r0, #0
 8008ce8:	6023      	str	r3, [r4, #0]
 8008cea:	b016      	add	sp, #88	; 0x58
 8008cec:	bd70      	pop	{r4, r5, r6, pc}
	...

08008cf0 <__smakebuf_r>:
 8008cf0:	898b      	ldrh	r3, [r1, #12]
 8008cf2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008cf4:	079d      	lsls	r5, r3, #30
 8008cf6:	4606      	mov	r6, r0
 8008cf8:	460c      	mov	r4, r1
 8008cfa:	d507      	bpl.n	8008d0c <__smakebuf_r+0x1c>
 8008cfc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008d00:	6023      	str	r3, [r4, #0]
 8008d02:	6123      	str	r3, [r4, #16]
 8008d04:	2301      	movs	r3, #1
 8008d06:	6163      	str	r3, [r4, #20]
 8008d08:	b002      	add	sp, #8
 8008d0a:	bd70      	pop	{r4, r5, r6, pc}
 8008d0c:	ab01      	add	r3, sp, #4
 8008d0e:	466a      	mov	r2, sp
 8008d10:	f7ff ffc8 	bl	8008ca4 <__swhatbuf_r>
 8008d14:	9900      	ldr	r1, [sp, #0]
 8008d16:	4605      	mov	r5, r0
 8008d18:	4630      	mov	r0, r6
 8008d1a:	f7ff f957 	bl	8007fcc <_malloc_r>
 8008d1e:	b948      	cbnz	r0, 8008d34 <__smakebuf_r+0x44>
 8008d20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d24:	059a      	lsls	r2, r3, #22
 8008d26:	d4ef      	bmi.n	8008d08 <__smakebuf_r+0x18>
 8008d28:	f023 0303 	bic.w	r3, r3, #3
 8008d2c:	f043 0302 	orr.w	r3, r3, #2
 8008d30:	81a3      	strh	r3, [r4, #12]
 8008d32:	e7e3      	b.n	8008cfc <__smakebuf_r+0xc>
 8008d34:	4b0d      	ldr	r3, [pc, #52]	; (8008d6c <__smakebuf_r+0x7c>)
 8008d36:	62b3      	str	r3, [r6, #40]	; 0x28
 8008d38:	89a3      	ldrh	r3, [r4, #12]
 8008d3a:	6020      	str	r0, [r4, #0]
 8008d3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d40:	81a3      	strh	r3, [r4, #12]
 8008d42:	9b00      	ldr	r3, [sp, #0]
 8008d44:	6163      	str	r3, [r4, #20]
 8008d46:	9b01      	ldr	r3, [sp, #4]
 8008d48:	6120      	str	r0, [r4, #16]
 8008d4a:	b15b      	cbz	r3, 8008d64 <__smakebuf_r+0x74>
 8008d4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d50:	4630      	mov	r0, r6
 8008d52:	f000 f8d1 	bl	8008ef8 <_isatty_r>
 8008d56:	b128      	cbz	r0, 8008d64 <__smakebuf_r+0x74>
 8008d58:	89a3      	ldrh	r3, [r4, #12]
 8008d5a:	f023 0303 	bic.w	r3, r3, #3
 8008d5e:	f043 0301 	orr.w	r3, r3, #1
 8008d62:	81a3      	strh	r3, [r4, #12]
 8008d64:	89a0      	ldrh	r0, [r4, #12]
 8008d66:	4305      	orrs	r5, r0
 8008d68:	81a5      	strh	r5, [r4, #12]
 8008d6a:	e7cd      	b.n	8008d08 <__smakebuf_r+0x18>
 8008d6c:	08008afd 	.word	0x08008afd

08008d70 <_malloc_usable_size_r>:
 8008d70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d74:	1f18      	subs	r0, r3, #4
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	bfbc      	itt	lt
 8008d7a:	580b      	ldrlt	r3, [r1, r0]
 8008d7c:	18c0      	addlt	r0, r0, r3
 8008d7e:	4770      	bx	lr

08008d80 <_raise_r>:
 8008d80:	291f      	cmp	r1, #31
 8008d82:	b538      	push	{r3, r4, r5, lr}
 8008d84:	4604      	mov	r4, r0
 8008d86:	460d      	mov	r5, r1
 8008d88:	d904      	bls.n	8008d94 <_raise_r+0x14>
 8008d8a:	2316      	movs	r3, #22
 8008d8c:	6003      	str	r3, [r0, #0]
 8008d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8008d92:	bd38      	pop	{r3, r4, r5, pc}
 8008d94:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008d96:	b112      	cbz	r2, 8008d9e <_raise_r+0x1e>
 8008d98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008d9c:	b94b      	cbnz	r3, 8008db2 <_raise_r+0x32>
 8008d9e:	4620      	mov	r0, r4
 8008da0:	f000 f830 	bl	8008e04 <_getpid_r>
 8008da4:	462a      	mov	r2, r5
 8008da6:	4601      	mov	r1, r0
 8008da8:	4620      	mov	r0, r4
 8008daa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008dae:	f000 b817 	b.w	8008de0 <_kill_r>
 8008db2:	2b01      	cmp	r3, #1
 8008db4:	d00a      	beq.n	8008dcc <_raise_r+0x4c>
 8008db6:	1c59      	adds	r1, r3, #1
 8008db8:	d103      	bne.n	8008dc2 <_raise_r+0x42>
 8008dba:	2316      	movs	r3, #22
 8008dbc:	6003      	str	r3, [r0, #0]
 8008dbe:	2001      	movs	r0, #1
 8008dc0:	e7e7      	b.n	8008d92 <_raise_r+0x12>
 8008dc2:	2400      	movs	r4, #0
 8008dc4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008dc8:	4628      	mov	r0, r5
 8008dca:	4798      	blx	r3
 8008dcc:	2000      	movs	r0, #0
 8008dce:	e7e0      	b.n	8008d92 <_raise_r+0x12>

08008dd0 <raise>:
 8008dd0:	4b02      	ldr	r3, [pc, #8]	; (8008ddc <raise+0xc>)
 8008dd2:	4601      	mov	r1, r0
 8008dd4:	6818      	ldr	r0, [r3, #0]
 8008dd6:	f7ff bfd3 	b.w	8008d80 <_raise_r>
 8008dda:	bf00      	nop
 8008ddc:	20000024 	.word	0x20000024

08008de0 <_kill_r>:
 8008de0:	b538      	push	{r3, r4, r5, lr}
 8008de2:	4d07      	ldr	r5, [pc, #28]	; (8008e00 <_kill_r+0x20>)
 8008de4:	2300      	movs	r3, #0
 8008de6:	4604      	mov	r4, r0
 8008de8:	4608      	mov	r0, r1
 8008dea:	4611      	mov	r1, r2
 8008dec:	602b      	str	r3, [r5, #0]
 8008dee:	f7f8 fef9 	bl	8001be4 <_kill>
 8008df2:	1c43      	adds	r3, r0, #1
 8008df4:	d102      	bne.n	8008dfc <_kill_r+0x1c>
 8008df6:	682b      	ldr	r3, [r5, #0]
 8008df8:	b103      	cbz	r3, 8008dfc <_kill_r+0x1c>
 8008dfa:	6023      	str	r3, [r4, #0]
 8008dfc:	bd38      	pop	{r3, r4, r5, pc}
 8008dfe:	bf00      	nop
 8008e00:	20000368 	.word	0x20000368

08008e04 <_getpid_r>:
 8008e04:	f7f8 bee6 	b.w	8001bd4 <_getpid>

08008e08 <__sread>:
 8008e08:	b510      	push	{r4, lr}
 8008e0a:	460c      	mov	r4, r1
 8008e0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e10:	f000 f894 	bl	8008f3c <_read_r>
 8008e14:	2800      	cmp	r0, #0
 8008e16:	bfab      	itete	ge
 8008e18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008e1a:	89a3      	ldrhlt	r3, [r4, #12]
 8008e1c:	181b      	addge	r3, r3, r0
 8008e1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008e22:	bfac      	ite	ge
 8008e24:	6563      	strge	r3, [r4, #84]	; 0x54
 8008e26:	81a3      	strhlt	r3, [r4, #12]
 8008e28:	bd10      	pop	{r4, pc}

08008e2a <__swrite>:
 8008e2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e2e:	461f      	mov	r7, r3
 8008e30:	898b      	ldrh	r3, [r1, #12]
 8008e32:	05db      	lsls	r3, r3, #23
 8008e34:	4605      	mov	r5, r0
 8008e36:	460c      	mov	r4, r1
 8008e38:	4616      	mov	r6, r2
 8008e3a:	d505      	bpl.n	8008e48 <__swrite+0x1e>
 8008e3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e40:	2302      	movs	r3, #2
 8008e42:	2200      	movs	r2, #0
 8008e44:	f000 f868 	bl	8008f18 <_lseek_r>
 8008e48:	89a3      	ldrh	r3, [r4, #12]
 8008e4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008e52:	81a3      	strh	r3, [r4, #12]
 8008e54:	4632      	mov	r2, r6
 8008e56:	463b      	mov	r3, r7
 8008e58:	4628      	mov	r0, r5
 8008e5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e5e:	f000 b817 	b.w	8008e90 <_write_r>

08008e62 <__sseek>:
 8008e62:	b510      	push	{r4, lr}
 8008e64:	460c      	mov	r4, r1
 8008e66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e6a:	f000 f855 	bl	8008f18 <_lseek_r>
 8008e6e:	1c43      	adds	r3, r0, #1
 8008e70:	89a3      	ldrh	r3, [r4, #12]
 8008e72:	bf15      	itete	ne
 8008e74:	6560      	strne	r0, [r4, #84]	; 0x54
 8008e76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008e7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008e7e:	81a3      	strheq	r3, [r4, #12]
 8008e80:	bf18      	it	ne
 8008e82:	81a3      	strhne	r3, [r4, #12]
 8008e84:	bd10      	pop	{r4, pc}

08008e86 <__sclose>:
 8008e86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e8a:	f000 b813 	b.w	8008eb4 <_close_r>
	...

08008e90 <_write_r>:
 8008e90:	b538      	push	{r3, r4, r5, lr}
 8008e92:	4d07      	ldr	r5, [pc, #28]	; (8008eb0 <_write_r+0x20>)
 8008e94:	4604      	mov	r4, r0
 8008e96:	4608      	mov	r0, r1
 8008e98:	4611      	mov	r1, r2
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	602a      	str	r2, [r5, #0]
 8008e9e:	461a      	mov	r2, r3
 8008ea0:	f7f8 fed7 	bl	8001c52 <_write>
 8008ea4:	1c43      	adds	r3, r0, #1
 8008ea6:	d102      	bne.n	8008eae <_write_r+0x1e>
 8008ea8:	682b      	ldr	r3, [r5, #0]
 8008eaa:	b103      	cbz	r3, 8008eae <_write_r+0x1e>
 8008eac:	6023      	str	r3, [r4, #0]
 8008eae:	bd38      	pop	{r3, r4, r5, pc}
 8008eb0:	20000368 	.word	0x20000368

08008eb4 <_close_r>:
 8008eb4:	b538      	push	{r3, r4, r5, lr}
 8008eb6:	4d06      	ldr	r5, [pc, #24]	; (8008ed0 <_close_r+0x1c>)
 8008eb8:	2300      	movs	r3, #0
 8008eba:	4604      	mov	r4, r0
 8008ebc:	4608      	mov	r0, r1
 8008ebe:	602b      	str	r3, [r5, #0]
 8008ec0:	f7f8 fee3 	bl	8001c8a <_close>
 8008ec4:	1c43      	adds	r3, r0, #1
 8008ec6:	d102      	bne.n	8008ece <_close_r+0x1a>
 8008ec8:	682b      	ldr	r3, [r5, #0]
 8008eca:	b103      	cbz	r3, 8008ece <_close_r+0x1a>
 8008ecc:	6023      	str	r3, [r4, #0]
 8008ece:	bd38      	pop	{r3, r4, r5, pc}
 8008ed0:	20000368 	.word	0x20000368

08008ed4 <_fstat_r>:
 8008ed4:	b538      	push	{r3, r4, r5, lr}
 8008ed6:	4d07      	ldr	r5, [pc, #28]	; (8008ef4 <_fstat_r+0x20>)
 8008ed8:	2300      	movs	r3, #0
 8008eda:	4604      	mov	r4, r0
 8008edc:	4608      	mov	r0, r1
 8008ede:	4611      	mov	r1, r2
 8008ee0:	602b      	str	r3, [r5, #0]
 8008ee2:	f7f8 fede 	bl	8001ca2 <_fstat>
 8008ee6:	1c43      	adds	r3, r0, #1
 8008ee8:	d102      	bne.n	8008ef0 <_fstat_r+0x1c>
 8008eea:	682b      	ldr	r3, [r5, #0]
 8008eec:	b103      	cbz	r3, 8008ef0 <_fstat_r+0x1c>
 8008eee:	6023      	str	r3, [r4, #0]
 8008ef0:	bd38      	pop	{r3, r4, r5, pc}
 8008ef2:	bf00      	nop
 8008ef4:	20000368 	.word	0x20000368

08008ef8 <_isatty_r>:
 8008ef8:	b538      	push	{r3, r4, r5, lr}
 8008efa:	4d06      	ldr	r5, [pc, #24]	; (8008f14 <_isatty_r+0x1c>)
 8008efc:	2300      	movs	r3, #0
 8008efe:	4604      	mov	r4, r0
 8008f00:	4608      	mov	r0, r1
 8008f02:	602b      	str	r3, [r5, #0]
 8008f04:	f7f8 fedd 	bl	8001cc2 <_isatty>
 8008f08:	1c43      	adds	r3, r0, #1
 8008f0a:	d102      	bne.n	8008f12 <_isatty_r+0x1a>
 8008f0c:	682b      	ldr	r3, [r5, #0]
 8008f0e:	b103      	cbz	r3, 8008f12 <_isatty_r+0x1a>
 8008f10:	6023      	str	r3, [r4, #0]
 8008f12:	bd38      	pop	{r3, r4, r5, pc}
 8008f14:	20000368 	.word	0x20000368

08008f18 <_lseek_r>:
 8008f18:	b538      	push	{r3, r4, r5, lr}
 8008f1a:	4d07      	ldr	r5, [pc, #28]	; (8008f38 <_lseek_r+0x20>)
 8008f1c:	4604      	mov	r4, r0
 8008f1e:	4608      	mov	r0, r1
 8008f20:	4611      	mov	r1, r2
 8008f22:	2200      	movs	r2, #0
 8008f24:	602a      	str	r2, [r5, #0]
 8008f26:	461a      	mov	r2, r3
 8008f28:	f7f8 fed6 	bl	8001cd8 <_lseek>
 8008f2c:	1c43      	adds	r3, r0, #1
 8008f2e:	d102      	bne.n	8008f36 <_lseek_r+0x1e>
 8008f30:	682b      	ldr	r3, [r5, #0]
 8008f32:	b103      	cbz	r3, 8008f36 <_lseek_r+0x1e>
 8008f34:	6023      	str	r3, [r4, #0]
 8008f36:	bd38      	pop	{r3, r4, r5, pc}
 8008f38:	20000368 	.word	0x20000368

08008f3c <_read_r>:
 8008f3c:	b538      	push	{r3, r4, r5, lr}
 8008f3e:	4d07      	ldr	r5, [pc, #28]	; (8008f5c <_read_r+0x20>)
 8008f40:	4604      	mov	r4, r0
 8008f42:	4608      	mov	r0, r1
 8008f44:	4611      	mov	r1, r2
 8008f46:	2200      	movs	r2, #0
 8008f48:	602a      	str	r2, [r5, #0]
 8008f4a:	461a      	mov	r2, r3
 8008f4c:	f7f8 fe64 	bl	8001c18 <_read>
 8008f50:	1c43      	adds	r3, r0, #1
 8008f52:	d102      	bne.n	8008f5a <_read_r+0x1e>
 8008f54:	682b      	ldr	r3, [r5, #0]
 8008f56:	b103      	cbz	r3, 8008f5a <_read_r+0x1e>
 8008f58:	6023      	str	r3, [r4, #0]
 8008f5a:	bd38      	pop	{r3, r4, r5, pc}
 8008f5c:	20000368 	.word	0x20000368

08008f60 <_init>:
 8008f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f62:	bf00      	nop
 8008f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f66:	bc08      	pop	{r3}
 8008f68:	469e      	mov	lr, r3
 8008f6a:	4770      	bx	lr

08008f6c <_fini>:
 8008f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f6e:	bf00      	nop
 8008f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f72:	bc08      	pop	{r3}
 8008f74:	469e      	mov	lr, r3
 8008f76:	4770      	bx	lr
