--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vga_display.twx vga_display.ncd -o vga_display.twr
vga_display.pcf -ucf vga_display.ucf

Design file:              vga_display.ncd
Physical constraint file: vga_display.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 80 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Paths for end point count_11 (SLICE_X18Y34.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.612ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.AQ      Tcko                  0.447   count<3>
                                                       count_0
    SLICE_X18Y32.A5      net (fanout=1)        0.390   count<0>
    SLICE_X18Y32.COUT    Topcya                0.379   count<3>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X18Y33.COUT    Tbyp                  0.076   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y34.CLK     Tcinck                0.314   count<11>
                                                       Mcount_count_xor<11>
                                                       count_11
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (1.216ns logic, 0.396ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.533ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcko                  0.447   count<7>
                                                       count_4
    SLICE_X18Y33.A5      net (fanout=1)        0.390   count<4>
    SLICE_X18Y33.COUT    Topcya                0.379   count<7>
                                                       count<4>_rt
                                                       Mcount_count_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y34.CLK     Tcinck                0.314   count<11>
                                                       Mcount_count_xor<11>
                                                       count_11
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (1.140ns logic, 0.393ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.467ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.DQ      Tcko                  0.447   count<3>
                                                       count_3
    SLICE_X18Y32.D5      net (fanout=1)        0.363   count<3>
    SLICE_X18Y32.COUT    Topcyd                0.261   count<3>
                                                       count<3>_rt
                                                       Mcount_count_cy<3>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X18Y33.COUT    Tbyp                  0.076   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y34.CLK     Tcinck                0.314   count<11>
                                                       Mcount_count_xor<11>
                                                       count_11
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (1.098ns logic, 0.369ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

Paths for end point count_9 (SLICE_X18Y34.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.602ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.AQ      Tcko                  0.447   count<3>
                                                       count_0
    SLICE_X18Y32.A5      net (fanout=1)        0.390   count<0>
    SLICE_X18Y32.COUT    Topcya                0.379   count<3>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X18Y33.COUT    Tbyp                  0.076   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y34.CLK     Tcinck                0.304   count<11>
                                                       Mcount_count_xor<11>
                                                       count_9
    -------------------------------------------------  ---------------------------
    Total                                      1.602ns (1.206ns logic, 0.396ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.523ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcko                  0.447   count<7>
                                                       count_4
    SLICE_X18Y33.A5      net (fanout=1)        0.390   count<4>
    SLICE_X18Y33.COUT    Topcya                0.379   count<7>
                                                       count<4>_rt
                                                       Mcount_count_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y34.CLK     Tcinck                0.304   count<11>
                                                       Mcount_count_xor<11>
                                                       count_9
    -------------------------------------------------  ---------------------------
    Total                                      1.523ns (1.130ns logic, 0.393ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.457ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.DQ      Tcko                  0.447   count<3>
                                                       count_3
    SLICE_X18Y32.D5      net (fanout=1)        0.363   count<3>
    SLICE_X18Y32.COUT    Topcyd                0.261   count<3>
                                                       count<3>_rt
                                                       Mcount_count_cy<3>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X18Y33.COUT    Tbyp                  0.076   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y34.CLK     Tcinck                0.304   count<11>
                                                       Mcount_count_xor<11>
                                                       count_9
    -------------------------------------------------  ---------------------------
    Total                                      1.457ns (1.088ns logic, 0.369ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------

Paths for end point count_10 (SLICE_X18Y34.CIN), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_0 (FF)
  Destination:          count_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.571ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_0 to count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.AQ      Tcko                  0.447   count<3>
                                                       count_0
    SLICE_X18Y32.A5      net (fanout=1)        0.390   count<0>
    SLICE_X18Y32.COUT    Topcya                0.379   count<3>
                                                       Mcount_count_lut<0>_INV_0
                                                       Mcount_count_cy<3>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X18Y33.COUT    Tbyp                  0.076   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y34.CLK     Tcinck                0.273   count<11>
                                                       Mcount_count_xor<11>
                                                       count_10
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (1.175ns logic, 0.396ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_4 (FF)
  Destination:          count_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.492ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_4 to count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcko                  0.447   count<7>
                                                       count_4
    SLICE_X18Y33.A5      net (fanout=1)        0.390   count<4>
    SLICE_X18Y33.COUT    Topcya                0.379   count<7>
                                                       count<4>_rt
                                                       Mcount_count_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y34.CLK     Tcinck                0.273   count<11>
                                                       Mcount_count_xor<11>
                                                       count_10
    -------------------------------------------------  ---------------------------
    Total                                      1.492ns (1.099ns logic, 0.393ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_3 (FF)
  Destination:          count_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.426ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         ClkPort_BUFGP rising at 0.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: count_3 to count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.DQ      Tcko                  0.447   count<3>
                                                       count_3
    SLICE_X18Y32.D5      net (fanout=1)        0.363   count<3>
    SLICE_X18Y32.COUT    Topcyd                0.261   count<3>
                                                       count<3>_rt
                                                       Mcount_count_cy<3>
    SLICE_X18Y33.CIN     net (fanout=1)        0.003   Mcount_count_cy<3>
    SLICE_X18Y33.COUT    Tbyp                  0.076   count<7>
                                                       Mcount_count_cy<7>
    SLICE_X18Y34.CIN     net (fanout=1)        0.003   Mcount_count_cy<7>
    SLICE_X18Y34.CLK     Tcinck                0.273   count<11>
                                                       Mcount_count_xor<11>
                                                       count_10
    -------------------------------------------------  ---------------------------
    Total                                      1.426ns (1.057ns logic, 0.369ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_25Mhz (SLICE_X19Y33.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_1 (FF)
  Destination:          clk_25Mhz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.043 - 0.042)
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_1 to clk_25Mhz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y32.BQ      Tcko                  0.234   count<3>
                                                       count_1
    SLICE_X19Y33.AX      net (fanout=2)        0.195   count<1>
    SLICE_X19Y33.CLK     Tckdi       (-Th)    -0.059   clk_25Mhz
                                                       clk_25Mhz
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.293ns logic, 0.195ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point count_11 (SLICE_X18Y34.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_11 (FF)
  Destination:          count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_11 to count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y34.DQ      Tcko                  0.234   count<11>
                                                       count_11
    SLICE_X18Y34.D6      net (fanout=2)        0.022   count<11>
    SLICE_X18Y34.CLK     Tah         (-Th)    -0.264   count<11>
                                                       count<11>_rt
                                                       Mcount_count_xor<11>
                                                       count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.498ns logic, 0.022ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point count_5 (SLICE_X18Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_5 (FF)
  Destination:          count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ClkPort_BUFGP rising at 10.000ns
  Destination Clock:    ClkPort_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_5 to count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.BQ      Tcko                  0.234   count<7>
                                                       count_5
    SLICE_X18Y33.B5      net (fanout=1)        0.058   count<5>
    SLICE_X18Y33.CLK     Tah         (-Th)    -0.237   count<7>
                                                       count<5>_rt
                                                       Mcount_count_cy<7>
                                                       count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.529ns (0.471ns logic, 0.058ns route)
                                                       (89.0% logic, 11.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: ClkPort_BUFGP/BUFG/I0
  Logical resource: ClkPort_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: ClkPort_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X18Y32.CLK
  Clock network: ClkPort_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: count<3>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X18Y32.CLK
  Clock network: ClkPort_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    1.658|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 80 paths, 0 nets, and 21 connections

Design statistics:
   Minimum period:   1.730ns{1}   (Maximum frequency: 578.035MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 20 20:08:43 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 243 MB



