<div class="table-wrap"><table data-table-width="946" data-layout="default" data-local-id="279c4809-69e5-4d62-8bfc-387ace0031c2" class="confluenceTable"><colgroup><col style="width: 111.0px;"/><col style="width: 102.0px;"/><col style="width: 77.0px;"/><col style="width: 132.0px;"/><col style="width: 112.0px;"/><col style="width: 140.0px;"/><col style="width: 272.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Run Date</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>RTL Date</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Ncore</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Config</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Synth flow</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Syn Variables</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_Ncore_3.7.0_rtl050824_MBit/top_metrics.html" rel="nofollow">05/21/2024</a></p></td><td class="confluenceTd"><p>05/08/2024</p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_cfg_10_lite</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>1.6Ghz, 0% ULVT, with MBit</p></td><td class="confluenceTd"><p>First synthesis using 3.7.0 branch. Compared to 3.6.0 release, timing QoR degraded in CAIU_A, DMI A/B/C blocks; almost same in DCE, IOAIU blocks. </p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_Ncore_3.7.0_rtl050824_noMBit/top_metrics.html" rel="nofollow">06/24/2024</a></p></td><td class="confluenceTd"><p>05/08/2024</p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_cfg_10_lite</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>1.6Ghz, 0% ULVT, No MBit</p></td><td class="confluenceTd"><p>Compared to 3.6.0 release, timing QoR degraded in CAIU_A, DMI A/B/C blocks; almost same in DCE, IOAIU blocks. </p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_Ncore_3.7.0_rtl101024/top_metrics.html" rel="nofollow">10/22/2024</a></p></td><td class="confluenceTd"><p>10/10/2024</p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_cfg_10_lite</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>1.6Ghz, 0% ULVT, No MBit, Synopsys SRAMs</p></td><td class="confluenceTd"><p>DCE timing improved, IOAIU_G timing degraded further. All other blocks look similar to last run.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_Ncore_3.7.0_rtl112224_SkidBuf/top_metrics.html" rel="nofollow">11/25/2024</a></p></td><td class="confluenceTd"><p>10/10/2024</p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_cfg_10_lite</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>1.6Ghz, 0% ULVT, No MBit, Synopsys SRAMs</p></td><td class="confluenceTd"><p>Run with Skid Buffers in 2Port memory instances. Note: missed enabling DCE memory input pipeline. Timing looks same or worsen compared to last month run.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_Ncore_3.7.0_RC5_rtl020825/top_metrics.html" rel="nofollow">02/18/2025</a></p></td><td class="confluenceTd"><p>02/10/2025</p></td><td class="confluenceTd"><p>3.7.0 RC5</p></td><td class="confluenceTd"><p>hw_cfg_10_lite</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>1.6Ghz, 0% ULVT, No MBit, Synopsys SRAMs</p></td><td class="confluenceTd"><p>Timing looks same or worsen compared to last month run.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_Ncore_3.7.0_Rel_rtl040325/top_metrics.html" rel="nofollow">04/08/2025</a></p></td><td class="confluenceTd"><p>04/03/2025</p></td><td class="confluenceTd"><p>3.7.0 Rel</p></td><td class="confluenceTd"><p>hw_cfg_10_lite</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>1.6Ghz, 0% ULVT, No MBit, Synopsys SRAMs</p></td><td class="confluenceTd"><p>Timing worsens compared to last month run.</p></td></tr></tbody></table></div><ul><li><p><strong>DCE timing improvement</strong></p></li></ul><div class="table-wrap"><table data-table-width="946" data-layout="default" data-local-id="1e76ddfc-1a6b-4daa-a6f9-e93c5ca6f296" class="confluenceTable"><colgroup><col style="width: 139.0px;"/><col style="width: 76.0px;"/><col style="width: 146.0px;"/><col style="width: 131.0px;"/><col style="width: 140.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>RTL Date</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Ncore</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Config</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Synth flow</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Syn Variables</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_Ncore_3.7.0_rtl052424_dce/top_metrics.html" rel="nofollow">05/24/2024</a></p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_config_10_lite</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>1.6Ghz, 0% ULVT, with MBit</p></td><td class="confluenceTd"><p>Almost same result as 05/21 run, no change noticed.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_Ncore_3.7.0_rtl052924_dce/top_metrics.html" rel="nofollow">05/29/2024</a></p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_config_10_lite</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>1.6Ghz, 0% ULVT, No MBit</p></td><td class="confluenceTd"><p>Locally enabled “useSramInputFlop”, timing is improved significantly. Memory timing is clean; flop2flop WNS is 50ps</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_Ncore_3.7.0_rtl061024_dce/top_metrics.html" rel="nofollow">06/10/2024</a></p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_config_10_lite</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>1.6Ghz, 0% ULVT, No MBit</p></td><td class="confluenceTd"><p>Rerun after “useSramInputFlop” is pushed into 3.7 branch. There are a few addr map paths violating.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_Ncore_3.7.0_rtl062424/top_metrics.html" rel="nofollow">06/24/2024</a></p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_config_10_lite</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>1.6Ghz, 0% ULVT, No MBit</p></td><td class="confluenceTd"><p>With new timing fixes pushed into 3.7 branch. Timing improved relatively from last 06/10 run but, not completely fixed. There are still some reg2reg paths failing with WNS = 39ps.</p></td></tr></tbody></table></div><ul><li><p><strong>IOAIU timing improvement</strong></p></li></ul><div class="table-wrap"><table data-table-width="946" data-layout="default" data-local-id="4e9dbef5-2f9f-485f-924c-9d8bc267ac50" class="confluenceTable"><colgroup><col style="width: 139.0px;"/><col style="width: 76.0px;"/><col style="width: 146.0px;"/><col style="width: 131.0px;"/><col style="width: 140.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>RTL Date</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Ncore</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Config</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Synth flow</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Syn Variables</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_Ncore_3.7.0_rtl061024_ioaiu/top_metrics.html" rel="nofollow">06/10/2024</a></p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_config_10_lite</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>1.6Ghz, 0% ULVT, No MBit</p></td><td class="confluenceTd"><p>IOAIU A/G timing check. Compared to last release 3.6.2 results - ioaiu_top_a is almost same; ioaiu_top_g degraded further.</p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_Ncore_3.7.0_rtl080524_ioaiu//top_metrics.html" rel="nofollow">08/06/2024</a></p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_config_10_lite</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>1.6Ghz, 0% ULVT, No MBit</p></td><td class="confluenceTd"><p>IOAIU G timing check.  ioaiu_top_g timing improved from last run.</p></td></tr></tbody></table></div><ul><li><p><strong>DII timing improvement</strong></p></li></ul><div class="table-wrap"><table data-table-width="946" data-layout="default" data-local-id="8cb22c44-78dd-414d-8ef7-dc640eaf0479" class="confluenceTable"><colgroup><col style="width: 139.0px;"/><col style="width: 76.0px;"/><col style="width: 146.0px;"/><col style="width: 131.0px;"/><col style="width: 140.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>RTL Date</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Ncore</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Config</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Synth flow</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Syn Variables</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/reports/hw_cfg_10_lite/hw_cfg_10_lite_Ncore_3.7.0_rtl062424/top_metrics.html" rel="nofollow">06/24/2024</a></p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_config_10_lite</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>1.6Ghz, 0% ULVT, No MBit</p></td><td class="confluenceTd"><p>Run with updated timing fixes pushed into 3.7 branch. </p></td></tr></tbody></table></div><ul><li><p><strong>DMI timing improvement</strong></p></li></ul><div class="table-wrap"><table data-table-width="946" data-layout="default" data-local-id="650555ce-61e3-438f-b660-837b4338ff22" class="confluenceTable"><colgroup><col style="width: 139.0px;"/><col style="width: 76.0px;"/><col style="width: 146.0px;"/><col style="width: 131.0px;"/><col style="width: 140.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>RTL Date</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Ncore</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Config</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Synth flow</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Syn Variables</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~smusini/people/10-lite-bypass-pipeline_rtl062524_dmi/top_metrics.html" rel="nofollow">06/26/2024</a></p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_config_10_lite</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>1.6Ghz, 0% ULVT, No MBit</p></td><td class="confluenceTd"><p>Added bypass pipeline for DMI_C, timing improved. </p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~smusini/people/10-lite-bypass-pipeline-mrd-pipeline_rtl062824_dmi/top_metrics.html" rel="nofollow">06/28/2024</a></p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_config_10_lite</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>1.6Ghz, 0% ULVT, No MBit</p></td><td class="confluenceTd"><p>Added bypass + cmd pipeline for DMI_C, timing improved further. </p></td></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://webfile.arteris.com/~smusini/people/10-lite-bypass-pipeline-mrd-cmd-pipeline_rtl070124_dmi/top_metrics.html" rel="nofollow">07/1/2024</a></p></td><td class="confluenceTd"><p>3.7.0</p></td><td class="confluenceTd"><p>hw_config_10_lite</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>1.6Ghz, 0% ULVT, No MBit</p></td><td class="confluenceTd"><p>Added bypass+cmd+mrd pipeline for DMI_C, timing improved further. </p></td></tr></tbody></table></div><p />