#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 30 22:22:26 2024
# Process ID: 88156
# Current directory: C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1
# Command line: vivado.exe -log mb_usb_hdmi_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mb_usb_hdmi_top.tcl -notrace
# Log file: C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/mb_usb_hdmi_top.vdi
# Journal file: C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1\vivado.jou
# Running On: BOOK-SIO57HHSUH, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 12, Host memory: 16706 MB
#-----------------------------------------------------------
source mb_usb_hdmi_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/14435/Desktop/ECE385/Final Project/provided/RD_hdmi_ip2020'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/14435/Desktop/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/{C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.cache/ip} 
Command: link_design -top mb_usb_hdmi_top -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0.dcp' for cell 'vga_to_hdmi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_uartlite_0_0/Final_mb_axi_uartlite_0_0.dcp' for cell 'Final_mb/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0.dcp' for cell 'Final_mb/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_1/Final_mb_axi_gpio_0_1.dcp' for cell 'Final_mb/gpio_usb_int'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_2/Final_mb_axi_gpio_0_2.dcp' for cell 'Final_mb/gpio_usb_keycode'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_0/Final_mb_axi_gpio_0_0.dcp' for cell 'Final_mb/gpio_usb_rst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_mdm_1_0/Final_mb_mdm_1_0.dcp' for cell 'Final_mb/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_0/Final_mb_microblaze_0_0.dcp' for cell 'Final_mb/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_axi_intc_0/Final_mb_microblaze_0_axi_intc_0.dcp' for cell 'Final_mb/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_rst_clk_wiz_1_100M_0/Final_mb_rst_clk_wiz_1_100M_0.dcp' for cell 'Final_mb/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0.dcp' for cell 'Final_mb/spi_usb'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_timer_0_0/Final_mb_axi_timer_0_0.dcp' for cell 'Final_mb/timer_usb_axi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_xbar_0/Final_mb_xbar_0.dcp' for cell 'Final_mb/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_dlmb_bram_if_cntlr_0/Final_mb_dlmb_bram_if_cntlr_0.dcp' for cell 'Final_mb/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_dlmb_v10_0/Final_mb_dlmb_v10_0.dcp' for cell 'Final_mb/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_ilmb_bram_if_cntlr_0/Final_mb_ilmb_bram_if_cntlr_0.dcp' for cell 'Final_mb/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_ilmb_v10_0/Final_mb_ilmb_v10_0.dcp' for cell 'Final_mb/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_lmb_bram_0/Final_mb_lmb_bram_0.dcp' for cell 'Final_mb/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_GA/blk_mem_gen_GA.dcp' for cell 'color_instance/nolabel_line463'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_ME/blk_mem_gen_ME.dcp' for cell 'color_instance/nolabel_line464'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_OV/blk_mem_gen_OV.dcp' for cell 'color_instance/nolabel_line465'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_ER/blk_mem_gen_ER.dcp' for cell 'color_instance/nolabel_line466'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_barrier_house/blk_mem_gen_barrier_house.dcp' for cell 'color_instance/nolabel_line487'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_barrier_tree/blk_mem_gen_barrier_tree.dcp' for cell 'color_instance/nolabel_line488'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_barrier_stone_1/blk_mem_gen_barrier_stone.dcp' for cell 'color_instance/nolabel_line489'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_0_kun/blk_mem_gen_0_kun.dcp' for cell 'color_instance/nolabel_line493'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_kun_bombed/blk_mem_gen_kun_bombed.dcp' for cell 'color_instance/nolabel_line494'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_basketball/blk_mem_gen_single_basketball.dcp' for cell 'color_instance/nolabel_line499'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_basketball_bombed/blk_mem_gen_single_basketball_bombed.dcp' for cell 'color_instance/nolabel_line500'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_doll/blk_mem_gen_doll.dcp' for cell 'color_instance/nolabel_line508'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_doll_bombed/blk_mem_gen_doll_bombed.dcp' for cell 'color_instance/nolabel_line509'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_waterball/blk_mem_gen_single_waterball.dcp' for cell 'color_instance/nolabel_line513'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/blk_mem_gen_single_waterball_bombed/blk_mem_gen_single_waterball_bombed.dcp' for cell 'color_instance/nolabel_line514'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.364 . Memory (MB): peak = 938.984 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 999 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, Final_mb/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz/inst/clkin1_ibufg, from the path connected to top-level port: Clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Final_mb/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_0/Final_mb_microblaze_0_0.xdc] for cell 'Final_mb/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_0/Final_mb_microblaze_0_0.xdc] for cell 'Final_mb/microblaze_0/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_axi_intc_0/Final_mb_microblaze_0_axi_intc_0.xdc] for cell 'Final_mb/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_axi_intc_0/Final_mb_microblaze_0_axi_intc_0.xdc] for cell 'Final_mb/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0_board.xdc] for cell 'Final_mb/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0_board.xdc] for cell 'Final_mb/clk_wiz_1/inst'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0.xdc] for cell 'Final_mb/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_clk_wiz_1_0/Final_mb_clk_wiz_1_0.xdc] for cell 'Final_mb/clk_wiz_1/inst'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_rst_clk_wiz_1_100M_0/Final_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Final_mb/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_rst_clk_wiz_1_100M_0/Final_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Final_mb/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_rst_clk_wiz_1_100M_0/Final_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'Final_mb/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_rst_clk_wiz_1_100M_0/Final_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'Final_mb/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_uartlite_0_0/Final_mb_axi_uartlite_0_0_board.xdc] for cell 'Final_mb/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_uartlite_0_0/Final_mb_axi_uartlite_0_0_board.xdc] for cell 'Final_mb/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_uartlite_0_0/Final_mb_axi_uartlite_0_0.xdc] for cell 'Final_mb/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_uartlite_0_0/Final_mb_axi_uartlite_0_0.xdc] for cell 'Final_mb/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_timer_0_0/Final_mb_axi_timer_0_0.xdc] for cell 'Final_mb/timer_usb_axi/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_timer_0_0/Final_mb_axi_timer_0_0.xdc] for cell 'Final_mb/timer_usb_axi/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_0/Final_mb_axi_gpio_0_0_board.xdc] for cell 'Final_mb/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_0/Final_mb_axi_gpio_0_0_board.xdc] for cell 'Final_mb/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_0/Final_mb_axi_gpio_0_0.xdc] for cell 'Final_mb/gpio_usb_rst/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_0/Final_mb_axi_gpio_0_0.xdc] for cell 'Final_mb/gpio_usb_rst/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_1/Final_mb_axi_gpio_0_1_board.xdc] for cell 'Final_mb/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_1/Final_mb_axi_gpio_0_1_board.xdc] for cell 'Final_mb/gpio_usb_int/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_1/Final_mb_axi_gpio_0_1.xdc] for cell 'Final_mb/gpio_usb_int/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_1/Final_mb_axi_gpio_0_1.xdc] for cell 'Final_mb/gpio_usb_int/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_2/Final_mb_axi_gpio_0_2_board.xdc] for cell 'Final_mb/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_2/Final_mb_axi_gpio_0_2_board.xdc] for cell 'Final_mb/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_2/Final_mb_axi_gpio_0_2.xdc] for cell 'Final_mb/gpio_usb_keycode/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_gpio_0_2/Final_mb_axi_gpio_0_2.xdc] for cell 'Final_mb/gpio_usb_keycode/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0_board.xdc] for cell 'Final_mb/spi_usb/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0_board.xdc] for cell 'Final_mb/spi_usb/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0.xdc] for cell 'Final_mb/spi_usb/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0.xdc] for cell 'Final_mb/spi_usb/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Finished Parsing XDC File [C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.srcs/constrs_1/imports/pin_assignment/mb_usb_hdmi_top.xdc]
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_axi_intc_0/Final_mb_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Final_mb/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_axi_intc_0/Final_mb_microblaze_0_axi_intc_0_clocks.xdc] for cell 'Final_mb/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_mdm_1_0/Final_mb_mdm_1_0.xdc] for cell 'Final_mb/mdm_1/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_mdm_1_0/Final_mb_mdm_1_0.xdc] for cell 'Final_mb/mdm_1/U0'
Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0_clocks.xdc] for cell 'Final_mb/spi_usb/U0'
Finished Parsing XDC File [c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_axi_quad_spi_0_0/Final_mb_axi_quad_spi_0_0_clocks.xdc] for cell 'Final_mb/spi_usb/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Users/14435/Desktop/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'mb_usb_hdmi_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.gen/sources_1/bd/Final_mb/ip/Final_mb_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1544.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 247 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 68 instances

49 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1544.066 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f36983ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.559 . Memory (MB): peak = 1544.066 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance Final_mb/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance Final_mb/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 5 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: abd7d402

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.738 . Memory (MB): peak = 1856.891 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 255 cells and removed 369 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 117fc82a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.857 . Memory (MB): peak = 1856.891 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 31 cells and removed 128 cells
INFO: [Opt 31-1021] In phase Constant propagation, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: f7618a51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1856.891 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 252 cells
INFO: [Opt 31-1021] In phase Sweep, 7 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Clk_IBUF_BUFG_inst to drive 342 load(s) on clock net Clk_IBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net Final_mb/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: e2a69725

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1856.891 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e2a69725

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1856.891 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: bc1818c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.891 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             255  |             369  |                                              4  |
|  Constant propagation         |              31  |             128  |                                              2  |
|  Sweep                        |               0  |             252  |                                              7  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              2  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1856.891 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b5edf473

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1856.891 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 97 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 9 Total Ports: 194
Ending PowerOpt Patch Enables Task | Checksum: 154002261

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.318 . Memory (MB): peak = 2197.426 ; gain = 0.000
Ending Power Optimization Task | Checksum: 154002261

Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2197.426 ; gain = 340.535

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 154002261

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2197.426 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2197.426 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12626a353

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/mb_usb_hdmi_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_opted.rpt -pb mb_usb_hdmi_top_drc_opted.pb -rpx mb_usb_hdmi_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/mb_usb_hdmi_top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-804] Only the first 20 REQP-1840 messages were issued by report_drc. An additional 1 messages have not been issued. Use 'set_property MAX_MESSAGES <number> [get_drc_check REQP-1840]' to change the number of messages that should be reported.
WARNING: [DRC 23-804] Only the first 20 REQP-1839 messages were issued by report_drc. An additional 1 messages have not been issued. Use 'set_property MAX_MESSAGES <number> [get_drc_check REQP-1839]' to change the number of messages that should be reported.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 44 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2197.426 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fdf00ab3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2197.426 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1530ca42a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.997 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a54a1b50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a54a1b50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2197.426 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a54a1b50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2415b8ade

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1667c675f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1667c675f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1fa1812ff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 316 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 1, total 4, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 143 nets or LUTs. Breaked 4 LUTs, combined 139 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Physopt 32-527] Pass 1: Identified 80 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 1 register was pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 1 register was pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 4 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line489/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line489/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line487/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line464/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line466/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line466/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line517/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line503/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line503/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line466/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line465/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 6 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line503/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line463/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line466/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-665] Processed cell color_instance/nolabel_line488/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. 18 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 80 nets or cells. Created 751 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.257 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2197.426 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |            139  |                   143  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           10  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |          751  |              0  |                    80  |           0  |           1  |  00:00:08  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          765  |            139  |                   228  |           0  |           9  |  00:00:09  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ea7989a1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2197.426 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 188ddedbd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 2197.426 ; gain = 0.000
Phase 2 Global Placement | Checksum: 188ddedbd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14884e911

Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 961ba051

Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b1ccba1c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 167795073

Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 118e1a863

Time (s): cpu = 00:00:11 ; elapsed = 00:00:47 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 6ce3624d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:53 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: c0f219aa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:55 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b40a9e5e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:55 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1336a3647

Time (s): cpu = 00:00:20 ; elapsed = 00:01:15 . Memory (MB): peak = 2197.426 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1336a3647

Time (s): cpu = 00:00:20 ; elapsed = 00:01:15 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19fa1193f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.153 | TNS=-45.814 |
Phase 1 Physical Synthesis Initialization | Checksum: 19d52b19f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 25d09c8f1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2197.426 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 19fa1193f

Time (s): cpu = 00:00:22 ; elapsed = 00:01:23 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.359. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e224780d

Time (s): cpu = 00:00:42 ; elapsed = 00:02:16 . Memory (MB): peak = 2197.426 ; gain = 0.000

Time (s): cpu = 00:00:42 ; elapsed = 00:02:16 . Memory (MB): peak = 2197.426 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: e224780d

Time (s): cpu = 00:00:42 ; elapsed = 00:02:16 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e224780d

Time (s): cpu = 00:00:42 ; elapsed = 00:02:16 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e224780d

Time (s): cpu = 00:00:42 ; elapsed = 00:02:16 . Memory (MB): peak = 2197.426 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: e224780d

Time (s): cpu = 00:00:42 ; elapsed = 00:02:16 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2197.426 ; gain = 0.000

Time (s): cpu = 00:00:42 ; elapsed = 00:02:17 . Memory (MB): peak = 2197.426 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 898f92b7

Time (s): cpu = 00:00:42 ; elapsed = 00:02:17 . Memory (MB): peak = 2197.426 ; gain = 0.000
Ending Placer Task | Checksum: 488a083b

Time (s): cpu = 00:00:42 ; elapsed = 00:02:17 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
203 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/mb_usb_hdmi_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file mb_usb_hdmi_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mb_usb_hdmi_top_utilization_placed.rpt -pb mb_usb_hdmi_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2197.426 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 5.07s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2197.426 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.424 | TNS=-30.041 |
Phase 1 Physical Synthesis Initialization | Checksum: 2546a9313

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.424 | TNS=-30.041 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2546a9313

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.424 | TNS=-30.041 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[35]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[10]_alias.  Re-placed instance color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[10]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.359 | TNS=-28.486 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[12]_alias.  Re-placed instance color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[12]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.324 | TNS=-27.841 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line514/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[12]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line437/vga_to_hdmi_i_186. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net color_instance/player2_dead_reg_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.310 | TNS=-27.812 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net vga/vga_to_hdmi_i_26_n_0. Created 2 instances.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.309 | TNS=-27.142 |
INFO: [Physopt 32-663] Processed net vga_to_hdmi/inst/srldly_0/data_o[18].  Re-placed instance vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
INFO: [Physopt 32-735] Processed net vga_to_hdmi/inst/srldly_0/data_o[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.301 | TNS=-27.120 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.295 | TNS=-26.954 |
INFO: [Physopt 32-1134] Processed net vga/vga_to_hdmi_i_26_n_0. Created 2 instances.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.274 | TNS=-26.289 |
INFO: [Physopt 32-81] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.274 | TNS=-26.289 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[10].ram.ram_douta[7]_alias.  Re-placed instance color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_i_2_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[10].ram.ram_douta[7]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.268 | TNS=-26.255 |
INFO: [Physopt 32-1134] Processed net vga/vga_to_hdmi_i_26_n_0. Created 2 instances.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.267 | TNS=-25.880 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net nolabel_line437/vga_to_hdmi_i_142. Created 1 instance.
INFO: [Physopt 32-735] Processed net nolabel_line437/vga_to_hdmi_i_142. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.260 | TNS=-25.743 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bomb1/player1_dead_reg.  Re-placed instance bomb1/vga_to_hdmi_i_106
INFO: [Physopt 32-735] Processed net bomb1/player1_dead_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.256 | TNS=-25.674 |
INFO: [Physopt 32-710] Processed net vga/vga_to_hdmi_i_26_n_0. Critical path length was reduced through logic transformation on cell vga/vga_to_hdmi_i_26_comp.
INFO: [Physopt 32-735] Processed net bomb1/player1_dead_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.241 | TNS=-24.135 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net nolabel_line437/vga_to_hdmi_i_126. Created 1 instance.
INFO: [Physopt 32-735] Processed net nolabel_line437/vga_to_hdmi_i_126. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.204 | TNS=-23.745 |
INFO: [Physopt 32-702] Processed net nolabel_line437/vga_to_hdmi_i_162. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net nolabel_line437/vga_to_hdmi_i_162. Critical path length was reduced through logic transformation on cell nolabel_line437/vga_to_hdmi_i_65_comp.
INFO: [Physopt 32-735] Processed net color_instance/player2_dead_reg_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.181 | TNS=-23.672 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line437/vga_to_hdmi_i_146. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net nolabel_line437/vga_to_hdmi_i_146. Critical path length was reduced through logic transformation on cell nolabel_line437/vga_to_hdmi_i_53_comp.
INFO: [Physopt 32-735] Processed net color_instance/player2_dead_reg_14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.181 | TNS=-23.596 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net nolabel_line437/vga_to_hdmi_i_118. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.179 | TNS=-23.594 |
INFO: [Physopt 32-81] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.176 | TNS=-23.490 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[9].ram.ram_douta[7]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga/vga_to_hdmi_i_28_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.145 | TNS=-23.490 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[13]_alias.  Re-placed instance color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[13]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.137 | TNS=-23.364 |
INFO: [Physopt 32-663] Processed net vga_to_hdmi/inst/srldly_0/data_o[17].  Re-placed instance vga_to_hdmi/inst/srldly_0/srl[19].srl16_i
INFO: [Physopt 32-735] Processed net vga_to_hdmi/inst/srldly_0/data_o[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.135 | TNS=-23.362 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net nolabel_line437/vga_to_hdmi_i_130. Created 1 instance.
INFO: [Physopt 32-735] Processed net nolabel_line437/vga_to_hdmi_i_130. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.130 | TNS=-22.961 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_16. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line437/vga_to_hdmi_i_142. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net nolabel_line437/vga_to_hdmi_i_142. Critical path length was reduced through logic transformation on cell nolabel_line437/vga_to_hdmi_i_50_comp.
INFO: [Physopt 32-735] Processed net color_instance/player2_dead_reg_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.130 | TNS=-22.894 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line437/vga_to_hdmi_i_158. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net nolabel_line437/vga_to_hdmi_i_158. Critical path length was reduced through logic transformation on cell nolabel_line437/vga_to_hdmi_i_62_comp.
INFO: [Physopt 32-735] Processed net color_instance/player2_dead_reg_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.122 | TNS=-22.693 |
INFO: [Physopt 32-702] Processed net nolabel_line437/vga_to_hdmi_i_118. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net nolabel_line437/vga_to_hdmi_i_118. Critical path length was reduced through logic transformation on cell nolabel_line437/vga_to_hdmi_i_32_comp.
INFO: [Physopt 32-735] Processed net color_instance/player2_dead_reg_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.113 | TNS=-22.654 |
INFO: [Physopt 32-663] Processed net vga_to_hdmi/inst/srldly_0/data_o[16].  Re-placed instance vga_to_hdmi/inst/srldly_0/srl[18].srl16_i
INFO: [Physopt 32-735] Processed net vga_to_hdmi/inst/srldly_0/data_o[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.111 | TNS=-22.652 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-1134] Processed net nolabel_line437/vga_to_hdmi_i_134. Created 1 instance.
INFO: [Physopt 32-735] Processed net nolabel_line437/vga_to_hdmi_i_134. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.108 | TNS=-22.272 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[12]_alias.  Re-placed instance color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[12]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.106 | TNS=-22.263 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[16]_alias.  Re-placed instance color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[16]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.105 | TNS=-22.259 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[8]_alias.  Re-placed instance color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0_psbram_1
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[8]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.105 | TNS=-22.179 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[12]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net vga/vga_to_hdmi_i_28_n_0.  Re-placed instance vga/vga_to_hdmi_i_28
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.093 | TNS=-22.168 |
INFO: [Physopt 32-81] Processed net color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.090 | TNS=-22.165 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[7]_alias.  Re-placed instance color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_psbram_1
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[7]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.089 | TNS=-22.158 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[13]_alias.  Re-placed instance color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[13]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.087 | TNS=-22.073 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net nolabel_line437/vga_to_hdmi_i_150.  Re-placed instance nolabel_line437/vga_to_hdmi_i_56
INFO: [Physopt 32-735] Processed net nolabel_line437/vga_to_hdmi_i_150. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.080 | TNS=-21.872 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_28_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.079 | TNS=-21.824 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[17]_alias.  Re-placed instance color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[17]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.065 | TNS=-21.789 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[12]_alias.  Re-placed instance color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[12]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.060 | TNS=-21.784 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[13]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line437/vga_to_hdmi_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line437/color_instance/sel0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net nolabel_line437/color_instance/sel0[4]. Critical path length was reduced through logic transformation on cell nolabel_line437/vga_to_hdmi_i_223_comp.
INFO: [Physopt 32-735] Processed net color_instance/red28_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.060 | TNS=-21.784 |
INFO: [Physopt 32-601] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Net driver color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1] was replaced.
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.053 | TNS=-21.654 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net nolabel_line437/vga_to_hdmi_i_110. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.047 | TNS=-21.443 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[3]_alias.  Re-placed instance color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_psbram_1
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[3]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.034 | TNS=-21.428 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line437/vga_to_hdmi_i_178. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net nolabel_line437/vga_to_hdmi_i_178. Critical path length was reduced through logic transformation on cell nolabel_line437/vga_to_hdmi_i_77_comp.
INFO: [Physopt 32-735] Processed net color_instance/player2_dead_reg_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.032 | TNS=-21.396 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[2]_alias.  Re-placed instance color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_psbram_1
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[2]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.029 | TNS=-21.391 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_28_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.027 | TNS=-21.348 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[7]_alias.  Re-placed instance color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[7]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.027 | TNS=-21.301 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[6]_alias.  Re-placed instance color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_psbram_1
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[6]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.025 | TNS=-21.295 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line437/vga_to_hdmi_i_154. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net nolabel_line437/vga_to_hdmi_i_154. Critical path length was reduced through logic transformation on cell nolabel_line437/vga_to_hdmi_i_59_comp.
INFO: [Physopt 32-735] Processed net color_instance/player2_dead_reg_12. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.023 | TNS=-21.206 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[1]_alias.  Re-placed instance color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_psbram_1
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[1]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.019 | TNS=-21.202 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[6]_alias.  Re-placed instance color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[6]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.008 | TNS=-21.095 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line509/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[4]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/hc_reg[6]_10.  Re-placed instance color_instance/vga_to_hdmi_i_66
INFO: [Physopt 32-735] Processed net color_instance/hc_reg[6]_10. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.003 | TNS=-21.090 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[4].ram.ram_douta[7]_alias.  Re-placed instance color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_psbram_1
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[4].ram.ram_douta[7]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.995 | TNS=-20.922 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[10]_alias.  Re-placed instance color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[10]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.989 | TNS=-20.904 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[1]_alias.  Re-placed instance color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_psbram_1
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[1]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.975 | TNS=-20.826 |
INFO: [Physopt 32-663] Processed net vga/vga_to_hdmi_i_28_n_0.  Re-placed instance vga/vga_to_hdmi_i_28
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.967 | TNS=-20.879 |
INFO: [Physopt 32-710] Processed net vga/vga_to_hdmi_i_26_n_0. Critical path length was reduced through logic transformation on cell vga/vga_to_hdmi_i_26_comp_1.
INFO: [Physopt 32-735] Processed net bomb1/player2_dead_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.962 | TNS=-20.819 |
INFO: [Physopt 32-663] Processed net color_instance/hc_reg[6]_21.  Re-placed instance color_instance/vga_to_hdmi_i_33
INFO: [Physopt 32-735] Processed net color_instance/hc_reg[6]_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.957 | TNS=-20.774 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[3]_alias.  Re-placed instance color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_psbram_1
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[3]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.954 | TNS=-20.762 |
INFO: [Physopt 32-81] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.951 | TNS=-20.742 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net vga/vga_to_hdmi_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.949 | TNS=-20.714 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[11]_alias.  Re-placed instance color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[11]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.948 | TNS=-20.702 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line437/vga_to_hdmi_i_174. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net nolabel_line437/vga_to_hdmi_i_174. Critical path length was reduced through logic transformation on cell nolabel_line437/vga_to_hdmi_i_74_comp.
INFO: [Physopt 32-735] Processed net color_instance/player2_dead_reg_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.948 | TNS=-20.681 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line437/vga_to_hdmi_i_198. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net nolabel_line437/vga_to_hdmi_i_198. Critical path length was reduced through logic transformation on cell nolabel_line437/vga_to_hdmi_i_92_comp.
INFO: [Physopt 32-735] Processed net color_instance/player2_dead_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.946 | TNS=-20.536 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line513/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[2]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net nolabel_line437/vga_to_hdmi_i_145_n_0. Critical path length was reduced through logic transformation on cell nolabel_line437/vga_to_hdmi_i_145_comp.
INFO: [Physopt 32-735] Processed net nolabel_line437/color_instance/sel0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.944 | TNS=-20.570 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/vga_to_hdmi_i_28_n_0. Critical path length was reduced through logic transformation on cell vga/vga_to_hdmi_i_28_comp.
INFO: [Physopt 32-735] Processed net bomb1/player2_dead_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.943 | TNS=-20.436 |
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line508/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[6].ram.ram_douta[7]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/hc_reg[6]_6.  Re-placed instance color_instance/vga_to_hdmi_i_78
INFO: [Physopt 32-735] Processed net color_instance/hc_reg[6]_6. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.940 | TNS=-20.416 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[4]_alias.  Re-placed instance color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[4]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.928 | TNS=-20.291 |
INFO: [Physopt 32-663] Processed net color_instance/hc_reg[6]_7.  Re-placed instance color_instance/vga_to_hdmi_i_75
INFO: [Physopt 32-735] Processed net color_instance/hc_reg[6]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.928 | TNS=-20.026 |
INFO: [Physopt 32-702] Processed net nolabel_line437/vga_to_hdmi_i_161_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net nolabel_line437/color_instance/sel0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net nolabel_line437/color_instance/sel0[3]. Critical path length was reduced through logic transformation on cell nolabel_line437/vga_to_hdmi_i_224_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/red25_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.921 | TNS=-19.658 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net nolabel_line437/vga_to_hdmi_i_182. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.917 | TNS=-19.551 |
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_28_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga/vga_to_hdmi_i_28_n_0_repN. Critical path length was reduced through logic transformation on cell vga/vga_to_hdmi_i_28_replica_comp.
INFO: [Physopt 32-735] Processed net vga/player1_dead_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.910 | TNS=-19.538 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_13. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net nolabel_line437/vga_to_hdmi_i_202. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.904 | TNS=-19.430 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net nolabel_line437/player1_dead_reg_1[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.895 | TNS=-18.691 |
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/srlopt_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/hc_reg[6]_8.  Re-placed instance color_instance/vga_to_hdmi_i_72
INFO: [Physopt 32-735] Processed net color_instance/hc_reg[6]_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.886 | TNS=-18.550 |
INFO: [Physopt 32-710] Processed net vga/vga_to_hdmi_i_28_n_0_repN. Critical path length was reduced through logic transformation on cell vga/vga_to_hdmi_i_28_replica_comp_1.
INFO: [Physopt 32-735] Processed net bomb1/player2_dead_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.873 | TNS=-18.468 |
INFO: [Physopt 32-710] Processed net vga/vga_to_hdmi_i_28_n_0. Critical path length was reduced through logic transformation on cell vga/vga_to_hdmi_i_28_comp_1.
INFO: [Physopt 32-735] Processed net vga/player1_dead_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.870 | TNS=-18.232 |
INFO: [Physopt 32-663] Processed net color_instance/hc_reg[6]_11.  Re-placed instance color_instance/vga_to_hdmi_i_63
INFO: [Physopt 32-735] Processed net color_instance/hc_reg[6]_11. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.856 | TNS=-17.949 |
INFO: [Physopt 32-663] Processed net color_instance/hc_reg[6]_15.  Re-placed instance color_instance/vga_to_hdmi_i_51
INFO: [Physopt 32-735] Processed net color_instance/hc_reg[6]_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.847 | TNS=-17.870 |
INFO: [Physopt 32-702] Processed net color_instance/hc_reg[6]_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_163_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bomb1/sel0[1].  Re-placed instance bomb1/vga_to_hdmi_i_212
INFO: [Physopt 32-735] Processed net bomb1/sel0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.845 | TNS=-17.763 |
INFO: [Physopt 32-702] Processed net nolabel_line437/player1_dead_reg_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net nolabel_line437/player1_dead_reg_1[0]. Critical path length was reduced through logic transformation on cell nolabel_line437/vga_to_hdmi_i_222_comp.
INFO: [Physopt 32-735] Processed net color_instance/red2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.840 | TNS=-15.825 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net vga/player1_dead_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.834 | TNS=-15.780 |
INFO: [Physopt 32-663] Processed net bomb1/sel0[2].  Re-placed instance bomb1/vga_to_hdmi_i_214
INFO: [Physopt 32-735] Processed net bomb1/sel0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.815 | TNS=-14.513 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[13]_alias.  Re-placed instance color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[13]_INST_0_psbram_1
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[13]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.808 | TNS=-14.429 |
INFO: [Physopt 32-702] Processed net nolabel_line437/vga_to_hdmi_i_153_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net nolabel_line437/color_instance/sel0[4]. Critical path length was reduced through logic transformation on cell nolabel_line437/vga_to_hdmi_i_223_comp_1.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_284_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.762 | TNS=-13.710 |
INFO: [Physopt 32-710] Processed net vga/vga_to_hdmi_i_28_n_0_repN. Critical path length was reduced through logic transformation on cell vga/vga_to_hdmi_i_28_replica_comp.
INFO: [Physopt 32-735] Processed net vga/player1_dead_reg_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.731 | TNS=-13.627 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[5]_alias.  Re-placed instance color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[5]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.720 | TNS=-13.576 |
INFO: [Physopt 32-702] Processed net vga/player1_dead_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/red236_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net color_instance/vga_to_hdmi_i_251_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_251_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/vga_to_hdmi_i_279_n_0.  Re-placed instance color_instance/vga_to_hdmi_i_279
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_279_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.708 | TNS=-13.540 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[16]_alias.  Re-placed instance color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[16]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.686 | TNS=-13.385 |
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_287_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net color_instance/vga_to_hdmi_i_301_n_0.  Re-placed instance color_instance/vga_to_hdmi_i_301
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_301_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.680 | TNS=-12.946 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[7]_alias.  Re-placed instance color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[7]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.653 | TNS=-12.912 |
INFO: [Physopt 32-702] Processed net color_instance/red240_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net color_instance/vga_to_hdmi_i_248_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/vga_to_hdmi_i_248_n_0. Critical path length was reduced through logic transformation on cell color_instance/vga_to_hdmi_i_248_comp.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_277_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.646 | TNS=-12.881 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[4]_alias.  Re-placed instance color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_psbram_1
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[0].ram.ram_douta[4]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.644 | TNS=-12.874 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[6]_alias.  Re-placed instance color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line500/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[1].ram.ram_douta[6]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.639 | TNS=-12.751 |
INFO: [Physopt 32-81] Processed net color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line499/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.634 | TNS=-12.714 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[10].ram.ram_douta[6]_alias.  Re-placed instance color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_2_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[10].ram.ram_douta[6]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.630 | TNS=-12.706 |
INFO: [Physopt 32-81] Processed net color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.628 | TNS=-12.700 |
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[8].ram.ram_douta[4]_alias.  Re-placed instance color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_1_psbram
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[8].ram.ram_douta[4]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.626 | TNS=-12.696 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[1]_alias.  Re-placed instance color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_psbram_1
INFO: [Physopt 32-735] Processed net color_instance/nolabel_line494/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[2].ram.ram_douta[1]_alias. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_281_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net color_instance/vga_to_hdmi_i_281_n_0. Critical path length was reduced through logic transformation on cell color_instance/vga_to_hdmi_i_281_comp.
INFO: [Physopt 32-735] Processed net color_instance/vga_to_hdmi_i_297_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[8].ram.ram_douta[6]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_277_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/green[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[8].ram.ram_douta[6]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/player1_dead_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/red240_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_277_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/green[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
Phase 3 Critical Path Optimization | Checksum: 2546a9313

Time (s): cpu = 00:00:17 ; elapsed = 00:00:54 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[8].ram.ram_douta[6]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/player1_dead_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/red240_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net color_instance/vga_to_hdmi_i_248_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_277_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/green[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_to_hdmi/inst/srldly_0/data_o[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[8].ram.ram_douta[6]_alias. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/vga_to_hdmi_i_26_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/player1_dead_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/red240_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_248_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/vga_to_hdmi_i_277_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net color_instance/nolabel_line493/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[12]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga/green[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net Clk. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 2546a9313

Time (s): cpu = 00:00:18 ; elapsed = 00:01:01 . Memory (MB): peak = 2197.426 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.620 | TNS=-12.418 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.804  |         17.623  |           21  |              0  |                    99  |           0  |           2  |  00:00:58  |
|  Total          |          0.804  |         17.623  |           21  |              0  |                    99  |           0  |           3  |  00:00:58  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2197.426 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 19a2bfd58

Time (s): cpu = 00:00:18 ; elapsed = 00:01:02 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
617 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/mb_usb_hdmi_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 97bf6d86 ConstDB: 0 ShapeSum: d19deae2 RouteDB: 0
Post Restoration Checksum: NetGraph: 365e7091 NumContArr: 286a9467 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 5ec904f8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 5ec904f8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 5ec904f8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 2197.426 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 17935305b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.533 | TNS=-10.280| WHS=-1.006 | THS=-350.821|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.124133 %
  Global Horizontal Routing Utilization  = 0.123373 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9136
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9069
  Number of Partially Routed Nets     = 67
  Number of Node Overlaps             = 472

Phase 2 Router Initialization | Checksum: 136d91de9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 136d91de9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 2197.426 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 15373b565

Time (s): cpu = 00:00:43 ; elapsed = 00:01:55 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1225
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.237 | TNS=-19.634| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 196d634ee

Time (s): cpu = 00:01:22 ; elapsed = 00:02:52 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 529
 Number of Nodes with overlaps = 196
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.764 | TNS=-24.133| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ce45d02a

Time (s): cpu = 00:01:27 ; elapsed = 00:03:03 . Memory (MB): peak = 2197.426 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1ce45d02a

Time (s): cpu = 00:01:27 ; elapsed = 00:03:03 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1965d1884

Time (s): cpu = 00:01:28 ; elapsed = 00:03:03 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.237 | TNS=-19.634| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1c437c10b

Time (s): cpu = 00:01:28 ; elapsed = 00:03:04 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c437c10b

Time (s): cpu = 00:01:28 ; elapsed = 00:03:04 . Memory (MB): peak = 2197.426 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1c437c10b

Time (s): cpu = 00:01:28 ; elapsed = 00:03:04 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 28b8600c2

Time (s): cpu = 00:01:28 ; elapsed = 00:03:04 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.237 | TNS=-19.634| WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cd2faefa

Time (s): cpu = 00:01:28 ; elapsed = 00:03:04 . Memory (MB): peak = 2197.426 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1cd2faefa

Time (s): cpu = 00:01:28 ; elapsed = 00:03:04 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.06235 %
  Global Horizontal Routing Utilization  = 4.75586 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 22fd7a829

Time (s): cpu = 00:01:28 ; elapsed = 00:03:05 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22fd7a829

Time (s): cpu = 00:01:28 ; elapsed = 00:03:05 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c7095d45

Time (s): cpu = 00:01:28 ; elapsed = 00:03:06 . Memory (MB): peak = 2197.426 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.237 | TNS=-19.634| WHS=0.033  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1c7095d45

Time (s): cpu = 00:01:29 ; elapsed = 00:03:06 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:29 ; elapsed = 00:03:06 . Memory (MB): peak = 2197.426 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
636 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2197.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/mb_usb_hdmi_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
Command: report_drc -file mb_usb_hdmi_top_drc_routed.rpt -pb mb_usb_hdmi_top_drc_routed.pb -rpx mb_usb_hdmi_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/mb_usb_hdmi_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
Command: report_methodology -file mb_usb_hdmi_top_methodology_drc_routed.rpt -pb mb_usb_hdmi_top_methodology_drc_routed.pb -rpx mb_usb_hdmi_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/14435/Desktop/ECE385/Final Project/Final Project/Final Project.runs/impl_1/mb_usb_hdmi_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
Command: report_power -file mb_usb_hdmi_top_power_routed.rpt -pb mb_usb_hdmi_top_power_summary_routed.pb -rpx mb_usb_hdmi_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
649 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file mb_usb_hdmi_top_route_status.rpt -pb mb_usb_hdmi_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mb_usb_hdmi_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mb_usb_hdmi_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mb_usb_hdmi_top_bus_skew_routed.rpt -pb mb_usb_hdmi_top_bus_skew_routed.pb -rpx mb_usb_hdmi_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 22:30:47 2024...
