

================================================================
== Vitis HLS Report for 'compute_vec_mat_10'
================================================================
* Date:           Thu Oct  2 21:26:00 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.861 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   590603|   590603|  2.362 ms|  2.362 ms|  590603|  590603|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%vec_local = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 5 'alloca' 'vec_local' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%vec_local_1 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 6 'alloca' 'vec_local_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%vec_local_2 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 7 'alloca' 'vec_local_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%vec_local_3 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 8 'alloca' 'vec_local_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%vec_local_4 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 9 'alloca' 'vec_local_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%vec_local_5 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 10 'alloca' 'vec_local_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%vec_local_6 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 11 'alloca' 'vec_local_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%vec_local_7 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 12 'alloca' 'vec_local_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%vec_local_8 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 13 'alloca' 'vec_local_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%vec_local_9 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 14 'alloca' 'vec_local_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%vec_local_10 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 15 'alloca' 'vec_local_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%vec_local_11 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 16 'alloca' 'vec_local_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%vec_local_12 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 17 'alloca' 'vec_local_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%vec_local_13 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 18 'alloca' 'vec_local_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%vec_local_14 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 19 'alloca' 'vec_local_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%vec_local_15 = alloca i64 1" [kernel_MatMul.cpp:44]   --->   Operation 20 'alloca' 'vec_local_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1, i32 %vec_local_15, i32 %vec_local_14, i32 %vec_local_13, i32 %vec_local_12, i32 %vec_local_11, i32 %vec_local_10, i32 %vec_local_9, i32 %vec_local_8, i32 %vec_local_7, i32 %vec_local_6, i32 %vec_local_5, i32 %vec_local_4, i32 %vec_local_3, i32 %vec_local_2, i32 %vec_local_1, i32 %vec_local, i32 %vec_stream"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 22 [1/2] (1.28ns)   --->   "%call_ln0 = call void @compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1, i32 %vec_local_15, i32 %vec_local_14, i32 %vec_local_13, i32 %vec_local_12, i32 %vec_local_11, i32 %vec_local_10, i32 %vec_local_9, i32 %vec_local_8, i32 %vec_local_7, i32 %vec_local_6, i32 %vec_local_5, i32 %vec_local_4, i32 %vec_local_3, i32 %vec_local_2, i32 %vec_local_1, i32 %vec_local, i32 %vec_stream"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 1.28> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%fence_ln63 = fence void @_ssdm_op_Fence, i32 %vec_stream, i32 4294967295, i32 %res_stream, i32 %mat_stream, i32 0" [kernel_MatMul.cpp:63]   --->   Operation 23 'fence' 'fence_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%fence_ln63 = fence void @_ssdm_op_Fence, i32 %vec_stream, i32 4294967295, i32 %res_stream, i32 %mat_stream, i32 0" [kernel_MatMul.cpp:63]   --->   Operation 24 'fence' 'fence_ln63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4, i32 %res_stream, i32 %mat_stream, i32 %vec_local, i32 %vec_local_1, i32 %vec_local_2, i32 %vec_local_3, i32 %vec_local_4, i32 %vec_local_5, i32 %vec_local_6, i32 %vec_local_7, i32 %vec_local_8, i32 %vec_local_9, i32 %vec_local_10, i32 %vec_local_11, i32 %vec_local_12, i32 %vec_local_13, i32 %vec_local_14, i32 %vec_local_15"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mat_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_stream, void @empty_73, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_99, void @empty_99, void @empty_99, i32 0, i32 0, i32 0, i32 0, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_15, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 29 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_14, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 30 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_13, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 31 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_12, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 32 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_11, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 33 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_10, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 34 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_9, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 35 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_8, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 36 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_7, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 37 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_6, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 38 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_5, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 39 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_4, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 40 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_3, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 41 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_2, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 42 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local_1, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 43 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln45 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_local, i64 666, i64 22, i64 18446744073709551615" [kernel_MatMul.cpp:45]   --->   Operation 44 'specmemcore' 'specmemcore_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_vec_mat.10_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_63_4, i32 %res_stream, i32 %mat_stream, i32 %vec_local, i32 %vec_local_1, i32 %vec_local_2, i32 %vec_local_3, i32 %vec_local_4, i32 %vec_local_5, i32 %vec_local_6, i32 %vec_local_7, i32 %vec_local_8, i32 %vec_local_9, i32 %vec_local_10, i32 %vec_local_11, i32 %vec_local_12, i32 %vec_local_13, i32 %vec_local_14, i32 %vec_local_15"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln82 = ret" [kernel_MatMul.cpp:82]   --->   Operation 46 'ret' 'ret_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 1.284ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'compute_vec_mat.10_Pipeline_VITIS_LOOP_48_1' [39]  (1.284 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
