module seven_segment_display (binary_input, seg_output);
input logic [3:0] binary_input;
output logic [6:0] seg_output;

always_comb begin
    seg_output = 7'b0;
    case(binary_input)
    4'h0:  seg_output = 7'b0111111;
    4'h1:  seg_output = 7'b0110000;
    4'h2:  seg_output = 7'b1101101;
    4'h3:  seg_output = 7'b1111001;
    4'h4:  seg_output = 7'b0110011;
    4'h5:  seg_output = 7'b1011011;
    4'h6:  seg_output = 7'b1011111;
    4'h7:  seg_output = 7'b1110000;
    4'h8:  seg_output = 7'b1111111;
    4'h9:  seg_output = 7'b1111011;
    4'hA:  seg_output = 7'b1110111; // A
    4'hB:  seg_output = 7'b0011111; // b
    4'hC:  seg_output = 7'b1001110; // C
    4'hD:  seg_output = 7'b0111101; // d
    4'hE:  seg_output = 7'b1001111; // E
    4'hF:  seg_output = 7'b1000111; // F
   default : seg_output = 7'b0;
    endcase 
end

endmodule 