
ra_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009228  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00005390  080093c8  080093c8  0000a3c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e758  0800e758  000101f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e758  0800e758  0000f758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e760  0800e760  000101f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e760  0800e760  0000f760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e764  0800e764  0000f764  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  0800e768  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009d8  200001f8  0800e95c  000101f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000bd0  0800e95c  00010bd0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000101f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fb65  00000000  00000000  00010224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000466e  00000000  00000000  0002fd89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000dbe3  00000000  00000000  000343f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001048  00000000  00000000  00041fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000019fa  00000000  00000000  00043028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019d62  00000000  00000000  00044a22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00022f2d  00000000  00000000  0005e784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000958ae  00000000  00000000  000816b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  00116f5f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000044a4  00000000  00000000  0011701c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  0011b4c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    000013a6  00000000  00000000  0011b530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000078  00000000  00000000  0011c8d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f8 	.word	0x200001f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080093b0 	.word	0x080093b0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	080093b0 	.word	0x080093b0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a0 	b.w	8000ff0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	460c      	mov	r4, r1
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14e      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d40:	4694      	mov	ip, r2
 8000d42:	458c      	cmp	ip, r1
 8000d44:	4686      	mov	lr, r0
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	d962      	bls.n	8000e12 <__udivmoddi4+0xde>
 8000d4c:	b14a      	cbz	r2, 8000d62 <__udivmoddi4+0x2e>
 8000d4e:	f1c2 0320 	rsb	r3, r2, #32
 8000d52:	4091      	lsls	r1, r2
 8000d54:	fa20 f303 	lsr.w	r3, r0, r3
 8000d58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5c:	4319      	orrs	r1, r3
 8000d5e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d66:	fa1f f68c 	uxth.w	r6, ip
 8000d6a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d6e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d72:	fb07 1114 	mls	r1, r7, r4, r1
 8000d76:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d7a:	fb04 f106 	mul.w	r1, r4, r6
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d8a:	f080 8112 	bcs.w	8000fb2 <__udivmoddi4+0x27e>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 810f 	bls.w	8000fb2 <__udivmoddi4+0x27e>
 8000d94:	3c02      	subs	r4, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a59      	subs	r1, r3, r1
 8000d9a:	fa1f f38e 	uxth.w	r3, lr
 8000d9e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000da2:	fb07 1110 	mls	r1, r7, r0, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb00 f606 	mul.w	r6, r0, r6
 8000dae:	429e      	cmp	r6, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x94>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dba:	f080 80fc 	bcs.w	8000fb6 <__udivmoddi4+0x282>
 8000dbe:	429e      	cmp	r6, r3
 8000dc0:	f240 80f9 	bls.w	8000fb6 <__udivmoddi4+0x282>
 8000dc4:	4463      	add	r3, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	1b9b      	subs	r3, r3, r6
 8000dca:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11d      	cbz	r5, 8000dda <__udivmoddi4+0xa6>
 8000dd2:	40d3      	lsrs	r3, r2
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d905      	bls.n	8000dee <__udivmoddi4+0xba>
 8000de2:	b10d      	cbz	r5, 8000de8 <__udivmoddi4+0xb4>
 8000de4:	e9c5 0100 	strd	r0, r1, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	4608      	mov	r0, r1
 8000dec:	e7f5      	b.n	8000dda <__udivmoddi4+0xa6>
 8000dee:	fab3 f183 	clz	r1, r3
 8000df2:	2900      	cmp	r1, #0
 8000df4:	d146      	bne.n	8000e84 <__udivmoddi4+0x150>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d302      	bcc.n	8000e00 <__udivmoddi4+0xcc>
 8000dfa:	4290      	cmp	r0, r2
 8000dfc:	f0c0 80f0 	bcc.w	8000fe0 <__udivmoddi4+0x2ac>
 8000e00:	1a86      	subs	r6, r0, r2
 8000e02:	eb64 0303 	sbc.w	r3, r4, r3
 8000e06:	2001      	movs	r0, #1
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d0e6      	beq.n	8000dda <__udivmoddi4+0xa6>
 8000e0c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e10:	e7e3      	b.n	8000dda <__udivmoddi4+0xa6>
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	f040 8090 	bne.w	8000f38 <__udivmoddi4+0x204>
 8000e18:	eba1 040c 	sub.w	r4, r1, ip
 8000e1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	2101      	movs	r1, #1
 8000e26:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e2a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e2e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e36:	fb07 f006 	mul.w	r0, r7, r6
 8000e3a:	4298      	cmp	r0, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x11c>
 8000e3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e42:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x11a>
 8000e48:	4298      	cmp	r0, r3
 8000e4a:	f200 80cd 	bhi.w	8000fe8 <__udivmoddi4+0x2b4>
 8000e4e:	4626      	mov	r6, r4
 8000e50:	1a1c      	subs	r4, r3, r0
 8000e52:	fa1f f38e 	uxth.w	r3, lr
 8000e56:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e5a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e5e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e62:	fb00 f707 	mul.w	r7, r0, r7
 8000e66:	429f      	cmp	r7, r3
 8000e68:	d908      	bls.n	8000e7c <__udivmoddi4+0x148>
 8000e6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e72:	d202      	bcs.n	8000e7a <__udivmoddi4+0x146>
 8000e74:	429f      	cmp	r7, r3
 8000e76:	f200 80b0 	bhi.w	8000fda <__udivmoddi4+0x2a6>
 8000e7a:	4620      	mov	r0, r4
 8000e7c:	1bdb      	subs	r3, r3, r7
 8000e7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e82:	e7a5      	b.n	8000dd0 <__udivmoddi4+0x9c>
 8000e84:	f1c1 0620 	rsb	r6, r1, #32
 8000e88:	408b      	lsls	r3, r1
 8000e8a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8e:	431f      	orrs	r7, r3
 8000e90:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e94:	fa04 f301 	lsl.w	r3, r4, r1
 8000e98:	ea43 030c 	orr.w	r3, r3, ip
 8000e9c:	40f4      	lsrs	r4, r6
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	0c38      	lsrs	r0, r7, #16
 8000ea4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ea8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eac:	fa1f fc87 	uxth.w	ip, r7
 8000eb0:	fb00 441e 	mls	r4, r0, lr, r4
 8000eb4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eb8:	fb0e f90c 	mul.w	r9, lr, ip
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec2:	d90a      	bls.n	8000eda <__udivmoddi4+0x1a6>
 8000ec4:	193c      	adds	r4, r7, r4
 8000ec6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eca:	f080 8084 	bcs.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ece:	45a1      	cmp	r9, r4
 8000ed0:	f240 8081 	bls.w	8000fd6 <__udivmoddi4+0x2a2>
 8000ed4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	eba4 0409 	sub.w	r4, r4, r9
 8000ede:	fa1f f983 	uxth.w	r9, r3
 8000ee2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ee6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eea:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000eee:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ef2:	45a4      	cmp	ip, r4
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x1d2>
 8000ef6:	193c      	adds	r4, r7, r4
 8000ef8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000efc:	d267      	bcs.n	8000fce <__udivmoddi4+0x29a>
 8000efe:	45a4      	cmp	ip, r4
 8000f00:	d965      	bls.n	8000fce <__udivmoddi4+0x29a>
 8000f02:	3b02      	subs	r3, #2
 8000f04:	443c      	add	r4, r7
 8000f06:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f0a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f0e:	eba4 040c 	sub.w	r4, r4, ip
 8000f12:	429c      	cmp	r4, r3
 8000f14:	46ce      	mov	lr, r9
 8000f16:	469c      	mov	ip, r3
 8000f18:	d351      	bcc.n	8000fbe <__udivmoddi4+0x28a>
 8000f1a:	d04e      	beq.n	8000fba <__udivmoddi4+0x286>
 8000f1c:	b155      	cbz	r5, 8000f34 <__udivmoddi4+0x200>
 8000f1e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f22:	eb64 040c 	sbc.w	r4, r4, ip
 8000f26:	fa04 f606 	lsl.w	r6, r4, r6
 8000f2a:	40cb      	lsrs	r3, r1
 8000f2c:	431e      	orrs	r6, r3
 8000f2e:	40cc      	lsrs	r4, r1
 8000f30:	e9c5 6400 	strd	r6, r4, [r5]
 8000f34:	2100      	movs	r1, #0
 8000f36:	e750      	b.n	8000dda <__udivmoddi4+0xa6>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f40:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f44:	fa24 f303 	lsr.w	r3, r4, r3
 8000f48:	4094      	lsls	r4, r2
 8000f4a:	430c      	orrs	r4, r1
 8000f4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f50:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f54:	fa1f f78c 	uxth.w	r7, ip
 8000f58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f5c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f60:	0c23      	lsrs	r3, r4, #16
 8000f62:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f66:	fb00 f107 	mul.w	r1, r0, r7
 8000f6a:	4299      	cmp	r1, r3
 8000f6c:	d908      	bls.n	8000f80 <__udivmoddi4+0x24c>
 8000f6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f72:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f76:	d22c      	bcs.n	8000fd2 <__udivmoddi4+0x29e>
 8000f78:	4299      	cmp	r1, r3
 8000f7a:	d92a      	bls.n	8000fd2 <__udivmoddi4+0x29e>
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b2a4      	uxth	r4, r4
 8000f84:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f88:	fb08 3311 	mls	r3, r8, r1, r3
 8000f8c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f90:	fb01 f307 	mul.w	r3, r1, r7
 8000f94:	42a3      	cmp	r3, r4
 8000f96:	d908      	bls.n	8000faa <__udivmoddi4+0x276>
 8000f98:	eb1c 0404 	adds.w	r4, ip, r4
 8000f9c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fa0:	d213      	bcs.n	8000fca <__udivmoddi4+0x296>
 8000fa2:	42a3      	cmp	r3, r4
 8000fa4:	d911      	bls.n	8000fca <__udivmoddi4+0x296>
 8000fa6:	3902      	subs	r1, #2
 8000fa8:	4464      	add	r4, ip
 8000faa:	1ae4      	subs	r4, r4, r3
 8000fac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fb0:	e739      	b.n	8000e26 <__udivmoddi4+0xf2>
 8000fb2:	4604      	mov	r4, r0
 8000fb4:	e6f0      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e706      	b.n	8000dc8 <__udivmoddi4+0x94>
 8000fba:	45c8      	cmp	r8, r9
 8000fbc:	d2ae      	bcs.n	8000f1c <__udivmoddi4+0x1e8>
 8000fbe:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fc2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7a8      	b.n	8000f1c <__udivmoddi4+0x1e8>
 8000fca:	4631      	mov	r1, r6
 8000fcc:	e7ed      	b.n	8000faa <__udivmoddi4+0x276>
 8000fce:	4603      	mov	r3, r0
 8000fd0:	e799      	b.n	8000f06 <__udivmoddi4+0x1d2>
 8000fd2:	4630      	mov	r0, r6
 8000fd4:	e7d4      	b.n	8000f80 <__udivmoddi4+0x24c>
 8000fd6:	46d6      	mov	lr, sl
 8000fd8:	e77f      	b.n	8000eda <__udivmoddi4+0x1a6>
 8000fda:	4463      	add	r3, ip
 8000fdc:	3802      	subs	r0, #2
 8000fde:	e74d      	b.n	8000e7c <__udivmoddi4+0x148>
 8000fe0:	4606      	mov	r6, r0
 8000fe2:	4623      	mov	r3, r4
 8000fe4:	4608      	mov	r0, r1
 8000fe6:	e70f      	b.n	8000e08 <__udivmoddi4+0xd4>
 8000fe8:	3e02      	subs	r6, #2
 8000fea:	4463      	add	r3, ip
 8000fec:	e730      	b.n	8000e50 <__udivmoddi4+0x11c>
 8000fee:	bf00      	nop

08000ff0 <__aeabi_idiv0>:
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <MultivariablePID_Init>:
#define CMD_SET_KI              ( ('K'<<8) | 'I') // "KI"
#define CMD_SET_KD              ( ('K'<<8) | 'D') // "KD"

#define MAX_UART_BUFFER 800

void MultivariablePID_Init(MultivariablePID *pid) {
 8000ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for (int i = 0; i < NUM_JOINTS*NUM_JOINTS; i++) {
		pid->Kp_data[i] = 0.0f;
 8000ff8:	22c0      	movs	r2, #192	@ 0xc0
 8000ffa:	2100      	movs	r1, #0
void MultivariablePID_Init(MultivariablePID *pid) {
 8000ffc:	4604      	mov	r4, r0
		pid->Kp_data[i] = 0.0f;
 8000ffe:	f005 fc76 	bl	80068ee <memset>
		pid->Ki_data[i] = 0.0f;
		pid->Kd_data[i] = 0.0f;
	}

	arm_mat_init_f32(&(pid->Kp_mat), NUM_JOINTS, NUM_JOINTS, pid->Kp_data);
 8001002:	2204      	movs	r2, #4
 8001004:	4623      	mov	r3, r4
 8001006:	4611      	mov	r1, r2
 8001008:	f104 00c0 	add.w	r0, r4, #192	@ 0xc0
 800100c:	f003 fd50 	bl	8004ab0 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->Ki_mat), NUM_JOINTS, NUM_JOINTS, pid->Ki_data);
 8001010:	2204      	movs	r2, #4
 8001012:	4611      	mov	r1, r2
 8001014:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8001018:	f104 00c8 	add.w	r0, r4, #200	@ 0xc8
 800101c:	f003 fd48 	bl	8004ab0 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->Kd_mat), NUM_JOINTS, NUM_JOINTS, pid->Kd_data);
 8001020:	2204      	movs	r2, #4
 8001022:	f104 0380 	add.w	r3, r4, #128	@ 0x80
 8001026:	4611      	mov	r1, r2
 8001028:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800102c:	f003 fd40 	bl	8004ab0 <arm_mat_init_f32>

	// Initialize data arrays to zero
	for (int i = 0; i < NUM_JOINTS; i++) {
		pid->setpoint_data[i] = 2048.0f;
		pid->meas_data[i] = 0.0f;
 8001030:	f104 07e8 	add.w	r7, r4, #232	@ 0xe8
		pid->setpoint_data[i] = 2048.0f;
 8001034:	f04f 438a 	mov.w	r3, #1157627904	@ 0x45000000
		pid->meas_data[i] = 0.0f;
 8001038:	f04f 0820 	mov.w	r8, #32
		pid->setpoint_data[i] = 2048.0f;
 800103c:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 8001040:	f8c4 30dc 	str.w	r3, [r4, #220]	@ 0xdc
 8001044:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 8001048:	f8c4 30e4 	str.w	r3, [r4, #228]	@ 0xe4
		pid->meas_data[i] = 0.0f;
 800104c:	4642      	mov	r2, r8
		pid->output_data[i] = 0.0f;

		pid->error_data[i] = 0.0f;
 800104e:	f504 7690 	add.w	r6, r4, #288	@ 0x120
		pid->meas_data[i] = 0.0f;
 8001052:	2100      	movs	r1, #0
 8001054:	4638      	mov	r0, r7
 8001056:	f005 fc4a 	bl	80068ee <memset>
		pid->error_sum_data[i] = 0.0f;
		pid->error_prev_data[i] = 0.0f;

		pid->temp1_N_1_data[i] = 0.0f;
 800105a:	f504 75b4 	add.w	r5, r4, #360	@ 0x168
		pid->error_data[i] = 0.0f;
 800105e:	2230      	movs	r2, #48	@ 0x30
 8001060:	2100      	movs	r1, #0
 8001062:	4630      	mov	r0, r6
 8001064:	f005 fc43 	bl	80068ee <memset>
		pid->temp1_N_1_data[i] = 0.0f;
 8001068:	4642      	mov	r2, r8
 800106a:	2100      	movs	r1, #0
 800106c:	4628      	mov	r0, r5
 800106e:	f005 fc3e 	bl	80068ee <memset>
		pid->temp2_N_1_data[i] = 0.0f;
	}

	arm_mat_init_f32(&(pid->setpoint_mat), NUM_JOINTS, 1, pid->setpoint_data);
 8001072:	f104 03d8 	add.w	r3, r4, #216	@ 0xd8
 8001076:	f504 7084 	add.w	r0, r4, #264	@ 0x108
 800107a:	2201      	movs	r2, #1
 800107c:	2104      	movs	r1, #4
 800107e:	f003 fd17 	bl	8004ab0 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->meas_mat), NUM_JOINTS, 1, pid->meas_data);
 8001082:	463b      	mov	r3, r7
 8001084:	f504 7088 	add.w	r0, r4, #272	@ 0x110
 8001088:	2201      	movs	r2, #1
 800108a:	2104      	movs	r1, #4
 800108c:	f003 fd10 	bl	8004ab0 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->output_mat), NUM_JOINTS, 1, pid->output_data);
 8001090:	f104 03f8 	add.w	r3, r4, #248	@ 0xf8
 8001094:	f504 708c 	add.w	r0, r4, #280	@ 0x118
 8001098:	2201      	movs	r2, #1
 800109a:	2104      	movs	r1, #4
 800109c:	f003 fd08 	bl	8004ab0 <arm_mat_init_f32>

	arm_mat_init_f32(&(pid->error_mat), NUM_JOINTS, 1, pid->error_data);
 80010a0:	4633      	mov	r3, r6
 80010a2:	f504 70a8 	add.w	r0, r4, #336	@ 0x150
 80010a6:	2201      	movs	r2, #1
 80010a8:	2104      	movs	r1, #4
 80010aa:	f003 fd01 	bl	8004ab0 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->error_sum_mat), NUM_JOINTS, 1, pid->error_sum_data);
 80010ae:	f504 7398 	add.w	r3, r4, #304	@ 0x130
 80010b2:	f504 70ac 	add.w	r0, r4, #344	@ 0x158
 80010b6:	2201      	movs	r2, #1
 80010b8:	2104      	movs	r1, #4
 80010ba:	f003 fcf9 	bl	8004ab0 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->error_prev_mat), NUM_JOINTS, 1, pid->error_prev_data);
 80010be:	f504 70b0 	add.w	r0, r4, #352	@ 0x160
 80010c2:	f504 73a0 	add.w	r3, r4, #320	@ 0x140
 80010c6:	2201      	movs	r2, #1
 80010c8:	2104      	movs	r1, #4
 80010ca:	f003 fcf1 	bl	8004ab0 <arm_mat_init_f32>

	arm_mat_init_f32(&(pid->temp1_N_1_mat), NUM_JOINTS, 1, pid->temp1_N_1_data);
 80010ce:	462b      	mov	r3, r5
 80010d0:	f504 70c4 	add.w	r0, r4, #392	@ 0x188
 80010d4:	2201      	movs	r2, #1
 80010d6:	2104      	movs	r1, #4
 80010d8:	f003 fcea 	bl	8004ab0 <arm_mat_init_f32>
	arm_mat_init_f32(&(pid->temp2_N_1_mat), NUM_JOINTS, 1, pid->temp2_N_1_data);
 80010dc:	f504 73bc 	add.w	r3, r4, #376	@ 0x178
 80010e0:	f504 70c8 	add.w	r0, r4, #400	@ 0x190
 80010e4:	2201      	movs	r2, #1
 80010e6:	2104      	movs	r1, #4
 80010e8:	f003 fce2 	bl	8004ab0 <arm_mat_init_f32>

	pid->invert_data[0] = 1.0f;
 80010ec:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
	pid->invert_data[1] = 1.0f;
	pid->invert_data[2] = 1.0f;
	pid->invert_data[3] = -1.0f;
 80010f0:	4a09      	ldr	r2, [pc, #36]	@ (8001118 <MultivariablePID_Init+0x124>)
	pid->invert_data[0] = 1.0f;
 80010f2:	f8c4 3198 	str.w	r3, [r4, #408]	@ 0x198
	pid->invert_data[1] = 1.0f;
 80010f6:	f8c4 319c 	str.w	r3, [r4, #412]	@ 0x19c
	pid->invert_data[2] = 1.0f;
 80010fa:	f8c4 31a0 	str.w	r3, [r4, #416]	@ 0x1a0
	pid->invert_data[3] = -1.0f;
 80010fe:	f8c4 21a4 	str.w	r2, [r4, #420]	@ 0x1a4
	arm_mat_init_f32(&(pid->invert_mat), NUM_JOINTS, 1, pid->invert_data);
 8001102:	f504 73cc 	add.w	r3, r4, #408	@ 0x198
 8001106:	f504 70d4 	add.w	r0, r4, #424	@ 0x1a8
 800110a:	2201      	movs	r2, #1
}
 800110c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	arm_mat_init_f32(&(pid->invert_mat), NUM_JOINTS, 1, pid->invert_data);
 8001110:	2104      	movs	r1, #4
 8001112:	f003 bccd 	b.w	8004ab0 <arm_mat_init_f32>
 8001116:	bf00      	nop
 8001118:	bf800000 	.word	0xbf800000

0800111c <MultivariablePID_SetSetpoint>:

void MultivariablePID_SetSetpoint(MultivariablePID *pid, float32_t *setpoint) {
	if (pid == NULL || setpoint == NULL) return;
 800111c:	2800      	cmp	r0, #0
 800111e:	d04d      	beq.n	80011bc <MultivariablePID_SetSetpoint+0xa0>
 8001120:	2900      	cmp	r1, #0
 8001122:	d04b      	beq.n	80011bc <MultivariablePID_SetSetpoint+0xa0>

	for (int i = 0; i < NUM_JOINTS; i++) {
		// Check if setpoint is within valid range
		if (setpoint[i] < SETPOINT_MIN) {
			pid->setpoint_data[i] = SETPOINT_MIN;
 8001124:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80011c0 <MultivariablePID_SetSetpoint+0xa4>
 8001128:	edd1 6a00 	vldr	s13, [r1]
 800112c:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80011c4 <MultivariablePID_SetSetpoint+0xa8>
 8001130:	eef4 6ac7 	vcmpe.f32	s13, s14
 8001134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001138:	bf58      	it	pl
 800113a:	eef0 6a47 	vmovpl.f32	s13, s14
 800113e:	eef4 6ae7 	vcmpe.f32	s13, s15
 8001142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001146:	bfb8      	it	lt
 8001148:	eef0 6a67 	vmovlt.f32	s13, s15
 800114c:	edc0 6a36 	vstr	s13, [r0, #216]	@ 0xd8
 8001150:	edd1 6a01 	vldr	s13, [r1, #4]
 8001154:	eef4 6ac7 	vcmpe.f32	s13, s14
 8001158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800115c:	bf58      	it	pl
 800115e:	eef0 6a47 	vmovpl.f32	s13, s14
 8001162:	eef4 6ae7 	vcmpe.f32	s13, s15
 8001166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116a:	bfb8      	it	lt
 800116c:	eef0 6a67 	vmovlt.f32	s13, s15
 8001170:	edc0 6a37 	vstr	s13, [r0, #220]	@ 0xdc
 8001174:	edd1 6a02 	vldr	s13, [r1, #8]
 8001178:	eef4 6ac7 	vcmpe.f32	s13, s14
 800117c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001180:	bf58      	it	pl
 8001182:	eef0 6a47 	vmovpl.f32	s13, s14
 8001186:	eef4 6ae7 	vcmpe.f32	s13, s15
 800118a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800118e:	bfb8      	it	lt
 8001190:	eef0 6a67 	vmovlt.f32	s13, s15
 8001194:	edc0 6a38 	vstr	s13, [r0, #224]	@ 0xe0
 8001198:	edd1 6a03 	vldr	s13, [r1, #12]
 800119c:	eef4 6ac7 	vcmpe.f32	s13, s14
 80011a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011a4:	bf48      	it	mi
 80011a6:	eeb0 7a66 	vmovmi.f32	s14, s13
 80011aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b2:	bfb8      	it	lt
 80011b4:	eeb0 7a67 	vmovlt.f32	s14, s15
 80011b8:	ed80 7a39 	vstr	s14, [r0, #228]	@ 0xe4
			pid->setpoint_data[i] = SETPOINT_MAX;
		} else {
			pid->setpoint_data[i] = setpoint[i];
		}
	}
}
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	453b8000 	.word	0x453b8000
 80011c4:	44898000 	.word	0x44898000

080011c8 <MultivariablePID_Compute>:

void MultivariablePID_Compute(MultivariablePID *pid, float32_t *meas) {
  if (pid == NULL || meas == NULL) return;
 80011c8:	2800      	cmp	r0, #0
 80011ca:	d069      	beq.n	80012a0 <MultivariablePID_Compute+0xd8>
 80011cc:	2900      	cmp	r1, #0
 80011ce:	d067      	beq.n	80012a0 <MultivariablePID_Compute+0xd8>

  for (int i = 0; i < NUM_JOINTS; i++) {
    pid->meas_data[i] = meas[i];
 80011d0:	680b      	ldr	r3, [r1, #0]
void MultivariablePID_Compute(MultivariablePID *pid, float32_t *meas) {
 80011d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    pid->meas_data[i] = meas[i];
 80011d6:	f8c0 30e8 	str.w	r3, [r0, #232]	@ 0xe8
 80011da:	684b      	ldr	r3, [r1, #4]
 80011dc:	f8c0 30ec 	str.w	r3, [r0, #236]	@ 0xec
 80011e0:	688b      	ldr	r3, [r1, #8]
 80011e2:	f8c0 30f0 	str.w	r3, [r0, #240]	@ 0xf0
 80011e6:	68cb      	ldr	r3, [r1, #12]
 80011e8:	f8c0 30f4 	str.w	r3, [r0, #244]	@ 0xf4
  }

  // error = setpoint - measurement
  arm_mat_sub_f32(&(pid->setpoint_mat), &(pid->meas_mat), &(pid->error_mat));
 80011ec:	f500 77a8 	add.w	r7, r0, #336	@ 0x150
 80011f0:	4604      	mov	r4, r0

  // Proportional Term: P = Kp * error
  arm_mat_mult_f32(&(pid->Kp_mat), &(pid->error_mat), &(pid->output_mat));
 80011f2:	f500 768c 	add.w	r6, r0, #280	@ 0x118
  arm_mat_sub_f32(&(pid->setpoint_mat), &(pid->meas_mat), &(pid->error_mat));
 80011f6:	463a      	mov	r2, r7
 80011f8:	f500 7188 	add.w	r1, r0, #272	@ 0x110
 80011fc:	f500 7084 	add.w	r0, r0, #264	@ 0x108
 8001200:	f003 fada 	bl	80047b8 <arm_mat_sub_f32>

  // Integral Term: I = Ki * integral(error)
  // Update error sum (accumulate integral of error)
  // Scale by dt (sample time)
  arm_mat_add_f32(&(pid->error_sum_mat), &(pid->error_mat), &(pid->error_sum_mat));
 8001204:	f504 75ac 	add.w	r5, r4, #344	@ 0x158
  arm_mat_mult_f32(&(pid->Kp_mat), &(pid->error_mat), &(pid->output_mat));
 8001208:	4632      	mov	r2, r6
 800120a:	4639      	mov	r1, r7
 800120c:	f104 00c0 	add.w	r0, r4, #192	@ 0xc0
 8001210:	f003 fb3e 	bl	8004890 <arm_mat_mult_f32>
  arm_mat_mult_f32(&(pid->Ki_mat), &(pid->error_sum_mat), &(pid->temp1_N_1_mat));
 8001214:	f504 78c4 	add.w	r8, r4, #392	@ 0x188
  arm_mat_add_f32(&(pid->error_sum_mat), &(pid->error_mat), &(pid->error_sum_mat));
 8001218:	462a      	mov	r2, r5
 800121a:	4639      	mov	r1, r7
 800121c:	4628      	mov	r0, r5
 800121e:	f003 fc4b 	bl	8004ab8 <arm_mat_add_f32>
  arm_mat_mult_f32(&(pid->Ki_mat), &(pid->error_sum_mat), &(pid->temp1_N_1_mat));
 8001222:	4629      	mov	r1, r5
 8001224:	4642      	mov	r2, r8
 8001226:	f104 00c8 	add.w	r0, r4, #200	@ 0xc8
 800122a:	f003 fb31 	bl	8004890 <arm_mat_mult_f32>
  arm_scale_f32(pid->temp1_N_1_data, pid->dt, pid->temp1_N_1_data, NUM_JOINTS);
 800122e:	f504 71b4 	add.w	r1, r4, #360	@ 0x168
 8001232:	ed94 0a6c 	vldr	s0, [r4, #432]	@ 0x1b0

  // Derivative Term: D = Kd * (error - previous_error)
  // Update the derivative term (change in error)
  // Scale by dt (sample time)
  arm_mat_sub_f32(&(pid->error_mat), &(pid->error_prev_mat), &(pid->temp2_N_1_mat));
 8001236:	f504 75c8 	add.w	r5, r4, #400	@ 0x190
  arm_scale_f32(pid->temp1_N_1_data, pid->dt, pid->temp1_N_1_data, NUM_JOINTS);
 800123a:	4608      	mov	r0, r1
 800123c:	2204      	movs	r2, #4
 800123e:	f003 fca7 	bl	8004b90 <arm_scale_f32>
  arm_mat_sub_f32(&(pid->error_mat), &(pid->error_prev_mat), &(pid->temp2_N_1_mat));
 8001242:	462a      	mov	r2, r5
 8001244:	f504 71b0 	add.w	r1, r4, #352	@ 0x160
 8001248:	4638      	mov	r0, r7
 800124a:	f003 fab5 	bl	80047b8 <arm_mat_sub_f32>
  arm_mat_mult_f32(&(pid->Kd_mat), &(pid->temp2_N_1_mat), &(pid->temp2_N_1_mat));
 800124e:	462a      	mov	r2, r5
 8001250:	4629      	mov	r1, r5
 8001252:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001256:	f003 fb1b 	bl	8004890 <arm_mat_mult_f32>
  arm_scale_f32(pid->temp2_N_1_data, pid->dt, pid->temp2_N_1_data, NUM_JOINTS);
 800125a:	f504 71bc 	add.w	r1, r4, #376	@ 0x178
 800125e:	ed94 0a6c 	vldr	s0, [r4, #432]	@ 0x1b0
 8001262:	4608      	mov	r0, r1
 8001264:	2204      	movs	r2, #4
 8001266:	f003 fc93 	bl	8004b90 <arm_scale_f32>

  // Sum the P, I, D terms
  arm_mat_add_f32(&(pid->output_mat), &(pid->temp1_N_1_mat), &(pid->output_mat));  // P + I
 800126a:	4632      	mov	r2, r6
 800126c:	4641      	mov	r1, r8
 800126e:	4630      	mov	r0, r6
 8001270:	f003 fc22 	bl	8004ab8 <arm_mat_add_f32>
  arm_mat_add_f32(&(pid->output_mat), &(pid->temp2_N_1_mat), &(pid->output_mat));  // P + I + D
 8001274:	4632      	mov	r2, r6
 8001276:	4629      	mov	r1, r5
 8001278:	4630      	mov	r0, r6
 800127a:	f003 fc1d 	bl	8004ab8 <arm_mat_add_f32>

  // Optionally scale the final output if necessary (e.g., by a factor to adjust magnitude)
  float32_t output_scale_factor = 0.01f;
  arm_scale_f32(pid->output_data, output_scale_factor, pid->output_data, NUM_JOINTS);
 800127e:	f104 01f8 	add.w	r1, r4, #248	@ 0xf8
 8001282:	4608      	mov	r0, r1
 8001284:	2204      	movs	r2, #4
 8001286:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 80012a4 <MultivariablePID_Compute+0xdc>
 800128a:	f003 fc81 	bl	8004b90 <arm_scale_f32>

  // Apply the inversion to the output (multiply each output by its corresponding inversion value)
  //  arm_mult_f32(pid->output_data, pid->invert_data, pid->output_data, NUM_JOINTS);

  // Save the current error as the previous error for the next iteration
  arm_copy_f32(pid->error_data, pid->error_prev_data, NUM_JOINTS);
 800128e:	f504 71a0 	add.w	r1, r4, #320	@ 0x140
 8001292:	f504 7090 	add.w	r0, r4, #288	@ 0x120
 8001296:	2204      	movs	r2, #4
}
 8001298:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  arm_copy_f32(pid->error_data, pid->error_prev_data, NUM_JOINTS);
 800129c:	f003 ba5a 	b.w	8004754 <arm_copy_f32>
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	3c23d70a 	.word	0x3c23d70a

080012a8 <ParsePIDParametersFromUART>:
    arm_copy_f32(new_matrix, target_data, NUM_JOINTS*NUM_JOINTS);
    // No need to re-initialize the matrix as the data pointer remains the same
}

uint8_t ParsePIDParametersFromUART(MultivariablePID *pid, char *uart_str, uint16_t len) {
    if (pid == NULL || uart_str == NULL || len == 0) return 0;
 80012a8:	2800      	cmp	r0, #0
 80012aa:	d04d      	beq.n	8001348 <ParsePIDParametersFromUART+0xa0>
uint8_t ParsePIDParametersFromUART(MultivariablePID *pid, char *uart_str, uint16_t len) {
 80012ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012b0:	460c      	mov	r4, r1
 80012b2:	b092      	sub	sp, #72	@ 0x48
    if (pid == NULL || uart_str == NULL || len == 0) return 0;
 80012b4:	2900      	cmp	r1, #0
 80012b6:	d043      	beq.n	8001340 <ParsePIDParametersFromUART+0x98>
 80012b8:	2a00      	cmp	r2, #0
 80012ba:	d041      	beq.n	8001340 <ParsePIDParametersFromUART+0x98>

    // Make sure the string is null-terminated
    if (uart_str[len-1] != '\0') {
 80012bc:	188b      	adds	r3, r1, r2
 80012be:	4606      	mov	r6, r0
 80012c0:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80012c4:	b123      	cbz	r3, 80012d0 <ParsePIDParametersFromUART+0x28>
        if (len >= MAX_UART_BUFFER) {
 80012c6:	f5b2 7f48 	cmp.w	r2, #800	@ 0x320
 80012ca:	d239      	bcs.n	8001340 <ParsePIDParametersFromUART+0x98>
            // String too long, can't safely null-terminate
            return 0;
        }
        uart_str[len] = '\0';
 80012cc:	2300      	movs	r3, #0
 80012ce:	548b      	strb	r3, [r1, r2]
    }

    float32_t parsed_values[NUM_JOINTS*NUM_JOINTS];
    for (int i = 0; i < NUM_JOINTS*NUM_JOINTS; i++) {
        parsed_values[i] = 0.0f;
 80012d0:	2240      	movs	r2, #64	@ 0x40
 80012d2:	2100      	movs	r1, #0
 80012d4:	a802      	add	r0, sp, #8
 80012d6:	f005 fb0a 	bl	80068ee <memset>

    // Determine which parameter is being updated
    uint16_t chosen_param;
    char *data_start = NULL;

    if (strncmp(uart_str, "KP", 2) == 0) {
 80012da:	7823      	ldrb	r3, [r4, #0]
 80012dc:	2b4b      	cmp	r3, #75	@ 0x4b
 80012de:	d12f      	bne.n	8001340 <ParsePIDParametersFromUART+0x98>
 80012e0:	7862      	ldrb	r2, [r4, #1]
 80012e2:	2a50      	cmp	r2, #80	@ 0x50
 80012e4:	d137      	bne.n	8001356 <ParsePIDParametersFromUART+0xae>
        chosen_param = CMD_SET_KP;
 80012e6:	f644 3750 	movw	r7, #19280	@ 0x4b50
    }
    else {
        // Unrecognized parameter
        return 0;
    }
    data_start = uart_str + 2;
 80012ea:	1ca0      	adds	r0, r4, #2
    // Parse the comma-separated values
    char *token;
    char *rest = data_start;
    int index = 0;

    while ((token = strtok_r(rest, ",", &rest)) != NULL && index < NUM_JOINTS*NUM_JOINTS) {
 80012ec:	f8df 8084 	ldr.w	r8, [pc, #132]	@ 8001374 <ParsePIDParametersFromUART+0xcc>
    char *rest = data_start;
 80012f0:	9001      	str	r0, [sp, #4]
    while ((token = strtok_r(rest, ",", &rest)) != NULL && index < NUM_JOINTS*NUM_JOINTS) {
 80012f2:	ad02      	add	r5, sp, #8
    int index = 0;
 80012f4:	2400      	movs	r4, #0
    while ((token = strtok_r(rest, ",", &rest)) != NULL && index < NUM_JOINTS*NUM_JOINTS) {
 80012f6:	e00a      	b.n	800130e <ParsePIDParametersFromUART+0x66>
        // Convert the token to float
        parsed_values[index] = (float32_t)atof(token);
 80012f8:	f003 fc90 	bl	8004c1c <atof>
 80012fc:	ec51 0b10 	vmov	r0, r1, d0
 8001300:	f7ff fc7a 	bl	8000bf8 <__aeabi_d2f>
 8001304:	4603      	mov	r3, r0
 8001306:	f845 3b04 	str.w	r3, [r5], #4
    while ((token = strtok_r(rest, ",", &rest)) != NULL && index < NUM_JOINTS*NUM_JOINTS) {
 800130a:	9801      	ldr	r0, [sp, #4]
        index++;
 800130c:	3401      	adds	r4, #1
    while ((token = strtok_r(rest, ",", &rest)) != NULL && index < NUM_JOINTS*NUM_JOINTS) {
 800130e:	aa01      	add	r2, sp, #4
 8001310:	4641      	mov	r1, r8
 8001312:	f005 fb4a 	bl	80069aa <strtok_r>
 8001316:	b188      	cbz	r0, 800133c <ParsePIDParametersFromUART+0x94>
 8001318:	2c10      	cmp	r4, #16
 800131a:	d1ed      	bne.n	80012f8 <ParsePIDParametersFromUART+0x50>
    switch (chosen_param) {
 800131c:	f644 3349 	movw	r3, #19273	@ 0x4b49
 8001320:	429f      	cmp	r7, r3
 8001322:	d013      	beq.n	800134c <ParsePIDParametersFromUART+0xa4>
 8001324:	f644 3350 	movw	r3, #19280	@ 0x4b50
 8001328:	429f      	cmp	r7, r3
 800132a:	d012      	beq.n	8001352 <ParsePIDParametersFromUART+0xaa>
            target_data = pid->Kd_data;
 800132c:	f106 0180 	add.w	r1, r6, #128	@ 0x80
    arm_copy_f32(new_matrix, target_data, NUM_JOINTS*NUM_JOINTS);
 8001330:	a802      	add	r0, sp, #8
 8001332:	2210      	movs	r2, #16
 8001334:	f003 fa0e 	bl	8004754 <arm_copy_f32>
    }

    // Update the PID parameters
    MultivariablePID_SetParameter(pid, parsed_values, chosen_param);

    return 1;
 8001338:	2001      	movs	r0, #1
 800133a:	e002      	b.n	8001342 <ParsePIDParametersFromUART+0x9a>
    if (index != NUM_JOINTS*NUM_JOINTS) {
 800133c:	2c10      	cmp	r4, #16
 800133e:	d0ed      	beq.n	800131c <ParsePIDParametersFromUART+0x74>
    if (pid == NULL || uart_str == NULL || len == 0) return 0;
 8001340:	2000      	movs	r0, #0
}
 8001342:	b012      	add	sp, #72	@ 0x48
 8001344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (pid == NULL || uart_str == NULL || len == 0) return 0;
 8001348:	2000      	movs	r0, #0
}
 800134a:	4770      	bx	lr
            target_data = pid->Ki_data;
 800134c:	f106 0140 	add.w	r1, r6, #64	@ 0x40
            break;
 8001350:	e7ee      	b.n	8001330 <ParsePIDParametersFromUART+0x88>
            target_data = pid->Kp_data;
 8001352:	4631      	mov	r1, r6
            break;
 8001354:	e7ec      	b.n	8001330 <ParsePIDParametersFromUART+0x88>
    else if (strncmp(uart_str, "KI", 2) == 0) {
 8001356:	2b4b      	cmp	r3, #75	@ 0x4b
 8001358:	d1f2      	bne.n	8001340 <ParsePIDParametersFromUART+0x98>
 800135a:	2a49      	cmp	r2, #73	@ 0x49
 800135c:	d102      	bne.n	8001364 <ParsePIDParametersFromUART+0xbc>
        chosen_param = CMD_SET_KI;
 800135e:	f644 3749 	movw	r7, #19273	@ 0x4b49
 8001362:	e7c2      	b.n	80012ea <ParsePIDParametersFromUART+0x42>
    else if (strncmp(uart_str, "KD", 2) == 0) {
 8001364:	2b4b      	cmp	r3, #75	@ 0x4b
 8001366:	d1eb      	bne.n	8001340 <ParsePIDParametersFromUART+0x98>
 8001368:	2a44      	cmp	r2, #68	@ 0x44
 800136a:	d1e9      	bne.n	8001340 <ParsePIDParametersFromUART+0x98>
        chosen_param = CMD_SET_KD;
 800136c:	f644 3744 	movw	r7, #19268	@ 0x4b44
 8001370:	e7bb      	b.n	80012ea <ParsePIDParametersFromUART+0x42>
 8001372:	bf00      	nop
 8001374:	080093c8 	.word	0x080093c8

08001378 <Trajectory_Init>:
	}
}

// User functions
void Trajectory_Init(Trajectory *traj) {
	if (traj == NULL) return;
 8001378:	2800      	cmp	r0, #0
 800137a:	d05b      	beq.n	8001434 <Trajectory_Init+0xbc>
void Trajectory_Init(Trajectory *traj) {
 800137c:	b538      	push	{r3, r4, r5, lr}

	for (int i = 0; i < NUM_JOINTS_TRAJ*TRAJ_POLY_TERMS; i++) {
		traj->coeff_data[i] = 0.0f;
 800137e:	2230      	movs	r2, #48	@ 0x30
 8001380:	4604      	mov	r4, r0
 8001382:	2100      	movs	r1, #0
 8001384:	f005 fab3 	bl	80068ee <memset>
	}
	arm_mat_init_f32(&(traj->coeff_mat), NUM_JOINTS_TRAJ, TRAJ_POLY_TERMS, traj->coeff_data);
 8001388:	4623      	mov	r3, r4
 800138a:	2206      	movs	r2, #6
 800138c:	2102      	movs	r1, #2
 800138e:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 8001392:	f003 fb8d 	bl	8004ab0 <arm_mat_init_f32>

	for (int i = 0; i < TRAJ_POLY_TERMS; i++) {
		traj->time_vec_pos_data[i] = 0.0f;
 8001396:	f104 0338 	add.w	r3, r4, #56	@ 0x38
 800139a:	2248      	movs	r2, #72	@ 0x48
 800139c:	2100      	movs	r1, #0
 800139e:	4618      	mov	r0, r3
 80013a0:	f005 faa5 	bl	80068ee <memset>
		traj->time_vec_vel_data[i] = 0.0f;
		traj->time_vec_acc_data[i] = 0.0f;
	}
	arm_mat_init_f32(&(traj->time_vec_pos_mat), TRAJ_POLY_TERMS, 1, traj->time_vec_pos_data);
 80013a4:	2201      	movs	r2, #1
		traj->time_vec_pos_data[i] = 0.0f;
 80013a6:	4603      	mov	r3, r0
	arm_mat_init_f32(&(traj->time_vec_pos_mat), TRAJ_POLY_TERMS, 1, traj->time_vec_pos_data);
 80013a8:	2106      	movs	r1, #6
 80013aa:	f104 0080 	add.w	r0, r4, #128	@ 0x80
 80013ae:	f003 fb7f 	bl	8004ab0 <arm_mat_init_f32>
	arm_mat_init_f32(&(traj->time_vec_vel_mat), TRAJ_POLY_TERMS, 1, traj->time_vec_vel_data);
 80013b2:	f104 0350 	add.w	r3, r4, #80	@ 0x50
 80013b6:	2201      	movs	r2, #1
 80013b8:	2106      	movs	r1, #6
 80013ba:	f104 0088 	add.w	r0, r4, #136	@ 0x88
	arm_mat_init_f32(&(traj->time_vec_acc_mat), TRAJ_POLY_TERMS, 1, traj->time_vec_acc_data);

	for (int i = 0; i < NUM_JOINTS_TRAJ; i++) {
		traj->position_data[i] = 0.0f;
 80013be:	2500      	movs	r5, #0
	arm_mat_init_f32(&(traj->time_vec_vel_mat), TRAJ_POLY_TERMS, 1, traj->time_vec_vel_data);
 80013c0:	f003 fb76 	bl	8004ab0 <arm_mat_init_f32>
	arm_mat_init_f32(&(traj->time_vec_acc_mat), TRAJ_POLY_TERMS, 1, traj->time_vec_acc_data);
 80013c4:	f104 0368 	add.w	r3, r4, #104	@ 0x68
 80013c8:	2201      	movs	r2, #1
 80013ca:	2106      	movs	r1, #6
 80013cc:	f104 0090 	add.w	r0, r4, #144	@ 0x90
 80013d0:	f003 fb6e 	bl	8004ab0 <arm_mat_init_f32>
		traj->velocity_data[i] = 0.0f;
		traj->acceleration_data[i] = 0.0f;
	}
	arm_mat_init_f32(&(traj->position_mat), NUM_JOINTS_TRAJ, 1, traj->position_data);
 80013d4:	f104 0398 	add.w	r3, r4, #152	@ 0x98
 80013d8:	2201      	movs	r2, #1
 80013da:	2102      	movs	r1, #2
 80013dc:	f104 00b0 	add.w	r0, r4, #176	@ 0xb0
		traj->position_data[i] = 0.0f;
 80013e0:	f8c4 5098 	str.w	r5, [r4, #152]	@ 0x98
		traj->velocity_data[i] = 0.0f;
 80013e4:	f8c4 50a0 	str.w	r5, [r4, #160]	@ 0xa0
		traj->acceleration_data[i] = 0.0f;
 80013e8:	f8c4 50a8 	str.w	r5, [r4, #168]	@ 0xa8
		traj->position_data[i] = 0.0f;
 80013ec:	f8c4 509c 	str.w	r5, [r4, #156]	@ 0x9c
		traj->velocity_data[i] = 0.0f;
 80013f0:	f8c4 50a4 	str.w	r5, [r4, #164]	@ 0xa4
		traj->acceleration_data[i] = 0.0f;
 80013f4:	f8c4 50ac 	str.w	r5, [r4, #172]	@ 0xac
	arm_mat_init_f32(&(traj->position_mat), NUM_JOINTS_TRAJ, 1, traj->position_data);
 80013f8:	f003 fb5a 	bl	8004ab0 <arm_mat_init_f32>
	arm_mat_init_f32(&(traj->velocity_mat), NUM_JOINTS_TRAJ, 1, traj->velocity_data);
 80013fc:	f104 03a0 	add.w	r3, r4, #160	@ 0xa0
 8001400:	2201      	movs	r2, #1
 8001402:	2102      	movs	r1, #2
 8001404:	f104 00b8 	add.w	r0, r4, #184	@ 0xb8
 8001408:	f003 fb52 	bl	8004ab0 <arm_mat_init_f32>
	arm_mat_init_f32(&(traj->acceleration_mat), NUM_JOINTS_TRAJ, 1, traj->acceleration_data);
 800140c:	f104 03a8 	add.w	r3, r4, #168	@ 0xa8
 8001410:	2201      	movs	r2, #1
 8001412:	2102      	movs	r1, #2
 8001414:	f104 00c0 	add.w	r0, r4, #192	@ 0xc0
 8001418:	f003 fb4a 	bl	8004ab0 <arm_mat_init_f32>

	traj->startTime = 0.0f;
	traj->currentTime = 0.0f;
	traj->duration = 0.0f;

	traj->state = TRAJ_IDLE;
 800141c:	2300      	movs	r3, #0
 800141e:	f8a4 30d4 	strh.w	r3, [r4, #212]	@ 0xd4

	traj->compute_velocity = 0;
	traj->compute_acceleration = 0;
 8001422:	f884 30d6 	strb.w	r3, [r4, #214]	@ 0xd6
	traj->startTime = 0.0f;
 8001426:	f8c4 50c8 	str.w	r5, [r4, #200]	@ 0xc8
	traj->currentTime = 0.0f;
 800142a:	f8c4 50cc 	str.w	r5, [r4, #204]	@ 0xcc
	traj->duration = 0.0f;
 800142e:	f8c4 50d0 	str.w	r5, [r4, #208]	@ 0xd0
}
 8001432:	bd38      	pop	{r3, r4, r5, pc}
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop

08001438 <Trajectory_SetCoefficients>:

void Trajectory_SetCoefficients(Trajectory *traj, float32_t *new_coeffs) {
 8001438:	460b      	mov	r3, r1
	if (traj == NULL) return;
 800143a:	4601      	mov	r1, r0
 800143c:	b118      	cbz	r0, 8001446 <Trajectory_SetCoefficients+0xe>
	arm_copy_f32(new_coeffs, traj->coeff_data, NUM_JOINTS_TRAJ*TRAJ_POLY_TERMS);
 800143e:	220c      	movs	r2, #12
 8001440:	4618      	mov	r0, r3
 8001442:	f003 b987 	b.w	8004754 <arm_copy_f32>
}
 8001446:	4770      	bx	lr

08001448 <Trajectory_Start>:
	traj->compute_velocity = vec;
	traj->compute_acceleration = acc;
}

void Trajectory_Start(Trajectory *traj) {
	if (traj == NULL) return;
 8001448:	b138      	cbz	r0, 800145a <Trajectory_Start+0x12>

	traj->state = TRAJ_RUNNING;
	traj->startTime = 0.0f;
 800144a:	2300      	movs	r3, #0
	traj->state = TRAJ_RUNNING;
 800144c:	2201      	movs	r2, #1
 800144e:	f880 20d4 	strb.w	r2, [r0, #212]	@ 0xd4
	traj->startTime = 0.0f;
 8001452:	f8c0 30c8 	str.w	r3, [r0, #200]	@ 0xc8
	traj->currentTime = 0.0f;
 8001456:	f8c0 30cc 	str.w	r3, [r0, #204]	@ 0xcc
}
 800145a:	4770      	bx	lr

0800145c <Trajectory_Compute>:

	traj->state = TRAJ_IDLE;
}

void Trajectory_Compute(Trajectory *traj, float32_t dt) {
	if (traj == NULL) return;
 800145c:	2800      	cmp	r0, #0
 800145e:	f000 8088 	beq.w	8001572 <Trajectory_Compute+0x116>
void Trajectory_Compute(Trajectory *traj, float32_t dt) {
 8001462:	b538      	push	{r3, r4, r5, lr}

	switch (traj->state) {
 8001464:	f890 30d4 	ldrb.w	r3, [r0, #212]	@ 0xd4
 8001468:	2b01      	cmp	r3, #1
 800146a:	4604      	mov	r4, r0
 800146c:	d000      	beq.n	8001470 <Trajectory_Compute+0x14>
			break;

		default:
			break;
	}
}
 800146e:	bd38      	pop	{r3, r4, r5, pc}
			traj->currentTime += dt;
 8001470:	ed90 7a33 	vldr	s14, [r0, #204]	@ 0xcc
			if (traj->currentTime >= traj->duration)
 8001474:	edd0 7a34 	vldr	s15, [r0, #208]	@ 0xd0
			traj->currentTime += dt;
 8001478:	ee30 0a07 	vadd.f32	s0, s0, s14
			if (traj->currentTime >= traj->duration)
 800147c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8001480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			traj->currentTime += dt;
 8001484:	ed80 0a33 	vstr	s0, [r0, #204]	@ 0xcc
			if (traj->currentTime >= traj->duration)
 8001488:	db06      	blt.n	8001498 <Trajectory_Compute+0x3c>
				traj->state = TRAJ_COMPLETE;
 800148a:	2302      	movs	r3, #2
				traj->currentTime = traj->duration;
 800148c:	eeb0 0a67 	vmov.f32	s0, s15
				traj->state = TRAJ_COMPLETE;
 8001490:	f880 30d4 	strb.w	r3, [r0, #212]	@ 0xd4
				traj->currentTime = traj->duration;
 8001494:	edc0 7a33 	vstr	s15, [r0, #204]	@ 0xcc
	traj->time_vec_pos_data[2] = traj->time_vec_pos_data[1] * t; // t^2
 8001498:	ee20 7a00 	vmul.f32	s14, s0, s0
    if (traj->compute_velocity) {
 800149c:	f894 20d5 	ldrb.w	r2, [r4, #213]	@ 0xd5
	traj->time_vec_pos_data[1] = t; 							 // t
 80014a0:	ed84 0a0f 	vstr	s0, [r4, #60]	@ 0x3c
	traj->time_vec_pos_data[3] = traj->time_vec_pos_data[2] * t; // t^3
 80014a4:	ee67 7a00 	vmul.f32	s15, s14, s0
	traj->time_vec_pos_data[0] = 1.0f;							 // 1
 80014a8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
	traj->time_vec_pos_data[4] = traj->time_vec_pos_data[3] * t; // t^4
 80014ac:	ee67 6a80 	vmul.f32	s13, s15, s0
	traj->time_vec_pos_data[0] = 1.0f;							 // 1
 80014b0:	63a3      	str	r3, [r4, #56]	@ 0x38
	traj->time_vec_pos_data[5] = traj->time_vec_pos_data[4] * t; // t^5
 80014b2:	ee26 6a80 	vmul.f32	s12, s13, s0
	traj->time_vec_pos_data[2] = traj->time_vec_pos_data[1] * t; // t^2
 80014b6:	ed84 7a10 	vstr	s14, [r4, #64]	@ 0x40
	traj->time_vec_pos_data[3] = traj->time_vec_pos_data[2] * t; // t^3
 80014ba:	edc4 7a11 	vstr	s15, [r4, #68]	@ 0x44
	traj->time_vec_pos_data[4] = traj->time_vec_pos_data[3] * t; // t^4
 80014be:	edc4 6a12 	vstr	s13, [r4, #72]	@ 0x48
	traj->time_vec_pos_data[5] = traj->time_vec_pos_data[4] * t; // t^5
 80014c2:	ed84 6a13 	vstr	s12, [r4, #76]	@ 0x4c
    if (traj->compute_velocity) {
 80014c6:	b1c2      	cbz	r2, 80014fa <Trajectory_Compute+0x9e>
        traj->time_vec_vel_data[3] = 3.0f * traj->time_vec_pos_data[2];
 80014c8:	eef0 5a08 	vmov.f32	s11, #8	@ 0x40400000  3.0
        traj->time_vec_vel_data[4] = 4.0f * traj->time_vec_pos_data[3];
 80014cc:	eeb1 6a00 	vmov.f32	s12, #16	@ 0x40800000  4.0
        traj->time_vec_vel_data[5] = 5.0f * traj->time_vec_pos_data[4];
 80014d0:	eef1 4a04 	vmov.f32	s9, #20	@ 0x40a00000  5.0
        traj->time_vec_vel_data[2] = 2.0f * t;
 80014d4:	ee30 5a00 	vadd.f32	s10, s0, s0
        traj->time_vec_vel_data[3] = 3.0f * traj->time_vec_pos_data[2];
 80014d8:	ee67 5a25 	vmul.f32	s11, s14, s11
        traj->time_vec_vel_data[4] = 4.0f * traj->time_vec_pos_data[3];
 80014dc:	ee27 6a86 	vmul.f32	s12, s15, s12
        traj->time_vec_vel_data[5] = 5.0f * traj->time_vec_pos_data[4];
 80014e0:	ee66 6aa4 	vmul.f32	s13, s13, s9
        traj->time_vec_vel_data[0] = 0.0f;
 80014e4:	2200      	movs	r2, #0
 80014e6:	6522      	str	r2, [r4, #80]	@ 0x50
        traj->time_vec_vel_data[1] = 1.0f;
 80014e8:	6563      	str	r3, [r4, #84]	@ 0x54
        traj->time_vec_vel_data[2] = 2.0f * t;
 80014ea:	ed84 5a16 	vstr	s10, [r4, #88]	@ 0x58
        traj->time_vec_vel_data[3] = 3.0f * traj->time_vec_pos_data[2];
 80014ee:	edc4 5a17 	vstr	s11, [r4, #92]	@ 0x5c
        traj->time_vec_vel_data[4] = 4.0f * traj->time_vec_pos_data[3];
 80014f2:	ed84 6a18 	vstr	s12, [r4, #96]	@ 0x60
        traj->time_vec_vel_data[5] = 5.0f * traj->time_vec_pos_data[4];
 80014f6:	edc4 6a19 	vstr	s13, [r4, #100]	@ 0x64
    if (traj->compute_acceleration) {
 80014fa:	f894 30d6 	ldrb.w	r3, [r4, #214]	@ 0xd6
 80014fe:	b1bb      	cbz	r3, 8001530 <Trajectory_Compute+0xd4>
        traj->time_vec_acc_data[3] = 6.0f * t;
 8001500:	eef1 5a08 	vmov.f32	s11, #24	@ 0x40c00000  6.0
        traj->time_vec_acc_data[4] = 12.0f * traj->time_vec_pos_data[2];
 8001504:	eeb2 6a08 	vmov.f32	s12, #40	@ 0x41400000  12.0
        traj->time_vec_acc_data[5] = 20.0f * traj->time_vec_pos_data[3];
 8001508:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
        traj->time_vec_acc_data[3] = 6.0f * t;
 800150c:	ee20 0a25 	vmul.f32	s0, s0, s11
        traj->time_vec_acc_data[4] = 12.0f * traj->time_vec_pos_data[2];
 8001510:	ee27 7a06 	vmul.f32	s14, s14, s12
        traj->time_vec_acc_data[5] = 20.0f * traj->time_vec_pos_data[3];
 8001514:	ee67 7aa6 	vmul.f32	s15, s15, s13
        traj->time_vec_acc_data[0] = 0.0f;
 8001518:	2300      	movs	r3, #0
        traj->time_vec_acc_data[2] = 2.0f;
 800151a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
        traj->time_vec_acc_data[0] = 0.0f;
 800151e:	66a3      	str	r3, [r4, #104]	@ 0x68
        traj->time_vec_acc_data[1] = 0.0f;
 8001520:	66e3      	str	r3, [r4, #108]	@ 0x6c
        traj->time_vec_acc_data[2] = 2.0f;
 8001522:	6722      	str	r2, [r4, #112]	@ 0x70
        traj->time_vec_acc_data[3] = 6.0f * t;
 8001524:	ed84 0a1d 	vstr	s0, [r4, #116]	@ 0x74
        traj->time_vec_acc_data[4] = 12.0f * traj->time_vec_pos_data[2];
 8001528:	ed84 7a1e 	vstr	s14, [r4, #120]	@ 0x78
        traj->time_vec_acc_data[5] = 20.0f * traj->time_vec_pos_data[3];
 800152c:	edc4 7a1f 	vstr	s15, [r4, #124]	@ 0x7c
	arm_mat_mult_f32(&(traj->coeff_mat), &(traj->time_vec_pos_mat), &(traj->position_mat));
 8001530:	f104 0530 	add.w	r5, r4, #48	@ 0x30
 8001534:	f104 02b0 	add.w	r2, r4, #176	@ 0xb0
 8001538:	f104 0180 	add.w	r1, r4, #128	@ 0x80
 800153c:	4628      	mov	r0, r5
 800153e:	f003 f9a7 	bl	8004890 <arm_mat_mult_f32>
	if (traj->compute_velocity) {
 8001542:	f894 30d5 	ldrb.w	r3, [r4, #213]	@ 0xd5
 8001546:	b963      	cbnz	r3, 8001562 <Trajectory_Compute+0x106>
	if (traj->compute_acceleration) {
 8001548:	f894 30d6 	ldrb.w	r3, [r4, #214]	@ 0xd6
 800154c:	2b00      	cmp	r3, #0
 800154e:	d08e      	beq.n	800146e <Trajectory_Compute+0x12>
		arm_mat_mult_f32(&(traj->coeff_mat), &(traj->time_vec_acc_mat), &(traj->acceleration_mat));
 8001550:	f104 02c0 	add.w	r2, r4, #192	@ 0xc0
 8001554:	f104 0190 	add.w	r1, r4, #144	@ 0x90
 8001558:	4628      	mov	r0, r5
}
 800155a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		arm_mat_mult_f32(&(traj->coeff_mat), &(traj->time_vec_acc_mat), &(traj->acceleration_mat));
 800155e:	f003 b997 	b.w	8004890 <arm_mat_mult_f32>
		arm_mat_mult_f32(&(traj->coeff_mat), &(traj->time_vec_vel_mat), &(traj->velocity_mat));
 8001562:	f104 02b8 	add.w	r2, r4, #184	@ 0xb8
 8001566:	f104 0188 	add.w	r1, r4, #136	@ 0x88
 800156a:	4628      	mov	r0, r5
 800156c:	f003 f990 	bl	8004890 <arm_mat_mult_f32>
 8001570:	e7ea      	b.n	8001548 <Trajectory_Compute+0xec>
 8001572:	4770      	bx	lr

08001574 <Trajectory_ParseCoeffs>:

	return traj->state == TRAJ_RUNNING;
}

HAL_StatusTypeDef Trajectory_ParseCoeffs(const char* input_string, float32_t* coeff_array, int expected_count) {
    if (input_string == NULL || coeff_array == NULL || expected_count <= 0) {
 8001574:	b378      	cbz	r0, 80015d6 <Trajectory_ParseCoeffs+0x62>
HAL_StatusTypeDef Trajectory_ParseCoeffs(const char* input_string, float32_t* coeff_array, int expected_count) {
 8001576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800157a:	460d      	mov	r5, r1
 800157c:	b082      	sub	sp, #8
    if (input_string == NULL || coeff_array == NULL || expected_count <= 0) {
 800157e:	b331      	cbz	r1, 80015ce <Trajectory_ParseCoeffs+0x5a>
 8001580:	2a00      	cmp	r2, #0
 8001582:	4616      	mov	r6, r2
 8001584:	dd23      	ble.n	80015ce <Trajectory_ParseCoeffs+0x5a>
        return HAL_ERROR;
    }

    char* input_copy = strdup(input_string); // Create a copy as strtok modifies the string
 8001586:	f005 f9bb 	bl	8006900 <strdup>
    if (input_copy == NULL) {
 800158a:	4680      	mov	r8, r0
 800158c:	b1f8      	cbz	r0, 80015ce <Trajectory_ParseCoeffs+0x5a>
    char* token;
    char* rest = input_copy;
    int coeff_index = 0;

    // Parse each token separated by comma
    while ((token = strtok_r(rest, ",", &rest)) && coeff_index < expected_count) {
 800158e:	4f13      	ldr	r7, [pc, #76]	@ (80015dc <Trajectory_ParseCoeffs+0x68>)
    char* rest = input_copy;
 8001590:	9001      	str	r0, [sp, #4]
    int coeff_index = 0;
 8001592:	2400      	movs	r4, #0
    while ((token = strtok_r(rest, ",", &rest)) && coeff_index < expected_count) {
 8001594:	e00c      	b.n	80015b0 <Trajectory_ParseCoeffs+0x3c>
 8001596:	42b4      	cmp	r4, r6
 8001598:	d010      	beq.n	80015bc <Trajectory_ParseCoeffs+0x48>
        // Convert string to float
        coeff_array[coeff_index] = (float32_t)atof(token);
 800159a:	f003 fb3f 	bl	8004c1c <atof>
 800159e:	ec51 0b10 	vmov	r0, r1, d0
 80015a2:	f7ff fb29 	bl	8000bf8 <__aeabi_d2f>
 80015a6:	4603      	mov	r3, r0
 80015a8:	f845 3b04 	str.w	r3, [r5], #4
    while ((token = strtok_r(rest, ",", &rest)) && coeff_index < expected_count) {
 80015ac:	9801      	ldr	r0, [sp, #4]
        coeff_index++;
 80015ae:	3401      	adds	r4, #1
    while ((token = strtok_r(rest, ",", &rest)) && coeff_index < expected_count) {
 80015b0:	aa01      	add	r2, sp, #4
 80015b2:	4639      	mov	r1, r7
 80015b4:	f005 f9f9 	bl	80069aa <strtok_r>
 80015b8:	2800      	cmp	r0, #0
 80015ba:	d1ec      	bne.n	8001596 <Trajectory_ParseCoeffs+0x22>
    }

    free(input_copy); // Free the allocated memory
 80015bc:	4640      	mov	r0, r8
 80015be:	f003 fb39 	bl	8004c34 <free>

    // Check if we got the correct number of coefficients
    if (coeff_index == expected_count) {
 80015c2:	1ba0      	subs	r0, r4, r6
 80015c4:	bf18      	it	ne
 80015c6:	2001      	movne	r0, #1
        return HAL_OK;
    } else {
        return HAL_ERROR; // Incorrect number of coefficients
    }
}
 80015c8:	b002      	add	sp, #8
 80015ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 80015ce:	2001      	movs	r0, #1
}
 80015d0:	b002      	add	sp, #8
 80015d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 80015d6:	2001      	movs	r0, #1
}
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	080093c8 	.word	0x080093c8

080015e0 <AS5600_Mux_Init>:

/* AS5600 Register Map - Only what we need */
#define AS5600_REG_ANGLE_H     0x0E    // Angle high byte
#define AS5600_REG_ANGLE_L     0x0F    // Angle low byte

HAL_StatusTypeDef AS5600_Mux_Init(AS5600_Mux_Array* sensors, I2C_HandleTypeDef* hi2c, uint8_t num_sensors) {
 80015e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80015e4:	b084      	sub	sp, #16
    if (hi2c == NULL || num_sensors > MAX_SENSORS) return HAL_ERROR;
 80015e6:	2900      	cmp	r1, #0
 80015e8:	d05c      	beq.n	80016a4 <AS5600_Mux_Init+0xc4>
 80015ea:	2a08      	cmp	r2, #8
 80015ec:	4616      	mov	r6, r2
 80015ee:	d859      	bhi.n	80016a4 <AS5600_Mux_Init+0xc4>

    sensors->hi2c = hi2c;
 80015f0:	4604      	mov	r4, r0
    sensors->num_sensors = num_sensors;

    for (uint8_t i = 0; i < MAX_SENSORS; i++) {
        sensors->angles[i] = 0;
 80015f2:	2300      	movs	r3, #0
    }

    uint8_t disable_cmd = 0x00;
    if (HAL_I2C_Master_Transmit(sensors->hi2c, TCA9548A_ADDR << 1, &disable_cmd, 1, I2C_TIMEOUT) != HAL_OK) {
 80015f4:	f04f 0864 	mov.w	r8, #100	@ 0x64
    sensors->hi2c = hi2c;
 80015f8:	6021      	str	r1, [r4, #0]
    sensors->num_sensors = num_sensors;
 80015fa:	7122      	strb	r2, [r4, #4]
        sensors->angles[i] = 0;
 80015fc:	f8c4 3006 	str.w	r3, [r4, #6]
 8001600:	f8c4 300a 	str.w	r3, [r4, #10]
 8001604:	f8c4 300e 	str.w	r3, [r4, #14]
 8001608:	f8c4 3012 	str.w	r3, [r4, #18]
    uint8_t disable_cmd = 0x00;
 800160c:	4608      	mov	r0, r1
 800160e:	f88d 300c 	strb.w	r3, [sp, #12]
    if (HAL_I2C_Master_Transmit(sensors->hi2c, TCA9548A_ADDR << 1, &disable_cmd, 1, I2C_TIMEOUT) != HAL_OK) {
 8001612:	f8cd 8000 	str.w	r8, [sp]
 8001616:	2301      	movs	r3, #1
 8001618:	aa03      	add	r2, sp, #12
 800161a:	21e0      	movs	r1, #224	@ 0xe0
 800161c:	f001 fac4 	bl	8002ba8 <HAL_I2C_Master_Transmit>
 8001620:	4681      	mov	r9, r0
 8001622:	2800      	cmp	r0, #0
 8001624:	d13e      	bne.n	80016a4 <AS5600_Mux_Init+0xc4>
        return HAL_ERROR;
    }

    // Basic check if sensors are responsive
    for (uint8_t i = 0; i < num_sensors; i++) {
 8001626:	2e00      	cmp	r6, #0
 8001628:	d03e      	beq.n	80016a8 <AS5600_Mux_Init+0xc8>
 800162a:	4607      	mov	r7, r0
HAL_StatusTypeDef AS5600_Mux_SelectChannel(AS5600_Mux_Array* sensors, uint8_t channel) {
    if (channel > 7) {
        return HAL_ERROR;
    }

    uint8_t channel_cmd = 1 << channel;
 800162c:	f04f 0a01 	mov.w	sl, #1
    if (HAL_I2C_Master_Transmit(sensors->hi2c, TCA9548A_ADDR << 1, &channel_cmd, 1, I2C_TIMEOUT) != HAL_OK) {
 8001630:	f8cd 8000 	str.w	r8, [sp]
    uint8_t channel_cmd = 1 << channel;
 8001634:	fa0a f507 	lsl.w	r5, sl, r7
    if (HAL_I2C_Master_Transmit(sensors->hi2c, TCA9548A_ADDR << 1, &channel_cmd, 1, I2C_TIMEOUT) != HAL_OK) {
 8001638:	6820      	ldr	r0, [r4, #0]
    uint8_t channel_cmd = 1 << channel;
 800163a:	b2ed      	uxtb	r5, r5
    if (HAL_I2C_Master_Transmit(sensors->hi2c, TCA9548A_ADDR << 1, &channel_cmd, 1, I2C_TIMEOUT) != HAL_OK) {
 800163c:	2301      	movs	r3, #1
 800163e:	f10d 020f 	add.w	r2, sp, #15
 8001642:	21e0      	movs	r1, #224	@ 0xe0
    uint8_t channel_cmd = 1 << channel;
 8001644:	f88d 500f 	strb.w	r5, [sp, #15]
    if (HAL_I2C_Master_Transmit(sensors->hi2c, TCA9548A_ADDR << 1, &channel_cmd, 1, I2C_TIMEOUT) != HAL_OK) {
 8001648:	f001 faae 	bl	8002ba8 <HAL_I2C_Master_Transmit>

HAL_StatusTypeDef AS5600_Mux_ReadAngle(AS5600_Mux_Array* sensors, uint8_t sensor_index, uint16_t* angle) {
    uint8_t angle_h, angle_l;
    uint8_t reg_addr;

    if (sensor_index >= sensors->num_sensors) {
 800164c:	fa5f fe87 	uxtb.w	lr, r7
    if (HAL_I2C_Master_Transmit(sensors->hi2c, TCA9548A_ADDR << 1, &channel_cmd, 1, I2C_TIMEOUT) != HAL_OK) {
 8001650:	bb40      	cbnz	r0, 80016a4 <AS5600_Mux_Init+0xc4>
    if (sensor_index >= sensors->num_sensors) {
 8001652:	f894 c004 	ldrb.w	ip, [r4, #4]
 8001656:	45f4      	cmp	ip, lr
    if (HAL_I2C_Master_Transmit(sensors->hi2c, TCA9548A_ADDR << 1, &channel_cmd, 1, I2C_TIMEOUT) != HAL_OK) {
 8001658:	f04f 0301 	mov.w	r3, #1
 800165c:	f10d 020f 	add.w	r2, sp, #15
 8001660:	f04f 01e0 	mov.w	r1, #224	@ 0xe0
    if (sensor_index >= sensors->num_sensors) {
 8001664:	d91e      	bls.n	80016a4 <AS5600_Mux_Init+0xc4>
    if (HAL_I2C_Master_Transmit(sensors->hi2c, TCA9548A_ADDR << 1, &channel_cmd, 1, I2C_TIMEOUT) != HAL_OK) {
 8001666:	f8cd 8000 	str.w	r8, [sp]
 800166a:	6820      	ldr	r0, [r4, #0]
    uint8_t channel_cmd = 1 << channel;
 800166c:	f88d 500f 	strb.w	r5, [sp, #15]
    if (HAL_I2C_Master_Transmit(sensors->hi2c, TCA9548A_ADDR << 1, &channel_cmd, 1, I2C_TIMEOUT) != HAL_OK) {
 8001670:	f001 fa9a 	bl	8002ba8 <HAL_I2C_Master_Transmit>
    }

    // Read high byte
    reg_addr = AS5600_REG_ANGLE_H;

    if (HAL_I2C_Master_Transmit(sensors->hi2c, AS5600_ADDR << 1, &reg_addr, 1, I2C_TIMEOUT) != HAL_OK) {
 8001674:	2301      	movs	r3, #1
 8001676:	f10d 020f 	add.w	r2, sp, #15
    reg_addr = AS5600_REG_ANGLE_H;
 800167a:	210e      	movs	r1, #14
    if (HAL_I2C_Master_Transmit(sensors->hi2c, TCA9548A_ADDR << 1, &channel_cmd, 1, I2C_TIMEOUT) != HAL_OK) {
 800167c:	b990      	cbnz	r0, 80016a4 <AS5600_Mux_Init+0xc4>
    if (HAL_I2C_Master_Transmit(sensors->hi2c, AS5600_ADDR << 1, &reg_addr, 1, I2C_TIMEOUT) != HAL_OK) {
 800167e:	f8cd 8000 	str.w	r8, [sp]
    reg_addr = AS5600_REG_ANGLE_H;
 8001682:	f88d 100f 	strb.w	r1, [sp, #15]
    if (HAL_I2C_Master_Transmit(sensors->hi2c, AS5600_ADDR << 1, &reg_addr, 1, I2C_TIMEOUT) != HAL_OK) {
 8001686:	6820      	ldr	r0, [r4, #0]
 8001688:	216c      	movs	r1, #108	@ 0x6c
 800168a:	f001 fa8d 	bl	8002ba8 <HAL_I2C_Master_Transmit>
 800168e:	b948      	cbnz	r0, 80016a4 <AS5600_Mux_Init+0xc4>
        return HAL_ERROR;
    }

    if (HAL_I2C_Master_Receive(sensors->hi2c, AS5600_ADDR << 1, &angle_h, 1, I2C_TIMEOUT) != HAL_OK) {
 8001690:	f8cd 8000 	str.w	r8, [sp]
 8001694:	6820      	ldr	r0, [r4, #0]
 8001696:	2301      	movs	r3, #1
 8001698:	f10d 020d 	add.w	r2, sp, #13
 800169c:	216c      	movs	r1, #108	@ 0x6c
 800169e:	f001 fbcf 	bl	8002e40 <HAL_I2C_Master_Receive>
 80016a2:	b128      	cbz	r0, 80016b0 <AS5600_Mux_Init+0xd0>
    if (hi2c == NULL || num_sensors > MAX_SENSORS) return HAL_ERROR;
 80016a4:	f04f 0901 	mov.w	r9, #1
}
 80016a8:	4648      	mov	r0, r9
 80016aa:	b004      	add	sp, #16
 80016ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        return HAL_ERROR;
    }

    // Read low byte
    reg_addr = AS5600_REG_ANGLE_L;
 80016b0:	230f      	movs	r3, #15
    if (HAL_I2C_Master_Transmit(sensors->hi2c, AS5600_ADDR << 1, &reg_addr, 1, I2C_TIMEOUT) != HAL_OK) {
 80016b2:	f8cd 8000 	str.w	r8, [sp]
    reg_addr = AS5600_REG_ANGLE_L;
 80016b6:	f88d 300f 	strb.w	r3, [sp, #15]
    if (HAL_I2C_Master_Transmit(sensors->hi2c, AS5600_ADDR << 1, &reg_addr, 1, I2C_TIMEOUT) != HAL_OK) {
 80016ba:	6820      	ldr	r0, [r4, #0]
 80016bc:	2301      	movs	r3, #1
 80016be:	f10d 020f 	add.w	r2, sp, #15
 80016c2:	216c      	movs	r1, #108	@ 0x6c
 80016c4:	f001 fa70 	bl	8002ba8 <HAL_I2C_Master_Transmit>
 80016c8:	2800      	cmp	r0, #0
 80016ca:	d1eb      	bne.n	80016a4 <AS5600_Mux_Init+0xc4>
        return HAL_ERROR;
    }

    if (HAL_I2C_Master_Receive(sensors->hi2c, AS5600_ADDR << 1, &angle_l, 1, I2C_TIMEOUT) != HAL_OK) {
 80016cc:	f8cd 8000 	str.w	r8, [sp]
 80016d0:	2301      	movs	r3, #1
 80016d2:	6820      	ldr	r0, [r4, #0]
 80016d4:	f10d 020e 	add.w	r2, sp, #14
 80016d8:	216c      	movs	r1, #108	@ 0x6c
    for (uint8_t i = 0; i < num_sensors; i++) {
 80016da:	441f      	add	r7, r3
    if (HAL_I2C_Master_Receive(sensors->hi2c, AS5600_ADDR << 1, &angle_l, 1, I2C_TIMEOUT) != HAL_OK) {
 80016dc:	f001 fbb0 	bl	8002e40 <HAL_I2C_Master_Receive>
 80016e0:	2800      	cmp	r0, #0
 80016e2:	d1df      	bne.n	80016a4 <AS5600_Mux_Init+0xc4>
    for (uint8_t i = 0; i < num_sensors; i++) {
 80016e4:	42b7      	cmp	r7, r6
 80016e6:	d1a3      	bne.n	8001630 <AS5600_Mux_Init+0x50>
}
 80016e8:	4648      	mov	r0, r9
 80016ea:	b004      	add	sp, #16
 80016ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080016f0 <AS5600_Mux_ReadAllAngles>:

    return HAL_OK;
}

void AS5600_Mux_ReadAllAngles(AS5600_Mux_Array* sensors) {
    for (uint8_t i = 0; i < sensors->num_sensors; i++) {
 80016f0:	7902      	ldrb	r2, [r0, #4]
 80016f2:	2a00      	cmp	r2, #0
 80016f4:	d059      	beq.n	80017aa <AS5600_Mux_ReadAllAngles+0xba>
void AS5600_Mux_ReadAllAngles(AS5600_Mux_Array* sensors) {
 80016f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    for (uint8_t i = 0; i < sensors->num_sensors; i++) {
 80016fa:	2500      	movs	r5, #0
void AS5600_Mux_ReadAllAngles(AS5600_Mux_Array* sensors) {
 80016fc:	b084      	sub	sp, #16
 80016fe:	4606      	mov	r6, r0
 8001700:	462c      	mov	r4, r5
    uint8_t channel_cmd = 1 << channel;
 8001702:	f04f 0801 	mov.w	r8, #1
    if (HAL_I2C_Master_Transmit(sensors->hi2c, TCA9548A_ADDR << 1, &channel_cmd, 1, I2C_TIMEOUT) != HAL_OK) {
 8001706:	2764      	movs	r7, #100	@ 0x64
    if (channel > 7) {
 8001708:	2c07      	cmp	r4, #7
 800170a:	d822      	bhi.n	8001752 <AS5600_Mux_ReadAllAngles+0x62>
    uint8_t channel_cmd = 1 << channel;
 800170c:	fa08 f104 	lsl.w	r1, r8, r4
    if (HAL_I2C_Master_Transmit(sensors->hi2c, TCA9548A_ADDR << 1, &channel_cmd, 1, I2C_TIMEOUT) != HAL_OK) {
 8001710:	9700      	str	r7, [sp, #0]
    uint8_t channel_cmd = 1 << channel;
 8001712:	f88d 100f 	strb.w	r1, [sp, #15]
    if (HAL_I2C_Master_Transmit(sensors->hi2c, TCA9548A_ADDR << 1, &channel_cmd, 1, I2C_TIMEOUT) != HAL_OK) {
 8001716:	6830      	ldr	r0, [r6, #0]
 8001718:	2301      	movs	r3, #1
 800171a:	f10d 020f 	add.w	r2, sp, #15
 800171e:	21e0      	movs	r1, #224	@ 0xe0
 8001720:	f001 fa42 	bl	8002ba8 <HAL_I2C_Master_Transmit>
 8001724:	b9a0      	cbnz	r0, 8001750 <AS5600_Mux_ReadAllAngles+0x60>
    reg_addr = AS5600_REG_ANGLE_H;
 8001726:	210e      	movs	r1, #14
    if (HAL_I2C_Master_Transmit(sensors->hi2c, AS5600_ADDR << 1, &reg_addr, 1, I2C_TIMEOUT) != HAL_OK) {
 8001728:	9700      	str	r7, [sp, #0]
    reg_addr = AS5600_REG_ANGLE_H;
 800172a:	f88d 100f 	strb.w	r1, [sp, #15]
    if (HAL_I2C_Master_Transmit(sensors->hi2c, AS5600_ADDR << 1, &reg_addr, 1, I2C_TIMEOUT) != HAL_OK) {
 800172e:	6830      	ldr	r0, [r6, #0]
 8001730:	2301      	movs	r3, #1
 8001732:	f10d 020f 	add.w	r2, sp, #15
 8001736:	216c      	movs	r1, #108	@ 0x6c
 8001738:	f001 fa36 	bl	8002ba8 <HAL_I2C_Master_Transmit>
 800173c:	b940      	cbnz	r0, 8001750 <AS5600_Mux_ReadAllAngles+0x60>
    if (HAL_I2C_Master_Receive(sensors->hi2c, AS5600_ADDR << 1, &angle_h, 1, I2C_TIMEOUT) != HAL_OK) {
 800173e:	9700      	str	r7, [sp, #0]
 8001740:	6830      	ldr	r0, [r6, #0]
 8001742:	2301      	movs	r3, #1
 8001744:	f10d 020d 	add.w	r2, sp, #13
 8001748:	216c      	movs	r1, #108	@ 0x6c
 800174a:	f001 fb79 	bl	8002e40 <HAL_I2C_Master_Receive>
 800174e:	b150      	cbz	r0, 8001766 <AS5600_Mux_ReadAllAngles+0x76>
    for (uint8_t i = 0; i < sensors->num_sensors; i++) {
 8001750:	7932      	ldrb	r2, [r6, #4]
        return HAL_ERROR;
 8001752:	2001      	movs	r0, #1
    for (uint8_t i = 0; i < sensors->num_sensors; i++) {
 8001754:	3501      	adds	r5, #1
        sensors->sensor_status_array[i] = AS5600_Mux_ReadAngle(sensors, i, &sensors->angles[i]);
 8001756:	1933      	adds	r3, r6, r4
    for (uint8_t i = 0; i < sensors->num_sensors; i++) {
 8001758:	b2ec      	uxtb	r4, r5
 800175a:	42a2      	cmp	r2, r4
        sensors->sensor_status_array[i] = AS5600_Mux_ReadAngle(sensors, i, &sensors->angles[i]);
 800175c:	7598      	strb	r0, [r3, #22]
    for (uint8_t i = 0; i < sensors->num_sensors; i++) {
 800175e:	d8d3      	bhi.n	8001708 <AS5600_Mux_ReadAllAngles+0x18>
    }
}
 8001760:	b004      	add	sp, #16
 8001762:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    reg_addr = AS5600_REG_ANGLE_L;
 8001766:	230f      	movs	r3, #15
    if (HAL_I2C_Master_Transmit(sensors->hi2c, AS5600_ADDR << 1, &reg_addr, 1, I2C_TIMEOUT) != HAL_OK) {
 8001768:	9700      	str	r7, [sp, #0]
    reg_addr = AS5600_REG_ANGLE_L;
 800176a:	f88d 300f 	strb.w	r3, [sp, #15]
    if (HAL_I2C_Master_Transmit(sensors->hi2c, AS5600_ADDR << 1, &reg_addr, 1, I2C_TIMEOUT) != HAL_OK) {
 800176e:	6830      	ldr	r0, [r6, #0]
 8001770:	2301      	movs	r3, #1
 8001772:	f10d 020f 	add.w	r2, sp, #15
 8001776:	216c      	movs	r1, #108	@ 0x6c
 8001778:	f001 fa16 	bl	8002ba8 <HAL_I2C_Master_Transmit>
 800177c:	2800      	cmp	r0, #0
 800177e:	d1e7      	bne.n	8001750 <AS5600_Mux_ReadAllAngles+0x60>
    if (HAL_I2C_Master_Receive(sensors->hi2c, AS5600_ADDR << 1, &angle_l, 1, I2C_TIMEOUT) != HAL_OK) {
 8001780:	9700      	str	r7, [sp, #0]
 8001782:	6830      	ldr	r0, [r6, #0]
 8001784:	2301      	movs	r3, #1
 8001786:	f10d 020e 	add.w	r2, sp, #14
 800178a:	216c      	movs	r1, #108	@ 0x6c
 800178c:	f001 fb58 	bl	8002e40 <HAL_I2C_Master_Receive>
 8001790:	2800      	cmp	r0, #0
 8001792:	d1dd      	bne.n	8001750 <AS5600_Mux_ReadAllAngles+0x60>
    *angle = ((uint16_t)angle_h << 8) | angle_l;
 8001794:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8001798:	f89d 300e 	ldrb.w	r3, [sp, #14]
 800179c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80017a0:	eb06 0244 	add.w	r2, r6, r4, lsl #1
 80017a4:	80d3      	strh	r3, [r2, #6]
    for (uint8_t i = 0; i < sensors->num_sensors; i++) {
 80017a6:	7932      	ldrb	r2, [r6, #4]
    return HAL_OK;
 80017a8:	e7d4      	b.n	8001754 <AS5600_Mux_ReadAllAngles+0x64>
 80017aa:	4770      	bx	lr

080017ac <CommandProtocol_SetCommandProcessor>:
#include "CommandProtocol.h"

static ProcessCommandFn CustomProcessCommand = NULL;

void CommandProtocol_SetCommandProcessor(ProcessCommandFn processFn) {
    CustomProcessCommand = processFn;
 80017ac:	4b01      	ldr	r3, [pc, #4]	@ (80017b4 <CommandProtocol_SetCommandProcessor+0x8>)
 80017ae:	6018      	str	r0, [r3, #0]
}
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	20000214 	.word	0x20000214

080017b8 <CommandProtocol_Init>:

HAL_StatusTypeDef CommandProtocol_Init(CommandProtocol_Handle* handle, UART_HandleTypeDef* huart, uint32_t timeout) {
 80017b8:	4603      	mov	r3, r0
 80017ba:	4608      	mov	r0, r1
    if (handle == NULL || huart == NULL) {
 80017bc:	b15b      	cbz	r3, 80017d6 <CommandProtocol_Init+0x1e>
 80017be:	b151      	cbz	r1, 80017d6 <CommandProtocol_Init+0x1e>
        return HAL_ERROR;
    }

    handle->huart = huart;
	handle->timeout = timeout;
    handle->rxIndex = 0;
 80017c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
	handle->timeout = timeout;
 80017c4:	e9c3 0200 	strd	r0, r2, [r3]
    handle->rxIndex = 0;
 80017c8:	f8a3 13f0 	strh.w	r1, [r3, #1008]	@ 0x3f0
    handle->isInitialized = true;

    return HAL_UART_Receive_IT(handle->huart, &handle->rxBuffer[0], 1);
 80017cc:	2201      	movs	r2, #1
 80017ce:	f103 0108 	add.w	r1, r3, #8
 80017d2:	f002 bd7d 	b.w	80042d0 <HAL_UART_Receive_IT>
}
 80017d6:	2001      	movs	r0, #1
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop

080017dc <CommandProtocol_ProcessByte>:

HAL_StatusTypeDef CommandProtocol_ProcessByte(CommandProtocol_Handle* handle, uint8_t byte) {
 80017dc:	b538      	push	{r3, r4, r5, lr}
    if (!handle->isInitialized) {
 80017de:	f890 33f1 	ldrb.w	r3, [r0, #1009]	@ 0x3f1
 80017e2:	b1bb      	cbz	r3, 8001814 <CommandProtocol_ProcessByte+0x38>
        return HAL_ERROR;
    }

    if (handle->rxIndex < sizeof(handle->rxBuffer) - 1)
    {
        if (byte == '\n' || byte == '\r')
 80017e4:	290a      	cmp	r1, #10

            handle->rxIndex = 0;
        }
        else
        {
        	handle->rxBuffer[handle->rxIndex] = byte; // Store the received byte in the buffer
 80017e6:	f890 33f0 	ldrb.w	r3, [r0, #1008]	@ 0x3f0
 80017ea:	4604      	mov	r4, r0
        if (byte == '\n' || byte == '\r')
 80017ec:	d009      	beq.n	8001802 <CommandProtocol_ProcessByte+0x26>
 80017ee:	290d      	cmp	r1, #13
 80017f0:	d007      	beq.n	8001802 <CommandProtocol_ProcessByte+0x26>
        	handle->rxBuffer[handle->rxIndex] = byte; // Store the received byte in the buffer
 80017f2:	18c2      	adds	r2, r0, r3
        	handle->rxIndex++; // Move to the next position in the buffer
 80017f4:	3301      	adds	r3, #1
        	handle->rxBuffer[handle->rxIndex] = byte; // Store the received byte in the buffer
 80017f6:	7211      	strb	r1, [r2, #8]
        	handle->rxIndex++; // Move to the next position in the buffer
 80017f8:	b2dd      	uxtb	r5, r3
            handle->rxIndex = 0;
 80017fa:	f884 53f0 	strb.w	r5, [r4, #1008]	@ 0x3f0
    }
    else // Reset index to 0
    {
        handle->rxIndex = 0;
    }
    return HAL_OK;
 80017fe:	2000      	movs	r0, #0
}
 8001800:	bd38      	pop	{r3, r4, r5, pc}
            if (CustomProcessCommand != NULL)
 8001802:	4a05      	ldr	r2, [pc, #20]	@ (8001818 <CommandProtocol_ProcessByte+0x3c>)
            handle->rxBuffer[handle->rxIndex] = '\0';
 8001804:	4423      	add	r3, r4
            if (CustomProcessCommand != NULL)
 8001806:	6812      	ldr	r2, [r2, #0]
            handle->rxBuffer[handle->rxIndex] = '\0';
 8001808:	2500      	movs	r5, #0
 800180a:	721d      	strb	r5, [r3, #8]
            if (CustomProcessCommand != NULL)
 800180c:	b112      	cbz	r2, 8001814 <CommandProtocol_ProcessByte+0x38>
                CustomProcessCommand(handle);
 800180e:	4620      	mov	r0, r4
 8001810:	4790      	blx	r2
            handle->rxIndex = 0;
 8001812:	e7f2      	b.n	80017fa <CommandProtocol_ProcessByte+0x1e>
        return HAL_ERROR;
 8001814:	2001      	movs	r0, #1
}
 8001816:	bd38      	pop	{r3, r4, r5, pc}
 8001818:	20000214 	.word	0x20000214

0800181c <CommandProtocol_SendResponse>:

HAL_StatusTypeDef CommandProtocol_SendResponse(CommandProtocol_Handle* handle, const char* response) {
    if (!handle->isInitialized || response == NULL) {
 800181c:	f890 33f1 	ldrb.w	r3, [r0, #1009]	@ 0x3f1
 8001820:	b18b      	cbz	r3, 8001846 <CommandProtocol_SendResponse+0x2a>
HAL_StatusTypeDef CommandProtocol_SendResponse(CommandProtocol_Handle* handle, const char* response) {
 8001822:	b570      	push	{r4, r5, r6, lr}
 8001824:	460d      	mov	r5, r1
    if (!handle->isInitialized || response == NULL) {
 8001826:	b161      	cbz	r1, 8001842 <CommandProtocol_SendResponse+0x26>
        return HAL_ERROR;
    }

    return HAL_UART_Transmit(handle->huart, (uint8_t*)response, strlen(response),
 8001828:	4604      	mov	r4, r0
 800182a:	4608      	mov	r0, r1
 800182c:	f7fe fd28 	bl	8000280 <strlen>
 8001830:	4602      	mov	r2, r0
 8001832:	4629      	mov	r1, r5
 8001834:	e9d4 0300 	ldrd	r0, r3, [r4]
 8001838:	b292      	uxth	r2, r2
                            handle->timeout);
}
 800183a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    return HAL_UART_Transmit(handle->huart, (uint8_t*)response, strlen(response),
 800183e:	f002 bcd9 	b.w	80041f4 <HAL_UART_Transmit>
}
 8001842:	2001      	movs	r0, #1
 8001844:	bd70      	pop	{r4, r5, r6, pc}
 8001846:	2001      	movs	r0, #1
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop

0800184c <StepMotor_Init>:
								 TIM_HandleTypeDef* tim,
								 uint32_t tim_channel,
								 GPIO_TypeDef* dir_port,
								 uint16_t dir_pin,
								 GPIO_TypeDef* en_port,
								 uint16_t en_pin) {
 800184c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800184e:	4604      	mov	r4, r0
 8001850:	f8bd 6018 	ldrh.w	r6, [sp, #24]
 8001854:	f8bd 7020 	ldrh.w	r7, [sp, #32]
	motor->timer = tim;
 8001858:	6021      	str	r1, [r4, #0]
	motor->dir_gpio_port = dir_port;
	motor->dir_gpio_pin = dir_pin;
	motor->en_gpio_port = en_port;
	motor->en_gpio_pin = en_pin;

	motor->last_speed = 0;
 800185a:	2500      	movs	r5, #0
	motor->dir_gpio_pin = dir_pin;
 800185c:	81a6      	strh	r6, [r4, #12]

	HAL_GPIO_WritePin(dir_port, dir_pin, GPIO_PIN_RESET);
 800185e:	4631      	mov	r1, r6
								 uint16_t en_pin) {
 8001860:	9e07      	ldr	r6, [sp, #28]
	motor->last_speed = 0;
 8001862:	82e5      	strh	r5, [r4, #22]
	motor->dir_gpio_port = dir_port;
 8001864:	e9c4 2301 	strd	r2, r3, [r4, #4]
								 uint16_t en_pin) {
 8001868:	4618      	mov	r0, r3
	HAL_GPIO_WritePin(dir_port, dir_pin, GPIO_PIN_RESET);
 800186a:	462a      	mov	r2, r5
	motor->en_gpio_port = en_port;
 800186c:	6126      	str	r6, [r4, #16]
	motor->en_gpio_pin = en_pin;
 800186e:	82a7      	strh	r7, [r4, #20]
	HAL_GPIO_WritePin(dir_port, dir_pin, GPIO_PIN_RESET);
 8001870:	f001 f83c 	bl	80028ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(en_port, en_pin, GPIO_PIN_RESET);
 8001874:	4639      	mov	r1, r7
 8001876:	4630      	mov	r0, r6
 8001878:	462a      	mov	r2, r5
 800187a:	f001 f837 	bl	80028ec <HAL_GPIO_WritePin>

	return HAL_TIM_OC_Start(motor->timer, motor->channel);
 800187e:	e9d4 0100 	ldrd	r0, r1, [r4]
}
 8001882:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	return HAL_TIM_OC_Start(motor->timer, motor->channel);
 8001886:	f002 b935 	b.w	8003af4 <HAL_TIM_OC_Start>
 800188a:	bf00      	nop

0800188c <StepMotor_SetSpeedLUT>:

void StepMotor_SetSpeedLUT(StepMotor* motor, int16_t speed) {
 800188c:	b538      	push	{r3, r4, r5, lr}
	if (speed == motor->last_speed)
 800188e:	f9b0 3016 	ldrsh.w	r3, [r0, #22]
 8001892:	428b      	cmp	r3, r1
 8001894:	d026      	beq.n	80018e4 <StepMotor_SetSpeedLUT+0x58>
	{
		return;
	}
	else if (speed == -motor->last_speed)
 8001896:	42d9      	cmn	r1, r3
 8001898:	4605      	mov	r5, r0
 800189a:	460c      	mov	r4, r1
 800189c:	d036      	beq.n	800190c <StepMotor_SetSpeedLUT+0x80>
	{
		motor->last_speed = speed;
		HAL_GPIO_TogglePin(motor->dir_gpio_port, motor->dir_gpio_pin);
		return;
	}
	else if (speed == 0)
 800189e:	2900      	cmp	r1, #0
 80018a0:	d021      	beq.n	80018e6 <StepMotor_SetSpeedLUT+0x5a>
		HAL_GPIO_TogglePin(motor->dir_gpio_port, motor->dir_gpio_pin);
 80018a2:	6880      	ldr	r0, [r0, #8]
 80018a4:	89a9      	ldrh	r1, [r5, #12]
		motor->last_speed = speed;
		return;
	}
	else
	{
		if (speed < 0)
 80018a6:	db2b      	blt.n	8001900 <StepMotor_SetSpeedLUT+0x74>
			motor->last_speed = speed;
			speed = -speed;
		}
		else
		{
			HAL_GPIO_WritePin(motor->dir_gpio_port, motor->dir_gpio_pin, STEP_MOTOR_CCW);
 80018a8:	2201      	movs	r2, #1
 80018aa:	f001 f81f 	bl	80028ec <HAL_GPIO_WritePin>
 80018ae:	4623      	mov	r3, r4
		else if (speed < MIN_LUT_SPEED)
		{
			speed = MIN_LUT_SPEED;
		}

		__HAL_TIM_SET_PRESCALER(motor->timer, LUT_PSC[speed - 1]);
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018b6:	bfb8      	it	lt
 80018b8:	2301      	movlt	r3, #1
 80018ba:	4293      	cmp	r3, r2
 80018bc:	6829      	ldr	r1, [r5, #0]
		__HAL_TIM_SET_AUTORELOAD(motor->timer, LUT_ARR[speed - 1]);
 80018be:	4817      	ldr	r0, [pc, #92]	@ (800191c <StepMotor_SetSpeedLUT+0x90>)
		__HAL_TIM_SET_PRESCALER(motor->timer, LUT_PSC[speed - 1]);
 80018c0:	bfa8      	it	ge
 80018c2:	4613      	movge	r3, r2
 80018c4:	3b01      	subs	r3, #1
 80018c6:	680a      	ldr	r2, [r1, #0]
			motor->last_speed = speed;
 80018c8:	82ec      	strh	r4, [r5, #22]
		__HAL_TIM_SET_PRESCALER(motor->timer, LUT_PSC[speed - 1]);
 80018ca:	b21b      	sxth	r3, r3
 80018cc:	4c14      	ldr	r4, [pc, #80]	@ (8001920 <StepMotor_SetSpeedLUT+0x94>)
		__HAL_TIM_SET_AUTORELOAD(motor->timer, LUT_ARR[speed - 1]);
 80018ce:	f830 0013 	ldrh.w	r0, [r0, r3, lsl #1]
		__HAL_TIM_SET_PRESCALER(motor->timer, LUT_PSC[speed - 1]);
 80018d2:	f834 4013 	ldrh.w	r4, [r4, r3, lsl #1]
 80018d6:	6294      	str	r4, [r2, #40]	@ 0x28
		__HAL_TIM_SET_AUTORELOAD(motor->timer, LUT_ARR[speed - 1]);
 80018d8:	62d0      	str	r0, [r2, #44]	@ 0x2c

//		motor->timer->Instance->CNT = 0;
		motor->timer->Instance->EGR |= TIM_EGR_UG;
 80018da:	6953      	ldr	r3, [r2, #20]
		__HAL_TIM_SET_AUTORELOAD(motor->timer, LUT_ARR[speed - 1]);
 80018dc:	60c8      	str	r0, [r1, #12]
		motor->timer->Instance->EGR |= TIM_EGR_UG;
 80018de:	f043 0301 	orr.w	r3, r3, #1
 80018e2:	6153      	str	r3, [r2, #20]
		return;
	}
}
 80018e4:	bd38      	pop	{r3, r4, r5, pc}
		__HAL_TIM_SET_PRESCALER(motor->timer, 0xFFFF);
 80018e6:	6801      	ldr	r1, [r0, #0]
 80018e8:	680b      	ldr	r3, [r1, #0]
 80018ea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018ee:	629a      	str	r2, [r3, #40]	@ 0x28
		__HAL_TIM_SET_AUTORELOAD(motor->timer, 0xFFFF);
 80018f0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80018f2:	60ca      	str	r2, [r1, #12]
		motor->timer->Instance->EGR |= TIM_EGR_UG;
 80018f4:	695a      	ldr	r2, [r3, #20]
 80018f6:	f042 0201 	orr.w	r2, r2, #1
 80018fa:	615a      	str	r2, [r3, #20]
		motor->last_speed = speed;
 80018fc:	82c4      	strh	r4, [r0, #22]
}
 80018fe:	bd38      	pop	{r3, r4, r5, pc}
			HAL_GPIO_WritePin(motor->dir_gpio_port, motor->dir_gpio_pin, STEP_MOTOR_CW);
 8001900:	2200      	movs	r2, #0
 8001902:	f000 fff3 	bl	80028ec <HAL_GPIO_WritePin>
			speed = -speed;
 8001906:	4263      	negs	r3, r4
 8001908:	b21b      	sxth	r3, r3
 800190a:	e7d1      	b.n	80018b0 <StepMotor_SetSpeedLUT+0x24>
		HAL_GPIO_TogglePin(motor->dir_gpio_port, motor->dir_gpio_pin);
 800190c:	8981      	ldrh	r1, [r0, #12]
 800190e:	6880      	ldr	r0, [r0, #8]
		motor->last_speed = speed;
 8001910:	82ec      	strh	r4, [r5, #22]
}
 8001912:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_GPIO_TogglePin(motor->dir_gpio_port, motor->dir_gpio_pin);
 8001916:	f000 bfed 	b.w	80028f4 <HAL_GPIO_TogglePin>
 800191a:	bf00      	nop
 800191c:	080093cc 	.word	0x080093cc
 8001920:	0800badc 	.word	0x0800badc

08001924 <StepMotor_Enable>:
void StepMotor_Enable(StepMotor* motor) {
 8001924:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(motor->en_gpio_port, motor->en_gpio_pin, GPIO_PIN_RESET);
 8001926:	8a81      	ldrh	r1, [r0, #20]
void StepMotor_Enable(StepMotor* motor) {
 8001928:	4604      	mov	r4, r0
    HAL_GPIO_WritePin(motor->en_gpio_port, motor->en_gpio_pin, GPIO_PIN_RESET);
 800192a:	2200      	movs	r2, #0
 800192c:	6900      	ldr	r0, [r0, #16]
 800192e:	f000 ffdd 	bl	80028ec <HAL_GPIO_WritePin>
    HAL_TIM_OC_Start(motor->timer, motor->channel);
 8001932:	e9d4 0100 	ldrd	r0, r1, [r4]
}
 8001936:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_TIM_OC_Start(motor->timer, motor->channel);
 800193a:	f002 b8db 	b.w	8003af4 <HAL_TIM_OC_Start>
 800193e:	bf00      	nop

08001940 <StepMotor_Disable>:
void StepMotor_Disable(StepMotor* motor) {
 8001940:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(motor->en_gpio_port, motor->en_gpio_pin, GPIO_PIN_SET);
 8001942:	8a81      	ldrh	r1, [r0, #20]
void StepMotor_Disable(StepMotor* motor) {
 8001944:	4604      	mov	r4, r0
    HAL_GPIO_WritePin(motor->en_gpio_port, motor->en_gpio_pin, GPIO_PIN_SET);
 8001946:	2201      	movs	r2, #1
 8001948:	6900      	ldr	r0, [r0, #16]
 800194a:	f000 ffcf 	bl	80028ec <HAL_GPIO_WritePin>
    HAL_TIM_OC_Stop(motor->timer, motor->channel);
 800194e:	e9d4 0100 	ldrd	r0, r1, [r4]
 8001952:	f002 f92b 	bl	8003bac <HAL_TIM_OC_Stop>
    motor->timer->Instance->CNT = 0;
 8001956:	6823      	ldr	r3, [r4, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	2200      	movs	r2, #0
 800195c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800195e:	bd10      	pop	{r4, pc}

08001960 <DWT_Init>:
#include "Timing.h"

static uint32_t last_cycle = 0;

void DWT_Init(void) {
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;  // Enable DWT
 8001960:	4908      	ldr	r1, [pc, #32]	@ (8001984 <DWT_Init+0x24>)
    DWT->CYCCNT = 0;                                // Reset cycle counter
 8001962:	4b09      	ldr	r3, [pc, #36]	@ (8001988 <DWT_Init+0x28>)
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;  // Enable DWT
 8001964:	f8d1 20fc 	ldr.w	r2, [r1, #252]	@ 0xfc
    DWT->CYCCNT = 0;                                // Reset cycle counter
 8001968:	2000      	movs	r0, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;  // Enable DWT
 800196a:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800196e:	f8c1 20fc 	str.w	r2, [r1, #252]	@ 0xfc
    DWT->CYCCNT = 0;                                // Reset cycle counter
 8001972:	6058      	str	r0, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;           // Start cycle counter
 8001974:	681a      	ldr	r2, [r3, #0]
    last_cycle = DWT->CYCCNT;
 8001976:	4905      	ldr	r1, [pc, #20]	@ (800198c <DWT_Init+0x2c>)
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;           // Start cycle counter
 8001978:	f042 0201 	orr.w	r2, r2, #1
 800197c:	601a      	str	r2, [r3, #0]
    last_cycle = DWT->CYCCNT;
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	600b      	str	r3, [r1, #0]
}
 8001982:	4770      	bx	lr
 8001984:	e000ed00 	.word	0xe000ed00
 8001988:	e0001000 	.word	0xe0001000
 800198c:	20000218 	.word	0x20000218

08001990 <DWT_GetDeltaTime>:

float DWT_GetDeltaTime(void) {
    uint32_t now_cycle = DWT->CYCCNT;
    uint32_t cycle_diff = now_cycle - last_cycle;
 8001990:	4a08      	ldr	r2, [pc, #32]	@ (80019b4 <DWT_GetDeltaTime+0x24>)
    uint32_t now_cycle = DWT->CYCCNT;
 8001992:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <DWT_GetDeltaTime+0x28>)
    last_cycle = now_cycle;
    return (float)cycle_diff / (float)SystemCoreClock;  // dt in seconds
 8001994:	4809      	ldr	r0, [pc, #36]	@ (80019bc <DWT_GetDeltaTime+0x2c>)
    uint32_t now_cycle = DWT->CYCCNT;
 8001996:	6859      	ldr	r1, [r3, #4]
    uint32_t cycle_diff = now_cycle - last_cycle;
 8001998:	6813      	ldr	r3, [r2, #0]
    return (float)cycle_diff / (float)SystemCoreClock;  // dt in seconds
 800199a:	ed90 0a00 	vldr	s0, [r0]
    last_cycle = now_cycle;
 800199e:	6011      	str	r1, [r2, #0]
    uint32_t cycle_diff = now_cycle - last_cycle;
 80019a0:	1acb      	subs	r3, r1, r3
    return (float)cycle_diff / (float)SystemCoreClock;  // dt in seconds
 80019a2:	ee07 3a90 	vmov	s15, r3
 80019a6:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 80019aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
}
 80019ae:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80019b2:	4770      	bx	lr
 80019b4:	20000218 	.word	0x20000218
 80019b8:	e0001000 	.word	0xe0001000
 80019bc:	20000020 	.word	0x20000020

080019c0 <MyProcessCommand>:
/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}

/* USER CODE BEGIN 4 */
void MyProcessCommand(CommandProtocol_Handle* handle) {
 80019c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019c2:	8902      	ldrh	r2, [r0, #8]
 80019c4:	ba52      	rev16	r2, r2
	// Combine the first two characters into a 16-bit integer
	uint16_t encodedCommand = (handle->rxBuffer[0] << 8) | handle->rxBuffer[1];
    char response[50];

    switch(encodedCommand) {
 80019c6:	f245 3154 	movw	r1, #21332	@ 0x5354
 80019ca:	b213      	sxth	r3, r2
 80019cc:	428b      	cmp	r3, r1
void MyProcessCommand(CommandProtocol_Handle* handle) {
 80019ce:	b09b      	sub	sp, #108	@ 0x6c
 80019d0:	4604      	mov	r4, r0
    switch(encodedCommand) {
 80019d2:	f000 8085 	beq.w	8001ae0 <MyProcessCommand+0x120>
 80019d6:	b292      	uxth	r2, r2
 80019d8:	dc1e      	bgt.n	8001a18 <MyProcessCommand+0x58>
 80019da:	f244 3150 	movw	r1, #17232	@ 0x4350
 80019de:	428b      	cmp	r3, r1
 80019e0:	d05b      	beq.n	8001a9a <MyProcessCommand+0xda>
 80019e2:	f644 5153 	movw	r1, #19795	@ 0x4d53
 80019e6:	428b      	cmp	r3, r1
 80019e8:	d12a      	bne.n	8001a40 <MyProcessCommand+0x80>
            HAL_GPIO_TogglePin(TEST_LED_GPIO_Port, TEST_LED_Pin);
            CommandProtocol_SendResponse(handle, "LED TOGGLED!\n");
            break;

        case CMD_STEP_MOTOR_STATE:
			int index = handle->rxBuffer[2] - '0'; // Convert char to int by subtracting '0'
 80019ea:	7a85      	ldrb	r5, [r0, #10]
			char state = handle->rxBuffer[3];
 80019ec:	7ac6      	ldrb	r6, [r0, #11]

			if (state == '1') {
				StepMotor_Enable(motorArray[index]);
 80019ee:	4b51      	ldr	r3, [pc, #324]	@ (8001b34 <MyProcessCommand+0x174>)
			int index = handle->rxBuffer[2] - '0'; // Convert char to int by subtracting '0'
 80019f0:	3d30      	subs	r5, #48	@ 0x30
			if (state == '1') {
 80019f2:	2e31      	cmp	r6, #49	@ 0x31
				StepMotor_Enable(motorArray[index]);
 80019f4:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
			if (state == '1') {
 80019f8:	f000 8099 	beq.w	8001b2e <MyProcessCommand+0x16e>
			}
			else {
				StepMotor_Disable(motorArray[index]);
 80019fc:	f7ff ffa0 	bl	8001940 <StepMotor_Disable>
			}
			sprintf(response, "Motor %d is at state %c\n", index, state);
 8001a00:	4633      	mov	r3, r6
 8001a02:	462a      	mov	r2, r5
 8001a04:	494c      	ldr	r1, [pc, #304]	@ (8001b38 <MyProcessCommand+0x178>)
 8001a06:	a80d      	add	r0, sp, #52	@ 0x34
 8001a08:	f004 ff0e 	bl	8006828 <siprintf>
			CommandProtocol_SendResponse(handle, response);
 8001a0c:	a90d      	add	r1, sp, #52	@ 0x34
 8001a0e:	4620      	mov	r0, r4
 8001a10:	f7ff ff04 	bl	800181c <CommandProtocol_SendResponse>
        default:
            sprintf(response, "Unknown command: %d\n", encodedCommand);
        	CommandProtocol_SendResponse(handle, response);
        	break;
    }
}
 8001a14:	b01b      	add	sp, #108	@ 0x6c
 8001a16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch(encodedCommand) {
 8001a18:	f245 4143 	movw	r1, #21571	@ 0x5443
 8001a1c:	428b      	cmp	r3, r1
 8001a1e:	d020      	beq.n	8001a62 <MyProcessCommand+0xa2>
 8001a20:	f245 414c 	movw	r1, #21580	@ 0x544c
 8001a24:	428b      	cmp	r3, r1
 8001a26:	d151      	bne.n	8001acc <MyProcessCommand+0x10c>
            HAL_GPIO_TogglePin(TEST_LED_GPIO_Port, TEST_LED_Pin);
 8001a28:	4844      	ldr	r0, [pc, #272]	@ (8001b3c <MyProcessCommand+0x17c>)
 8001a2a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a2e:	f000 ff61 	bl	80028f4 <HAL_GPIO_TogglePin>
            CommandProtocol_SendResponse(handle, "LED TOGGLED!\n");
 8001a32:	4943      	ldr	r1, [pc, #268]	@ (8001b40 <MyProcessCommand+0x180>)
 8001a34:	4620      	mov	r0, r4
}
 8001a36:	b01b      	add	sp, #108	@ 0x6c
 8001a38:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
            CommandProtocol_SendResponse(handle, "LED TOGGLED!\n");
 8001a3c:	f7ff beee 	b.w	800181c <CommandProtocol_SendResponse>
    switch(encodedCommand) {
 8001a40:	f244 1142 	movw	r1, #16706	@ 0x4142
 8001a44:	428b      	cmp	r3, r1
 8001a46:	d141      	bne.n	8001acc <MyProcessCommand+0x10c>
            sprintf(response, "AS5600 Angles: %d, %d\n", sensors.angles[0], sensors.angles[1]);
 8001a48:	4a3e      	ldr	r2, [pc, #248]	@ (8001b44 <MyProcessCommand+0x184>)
 8001a4a:	493f      	ldr	r1, [pc, #252]	@ (8001b48 <MyProcessCommand+0x188>)
 8001a4c:	8913      	ldrh	r3, [r2, #8]
 8001a4e:	88d2      	ldrh	r2, [r2, #6]
 8001a50:	a80d      	add	r0, sp, #52	@ 0x34
 8001a52:	f004 fee9 	bl	8006828 <siprintf>
            CommandProtocol_SendResponse(handle, response);
 8001a56:	a90d      	add	r1, sp, #52	@ 0x34
 8001a58:	4620      	mov	r0, r4
 8001a5a:	f7ff fedf 	bl	800181c <CommandProtocol_SendResponse>
}
 8001a5e:	b01b      	add	sp, #108	@ 0x6c
 8001a60:	bdf0      	pop	{r4, r5, r6, r7, pc}
        	if (Trajectory_ParseCoeffs((const char*)&handle->rxBuffer[2], parsed_coeffs, TRAJ_COEFF_LEN) == HAL_OK) {
 8001a62:	220c      	movs	r2, #12
 8001a64:	a901      	add	r1, sp, #4
 8001a66:	300a      	adds	r0, #10
 8001a68:	f7ff fd84 	bl	8001574 <Trajectory_ParseCoeffs>
 8001a6c:	2800      	cmp	r0, #0
 8001a6e:	d14c      	bne.n	8001b0a <MyProcessCommand+0x14a>
				sprintf(response, "Trajectory coefficients set successfully\n");
 8001a70:	4e36      	ldr	r6, [pc, #216]	@ (8001b4c <MyProcessCommand+0x18c>)
        		Trajectory_SetCoefficients(&robotTraj, parsed_coeffs);
 8001a72:	4837      	ldr	r0, [pc, #220]	@ (8001b50 <MyProcessCommand+0x190>)
 8001a74:	a901      	add	r1, sp, #4
 8001a76:	f7ff fcdf 	bl	8001438 <Trajectory_SetCoefficients>
				sprintf(response, "Trajectory coefficients set successfully\n");
 8001a7a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001a7c:	af0d      	add	r7, sp, #52	@ 0x34
 8001a7e:	463d      	mov	r5, r7
 8001a80:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a82:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001a84:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a86:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8001a8a:	c503      	stmia	r5!, {r0, r1}
 8001a8c:	802a      	strh	r2, [r5, #0]
			CommandProtocol_SendResponse(handle, response);
 8001a8e:	4639      	mov	r1, r7
 8001a90:	4620      	mov	r0, r4
 8001a92:	f7ff fec3 	bl	800181c <CommandProtocol_SendResponse>
}
 8001a96:	b01b      	add	sp, #108	@ 0x6c
 8001a98:	bdf0      	pop	{r4, r5, r6, r7, pc}
			char paramType[3] = {handle->rxBuffer[2], handle->rxBuffer[3], '\0'};
 8001a9a:	f100 050a 	add.w	r5, r0, #10
 8001a9e:	8942      	ldrh	r2, [r0, #10]
 8001aa0:	f8ad 2000 	strh.w	r2, [sp]
 8001aa4:	2300      	movs	r3, #0
			if (ParsePIDParametersFromUART(&pidObj, recievedShit, strlen(recievedShit))) {
 8001aa6:	4628      	mov	r0, r5
			char paramType[3] = {handle->rxBuffer[2], handle->rxBuffer[3], '\0'};
 8001aa8:	f88d 3002 	strb.w	r3, [sp, #2]
			if (ParsePIDParametersFromUART(&pidObj, recievedShit, strlen(recievedShit))) {
 8001aac:	f7fe fbe8 	bl	8000280 <strlen>
 8001ab0:	4629      	mov	r1, r5
 8001ab2:	b282      	uxth	r2, r0
 8001ab4:	4827      	ldr	r0, [pc, #156]	@ (8001b54 <MyProcessCommand+0x194>)
 8001ab6:	f7ff fbf7 	bl	80012a8 <ParsePIDParametersFromUART>
				sprintf(response, "PID %s parameters updated successfully.\n", paramType);
 8001aba:	af0d      	add	r7, sp, #52	@ 0x34
			if (ParsePIDParametersFromUART(&pidObj, recievedShit, strlen(recievedShit))) {
 8001abc:	2800      	cmp	r0, #0
 8001abe:	d030      	beq.n	8001b22 <MyProcessCommand+0x162>
				sprintf(response, "PID %s parameters updated successfully.\n", paramType);
 8001ac0:	4925      	ldr	r1, [pc, #148]	@ (8001b58 <MyProcessCommand+0x198>)
 8001ac2:	466a      	mov	r2, sp
 8001ac4:	4638      	mov	r0, r7
 8001ac6:	f004 feaf 	bl	8006828 <siprintf>
 8001aca:	e7e0      	b.n	8001a8e <MyProcessCommand+0xce>
            sprintf(response, "Unknown command: %d\n", encodedCommand);
 8001acc:	4923      	ldr	r1, [pc, #140]	@ (8001b5c <MyProcessCommand+0x19c>)
 8001ace:	a80d      	add	r0, sp, #52	@ 0x34
 8001ad0:	f004 feaa 	bl	8006828 <siprintf>
        	CommandProtocol_SendResponse(handle, response);
 8001ad4:	a90d      	add	r1, sp, #52	@ 0x34
 8001ad6:	4620      	mov	r0, r4
 8001ad8:	f7ff fea0 	bl	800181c <CommandProtocol_SendResponse>
}
 8001adc:	b01b      	add	sp, #108	@ 0x6c
 8001ade:	bdf0      	pop	{r4, r5, r6, r7, pc}
        	sprintf(response, "Trajectory started.\n");
 8001ae0:	4d1f      	ldr	r5, [pc, #124]	@ (8001b60 <MyProcessCommand+0x1a0>)
        	Trajectory_Start(&robotTraj);
 8001ae2:	481b      	ldr	r0, [pc, #108]	@ (8001b50 <MyProcessCommand+0x190>)
 8001ae4:	f7ff fcb0 	bl	8001448 <Trajectory_Start>
        	sprintf(response, "Trajectory started.\n");
 8001ae8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001aea:	f10d 0c34 	add.w	ip, sp, #52	@ 0x34
 8001aee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001af2:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001af6:	f84c 0b04 	str.w	r0, [ip], #4
			CommandProtocol_SendResponse(handle, response);
 8001afa:	4620      	mov	r0, r4
        	sprintf(response, "Trajectory started.\n");
 8001afc:	f88c 1000 	strb.w	r1, [ip]
			CommandProtocol_SendResponse(handle, response);
 8001b00:	a90d      	add	r1, sp, #52	@ 0x34
 8001b02:	f7ff fe8b 	bl	800181c <CommandProtocol_SendResponse>
}
 8001b06:	b01b      	add	sp, #108	@ 0x6c
 8001b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
				sprintf(response, "Error: Failed to parse trajectory coefficients\n");
 8001b0a:	4e16      	ldr	r6, [pc, #88]	@ (8001b64 <MyProcessCommand+0x1a4>)
 8001b0c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001b0e:	af0d      	add	r7, sp, #52	@ 0x34
 8001b10:	463d      	mov	r5, r7
 8001b12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b14:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001b16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b18:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001b1c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001b20:	e7b5      	b.n	8001a8e <MyProcessCommand+0xce>
				sprintf(response, "Error: Failed to parse PID %s parameters!\n", paramType);
 8001b22:	4911      	ldr	r1, [pc, #68]	@ (8001b68 <MyProcessCommand+0x1a8>)
 8001b24:	466a      	mov	r2, sp
 8001b26:	4638      	mov	r0, r7
 8001b28:	f004 fe7e 	bl	8006828 <siprintf>
 8001b2c:	e7af      	b.n	8001a8e <MyProcessCommand+0xce>
				StepMotor_Enable(motorArray[index]);
 8001b2e:	f7ff fef9 	bl	8001924 <StepMotor_Enable>
 8001b32:	e765      	b.n	8001a00 <MyProcessCommand+0x40>
 8001b34:	200004a8 	.word	0x200004a8
 8001b38:	0800e1fc 	.word	0x0800e1fc
 8001b3c:	40020800 	.word	0x40020800
 8001b40:	0800e1ec 	.word	0x0800e1ec
 8001b44:	200004f0 	.word	0x200004f0
 8001b48:	0800e2e4 	.word	0x0800e2e4
 8001b4c:	0800e270 	.word	0x0800e270
 8001b50:	2000021c 	.word	0x2000021c
 8001b54:	200002f4 	.word	0x200002f4
 8001b58:	0800e218 	.word	0x0800e218
 8001b5c:	0800e2fc 	.word	0x0800e2fc
 8001b60:	0800e2cc 	.word	0x0800e2cc
 8001b64:	0800e29c 	.word	0x0800e29c
 8001b68:	0800e244 	.word	0x0800e244

08001b6c <SystemClock_Config>:
{
 8001b6c:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b6e:	2300      	movs	r3, #0
{
 8001b70:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b72:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 8001b76:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b7a:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001b7e:	e9cd 3305 	strd	r3, r3, [sp, #20]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b82:	4920      	ldr	r1, [pc, #128]	@ (8001c04 <SystemClock_Config+0x98>)
 8001b84:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b86:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b88:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b8a:	4a1f      	ldr	r2, [pc, #124]	@ (8001c08 <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b8c:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8001b90:	6408      	str	r0, [r1, #64]	@ 0x40
 8001b92:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8001b94:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 8001b98:	9101      	str	r1, [sp, #4]
 8001b9a:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b9c:	9302      	str	r3, [sp, #8]
 8001b9e:	6813      	ldr	r3, [r2, #0]
 8001ba0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001ba4:	6013      	str	r3, [r2, #0]
 8001ba6:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ba8:	2001      	movs	r0, #1
 8001baa:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bae:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001bb2:	e9cd 0108 	strd	r0, r1, [sp, #32]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bb6:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bb8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bbc:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bbe:	e9cd 410e 	strd	r4, r1, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bc2:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001bc4:	2104      	movs	r1, #4
 8001bc6:	2002      	movs	r0, #2
 8001bc8:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001bcc:	220c      	movs	r2, #12
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001bce:	2360      	movs	r3, #96	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bd0:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001bd2:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001bd4:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bd6:	f001 fb91 	bl	80032fc <HAL_RCC_OscConfig>
 8001bda:	b108      	cbz	r0, 8001be0 <SystemClock_Config+0x74>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bdc:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bde:	e7fe      	b.n	8001bde <SystemClock_Config+0x72>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001be0:	210f      	movs	r1, #15
 8001be2:	4603      	mov	r3, r0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001be4:	e9cd 1403 	strd	r1, r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001be8:	2280      	movs	r2, #128	@ 0x80
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001bea:	a803      	add	r0, sp, #12
 8001bec:	2101      	movs	r1, #1
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001bee:	e9cd 2305 	strd	r2, r3, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bf2:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001bf4:	f001 fd98 	bl	8003728 <HAL_RCC_ClockConfig>
 8001bf8:	b108      	cbz	r0, 8001bfe <SystemClock_Config+0x92>
 8001bfa:	b672      	cpsid	i
  while (1)
 8001bfc:	e7fe      	b.n	8001bfc <SystemClock_Config+0x90>
}
 8001bfe:	b014      	add	sp, #80	@ 0x50
 8001c00:	bd10      	pop	{r4, pc}
 8001c02:	bf00      	nop
 8001c04:	40023800 	.word	0x40023800
 8001c08:	40007000 	.word	0x40007000

08001c0c <HAL_UART_RxCpltCallback>:
{
 8001c0c:	b538      	push	{r3, r4, r5, lr}
	if (huart == cmdHandle.huart) {
 8001c0e:	4c0b      	ldr	r4, [pc, #44]	@ (8001c3c <HAL_UART_RxCpltCallback+0x30>)
 8001c10:	6825      	ldr	r5, [r4, #0]
 8001c12:	4285      	cmp	r5, r0
 8001c14:	d000      	beq.n	8001c18 <HAL_UART_RxCpltCallback+0xc>
}
 8001c16:	bd38      	pop	{r3, r4, r5, pc}
		uint8_t receivedByte = cmdHandle.rxBuffer[cmdHandle.rxIndex];
 8001c18:	f894 33f0 	ldrb.w	r3, [r4, #1008]	@ 0x3f0
 8001c1c:	4423      	add	r3, r4
		CommandProtocol_ProcessByte(&cmdHandle, receivedByte);
 8001c1e:	4620      	mov	r0, r4
 8001c20:	7a19      	ldrb	r1, [r3, #8]
 8001c22:	f7ff fddb 	bl	80017dc <CommandProtocol_ProcessByte>
		HAL_UART_Receive_IT(huart, &cmdHandle.rxBuffer[cmdHandle.rxIndex], 1);
 8001c26:	f894 13f0 	ldrb.w	r1, [r4, #1008]	@ 0x3f0
 8001c2a:	3108      	adds	r1, #8
 8001c2c:	4421      	add	r1, r4
 8001c2e:	4628      	mov	r0, r5
 8001c30:	2201      	movs	r2, #1
}
 8001c32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_UART_Receive_IT(huart, &cmdHandle.rxBuffer[cmdHandle.rxIndex], 1);
 8001c36:	f002 bb4b 	b.w	80042d0 <HAL_UART_Receive_IT>
 8001c3a:	bf00      	nop
 8001c3c:	20000510 	.word	0x20000510

08001c40 <HAL_TIM_PeriodElapsedCallback>:
    if (htim->Instance == TIM11)
 8001c40:	4b04      	ldr	r3, [pc, #16]	@ (8001c54 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8001c42:	6802      	ldr	r2, [r0, #0]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d000      	beq.n	8001c4a <HAL_TIM_PeriodElapsedCallback+0xa>
}
 8001c48:	4770      	bx	lr
    	globalControllerFlag = 1;
 8001c4a:	4b03      	ldr	r3, [pc, #12]	@ (8001c58 <HAL_TIM_PeriodElapsedCallback+0x18>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	701a      	strb	r2, [r3, #0]
}
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	40014800 	.word	0x40014800
 8001c58:	20000905 	.word	0x20000905

08001c5c <setup_motors>:
void setup_motors() {
 8001c5c:	b570      	push	{r4, r5, r6, lr}
    statusCheck = StepMotor_Init(&l1_motor, &htim5, TIM_CHANNEL_1, M1_DIR_GPIO_Port, M1_DIR_Pin, M1_EN_GPIO_Port, M1_EN_Pin);
 8001c5e:	4b16      	ldr	r3, [pc, #88]	@ (8001cb8 <setup_motors+0x5c>)
 8001c60:	4d16      	ldr	r5, [pc, #88]	@ (8001cbc <setup_motors+0x60>)
 8001c62:	4917      	ldr	r1, [pc, #92]	@ (8001cc0 <setup_motors+0x64>)
 8001c64:	4e17      	ldr	r6, [pc, #92]	@ (8001cc4 <setup_motors+0x68>)
    statusCheck = StepMotor_Init(&l2_motor, &htim9, TIM_CHANNEL_1, M2_DIR_GPIO_Port, M2_DIR_Pin, M2_EN_GPIO_Port, M2_EN_Pin);
 8001c66:	4c18      	ldr	r4, [pc, #96]	@ (8001cc8 <setup_motors+0x6c>)
void setup_motors() {
 8001c68:	b084      	sub	sp, #16
    statusCheck = StepMotor_Init(&l1_motor, &htim5, TIM_CHANNEL_1, M1_DIR_GPIO_Port, M1_DIR_Pin, M1_EN_GPIO_Port, M1_EN_Pin);
 8001c6a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001c6e:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001c72:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8001c76:	9000      	str	r0, [sp, #0]
 8001c78:	2200      	movs	r2, #0
 8001c7a:	4628      	mov	r0, r5
 8001c7c:	f7ff fde6 	bl	800184c <StepMotor_Init>
    statusCheck = StepMotor_Init(&l2_motor, &htim9, TIM_CHANNEL_1, M2_DIR_GPIO_Port, M2_DIR_Pin, M2_EN_GPIO_Port, M2_EN_Pin);
 8001c80:	4b12      	ldr	r3, [pc, #72]	@ (8001ccc <setup_motors+0x70>)
 8001c82:	9301      	str	r3, [sp, #4]
 8001c84:	2208      	movs	r2, #8
    statusCheck = StepMotor_Init(&l1_motor, &htim5, TIM_CHANNEL_1, M1_DIR_GPIO_Port, M1_DIR_Pin, M1_EN_GPIO_Port, M1_EN_Pin);
 8001c86:	7030      	strb	r0, [r6, #0]
    statusCheck = StepMotor_Init(&l2_motor, &htim9, TIM_CHANNEL_1, M2_DIR_GPIO_Port, M2_DIR_Pin, M2_EN_GPIO_Port, M2_EN_Pin);
 8001c88:	9202      	str	r2, [sp, #8]
 8001c8a:	2202      	movs	r2, #2
 8001c8c:	9200      	str	r2, [sp, #0]
 8001c8e:	4910      	ldr	r1, [pc, #64]	@ (8001cd0 <setup_motors+0x74>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	4620      	mov	r0, r4
 8001c94:	f7ff fdda 	bl	800184c <StepMotor_Init>
    motorArray[0] = &l1_motor;
 8001c98:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd4 <setup_motors+0x78>)
    statusCheck = StepMotor_Init(&l2_motor, &htim9, TIM_CHANNEL_1, M2_DIR_GPIO_Port, M2_DIR_Pin, M2_EN_GPIO_Port, M2_EN_Pin);
 8001c9a:	7030      	strb	r0, [r6, #0]
    StepMotor_SetSpeedLUT(&l1_motor, 0); // Set motor speed to 0 Initially
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	4628      	mov	r0, r5
    motorArray[1] = &l2_motor;
 8001ca0:	e9c3 5400 	strd	r5, r4, [r3]
    StepMotor_SetSpeedLUT(&l1_motor, 0); // Set motor speed to 0 Initially
 8001ca4:	f7ff fdf2 	bl	800188c <StepMotor_SetSpeedLUT>
    StepMotor_SetSpeedLUT(&l2_motor, 0); // Set motor speed to 0 Initially
 8001ca8:	2100      	movs	r1, #0
 8001caa:	4620      	mov	r0, r4
}
 8001cac:	b004      	add	sp, #16
 8001cae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    StepMotor_SetSpeedLUT(&l2_motor, 0); // Set motor speed to 0 Initially
 8001cb2:	f7ff bdeb 	b.w	800188c <StepMotor_SetSpeedLUT>
 8001cb6:	bf00      	nop
 8001cb8:	40020800 	.word	0x40020800
 8001cbc:	200004d4 	.word	0x200004d4
 8001cc0:	200009e0 	.word	0x200009e0
 8001cc4:	20000904 	.word	0x20000904
 8001cc8:	200004b8 	.word	0x200004b8
 8001ccc:	40020000 	.word	0x40020000
 8001cd0:	20000998 	.word	0x20000998
 8001cd4:	200004a8 	.word	0x200004a8

08001cd8 <main>:
{
 8001cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  CommandProtocol_SetCommandProcessor(MyProcessCommand);
 8001cdc:	48ae      	ldr	r0, [pc, #696]	@ (8001f98 <main+0x2c0>)
{
 8001cde:	b092      	sub	sp, #72	@ 0x48
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce0:	2400      	movs	r4, #0
  CommandProtocol_SetCommandProcessor(MyProcessCommand);
 8001ce2:	f7ff fd63 	bl	80017ac <CommandProtocol_SetCommandProcessor>
  HAL_Init();
 8001ce6:	f000 fc0d 	bl	8002504 <HAL_Init>
  SystemClock_Config();
 8001cea:	f7ff ff3f 	bl	8001b6c <SystemClock_Config>
  DWT_Init();
 8001cee:	f7ff fe37 	bl	8001960 <DWT_Init>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf2:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 8001cf6:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cfa:	4ba8      	ldr	r3, [pc, #672]	@ (8001f9c <main+0x2c4>)
 8001cfc:	9400      	str	r4, [sp, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfe:	940e      	str	r4, [sp, #56]	@ 0x38
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(GPIOC, TEST_LED_Pin|M1_DIR_Pin|M1_EN_Pin, GPIO_PIN_RESET);
 8001d02:	48a7      	ldr	r0, [pc, #668]	@ (8001fa0 <main+0x2c8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d04:	f042 0204 	orr.w	r2, r2, #4
 8001d08:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d0c:	f002 0204 	and.w	r2, r2, #4
 8001d10:	9200      	str	r2, [sp, #0]
 8001d12:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d14:	9401      	str	r4, [sp, #4]
 8001d16:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d18:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001d1c:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d20:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8001d24:	9201      	str	r2, [sp, #4]
 8001d26:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d28:	9402      	str	r4, [sp, #8]
 8001d2a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d2c:	f042 0201 	orr.w	r2, r2, #1
 8001d30:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d32:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d34:	f002 0201 	and.w	r2, r2, #1
 8001d38:	9202      	str	r2, [sp, #8]
 8001d3a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d3c:	9403      	str	r4, [sp, #12]
 8001d3e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d40:	f042 0202 	orr.w	r2, r2, #2
 8001d44:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d48:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(GPIOC, TEST_LED_Pin|M1_DIR_Pin|M1_EN_Pin, GPIO_PIN_RESET);
 8001d4c:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d50:	9303      	str	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, TEST_LED_Pin|M1_DIR_Pin|M1_EN_Pin, GPIO_PIN_RESET);
 8001d52:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d54:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOC, TEST_LED_Pin|M1_DIR_Pin|M1_EN_Pin, GPIO_PIN_RESET);
 8001d56:	f000 fdc9 	bl	80028ec <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, M2_DIR_Pin|M2_EN_Pin, GPIO_PIN_RESET);
 8001d5a:	4622      	mov	r2, r4
 8001d5c:	4891      	ldr	r0, [pc, #580]	@ (8001fa4 <main+0x2cc>)
 8001d5e:	210a      	movs	r1, #10
 8001d60:	f000 fdc4 	bl	80028ec <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d64:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = TEST_LED_Pin|M1_DIR_Pin;
 8001d66:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d6a:	488d      	ldr	r0, [pc, #564]	@ (8001fa0 <main+0x2c8>)
 8001d6c:	a90a      	add	r1, sp, #40	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d6e:	2502      	movs	r5, #2
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d70:	e9cd 360a 	strd	r3, r6, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pin = M1_EN_Pin;
 8001d74:	f44f 4700 	mov.w	r7, #32768	@ 0x8000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d78:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d7c:	f000 fcc0 	bl	8002700 <HAL_GPIO_Init>
  HAL_GPIO_Init(M1_EN_GPIO_Port, &GPIO_InitStruct);
 8001d80:	4887      	ldr	r0, [pc, #540]	@ (8001fa0 <main+0x2c8>)
 8001d82:	a90a      	add	r1, sp, #40	@ 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d84:	e9cd 760a 	strd	r7, r6, [sp, #40]	@ 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d88:	e9cd 540c 	strd	r5, r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(M1_EN_GPIO_Port, &GPIO_InitStruct);
 8001d8c:	f000 fcb8 	bl	8002700 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = M2_DIR_Pin|M2_EN_Pin;
 8001d90:	230a      	movs	r3, #10
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d92:	4884      	ldr	r0, [pc, #528]	@ (8001fa4 <main+0x2cc>)
  GPIO_InitStruct.Pin = M2_DIR_Pin|M2_EN_Pin;
 8001d94:	930a      	str	r3, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d96:	a90a      	add	r1, sp, #40	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d98:	e9cd 640b 	strd	r6, r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9c:	940d      	str	r4, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9e:	f000 fcaf 	bl	8002700 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001da2:	2333      	movs	r3, #51	@ 0x33
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001da4:	4880      	ldr	r0, [pc, #512]	@ (8001fa8 <main+0x2d0>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001da6:	930a      	str	r3, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001da8:	a90a      	add	r1, sp, #40	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001daa:	e9cd 540b 	strd	r5, r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001dae:	e9cd 450d 	strd	r4, r5, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001db2:	f000 fca5 	bl	8002700 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001db6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dba:	487a      	ldr	r0, [pc, #488]	@ (8001fa4 <main+0x2cc>)
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001dbc:	930a      	str	r3, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dbe:	a90a      	add	r1, sp, #40	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	e9cd 540b 	strd	r5, r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001dc4:	e9cd 460d 	strd	r4, r6, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc8:	f000 fc9a 	bl	8002700 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dcc:	4875      	ldr	r0, [pc, #468]	@ (8001fa4 <main+0x2cc>)
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001dce:	970a      	str	r7, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd0:	a90a      	add	r1, sp, #40	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd2:	e9cd 540b 	strd	r5, r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001dd6:	e9cd 460d 	strd	r4, r6, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dda:	f000 fc91 	bl	8002700 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001dde:	f44f 7380 	mov.w	r3, #256	@ 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de2:	e9cd 350a 	strd	r3, r5, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001de6:	4870      	ldr	r0, [pc, #448]	@ (8001fa8 <main+0x2d0>)
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8001de8:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dea:	a90a      	add	r1, sp, #40	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8001dec:	930e      	str	r3, [sp, #56]	@ 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dee:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001df2:	f000 fc85 	bl	8002700 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001df6:	f44f 7300 	mov.w	r3, #512	@ 0x200
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dfa:	486b      	ldr	r0, [pc, #428]	@ (8001fa8 <main+0x2d0>)
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001dfc:	950e      	str	r5, [sp, #56]	@ 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dfe:	a90a      	add	r1, sp, #40	@ 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e00:	e9cd 350a 	strd	r3, r5, [sp, #40]	@ 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e04:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e08:	f000 fc7a 	bl	8002700 <HAL_GPIO_Init>
  huart1.Instance = USART1;
 8001e0c:	4867      	ldr	r0, [pc, #412]	@ (8001fac <main+0x2d4>)
  huart1.Init.BaudRate = 115200;
 8001e0e:	4a68      	ldr	r2, [pc, #416]	@ (8001fb0 <main+0x2d8>)
 8001e10:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001e14:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e18:	230c      	movs	r3, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e1a:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e1e:	e9c0 4304 	strd	r4, r3, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e22:	e9c0 4406 	strd	r4, r4, [r0, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e26:	f002 f953 	bl	80040d0 <HAL_UART_Init>
 8001e2a:	b108      	cbz	r0, 8001e30 <main+0x158>
 8001e2c:	b672      	cpsid	i
  while (1)
 8001e2e:	e7fe      	b.n	8001e2e <main+0x156>
  hi2c1.Instance = I2C1;
 8001e30:	4603      	mov	r3, r0
  hi2c1.Init.ClockSpeed = 400000;
 8001e32:	4960      	ldr	r1, [pc, #384]	@ (8001fb4 <main+0x2dc>)
  hi2c1.Instance = I2C1;
 8001e34:	4860      	ldr	r0, [pc, #384]	@ (8001fb8 <main+0x2e0>)
  hi2c1.Init.ClockSpeed = 400000;
 8001e36:	4a61      	ldr	r2, [pc, #388]	@ (8001fbc <main+0x2e4>)
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e38:	6203      	str	r3, [r0, #32]
  hi2c1.Init.ClockSpeed = 400000;
 8001e3a:	e9c0 1200 	strd	r1, r2, [r0]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e3e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
  hi2c1.Init.OwnAddress1 = 0;
 8001e42:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e46:	e9c0 2304 	strd	r2, r3, [r0, #16]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e4a:	e9c0 3306 	strd	r3, r3, [r0, #24]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e4e:	f000 fde3 	bl	8002a18 <HAL_I2C_Init>
 8001e52:	4603      	mov	r3, r0
 8001e54:	b108      	cbz	r0, 8001e5a <main+0x182>
 8001e56:	b672      	cpsid	i
  while (1)
 8001e58:	e7fe      	b.n	8001e58 <main+0x180>
  htim11.Instance = TIM11;
 8001e5a:	4859      	ldr	r0, [pc, #356]	@ (8001fc0 <main+0x2e8>)
  htim11.Init.Prescaler = 5000-1;
 8001e5c:	4959      	ldr	r1, [pc, #356]	@ (8001fc4 <main+0x2ec>)
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e5e:	6103      	str	r3, [r0, #16]
  htim11.Init.Prescaler = 5000-1;
 8001e60:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001e64:	e9c0 1200 	strd	r1, r2, [r0]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e68:	2680      	movs	r6, #128	@ 0x80
  htim11.Init.Period = 100-1;
 8001e6a:	2263      	movs	r2, #99	@ 0x63
 8001e6c:	e9c0 3202 	strd	r3, r2, [r0, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e70:	6186      	str	r6, [r0, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001e72:	f001 fd17 	bl	80038a4 <HAL_TIM_Base_Init>
 8001e76:	b9e0      	cbnz	r0, 8001eb2 <main+0x1da>
  htim5.Instance = TIM5;
 8001e78:	4c53      	ldr	r4, [pc, #332]	@ (8001fc8 <main+0x2f0>)
 8001e7a:	4b54      	ldr	r3, [pc, #336]	@ (8001fcc <main+0x2f4>)
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e7c:	9006      	str	r0, [sp, #24]
  htim5.Init.Prescaler = 65535;
 8001e7e:	f64f 77ff 	movw	r7, #65535	@ 0xffff
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e82:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
 8001e86:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
 8001e8a:	e9cd 000e 	strd	r0, r0, [sp, #56]	@ 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e8e:	e9cd 0007 	strd	r0, r0, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e92:	9004      	str	r0, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e94:	9010      	str	r0, [sp, #64]	@ 0x40
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e96:	9009      	str	r0, [sp, #36]	@ 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e98:	9005      	str	r0, [sp, #20]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e9a:	60a0      	str	r0, [r4, #8]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e9c:	6120      	str	r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001e9e:	4620      	mov	r0, r4
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ea0:	61a6      	str	r6, [r4, #24]
  htim5.Init.Prescaler = 65535;
 8001ea2:	6067      	str	r7, [r4, #4]
  htim5.Init.Period = 65535;
 8001ea4:	60e7      	str	r7, [r4, #12]
  htim5.Instance = TIM5;
 8001ea6:	6023      	str	r3, [r4, #0]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001ea8:	f001 fcfc 	bl	80038a4 <HAL_TIM_Base_Init>
 8001eac:	b118      	cbz	r0, 8001eb6 <main+0x1de>
 8001eae:	b672      	cpsid	i
  while (1)
 8001eb0:	e7fe      	b.n	8001eb0 <main+0x1d8>
 8001eb2:	b672      	cpsid	i
 8001eb4:	e7fe      	b.n	8001eb4 <main+0x1dc>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eb6:	f44f 5880 	mov.w	r8, #4096	@ 0x1000
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001eba:	a906      	add	r1, sp, #24
 8001ebc:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ebe:	f8cd 8018 	str.w	r8, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001ec2:	f001 ff7b 	bl	8003dbc <HAL_TIM_ConfigClockSource>
 8001ec6:	b108      	cbz	r0, 8001ecc <main+0x1f4>
 8001ec8:	b672      	cpsid	i
  while (1)
 8001eca:	e7fe      	b.n	8001eca <main+0x1f2>
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 8001ecc:	4620      	mov	r0, r4
 8001ece:	f001 fd97 	bl	8003a00 <HAL_TIM_OC_Init>
 8001ed2:	b108      	cbz	r0, 8001ed8 <main+0x200>
 8001ed4:	b672      	cpsid	i
  while (1)
 8001ed6:	e7fe      	b.n	8001ed6 <main+0x1fe>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ed8:	2200      	movs	r2, #0
 8001eda:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001edc:	a904      	add	r1, sp, #16
 8001ede:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ee0:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001ee4:	f002 f8b8 	bl	8004058 <HAL_TIMEx_MasterConfigSynchronization>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	b108      	cbz	r0, 8001ef0 <main+0x218>
 8001eec:	b672      	cpsid	i
  while (1)
 8001eee:	e7fe      	b.n	8001eee <main+0x216>
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001ef0:	ed9f 7b27 	vldr	d7, [pc, #156]	@ 8001f90 <main+0x2b8>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ef4:	900c      	str	r0, [sp, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ef6:	900e      	str	r0, [sp, #56]	@ 0x38
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ef8:	a90a      	add	r1, sp, #40	@ 0x28
 8001efa:	4620      	mov	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001efc:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f00:	f001 fea0 	bl	8003c44 <HAL_TIM_OC_ConfigChannel>
 8001f04:	4605      	mov	r5, r0
 8001f06:	b108      	cbz	r0, 8001f0c <main+0x234>
 8001f08:	b672      	cpsid	i
  while (1)
 8001f0a:	e7fe      	b.n	8001f0a <main+0x232>
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim5, TIM_CHANNEL_1);
 8001f0c:	6822      	ldr	r2, [r4, #0]
 8001f0e:	6993      	ldr	r3, [r2, #24]
  HAL_TIM_MspPostInit(&htim5);
 8001f10:	4620      	mov	r0, r4
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim5, TIM_CHANNEL_1);
 8001f12:	f043 0308 	orr.w	r3, r3, #8
  htim9.Instance = TIM9;
 8001f16:	4c2e      	ldr	r4, [pc, #184]	@ (8001fd0 <main+0x2f8>)
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim5, TIM_CHANNEL_1);
 8001f18:	6193      	str	r3, [r2, #24]
  HAL_TIM_MspPostInit(&htim5);
 8001f1a:	f000 f991 	bl	8002240 <HAL_TIM_MspPostInit>
  htim9.Instance = TIM9;
 8001f1e:	4b2d      	ldr	r3, [pc, #180]	@ (8001fd4 <main+0x2fc>)
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f20:	9510      	str	r5, [sp, #64]	@ 0x40
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001f22:	4620      	mov	r0, r4
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f24:	e9cd 5506 	strd	r5, r5, [sp, #24]
 8001f28:	e9cd 5508 	strd	r5, r5, [sp, #32]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f2c:	e9cd 550a 	strd	r5, r5, [sp, #40]	@ 0x28
 8001f30:	e9cd 550c 	strd	r5, r5, [sp, #48]	@ 0x30
 8001f34:	e9cd 550e 	strd	r5, r5, [sp, #56]	@ 0x38
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f38:	e9c4 5702 	strd	r5, r7, [r4, #8]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f3c:	61a6      	str	r6, [r4, #24]
  htim9.Init.Prescaler = 65535;
 8001f3e:	6067      	str	r7, [r4, #4]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f40:	6125      	str	r5, [r4, #16]
  htim9.Instance = TIM9;
 8001f42:	6023      	str	r3, [r4, #0]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001f44:	f001 fcae 	bl	80038a4 <HAL_TIM_Base_Init>
 8001f48:	b108      	cbz	r0, 8001f4e <main+0x276>
 8001f4a:	b672      	cpsid	i
  while (1)
 8001f4c:	e7fe      	b.n	8001f4c <main+0x274>
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001f4e:	a906      	add	r1, sp, #24
 8001f50:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f52:	f8cd 8018 	str.w	r8, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001f56:	f001 ff31 	bl	8003dbc <HAL_TIM_ConfigClockSource>
 8001f5a:	b108      	cbz	r0, 8001f60 <main+0x288>
 8001f5c:	b672      	cpsid	i
  while (1)
 8001f5e:	e7fe      	b.n	8001f5e <main+0x286>
  if (HAL_TIM_OC_Init(&htim9) != HAL_OK)
 8001f60:	481b      	ldr	r0, [pc, #108]	@ (8001fd0 <main+0x2f8>)
 8001f62:	f001 fd4d 	bl	8003a00 <HAL_TIM_OC_Init>
 8001f66:	4602      	mov	r2, r0
 8001f68:	b108      	cbz	r0, 8001f6e <main+0x296>
 8001f6a:	b672      	cpsid	i
  while (1)
 8001f6c:	e7fe      	b.n	8001f6c <main+0x294>
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f6e:	4818      	ldr	r0, [pc, #96]	@ (8001fd0 <main+0x2f8>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f70:	920c      	str	r2, [sp, #48]	@ 0x30
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001f72:	2630      	movs	r6, #48	@ 0x30
 8001f74:	2700      	movs	r7, #0
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f76:	a90a      	add	r1, sp, #40	@ 0x28
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001f78:	e9cd 670a 	strd	r6, r7, [sp, #40]	@ 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f7c:	920e      	str	r2, [sp, #56]	@ 0x38
  if (HAL_TIM_OC_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f7e:	f001 fe61 	bl	8003c44 <HAL_TIM_OC_ConfigChannel>
 8001f82:	4605      	mov	r5, r0
 8001f84:	b340      	cbz	r0, 8001fd8 <main+0x300>
 8001f86:	b672      	cpsid	i
  while (1)
 8001f88:	e7fe      	b.n	8001f88 <main+0x2b0>
 8001f8a:	bf00      	nop
 8001f8c:	f3af 8000 	nop.w
 8001f90:	00000030 	.word	0x00000030
 8001f94:	00000000 	.word	0x00000000
 8001f98:	080019c1 	.word	0x080019c1
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40020800 	.word	0x40020800
 8001fa4:	40020000 	.word	0x40020000
 8001fa8:	40020400 	.word	0x40020400
 8001fac:	20000908 	.word	0x20000908
 8001fb0:	40011000 	.word	0x40011000
 8001fb4:	40005400 	.word	0x40005400
 8001fb8:	20000a28 	.word	0x20000a28
 8001fbc:	00061a80 	.word	0x00061a80
 8001fc0:	20000950 	.word	0x20000950
 8001fc4:	40014800 	.word	0x40014800
 8001fc8:	200009e0 	.word	0x200009e0
 8001fcc:	40000c00 	.word	0x40000c00
 8001fd0:	20000998 	.word	0x20000998
 8001fd4:	40014000 	.word	0x40014000
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim9, TIM_CHANNEL_1);
 8001fd8:	6822      	ldr	r2, [r4, #0]
  HAL_TIM_MspPostInit(&htim9);
 8001fda:	4838      	ldr	r0, [pc, #224]	@ (80020bc <main+0x3e4>)
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim9, TIM_CHANNEL_1);
 8001fdc:	6993      	ldr	r3, [r2, #24]
  statusCheck = AS5600_Mux_Init(&sensors, &hi2c1, 2);
 8001fde:	4c38      	ldr	r4, [pc, #224]	@ (80020c0 <main+0x3e8>)
 8001fe0:	f8df 80ec 	ldr.w	r8, [pc, #236]	@ 80020d0 <main+0x3f8>
		  Trajectory_Compute(&robotTraj, (float32_t)controller_dt);
 8001fe4:	4f37      	ldr	r7, [pc, #220]	@ (80020c4 <main+0x3ec>)
		  MultivariablePID_SetSetpoint(&pidObj, q_set);
 8001fe6:	4e38      	ldr	r6, [pc, #224]	@ (80020c8 <main+0x3f0>)
  __HAL_TIM_ENABLE_OCxPRELOAD(&htim9, TIM_CHANNEL_1);
 8001fe8:	f043 0308 	orr.w	r3, r3, #8
 8001fec:	6193      	str	r3, [r2, #24]
  HAL_TIM_MspPostInit(&htim9);
 8001fee:	f000 f927 	bl	8002240 <HAL_TIM_MspPostInit>
  statusCheck = AS5600_Mux_Init(&sensors, &hi2c1, 2);
 8001ff2:	4936      	ldr	r1, [pc, #216]	@ (80020cc <main+0x3f4>)
 8001ff4:	4836      	ldr	r0, [pc, #216]	@ (80020d0 <main+0x3f8>)
 8001ff6:	2202      	movs	r2, #2
 8001ff8:	f7ff faf2 	bl	80015e0 <AS5600_Mux_Init>
  statusCheck = CommandProtocol_Init(&cmdHandle, &huart1, 100);
 8001ffc:	4935      	ldr	r1, [pc, #212]	@ (80020d4 <main+0x3fc>)
  statusCheck = AS5600_Mux_Init(&sensors, &hi2c1, 2);
 8001ffe:	7020      	strb	r0, [r4, #0]
  statusCheck = CommandProtocol_Init(&cmdHandle, &huart1, 100);
 8002000:	2264      	movs	r2, #100	@ 0x64
 8002002:	4835      	ldr	r0, [pc, #212]	@ (80020d8 <main+0x400>)
 8002004:	f7ff fbd8 	bl	80017b8 <CommandProtocol_Init>
 8002008:	7020      	strb	r0, [r4, #0]
  setup_motors();
 800200a:	f7ff fe27 	bl	8001c5c <setup_motors>
  MultivariablePID_Init(&pidObj);
 800200e:	4833      	ldr	r0, [pc, #204]	@ (80020dc <main+0x404>)
 8002010:	4c32      	ldr	r4, [pc, #200]	@ (80020dc <main+0x404>)
 8002012:	f7fe ffef 	bl	8000ff4 <MultivariablePID_Init>
  Trajectory_Init(&robotTraj);
 8002016:	482b      	ldr	r0, [pc, #172]	@ (80020c4 <main+0x3ec>)
 8002018:	f7ff f9ae 	bl	8001378 <Trajectory_Init>
  HAL_TIM_Base_Start_IT(&htim11); // Start controller timer
 800201c:	4830      	ldr	r0, [pc, #192]	@ (80020e0 <main+0x408>)
  volatile uint32_t lastTime = 0; uint32_t interval = 4;
 800201e:	950a      	str	r5, [sp, #40]	@ 0x28
  HAL_TIM_Base_Start_IT(&htim11); // Start controller timer
 8002020:	f001 fcba 	bl	8003998 <HAL_TIM_Base_Start_IT>
 8002024:	4d2f      	ldr	r5, [pc, #188]	@ (80020e4 <main+0x40c>)
 8002026:	e005      	b.n	8002034 <main+0x35c>
	  if (HAL_GetTick() - lastTime > interval)
 8002028:	f000 fa92 	bl	8002550 <HAL_GetTick>
 800202c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800202e:	1ac3      	subs	r3, r0, r3
 8002030:	2b04      	cmp	r3, #4
 8002032:	d828      	bhi.n	8002086 <main+0x3ae>
	  if(globalControllerFlag)
 8002034:	782b      	ldrb	r3, [r5, #0]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d0f6      	beq.n	8002028 <main+0x350>
		  globalControllerFlag = 0;
 800203a:	2300      	movs	r3, #0
 800203c:	702b      	strb	r3, [r5, #0]
		  float controller_dt = DWT_GetDeltaTime();
 800203e:	f7ff fca7 	bl	8001990 <DWT_GetDeltaTime>
		  Trajectory_Compute(&robotTraj, (float32_t)controller_dt);
 8002042:	4638      	mov	r0, r7
		  pidObj.dt = (float32_t)controller_dt;
 8002044:	ed84 0a6c 	vstr	s0, [r4, #432]	@ 0x1b0
		  Trajectory_Compute(&robotTraj, (float32_t)controller_dt);
 8002048:	f7ff fa08 	bl	800145c <Trajectory_Compute>
		  MultivariablePID_SetSetpoint(&pidObj, q_set);
 800204c:	4631      	mov	r1, r6
 800204e:	4620      	mov	r0, r4
 8002050:	f7ff f864 	bl	800111c <MultivariablePID_SetSetpoint>
		  MultivariablePID_Compute(&pidObj, q_meas);
 8002054:	4620      	mov	r0, r4
 8002056:	4924      	ldr	r1, [pc, #144]	@ (80020e8 <main+0x410>)
 8002058:	f7ff f8b6 	bl	80011c8 <MultivariablePID_Compute>
		  StepMotor_SetSpeedLUT(&l1_motor, pidObj.output_data[0]);
 800205c:	edd4 7a3e 	vldr	s15, [r4, #248]	@ 0xf8
 8002060:	4822      	ldr	r0, [pc, #136]	@ (80020ec <main+0x414>)
 8002062:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002066:	ee17 3a90 	vmov	r3, s15
 800206a:	b219      	sxth	r1, r3
 800206c:	f7ff fc0e 	bl	800188c <StepMotor_SetSpeedLUT>
		  StepMotor_SetSpeedLUT(&l2_motor, pidObj.output_data[1]);
 8002070:	edd4 7a3f 	vldr	s15, [r4, #252]	@ 0xfc
 8002074:	481e      	ldr	r0, [pc, #120]	@ (80020f0 <main+0x418>)
 8002076:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800207a:	ee17 3a90 	vmov	r3, s15
 800207e:	b219      	sxth	r1, r3
 8002080:	f7ff fc04 	bl	800188c <StepMotor_SetSpeedLUT>
 8002084:	e7d0      	b.n	8002028 <main+0x350>
		  AS5600_Mux_ReadAllAngles(&sensors);
 8002086:	4812      	ldr	r0, [pc, #72]	@ (80020d0 <main+0x3f8>)
 8002088:	f7ff fb32 	bl	80016f0 <AS5600_Mux_ReadAllAngles>
		  for (uint8_t i = 0; i < sensors.num_sensors; i++) {
 800208c:	f898 0004 	ldrb.w	r0, [r8, #4]
 8002090:	4918      	ldr	r1, [pc, #96]	@ (80020f4 <main+0x41c>)
 8002092:	4a15      	ldr	r2, [pc, #84]	@ (80020e8 <main+0x410>)
 8002094:	2300      	movs	r3, #0
 8002096:	fa5f fc83 	uxtb.w	ip, r3
 800209a:	4560      	cmp	r0, ip
 800209c:	d909      	bls.n	80020b2 <main+0x3da>
			  q_meas[i] = sensors.angles[i];
 800209e:	f831 cf02 	ldrh.w	ip, [r1, #2]!
 80020a2:	ee07 ca90 	vmov	s15, ip
 80020a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020aa:	3301      	adds	r3, #1
 80020ac:	ece2 7a01 	vstmia	r2!, {s15}
		  for (uint8_t i = 0; i < sensors.num_sensors; i++) {
 80020b0:	e7f1      	b.n	8002096 <main+0x3be>
		  lastTime = HAL_GetTick();
 80020b2:	f000 fa4d 	bl	8002550 <HAL_GetTick>
 80020b6:	900a      	str	r0, [sp, #40]	@ 0x28
 80020b8:	e7bc      	b.n	8002034 <main+0x35c>
 80020ba:	bf00      	nop
 80020bc:	20000998 	.word	0x20000998
 80020c0:	20000904 	.word	0x20000904
 80020c4:	2000021c 	.word	0x2000021c
 80020c8:	20000010 	.word	0x20000010
 80020cc:	20000a28 	.word	0x20000a28
 80020d0:	200004f0 	.word	0x200004f0
 80020d4:	20000908 	.word	0x20000908
 80020d8:	20000510 	.word	0x20000510
 80020dc:	200002f4 	.word	0x200002f4
 80020e0:	20000950 	.word	0x20000950
 80020e4:	20000905 	.word	0x20000905
 80020e8:	20000000 	.word	0x20000000
 80020ec:	200004d4 	.word	0x200004d4
 80020f0:	200004b8 	.word	0x200004b8
 80020f4:	200004f4 	.word	0x200004f4

080020f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020f8:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020fa:	4b0c      	ldr	r3, [pc, #48]	@ (800212c <HAL_MspInit+0x34>)
 80020fc:	2100      	movs	r1, #0
 80020fe:	9100      	str	r1, [sp, #0]
 8002100:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002102:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002106:	645a      	str	r2, [r3, #68]	@ 0x44
 8002108:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800210a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800210e:	9200      	str	r2, [sp, #0]
 8002110:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002112:	9101      	str	r1, [sp, #4]
 8002114:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002116:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800211a:	641a      	str	r2, [r3, #64]	@ 0x40
 800211c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002122:	9301      	str	r3, [sp, #4]
 8002124:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002126:	b002      	add	sp, #8
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop
 800212c:	40023800 	.word	0x40023800

08002130 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002130:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hi2c->Instance==I2C1)
 8002132:	4b19      	ldr	r3, [pc, #100]	@ (8002198 <HAL_I2C_MspInit+0x68>)
 8002134:	6802      	ldr	r2, [r0, #0]
{
 8002136:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002138:	2400      	movs	r4, #0
  if(hi2c->Instance==I2C1)
 800213a:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800213c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8002140:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8002144:	9406      	str	r4, [sp, #24]
  if(hi2c->Instance==I2C1)
 8002146:	d001      	beq.n	800214c <HAL_I2C_MspInit+0x1c>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002148:	b009      	add	sp, #36	@ 0x24
 800214a:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800214c:	4d13      	ldr	r5, [pc, #76]	@ (800219c <HAL_I2C_MspInit+0x6c>)
 800214e:	9400      	str	r4, [sp, #0]
 8002150:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002152:	4813      	ldr	r0, [pc, #76]	@ (80021a0 <HAL_I2C_MspInit+0x70>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002154:	f043 0302 	orr.w	r3, r3, #2
 8002158:	632b      	str	r3, [r5, #48]	@ 0x30
 800215a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800215c:	f003 0302 	and.w	r3, r3, #2
 8002160:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002162:	22c0      	movs	r2, #192	@ 0xc0
 8002164:	2312      	movs	r3, #18
 8002166:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800216a:	2201      	movs	r2, #1
 800216c:	2303      	movs	r3, #3
 800216e:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002172:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002174:	2304      	movs	r3, #4
 8002176:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002178:	9a00      	ldr	r2, [sp, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800217a:	f000 fac1 	bl	8002700 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800217e:	9401      	str	r4, [sp, #4]
 8002180:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8002182:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002186:	642b      	str	r3, [r5, #64]	@ 0x40
 8002188:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 800218a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800218e:	9301      	str	r3, [sp, #4]
 8002190:	9b01      	ldr	r3, [sp, #4]
}
 8002192:	b009      	add	sp, #36	@ 0x24
 8002194:	bd30      	pop	{r4, r5, pc}
 8002196:	bf00      	nop
 8002198:	40005400 	.word	0x40005400
 800219c:	40023800 	.word	0x40023800
 80021a0:	40020400 	.word	0x40020400

080021a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021a4:	b500      	push	{lr}
  if(htim_base->Instance==TIM5)
 80021a6:	4a21      	ldr	r2, [pc, #132]	@ (800222c <HAL_TIM_Base_MspInit+0x88>)
 80021a8:	6803      	ldr	r3, [r0, #0]
 80021aa:	4293      	cmp	r3, r2
{
 80021ac:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM5)
 80021ae:	d017      	beq.n	80021e0 <HAL_TIM_Base_MspInit+0x3c>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(htim_base->Instance==TIM9)
 80021b0:	4a1f      	ldr	r2, [pc, #124]	@ (8002230 <HAL_TIM_Base_MspInit+0x8c>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d005      	beq.n	80021c2 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM9_CLK_ENABLE();
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
  else if(htim_base->Instance==TIM11)
 80021b6:	4a1f      	ldr	r2, [pc, #124]	@ (8002234 <HAL_TIM_Base_MspInit+0x90>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d020      	beq.n	80021fe <HAL_TIM_Base_MspInit+0x5a>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80021bc:	b005      	add	sp, #20
 80021be:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM9_CLK_ENABLE();
 80021c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002238 <HAL_TIM_Base_MspInit+0x94>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	9202      	str	r2, [sp, #8]
 80021c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80021ca:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80021ce:	645a      	str	r2, [r3, #68]	@ 0x44
 80021d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021d6:	9302      	str	r3, [sp, #8]
 80021d8:	9b02      	ldr	r3, [sp, #8]
}
 80021da:	b005      	add	sp, #20
 80021dc:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM5_CLK_ENABLE();
 80021e0:	4b15      	ldr	r3, [pc, #84]	@ (8002238 <HAL_TIM_Base_MspInit+0x94>)
 80021e2:	2200      	movs	r2, #0
 80021e4:	9201      	str	r2, [sp, #4]
 80021e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80021e8:	f042 0208 	orr.w	r2, r2, #8
 80021ec:	641a      	str	r2, [r3, #64]	@ 0x40
 80021ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f0:	f003 0308 	and.w	r3, r3, #8
 80021f4:	9301      	str	r3, [sp, #4]
 80021f6:	9b01      	ldr	r3, [sp, #4]
}
 80021f8:	b005      	add	sp, #20
 80021fa:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM11_CLK_ENABLE();
 80021fe:	2200      	movs	r2, #0
 8002200:	4b0d      	ldr	r3, [pc, #52]	@ (8002238 <HAL_TIM_Base_MspInit+0x94>)
 8002202:	9203      	str	r2, [sp, #12]
 8002204:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8002206:	f441 2180 	orr.w	r1, r1, #262144	@ 0x40000
 800220a:	6459      	str	r1, [r3, #68]	@ 0x44
 800220c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800220e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002212:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002214:	201a      	movs	r0, #26
 8002216:	4611      	mov	r1, r2
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002218:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800221a:	f000 f9b1 	bl	8002580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800221e:	201a      	movs	r0, #26
}
 8002220:	b005      	add	sp, #20
 8002222:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002226:	f000 b9e7 	b.w	80025f8 <HAL_NVIC_EnableIRQ>
 800222a:	bf00      	nop
 800222c:	40000c00 	.word	0x40000c00
 8002230:	40014000 	.word	0x40014000
 8002234:	40014800 	.word	0x40014800
 8002238:	40023800 	.word	0x40023800
 800223c:	00000000 	.word	0x00000000

08002240 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002240:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim->Instance==TIM5)
 8002242:	6802      	ldr	r2, [r0, #0]
 8002244:	4922      	ldr	r1, [pc, #136]	@ (80022d0 <HAL_TIM_MspPostInit+0x90>)
{
 8002246:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002248:	2300      	movs	r3, #0
  if(htim->Instance==TIM5)
 800224a:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800224c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8002250:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8002254:	9306      	str	r3, [sp, #24]
  if(htim->Instance==TIM5)
 8002256:	d004      	beq.n	8002262 <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }
  else if(htim->Instance==TIM9)
 8002258:	491e      	ldr	r1, [pc, #120]	@ (80022d4 <HAL_TIM_MspPostInit+0x94>)
 800225a:	428a      	cmp	r2, r1
 800225c:	d018      	beq.n	8002290 <HAL_TIM_MspPostInit+0x50>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 800225e:	b009      	add	sp, #36	@ 0x24
 8002260:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002262:	4a1d      	ldr	r2, [pc, #116]	@ (80022d8 <HAL_TIM_MspPostInit+0x98>)
 8002264:	9300      	str	r3, [sp, #0]
 8002266:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002268:	481c      	ldr	r0, [pc, #112]	@ (80022dc <HAL_TIM_MspPostInit+0x9c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800226a:	f043 0301 	orr.w	r3, r3, #1
 800226e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002270:	6b13      	ldr	r3, [r2, #48]	@ 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002272:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 80022c8 <HAL_TIM_MspPostInit+0x88>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	9300      	str	r3, [sp, #0]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800227c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800227e:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002280:	ed8d 7b02 	vstr	d7, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002284:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002286:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002288:	f000 fa3a 	bl	8002700 <HAL_GPIO_Init>
}
 800228c:	b009      	add	sp, #36	@ 0x24
 800228e:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002290:	4a11      	ldr	r2, [pc, #68]	@ (80022d8 <HAL_TIM_MspPostInit+0x98>)
 8002292:	9301      	str	r3, [sp, #4]
 8002294:	6b11      	ldr	r1, [r2, #48]	@ 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002296:	4811      	ldr	r0, [pc, #68]	@ (80022dc <HAL_TIM_MspPostInit+0x9c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002298:	f041 0101 	orr.w	r1, r1, #1
 800229c:	6311      	str	r1, [r2, #48]	@ 0x30
 800229e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80022a0:	f002 0201 	and.w	r2, r2, #1
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a4:	2302      	movs	r3, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a6:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80022a8:	2404      	movs	r4, #4
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80022aa:	2203      	movs	r2, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ac:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ae:	e9cd 4302 	strd	r4, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022b2:	e9cd 3304 	strd	r3, r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022b6:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80022b8:	9206      	str	r2, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ba:	f000 fa21 	bl	8002700 <HAL_GPIO_Init>
}
 80022be:	b009      	add	sp, #36	@ 0x24
 80022c0:	bd30      	pop	{r4, r5, pc}
 80022c2:	bf00      	nop
 80022c4:	f3af 8000 	nop.w
 80022c8:	00000001 	.word	0x00000001
 80022cc:	00000002 	.word	0x00000002
 80022d0:	40000c00 	.word	0x40000c00
 80022d4:	40014000 	.word	0x40014000
 80022d8:	40023800 	.word	0x40023800
 80022dc:	40020000 	.word	0x40020000

080022e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022e0:	b530      	push	{r4, r5, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 80022e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002358 <HAL_UART_MspInit+0x78>)
 80022e4:	6802      	ldr	r2, [r0, #0]
{
 80022e6:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e8:	2400      	movs	r4, #0
  if(huart->Instance==USART1)
 80022ea:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ec:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80022f0:	e9cd 4404 	strd	r4, r4, [sp, #16]
 80022f4:	9406      	str	r4, [sp, #24]
  if(huart->Instance==USART1)
 80022f6:	d001      	beq.n	80022fc <HAL_UART_MspInit+0x1c>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80022f8:	b009      	add	sp, #36	@ 0x24
 80022fa:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 80022fc:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 8002300:	9400      	str	r4, [sp, #0]
 8002302:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002304:	4815      	ldr	r0, [pc, #84]	@ (800235c <HAL_UART_MspInit+0x7c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8002306:	f042 0210 	orr.w	r2, r2, #16
 800230a:	645a      	str	r2, [r3, #68]	@ 0x44
 800230c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800230e:	f002 0210 	and.w	r2, r2, #16
 8002312:	9200      	str	r2, [sp, #0]
 8002314:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002316:	9401      	str	r4, [sp, #4]
 8002318:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800231a:	f042 0201 	orr.w	r2, r2, #1
 800231e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002322:	f003 0301 	and.w	r3, r3, #1
 8002326:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002328:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800232c:	2302      	movs	r3, #2
 800232e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002332:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002334:	2307      	movs	r3, #7
 8002336:	2203      	movs	r2, #3
 8002338:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800233c:	9d01      	ldr	r5, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800233e:	f000 f9df 	bl	8002700 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002342:	4622      	mov	r2, r4
 8002344:	4621      	mov	r1, r4
 8002346:	2025      	movs	r0, #37	@ 0x25
 8002348:	f000 f91a 	bl	8002580 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800234c:	2025      	movs	r0, #37	@ 0x25
 800234e:	f000 f953 	bl	80025f8 <HAL_NVIC_EnableIRQ>
}
 8002352:	b009      	add	sp, #36	@ 0x24
 8002354:	bd30      	pop	{r4, r5, pc}
 8002356:	bf00      	nop
 8002358:	40011000 	.word	0x40011000
 800235c:	40020000 	.word	0x40020000

08002360 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002360:	e7fe      	b.n	8002360 <NMI_Handler>
 8002362:	bf00      	nop

08002364 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002364:	e7fe      	b.n	8002364 <HardFault_Handler>
 8002366:	bf00      	nop

08002368 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002368:	e7fe      	b.n	8002368 <MemManage_Handler>
 800236a:	bf00      	nop

0800236c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800236c:	e7fe      	b.n	800236c <BusFault_Handler>
 800236e:	bf00      	nop

08002370 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002370:	e7fe      	b.n	8002370 <UsageFault_Handler>
 8002372:	bf00      	nop

08002374 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop

08002378 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop

0800237c <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop

08002380 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002380:	f000 b8da 	b.w	8002538 <HAL_IncTick>

08002384 <TIM1_TRG_COM_TIM11_IRQHandler>:
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002384:	4801      	ldr	r0, [pc, #4]	@ (800238c <TIM1_TRG_COM_TIM11_IRQHandler+0x8>)
 8002386:	f001 bdcb 	b.w	8003f20 <HAL_TIM_IRQHandler>
 800238a:	bf00      	nop
 800238c:	20000950 	.word	0x20000950

08002390 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002390:	4801      	ldr	r0, [pc, #4]	@ (8002398 <USART1_IRQHandler+0x8>)
 8002392:	f002 b833 	b.w	80043fc <HAL_UART_IRQHandler>
 8002396:	bf00      	nop
 8002398:	20000908 	.word	0x20000908

0800239c <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 800239c:	2001      	movs	r0, #1
 800239e:	4770      	bx	lr

080023a0 <_kill>:

int _kill(int pid, int sig)
{
 80023a0:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80023a2:	f004 fb5f 	bl	8006a64 <__errno>
 80023a6:	2316      	movs	r3, #22
 80023a8:	6003      	str	r3, [r0, #0]
  return -1;
}
 80023aa:	f04f 30ff 	mov.w	r0, #4294967295
 80023ae:	bd08      	pop	{r3, pc}

080023b0 <_exit>:

void _exit (int status)
{
 80023b0:	b508      	push	{r3, lr}
  errno = EINVAL;
 80023b2:	f004 fb57 	bl	8006a64 <__errno>
 80023b6:	2316      	movs	r3, #22
 80023b8:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 80023ba:	e7fe      	b.n	80023ba <_exit+0xa>

080023bc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023bc:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023be:	1e16      	subs	r6, r2, #0
 80023c0:	dd07      	ble.n	80023d2 <_read+0x16>
 80023c2:	460c      	mov	r4, r1
 80023c4:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 80023c6:	f3af 8000 	nop.w
 80023ca:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ce:	42a5      	cmp	r5, r4
 80023d0:	d1f9      	bne.n	80023c6 <_read+0xa>
  }

  return len;
}
 80023d2:	4630      	mov	r0, r6
 80023d4:	bd70      	pop	{r4, r5, r6, pc}
 80023d6:	bf00      	nop

080023d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023d8:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023da:	1e16      	subs	r6, r2, #0
 80023dc:	dd07      	ble.n	80023ee <_write+0x16>
 80023de:	460c      	mov	r4, r1
 80023e0:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 80023e2:	f814 0b01 	ldrb.w	r0, [r4], #1
 80023e6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ea:	42ac      	cmp	r4, r5
 80023ec:	d1f9      	bne.n	80023e2 <_write+0xa>
  }
  return len;
}
 80023ee:	4630      	mov	r0, r6
 80023f0:	bd70      	pop	{r4, r5, r6, pc}
 80023f2:	bf00      	nop

080023f4 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 80023f4:	f04f 30ff 	mov.w	r0, #4294967295
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop

080023fc <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80023fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002400:	604b      	str	r3, [r1, #4]
  return 0;
}
 8002402:	2000      	movs	r0, #0
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop

08002408 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8002408:	2001      	movs	r0, #1
 800240a:	4770      	bx	lr

0800240c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800240c:	2000      	movs	r0, #0
 800240e:	4770      	bx	lr

08002410 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002410:	490c      	ldr	r1, [pc, #48]	@ (8002444 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002412:	4a0d      	ldr	r2, [pc, #52]	@ (8002448 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8002414:	680b      	ldr	r3, [r1, #0]
{
 8002416:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002418:	4c0c      	ldr	r4, [pc, #48]	@ (800244c <_sbrk+0x3c>)
 800241a:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 800241c:	b12b      	cbz	r3, 800242a <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800241e:	4418      	add	r0, r3
 8002420:	4290      	cmp	r0, r2
 8002422:	d807      	bhi.n	8002434 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002424:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8002426:	4618      	mov	r0, r3
 8002428:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800242a:	4b09      	ldr	r3, [pc, #36]	@ (8002450 <_sbrk+0x40>)
 800242c:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800242e:	4418      	add	r0, r3
 8002430:	4290      	cmp	r0, r2
 8002432:	d9f7      	bls.n	8002424 <_sbrk+0x14>
    errno = ENOMEM;
 8002434:	f004 fb16 	bl	8006a64 <__errno>
 8002438:	230c      	movs	r3, #12
 800243a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800243c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002440:	4618      	mov	r0, r3
 8002442:	bd10      	pop	{r4, pc}
 8002444:	20000a7c 	.word	0x20000a7c
 8002448:	20020000 	.word	0x20020000
 800244c:	00000400 	.word	0x00000400
 8002450:	20000bd0 	.word	0x20000bd0

08002454 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002454:	4a03      	ldr	r2, [pc, #12]	@ (8002464 <SystemInit+0x10>)
 8002456:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800245a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800245e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002462:	4770      	bx	lr
 8002464:	e000ed00 	.word	0xe000ed00

08002468 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002468:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024a0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800246c:	f7ff fff2 	bl	8002454 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002470:	480c      	ldr	r0, [pc, #48]	@ (80024a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002472:	490d      	ldr	r1, [pc, #52]	@ (80024a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002474:	4a0d      	ldr	r2, [pc, #52]	@ (80024ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002476:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002478:	e002      	b.n	8002480 <LoopCopyDataInit>

0800247a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800247a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800247c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800247e:	3304      	adds	r3, #4

08002480 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002480:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002482:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002484:	d3f9      	bcc.n	800247a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002486:	4a0a      	ldr	r2, [pc, #40]	@ (80024b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002488:	4c0a      	ldr	r4, [pc, #40]	@ (80024b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800248a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800248c:	e001      	b.n	8002492 <LoopFillZerobss>

0800248e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800248e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002490:	3204      	adds	r2, #4

08002492 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002492:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002494:	d3fb      	bcc.n	800248e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002496:	f004 faeb 	bl	8006a70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800249a:	f7ff fc1d 	bl	8001cd8 <main>
  bx  lr    
 800249e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80024a0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024a8:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80024ac:	0800e768 	.word	0x0800e768
  ldr r2, =_sbss
 80024b0:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 80024b4:	20000bd0 	.word	0x20000bd0

080024b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024b8:	e7fe      	b.n	80024b8 <ADC_IRQHandler>
	...

080024bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024bc:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024be:	4a0e      	ldr	r2, [pc, #56]	@ (80024f8 <HAL_InitTick+0x3c>)
 80024c0:	4b0e      	ldr	r3, [pc, #56]	@ (80024fc <HAL_InitTick+0x40>)
 80024c2:	7812      	ldrb	r2, [r2, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
{
 80024c6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024c8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80024cc:	fbb0 f0f2 	udiv	r0, r0, r2
 80024d0:	fbb3 f0f0 	udiv	r0, r3, r0
 80024d4:	f000 f89e 	bl	8002614 <HAL_SYSTICK_Config>
 80024d8:	b908      	cbnz	r0, 80024de <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024da:	2d0f      	cmp	r5, #15
 80024dc:	d901      	bls.n	80024e2 <HAL_InitTick+0x26>
    return HAL_ERROR;
 80024de:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80024e0:	bd38      	pop	{r3, r4, r5, pc}
 80024e2:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024e4:	4602      	mov	r2, r0
 80024e6:	4629      	mov	r1, r5
 80024e8:	f04f 30ff 	mov.w	r0, #4294967295
 80024ec:	f000 f848 	bl	8002580 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80024f0:	4b03      	ldr	r3, [pc, #12]	@ (8002500 <HAL_InitTick+0x44>)
 80024f2:	4620      	mov	r0, r4
 80024f4:	601d      	str	r5, [r3, #0]
}
 80024f6:	bd38      	pop	{r3, r4, r5, pc}
 80024f8:	20000024 	.word	0x20000024
 80024fc:	20000020 	.word	0x20000020
 8002500:	20000028 	.word	0x20000028

08002504 <HAL_Init>:
{
 8002504:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002506:	4b0b      	ldr	r3, [pc, #44]	@ (8002534 <HAL_Init+0x30>)
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800250e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002516:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800251e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002520:	2003      	movs	r0, #3
 8002522:	f000 f81b 	bl	800255c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8002526:	200f      	movs	r0, #15
 8002528:	f7ff ffc8 	bl	80024bc <HAL_InitTick>
  HAL_MspInit();
 800252c:	f7ff fde4 	bl	80020f8 <HAL_MspInit>
}
 8002530:	2000      	movs	r0, #0
 8002532:	bd08      	pop	{r3, pc}
 8002534:	40023c00 	.word	0x40023c00

08002538 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002538:	4a03      	ldr	r2, [pc, #12]	@ (8002548 <HAL_IncTick+0x10>)
 800253a:	4b04      	ldr	r3, [pc, #16]	@ (800254c <HAL_IncTick+0x14>)
 800253c:	6811      	ldr	r1, [r2, #0]
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	440b      	add	r3, r1
 8002542:	6013      	str	r3, [r2, #0]
}
 8002544:	4770      	bx	lr
 8002546:	bf00      	nop
 8002548:	20000a80 	.word	0x20000a80
 800254c:	20000024 	.word	0x20000024

08002550 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002550:	4b01      	ldr	r3, [pc, #4]	@ (8002558 <HAL_GetTick+0x8>)
 8002552:	6818      	ldr	r0, [r3, #0]
}
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	20000a80 	.word	0x20000a80

0800255c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800255c:	4907      	ldr	r1, [pc, #28]	@ (800257c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800255e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002560:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002562:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002566:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800256a:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800256c:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800256e:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002572:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8002576:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	e000ed00 	.word	0xe000ed00

08002580 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002580:	4b1b      	ldr	r3, [pc, #108]	@ (80025f0 <HAL_NVIC_SetPriority+0x70>)
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002588:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800258a:	f1c3 0e07 	rsb	lr, r3, #7
 800258e:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002592:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002596:	bf28      	it	cs
 8002598:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800259c:	f1bc 0f06 	cmp.w	ip, #6
 80025a0:	d91c      	bls.n	80025dc <HAL_NVIC_SetPriority+0x5c>
 80025a2:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025a6:	f04f 33ff 	mov.w	r3, #4294967295
 80025aa:	fa03 f30c 	lsl.w	r3, r3, ip
 80025ae:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025b2:	f04f 33ff 	mov.w	r3, #4294967295
 80025b6:	fa03 f30e 	lsl.w	r3, r3, lr
 80025ba:	ea21 0303 	bic.w	r3, r1, r3
 80025be:	fa03 f30c 	lsl.w	r3, r3, ip
 80025c2:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025c4:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 80025c6:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025c8:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 80025ca:	db0a      	blt.n	80025e2 <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025cc:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 80025d0:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 80025d4:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80025d8:	f85d fb04 	ldr.w	pc, [sp], #4
 80025dc:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025de:	4694      	mov	ip, r2
 80025e0:	e7e7      	b.n	80025b2 <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025e2:	4a04      	ldr	r2, [pc, #16]	@ (80025f4 <HAL_NVIC_SetPriority+0x74>)
 80025e4:	f000 000f 	and.w	r0, r0, #15
 80025e8:	4402      	add	r2, r0
 80025ea:	7613      	strb	r3, [r2, #24]
 80025ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80025f0:	e000ed00 	.word	0xe000ed00
 80025f4:	e000ecfc 	.word	0xe000ecfc

080025f8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80025f8:	2800      	cmp	r0, #0
 80025fa:	db07      	blt.n	800260c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025fc:	4a04      	ldr	r2, [pc, #16]	@ (8002610 <HAL_NVIC_EnableIRQ+0x18>)
 80025fe:	0941      	lsrs	r1, r0, #5
 8002600:	2301      	movs	r3, #1
 8002602:	f000 001f 	and.w	r0, r0, #31
 8002606:	4083      	lsls	r3, r0
 8002608:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	e000e100 	.word	0xe000e100

08002614 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002614:	3801      	subs	r0, #1
 8002616:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800261a:	d301      	bcc.n	8002620 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 800261c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800261e:	4770      	bx	lr
{
 8002620:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002622:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002626:	4c07      	ldr	r4, [pc, #28]	@ (8002644 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002628:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800262a:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 800262e:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002632:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002634:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002636:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002638:	619a      	str	r2, [r3, #24]
}
 800263a:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800263e:	6119      	str	r1, [r3, #16]
 8002640:	4770      	bx	lr
 8002642:	bf00      	nop
 8002644:	e000ed00 	.word	0xe000ed00

08002648 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002648:	b570      	push	{r4, r5, r6, lr}
 800264a:	4604      	mov	r4, r0
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800264c:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  
  uint32_t tickstart = HAL_GetTick();
 800264e:	f7ff ff7f 	bl	8002550 <HAL_GetTick>
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002652:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8002656:	2b02      	cmp	r3, #2
 8002658:	d006      	beq.n	8002668 <HAL_DMA_Abort+0x20>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800265a:	2380      	movs	r3, #128	@ 0x80
 800265c:	6563      	str	r3, [r4, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800265e:	2300      	movs	r3, #0
 8002660:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    
    return HAL_ERROR;
 8002664:	2001      	movs	r0, #1
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
  }
  return HAL_OK;
}
 8002666:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002668:	6823      	ldr	r3, [r4, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	f022 0216 	bic.w	r2, r2, #22
 8002670:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002672:	695a      	ldr	r2, [r3, #20]
 8002674:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002678:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800267a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800267c:	4605      	mov	r5, r0
 800267e:	b342      	cbz	r2, 80026d2 <HAL_DMA_Abort+0x8a>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	f022 0208 	bic.w	r2, r2, #8
 8002686:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	f022 0201 	bic.w	r2, r2, #1
 800268e:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002690:	e005      	b.n	800269e <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002692:	f7ff ff5d 	bl	8002550 <HAL_GetTick>
 8002696:	1b43      	subs	r3, r0, r5
 8002698:	2b05      	cmp	r3, #5
 800269a:	d810      	bhi.n	80026be <HAL_DMA_Abort+0x76>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800269c:	6823      	ldr	r3, [r4, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f013 0301 	ands.w	r3, r3, #1
 80026a4:	d1f5      	bne.n	8002692 <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026a6:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 80026a8:	223f      	movs	r2, #63	@ 0x3f
 80026aa:	408a      	lsls	r2, r1
  return HAL_OK;
 80026ac:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 80026ae:	2101      	movs	r1, #1
    __HAL_UNLOCK(hdma);
 80026b0:	2300      	movs	r3, #0
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026b2:	60b2      	str	r2, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 80026b4:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 80026b8:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 80026bc:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026be:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026c0:	2220      	movs	r2, #32
 80026c2:	6562      	str	r2, [r4, #84]	@ 0x54
        return HAL_TIMEOUT;
 80026c4:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026c6:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 80026ca:	2300      	movs	r3, #0
 80026cc:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 80026d0:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026d2:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 80026d4:	2a00      	cmp	r2, #0
 80026d6:	d1d3      	bne.n	8002680 <HAL_DMA_Abort+0x38>
 80026d8:	e7d6      	b.n	8002688 <HAL_DMA_Abort+0x40>
 80026da:	bf00      	nop

080026dc <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026dc:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d003      	beq.n	80026ec <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026e4:	2380      	movs	r3, #128	@ 0x80
 80026e6:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 80026e8:	2001      	movs	r0, #1
 80026ea:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026ec:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80026ee:	2305      	movs	r3, #5
 80026f0:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 80026f4:	6813      	ldr	r3, [r2, #0]
 80026f6:	f023 0301 	bic.w	r3, r3, #1
  }

  return HAL_OK;
 80026fa:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 80026fc:	6013      	str	r3, [r2, #0]
}
 80026fe:	4770      	bx	lr

08002700 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002704:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002706:	680c      	ldr	r4, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002708:	f8df a1d4 	ldr.w	sl, [pc, #468]	@ 80028e0 <HAL_GPIO_Init+0x1e0>
{
 800270c:	b085      	sub	sp, #20
    ioposition = 0x01U << position;
 800270e:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002712:	4689      	mov	r9, r1
 8002714:	e003      	b.n	800271e <HAL_GPIO_Init+0x1e>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002716:	3301      	adds	r3, #1
 8002718:	2b10      	cmp	r3, #16
 800271a:	f000 8082 	beq.w	8002822 <HAL_GPIO_Init+0x122>
    ioposition = 0x01U << position;
 800271e:	fa0b f203 	lsl.w	r2, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002722:	ea02 0804 	and.w	r8, r2, r4
    if(iocurrent == ioposition)
 8002726:	43a2      	bics	r2, r4
 8002728:	d1f5      	bne.n	8002716 <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800272a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800272e:	f001 0203 	and.w	r2, r1, #3
 8002732:	ea4f 0c43 	mov.w	ip, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002736:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002738:	1e57      	subs	r7, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800273a:	fa05 f50c 	lsl.w	r5, r5, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800273e:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002740:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002744:	d970      	bls.n	8002828 <HAL_GPIO_Init+0x128>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002746:	2a03      	cmp	r2, #3
 8002748:	f040 80a7 	bne.w	800289a <HAL_GPIO_Init+0x19a>
      temp = GPIOx->MODER;
 800274c:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800274e:	fa02 f20c 	lsl.w	r2, r2, ip
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002752:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002754:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002756:	f411 3f40 	tst.w	r1, #196608	@ 0x30000
      GPIOx->MODER = temp;
 800275a:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800275c:	d0db      	beq.n	8002716 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800275e:	2200      	movs	r2, #0
 8002760:	9203      	str	r2, [sp, #12]
 8002762:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 8002766:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800276a:	f8ca 2044 	str.w	r2, [sl, #68]	@ 0x44
 800276e:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 8002772:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002776:	9203      	str	r2, [sp, #12]
 8002778:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 800277a:	f023 0203 	bic.w	r2, r3, #3
 800277e:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002782:	f003 0703 	and.w	r7, r3, #3
 8002786:	260f      	movs	r6, #15
 8002788:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 800278c:	00bf      	lsls	r7, r7, #2
 800278e:	fa06 fc07 	lsl.w	ip, r6, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002792:	4e50      	ldr	r6, [pc, #320]	@ (80028d4 <HAL_GPIO_Init+0x1d4>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8002794:	6895      	ldr	r5, [r2, #8]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002796:	42b0      	cmp	r0, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002798:	ea25 050c 	bic.w	r5, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800279c:	d018      	beq.n	80027d0 <HAL_GPIO_Init+0xd0>
 800279e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80027a2:	42b0      	cmp	r0, r6
 80027a4:	f000 8084 	beq.w	80028b0 <HAL_GPIO_Init+0x1b0>
 80027a8:	4e4b      	ldr	r6, [pc, #300]	@ (80028d8 <HAL_GPIO_Init+0x1d8>)
 80027aa:	42b0      	cmp	r0, r6
 80027ac:	f000 8086 	beq.w	80028bc <HAL_GPIO_Init+0x1bc>
 80027b0:	f8df c130 	ldr.w	ip, [pc, #304]	@ 80028e4 <HAL_GPIO_Init+0x1e4>
 80027b4:	4560      	cmp	r0, ip
 80027b6:	f000 8087 	beq.w	80028c8 <HAL_GPIO_Init+0x1c8>
 80027ba:	f8df c12c 	ldr.w	ip, [pc, #300]	@ 80028e8 <HAL_GPIO_Init+0x1e8>
 80027be:	4560      	cmp	r0, ip
 80027c0:	bf0c      	ite	eq
 80027c2:	f04f 0c04 	moveq.w	ip, #4
 80027c6:	f04f 0c07 	movne.w	ip, #7
 80027ca:	fa0c f707 	lsl.w	r7, ip, r7
 80027ce:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027d0:	6095      	str	r5, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027d2:	4a42      	ldr	r2, [pc, #264]	@ (80028dc <HAL_GPIO_Init+0x1dc>)
 80027d4:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027d6:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 80027d8:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 80027dc:	4e3f      	ldr	r6, [pc, #252]	@ (80028dc <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 80027de:	bf54      	ite	pl
 80027e0:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80027e2:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 80027e6:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 80027e8:	68f2      	ldr	r2, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 80027ea:	4e3c      	ldr	r6, [pc, #240]	@ (80028dc <HAL_GPIO_Init+0x1dc>)
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027ec:	028f      	lsls	r7, r1, #10
        temp &= ~((uint32_t)iocurrent);
 80027ee:	bf54      	ite	pl
 80027f0:	402a      	andpl	r2, r5
          temp |= iocurrent;
 80027f2:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR = temp;
 80027f6:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 80027f8:	6872      	ldr	r2, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80027fa:	038e      	lsls	r6, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 80027fc:	4e37      	ldr	r6, [pc, #220]	@ (80028dc <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 80027fe:	bf54      	ite	pl
 8002800:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8002802:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 8002806:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002808:	6832      	ldr	r2, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800280a:	03c9      	lsls	r1, r1, #15
  for(position = 0U; position < GPIO_NUMBER; position++)
 800280c:	f103 0301 	add.w	r3, r3, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8002810:	4932      	ldr	r1, [pc, #200]	@ (80028dc <HAL_GPIO_Init+0x1dc>)
        temp &= ~((uint32_t)iocurrent);
 8002812:	bf54      	ite	pl
 8002814:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8002816:	ea48 0202 	orrmi.w	r2, r8, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 800281a:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 800281c:	600a      	str	r2, [r1, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800281e:	f47f af7e 	bne.w	800271e <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8002822:	b005      	add	sp, #20
 8002824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 8002828:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800282a:	ea07 0e05 	and.w	lr, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800282e:	f8d9 700c 	ldr.w	r7, [r9, #12]
 8002832:	fa07 f70c 	lsl.w	r7, r7, ip
 8002836:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 800283a:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800283c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800283e:	ea27 0e08 	bic.w	lr, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002842:	f3c1 1700 	ubfx	r7, r1, #4, #1
 8002846:	409f      	lsls	r7, r3
 8002848:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800284c:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 800284e:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002850:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002854:	f8d9 7008 	ldr.w	r7, [r9, #8]
 8002858:	fa07 f70c 	lsl.w	r7, r7, ip
 800285c:	ea47 070e 	orr.w	r7, r7, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002860:	2a02      	cmp	r2, #2
        GPIOx->PUPDR = temp;
 8002862:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002864:	f47f af72 	bne.w	800274c <HAL_GPIO_Init+0x4c>
        temp = GPIOx->AFR[position >> 3U];
 8002868:	08df      	lsrs	r7, r3, #3
 800286a:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800286e:	9701      	str	r7, [sp, #4]
 8002870:	6a3e      	ldr	r6, [r7, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002872:	f8d9 7010 	ldr.w	r7, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 8002876:	9600      	str	r6, [sp, #0]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002878:	f003 0e07 	and.w	lr, r3, #7
 800287c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002880:	260f      	movs	r6, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002882:	fa07 f70e 	lsl.w	r7, r7, lr
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002886:	fa06 fe0e 	lsl.w	lr, r6, lr
 800288a:	9e00      	ldr	r6, [sp, #0]
 800288c:	ea26 0e0e 	bic.w	lr, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 8002890:	9e01      	ldr	r6, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002892:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8002896:	6237      	str	r7, [r6, #32]
 8002898:	e758      	b.n	800274c <HAL_GPIO_Init+0x4c>
        temp = GPIOx->PUPDR;
 800289a:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800289c:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028a0:	f8d9 7008 	ldr.w	r7, [r9, #8]
 80028a4:	fa07 f70c 	lsl.w	r7, r7, ip
 80028a8:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 80028ac:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028ae:	e74d      	b.n	800274c <HAL_GPIO_Init+0x4c>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028b0:	f04f 0c01 	mov.w	ip, #1
 80028b4:	fa0c f707 	lsl.w	r7, ip, r7
 80028b8:	433d      	orrs	r5, r7
 80028ba:	e789      	b.n	80027d0 <HAL_GPIO_Init+0xd0>
 80028bc:	f04f 0c02 	mov.w	ip, #2
 80028c0:	fa0c f707 	lsl.w	r7, ip, r7
 80028c4:	433d      	orrs	r5, r7
 80028c6:	e783      	b.n	80027d0 <HAL_GPIO_Init+0xd0>
 80028c8:	f04f 0c03 	mov.w	ip, #3
 80028cc:	fa0c f707 	lsl.w	r7, ip, r7
 80028d0:	433d      	orrs	r5, r7
 80028d2:	e77d      	b.n	80027d0 <HAL_GPIO_Init+0xd0>
 80028d4:	40020000 	.word	0x40020000
 80028d8:	40020800 	.word	0x40020800
 80028dc:	40013c00 	.word	0x40013c00
 80028e0:	40023800 	.word	0x40023800
 80028e4:	40020c00 	.word	0x40020c00
 80028e8:	40021000 	.word	0x40021000

080028ec <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028ec:	b902      	cbnz	r2, 80028f0 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80028ee:	0409      	lsls	r1, r1, #16
 80028f0:	6181      	str	r1, [r0, #24]
  }
}
 80028f2:	4770      	bx	lr

080028f4 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80028f4:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80028f6:	ea01 0203 	and.w	r2, r1, r3
 80028fa:	ea21 0103 	bic.w	r1, r1, r3
 80028fe:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002902:	6181      	str	r1, [r0, #24]
}
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop

08002908 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>:
  * @param  Flag specifies the I2C flag to check.
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8002908:	b570      	push	{r4, r5, r6, lr}
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800290a:	6803      	ldr	r3, [r0, #0]
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 800290c:	4604      	mov	r4, r0
 800290e:	1c48      	adds	r0, r1, #1
 8002910:	d003      	beq.n	800291a <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x12>
 8002912:	e01e      	b.n	8002952 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x4a>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002914:	695a      	ldr	r2, [r3, #20]
 8002916:	0551      	lsls	r1, r2, #21
 8002918:	d404      	bmi.n	8002924 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x1c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800291a:	695a      	ldr	r2, [r3, #20]
 800291c:	0790      	lsls	r0, r2, #30
 800291e:	d5f9      	bpl.n	8002914 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0xc>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8002920:	2000      	movs	r0, #0
}
 8002922:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800292a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 800292c:	2100      	movs	r1, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800292e:	f46f 6080 	mvn.w	r0, #1024	@ 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 8002932:	2220      	movs	r2, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002934:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002936:	6321      	str	r1, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002938:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800293c:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002940:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002942:	f043 0304 	orr.w	r3, r3, #4
 8002946:	6423      	str	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002948:	2300      	movs	r3, #0
 800294a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 800294e:	2001      	movs	r0, #1
}
 8002950:	bd70      	pop	{r4, r5, r6, pc}
 8002952:	460d      	mov	r5, r1
 8002954:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002956:	695a      	ldr	r2, [r3, #20]
 8002958:	0792      	lsls	r2, r2, #30
 800295a:	d4e1      	bmi.n	8002920 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x18>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800295c:	695a      	ldr	r2, [r3, #20]
 800295e:	0551      	lsls	r1, r2, #21
 8002960:	d4e0      	bmi.n	8002924 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002962:	f7ff fdf5 	bl	8002550 <HAL_GetTick>
 8002966:	1b80      	subs	r0, r0, r6
 8002968:	4285      	cmp	r5, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800296a:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800296c:	d301      	bcc.n	8002972 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x6a>
 800296e:	2d00      	cmp	r5, #0
 8002970:	d1f1      	bne.n	8002956 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x4e>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002972:	695a      	ldr	r2, [r3, #20]
 8002974:	0792      	lsls	r2, r2, #30
 8002976:	d4ee      	bmi.n	8002956 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x4e>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002978:	2300      	movs	r3, #0
          hi2c->State               = HAL_I2C_STATE_READY;
 800297a:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 800297c:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800297e:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002982:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002986:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002988:	4313      	orrs	r3, r2
 800298a:	6423      	str	r3, [r4, #64]	@ 0x40
          return HAL_ERROR;
 800298c:	e7dc      	b.n	8002948 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x40>
 800298e:	bf00      	nop

08002990 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>:
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8002990:	b570      	push	{r4, r5, r6, lr}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002992:	6803      	ldr	r3, [r0, #0]
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8002994:	4604      	mov	r4, r0
 8002996:	1c48      	adds	r0, r1, #1
 8002998:	d003      	beq.n	80029a2 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x12>
 800299a:	e01e      	b.n	80029da <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x4a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800299c:	695a      	ldr	r2, [r3, #20]
 800299e:	0551      	lsls	r1, r2, #21
 80029a0:	d404      	bmi.n	80029ac <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x1c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80029a2:	695a      	ldr	r2, [r3, #20]
 80029a4:	0710      	lsls	r0, r2, #28
 80029a6:	d5f9      	bpl.n	800299c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0xc>
  return HAL_OK;
 80029a8:	2000      	movs	r0, #0
}
 80029aa:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029b2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80029b4:	2100      	movs	r1, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029b6:	f46f 6080 	mvn.w	r0, #1024	@ 0x400
      hi2c->State               = HAL_I2C_STATE_READY;
 80029ba:	2220      	movs	r2, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029bc:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80029be:	6321      	str	r1, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80029c0:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029c4:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80029c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80029ca:	f043 0304 	orr.w	r3, r3, #4
 80029ce:	6423      	str	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80029d0:	2300      	movs	r3, #0
 80029d2:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 80029d6:	2001      	movs	r0, #1
}
 80029d8:	bd70      	pop	{r4, r5, r6, pc}
 80029da:	460d      	mov	r5, r1
 80029dc:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80029de:	695a      	ldr	r2, [r3, #20]
 80029e0:	0712      	lsls	r2, r2, #28
 80029e2:	d4e1      	bmi.n	80029a8 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x18>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80029e4:	695a      	ldr	r2, [r3, #20]
 80029e6:	0551      	lsls	r1, r2, #21
 80029e8:	d4e0      	bmi.n	80029ac <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029ea:	f7ff fdb1 	bl	8002550 <HAL_GetTick>
 80029ee:	1b80      	subs	r0, r0, r6
 80029f0:	4285      	cmp	r5, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80029f2:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029f4:	d301      	bcc.n	80029fa <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x6a>
 80029f6:	2d00      	cmp	r5, #0
 80029f8:	d1f1      	bne.n	80029de <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x4e>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80029fa:	695a      	ldr	r2, [r3, #20]
 80029fc:	0712      	lsls	r2, r2, #28
 80029fe:	d4ee      	bmi.n	80029de <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x4e>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a00:	2300      	movs	r3, #0
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a02:	2220      	movs	r2, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a04:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a06:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a0a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a0e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002a10:	4313      	orrs	r3, r2
 8002a12:	6423      	str	r3, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8002a14:	e7dc      	b.n	80029d0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x40>
 8002a16:	bf00      	nop

08002a18 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8002a18:	2800      	cmp	r0, #0
 8002a1a:	f000 80b8 	beq.w	8002b8e <HAL_I2C_Init+0x176>
{
 8002a1e:	b570      	push	{r4, r5, r6, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a20:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002a24:	4604      	mov	r4, r0
 8002a26:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	f000 8098 	beq.w	8002b60 <HAL_I2C_Init+0x148>
  __HAL_I2C_DISABLE(hi2c);
 8002a30:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a32:	2224      	movs	r2, #36	@ 0x24
 8002a34:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	f022 0201 	bic.w	r2, r2, #1
 8002a3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002a46:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a4e:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002a50:	f000 ff08 	bl	8003864 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002a54:	6865      	ldr	r5, [r4, #4]
 8002a56:	4b4f      	ldr	r3, [pc, #316]	@ (8002b94 <HAL_I2C_Init+0x17c>)
 8002a58:	429d      	cmp	r5, r3
 8002a5a:	d84f      	bhi.n	8002afc <HAL_I2C_Init+0xe4>
 8002a5c:	4b4e      	ldr	r3, [pc, #312]	@ (8002b98 <HAL_I2C_Init+0x180>)
 8002a5e:	4298      	cmp	r0, r3
 8002a60:	d97c      	bls.n	8002b5c <HAL_I2C_Init+0x144>
  freqrange = I2C_FREQRANGE(pclk1);
 8002a62:	4b4e      	ldr	r3, [pc, #312]	@ (8002b9c <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a64:	006a      	lsls	r2, r5, #1
  freqrange = I2C_FREQRANGE(pclk1);
 8002a66:	fba3 3500 	umull	r3, r5, r3, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a6a:	1e43      	subs	r3, r0, #1
 8002a6c:	fbb3 f3f2 	udiv	r3, r3, r2
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a70:	6822      	ldr	r2, [r4, #0]
 8002a72:	6851      	ldr	r1, [r2, #4]
 8002a74:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8002a78:	ea41 4195 	orr.w	r1, r1, r5, lsr #18
 8002a7c:	6051      	str	r1, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a7e:	6a11      	ldr	r1, [r2, #32]
  freqrange = I2C_FREQRANGE(pclk1);
 8002a80:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a84:	f10c 0c01 	add.w	ip, ip, #1
 8002a88:	f021 013f 	bic.w	r1, r1, #63	@ 0x3f
 8002a8c:	ea41 010c 	orr.w	r1, r1, ip
 8002a90:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a92:	69d1      	ldr	r1, [r2, #28]
 8002a94:	f640 70fc 	movw	r0, #4092	@ 0xffc
 8002a98:	3301      	adds	r3, #1
 8002a9a:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 8002a9e:	4203      	tst	r3, r0
 8002aa0:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002aa4:	d161      	bne.n	8002b6a <HAL_I2C_Init+0x152>
 8002aa6:	2304      	movs	r3, #4
 8002aa8:	430b      	orrs	r3, r1
 8002aaa:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002aac:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8002ab0:	6811      	ldr	r1, [r2, #0]
 8002ab2:	4303      	orrs	r3, r0
 8002ab4:	f021 01c0 	bic.w	r1, r1, #192	@ 0xc0
 8002ab8:	430b      	orrs	r3, r1
 8002aba:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002abc:	6891      	ldr	r1, [r2, #8]
 8002abe:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 8002ac2:	f421 4103 	bic.w	r1, r1, #33536	@ 0x8300
 8002ac6:	4303      	orrs	r3, r0
 8002ac8:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002acc:	430b      	orrs	r3, r1
 8002ace:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ad0:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8002ad4:	68d1      	ldr	r1, [r2, #12]
 8002ad6:	4303      	orrs	r3, r0
 8002ad8:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002adc:	430b      	orrs	r3, r1
 8002ade:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8002ae0:	6811      	ldr	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ae2:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 8002ae4:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 8002ae8:	2020      	movs	r0, #32
  __HAL_I2C_ENABLE(hi2c);
 8002aea:	6011      	str	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002aec:	6423      	str	r3, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002aee:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002af2:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002af4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  return HAL_OK;
 8002af8:	4618      	mov	r0, r3
}
 8002afa:	bd70      	pop	{r4, r5, r6, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002afc:	4b28      	ldr	r3, [pc, #160]	@ (8002ba0 <HAL_I2C_Init+0x188>)
 8002afe:	4298      	cmp	r0, r3
 8002b00:	d92c      	bls.n	8002b5c <HAL_I2C_Init+0x144>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b02:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8002b04:	4b25      	ldr	r3, [pc, #148]	@ (8002b9c <HAL_I2C_Init+0x184>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b06:	4e27      	ldr	r6, [pc, #156]	@ (8002ba4 <HAL_I2C_Init+0x18c>)
  freqrange = I2C_FREQRANGE(pclk1);
 8002b08:	fba3 3c00 	umull	r3, ip, r3, r0
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b0c:	1e43      	subs	r3, r0, #1
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b0e:	6850      	ldr	r0, [r2, #4]
 8002b10:	f020 003f 	bic.w	r0, r0, #63	@ 0x3f
 8002b14:	ea40 409c 	orr.w	r0, r0, ip, lsr #18
 8002b18:	6050      	str	r0, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8002b1a:	ea4f 419c 	mov.w	r1, ip, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b1e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002b22:	fb00 f101 	mul.w	r1, r0, r1
 8002b26:	fba6 6101 	umull	r6, r1, r6, r1
 8002b2a:	6a10      	ldr	r0, [r2, #32]
 8002b2c:	0989      	lsrs	r1, r1, #6
 8002b2e:	f020 003f 	bic.w	r0, r0, #63	@ 0x3f
 8002b32:	3101      	adds	r1, #1
 8002b34:	4301      	orrs	r1, r0
 8002b36:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b38:	69d1      	ldr	r1, [r2, #28]
 8002b3a:	68a0      	ldr	r0, [r4, #8]
 8002b3c:	f421 414f 	bic.w	r1, r1, #52992	@ 0xcf00
 8002b40:	f021 01ff 	bic.w	r1, r1, #255	@ 0xff
 8002b44:	b9a0      	cbnz	r0, 8002b70 <HAL_I2C_Init+0x158>
 8002b46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002b4a:	fbb3 f3f5 	udiv	r3, r3, r5
 8002b4e:	3301      	adds	r3, #1
 8002b50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b54:	b1cb      	cbz	r3, 8002b8a <HAL_I2C_Init+0x172>
 8002b56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b5a:	e7a5      	b.n	8002aa8 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8002b5c:	2001      	movs	r0, #1
}
 8002b5e:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002b60:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8002b64:	f7ff fae4 	bl	8002130 <HAL_I2C_MspInit>
 8002b68:	e762      	b.n	8002a30 <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b6e:	e79b      	b.n	8002aa8 <HAL_I2C_Init+0x90>
 8002b70:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8002b74:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8002b78:	fbb3 f3f5 	udiv	r3, r3, r5
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b82:	b113      	cbz	r3, 8002b8a <HAL_I2C_Init+0x172>
 8002b84:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b88:	e78e      	b.n	8002aa8 <HAL_I2C_Init+0x90>
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e78c      	b.n	8002aa8 <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8002b8e:	2001      	movs	r0, #1
}
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop
 8002b94:	000186a0 	.word	0x000186a0
 8002b98:	001e847f 	.word	0x001e847f
 8002b9c:	431bde83 	.word	0x431bde83
 8002ba0:	003d08ff 	.word	0x003d08ff
 8002ba4:	10624dd3 	.word	0x10624dd3

08002ba8 <HAL_I2C_Master_Transmit>:
{
 8002ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002bac:	4604      	mov	r4, r0
 8002bae:	b082      	sub	sp, #8
 8002bb0:	4699      	mov	r9, r3
 8002bb2:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8002bb4:	4688      	mov	r8, r1
 8002bb6:	4692      	mov	sl, r2
  uint32_t tickstart = HAL_GetTick();
 8002bb8:	f7ff fcca 	bl	8002550 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bbc:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 8002bc0:	2b20      	cmp	r3, #32
 8002bc2:	d004      	beq.n	8002bce <HAL_I2C_Master_Transmit+0x26>
      return HAL_BUSY;
 8002bc4:	2502      	movs	r5, #2
}
 8002bc6:	4628      	mov	r0, r5
 8002bc8:	b002      	add	sp, #8
 8002bca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bce:	6825      	ldr	r5, [r4, #0]
 8002bd0:	4606      	mov	r6, r0
 8002bd2:	69ab      	ldr	r3, [r5, #24]
 8002bd4:	0798      	lsls	r0, r3, #30
 8002bd6:	d517      	bpl.n	8002c08 <HAL_I2C_Master_Transmit+0x60>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bd8:	f7ff fcba 	bl	8002550 <HAL_GetTick>
 8002bdc:	1b80      	subs	r0, r0, r6
 8002bde:	2819      	cmp	r0, #25
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002be0:	6825      	ldr	r5, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002be2:	d9f6      	bls.n	8002bd2 <HAL_I2C_Master_Transmit+0x2a>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002be4:	69ab      	ldr	r3, [r5, #24]
 8002be6:	43db      	mvns	r3, r3
 8002be8:	f013 0302 	ands.w	r3, r3, #2
 8002bec:	d1f1      	bne.n	8002bd2 <HAL_I2C_Master_Transmit+0x2a>
          hi2c->State             = HAL_I2C_STATE_READY;
 8002bee:	2220      	movs	r2, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002bf0:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002bf2:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002bf6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002bfa:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002bfc:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002c00:	f042 0220 	orr.w	r2, r2, #32
 8002c04:	6422      	str	r2, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8002c06:	e7dd      	b.n	8002bc4 <HAL_I2C_Master_Transmit+0x1c>
    __HAL_LOCK(hi2c);
 8002c08:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8002c0c:	2b01      	cmp	r3, #1
 8002c0e:	d0d9      	beq.n	8002bc4 <HAL_I2C_Master_Transmit+0x1c>
 8002c10:	2301      	movs	r3, #1
 8002c12:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c16:	682b      	ldr	r3, [r5, #0]
 8002c18:	07d9      	lsls	r1, r3, #31
 8002c1a:	d576      	bpl.n	8002d0a <HAL_I2C_Master_Transmit+0x162>
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c1c:	682b      	ldr	r3, [r5, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c1e:	4a87      	ldr	r2, [pc, #540]	@ (8002e3c <HAL_I2C_Master_Transmit+0x294>)
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c20:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002c24:	602b      	str	r3, [r5, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002c26:	2321      	movs	r3, #33	@ 0x21
 8002c28:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c2c:	2310      	movs	r3, #16
 8002c2e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c32:	2300      	movs	r3, #0
 8002c34:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->XferCount   = Size;
 8002c36:	f8a4 902a 	strh.w	r9, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c3a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c3c:	62e2      	str	r2, [r4, #44]	@ 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002c3e:	8523      	strh	r3, [r4, #40]	@ 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002c40:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    hi2c->pBuffPtr    = pData;
 8002c42:	f8c4 a024 	str.w	sl, [r4, #36]	@ 0x24
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002c46:	2b08      	cmp	r3, #8
 8002c48:	d006      	beq.n	8002c58 <HAL_I2C_Master_Transmit+0xb0>
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d004      	beq.n	8002c58 <HAL_I2C_Master_Transmit+0xb0>
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d002      	beq.n	8002c58 <HAL_I2C_Master_Transmit+0xb0>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002c52:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002c54:	2b12      	cmp	r3, #18
 8002c56:	d103      	bne.n	8002c60 <HAL_I2C_Master_Transmit+0xb8>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c58:	682b      	ldr	r3, [r5, #0]
 8002c5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c5e:	602b      	str	r3, [r5, #0]
 8002c60:	1c7a      	adds	r2, r7, #1
 8002c62:	d145      	bne.n	8002cf0 <HAL_I2C_Master_Transmit+0x148>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c64:	696b      	ldr	r3, [r5, #20]
 8002c66:	07d8      	lsls	r0, r3, #31
 8002c68:	d5fc      	bpl.n	8002c64 <HAL_I2C_Master_Transmit+0xbc>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c6a:	6923      	ldr	r3, [r4, #16]
 8002c6c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002c70:	d150      	bne.n	8002d14 <HAL_I2C_Master_Transmit+0x16c>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c72:	f008 03fe 	and.w	r3, r8, #254	@ 0xfe
 8002c76:	612b      	str	r3, [r5, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c78:	4632      	mov	r2, r6
 8002c7a:	4639      	mov	r1, r7
 8002c7c:	4620      	mov	r0, r4
 8002c7e:	f7ff fe43 	bl	8002908 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 8002c82:	4605      	mov	r5, r0
 8002c84:	2800      	cmp	r0, #0
 8002c86:	d12a      	bne.n	8002cde <HAL_I2C_Master_Transmit+0x136>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c88:	6823      	ldr	r3, [r4, #0]
 8002c8a:	9001      	str	r0, [sp, #4]
 8002c8c:	695a      	ldr	r2, [r3, #20]
 8002c8e:	9201      	str	r2, [sp, #4]
 8002c90:	699a      	ldr	r2, [r3, #24]
    while (hi2c->XferSize > 0U)
 8002c92:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c94:	9201      	str	r2, [sp, #4]
 8002c96:	9a01      	ldr	r2, [sp, #4]
    while (hi2c->XferSize > 0U)
 8002c98:	2800      	cmp	r0, #0
 8002c9a:	f000 80a3 	beq.w	8002de4 <HAL_I2C_Master_Transmit+0x23c>
 8002c9e:	1c7a      	adds	r2, r7, #1
 8002ca0:	d14e      	bne.n	8002d40 <HAL_I2C_Master_Transmit+0x198>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ca2:	695a      	ldr	r2, [r3, #20]
 8002ca4:	0611      	lsls	r1, r2, #24
 8002ca6:	d46f      	bmi.n	8002d88 <HAL_I2C_Master_Transmit+0x1e0>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ca8:	695a      	ldr	r2, [r3, #20]
 8002caa:	0552      	lsls	r2, r2, #21
 8002cac:	d5f9      	bpl.n	8002ca2 <HAL_I2C_Master_Transmit+0xfa>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002cae:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cb0:	f46f 6080 	mvn.w	r0, #1024	@ 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 8002cb4:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002cb6:	6158      	str	r0, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8002cb8:	6322      	str	r2, [r4, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002cba:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cbe:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002cc2:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002cc4:	f042 0204 	orr.w	r2, r2, #4
 8002cc8:	6422      	str	r2, [r4, #64]	@ 0x40
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cca:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002ccc:	2100      	movs	r1, #0
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cce:	2a04      	cmp	r2, #4
          __HAL_UNLOCK(hi2c);
 8002cd0:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cd4:	d103      	bne.n	8002cde <HAL_I2C_Master_Transmit+0x136>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002cdc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
 8002cde:	2501      	movs	r5, #1
}
 8002ce0:	4628      	mov	r0, r5
 8002ce2:	b002      	add	sp, #8
 8002ce4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ce8:	b917      	cbnz	r7, 8002cf0 <HAL_I2C_Master_Transmit+0x148>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002cea:	696b      	ldr	r3, [r5, #20]
 8002cec:	07db      	lsls	r3, r3, #31
 8002cee:	d536      	bpl.n	8002d5e <HAL_I2C_Master_Transmit+0x1b6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002cf0:	696b      	ldr	r3, [r5, #20]
 8002cf2:	07d9      	lsls	r1, r3, #31
 8002cf4:	d4b9      	bmi.n	8002c6a <HAL_I2C_Master_Transmit+0xc2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cf6:	f7ff fc2b 	bl	8002550 <HAL_GetTick>
 8002cfa:	1b80      	subs	r0, r0, r6
 8002cfc:	4287      	cmp	r7, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002cfe:	6825      	ldr	r5, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d00:	d2f2      	bcs.n	8002ce8 <HAL_I2C_Master_Transmit+0x140>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002d02:	696b      	ldr	r3, [r5, #20]
 8002d04:	07db      	lsls	r3, r3, #31
 8002d06:	d4f3      	bmi.n	8002cf0 <HAL_I2C_Master_Transmit+0x148>
 8002d08:	e029      	b.n	8002d5e <HAL_I2C_Master_Transmit+0x1b6>
      __HAL_I2C_ENABLE(hi2c);
 8002d0a:	682b      	ldr	r3, [r5, #0]
 8002d0c:	f043 0301 	orr.w	r3, r3, #1
 8002d10:	602b      	str	r3, [r5, #0]
 8002d12:	e783      	b.n	8002c1c <HAL_I2C_Master_Transmit+0x74>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002d14:	ea4f 13e8 	mov.w	r3, r8, asr #7
 8002d18:	f003 0306 	and.w	r3, r3, #6
 8002d1c:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 8002d20:	612b      	str	r3, [r5, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002d22:	4632      	mov	r2, r6
 8002d24:	4639      	mov	r1, r7
 8002d26:	4620      	mov	r0, r4
 8002d28:	f7ff fe32 	bl	8002990 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>
 8002d2c:	2800      	cmp	r0, #0
 8002d2e:	d1d6      	bne.n	8002cde <HAL_I2C_Master_Transmit+0x136>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002d30:	6822      	ldr	r2, [r4, #0]
 8002d32:	fa5f f388 	uxtb.w	r3, r8
 8002d36:	6113      	str	r3, [r2, #16]
 8002d38:	e79e      	b.n	8002c78 <HAL_I2C_Master_Transmit+0xd0>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002d3a:	695a      	ldr	r2, [r3, #20]
 8002d3c:	0610      	lsls	r0, r2, #24
 8002d3e:	d571      	bpl.n	8002e24 <HAL_I2C_Master_Transmit+0x27c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d40:	695a      	ldr	r2, [r3, #20]
 8002d42:	0610      	lsls	r0, r2, #24
 8002d44:	d41f      	bmi.n	8002d86 <HAL_I2C_Master_Transmit+0x1de>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d46:	695a      	ldr	r2, [r3, #20]
 8002d48:	0552      	lsls	r2, r2, #21
 8002d4a:	d4b0      	bmi.n	8002cae <HAL_I2C_Master_Transmit+0x106>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d4c:	f7ff fc00 	bl	8002550 <HAL_GetTick>
 8002d50:	1b80      	subs	r0, r0, r6
 8002d52:	4287      	cmp	r7, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002d54:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d56:	d3f0      	bcc.n	8002d3a <HAL_I2C_Master_Transmit+0x192>
 8002d58:	2f00      	cmp	r7, #0
 8002d5a:	d1f1      	bne.n	8002d40 <HAL_I2C_Master_Transmit+0x198>
 8002d5c:	e7ed      	b.n	8002d3a <HAL_I2C_Master_Transmit+0x192>
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002d5e:	2200      	movs	r2, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 8002d60:	2320      	movs	r3, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002d62:	6322      	str	r2, [r4, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002d64:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002d68:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002d6e:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d72:	f043 0320 	orr.w	r3, r3, #32
 8002d76:	6423      	str	r3, [r4, #64]	@ 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d78:	682b      	ldr	r3, [r5, #0]
 8002d7a:	05dd      	lsls	r5, r3, #23
 8002d7c:	d5af      	bpl.n	8002cde <HAL_I2C_Master_Transmit+0x136>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d82:	6423      	str	r3, [r4, #64]	@ 0x40
 8002d84:	e7ab      	b.n	8002cde <HAL_I2C_Master_Transmit+0x136>
 8002d86:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d88:	f8d4 c024 	ldr.w	ip, [r4, #36]	@ 0x24
 8002d8c:	4661      	mov	r1, ip
 8002d8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002d92:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 8002d94:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      hi2c->pBuffPtr++;
 8002d96:	6261      	str	r1, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8002d98:	3a01      	subs	r2, #1
 8002d9a:	b292      	uxth	r2, r2
 8002d9c:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d9e:	6959      	ldr	r1, [r3, #20]
      hi2c->XferSize--;
 8002da0:	1e42      	subs	r2, r0, #1
 8002da2:	b292      	uxth	r2, r2
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002da4:	0749      	lsls	r1, r1, #29
      hi2c->XferSize--;
 8002da6:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002da8:	d50c      	bpl.n	8002dc4 <HAL_I2C_Master_Transmit+0x21c>
 8002daa:	b15a      	cbz	r2, 8002dc4 <HAL_I2C_Master_Transmit+0x21c>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dac:	f89c 2001 	ldrb.w	r2, [ip, #1]
 8002db0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8002db2:	f10c 0202 	add.w	r2, ip, #2
 8002db6:	6262      	str	r2, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 8002db8:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002dba:	3a01      	subs	r2, #1
        hi2c->XferSize--;
 8002dbc:	3802      	subs	r0, #2
        hi2c->XferCount--;
 8002dbe:	b292      	uxth	r2, r2
        hi2c->XferSize--;
 8002dc0:	8520      	strh	r0, [r4, #40]	@ 0x28
        hi2c->XferCount--;
 8002dc2:	8562      	strh	r2, [r4, #42]	@ 0x2a
        hi2c->XferSize--;
 8002dc4:	1c7a      	adds	r2, r7, #1
 8002dc6:	d11d      	bne.n	8002e04 <HAL_I2C_Master_Transmit+0x25c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002dc8:	695a      	ldr	r2, [r3, #20]
 8002dca:	0752      	lsls	r2, r2, #29
 8002dcc:	d406      	bmi.n	8002ddc <HAL_I2C_Master_Transmit+0x234>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002dce:	695a      	ldr	r2, [r3, #20]
 8002dd0:	0550      	lsls	r0, r2, #21
 8002dd2:	f53f af6c 	bmi.w	8002cae <HAL_I2C_Master_Transmit+0x106>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002dd6:	695a      	ldr	r2, [r3, #20]
 8002dd8:	0752      	lsls	r2, r2, #29
 8002dda:	d5f8      	bpl.n	8002dce <HAL_I2C_Master_Transmit+0x226>
    while (hi2c->XferSize > 0U)
 8002ddc:	8d20      	ldrh	r0, [r4, #40]	@ 0x28
 8002dde:	2800      	cmp	r0, #0
 8002de0:	f47f af5d 	bne.w	8002c9e <HAL_I2C_Master_Transmit+0xf6>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002de4:	681a      	ldr	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002de6:	2100      	movs	r1, #0
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002de8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
    hi2c->State = HAL_I2C_STATE_READY;
 8002dec:	2020      	movs	r0, #32
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dee:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002df0:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(hi2c);
 8002df4:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002df8:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
    return HAL_OK;
 8002dfc:	e6e3      	b.n	8002bc6 <HAL_I2C_Master_Transmit+0x1e>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002dfe:	695a      	ldr	r2, [r3, #20]
 8002e00:	0751      	lsls	r1, r2, #29
 8002e02:	d50f      	bpl.n	8002e24 <HAL_I2C_Master_Transmit+0x27c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e04:	695a      	ldr	r2, [r3, #20]
 8002e06:	0751      	lsls	r1, r2, #29
 8002e08:	d4e8      	bmi.n	8002ddc <HAL_I2C_Master_Transmit+0x234>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e0a:	695a      	ldr	r2, [r3, #20]
 8002e0c:	0550      	lsls	r0, r2, #21
 8002e0e:	f53f af4e 	bmi.w	8002cae <HAL_I2C_Master_Transmit+0x106>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e12:	f7ff fb9d 	bl	8002550 <HAL_GetTick>
 8002e16:	1b80      	subs	r0, r0, r6
 8002e18:	4287      	cmp	r7, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002e1a:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e1c:	d3ef      	bcc.n	8002dfe <HAL_I2C_Master_Transmit+0x256>
 8002e1e:	2f00      	cmp	r7, #0
 8002e20:	d1f0      	bne.n	8002e04 <HAL_I2C_Master_Transmit+0x25c>
 8002e22:	e7ec      	b.n	8002dfe <HAL_I2C_Master_Transmit+0x256>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e24:	2200      	movs	r2, #0
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e26:	2120      	movs	r1, #32
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002e28:	6322      	str	r2, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002e2a:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e2e:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e32:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002e34:	430a      	orrs	r2, r1
 8002e36:	6422      	str	r2, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8002e38:	e747      	b.n	8002cca <HAL_I2C_Master_Transmit+0x122>
 8002e3a:	bf00      	nop
 8002e3c:	ffff0000 	.word	0xffff0000

08002e40 <HAL_I2C_Master_Receive>:
{
 8002e40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002e44:	4604      	mov	r4, r0
 8002e46:	b087      	sub	sp, #28
 8002e48:	4698      	mov	r8, r3
 8002e4a:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 8002e4c:	460f      	mov	r7, r1
 8002e4e:	4691      	mov	r9, r2
  uint32_t tickstart = HAL_GetTick();
 8002e50:	f7ff fb7e 	bl	8002550 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e54:	f894 303d 	ldrb.w	r3, [r4, #61]	@ 0x3d
 8002e58:	2b20      	cmp	r3, #32
 8002e5a:	d004      	beq.n	8002e66 <HAL_I2C_Master_Receive+0x26>
      return HAL_BUSY;
 8002e5c:	2702      	movs	r7, #2
}
 8002e5e:	4638      	mov	r0, r7
 8002e60:	b007      	add	sp, #28
 8002e62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e66:	4606      	mov	r6, r0
 8002e68:	6820      	ldr	r0, [r4, #0]
 8002e6a:	6983      	ldr	r3, [r0, #24]
 8002e6c:	079b      	lsls	r3, r3, #30
 8002e6e:	d517      	bpl.n	8002ea0 <HAL_I2C_Master_Receive+0x60>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e70:	f7ff fb6e 	bl	8002550 <HAL_GetTick>
 8002e74:	1b80      	subs	r0, r0, r6
 8002e76:	2819      	cmp	r0, #25
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002e78:	6820      	ldr	r0, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e7a:	d9f6      	bls.n	8002e6a <HAL_I2C_Master_Receive+0x2a>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002e7c:	6983      	ldr	r3, [r0, #24]
 8002e7e:	43db      	mvns	r3, r3
 8002e80:	f013 0302 	ands.w	r3, r3, #2
 8002e84:	d1f1      	bne.n	8002e6a <HAL_I2C_Master_Receive+0x2a>
          hi2c->State             = HAL_I2C_STATE_READY;
 8002e86:	2220      	movs	r2, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002e88:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002e8a:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002e8e:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002e92:	6c22      	ldr	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002e94:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002e98:	f042 0220 	orr.w	r2, r2, #32
 8002e9c:	6422      	str	r2, [r4, #64]	@ 0x40
          return HAL_ERROR;
 8002e9e:	e7dd      	b.n	8002e5c <HAL_I2C_Master_Receive+0x1c>
    __HAL_LOCK(hi2c);
 8002ea0:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8002ea4:	2b01      	cmp	r3, #1
 8002ea6:	d0d9      	beq.n	8002e5c <HAL_I2C_Master_Receive+0x1c>
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002eae:	6803      	ldr	r3, [r0, #0]
 8002eb0:	07d9      	lsls	r1, r3, #31
 8002eb2:	d563      	bpl.n	8002f7c <HAL_I2C_Master_Receive+0x13c>
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002eb4:	6803      	ldr	r3, [r0, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002eb6:	4a9b      	ldr	r2, [pc, #620]	@ (8003124 <HAL_I2C_Master_Receive+0x2e4>)
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002eb8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002ebc:	6003      	str	r3, [r0, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002ebe:	2322      	movs	r3, #34	@ 0x22
 8002ec0:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002ec4:	2310      	movs	r3, #16
 8002ec6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->XferCount   = Size;
 8002ece:	f8a4 802a 	strh.w	r8, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002ed2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ed4:	62e2      	str	r2, [r4, #44]	@ 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002ed6:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002ed8:	8523      	strh	r3, [r4, #40]	@ 0x28
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002eda:	6803      	ldr	r3, [r0, #0]
    hi2c->pBuffPtr    = pData;
 8002edc:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ee0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002ee4:	2a08      	cmp	r2, #8
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ee6:	6003      	str	r3, [r0, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002ee8:	d007      	beq.n	8002efa <HAL_I2C_Master_Receive+0xba>
 8002eea:	2a01      	cmp	r2, #1
 8002eec:	d005      	beq.n	8002efa <HAL_I2C_Master_Receive+0xba>
 8002eee:	f512 3f80 	cmn.w	r2, #65536	@ 0x10000
 8002ef2:	d002      	beq.n	8002efa <HAL_I2C_Master_Receive+0xba>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002ef4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002ef6:	2b11      	cmp	r3, #17
 8002ef8:	d103      	bne.n	8002f02 <HAL_I2C_Master_Receive+0xc2>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002efa:	6803      	ldr	r3, [r0, #0]
 8002efc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f00:	6003      	str	r3, [r0, #0]
 8002f02:	1c6a      	adds	r2, r5, #1
 8002f04:	d12d      	bne.n	8002f62 <HAL_I2C_Master_Receive+0x122>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f06:	6943      	ldr	r3, [r0, #20]
 8002f08:	07d9      	lsls	r1, r3, #31
 8002f0a:	d5fc      	bpl.n	8002f06 <HAL_I2C_Master_Receive+0xc6>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f0c:	6923      	ldr	r3, [r4, #16]
 8002f0e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f12:	d138      	bne.n	8002f86 <HAL_I2C_Master_Receive+0x146>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002f14:	f047 0301 	orr.w	r3, r7, #1
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	6103      	str	r3, [r0, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f1c:	4632      	mov	r2, r6
 8002f1e:	4629      	mov	r1, r5
 8002f20:	4620      	mov	r0, r4
 8002f22:	f7ff fcf1 	bl	8002908 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 8002f26:	4607      	mov	r7, r0
 8002f28:	2800      	cmp	r0, #0
 8002f2a:	d144      	bne.n	8002fb6 <HAL_I2C_Master_Receive+0x176>
    if (hi2c->XferSize == 0U)
 8002f2c:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f2e:	6823      	ldr	r3, [r4, #0]
    if (hi2c->XferSize == 0U)
 8002f30:	2a00      	cmp	r2, #0
 8002f32:	d159      	bne.n	8002fe8 <HAL_I2C_Master_Receive+0x1a8>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f34:	9001      	str	r0, [sp, #4]
 8002f36:	695a      	ldr	r2, [r3, #20]
 8002f38:	9201      	str	r2, [sp, #4]
 8002f3a:	699a      	ldr	r2, [r3, #24]
 8002f3c:	9201      	str	r2, [sp, #4]
 8002f3e:	9a01      	ldr	r2, [sp, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f46:	601a      	str	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f48:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002f4a:	2220      	movs	r2, #32
 8002f4c:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
    __HAL_UNLOCK(hi2c);
 8002f50:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f54:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    return HAL_OK;
 8002f58:	e781      	b.n	8002e5e <HAL_I2C_Master_Receive+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f5a:	b915      	cbnz	r5, 8002f62 <HAL_I2C_Master_Receive+0x122>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002f5c:	6943      	ldr	r3, [r0, #20]
 8002f5e:	07db      	lsls	r3, r3, #31
 8002f60:	d52e      	bpl.n	8002fc0 <HAL_I2C_Master_Receive+0x180>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f62:	6943      	ldr	r3, [r0, #20]
 8002f64:	07da      	lsls	r2, r3, #31
 8002f66:	d4d1      	bmi.n	8002f0c <HAL_I2C_Master_Receive+0xcc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f68:	f7ff faf2 	bl	8002550 <HAL_GetTick>
 8002f6c:	1b83      	subs	r3, r0, r6
 8002f6e:	429d      	cmp	r5, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002f70:	6820      	ldr	r0, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f72:	d2f2      	bcs.n	8002f5a <HAL_I2C_Master_Receive+0x11a>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002f74:	6943      	ldr	r3, [r0, #20]
 8002f76:	07db      	lsls	r3, r3, #31
 8002f78:	d4f3      	bmi.n	8002f62 <HAL_I2C_Master_Receive+0x122>
 8002f7a:	e021      	b.n	8002fc0 <HAL_I2C_Master_Receive+0x180>
      __HAL_I2C_ENABLE(hi2c);
 8002f7c:	6803      	ldr	r3, [r0, #0]
 8002f7e:	f043 0301 	orr.w	r3, r3, #1
 8002f82:	6003      	str	r3, [r0, #0]
 8002f84:	e796      	b.n	8002eb4 <HAL_I2C_Master_Receive+0x74>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002f86:	ea4f 18e7 	mov.w	r8, r7, asr #7
 8002f8a:	f008 0806 	and.w	r8, r8, #6
 8002f8e:	f048 03f0 	orr.w	r3, r8, #240	@ 0xf0
 8002f92:	6103      	str	r3, [r0, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002f94:	4632      	mov	r2, r6
 8002f96:	4629      	mov	r1, r5
 8002f98:	4620      	mov	r0, r4
 8002f9a:	f7ff fcf9 	bl	8002990 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>
 8002f9e:	b950      	cbnz	r0, 8002fb6 <HAL_I2C_Master_Receive+0x176>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002fa0:	6823      	ldr	r3, [r4, #0]
 8002fa2:	b2ff      	uxtb	r7, r7
 8002fa4:	611f      	str	r7, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002fa6:	4632      	mov	r2, r6
 8002fa8:	4629      	mov	r1, r5
 8002faa:	4620      	mov	r0, r4
 8002fac:	f7ff fcac 	bl	8002908 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 8002fb0:	2800      	cmp	r0, #0
 8002fb2:	f000 80c9 	beq.w	8003148 <HAL_I2C_Master_Receive+0x308>
      return HAL_ERROR;
 8002fb6:	2701      	movs	r7, #1
}
 8002fb8:	4638      	mov	r0, r7
 8002fba:	b007      	add	sp, #28
 8002fbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002fc0:	2200      	movs	r2, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 8002fc2:	2320      	movs	r3, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002fc4:	6322      	str	r2, [r4, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002fc6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002fca:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002fce:	6c23      	ldr	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8002fd0:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002fd4:	f043 0320 	orr.w	r3, r3, #32
 8002fd8:	6423      	str	r3, [r4, #64]	@ 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fda:	6803      	ldr	r3, [r0, #0]
 8002fdc:	05d8      	lsls	r0, r3, #23
 8002fde:	d5ea      	bpl.n	8002fb6 <HAL_I2C_Master_Receive+0x176>
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fe0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002fe4:	6423      	str	r3, [r4, #64]	@ 0x40
 8002fe6:	e7e6      	b.n	8002fb6 <HAL_I2C_Master_Receive+0x176>
    else if (hi2c->XferSize == 1U)
 8002fe8:	2a01      	cmp	r2, #1
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fea:	6819      	ldr	r1, [r3, #0]
    else if (hi2c->XferSize == 1U)
 8002fec:	f000 8178 	beq.w	80032e0 <HAL_I2C_Master_Receive+0x4a0>
    else if (hi2c->XferSize == 2U)
 8002ff0:	2a02      	cmp	r2, #2
 8002ff2:	f000 80bd 	beq.w	8003170 <HAL_I2C_Master_Receive+0x330>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ff6:	f441 6180 	orr.w	r1, r1, #1024	@ 0x400
 8002ffa:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ffc:	9004      	str	r0, [sp, #16]
 8002ffe:	6959      	ldr	r1, [r3, #20]
 8003000:	9104      	str	r1, [sp, #16]
 8003002:	6999      	ldr	r1, [r3, #24]
 8003004:	9104      	str	r1, [sp, #16]
 8003006:	9904      	ldr	r1, [sp, #16]
      if (hi2c->XferSize <= 3U)
 8003008:	2a03      	cmp	r2, #3
 800300a:	d847      	bhi.n	800309c <HAL_I2C_Master_Receive+0x25c>
        if (hi2c->XferSize == 1U)
 800300c:	2a01      	cmp	r2, #1
 800300e:	f000 813c 	beq.w	800328a <HAL_I2C_Master_Receive+0x44a>
        else if (hi2c->XferSize == 2U)
 8003012:	2a02      	cmp	r2, #2
 8003014:	f000 8110 	beq.w	8003238 <HAL_I2C_Master_Receive+0x3f8>
 8003018:	1c68      	adds	r0, r5, #1
 800301a:	d167      	bne.n	80030ec <HAL_I2C_Master_Receive+0x2ac>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800301c:	695a      	ldr	r2, [r3, #20]
 800301e:	0751      	lsls	r1, r2, #29
 8003020:	d5fc      	bpl.n	800301c <HAL_I2C_Master_Receive+0x1dc>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003022:	681a      	ldr	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003024:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003026:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800302a:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 8003030:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->pBuffPtr++;
 8003032:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8003034:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8003036:	3b01      	subs	r3, #1
          hi2c->XferSize--;
 8003038:	3a01      	subs	r2, #1
          hi2c->pBuffPtr++;
 800303a:	3101      	adds	r1, #1
          hi2c->XferCount--;
 800303c:	b29b      	uxth	r3, r3
 800303e:	1c68      	adds	r0, r5, #1
          hi2c->XferSize--;
 8003040:	8522      	strh	r2, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 8003042:	6261      	str	r1, [r4, #36]	@ 0x24
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003044:	6822      	ldr	r2, [r4, #0]
          hi2c->XferCount--;
 8003046:	8563      	strh	r3, [r4, #42]	@ 0x2a
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 8003048:	d16e      	bne.n	8003128 <HAL_I2C_Master_Receive+0x2e8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800304a:	6953      	ldr	r3, [r2, #20]
 800304c:	0758      	lsls	r0, r3, #29
 800304e:	d5fc      	bpl.n	800304a <HAL_I2C_Master_Receive+0x20a>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003050:	6813      	ldr	r3, [r2, #0]
 8003052:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003056:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003058:	6913      	ldr	r3, [r2, #16]
 800305a:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 800305c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->XferSize--;
 800305e:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 8003060:	6a60      	ldr	r0, [r4, #36]	@ 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003062:	6821      	ldr	r1, [r4, #0]
          hi2c->XferCount--;
 8003064:	3b01      	subs	r3, #1
 8003066:	b29b      	uxth	r3, r3
 8003068:	8563      	strh	r3, [r4, #42]	@ 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800306a:	6909      	ldr	r1, [r1, #16]
          hi2c->XferSize--;
 800306c:	1e53      	subs	r3, r2, #1
          hi2c->pBuffPtr++;
 800306e:	f100 0c01 	add.w	ip, r0, #1
          hi2c->XferSize--;
 8003072:	8523      	strh	r3, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 8003074:	f8c4 c024 	str.w	ip, [r4, #36]	@ 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003078:	7041      	strb	r1, [r0, #1]
          hi2c->XferSize--;
 800307a:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 800307c:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->pBuffPtr++;
 800307e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8003080:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 8003082:	3b01      	subs	r3, #1
          hi2c->pBuffPtr++;
 8003084:	3101      	adds	r1, #1
          hi2c->XferSize--;
 8003086:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 8003088:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 800308a:	6261      	str	r1, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 800308c:	8522      	strh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 800308e:	8563      	strh	r3, [r4, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003090:	2a00      	cmp	r2, #0
 8003092:	f43f af59 	beq.w	8002f48 <HAL_I2C_Master_Receive+0x108>
      if (hi2c->XferSize <= 3U)
 8003096:	2a03      	cmp	r2, #3
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003098:	6823      	ldr	r3, [r4, #0]
      if (hi2c->XferSize <= 3U)
 800309a:	d9b7      	bls.n	800300c <HAL_I2C_Master_Receive+0x1cc>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800309c:	695a      	ldr	r2, [r3, #20]
 800309e:	0652      	lsls	r2, r2, #25
 80030a0:	f100 80a1 	bmi.w	80031e6 <HAL_I2C_Master_Receive+0x3a6>
 80030a4:	2d00      	cmp	r5, #0
 80030a6:	f000 809a 	beq.w	80031de <HAL_I2C_Master_Receive+0x39e>
 80030aa:	e00c      	b.n	80030c6 <HAL_I2C_Master_Receive+0x286>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030ac:	f7ff fa50 	bl	8002550 <HAL_GetTick>
 80030b0:	1b80      	subs	r0, r0, r6
 80030b2:	4285      	cmp	r5, r0
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80030b4:	6823      	ldr	r3, [r4, #0]
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030b6:	d202      	bcs.n	80030be <HAL_I2C_Master_Receive+0x27e>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80030b8:	695a      	ldr	r2, [r3, #20]
 80030ba:	0651      	lsls	r1, r2, #25
 80030bc:	d524      	bpl.n	8003108 <HAL_I2C_Master_Receive+0x2c8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80030be:	695a      	ldr	r2, [r3, #20]
 80030c0:	0652      	lsls	r2, r2, #25
 80030c2:	f100 8090 	bmi.w	80031e6 <HAL_I2C_Master_Receive+0x3a6>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80030c6:	695a      	ldr	r2, [r3, #20]
 80030c8:	06d0      	lsls	r0, r2, #27
 80030ca:	d5ef      	bpl.n	80030ac <HAL_I2C_Master_Receive+0x26c>
      hi2c->PreviousState       = I2C_STATE_NONE;
 80030cc:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030ce:	f06f 0010 	mvn.w	r0, #16
      hi2c->State               = HAL_I2C_STATE_READY;
 80030d2:	2120      	movs	r1, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030d4:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80030d6:	6322      	str	r2, [r4, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80030d8:	f884 103d 	strb.w	r1, [r4, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030dc:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80030e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80030e2:	6423      	str	r3, [r4, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 80030e4:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
      return HAL_ERROR;
 80030e8:	2701      	movs	r7, #1
 80030ea:	e765      	b.n	8002fb8 <HAL_I2C_Master_Receive+0x178>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030ec:	695a      	ldr	r2, [r3, #20]
 80030ee:	0752      	lsls	r2, r2, #29
 80030f0:	d497      	bmi.n	8003022 <HAL_I2C_Master_Receive+0x1e2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030f2:	f7ff fa2d 	bl	8002550 <HAL_GetTick>
 80030f6:	1b80      	subs	r0, r0, r6
 80030f8:	4285      	cmp	r5, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80030fa:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030fc:	d301      	bcc.n	8003102 <HAL_I2C_Master_Receive+0x2c2>
 80030fe:	2d00      	cmp	r5, #0
 8003100:	d1f4      	bne.n	80030ec <HAL_I2C_Master_Receive+0x2ac>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003102:	695a      	ldr	r2, [r3, #20]
 8003104:	0752      	lsls	r2, r2, #29
 8003106:	d4f1      	bmi.n	80030ec <HAL_I2C_Master_Receive+0x2ac>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003108:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 800310a:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 800310c:	6322      	str	r2, [r4, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800310e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003112:	f884 203e 	strb.w	r2, [r4, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003116:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8003118:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800311c:	f043 0320 	orr.w	r3, r3, #32
 8003120:	6423      	str	r3, [r4, #64]	@ 0x40
        return HAL_ERROR;
 8003122:	e748      	b.n	8002fb6 <HAL_I2C_Master_Receive+0x176>
 8003124:	ffff0000 	.word	0xffff0000
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003128:	6953      	ldr	r3, [r2, #20]
 800312a:	075b      	lsls	r3, r3, #29
 800312c:	f100 80d6 	bmi.w	80032dc <HAL_I2C_Master_Receive+0x49c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003130:	f7ff fa0e 	bl	8002550 <HAL_GetTick>
 8003134:	1b80      	subs	r0, r0, r6
 8003136:	4285      	cmp	r5, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003138:	6822      	ldr	r2, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800313a:	d301      	bcc.n	8003140 <HAL_I2C_Master_Receive+0x300>
 800313c:	2d00      	cmp	r5, #0
 800313e:	d1f3      	bne.n	8003128 <HAL_I2C_Master_Receive+0x2e8>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003140:	6953      	ldr	r3, [r2, #20]
 8003142:	075b      	lsls	r3, r3, #29
 8003144:	d4f0      	bmi.n	8003128 <HAL_I2C_Master_Receive+0x2e8>
 8003146:	e7df      	b.n	8003108 <HAL_I2C_Master_Receive+0x2c8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003148:	6822      	ldr	r2, [r4, #0]
 800314a:	9005      	str	r0, [sp, #20]
 800314c:	6953      	ldr	r3, [r2, #20]
 800314e:	9305      	str	r3, [sp, #20]
 8003150:	6993      	ldr	r3, [r2, #24]
 8003152:	9305      	str	r3, [sp, #20]
 8003154:	9b05      	ldr	r3, [sp, #20]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003156:	6813      	ldr	r3, [r2, #0]
 8003158:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800315c:	6013      	str	r3, [r2, #0]
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 800315e:	1c6b      	adds	r3, r5, #1
 8003160:	d114      	bne.n	800318c <HAL_I2C_Master_Receive+0x34c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003162:	6953      	ldr	r3, [r2, #20]
 8003164:	07d8      	lsls	r0, r3, #31
 8003166:	d5fc      	bpl.n	8003162 <HAL_I2C_Master_Receive+0x322>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003168:	f048 03f1 	orr.w	r3, r8, #241	@ 0xf1
 800316c:	6113      	str	r3, [r2, #16]
 800316e:	e6d5      	b.n	8002f1c <HAL_I2C_Master_Receive+0xdc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003170:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 8003174:	6019      	str	r1, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003176:	6819      	ldr	r1, [r3, #0]
 8003178:	f441 6100 	orr.w	r1, r1, #2048	@ 0x800
 800317c:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800317e:	9003      	str	r0, [sp, #12]
 8003180:	6959      	ldr	r1, [r3, #20]
 8003182:	9103      	str	r1, [sp, #12]
 8003184:	6999      	ldr	r1, [r3, #24]
 8003186:	9103      	str	r1, [sp, #12]
 8003188:	9903      	ldr	r1, [sp, #12]
 800318a:	e73d      	b.n	8003008 <HAL_I2C_Master_Receive+0x1c8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800318c:	6953      	ldr	r3, [r2, #20]
 800318e:	07d9      	lsls	r1, r3, #31
 8003190:	d4ea      	bmi.n	8003168 <HAL_I2C_Master_Receive+0x328>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003192:	f7ff f9dd 	bl	8002550 <HAL_GetTick>
 8003196:	1b83      	subs	r3, r0, r6
 8003198:	429d      	cmp	r5, r3
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800319a:	6822      	ldr	r2, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800319c:	d301      	bcc.n	80031a2 <HAL_I2C_Master_Receive+0x362>
 800319e:	2d00      	cmp	r5, #0
 80031a0:	d1f4      	bne.n	800318c <HAL_I2C_Master_Receive+0x34c>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80031a2:	6953      	ldr	r3, [r2, #20]
 80031a4:	07df      	lsls	r7, r3, #31
 80031a6:	d4f1      	bmi.n	800318c <HAL_I2C_Master_Receive+0x34c>
          hi2c->PreviousState     = I2C_STATE_NONE;
 80031a8:	2100      	movs	r1, #0
          hi2c->State             = HAL_I2C_STATE_READY;
 80031aa:	2320      	movs	r3, #32
          hi2c->PreviousState     = I2C_STATE_NONE;
 80031ac:	6321      	str	r1, [r4, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80031ae:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80031b2:	f884 103e 	strb.w	r1, [r4, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80031b6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80031b8:	f884 103c 	strb.w	r1, [r4, #60]	@ 0x3c
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80031bc:	f043 0320 	orr.w	r3, r3, #32
 80031c0:	6423      	str	r3, [r4, #64]	@ 0x40
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80031c2:	6813      	ldr	r3, [r2, #0]
 80031c4:	05dd      	lsls	r5, r3, #23
 80031c6:	f53f af0b 	bmi.w	8002fe0 <HAL_I2C_Master_Receive+0x1a0>
 80031ca:	e6f4      	b.n	8002fb6 <HAL_I2C_Master_Receive+0x176>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031cc:	f7ff f9c0 	bl	8002550 <HAL_GetTick>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80031d0:	6823      	ldr	r3, [r4, #0]
 80031d2:	695a      	ldr	r2, [r3, #20]
 80031d4:	0651      	lsls	r1, r2, #25
 80031d6:	d597      	bpl.n	8003108 <HAL_I2C_Master_Receive+0x2c8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80031d8:	695a      	ldr	r2, [r3, #20]
 80031da:	0652      	lsls	r2, r2, #25
 80031dc:	d403      	bmi.n	80031e6 <HAL_I2C_Master_Receive+0x3a6>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80031de:	695a      	ldr	r2, [r3, #20]
 80031e0:	06d0      	lsls	r0, r2, #27
 80031e2:	d5f3      	bpl.n	80031cc <HAL_I2C_Master_Receive+0x38c>
 80031e4:	e772      	b.n	80030cc <HAL_I2C_Master_Receive+0x28c>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031e6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	7013      	strb	r3, [r2, #0]
        hi2c->XferCount--;
 80031ec:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80031ee:	6821      	ldr	r1, [r4, #0]
        hi2c->XferSize--;
 80031f0:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
        hi2c->pBuffPtr++;
 80031f2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
        hi2c->XferCount--;
 80031f4:	3b01      	subs	r3, #1
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	8563      	strh	r3, [r4, #42]	@ 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80031fa:	694b      	ldr	r3, [r1, #20]
        hi2c->XferSize--;
 80031fc:	3a01      	subs	r2, #1
 80031fe:	b292      	uxth	r2, r2
        hi2c->pBuffPtr++;
 8003200:	f100 0c01 	add.w	ip, r0, #1
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003204:	075b      	lsls	r3, r3, #29
        hi2c->XferSize--;
 8003206:	8522      	strh	r2, [r4, #40]	@ 0x28
        hi2c->pBuffPtr++;
 8003208:	f8c4 c024 	str.w	ip, [r4, #36]	@ 0x24
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800320c:	f57f af40 	bpl.w	8003090 <HAL_I2C_Master_Receive+0x250>
          if (hi2c->XferSize == 3U)
 8003210:	2a03      	cmp	r2, #3
 8003212:	d103      	bne.n	800321c <HAL_I2C_Master_Receive+0x3dc>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003214:	680b      	ldr	r3, [r1, #0]
 8003216:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800321a:	600b      	str	r3, [r1, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800321c:	690b      	ldr	r3, [r1, #16]
 800321e:	7043      	strb	r3, [r0, #1]
          hi2c->pBuffPtr++;
 8003220:	6a63      	ldr	r3, [r4, #36]	@ 0x24
          hi2c->XferSize--;
 8003222:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
          hi2c->pBuffPtr++;
 8003224:	3301      	adds	r3, #1
 8003226:	6263      	str	r3, [r4, #36]	@ 0x24
          hi2c->XferCount--;
 8003228:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->XferSize--;
 800322a:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 800322c:	3b01      	subs	r3, #1
          hi2c->XferSize--;
 800322e:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 8003230:	b29b      	uxth	r3, r3
          hi2c->XferSize--;
 8003232:	8522      	strh	r2, [r4, #40]	@ 0x28
          hi2c->XferCount--;
 8003234:	8563      	strh	r3, [r4, #42]	@ 0x2a
 8003236:	e72b      	b.n	8003090 <HAL_I2C_Master_Receive+0x250>
 8003238:	1c6a      	adds	r2, r5, #1
 800323a:	d117      	bne.n	800326c <HAL_I2C_Master_Receive+0x42c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800323c:	695a      	ldr	r2, [r3, #20]
 800323e:	0750      	lsls	r0, r2, #29
 8003240:	d5fc      	bpl.n	800323c <HAL_I2C_Master_Receive+0x3fc>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003248:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800324a:	691a      	ldr	r2, [r3, #16]
 800324c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800324e:	701a      	strb	r2, [r3, #0]
          hi2c->XferCount--;
 8003250:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
          hi2c->pBuffPtr++;
 8003252:	6a62      	ldr	r2, [r4, #36]	@ 0x24
          hi2c->XferCount--;
 8003254:	3b01      	subs	r3, #1
 8003256:	b29b      	uxth	r3, r3
 8003258:	8563      	strh	r3, [r4, #42]	@ 0x2a
          hi2c->XferSize--;
 800325a:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 800325c:	3b01      	subs	r3, #1
 800325e:	8523      	strh	r3, [r4, #40]	@ 0x28
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003260:	6823      	ldr	r3, [r4, #0]
          hi2c->pBuffPtr++;
 8003262:	1c51      	adds	r1, r2, #1
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003264:	691b      	ldr	r3, [r3, #16]
          hi2c->pBuffPtr++;
 8003266:	6261      	str	r1, [r4, #36]	@ 0x24
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003268:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 800326a:	e7d9      	b.n	8003220 <HAL_I2C_Master_Receive+0x3e0>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800326c:	695a      	ldr	r2, [r3, #20]
 800326e:	0751      	lsls	r1, r2, #29
 8003270:	d4e7      	bmi.n	8003242 <HAL_I2C_Master_Receive+0x402>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003272:	f7ff f96d 	bl	8002550 <HAL_GetTick>
 8003276:	1b80      	subs	r0, r0, r6
 8003278:	4285      	cmp	r5, r0
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800327a:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800327c:	d301      	bcc.n	8003282 <HAL_I2C_Master_Receive+0x442>
 800327e:	2d00      	cmp	r5, #0
 8003280:	d1f4      	bne.n	800326c <HAL_I2C_Master_Receive+0x42c>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003282:	695a      	ldr	r2, [r3, #20]
 8003284:	0751      	lsls	r1, r2, #29
 8003286:	d4f1      	bmi.n	800326c <HAL_I2C_Master_Receive+0x42c>
 8003288:	e73e      	b.n	8003108 <HAL_I2C_Master_Receive+0x2c8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800328a:	695a      	ldr	r2, [r3, #20]
 800328c:	0650      	lsls	r0, r2, #25
 800328e:	d421      	bmi.n	80032d4 <HAL_I2C_Master_Receive+0x494>
 8003290:	b1e5      	cbz	r5, 80032cc <HAL_I2C_Master_Receive+0x48c>
 8003292:	e00c      	b.n	80032ae <HAL_I2C_Master_Receive+0x46e>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003294:	f7ff f95c 	bl	8002550 <HAL_GetTick>
 8003298:	1b80      	subs	r0, r0, r6
 800329a:	42a8      	cmp	r0, r5
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800329c:	6823      	ldr	r3, [r4, #0]
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800329e:	d903      	bls.n	80032a8 <HAL_I2C_Master_Receive+0x468>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80032a0:	695a      	ldr	r2, [r3, #20]
 80032a2:	0652      	lsls	r2, r2, #25
 80032a4:	f57f af30 	bpl.w	8003108 <HAL_I2C_Master_Receive+0x2c8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80032a8:	695a      	ldr	r2, [r3, #20]
 80032aa:	0650      	lsls	r0, r2, #25
 80032ac:	d412      	bmi.n	80032d4 <HAL_I2C_Master_Receive+0x494>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80032ae:	695a      	ldr	r2, [r3, #20]
 80032b0:	06d1      	lsls	r1, r2, #27
 80032b2:	f53f af0b 	bmi.w	80030cc <HAL_I2C_Master_Receive+0x28c>
 80032b6:	e7ed      	b.n	8003294 <HAL_I2C_Master_Receive+0x454>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032b8:	f7ff f94a 	bl	8002550 <HAL_GetTick>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80032bc:	6823      	ldr	r3, [r4, #0]
 80032be:	695a      	ldr	r2, [r3, #20]
 80032c0:	0652      	lsls	r2, r2, #25
 80032c2:	f57f af21 	bpl.w	8003108 <HAL_I2C_Master_Receive+0x2c8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80032c6:	695a      	ldr	r2, [r3, #20]
 80032c8:	0650      	lsls	r0, r2, #25
 80032ca:	d403      	bmi.n	80032d4 <HAL_I2C_Master_Receive+0x494>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80032cc:	695a      	ldr	r2, [r3, #20]
 80032ce:	06d1      	lsls	r1, r2, #27
 80032d0:	d5f2      	bpl.n	80032b8 <HAL_I2C_Master_Receive+0x478>
 80032d2:	e6fb      	b.n	80030cc <HAL_I2C_Master_Receive+0x28c>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032d4:	691a      	ldr	r2, [r3, #16]
 80032d6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80032d8:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80032da:	e7a1      	b.n	8003220 <HAL_I2C_Master_Receive+0x3e0>
 80032dc:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80032de:	e6b7      	b.n	8003050 <HAL_I2C_Master_Receive+0x210>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032e0:	f421 6180 	bic.w	r1, r1, #1024	@ 0x400
 80032e4:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032e6:	9002      	str	r0, [sp, #8]
 80032e8:	6959      	ldr	r1, [r3, #20]
 80032ea:	9102      	str	r1, [sp, #8]
 80032ec:	6999      	ldr	r1, [r3, #24]
 80032ee:	9102      	str	r1, [sp, #8]
 80032f0:	9902      	ldr	r1, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032f2:	6819      	ldr	r1, [r3, #0]
 80032f4:	f441 7100 	orr.w	r1, r1, #512	@ 0x200
 80032f8:	6019      	str	r1, [r3, #0]
 80032fa:	e685      	b.n	8003008 <HAL_I2C_Master_Receive+0x1c8>

080032fc <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032fc:	2800      	cmp	r0, #0
 80032fe:	f000 81d8 	beq.w	80036b2 <HAL_RCC_OscConfig+0x3b6>
{
 8003302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003306:	6803      	ldr	r3, [r0, #0]
 8003308:	07dd      	lsls	r5, r3, #31
{
 800330a:	b082      	sub	sp, #8
 800330c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800330e:	d52f      	bpl.n	8003370 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003310:	499d      	ldr	r1, [pc, #628]	@ (8003588 <HAL_RCC_OscConfig+0x28c>)
 8003312:	688a      	ldr	r2, [r1, #8]
 8003314:	f002 020c 	and.w	r2, r2, #12
 8003318:	2a04      	cmp	r2, #4
 800331a:	f000 80ec 	beq.w	80034f6 <HAL_RCC_OscConfig+0x1fa>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800331e:	688a      	ldr	r2, [r1, #8]
 8003320:	f002 020c 	and.w	r2, r2, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003324:	2a08      	cmp	r2, #8
 8003326:	f000 80e2 	beq.w	80034ee <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800332a:	6863      	ldr	r3, [r4, #4]
 800332c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003330:	f000 80eb 	beq.w	800350a <HAL_RCC_OscConfig+0x20e>
 8003334:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003338:	f000 8173 	beq.w	8003622 <HAL_RCC_OscConfig+0x326>
 800333c:	4d92      	ldr	r5, [pc, #584]	@ (8003588 <HAL_RCC_OscConfig+0x28c>)
 800333e:	682a      	ldr	r2, [r5, #0]
 8003340:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003344:	602a      	str	r2, [r5, #0]
 8003346:	682a      	ldr	r2, [r5, #0]
 8003348:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800334c:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800334e:	2b00      	cmp	r3, #0
 8003350:	f040 80e0 	bne.w	8003514 <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003354:	f7ff f8fc 	bl	8002550 <HAL_GetTick>
 8003358:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800335a:	e005      	b.n	8003368 <HAL_RCC_OscConfig+0x6c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800335c:	f7ff f8f8 	bl	8002550 <HAL_GetTick>
 8003360:	1b80      	subs	r0, r0, r6
 8003362:	2864      	cmp	r0, #100	@ 0x64
 8003364:	f200 8100 	bhi.w	8003568 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003368:	682b      	ldr	r3, [r5, #0]
 800336a:	039f      	lsls	r7, r3, #14
 800336c:	d4f6      	bmi.n	800335c <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800336e:	6823      	ldr	r3, [r4, #0]
 8003370:	079d      	lsls	r5, r3, #30
 8003372:	d528      	bpl.n	80033c6 <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003374:	4a84      	ldr	r2, [pc, #528]	@ (8003588 <HAL_RCC_OscConfig+0x28c>)
 8003376:	6891      	ldr	r1, [r2, #8]
 8003378:	f011 0f0c 	tst.w	r1, #12
 800337c:	f000 809b 	beq.w	80034b6 <HAL_RCC_OscConfig+0x1ba>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003380:	6891      	ldr	r1, [r2, #8]
 8003382:	f001 010c 	and.w	r1, r1, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003386:	2908      	cmp	r1, #8
 8003388:	f000 8091 	beq.w	80034ae <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800338c:	68e3      	ldr	r3, [r4, #12]
 800338e:	2b00      	cmp	r3, #0
 8003390:	f000 810c 	beq.w	80035ac <HAL_RCC_OscConfig+0x2b0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003394:	4b7d      	ldr	r3, [pc, #500]	@ (800358c <HAL_RCC_OscConfig+0x290>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003396:	4e7c      	ldr	r6, [pc, #496]	@ (8003588 <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_ENABLE();
 8003398:	2201      	movs	r2, #1
 800339a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800339c:	f7ff f8d8 	bl	8002550 <HAL_GetTick>
 80033a0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033a2:	e005      	b.n	80033b0 <HAL_RCC_OscConfig+0xb4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033a4:	f7ff f8d4 	bl	8002550 <HAL_GetTick>
 80033a8:	1b40      	subs	r0, r0, r5
 80033aa:	2802      	cmp	r0, #2
 80033ac:	f200 80dc 	bhi.w	8003568 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033b0:	6833      	ldr	r3, [r6, #0]
 80033b2:	079f      	lsls	r7, r3, #30
 80033b4:	d5f6      	bpl.n	80033a4 <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033b6:	6833      	ldr	r3, [r6, #0]
 80033b8:	6922      	ldr	r2, [r4, #16]
 80033ba:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80033be:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80033c2:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033c4:	6823      	ldr	r3, [r4, #0]
 80033c6:	071a      	lsls	r2, r3, #28
 80033c8:	d45c      	bmi.n	8003484 <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033ca:	075d      	lsls	r5, r3, #29
 80033cc:	d53a      	bpl.n	8003444 <HAL_RCC_OscConfig+0x148>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033ce:	4a6e      	ldr	r2, [pc, #440]	@ (8003588 <HAL_RCC_OscConfig+0x28c>)
 80033d0:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80033d2:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 80033d6:	f040 8088 	bne.w	80034ea <HAL_RCC_OscConfig+0x1ee>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033da:	9301      	str	r3, [sp, #4]
 80033dc:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80033de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80033e4:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80033e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ea:	9301      	str	r3, [sp, #4]
 80033ec:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80033ee:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f0:	4e67      	ldr	r6, [pc, #412]	@ (8003590 <HAL_RCC_OscConfig+0x294>)
 80033f2:	6833      	ldr	r3, [r6, #0]
 80033f4:	05d8      	lsls	r0, r3, #23
 80033f6:	f140 80a7 	bpl.w	8003548 <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033fa:	68a3      	ldr	r3, [r4, #8]
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	f000 80b7 	beq.w	8003570 <HAL_RCC_OscConfig+0x274>
 8003402:	2b05      	cmp	r3, #5
 8003404:	f000 811d 	beq.w	8003642 <HAL_RCC_OscConfig+0x346>
 8003408:	4e5f      	ldr	r6, [pc, #380]	@ (8003588 <HAL_RCC_OscConfig+0x28c>)
 800340a:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 800340c:	f022 0201 	bic.w	r2, r2, #1
 8003410:	6732      	str	r2, [r6, #112]	@ 0x70
 8003412:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 8003414:	f022 0204 	bic.w	r2, r2, #4
 8003418:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800341a:	2b00      	cmp	r3, #0
 800341c:	f040 80ad 	bne.w	800357a <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003420:	f7ff f896 	bl	8002550 <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003424:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 8003428:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800342a:	e005      	b.n	8003438 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800342c:	f7ff f890 	bl	8002550 <HAL_GetTick>
 8003430:	1bc0      	subs	r0, r0, r7
 8003432:	4540      	cmp	r0, r8
 8003434:	f200 8098 	bhi.w	8003568 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003438:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800343a:	079b      	lsls	r3, r3, #30
 800343c:	d4f6      	bmi.n	800342c <HAL_RCC_OscConfig+0x130>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800343e:	2d00      	cmp	r5, #0
 8003440:	f040 80f9 	bne.w	8003636 <HAL_RCC_OscConfig+0x33a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003444:	69a3      	ldr	r3, [r4, #24]
 8003446:	b1cb      	cbz	r3, 800347c <HAL_RCC_OscConfig+0x180>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003448:	4d4f      	ldr	r5, [pc, #316]	@ (8003588 <HAL_RCC_OscConfig+0x28c>)
 800344a:	68aa      	ldr	r2, [r5, #8]
 800344c:	f002 020c 	and.w	r2, r2, #12
 8003450:	2a08      	cmp	r2, #8
 8003452:	f000 80bc 	beq.w	80035ce <HAL_RCC_OscConfig+0x2d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003456:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003458:	4b4c      	ldr	r3, [pc, #304]	@ (800358c <HAL_RCC_OscConfig+0x290>)
 800345a:	f04f 0200 	mov.w	r2, #0
 800345e:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003460:	f000 80f9 	beq.w	8003656 <HAL_RCC_OscConfig+0x35a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003464:	f7ff f874 	bl	8002550 <HAL_GetTick>
 8003468:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800346a:	e004      	b.n	8003476 <HAL_RCC_OscConfig+0x17a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800346c:	f7ff f870 	bl	8002550 <HAL_GetTick>
 8003470:	1b00      	subs	r0, r0, r4
 8003472:	2802      	cmp	r0, #2
 8003474:	d878      	bhi.n	8003568 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003476:	682b      	ldr	r3, [r5, #0]
 8003478:	019b      	lsls	r3, r3, #6
 800347a:	d4f7      	bmi.n	800346c <HAL_RCC_OscConfig+0x170>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800347c:	2000      	movs	r0, #0
}
 800347e:	b002      	add	sp, #8
 8003480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003484:	6963      	ldr	r3, [r4, #20]
 8003486:	b1fb      	cbz	r3, 80034c8 <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_LSI_ENABLE();
 8003488:	4b40      	ldr	r3, [pc, #256]	@ (800358c <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800348a:	4e3f      	ldr	r6, [pc, #252]	@ (8003588 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_ENABLE();
 800348c:	2201      	movs	r2, #1
 800348e:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8003492:	f7ff f85d 	bl	8002550 <HAL_GetTick>
 8003496:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003498:	e004      	b.n	80034a4 <HAL_RCC_OscConfig+0x1a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800349a:	f7ff f859 	bl	8002550 <HAL_GetTick>
 800349e:	1b40      	subs	r0, r0, r5
 80034a0:	2802      	cmp	r0, #2
 80034a2:	d861      	bhi.n	8003568 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034a4:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 80034a6:	079b      	lsls	r3, r3, #30
 80034a8:	d5f7      	bpl.n	800349a <HAL_RCC_OscConfig+0x19e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034aa:	6823      	ldr	r3, [r4, #0]
 80034ac:	e78d      	b.n	80033ca <HAL_RCC_OscConfig+0xce>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034ae:	6852      	ldr	r2, [r2, #4]
 80034b0:	0251      	lsls	r1, r2, #9
 80034b2:	f53f af6b 	bmi.w	800338c <HAL_RCC_OscConfig+0x90>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034b6:	4a34      	ldr	r2, [pc, #208]	@ (8003588 <HAL_RCC_OscConfig+0x28c>)
 80034b8:	6812      	ldr	r2, [r2, #0]
 80034ba:	0792      	lsls	r2, r2, #30
 80034bc:	d538      	bpl.n	8003530 <HAL_RCC_OscConfig+0x234>
 80034be:	68e2      	ldr	r2, [r4, #12]
 80034c0:	2a01      	cmp	r2, #1
 80034c2:	d035      	beq.n	8003530 <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 80034c4:	2001      	movs	r0, #1
 80034c6:	e7da      	b.n	800347e <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_DISABLE();
 80034c8:	4a30      	ldr	r2, [pc, #192]	@ (800358c <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034ca:	4e2f      	ldr	r6, [pc, #188]	@ (8003588 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_DISABLE();
 80034cc:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 80034d0:	f7ff f83e 	bl	8002550 <HAL_GetTick>
 80034d4:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034d6:	e004      	b.n	80034e2 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034d8:	f7ff f83a 	bl	8002550 <HAL_GetTick>
 80034dc:	1b40      	subs	r0, r0, r5
 80034de:	2802      	cmp	r0, #2
 80034e0:	d842      	bhi.n	8003568 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034e2:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 80034e4:	079f      	lsls	r7, r3, #30
 80034e6:	d4f7      	bmi.n	80034d8 <HAL_RCC_OscConfig+0x1dc>
 80034e8:	e7df      	b.n	80034aa <HAL_RCC_OscConfig+0x1ae>
    FlagStatus       pwrclkchanged = RESET;
 80034ea:	2500      	movs	r5, #0
 80034ec:	e780      	b.n	80033f0 <HAL_RCC_OscConfig+0xf4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034ee:	684a      	ldr	r2, [r1, #4]
 80034f0:	0251      	lsls	r1, r2, #9
 80034f2:	f57f af1a 	bpl.w	800332a <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034f6:	4a24      	ldr	r2, [pc, #144]	@ (8003588 <HAL_RCC_OscConfig+0x28c>)
 80034f8:	6812      	ldr	r2, [r2, #0]
 80034fa:	0392      	lsls	r2, r2, #14
 80034fc:	f57f af38 	bpl.w	8003370 <HAL_RCC_OscConfig+0x74>
 8003500:	6862      	ldr	r2, [r4, #4]
 8003502:	2a00      	cmp	r2, #0
 8003504:	f47f af34 	bne.w	8003370 <HAL_RCC_OscConfig+0x74>
 8003508:	e7dc      	b.n	80034c4 <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800350a:	4a1f      	ldr	r2, [pc, #124]	@ (8003588 <HAL_RCC_OscConfig+0x28c>)
 800350c:	6813      	ldr	r3, [r2, #0]
 800350e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003512:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003514:	f7ff f81c 	bl	8002550 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003518:	4e1b      	ldr	r6, [pc, #108]	@ (8003588 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 800351a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800351c:	e004      	b.n	8003528 <HAL_RCC_OscConfig+0x22c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800351e:	f7ff f817 	bl	8002550 <HAL_GetTick>
 8003522:	1b40      	subs	r0, r0, r5
 8003524:	2864      	cmp	r0, #100	@ 0x64
 8003526:	d81f      	bhi.n	8003568 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003528:	6833      	ldr	r3, [r6, #0]
 800352a:	039b      	lsls	r3, r3, #14
 800352c:	d5f7      	bpl.n	800351e <HAL_RCC_OscConfig+0x222>
 800352e:	e71e      	b.n	800336e <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003530:	4915      	ldr	r1, [pc, #84]	@ (8003588 <HAL_RCC_OscConfig+0x28c>)
 8003532:	6920      	ldr	r0, [r4, #16]
 8003534:	680a      	ldr	r2, [r1, #0]
 8003536:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 800353a:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800353e:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003540:	071a      	lsls	r2, r3, #28
 8003542:	f57f af42 	bpl.w	80033ca <HAL_RCC_OscConfig+0xce>
 8003546:	e79d      	b.n	8003484 <HAL_RCC_OscConfig+0x188>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003548:	6833      	ldr	r3, [r6, #0]
 800354a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800354e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003550:	f7fe fffe 	bl	8002550 <HAL_GetTick>
 8003554:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003556:	6833      	ldr	r3, [r6, #0]
 8003558:	05d9      	lsls	r1, r3, #23
 800355a:	f53f af4e 	bmi.w	80033fa <HAL_RCC_OscConfig+0xfe>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800355e:	f7fe fff7 	bl	8002550 <HAL_GetTick>
 8003562:	1bc0      	subs	r0, r0, r7
 8003564:	2802      	cmp	r0, #2
 8003566:	d9f6      	bls.n	8003556 <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 8003568:	2003      	movs	r0, #3
}
 800356a:	b002      	add	sp, #8
 800356c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003570:	4a05      	ldr	r2, [pc, #20]	@ (8003588 <HAL_RCC_OscConfig+0x28c>)
 8003572:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8003574:	f043 0301 	orr.w	r3, r3, #1
 8003578:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 800357a:	f7fe ffe9 	bl	8002550 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800357e:	4f02      	ldr	r7, [pc, #8]	@ (8003588 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8003580:	4606      	mov	r6, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003582:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003586:	e00a      	b.n	800359e <HAL_RCC_OscConfig+0x2a2>
 8003588:	40023800 	.word	0x40023800
 800358c:	42470000 	.word	0x42470000
 8003590:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003594:	f7fe ffdc 	bl	8002550 <HAL_GetTick>
 8003598:	1b80      	subs	r0, r0, r6
 800359a:	4540      	cmp	r0, r8
 800359c:	d8e4      	bhi.n	8003568 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800359e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80035a0:	079a      	lsls	r2, r3, #30
 80035a2:	d5f7      	bpl.n	8003594 <HAL_RCC_OscConfig+0x298>
    if (pwrclkchanged == SET)
 80035a4:	2d00      	cmp	r5, #0
 80035a6:	f43f af4d 	beq.w	8003444 <HAL_RCC_OscConfig+0x148>
 80035aa:	e044      	b.n	8003636 <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_HSI_DISABLE();
 80035ac:	4a42      	ldr	r2, [pc, #264]	@ (80036b8 <HAL_RCC_OscConfig+0x3bc>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ae:	4e43      	ldr	r6, [pc, #268]	@ (80036bc <HAL_RCC_OscConfig+0x3c0>)
        __HAL_RCC_HSI_DISABLE();
 80035b0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80035b2:	f7fe ffcd 	bl	8002550 <HAL_GetTick>
 80035b6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035b8:	e004      	b.n	80035c4 <HAL_RCC_OscConfig+0x2c8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035ba:	f7fe ffc9 	bl	8002550 <HAL_GetTick>
 80035be:	1b40      	subs	r0, r0, r5
 80035c0:	2802      	cmp	r0, #2
 80035c2:	d8d1      	bhi.n	8003568 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035c4:	6833      	ldr	r3, [r6, #0]
 80035c6:	0799      	lsls	r1, r3, #30
 80035c8:	d4f7      	bmi.n	80035ba <HAL_RCC_OscConfig+0x2be>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035ca:	6823      	ldr	r3, [r4, #0]
 80035cc:	e6fb      	b.n	80033c6 <HAL_RCC_OscConfig+0xca>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	f43f af78 	beq.w	80034c4 <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 80035d4:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035d6:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035d8:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035dc:	4291      	cmp	r1, r2
 80035de:	f47f af71 	bne.w	80034c4 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035e2:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035e4:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035e8:	4291      	cmp	r1, r2
 80035ea:	f47f af6b 	bne.w	80034c4 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035ee:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80035f0:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 80035f4:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035f6:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80035fa:	f47f af63 	bne.w	80034c4 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035fe:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003600:	0852      	lsrs	r2, r2, #1
 8003602:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8003606:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003608:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 800360c:	f47f af5a 	bne.w	80034c4 <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003610:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8003612:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003616:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 800361a:	bf14      	ite	ne
 800361c:	2001      	movne	r0, #1
 800361e:	2000      	moveq	r0, #0
 8003620:	e72d      	b.n	800347e <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003622:	4b26      	ldr	r3, [pc, #152]	@ (80036bc <HAL_RCC_OscConfig+0x3c0>)
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800362a:	601a      	str	r2, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003632:	601a      	str	r2, [r3, #0]
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003634:	e76e      	b.n	8003514 <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003636:	4a21      	ldr	r2, [pc, #132]	@ (80036bc <HAL_RCC_OscConfig+0x3c0>)
 8003638:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800363a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800363e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003640:	e700      	b.n	8003444 <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003642:	4b1e      	ldr	r3, [pc, #120]	@ (80036bc <HAL_RCC_OscConfig+0x3c0>)
 8003644:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003646:	f042 0204 	orr.w	r2, r2, #4
 800364a:	671a      	str	r2, [r3, #112]	@ 0x70
 800364c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800364e:	f042 0201 	orr.w	r2, r2, #1
 8003652:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003654:	e791      	b.n	800357a <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8003656:	f7fe ff7b 	bl	8002550 <HAL_GetTick>
 800365a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800365c:	e005      	b.n	800366a <HAL_RCC_OscConfig+0x36e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800365e:	f7fe ff77 	bl	8002550 <HAL_GetTick>
 8003662:	1b80      	subs	r0, r0, r6
 8003664:	2802      	cmp	r0, #2
 8003666:	f63f af7f 	bhi.w	8003568 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800366a:	682b      	ldr	r3, [r5, #0]
 800366c:	0199      	lsls	r1, r3, #6
 800366e:	d4f6      	bmi.n	800365e <HAL_RCC_OscConfig+0x362>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003670:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8003674:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003676:	430b      	orrs	r3, r1
 8003678:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800367c:	e9d4 210a 	ldrd	r2, r1, [r4, #40]	@ 0x28
 8003680:	0852      	lsrs	r2, r2, #1
 8003682:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003686:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8003688:	490b      	ldr	r1, [pc, #44]	@ (80036b8 <HAL_RCC_OscConfig+0x3bc>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800368a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 800368e:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003690:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8003692:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8003694:	f7fe ff5c 	bl	8002550 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003698:	4d08      	ldr	r5, [pc, #32]	@ (80036bc <HAL_RCC_OscConfig+0x3c0>)
        tickstart = HAL_GetTick();
 800369a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800369c:	e005      	b.n	80036aa <HAL_RCC_OscConfig+0x3ae>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800369e:	f7fe ff57 	bl	8002550 <HAL_GetTick>
 80036a2:	1b00      	subs	r0, r0, r4
 80036a4:	2802      	cmp	r0, #2
 80036a6:	f63f af5f 	bhi.w	8003568 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036aa:	682b      	ldr	r3, [r5, #0]
 80036ac:	019a      	lsls	r2, r3, #6
 80036ae:	d5f6      	bpl.n	800369e <HAL_RCC_OscConfig+0x3a2>
 80036b0:	e6e4      	b.n	800347c <HAL_RCC_OscConfig+0x180>
    return HAL_ERROR;
 80036b2:	2001      	movs	r0, #1
}
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	42470000 	.word	0x42470000
 80036bc:	40023800 	.word	0x40023800

080036c0 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036c0:	4916      	ldr	r1, [pc, #88]	@ (800371c <HAL_RCC_GetSysClockFreq+0x5c>)
{
 80036c2:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036c4:	688b      	ldr	r3, [r1, #8]
 80036c6:	f003 030c 	and.w	r3, r3, #12
 80036ca:	2b04      	cmp	r3, #4
 80036cc:	d01b      	beq.n	8003706 <HAL_RCC_GetSysClockFreq+0x46>
 80036ce:	2b08      	cmp	r3, #8
 80036d0:	d117      	bne.n	8003702 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036d2:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036d4:	684b      	ldr	r3, [r1, #4]
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036d6:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036d8:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036dc:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036e0:	d113      	bne.n	800370a <HAL_RCC_GetSysClockFreq+0x4a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036e2:	480f      	ldr	r0, [pc, #60]	@ (8003720 <HAL_RCC_GetSysClockFreq+0x60>)
 80036e4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80036e8:	fba1 0100 	umull	r0, r1, r1, r0
 80036ec:	f7fd fad4 	bl	8000c98 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80036f0:	4b0a      	ldr	r3, [pc, #40]	@ (800371c <HAL_RCC_GetSysClockFreq+0x5c>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80036f8:	3301      	adds	r3, #1
 80036fa:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 80036fc:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003700:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8003702:	4807      	ldr	r0, [pc, #28]	@ (8003720 <HAL_RCC_GetSysClockFreq+0x60>)
}
 8003704:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003706:	4807      	ldr	r0, [pc, #28]	@ (8003724 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8003708:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800370a:	4806      	ldr	r0, [pc, #24]	@ (8003724 <HAL_RCC_GetSysClockFreq+0x64>)
 800370c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8003710:	2300      	movs	r3, #0
 8003712:	fba1 0100 	umull	r0, r1, r1, r0
 8003716:	f7fd fabf 	bl	8000c98 <__aeabi_uldivmod>
 800371a:	e7e9      	b.n	80036f0 <HAL_RCC_GetSysClockFreq+0x30>
 800371c:	40023800 	.word	0x40023800
 8003720:	00f42400 	.word	0x00f42400
 8003724:	017d7840 	.word	0x017d7840

08003728 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003728:	2800      	cmp	r0, #0
 800372a:	f000 8087 	beq.w	800383c <HAL_RCC_ClockConfig+0x114>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800372e:	4a48      	ldr	r2, [pc, #288]	@ (8003850 <HAL_RCC_ClockConfig+0x128>)
 8003730:	6813      	ldr	r3, [r2, #0]
 8003732:	f003 0307 	and.w	r3, r3, #7
 8003736:	428b      	cmp	r3, r1
{
 8003738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800373c:	460d      	mov	r5, r1
 800373e:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003740:	d209      	bcs.n	8003756 <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003742:	b2cb      	uxtb	r3, r1
 8003744:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003746:	6813      	ldr	r3, [r2, #0]
 8003748:	f003 0307 	and.w	r3, r3, #7
 800374c:	428b      	cmp	r3, r1
 800374e:	d002      	beq.n	8003756 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8003750:	2001      	movs	r0, #1
}
 8003752:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003756:	6823      	ldr	r3, [r4, #0]
 8003758:	0798      	lsls	r0, r3, #30
 800375a:	d514      	bpl.n	8003786 <HAL_RCC_ClockConfig+0x5e>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800375c:	0759      	lsls	r1, r3, #29
 800375e:	d504      	bpl.n	800376a <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003760:	493c      	ldr	r1, [pc, #240]	@ (8003854 <HAL_RCC_ClockConfig+0x12c>)
 8003762:	688a      	ldr	r2, [r1, #8]
 8003764:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8003768:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800376a:	071a      	lsls	r2, r3, #28
 800376c:	d504      	bpl.n	8003778 <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800376e:	4939      	ldr	r1, [pc, #228]	@ (8003854 <HAL_RCC_ClockConfig+0x12c>)
 8003770:	688a      	ldr	r2, [r1, #8]
 8003772:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8003776:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003778:	4936      	ldr	r1, [pc, #216]	@ (8003854 <HAL_RCC_ClockConfig+0x12c>)
 800377a:	68a0      	ldr	r0, [r4, #8]
 800377c:	688a      	ldr	r2, [r1, #8]
 800377e:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8003782:	4302      	orrs	r2, r0
 8003784:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003786:	07df      	lsls	r7, r3, #31
 8003788:	d521      	bpl.n	80037ce <HAL_RCC_ClockConfig+0xa6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800378a:	6862      	ldr	r2, [r4, #4]
 800378c:	2a01      	cmp	r2, #1
 800378e:	d057      	beq.n	8003840 <HAL_RCC_ClockConfig+0x118>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003790:	1e93      	subs	r3, r2, #2
 8003792:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003794:	4b2f      	ldr	r3, [pc, #188]	@ (8003854 <HAL_RCC_ClockConfig+0x12c>)
 8003796:	681b      	ldr	r3, [r3, #0]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003798:	d94d      	bls.n	8003836 <HAL_RCC_ClockConfig+0x10e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800379a:	0799      	lsls	r1, r3, #30
 800379c:	d5d8      	bpl.n	8003750 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800379e:	4e2d      	ldr	r6, [pc, #180]	@ (8003854 <HAL_RCC_ClockConfig+0x12c>)
 80037a0:	68b3      	ldr	r3, [r6, #8]
 80037a2:	f023 0303 	bic.w	r3, r3, #3
 80037a6:	4313      	orrs	r3, r2
 80037a8:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80037aa:	f7fe fed1 	bl	8002550 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037ae:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 80037b2:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037b4:	e004      	b.n	80037c0 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037b6:	f7fe fecb 	bl	8002550 <HAL_GetTick>
 80037ba:	1bc0      	subs	r0, r0, r7
 80037bc:	4540      	cmp	r0, r8
 80037be:	d844      	bhi.n	800384a <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037c0:	68b3      	ldr	r3, [r6, #8]
 80037c2:	6862      	ldr	r2, [r4, #4]
 80037c4:	f003 030c 	and.w	r3, r3, #12
 80037c8:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80037cc:	d1f3      	bne.n	80037b6 <HAL_RCC_ClockConfig+0x8e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037ce:	4a20      	ldr	r2, [pc, #128]	@ (8003850 <HAL_RCC_ClockConfig+0x128>)
 80037d0:	6813      	ldr	r3, [r2, #0]
 80037d2:	f003 0307 	and.w	r3, r3, #7
 80037d6:	42ab      	cmp	r3, r5
 80037d8:	d906      	bls.n	80037e8 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037da:	b2eb      	uxtb	r3, r5
 80037dc:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037de:	6813      	ldr	r3, [r2, #0]
 80037e0:	f003 0307 	and.w	r3, r3, #7
 80037e4:	42ab      	cmp	r3, r5
 80037e6:	d1b3      	bne.n	8003750 <HAL_RCC_ClockConfig+0x28>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037e8:	6823      	ldr	r3, [r4, #0]
 80037ea:	075a      	lsls	r2, r3, #29
 80037ec:	d506      	bpl.n	80037fc <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037ee:	4919      	ldr	r1, [pc, #100]	@ (8003854 <HAL_RCC_ClockConfig+0x12c>)
 80037f0:	68e0      	ldr	r0, [r4, #12]
 80037f2:	688a      	ldr	r2, [r1, #8]
 80037f4:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 80037f8:	4302      	orrs	r2, r0
 80037fa:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037fc:	071b      	lsls	r3, r3, #28
 80037fe:	d507      	bpl.n	8003810 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003800:	4a14      	ldr	r2, [pc, #80]	@ (8003854 <HAL_RCC_ClockConfig+0x12c>)
 8003802:	6921      	ldr	r1, [r4, #16]
 8003804:	6893      	ldr	r3, [r2, #8]
 8003806:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800380a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800380e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003810:	f7ff ff56 	bl	80036c0 <HAL_RCC_GetSysClockFreq>
 8003814:	4a0f      	ldr	r2, [pc, #60]	@ (8003854 <HAL_RCC_ClockConfig+0x12c>)
 8003816:	4c10      	ldr	r4, [pc, #64]	@ (8003858 <HAL_RCC_ClockConfig+0x130>)
 8003818:	6892      	ldr	r2, [r2, #8]
 800381a:	4910      	ldr	r1, [pc, #64]	@ (800385c <HAL_RCC_ClockConfig+0x134>)
 800381c:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003820:	4603      	mov	r3, r0
 8003822:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick(uwTickPrio);
 8003824:	480e      	ldr	r0, [pc, #56]	@ (8003860 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003826:	40d3      	lsrs	r3, r2
  HAL_InitTick(uwTickPrio);
 8003828:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800382a:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 800382c:	f7fe fe46 	bl	80024bc <HAL_InitTick>
  return HAL_OK;
 8003830:	2000      	movs	r0, #0
}
 8003832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003836:	0198      	lsls	r0, r3, #6
 8003838:	d4b1      	bmi.n	800379e <HAL_RCC_ClockConfig+0x76>
 800383a:	e789      	b.n	8003750 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 800383c:	2001      	movs	r0, #1
}
 800383e:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003840:	4b04      	ldr	r3, [pc, #16]	@ (8003854 <HAL_RCC_ClockConfig+0x12c>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	039e      	lsls	r6, r3, #14
 8003846:	d4aa      	bmi.n	800379e <HAL_RCC_ClockConfig+0x76>
 8003848:	e782      	b.n	8003750 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 800384a:	2003      	movs	r0, #3
 800384c:	e781      	b.n	8003752 <HAL_RCC_ClockConfig+0x2a>
 800384e:	bf00      	nop
 8003850:	40023c00 	.word	0x40023c00
 8003854:	40023800 	.word	0x40023800
 8003858:	0800e31c 	.word	0x0800e31c
 800385c:	20000020 	.word	0x20000020
 8003860:	20000028 	.word	0x20000028

08003864 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003864:	4b04      	ldr	r3, [pc, #16]	@ (8003878 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8003866:	4905      	ldr	r1, [pc, #20]	@ (800387c <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003868:	689b      	ldr	r3, [r3, #8]
 800386a:	4a05      	ldr	r2, [pc, #20]	@ (8003880 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800386c:	6808      	ldr	r0, [r1, #0]
 800386e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8003872:	5cd3      	ldrb	r3, [r2, r3]
}
 8003874:	40d8      	lsrs	r0, r3
 8003876:	4770      	bx	lr
 8003878:	40023800 	.word	0x40023800
 800387c:	20000020 	.word	0x20000020
 8003880:	0800e314 	.word	0x0800e314

08003884 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003884:	4b04      	ldr	r3, [pc, #16]	@ (8003898 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8003886:	4905      	ldr	r1, [pc, #20]	@ (800389c <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	4a05      	ldr	r2, [pc, #20]	@ (80038a0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800388c:	6808      	ldr	r0, [r1, #0]
 800388e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8003892:	5cd3      	ldrb	r3, [r2, r3]
}
 8003894:	40d8      	lsrs	r0, r3
 8003896:	4770      	bx	lr
 8003898:	40023800 	.word	0x40023800
 800389c:	20000020 	.word	0x20000020
 80038a0:	0800e314 	.word	0x0800e314

080038a4 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038a4:	2800      	cmp	r0, #0
 80038a6:	d071      	beq.n	800398c <HAL_TIM_Base_Init+0xe8>
{
 80038a8:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038aa:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80038ae:	4604      	mov	r4, r0
 80038b0:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d053      	beq.n	8003960 <HAL_TIM_Base_Init+0xbc>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038b8:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038ba:	4e35      	ldr	r6, [pc, #212]	@ (8003990 <HAL_TIM_Base_Init+0xec>)

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038bc:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038be:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038c0:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 80038c2:	2302      	movs	r3, #2
 80038c4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038c8:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 80038ca:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038cc:	d04d      	beq.n	800396a <HAL_TIM_Base_Init+0xc6>
 80038ce:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80038d2:	d017      	beq.n	8003904 <HAL_TIM_Base_Init+0x60>
 80038d4:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 80038d8:	42b2      	cmp	r2, r6
 80038da:	d013      	beq.n	8003904 <HAL_TIM_Base_Init+0x60>
 80038dc:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80038e0:	42b2      	cmp	r2, r6
 80038e2:	d00f      	beq.n	8003904 <HAL_TIM_Base_Init+0x60>
 80038e4:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80038e8:	42b2      	cmp	r2, r6
 80038ea:	d00b      	beq.n	8003904 <HAL_TIM_Base_Init+0x60>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80038ec:	4e29      	ldr	r6, [pc, #164]	@ (8003994 <HAL_TIM_Base_Init+0xf0>)
 80038ee:	42b2      	cmp	r2, r6
 80038f0:	d00c      	beq.n	800390c <HAL_TIM_Base_Init+0x68>
 80038f2:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80038f6:	42b2      	cmp	r2, r6
 80038f8:	d008      	beq.n	800390c <HAL_TIM_Base_Init+0x68>
 80038fa:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 80038fe:	42b2      	cmp	r2, r6
 8003900:	d108      	bne.n	8003914 <HAL_TIM_Base_Init+0x70>
 8003902:	e003      	b.n	800390c <HAL_TIM_Base_Init+0x68>
    tmpcr1 |= Structure->CounterMode;
 8003904:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003906:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800390a:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800390c:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800390e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003912:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003914:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003918:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800391a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800391c:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800391e:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003920:	2301      	movs	r3, #1
 8003922:	6153      	str	r3, [r2, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003924:	6913      	ldr	r3, [r2, #16]
 8003926:	07db      	lsls	r3, r3, #31
 8003928:	d503      	bpl.n	8003932 <HAL_TIM_Base_Init+0x8e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800392a:	6913      	ldr	r3, [r2, #16]
 800392c:	f023 0301 	bic.w	r3, r3, #1
 8003930:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003932:	2301      	movs	r3, #1
 8003934:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003938:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800393c:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003940:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8003944:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003948:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800394c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003950:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003954:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003958:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800395c:	2000      	movs	r0, #0
}
 800395e:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8003960:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003964:	f7fe fc1e 	bl	80021a4 <HAL_TIM_Base_MspInit>
 8003968:	e7a6      	b.n	80038b8 <HAL_TIM_Base_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 800396a:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800396c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003970:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003972:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003974:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003978:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800397a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800397e:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003980:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003982:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003984:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003986:	6963      	ldr	r3, [r4, #20]
 8003988:	6313      	str	r3, [r2, #48]	@ 0x30
 800398a:	e7c9      	b.n	8003920 <HAL_TIM_Base_Init+0x7c>
    return HAL_ERROR;
 800398c:	2001      	movs	r0, #1
}
 800398e:	4770      	bx	lr
 8003990:	40010000 	.word	0x40010000
 8003994:	40014000 	.word	0x40014000

08003998 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003998:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800399c:	2b01      	cmp	r3, #1
 800399e:	d127      	bne.n	80039f0 <HAL_TIM_Base_Start_IT+0x58>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80039a0:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039a2:	4914      	ldr	r1, [pc, #80]	@ (80039f4 <HAL_TIM_Base_Start_IT+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80039a4:	2202      	movs	r2, #2
 80039a6:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80039aa:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039ac:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80039ae:	f042 0201 	orr.w	r2, r2, #1
 80039b2:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039b4:	d011      	beq.n	80039da <HAL_TIM_Base_Start_IT+0x42>
 80039b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039ba:	d00e      	beq.n	80039da <HAL_TIM_Base_Start_IT+0x42>
 80039bc:	4a0e      	ldr	r2, [pc, #56]	@ (80039f8 <HAL_TIM_Base_Start_IT+0x60>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d00b      	beq.n	80039da <HAL_TIM_Base_Start_IT+0x42>
 80039c2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d007      	beq.n	80039da <HAL_TIM_Base_Start_IT+0x42>
 80039ca:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d003      	beq.n	80039da <HAL_TIM_Base_Start_IT+0x42>
 80039d2:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d104      	bne.n	80039e4 <HAL_TIM_Base_Start_IT+0x4c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039da:	689a      	ldr	r2, [r3, #8]
 80039dc:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039e0:	2a06      	cmp	r2, #6
 80039e2:	d003      	beq.n	80039ec <HAL_TIM_Base_Start_IT+0x54>
      __HAL_TIM_ENABLE(htim);
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	f042 0201 	orr.w	r2, r2, #1
 80039ea:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80039ec:	2000      	movs	r0, #0
 80039ee:	4770      	bx	lr
    return HAL_ERROR;
 80039f0:	2001      	movs	r0, #1
}
 80039f2:	4770      	bx	lr
 80039f4:	40010000 	.word	0x40010000
 80039f8:	40000400 	.word	0x40000400

080039fc <HAL_TIM_OC_MspInit>:
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop

08003a00 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8003a00:	2800      	cmp	r0, #0
 8003a02:	d071      	beq.n	8003ae8 <HAL_TIM_OC_Init+0xe8>
{
 8003a04:	b570      	push	{r4, r5, r6, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 8003a06:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003a0a:	4604      	mov	r4, r0
 8003a0c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d053      	beq.n	8003abc <HAL_TIM_OC_Init+0xbc>
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003a14:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a16:	4e35      	ldr	r6, [pc, #212]	@ (8003aec <HAL_TIM_OC_Init+0xec>)
  TIMx->PSC = Structure->Prescaler;
 8003a18:	6861      	ldr	r1, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a1a:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a1c:	69a5      	ldr	r5, [r4, #24]
  htim->State = HAL_TIM_STATE_BUSY;
 8003a1e:	2302      	movs	r3, #2
 8003a20:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a24:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8003a26:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a28:	d04d      	beq.n	8003ac6 <HAL_TIM_OC_Init+0xc6>
 8003a2a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8003a2e:	d017      	beq.n	8003a60 <HAL_TIM_OC_Init+0x60>
 8003a30:	f5a6 467c 	sub.w	r6, r6, #64512	@ 0xfc00
 8003a34:	42b2      	cmp	r2, r6
 8003a36:	d013      	beq.n	8003a60 <HAL_TIM_OC_Init+0x60>
 8003a38:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8003a3c:	42b2      	cmp	r2, r6
 8003a3e:	d00f      	beq.n	8003a60 <HAL_TIM_OC_Init+0x60>
 8003a40:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8003a44:	42b2      	cmp	r2, r6
 8003a46:	d00b      	beq.n	8003a60 <HAL_TIM_OC_Init+0x60>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003a48:	4e29      	ldr	r6, [pc, #164]	@ (8003af0 <HAL_TIM_OC_Init+0xf0>)
 8003a4a:	42b2      	cmp	r2, r6
 8003a4c:	d00c      	beq.n	8003a68 <HAL_TIM_OC_Init+0x68>
 8003a4e:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8003a52:	42b2      	cmp	r2, r6
 8003a54:	d008      	beq.n	8003a68 <HAL_TIM_OC_Init+0x68>
 8003a56:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8003a5a:	42b2      	cmp	r2, r6
 8003a5c:	d108      	bne.n	8003a70 <HAL_TIM_OC_Init+0x70>
 8003a5e:	e003      	b.n	8003a68 <HAL_TIM_OC_Init+0x68>
    tmpcr1 |= Structure->CounterMode;
 8003a60:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003a62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003a66:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a68:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a6e:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a74:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003a76:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a78:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003a7a:	6291      	str	r1, [r2, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	6153      	str	r3, [r2, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a80:	6913      	ldr	r3, [r2, #16]
 8003a82:	07db      	lsls	r3, r3, #31
 8003a84:	d503      	bpl.n	8003a8e <HAL_TIM_OC_Init+0x8e>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a86:	6913      	ldr	r3, [r2, #16]
 8003a88:	f023 0301 	bic.w	r3, r3, #1
 8003a8c:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a94:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8003a98:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8003a9c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8003aa0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aa4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003aa8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003aac:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8003ab0:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003ab4:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8003ab8:	2000      	movs	r0, #0
}
 8003aba:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8003abc:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 8003ac0:	f7ff ff9c 	bl	80039fc <HAL_TIM_OC_MspInit>
 8003ac4:	e7a6      	b.n	8003a14 <HAL_TIM_OC_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8003ac6:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ac8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003acc:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ace:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ad0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003ad4:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003ad6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003ada:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8003adc:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ade:	62d0      	str	r0, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003ae0:	6291      	str	r1, [r2, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003ae2:	6963      	ldr	r3, [r4, #20]
 8003ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ae6:	e7c9      	b.n	8003a7c <HAL_TIM_OC_Init+0x7c>
    return HAL_ERROR;
 8003ae8:	2001      	movs	r0, #1
}
 8003aea:	4770      	bx	lr
 8003aec:	40010000 	.word	0x40010000
 8003af0:	40014000 	.word	0x40014000

08003af4 <HAL_TIM_OC_Start>:
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003af4:	bb91      	cbnz	r1, 8003b5c <HAL_TIM_OC_Start+0x68>
 8003af6:	f890 303e 	ldrb.w	r3, [r0, #62]	@ 0x3e
 8003afa:	2b01      	cmp	r3, #1
 8003afc:	d136      	bne.n	8003b6c <HAL_TIM_OC_Start+0x78>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003afe:	2302      	movs	r3, #2
 8003b00:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b04:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b06:	f001 011f 	and.w	r1, r1, #31

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b0a:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8003b10:	ea20 0002 	bic.w	r0, r0, r2
 8003b14:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b16:	6a18      	ldr	r0, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b18:	4922      	ldr	r1, [pc, #136]	@ (8003ba4 <HAL_TIM_OC_Start+0xb0>)
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b1a:	4302      	orrs	r2, r0
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b1c:	428b      	cmp	r3, r1
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003b1e:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b20:	d02a      	beq.n	8003b78 <HAL_TIM_OC_Start+0x84>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b26:	d00e      	beq.n	8003b46 <HAL_TIM_OC_Start+0x52>
 8003b28:	4a1f      	ldr	r2, [pc, #124]	@ (8003ba8 <HAL_TIM_OC_Start+0xb4>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d00b      	beq.n	8003b46 <HAL_TIM_OC_Start+0x52>
 8003b2e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d007      	beq.n	8003b46 <HAL_TIM_OC_Start+0x52>
 8003b36:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d003      	beq.n	8003b46 <HAL_TIM_OC_Start+0x52>
 8003b3e:	f502 329a 	add.w	r2, r2, #78848	@ 0x13400
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d104      	bne.n	8003b50 <HAL_TIM_OC_Start+0x5c>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b46:	689a      	ldr	r2, [r3, #8]
 8003b48:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b4c:	2a06      	cmp	r2, #6
 8003b4e:	d003      	beq.n	8003b58 <HAL_TIM_OC_Start+0x64>
      __HAL_TIM_ENABLE(htim);
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	f042 0201 	orr.w	r2, r2, #1
 8003b56:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003b58:	2000      	movs	r0, #0
 8003b5a:	4770      	bx	lr
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b5c:	2904      	cmp	r1, #4
 8003b5e:	d010      	beq.n	8003b82 <HAL_TIM_OC_Start+0x8e>
 8003b60:	2908      	cmp	r1, #8
 8003b62:	d016      	beq.n	8003b92 <HAL_TIM_OC_Start+0x9e>
 8003b64:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d001      	beq.n	8003b70 <HAL_TIM_OC_Start+0x7c>
    return HAL_ERROR;
 8003b6c:	2001      	movs	r0, #1
}
 8003b6e:	4770      	bx	lr
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b70:	2302      	movs	r3, #2
 8003b72:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 8003b76:	e7c5      	b.n	8003b04 <HAL_TIM_OC_Start+0x10>
    __HAL_TIM_MOE_ENABLE(htim);
 8003b78:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b7a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b7e:	645a      	str	r2, [r3, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b80:	e7e1      	b.n	8003b46 <HAL_TIM_OC_Start+0x52>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b82:	f890 303f 	ldrb.w	r3, [r0, #63]	@ 0x3f
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d1f0      	bne.n	8003b6c <HAL_TIM_OC_Start+0x78>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b8a:	2302      	movs	r3, #2
 8003b8c:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
 8003b90:	e7b8      	b.n	8003b04 <HAL_TIM_OC_Start+0x10>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b92:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 8003b96:	2b01      	cmp	r3, #1
 8003b98:	d1e8      	bne.n	8003b6c <HAL_TIM_OC_Start+0x78>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b9a:	2302      	movs	r3, #2
 8003b9c:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 8003ba0:	e7b0      	b.n	8003b04 <HAL_TIM_OC_Start+0x10>
 8003ba2:	bf00      	nop
 8003ba4:	40010000 	.word	0x40010000
 8003ba8:	40000400 	.word	0x40000400

08003bac <HAL_TIM_OC_Stop>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003bac:	6803      	ldr	r3, [r0, #0]
{
 8003bae:	b410      	push	{r4}
  TIMx->CCER &= ~tmp;
 8003bb0:	6a1a      	ldr	r2, [r3, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003bb2:	f001 041f 	and.w	r4, r1, #31
 8003bb6:	f04f 0c01 	mov.w	ip, #1
 8003bba:	fa0c fc04 	lsl.w	ip, ip, r4
  TIMx->CCER &= ~tmp;
 8003bbe:	ea22 020c 	bic.w	r2, r2, ip
 8003bc2:	621a      	str	r2, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003bc4:	4a1e      	ldr	r2, [pc, #120]	@ (8003c40 <HAL_TIM_OC_Stop+0x94>)
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003bc6:	6a1c      	ldr	r4, [r3, #32]
 8003bc8:	621c      	str	r4, [r3, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d022      	beq.n	8003c14 <HAL_TIM_OC_Stop+0x68>
  __HAL_TIM_DISABLE(htim);
 8003bce:	6a1c      	ldr	r4, [r3, #32]
 8003bd0:	f241 1211 	movw	r2, #4369	@ 0x1111
 8003bd4:	4214      	tst	r4, r2
 8003bd6:	d104      	bne.n	8003be2 <HAL_TIM_OC_Stop+0x36>
 8003bd8:	6a1c      	ldr	r4, [r3, #32]
 8003bda:	f240 4244 	movw	r2, #1092	@ 0x444
 8003bde:	4214      	tst	r4, r2
 8003be0:	d013      	beq.n	8003c0a <HAL_TIM_OC_Stop+0x5e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003be2:	2301      	movs	r3, #1
 8003be4:	b929      	cbnz	r1, 8003bf2 <HAL_TIM_OC_Stop+0x46>
 8003be6:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
}
 8003bea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003bee:	2000      	movs	r0, #0
 8003bf0:	4770      	bx	lr
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003bf2:	2904      	cmp	r1, #4
 8003bf4:	d01d      	beq.n	8003c32 <HAL_TIM_OC_Stop+0x86>
 8003bf6:	2908      	cmp	r1, #8
 8003bf8:	bf0c      	ite	eq
 8003bfa:	f880 3040 	strbeq.w	r3, [r0, #64]	@ 0x40
 8003bfe:	f880 3041 	strbne.w	r3, [r0, #65]	@ 0x41
}
 8003c02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003c06:	2000      	movs	r0, #0
 8003c08:	4770      	bx	lr
  __HAL_TIM_DISABLE(htim);
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	f022 0201 	bic.w	r2, r2, #1
 8003c10:	601a      	str	r2, [r3, #0]
 8003c12:	e7e6      	b.n	8003be2 <HAL_TIM_OC_Stop+0x36>
    __HAL_TIM_MOE_DISABLE(htim);
 8003c14:	6a1c      	ldr	r4, [r3, #32]
 8003c16:	f241 1211 	movw	r2, #4369	@ 0x1111
 8003c1a:	4214      	tst	r4, r2
 8003c1c:	d1d7      	bne.n	8003bce <HAL_TIM_OC_Stop+0x22>
 8003c1e:	6a1c      	ldr	r4, [r3, #32]
 8003c20:	f240 4244 	movw	r2, #1092	@ 0x444
 8003c24:	4214      	tst	r4, r2
 8003c26:	d1d2      	bne.n	8003bce <HAL_TIM_OC_Stop+0x22>
 8003c28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c2e:	645a      	str	r2, [r3, #68]	@ 0x44
 8003c30:	e7cd      	b.n	8003bce <HAL_TIM_OC_Stop+0x22>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003c32:	f880 303f 	strb.w	r3, [r0, #63]	@ 0x3f
}
 8003c36:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003c3a:	2000      	movs	r0, #0
 8003c3c:	4770      	bx	lr
 8003c3e:	bf00      	nop
 8003c40:	40010000 	.word	0x40010000

08003c44 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8003c44:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	f000 8081 	beq.w	8003d50 <HAL_TIM_OC_ConfigChannel+0x10c>
{
 8003c4e:	b470      	push	{r4, r5, r6}
 8003c50:	4684      	mov	ip, r0
  switch (Channel)
 8003c52:	2a0c      	cmp	r2, #12
 8003c54:	d808      	bhi.n	8003c68 <HAL_TIM_OC_ConfigChannel+0x24>
 8003c56:	e8df f002 	tbb	[pc, r2]
 8003c5a:	072d      	.short	0x072d
 8003c5c:	07460707 	.word	0x07460707
 8003c60:	07610707 	.word	0x07610707
 8003c64:	0707      	.short	0x0707
 8003c66:	0d          	.byte	0x0d
 8003c67:	00          	.byte	0x00
  __HAL_UNLOCK(htim);
 8003c68:	2300      	movs	r3, #0
 8003c6a:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  switch (Channel)
 8003c6e:	2001      	movs	r0, #1
}
 8003c70:	bc70      	pop	{r4, r5, r6}
 8003c72:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c74:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c76:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8003c78:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c7a:	6a18      	ldr	r0, [r3, #32]
 8003c7c:	f420 5080 	bic.w	r0, r0, #4096	@ 0x1000
 8003c80:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003c82:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8003c84:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c86:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c8a:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c8e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8003c90:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c94:	ea42 3205 	orr.w	r2, r2, r5, lsl #12
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c98:	4d47      	ldr	r5, [pc, #284]	@ (8003db8 <HAL_TIM_OC_ConfigChannel+0x174>)
 8003c9a:	42ab      	cmp	r3, r5
 8003c9c:	d076      	beq.n	8003d8c <HAL_TIM_OC_ConfigChannel+0x148>
  TIMx->CCR4 = OC_Config->Pulse;
 8003c9e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003ca0:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003ca2:	61d8      	str	r0, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8003ca4:	6419      	str	r1, [r3, #64]	@ 0x40
  TIMx->CCER = tmpccer;
 8003ca6:	621a      	str	r2, [r3, #32]
  __HAL_UNLOCK(htim);
 8003ca8:	2300      	movs	r3, #0
 8003caa:	f88c 303c 	strb.w	r3, [ip, #60]	@ 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8003cae:	2000      	movs	r0, #0
}
 8003cb0:	bc70      	pop	{r4, r5, r6}
 8003cb2:	4770      	bx	lr
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003cb4:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8003cb6:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8003cb8:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cba:	6a18      	ldr	r0, [r3, #32]
 8003cbc:	f020 0001 	bic.w	r0, r0, #1
 8003cc0:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003cc2:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8003cc4:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003cc6:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003cca:	4328      	orrs	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 8003ccc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8003cce:	f022 0202 	bic.w	r2, r2, #2
  tmpccer |= OC_Config->OCPolarity;
 8003cd2:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003cd4:	4d38      	ldr	r5, [pc, #224]	@ (8003db8 <HAL_TIM_OC_ConfigChannel+0x174>)
 8003cd6:	42ab      	cmp	r3, r5
 8003cd8:	d03c      	beq.n	8003d54 <HAL_TIM_OC_ConfigChannel+0x110>
  TIMx->CCR1 = OC_Config->Pulse;
 8003cda:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003cdc:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003cde:	6198      	str	r0, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8003ce0:	6359      	str	r1, [r3, #52]	@ 0x34
  TIMx->CCER = tmpccer;
 8003ce2:	621a      	str	r2, [r3, #32]
}
 8003ce4:	e7e0      	b.n	8003ca8 <HAL_TIM_OC_ConfigChannel+0x64>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003ce6:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ce8:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8003cea:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cec:	6a18      	ldr	r0, [r3, #32]
 8003cee:	f020 0010 	bic.w	r0, r0, #16
 8003cf2:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003cf4:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8003cf6:	6998      	ldr	r0, [r3, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003cf8:	f420 40e6 	bic.w	r0, r0, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cfc:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003d00:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003d02:	f022 0220 	bic.w	r2, r2, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003d06:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003d0a:	4d2b      	ldr	r5, [pc, #172]	@ (8003db8 <HAL_TIM_OC_ConfigChannel+0x174>)
 8003d0c:	42ab      	cmp	r3, r5
 8003d0e:	d02e      	beq.n	8003d6e <HAL_TIM_OC_ConfigChannel+0x12a>
  TIMx->CCR2 = OC_Config->Pulse;
 8003d10:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003d12:	605c      	str	r4, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003d14:	6198      	str	r0, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003d16:	6399      	str	r1, [r3, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8003d18:	621a      	str	r2, [r3, #32]
}
 8003d1a:	e7c5      	b.n	8003ca8 <HAL_TIM_OC_ConfigChannel+0x64>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d1c:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;
 8003d1e:	680d      	ldr	r5, [r1, #0]
  tmpccer = TIMx->CCER;
 8003d20:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003d22:	6a18      	ldr	r0, [r3, #32]
 8003d24:	f420 7080 	bic.w	r0, r0, #256	@ 0x100
 8003d28:	6218      	str	r0, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003d2a:	685c      	ldr	r4, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8003d2c:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003d2e:	f020 0073 	bic.w	r0, r0, #115	@ 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003d32:	4328      	orrs	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d34:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8003d36:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003d3a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003d3e:	4d1e      	ldr	r5, [pc, #120]	@ (8003db8 <HAL_TIM_OC_ConfigChannel+0x174>)
 8003d40:	42ab      	cmp	r3, r5
 8003d42:	d029      	beq.n	8003d98 <HAL_TIM_OC_ConfigChannel+0x154>
  TIMx->CCR3 = OC_Config->Pulse;
 8003d44:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003d46:	605c      	str	r4, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003d48:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8003d4a:	63d9      	str	r1, [r3, #60]	@ 0x3c
  TIMx->CCER = tmpccer;
 8003d4c:	621a      	str	r2, [r3, #32]
}
 8003d4e:	e7ab      	b.n	8003ca8 <HAL_TIM_OC_ConfigChannel+0x64>
  __HAL_LOCK(htim);
 8003d50:	2002      	movs	r0, #2
}
 8003d52:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 8003d54:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003d56:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003d5a:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8003d5c:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003d60:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003d64:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8003d66:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003d6a:	432c      	orrs	r4, r5
 8003d6c:	e7b5      	b.n	8003cda <HAL_TIM_OC_ConfigChannel+0x96>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d6e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003d70:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003d74:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d78:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d7c:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d80:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8003d82:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d86:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8003d8a:	e7c1      	b.n	8003d10 <HAL_TIM_OC_ConfigChannel+0xcc>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d8c:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d8e:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d92:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8003d96:	e782      	b.n	8003c9e <HAL_TIM_OC_ConfigChannel+0x5a>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d98:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8003d9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003d9e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003da2:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003da6:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003daa:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8003dac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003db0:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 8003db4:	e7c6      	b.n	8003d44 <HAL_TIM_OC_ConfigChannel+0x100>
 8003db6:	bf00      	nop
 8003db8:	40010000 	.word	0x40010000

08003dbc <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8003dbc:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d071      	beq.n	8003ea8 <HAL_TIM_ConfigClockSource+0xec>
 8003dc4:	4602      	mov	r2, r0
{
 8003dc6:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8003dc8:	2302      	movs	r3, #2
  tmpsmcr = htim->Instance->SMCR;
 8003dca:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003dcc:	f882 303d 	strb.w	r3, [r2, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8003dd0:	2001      	movs	r0, #1
 8003dd2:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8003dd6:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003dd8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ddc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003de0:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8003de2:	680b      	ldr	r3, [r1, #0]
 8003de4:	2b60      	cmp	r3, #96	@ 0x60
 8003de6:	d061      	beq.n	8003eac <HAL_TIM_ConfigClockSource+0xf0>
 8003de8:	d824      	bhi.n	8003e34 <HAL_TIM_ConfigClockSource+0x78>
 8003dea:	2b40      	cmp	r3, #64	@ 0x40
 8003dec:	d077      	beq.n	8003ede <HAL_TIM_ConfigClockSource+0x122>
 8003dee:	d94a      	bls.n	8003e86 <HAL_TIM_ConfigClockSource+0xca>
 8003df0:	2b50      	cmp	r3, #80	@ 0x50
 8003df2:	d117      	bne.n	8003e24 <HAL_TIM_ConfigClockSource+0x68>
                               sClockSourceConfig->ClockPolarity,
 8003df4:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003df6:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8003df8:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003dfa:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8003dfe:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e00:	6a23      	ldr	r3, [r4, #32]
 8003e02:	f023 0301 	bic.w	r3, r3, #1
 8003e06:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e08:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e0a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e0e:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003e12:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8003e14:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8003e16:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e1c:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8003e20:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003e22:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003e24:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 8003e26:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 8003e28:	f882 103d 	strb.w	r1, [r2, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8003e2c:	f882 303c 	strb.w	r3, [r2, #60]	@ 0x3c
}
 8003e30:	bc30      	pop	{r4, r5}
 8003e32:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 8003e34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e38:	d0f3      	beq.n	8003e22 <HAL_TIM_ConfigClockSource+0x66>
 8003e3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e3e:	d110      	bne.n	8003e62 <HAL_TIM_ConfigClockSource+0xa6>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e40:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8003e44:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e46:	432b      	orrs	r3, r5
 8003e48:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e4a:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e4e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8003e52:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8003e54:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e56:	68a3      	ldr	r3, [r4, #8]
 8003e58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e5c:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003e5e:	2000      	movs	r0, #0
 8003e60:	e7e0      	b.n	8003e24 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 8003e62:	2b70      	cmp	r3, #112	@ 0x70
 8003e64:	d1de      	bne.n	8003e24 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e66:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8003e6a:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e6c:	432b      	orrs	r3, r5
 8003e6e:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e70:	f420 417f 	bic.w	r1, r0, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e74:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8003e78:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 8003e7a:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 8003e7c:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e7e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8003e82:	60a3      	str	r3, [r4, #8]
      break;
 8003e84:	e7cd      	b.n	8003e22 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8003e86:	2b20      	cmp	r3, #32
 8003e88:	d002      	beq.n	8003e90 <HAL_TIM_ConfigClockSource+0xd4>
 8003e8a:	d909      	bls.n	8003ea0 <HAL_TIM_ConfigClockSource+0xe4>
 8003e8c:	2b30      	cmp	r3, #48	@ 0x30
 8003e8e:	d1c9      	bne.n	8003e24 <HAL_TIM_ConfigClockSource+0x68>
  tmpsmcr = TIMx->SMCR;
 8003e90:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e92:	f021 0170 	bic.w	r1, r1, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e96:	430b      	orrs	r3, r1
 8003e98:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8003e9c:	60a3      	str	r3, [r4, #8]
}
 8003e9e:	e7c0      	b.n	8003e22 <HAL_TIM_ConfigClockSource+0x66>
  switch (sClockSourceConfig->ClockSource)
 8003ea0:	f033 0110 	bics.w	r1, r3, #16
 8003ea4:	d1be      	bne.n	8003e24 <HAL_TIM_ConfigClockSource+0x68>
 8003ea6:	e7f3      	b.n	8003e90 <HAL_TIM_ConfigClockSource+0xd4>
  __HAL_LOCK(htim);
 8003ea8:	2002      	movs	r0, #2
}
 8003eaa:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 8003eac:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 8003eae:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003eb0:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003eb2:	6a21      	ldr	r1, [r4, #32]
 8003eb4:	f021 0110 	bic.w	r1, r1, #16
 8003eb8:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003eba:	69a1      	ldr	r1, [r4, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ebc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ec0:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ec4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ec8:	ea41 3100 	orr.w	r1, r1, r0, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8003ecc:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 8003ece:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8003ed0:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003ed2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ed6:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8003eda:	60a3      	str	r3, [r4, #8]
}
 8003edc:	e7a1      	b.n	8003e22 <HAL_TIM_ConfigClockSource+0x66>
                               sClockSourceConfig->ClockPolarity,
 8003ede:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8003ee0:	68c8      	ldr	r0, [r1, #12]
  tmpccer = TIMx->CCER;
 8003ee2:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ee4:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8003ee8:	4319      	orrs	r1, r3
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003eea:	6a23      	ldr	r3, [r4, #32]
 8003eec:	f023 0301 	bic.w	r3, r3, #1
 8003ef0:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ef2:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ef4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ef8:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003efc:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8003efe:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 8003f00:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f06:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8003f0a:	60a3      	str	r3, [r4, #8]
}
 8003f0c:	e789      	b.n	8003e22 <HAL_TIM_ConfigClockSource+0x66>
 8003f0e:	bf00      	nop

08003f10 <HAL_TIM_OC_DelayElapsedCallback>:
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8003f10:	4770      	bx	lr
 8003f12:	bf00      	nop

08003f14 <HAL_TIM_IC_CaptureCallback>:
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 8003f14:	4770      	bx	lr
 8003f16:	bf00      	nop

08003f18 <HAL_TIM_PWM_PulseFinishedCallback>:
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop

08003f1c <HAL_TIM_TriggerCallback>:
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop

08003f20 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 8003f20:	6803      	ldr	r3, [r0, #0]
{
 8003f22:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8003f24:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003f26:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003f28:	07a9      	lsls	r1, r5, #30
{
 8003f2a:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003f2c:	d501      	bpl.n	8003f32 <HAL_TIM_IRQHandler+0x12>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003f2e:	07b2      	lsls	r2, r6, #30
 8003f30:	d451      	bmi.n	8003fd6 <HAL_TIM_IRQHandler+0xb6>
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003f32:	0769      	lsls	r1, r5, #29
 8003f34:	d501      	bpl.n	8003f3a <HAL_TIM_IRQHandler+0x1a>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003f36:	0772      	lsls	r2, r6, #29
 8003f38:	d43a      	bmi.n	8003fb0 <HAL_TIM_IRQHandler+0x90>
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003f3a:	072b      	lsls	r3, r5, #28
 8003f3c:	d501      	bpl.n	8003f42 <HAL_TIM_IRQHandler+0x22>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003f3e:	0730      	lsls	r0, r6, #28
 8003f40:	d424      	bmi.n	8003f8c <HAL_TIM_IRQHandler+0x6c>
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003f42:	06ea      	lsls	r2, r5, #27
 8003f44:	d501      	bpl.n	8003f4a <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003f46:	06f3      	lsls	r3, r6, #27
 8003f48:	d410      	bmi.n	8003f6c <HAL_TIM_IRQHandler+0x4c>
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003f4a:	07e8      	lsls	r0, r5, #31
 8003f4c:	d501      	bpl.n	8003f52 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003f4e:	07f1      	lsls	r1, r6, #31
 8003f50:	d457      	bmi.n	8004002 <HAL_TIM_IRQHandler+0xe2>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003f52:	062a      	lsls	r2, r5, #24
 8003f54:	d501      	bpl.n	8003f5a <HAL_TIM_IRQHandler+0x3a>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003f56:	0633      	lsls	r3, r6, #24
 8003f58:	d45b      	bmi.n	8004012 <HAL_TIM_IRQHandler+0xf2>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003f5a:	0668      	lsls	r0, r5, #25
 8003f5c:	d501      	bpl.n	8003f62 <HAL_TIM_IRQHandler+0x42>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003f5e:	0671      	lsls	r1, r6, #25
 8003f60:	d45f      	bmi.n	8004022 <HAL_TIM_IRQHandler+0x102>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003f62:	06aa      	lsls	r2, r5, #26
 8003f64:	d501      	bpl.n	8003f6a <HAL_TIM_IRQHandler+0x4a>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003f66:	06b3      	lsls	r3, r6, #26
 8003f68:	d442      	bmi.n	8003ff0 <HAL_TIM_IRQHandler+0xd0>
}
 8003f6a:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003f6c:	6823      	ldr	r3, [r4, #0]
 8003f6e:	f06f 0210 	mvn.w	r2, #16
 8003f72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f74:	2208      	movs	r2, #8
 8003f76:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f78:	69db      	ldr	r3, [r3, #28]
 8003f7a:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8003f7e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003f80:	d063      	beq.n	800404a <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003f82:	f7ff ffc7 	bl	8003f14 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f86:	2300      	movs	r3, #0
 8003f88:	7723      	strb	r3, [r4, #28]
 8003f8a:	e7de      	b.n	8003f4a <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003f8c:	6823      	ldr	r3, [r4, #0]
 8003f8e:	f06f 0208 	mvn.w	r2, #8
 8003f92:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f94:	2204      	movs	r2, #4
 8003f96:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f98:	69db      	ldr	r3, [r3, #28]
 8003f9a:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8003f9c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f9e:	d151      	bne.n	8004044 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fa0:	f7ff ffb6 	bl	8003f10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fa4:	4620      	mov	r0, r4
 8003fa6:	f7ff ffb7 	bl	8003f18 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003faa:	2300      	movs	r3, #0
 8003fac:	7723      	strb	r3, [r4, #28]
 8003fae:	e7c8      	b.n	8003f42 <HAL_TIM_IRQHandler+0x22>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003fb0:	6823      	ldr	r3, [r4, #0]
 8003fb2:	f06f 0204 	mvn.w	r2, #4
 8003fb6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003fb8:	2202      	movs	r2, #2
 8003fba:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fbc:	699b      	ldr	r3, [r3, #24]
 8003fbe:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8003fc2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fc4:	d13b      	bne.n	800403e <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fc6:	f7ff ffa3 	bl	8003f10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fca:	4620      	mov	r0, r4
 8003fcc:	f7ff ffa4 	bl	8003f18 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	7723      	strb	r3, [r4, #28]
 8003fd4:	e7b1      	b.n	8003f3a <HAL_TIM_IRQHandler+0x1a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003fd6:	f06f 0202 	mvn.w	r2, #2
 8003fda:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fdc:	2201      	movs	r2, #1
 8003fde:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fe0:	699b      	ldr	r3, [r3, #24]
 8003fe2:	079b      	lsls	r3, r3, #30
 8003fe4:	d025      	beq.n	8004032 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8003fe6:	f7ff ff95 	bl	8003f14 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fea:	2300      	movs	r3, #0
 8003fec:	7723      	strb	r3, [r4, #28]
 8003fee:	e7a0      	b.n	8003f32 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003ff0:	6823      	ldr	r3, [r4, #0]
 8003ff2:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8003ff6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003ff8:	611a      	str	r2, [r3, #16]
}
 8003ffa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 8003ffe:	f000 b863 	b.w	80040c8 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004002:	6823      	ldr	r3, [r4, #0]
 8004004:	f06f 0201 	mvn.w	r2, #1
 8004008:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800400a:	4620      	mov	r0, r4
 800400c:	f7fd fe18 	bl	8001c40 <HAL_TIM_PeriodElapsedCallback>
 8004010:	e79f      	b.n	8003f52 <HAL_TIM_IRQHandler+0x32>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004012:	6823      	ldr	r3, [r4, #0]
 8004014:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004018:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800401a:	4620      	mov	r0, r4
 800401c:	f000 f856 	bl	80040cc <HAL_TIMEx_BreakCallback>
 8004020:	e79b      	b.n	8003f5a <HAL_TIM_IRQHandler+0x3a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004022:	6823      	ldr	r3, [r4, #0]
 8004024:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004028:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800402a:	4620      	mov	r0, r4
 800402c:	f7ff ff76 	bl	8003f1c <HAL_TIM_TriggerCallback>
 8004030:	e797      	b.n	8003f62 <HAL_TIM_IRQHandler+0x42>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004032:	f7ff ff6d 	bl	8003f10 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004036:	4620      	mov	r0, r4
 8004038:	f7ff ff6e 	bl	8003f18 <HAL_TIM_PWM_PulseFinishedCallback>
 800403c:	e7d5      	b.n	8003fea <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 800403e:	f7ff ff69 	bl	8003f14 <HAL_TIM_IC_CaptureCallback>
 8004042:	e7c5      	b.n	8003fd0 <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_IC_CaptureCallback(htim);
 8004044:	f7ff ff66 	bl	8003f14 <HAL_TIM_IC_CaptureCallback>
 8004048:	e7af      	b.n	8003faa <HAL_TIM_IRQHandler+0x8a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800404a:	f7ff ff61 	bl	8003f10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800404e:	4620      	mov	r0, r4
 8004050:	f7ff ff62 	bl	8003f18 <HAL_TIM_PWM_PulseFinishedCallback>
 8004054:	e797      	b.n	8003f86 <HAL_TIM_IRQHandler+0x66>
 8004056:	bf00      	nop

08004058 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004058:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 800405c:	2a01      	cmp	r2, #1
 800405e:	d02f      	beq.n	80040c0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8004060:	4603      	mov	r3, r0

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004062:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8004064:	2002      	movs	r0, #2
{
 8004066:	b430      	push	{r4, r5}
  htim->State = HAL_TIM_STATE_BUSY;
 8004068:	f883 003d 	strb.w	r0, [r3, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 800406c:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800406e:	680d      	ldr	r5, [r1, #0]
  tmpsmcr = htim->Instance->SMCR;
 8004070:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8004072:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004076:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004078:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800407a:	4812      	ldr	r0, [pc, #72]	@ (80040c4 <HAL_TIMEx_MasterConfigSynchronization+0x6c>)
 800407c:	4282      	cmp	r2, r0
 800407e:	d012      	beq.n	80040a6 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8004080:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8004084:	d00f      	beq.n	80040a6 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8004086:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 800408a:	4282      	cmp	r2, r0
 800408c:	d00b      	beq.n	80040a6 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800408e:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8004092:	4282      	cmp	r2, r0
 8004094:	d007      	beq.n	80040a6 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8004096:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800409a:	4282      	cmp	r2, r0
 800409c:	d003      	beq.n	80040a6 <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 800409e:	f500 309a 	add.w	r0, r0, #78848	@ 0x13400
 80040a2:	4282      	cmp	r2, r0
 80040a4:	d104      	bne.n	80040b0 <HAL_TIMEx_MasterConfigSynchronization+0x58>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040a6:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80040a8:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040ac:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040ae:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80040b0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80040b8:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 80040bc:	bc30      	pop	{r4, r5}
 80040be:	4770      	bx	lr
  __HAL_LOCK(htim);
 80040c0:	2002      	movs	r0, #2
}
 80040c2:	4770      	bx	lr
 80040c4:	40010000 	.word	0x40010000

080040c8 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 80040c8:	4770      	bx	lr
 80040ca:	bf00      	nop

080040cc <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop

080040d0 <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040d0:	2800      	cmp	r0, #0
 80040d2:	f000 8087 	beq.w	80041e4 <HAL_UART_Init+0x114>
{
 80040d6:	b538      	push	{r3, r4, r5, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80040d8:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80040dc:	4604      	mov	r4, r0
 80040de:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d079      	beq.n	80041da <HAL_UART_Init+0x10a>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80040e6:	6823      	ldr	r3, [r4, #0]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040e8:	68e0      	ldr	r0, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 80040ea:	2224      	movs	r2, #36	@ 0x24
 80040ec:	f884 2041 	strb.w	r2, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 80040f0:	68da      	ldr	r2, [r3, #12]
 80040f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040f6:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040f8:	6919      	ldr	r1, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80040fa:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040fc:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8004100:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004102:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004104:	6119      	str	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004106:	4302      	orrs	r2, r0
 8004108:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 800410a:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800410c:	4302      	orrs	r2, r0
 800410e:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1,
 8004110:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
 8004114:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004118:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 800411a:	430a      	orrs	r2, r1
 800411c:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800411e:	695a      	ldr	r2, [r3, #20]
 8004120:	69a0      	ldr	r0, [r4, #24]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004122:	4931      	ldr	r1, [pc, #196]	@ (80041e8 <HAL_UART_Init+0x118>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004124:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004128:	4302      	orrs	r2, r0
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800412a:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800412c:	615a      	str	r2, [r3, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800412e:	d036      	beq.n	800419e <HAL_UART_Init+0xce>
 8004130:	4a2e      	ldr	r2, [pc, #184]	@ (80041ec <HAL_UART_Init+0x11c>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d033      	beq.n	800419e <HAL_UART_Init+0xce>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004136:	f7ff fb95 	bl	8003864 <HAL_RCC_GetPCLK1Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800413a:	69e2      	ldr	r2, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800413c:	2119      	movs	r1, #25
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800413e:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004142:	e9d4 5300 	ldrd	r5, r3, [r4]
 8004146:	fba0 0101 	umull	r0, r1, r0, r1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800414a:	d02b      	beq.n	80041a4 <HAL_UART_Init+0xd4>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800414c:	009a      	lsls	r2, r3, #2
 800414e:	0f9b      	lsrs	r3, r3, #30
 8004150:	f7fc fda2 	bl	8000c98 <__aeabi_uldivmod>
 8004154:	4a26      	ldr	r2, [pc, #152]	@ (80041f0 <HAL_UART_Init+0x120>)
 8004156:	fba2 1300 	umull	r1, r3, r2, r0
 800415a:	095b      	lsrs	r3, r3, #5
 800415c:	2164      	movs	r1, #100	@ 0x64
 800415e:	fb01 0013 	mls	r0, r1, r3, r0
 8004162:	0100      	lsls	r0, r0, #4
 8004164:	3032      	adds	r0, #50	@ 0x32
 8004166:	fba2 2000 	umull	r2, r0, r2, r0
 800416a:	011b      	lsls	r3, r3, #4
 800416c:	eb03 1350 	add.w	r3, r3, r0, lsr #5
 8004170:	60ab      	str	r3, [r5, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004172:	692a      	ldr	r2, [r5, #16]
 8004174:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004178:	612a      	str	r2, [r5, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800417a:	696a      	ldr	r2, [r5, #20]
 800417c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004180:	616a      	str	r2, [r5, #20]
  __HAL_UART_ENABLE(huart);
 8004182:	68ea      	ldr	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004184:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8004186:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8004188:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800418c:	60ea      	str	r2, [r5, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800418e:	6463      	str	r3, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004190:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004194:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  return HAL_OK;
 8004198:	4618      	mov	r0, r3
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800419a:	6363      	str	r3, [r4, #52]	@ 0x34
}
 800419c:	bd38      	pop	{r3, r4, r5, pc}
      pclk = HAL_RCC_GetPCLK2Freq();
 800419e:	f7ff fb71 	bl	8003884 <HAL_RCC_GetPCLK2Freq>
 80041a2:	e7ca      	b.n	800413a <HAL_UART_Init+0x6a>
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80041a4:	18da      	adds	r2, r3, r3
 80041a6:	f04f 0300 	mov.w	r3, #0
 80041aa:	415b      	adcs	r3, r3
 80041ac:	f7fc fd74 	bl	8000c98 <__aeabi_uldivmod>
 80041b0:	4a0f      	ldr	r2, [pc, #60]	@ (80041f0 <HAL_UART_Init+0x120>)
 80041b2:	fba2 3100 	umull	r3, r1, r2, r0
 80041b6:	0949      	lsrs	r1, r1, #5
 80041b8:	2364      	movs	r3, #100	@ 0x64
 80041ba:	fb03 0311 	mls	r3, r3, r1, r0
 80041be:	00db      	lsls	r3, r3, #3
 80041c0:	3332      	adds	r3, #50	@ 0x32
 80041c2:	fba2 2303 	umull	r2, r3, r2, r3
 80041c6:	f3c3 1242 	ubfx	r2, r3, #5, #3
 80041ca:	091b      	lsrs	r3, r3, #4
 80041cc:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80041d0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80041d4:	4413      	add	r3, r2
 80041d6:	60ab      	str	r3, [r5, #8]
 80041d8:	e7cb      	b.n	8004172 <HAL_UART_Init+0xa2>
    huart->Lock = HAL_UNLOCKED;
 80041da:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 80041de:	f7fe f87f 	bl	80022e0 <HAL_UART_MspInit>
 80041e2:	e780      	b.n	80040e6 <HAL_UART_Init+0x16>
    return HAL_ERROR;
 80041e4:	2001      	movs	r0, #1
}
 80041e6:	4770      	bx	lr
 80041e8:	40011000 	.word	0x40011000
 80041ec:	40011400 	.word	0x40011400
 80041f0:	51eb851f 	.word	0x51eb851f

080041f4 <HAL_UART_Transmit>:
{
 80041f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041f8:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 80041fa:	f890 0041 	ldrb.w	r0, [r0, #65]	@ 0x41
 80041fe:	2820      	cmp	r0, #32
 8004200:	d14b      	bne.n	800429a <HAL_UART_Transmit+0xa6>
    if ((pData == NULL) || (Size == 0U))
 8004202:	4688      	mov	r8, r1
 8004204:	b109      	cbz	r1, 800420a <HAL_UART_Transmit+0x16>
 8004206:	4617      	mov	r7, r2
 8004208:	b912      	cbnz	r2, 8004210 <HAL_UART_Transmit+0x1c>
      return  HAL_ERROR;
 800420a:	2001      	movs	r0, #1
}
 800420c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004210:	461d      	mov	r5, r3
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004212:	f04f 0900 	mov.w	r9, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004216:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004218:	f8c4 9044 	str.w	r9, [r4, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800421c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8004220:	f7fe f996 	bl	8002550 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004224:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize = Size;
 8004226:	84a7      	strh	r7, [r4, #36]	@ 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004228:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 800422c:	84e7      	strh	r7, [r4, #38]	@ 0x26
    tickstart = HAL_GetTick();
 800422e:	4606      	mov	r6, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004230:	d042      	beq.n	80042b8 <HAL_UART_Transmit+0xc4>
    while (huart->TxXferCount > 0U)
 8004232:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004234:	6823      	ldr	r3, [r4, #0]
    while (huart->TxXferCount > 0U)
 8004236:	b292      	uxth	r2, r2
 8004238:	b192      	cbz	r2, 8004260 <HAL_UART_Transmit+0x6c>
 800423a:	1c68      	adds	r0, r5, #1
 800423c:	d122      	bne.n	8004284 <HAL_UART_Transmit+0x90>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	0612      	lsls	r2, r2, #24
 8004242:	d5fc      	bpl.n	800423e <HAL_UART_Transmit+0x4a>
      if (pdata8bits == NULL)
 8004244:	f1b8 0f00 	cmp.w	r8, #0
 8004248:	d022      	beq.n	8004290 <HAL_UART_Transmit+0x9c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800424a:	f818 2b01 	ldrb.w	r2, [r8], #1
 800424e:	605a      	str	r2, [r3, #4]
      huart->TxXferCount--;
 8004250:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8004252:	3a01      	subs	r2, #1
 8004254:	b292      	uxth	r2, r2
 8004256:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004258:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 800425a:	b292      	uxth	r2, r2
 800425c:	2a00      	cmp	r2, #0
 800425e:	d1ec      	bne.n	800423a <HAL_UART_Transmit+0x46>
 8004260:	1c69      	adds	r1, r5, #1
 8004262:	d125      	bne.n	80042b0 <HAL_UART_Transmit+0xbc>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	0652      	lsls	r2, r2, #25
 8004268:	d5fc      	bpl.n	8004264 <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 800426a:	2320      	movs	r3, #32
 800426c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 8004270:	2000      	movs	r0, #0
 8004272:	e7cb      	b.n	800420c <HAL_UART_Transmit+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004274:	f7fe f96c 	bl	8002550 <HAL_GetTick>
 8004278:	1b80      	subs	r0, r0, r6
 800427a:	4285      	cmp	r5, r0
 800427c:	d322      	bcc.n	80042c4 <HAL_UART_Transmit+0xd0>
 800427e:	b30d      	cbz	r5, 80042c4 <HAL_UART_Transmit+0xd0>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004280:	6823      	ldr	r3, [r4, #0]
 8004282:	68da      	ldr	r2, [r3, #12]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	0617      	lsls	r7, r2, #24
 8004288:	d5f4      	bpl.n	8004274 <HAL_UART_Transmit+0x80>
      if (pdata8bits == NULL)
 800428a:	f1b8 0f00 	cmp.w	r8, #0
 800428e:	d1dc      	bne.n	800424a <HAL_UART_Transmit+0x56>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004290:	f839 2b02 	ldrh.w	r2, [r9], #2
 8004294:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004298:	e7d9      	b.n	800424e <HAL_UART_Transmit+0x5a>
    return HAL_BUSY;
 800429a:	2002      	movs	r0, #2
}
 800429c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042a0:	f7fe f956 	bl	8002550 <HAL_GetTick>
 80042a4:	1b83      	subs	r3, r0, r6
 80042a6:	429d      	cmp	r5, r3
 80042a8:	d30c      	bcc.n	80042c4 <HAL_UART_Transmit+0xd0>
 80042aa:	b15d      	cbz	r5, 80042c4 <HAL_UART_Transmit+0xd0>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80042ac:	6823      	ldr	r3, [r4, #0]
 80042ae:	68da      	ldr	r2, [r3, #12]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	065b      	lsls	r3, r3, #25
 80042b4:	d5f4      	bpl.n	80042a0 <HAL_UART_Transmit+0xac>
 80042b6:	e7d8      	b.n	800426a <HAL_UART_Transmit+0x76>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042b8:	6923      	ldr	r3, [r4, #16]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d1b9      	bne.n	8004232 <HAL_UART_Transmit+0x3e>
 80042be:	46c1      	mov	r9, r8
      pdata8bits  = NULL;
 80042c0:	4698      	mov	r8, r3
 80042c2:	e7b6      	b.n	8004232 <HAL_UART_Transmit+0x3e>
        huart->gState = HAL_UART_STATE_READY;
 80042c4:	2320      	movs	r3, #32
 80042c6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 80042ca:	2003      	movs	r0, #3
}
 80042cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080042d0 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80042d0:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 80042d4:	2b20      	cmp	r3, #32
 80042d6:	d120      	bne.n	800431a <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 80042d8:	b101      	cbz	r1, 80042dc <HAL_UART_Receive_IT+0xc>
 80042da:	b90a      	cbnz	r2, 80042e0 <HAL_UART_Receive_IT+0x10>
      return HAL_ERROR;
 80042dc:	2001      	movs	r0, #1
}
 80042de:	4770      	bx	lr
{
 80042e0:	b410      	push	{r4}
  if (huart->Init.Parity != UART_PARITY_NONE)
 80042e2:	6904      	ldr	r4, [r0, #16]
  huart->pRxBuffPtr = pData;
 80042e4:	6281      	str	r1, [r0, #40]	@ 0x28
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042e6:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80042e8:	2122      	movs	r1, #34	@ 0x22
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042ea:	6303      	str	r3, [r0, #48]	@ 0x30
  huart->RxXferSize = Size;
 80042ec:	8582      	strh	r2, [r0, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80042ee:	85c2      	strh	r2, [r0, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042f0:	6443      	str	r3, [r0, #68]	@ 0x44
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80042f2:	6803      	ldr	r3, [r0, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80042f4:	f880 1042 	strb.w	r1, [r0, #66]	@ 0x42
  if (huart->Init.Parity != UART_PARITY_NONE)
 80042f8:	b11c      	cbz	r4, 8004302 <HAL_UART_Receive_IT+0x32>
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80042fa:	68da      	ldr	r2, [r3, #12]
 80042fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004300:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004302:	695a      	ldr	r2, [r3, #20]
}
 8004304:	f85d 4b04 	ldr.w	r4, [sp], #4
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004308:	f042 0201 	orr.w	r2, r2, #1
 800430c:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800430e:	68da      	ldr	r2, [r3, #12]
 8004310:	f042 0220 	orr.w	r2, r2, #32
    return (UART_Start_Receive_IT(huart, pData, Size));
 8004314:	2000      	movs	r0, #0
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004316:	60da      	str	r2, [r3, #12]
}
 8004318:	4770      	bx	lr
    return HAL_BUSY;
 800431a:	2002      	movs	r0, #2
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop

08004320 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 8004320:	4770      	bx	lr
 8004322:	bf00      	nop

08004324 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8004324:	4770      	bx	lr
 8004326:	bf00      	nop

08004328 <UART_DMAAbortOnError>:
{
 8004328:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800432a:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0x00U;
 800432c:	2300      	movs	r3, #0
 800432e:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004330:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 8004332:	f7ff fff7 	bl	8004324 <HAL_UART_ErrorCallback>
}
 8004336:	bd08      	pop	{r3, pc}

08004338 <HAL_UARTEx_RxEventCallback>:
}
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop

0800433c <UART_Receive_IT.part.0.isra.0>:
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800433c:	6883      	ldr	r3, [r0, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800433e:	6801      	ldr	r1, [r0, #0]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004340:	6a82      	ldr	r2, [r0, #40]	@ 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004342:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004346:	d042      	beq.n	80043ce <UART_Receive_IT.part.0.isra.0+0x92>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004348:	2b00      	cmp	r3, #0
 800434a:	d039      	beq.n	80043c0 <UART_Receive_IT.part.0.isra.0+0x84>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800434c:	684b      	ldr	r3, [r1, #4]
 800434e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004352:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8004354:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8004356:	3201      	adds	r2, #1
    if (--huart->RxXferCount == 0U)
 8004358:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
      huart->pRxBuffPtr += 2U;
 800435a:	6282      	str	r2, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 800435c:	3b01      	subs	r3, #1
 800435e:	b29b      	uxth	r3, r3
 8004360:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 8004362:	2b00      	cmp	r3, #0
 8004364:	d132      	bne.n	80043cc <UART_Receive_IT.part.0.isra.0+0x90>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004366:	6802      	ldr	r2, [r0, #0]
 8004368:	68d1      	ldr	r1, [r2, #12]
 800436a:	f021 0120 	bic.w	r1, r1, #32
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 800436e:	b500      	push	{lr}
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004370:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004372:	68d1      	ldr	r1, [r2, #12]
 8004374:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 8004378:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800437a:	6951      	ldr	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800437c:	f04f 0c20 	mov.w	ip, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004380:	f021 0101 	bic.w	r1, r1, #1
 8004384:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8004386:	f880 c042 	strb.w	ip, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800438a:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800438c:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 800438e:	2901      	cmp	r1, #1
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8004390:	b083      	sub	sp, #12
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004392:	d125      	bne.n	80043e0 <UART_Receive_IT.part.0.isra.0+0xa4>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004394:	6303      	str	r3, [r0, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004396:	f102 030c 	add.w	r3, r2, #12
 800439a:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800439e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a2:	f102 0c0c 	add.w	ip, r2, #12
 80043a6:	e84c 3100 	strex	r1, r3, [ip]
 80043aa:	2900      	cmp	r1, #0
 80043ac:	d1f3      	bne.n	8004396 <UART_Receive_IT.part.0.isra.0+0x5a>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80043ae:	6813      	ldr	r3, [r2, #0]
 80043b0:	06db      	lsls	r3, r3, #27
 80043b2:	d41a      	bmi.n	80043ea <UART_Receive_IT.part.0.isra.0+0xae>
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80043b4:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 80043b6:	f7ff ffbf 	bl	8004338 <HAL_UARTEx_RxEventCallback>
}
 80043ba:	b003      	add	sp, #12
 80043bc:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80043c0:	6903      	ldr	r3, [r0, #16]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d1c2      	bne.n	800434c <UART_Receive_IT.part.0.isra.0+0x10>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80043c6:	684b      	ldr	r3, [r1, #4]
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	e7c2      	b.n	8004352 <UART_Receive_IT.part.0.isra.0+0x16>
 80043cc:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043ce:	6903      	ldr	r3, [r0, #16]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d1f8      	bne.n	80043c6 <UART_Receive_IT.part.0.isra.0+0x8a>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80043d4:	684b      	ldr	r3, [r1, #4]
 80043d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043da:	f822 3b02 	strh.w	r3, [r2], #2
      huart->pRxBuffPtr += 2U;
 80043de:	e7bb      	b.n	8004358 <UART_Receive_IT.part.0.isra.0+0x1c>
        HAL_UART_RxCpltCallback(huart);
 80043e0:	f7fd fc14 	bl	8001c0c <HAL_UART_RxCpltCallback>
}
 80043e4:	b003      	add	sp, #12
 80043e6:	f85d fb04 	ldr.w	pc, [sp], #4
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80043ea:	2300      	movs	r3, #0
 80043ec:	9301      	str	r3, [sp, #4]
 80043ee:	6813      	ldr	r3, [r2, #0]
 80043f0:	9301      	str	r3, [sp, #4]
 80043f2:	6853      	ldr	r3, [r2, #4]
 80043f4:	9301      	str	r3, [sp, #4]
 80043f6:	9b01      	ldr	r3, [sp, #4]
 80043f8:	e7dc      	b.n	80043b4 <UART_Receive_IT.part.0.isra.0+0x78>
 80043fa:	bf00      	nop

080043fc <HAL_UART_IRQHandler>:
{
 80043fc:	b530      	push	{r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80043fe:	6803      	ldr	r3, [r0, #0]
 8004400:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004402:	68dd      	ldr	r5, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004404:	6959      	ldr	r1, [r3, #20]
  if (errorflags == RESET)
 8004406:	f012 0f0f 	tst.w	r2, #15
{
 800440a:	b083      	sub	sp, #12
 800440c:	4604      	mov	r4, r0
  if (errorflags == RESET)
 800440e:	d170      	bne.n	80044f2 <HAL_UART_IRQHandler+0xf6>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004410:	0691      	lsls	r1, r2, #26
 8004412:	d502      	bpl.n	800441a <HAL_UART_IRQHandler+0x1e>
 8004414:	06a9      	lsls	r1, r5, #26
 8004416:	f100 80a1 	bmi.w	800455c <HAL_UART_IRQHandler+0x160>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800441a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800441c:	2901      	cmp	r1, #1
 800441e:	d00b      	beq.n	8004438 <HAL_UART_IRQHandler+0x3c>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004420:	0610      	lsls	r0, r2, #24
 8004422:	d502      	bpl.n	800442a <HAL_UART_IRQHandler+0x2e>
 8004424:	0629      	lsls	r1, r5, #24
 8004426:	f100 80a3 	bmi.w	8004570 <HAL_UART_IRQHandler+0x174>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800442a:	0652      	lsls	r2, r2, #25
 800442c:	d502      	bpl.n	8004434 <HAL_UART_IRQHandler+0x38>
 800442e:	0668      	lsls	r0, r5, #25
 8004430:	f100 80bd 	bmi.w	80045ae <HAL_UART_IRQHandler+0x1b2>
}
 8004434:	b003      	add	sp, #12
 8004436:	bd30      	pop	{r4, r5, pc}
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004438:	06d0      	lsls	r0, r2, #27
 800443a:	d5f1      	bpl.n	8004420 <HAL_UART_IRQHandler+0x24>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800443c:	06e9      	lsls	r1, r5, #27
 800443e:	d5ef      	bpl.n	8004420 <HAL_UART_IRQHandler+0x24>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004440:	2200      	movs	r2, #0
 8004442:	9201      	str	r2, [sp, #4]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	9201      	str	r2, [sp, #4]
 8004448:	685a      	ldr	r2, [r3, #4]
 800444a:	9201      	str	r2, [sp, #4]
 800444c:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800444e:	695a      	ldr	r2, [r3, #20]
 8004450:	0655      	lsls	r5, r2, #25
 8004452:	f140 8136 	bpl.w	80046c2 <HAL_UART_IRQHandler+0x2c6>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004456:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8004458:	6802      	ldr	r2, [r0, #0]
 800445a:	6852      	ldr	r2, [r2, #4]
 800445c:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800445e:	2a00      	cmp	r2, #0
 8004460:	d0e8      	beq.n	8004434 <HAL_UART_IRQHandler+0x38>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004462:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 8004464:	4291      	cmp	r1, r2
 8004466:	d9e5      	bls.n	8004434 <HAL_UART_IRQHandler+0x38>
        huart->RxXferCount = nb_remaining_rx_data;
 8004468:	85e2      	strh	r2, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800446a:	69c2      	ldr	r2, [r0, #28]
 800446c:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8004470:	d036      	beq.n	80044e0 <HAL_UART_IRQHandler+0xe4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004472:	f103 020c 	add.w	r2, r3, #12
 8004476:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800447a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800447e:	f103 050c 	add.w	r5, r3, #12
 8004482:	e845 2100 	strex	r1, r2, [r5]
 8004486:	2900      	cmp	r1, #0
 8004488:	d1f3      	bne.n	8004472 <HAL_UART_IRQHandler+0x76>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800448a:	f103 0214 	add.w	r2, r3, #20
 800448e:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004492:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004496:	f103 0514 	add.w	r5, r3, #20
 800449a:	e845 2100 	strex	r1, r2, [r5]
 800449e:	2900      	cmp	r1, #0
 80044a0:	d1f3      	bne.n	800448a <HAL_UART_IRQHandler+0x8e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044a2:	f103 0214 	add.w	r2, r3, #20
 80044a6:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80044aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ae:	f103 0514 	add.w	r5, r3, #20
 80044b2:	e845 2100 	strex	r1, r2, [r5]
 80044b6:	2900      	cmp	r1, #0
 80044b8:	d1f3      	bne.n	80044a2 <HAL_UART_IRQHandler+0xa6>
          huart->RxState = HAL_UART_STATE_READY;
 80044ba:	2220      	movs	r2, #32
 80044bc:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044c0:	6321      	str	r1, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c2:	f103 020c 	add.w	r2, r3, #12
 80044c6:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044ca:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ce:	f103 050c 	add.w	r5, r3, #12
 80044d2:	e845 2100 	strex	r1, r2, [r5]
 80044d6:	2900      	cmp	r1, #0
 80044d8:	d1f3      	bne.n	80044c2 <HAL_UART_IRQHandler+0xc6>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80044da:	f7fe f8b5 	bl	8002648 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80044de:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80044e0:	2302      	movs	r3, #2
 80044e2:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80044e4:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 80044e6:	1ac9      	subs	r1, r1, r3
 80044e8:	4620      	mov	r0, r4
 80044ea:	b289      	uxth	r1, r1
 80044ec:	f7ff ff24 	bl	8004338 <HAL_UARTEx_RxEventCallback>
 80044f0:	e7a0      	b.n	8004434 <HAL_UART_IRQHandler+0x38>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80044f2:	f011 0101 	ands.w	r1, r1, #1
 80044f6:	d178      	bne.n	80045ea <HAL_UART_IRQHandler+0x1ee>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80044f8:	f415 7f90 	tst.w	r5, #288	@ 0x120
 80044fc:	d08d      	beq.n	800441a <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80044fe:	07d0      	lsls	r0, r2, #31
 8004500:	d50a      	bpl.n	8004518 <HAL_UART_IRQHandler+0x11c>
 8004502:	05e8      	lsls	r0, r5, #23
 8004504:	f140 80d9 	bpl.w	80046ba <HAL_UART_IRQHandler+0x2be>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004508:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 800450a:	f040 0001 	orr.w	r0, r0, #1
 800450e:	6460      	str	r0, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004510:	0750      	lsls	r0, r2, #29
 8004512:	d55b      	bpl.n	80045cc <HAL_UART_IRQHandler+0x1d0>
 8004514:	2900      	cmp	r1, #0
 8004516:	d16c      	bne.n	80045f2 <HAL_UART_IRQHandler+0x1f6>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004518:	0790      	lsls	r0, r2, #30
 800451a:	d570      	bpl.n	80045fe <HAL_UART_IRQHandler+0x202>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800451c:	0710      	lsls	r0, r2, #28
 800451e:	f100 80c9 	bmi.w	80046b4 <HAL_UART_IRQHandler+0x2b8>
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004522:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004524:	2900      	cmp	r1, #0
 8004526:	d085      	beq.n	8004434 <HAL_UART_IRQHandler+0x38>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004528:	0691      	lsls	r1, r2, #26
 800452a:	d509      	bpl.n	8004540 <HAL_UART_IRQHandler+0x144>
 800452c:	06aa      	lsls	r2, r5, #26
 800452e:	d507      	bpl.n	8004540 <HAL_UART_IRQHandler+0x144>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004530:	f894 2042 	ldrb.w	r2, [r4, #66]	@ 0x42
 8004534:	2a22      	cmp	r2, #34	@ 0x22
 8004536:	d103      	bne.n	8004540 <HAL_UART_IRQHandler+0x144>
 8004538:	4620      	mov	r0, r4
 800453a:	f7ff feff 	bl	800433c <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800453e:	6823      	ldr	r3, [r4, #0]
 8004540:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004542:	6c61      	ldr	r1, [r4, #68]	@ 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004544:	f002 0240 	and.w	r2, r2, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004548:	f001 0108 	and.w	r1, r1, #8
 800454c:	ea52 0501 	orrs.w	r5, r2, r1
 8004550:	d15c      	bne.n	800460c <HAL_UART_IRQHandler+0x210>
        HAL_UART_ErrorCallback(huart);
 8004552:	4620      	mov	r0, r4
 8004554:	f7ff fee6 	bl	8004324 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004558:	6465      	str	r5, [r4, #68]	@ 0x44
 800455a:	e76b      	b.n	8004434 <HAL_UART_IRQHandler+0x38>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800455c:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8004560:	2b22      	cmp	r3, #34	@ 0x22
 8004562:	f47f af67 	bne.w	8004434 <HAL_UART_IRQHandler+0x38>
}
 8004566:	b003      	add	sp, #12
 8004568:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800456c:	f7ff bee6 	b.w	800433c <UART_Receive_IT.part.0.isra.0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004570:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8004574:	2a21      	cmp	r2, #33	@ 0x21
 8004576:	f47f af5d 	bne.w	8004434 <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800457a:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800457c:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800457e:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8004582:	f000 80d9 	beq.w	8004738 <HAL_UART_IRQHandler+0x33c>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004586:	1c51      	adds	r1, r2, #1
 8004588:	6221      	str	r1, [r4, #32]
 800458a:	7812      	ldrb	r2, [r2, #0]
 800458c:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 800458e:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8004590:	3a01      	subs	r2, #1
 8004592:	b292      	uxth	r2, r2
 8004594:	84e2      	strh	r2, [r4, #38]	@ 0x26
 8004596:	2a00      	cmp	r2, #0
 8004598:	f47f af4c 	bne.w	8004434 <HAL_UART_IRQHandler+0x38>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800459c:	68da      	ldr	r2, [r3, #12]
 800459e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80045a2:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80045a4:	68da      	ldr	r2, [r3, #12]
 80045a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045aa:	60da      	str	r2, [r3, #12]
 80045ac:	e742      	b.n	8004434 <HAL_UART_IRQHandler+0x38>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80045ae:	68da      	ldr	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80045b0:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80045b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045b6:	60da      	str	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80045b8:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 80045ba:	f884 1041 	strb.w	r1, [r4, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 80045be:	f7ff feaf 	bl	8004320 <HAL_UART_TxCpltCallback>
    return;
 80045c2:	e737      	b.n	8004434 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80045c4:	05e8      	lsls	r0, r5, #23
 80045c6:	d49f      	bmi.n	8004508 <HAL_UART_IRQHandler+0x10c>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045c8:	0750      	lsls	r0, r2, #29
 80045ca:	d412      	bmi.n	80045f2 <HAL_UART_IRQHandler+0x1f6>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045cc:	0790      	lsls	r0, r2, #30
 80045ce:	d516      	bpl.n	80045fe <HAL_UART_IRQHandler+0x202>
 80045d0:	2900      	cmp	r1, #0
 80045d2:	d0a3      	beq.n	800451c <HAL_UART_IRQHandler+0x120>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80045d4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80045d6:	f041 0104 	orr.w	r1, r1, #4
 80045da:	6461      	str	r1, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80045dc:	0711      	lsls	r1, r2, #28
 80045de:	d5a0      	bpl.n	8004522 <HAL_UART_IRQHandler+0x126>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80045e0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80045e2:	f041 0108 	orr.w	r1, r1, #8
 80045e6:	6461      	str	r1, [r4, #68]	@ 0x44
 80045e8:	e79b      	b.n	8004522 <HAL_UART_IRQHandler+0x126>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80045ea:	07d0      	lsls	r0, r2, #31
 80045ec:	d4ea      	bmi.n	80045c4 <HAL_UART_IRQHandler+0x1c8>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045ee:	0750      	lsls	r0, r2, #29
 80045f0:	d55b      	bpl.n	80046aa <HAL_UART_IRQHandler+0x2ae>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80045f2:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 80045f4:	f040 0002 	orr.w	r0, r0, #2
 80045f8:	6460      	str	r0, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045fa:	0790      	lsls	r0, r2, #30
 80045fc:	d4ea      	bmi.n	80045d4 <HAL_UART_IRQHandler+0x1d8>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80045fe:	0710      	lsls	r0, r2, #28
 8004600:	d58f      	bpl.n	8004522 <HAL_UART_IRQHandler+0x126>
 8004602:	f005 0020 	and.w	r0, r5, #32
 8004606:	4308      	orrs	r0, r1
 8004608:	d08b      	beq.n	8004522 <HAL_UART_IRQHandler+0x126>
 800460a:	e7e9      	b.n	80045e0 <HAL_UART_IRQHandler+0x1e4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800460c:	f103 020c 	add.w	r2, r3, #12
 8004610:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004614:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004618:	f103 000c 	add.w	r0, r3, #12
 800461c:	e840 2100 	strex	r1, r2, [r0]
 8004620:	2900      	cmp	r1, #0
 8004622:	d1f3      	bne.n	800460c <HAL_UART_IRQHandler+0x210>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004624:	f103 0214 	add.w	r2, r3, #20
 8004628:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800462c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004630:	f103 0014 	add.w	r0, r3, #20
 8004634:	e840 2100 	strex	r1, r2, [r0]
 8004638:	2900      	cmp	r1, #0
 800463a:	d1f3      	bne.n	8004624 <HAL_UART_IRQHandler+0x228>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800463c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800463e:	2a01      	cmp	r2, #1
 8004640:	d022      	beq.n	8004688 <HAL_UART_IRQHandler+0x28c>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004642:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8004644:	2120      	movs	r1, #32
 8004646:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800464a:	6322      	str	r2, [r4, #48]	@ 0x30
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800464c:	695a      	ldr	r2, [r3, #20]
 800464e:	0655      	lsls	r5, r2, #25
 8004650:	d527      	bpl.n	80046a2 <HAL_UART_IRQHandler+0x2a6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004652:	f103 0214 	add.w	r2, r3, #20
 8004656:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800465a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800465e:	f103 0014 	add.w	r0, r3, #20
 8004662:	e840 2100 	strex	r1, r2, [r0]
 8004666:	2900      	cmp	r1, #0
 8004668:	d1f3      	bne.n	8004652 <HAL_UART_IRQHandler+0x256>
          if (huart->hdmarx != NULL)
 800466a:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800466c:	b1c8      	cbz	r0, 80046a2 <HAL_UART_IRQHandler+0x2a6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800466e:	4b38      	ldr	r3, [pc, #224]	@ (8004750 <HAL_UART_IRQHandler+0x354>)
 8004670:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004672:	f7fe f833 	bl	80026dc <HAL_DMA_Abort_IT>
 8004676:	2800      	cmp	r0, #0
 8004678:	f43f aedc 	beq.w	8004434 <HAL_UART_IRQHandler+0x38>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800467c:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800467e:	6d03      	ldr	r3, [r0, #80]	@ 0x50
}
 8004680:	b003      	add	sp, #12
 8004682:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004686:	4718      	bx	r3
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004688:	f103 020c 	add.w	r2, r3, #12
 800468c:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004690:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004694:	f103 000c 	add.w	r0, r3, #12
 8004698:	e840 2100 	strex	r1, r2, [r0]
 800469c:	2900      	cmp	r1, #0
 800469e:	d1f3      	bne.n	8004688 <HAL_UART_IRQHandler+0x28c>
 80046a0:	e7cf      	b.n	8004642 <HAL_UART_IRQHandler+0x246>
            HAL_UART_ErrorCallback(huart);
 80046a2:	4620      	mov	r0, r4
 80046a4:	f7ff fe3e 	bl	8004324 <HAL_UART_ErrorCallback>
 80046a8:	e6c4      	b.n	8004434 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046aa:	0791      	lsls	r1, r2, #30
 80046ac:	d492      	bmi.n	80045d4 <HAL_UART_IRQHandler+0x1d8>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80046ae:	0711      	lsls	r1, r2, #28
 80046b0:	d496      	bmi.n	80045e0 <HAL_UART_IRQHandler+0x1e4>
 80046b2:	e736      	b.n	8004522 <HAL_UART_IRQHandler+0x126>
 80046b4:	06a9      	lsls	r1, r5, #26
 80046b6:	d493      	bmi.n	80045e0 <HAL_UART_IRQHandler+0x1e4>
 80046b8:	e733      	b.n	8004522 <HAL_UART_IRQHandler+0x126>
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046ba:	0750      	lsls	r0, r2, #29
 80046bc:	f53f af2c 	bmi.w	8004518 <HAL_UART_IRQHandler+0x11c>
 80046c0:	e784      	b.n	80045cc <HAL_UART_IRQHandler+0x1d0>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80046c2:	8de1      	ldrh	r1, [r4, #46]	@ 0x2e
      if ((huart->RxXferCount > 0U)
 80046c4:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80046c6:	8da0      	ldrh	r0, [r4, #44]	@ 0x2c
      if ((huart->RxXferCount > 0U)
 80046c8:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80046ca:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 80046cc:	2a00      	cmp	r2, #0
 80046ce:	f43f aeb1 	beq.w	8004434 <HAL_UART_IRQHandler+0x38>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80046d2:	1a41      	subs	r1, r0, r1
 80046d4:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80046d6:	2900      	cmp	r1, #0
 80046d8:	f43f aeac 	beq.w	8004434 <HAL_UART_IRQHandler+0x38>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046dc:	f103 020c 	add.w	r2, r3, #12
 80046e0:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046e4:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e8:	f103 050c 	add.w	r5, r3, #12
 80046ec:	e845 2000 	strex	r0, r2, [r5]
 80046f0:	2800      	cmp	r0, #0
 80046f2:	d1f3      	bne.n	80046dc <HAL_UART_IRQHandler+0x2e0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046f4:	f103 0214 	add.w	r2, r3, #20
 80046f8:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046fc:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004700:	f103 0514 	add.w	r5, r3, #20
 8004704:	e845 2000 	strex	r0, r2, [r5]
 8004708:	2800      	cmp	r0, #0
 800470a:	d1f3      	bne.n	80046f4 <HAL_UART_IRQHandler+0x2f8>
        huart->RxState = HAL_UART_STATE_READY;
 800470c:	2220      	movs	r2, #32
 800470e:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004712:	6320      	str	r0, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004714:	f103 020c 	add.w	r2, r3, #12
 8004718:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800471c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004720:	f103 050c 	add.w	r5, r3, #12
 8004724:	e845 2000 	strex	r0, r2, [r5]
 8004728:	2800      	cmp	r0, #0
 800472a:	d1f3      	bne.n	8004714 <HAL_UART_IRQHandler+0x318>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800472c:	2302      	movs	r3, #2
 800472e:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004730:	4620      	mov	r0, r4
 8004732:	f7ff fe01 	bl	8004338 <HAL_UARTEx_RxEventCallback>
 8004736:	e67d      	b.n	8004434 <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004738:	6921      	ldr	r1, [r4, #16]
 800473a:	2900      	cmp	r1, #0
 800473c:	f47f af23 	bne.w	8004586 <HAL_UART_IRQHandler+0x18a>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004740:	f832 1b02 	ldrh.w	r1, [r2], #2
 8004744:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8004748:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800474a:	6222      	str	r2, [r4, #32]
 800474c:	e71f      	b.n	800458e <HAL_UART_IRQHandler+0x192>
 800474e:	bf00      	nop
 8004750:	08004329 	.word	0x08004329

08004754 <arm_copy_f32>:
 8004754:	b4f0      	push	{r4, r5, r6, r7}
 8004756:	0897      	lsrs	r7, r2, #2
 8004758:	d01e      	beq.n	8004798 <arm_copy_f32+0x44>
 800475a:	f100 0410 	add.w	r4, r0, #16
 800475e:	f101 0310 	add.w	r3, r1, #16
 8004762:	463d      	mov	r5, r7
 8004764:	f854 6c10 	ldr.w	r6, [r4, #-16]
 8004768:	f843 6c10 	str.w	r6, [r3, #-16]
 800476c:	f854 6c0c 	ldr.w	r6, [r4, #-12]
 8004770:	f843 6c0c 	str.w	r6, [r3, #-12]
 8004774:	f854 6c08 	ldr.w	r6, [r4, #-8]
 8004778:	f843 6c08 	str.w	r6, [r3, #-8]
 800477c:	f854 6c04 	ldr.w	r6, [r4, #-4]
 8004780:	f843 6c04 	str.w	r6, [r3, #-4]
 8004784:	3d01      	subs	r5, #1
 8004786:	f104 0410 	add.w	r4, r4, #16
 800478a:	f103 0310 	add.w	r3, r3, #16
 800478e:	d1e9      	bne.n	8004764 <arm_copy_f32+0x10>
 8004790:	eb00 1007 	add.w	r0, r0, r7, lsl #4
 8004794:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 8004798:	f012 0203 	ands.w	r2, r2, #3
 800479c:	d009      	beq.n	80047b2 <arm_copy_f32+0x5e>
 800479e:	6803      	ldr	r3, [r0, #0]
 80047a0:	600b      	str	r3, [r1, #0]
 80047a2:	3a01      	subs	r2, #1
 80047a4:	d005      	beq.n	80047b2 <arm_copy_f32+0x5e>
 80047a6:	6843      	ldr	r3, [r0, #4]
 80047a8:	604b      	str	r3, [r1, #4]
 80047aa:	2a01      	cmp	r2, #1
 80047ac:	bf1c      	itt	ne
 80047ae:	6883      	ldrne	r3, [r0, #8]
 80047b0:	608b      	strne	r3, [r1, #8]
 80047b2:	bcf0      	pop	{r4, r5, r6, r7}
 80047b4:	4770      	bx	lr
 80047b6:	bf00      	nop

080047b8 <arm_mat_sub_f32>:
 80047b8:	b4f0      	push	{r4, r5, r6, r7}
 80047ba:	e9d1 4600 	ldrd	r4, r6, [r1]
 80047be:	6803      	ldr	r3, [r0, #0]
 80047c0:	6847      	ldr	r7, [r0, #4]
 80047c2:	6855      	ldr	r5, [r2, #4]
 80047c4:	42a3      	cmp	r3, r4
 80047c6:	d160      	bne.n	800488a <arm_mat_sub_f32+0xd2>
 80047c8:	6812      	ldr	r2, [r2, #0]
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d15d      	bne.n	800488a <arm_mat_sub_f32+0xd2>
 80047ce:	8803      	ldrh	r3, [r0, #0]
 80047d0:	8844      	ldrh	r4, [r0, #2]
 80047d2:	fb04 f403 	mul.w	r4, r4, r3
 80047d6:	ea5f 0c94 	movs.w	ip, r4, lsr #2
 80047da:	d034      	beq.n	8004846 <arm_mat_sub_f32+0x8e>
 80047dc:	f107 0110 	add.w	r1, r7, #16
 80047e0:	f106 0210 	add.w	r2, r6, #16
 80047e4:	f105 0310 	add.w	r3, r5, #16
 80047e8:	4660      	mov	r0, ip
 80047ea:	ed12 7a04 	vldr	s14, [r2, #-16]
 80047ee:	ed51 7a04 	vldr	s15, [r1, #-16]
 80047f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80047f6:	3801      	subs	r0, #1
 80047f8:	ed43 7a04 	vstr	s15, [r3, #-16]
 80047fc:	ed12 7a03 	vldr	s14, [r2, #-12]
 8004800:	ed51 7a03 	vldr	s15, [r1, #-12]
 8004804:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004808:	f101 0110 	add.w	r1, r1, #16
 800480c:	ed43 7a03 	vstr	s15, [r3, #-12]
 8004810:	ed12 7a02 	vldr	s14, [r2, #-8]
 8004814:	ed51 7a06 	vldr	s15, [r1, #-24]	@ 0xffffffe8
 8004818:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800481c:	f102 0210 	add.w	r2, r2, #16
 8004820:	ed43 7a02 	vstr	s15, [r3, #-8]
 8004824:	ed51 7a05 	vldr	s15, [r1, #-20]	@ 0xffffffec
 8004828:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 800482c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004830:	f103 0310 	add.w	r3, r3, #16
 8004834:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 8004838:	d1d7      	bne.n	80047ea <arm_mat_sub_f32+0x32>
 800483a:	eb07 170c 	add.w	r7, r7, ip, lsl #4
 800483e:	eb06 160c 	add.w	r6, r6, ip, lsl #4
 8004842:	eb05 150c 	add.w	r5, r5, ip, lsl #4
 8004846:	f014 0403 	ands.w	r4, r4, #3
 800484a:	d01b      	beq.n	8004884 <arm_mat_sub_f32+0xcc>
 800484c:	edd7 7a00 	vldr	s15, [r7]
 8004850:	ed96 7a00 	vldr	s14, [r6]
 8004854:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004858:	3c01      	subs	r4, #1
 800485a:	edc5 7a00 	vstr	s15, [r5]
 800485e:	d011      	beq.n	8004884 <arm_mat_sub_f32+0xcc>
 8004860:	edd7 7a01 	vldr	s15, [r7, #4]
 8004864:	ed96 7a01 	vldr	s14, [r6, #4]
 8004868:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800486c:	2c01      	cmp	r4, #1
 800486e:	edc5 7a01 	vstr	s15, [r5, #4]
 8004872:	d007      	beq.n	8004884 <arm_mat_sub_f32+0xcc>
 8004874:	edd7 7a02 	vldr	s15, [r7, #8]
 8004878:	ed96 7a02 	vldr	s14, [r6, #8]
 800487c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004880:	edc5 7a02 	vstr	s15, [r5, #8]
 8004884:	2000      	movs	r0, #0
 8004886:	bcf0      	pop	{r4, r5, r6, r7}
 8004888:	4770      	bx	lr
 800488a:	f06f 0002 	mvn.w	r0, #2
 800488e:	e7fa      	b.n	8004886 <arm_mat_sub_f32+0xce>

08004890 <arm_mat_mult_f32>:
 8004890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004894:	460c      	mov	r4, r1
 8004896:	b08b      	sub	sp, #44	@ 0x2c
 8004898:	8825      	ldrh	r5, [r4, #0]
 800489a:	9107      	str	r1, [sp, #28]
 800489c:	8841      	ldrh	r1, [r0, #2]
 800489e:	8806      	ldrh	r6, [r0, #0]
 80048a0:	6843      	ldr	r3, [r0, #4]
 80048a2:	6857      	ldr	r7, [r2, #4]
 80048a4:	6860      	ldr	r0, [r4, #4]
 80048a6:	9602      	str	r6, [sp, #8]
 80048a8:	428d      	cmp	r5, r1
 80048aa:	8864      	ldrh	r4, [r4, #2]
 80048ac:	f040 80f9 	bne.w	8004aa2 <arm_mat_mult_f32+0x212>
 80048b0:	8811      	ldrh	r1, [r2, #0]
 80048b2:	42b1      	cmp	r1, r6
 80048b4:	f040 80f5 	bne.w	8004aa2 <arm_mat_mult_f32+0x212>
 80048b8:	8851      	ldrh	r1, [r2, #2]
 80048ba:	42a1      	cmp	r1, r4
 80048bc:	f040 80f1 	bne.w	8004aa2 <arm_mat_mult_f32+0x212>
 80048c0:	00aa      	lsls	r2, r5, #2
 80048c2:	2901      	cmp	r1, #1
 80048c4:	ea4f 0c95 	mov.w	ip, r5, lsr #2
 80048c8:	ea4f 0481 	mov.w	r4, r1, lsl #2
 80048cc:	f005 0e03 	and.w	lr, r5, #3
 80048d0:	9206      	str	r2, [sp, #24]
 80048d2:	d170      	bne.n	80049b6 <arm_mat_mult_f32+0x126>
 80048d4:	1d01      	adds	r1, r0, #4
 80048d6:	9105      	str	r1, [sp, #20]
 80048d8:	ea4f 110c 	mov.w	r1, ip, lsl #4
 80048dc:	4602      	mov	r2, r0
 80048de:	f107 0904 	add.w	r9, r7, #4
 80048e2:	9101      	str	r1, [sp, #4]
 80048e4:	eb03 1b0c 	add.w	fp, r3, ip, lsl #4
 80048e8:	f103 0a10 	add.w	sl, r3, #16
 80048ec:	f1aa 0310 	sub.w	r3, sl, #16
 80048f0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80048f4:	9303      	str	r3, [sp, #12]
 80048f6:	f1a9 0704 	sub.w	r7, r9, #4
 80048fa:	eddf 7a6c 	vldr	s15, [pc, #432]	@ 8004aac <arm_mat_mult_f32+0x21c>
 80048fe:	f1bc 0f00 	cmp.w	ip, #0
 8004902:	d052      	beq.n	80049aa <arm_mat_mult_f32+0x11a>
 8004904:	f102 0008 	add.w	r0, r2, #8
 8004908:	4653      	mov	r3, sl
 800490a:	4665      	mov	r5, ip
 800490c:	4611      	mov	r1, r2
 800490e:	ed13 6a04 	vldr	s12, [r3, #-16]
 8004912:	ed91 7a00 	vldr	s14, [r1]
 8004916:	ed53 4a03 	vldr	s9, [r3, #-12]
 800491a:	edd0 6a00 	vldr	s13, [r0]
 800491e:	ed13 5a02 	vldr	s10, [r3, #-8]
 8004922:	ed53 5a01 	vldr	s11, [r3, #-4]
 8004926:	190e      	adds	r6, r1, r4
 8004928:	ee27 7a06 	vmul.f32	s14, s14, s12
 800492c:	ed96 6a00 	vldr	s12, [r6]
 8004930:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004934:	ee26 6a24 	vmul.f32	s12, s12, s9
 8004938:	1906      	adds	r6, r0, r4
 800493a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800493e:	ee26 7a85 	vmul.f32	s14, s13, s10
 8004942:	edd6 7a00 	vldr	s15, [r6]
 8004946:	ee37 7a06 	vadd.f32	s14, s14, s12
 800494a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800494e:	3d01      	subs	r5, #1
 8004950:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004954:	f101 0110 	add.w	r1, r1, #16
 8004958:	f100 0010 	add.w	r0, r0, #16
 800495c:	f103 0310 	add.w	r3, r3, #16
 8004960:	d1d5      	bne.n	800490e <arm_mat_mult_f32+0x7e>
 8004962:	9b01      	ldr	r3, [sp, #4]
 8004964:	4659      	mov	r1, fp
 8004966:	441a      	add	r2, r3
 8004968:	f1be 0f00 	cmp.w	lr, #0
 800496c:	d00b      	beq.n	8004986 <arm_mat_mult_f32+0xf6>
 800496e:	4673      	mov	r3, lr
 8004970:	ed92 7a00 	vldr	s14, [r2]
 8004974:	ecf1 6a01 	vldmia	r1!, {s13}
 8004978:	ee27 7a26 	vmul.f32	s14, s14, s13
 800497c:	3b01      	subs	r3, #1
 800497e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004982:	4422      	add	r2, r4
 8004984:	d1f4      	bne.n	8004970 <arm_mat_mult_f32+0xe0>
 8004986:	ece7 7a01 	vstmia	r7!, {s15}
 800498a:	454f      	cmp	r7, r9
 800498c:	4642      	mov	r2, r8
 800498e:	f108 0804 	add.w	r8, r8, #4
 8004992:	d1b2      	bne.n	80048fa <arm_mat_mult_f32+0x6a>
 8004994:	9b06      	ldr	r3, [sp, #24]
 8004996:	449b      	add	fp, r3
 8004998:	449a      	add	sl, r3
 800499a:	9b02      	ldr	r3, [sp, #8]
 800499c:	3b01      	subs	r3, #1
 800499e:	44a1      	add	r9, r4
 80049a0:	9302      	str	r3, [sp, #8]
 80049a2:	d004      	beq.n	80049ae <arm_mat_mult_f32+0x11e>
 80049a4:	9b07      	ldr	r3, [sp, #28]
 80049a6:	685a      	ldr	r2, [r3, #4]
 80049a8:	e7a0      	b.n	80048ec <arm_mat_mult_f32+0x5c>
 80049aa:	9903      	ldr	r1, [sp, #12]
 80049ac:	e7dc      	b.n	8004968 <arm_mat_mult_f32+0xd8>
 80049ae:	4618      	mov	r0, r3
 80049b0:	b00b      	add	sp, #44	@ 0x2c
 80049b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049b6:	ebc1 7281 	rsb	r2, r1, r1, lsl #30
 80049ba:	0092      	lsls	r2, r2, #2
 80049bc:	010e      	lsls	r6, r1, #4
 80049be:	9209      	str	r2, [sp, #36]	@ 0x24
 80049c0:	00ca      	lsls	r2, r1, #3
 80049c2:	9204      	str	r2, [sp, #16]
 80049c4:	fb06 f20c 	mul.w	r2, r6, ip
 80049c8:	1d05      	adds	r5, r0, #4
 80049ca:	9203      	str	r2, [sp, #12]
 80049cc:	eb03 120c 	add.w	r2, r3, ip, lsl #4
 80049d0:	eb07 0b04 	add.w	fp, r7, r4
 80049d4:	9505      	str	r5, [sp, #20]
 80049d6:	9201      	str	r2, [sp, #4]
 80049d8:	f103 0a10 	add.w	sl, r3, #16
 80049dc:	f1aa 0310 	sub.w	r3, sl, #16
 80049e0:	9308      	str	r3, [sp, #32]
 80049e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80049e4:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80049e8:	eb0b 0803 	add.w	r8, fp, r3
 80049ec:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8004aac <arm_mat_mult_f32+0x21c>
 80049f0:	f1bc 0f00 	cmp.w	ip, #0
 80049f4:	d053      	beq.n	8004a9e <arm_mat_mult_f32+0x20e>
 80049f6:	9b04      	ldr	r3, [sp, #16]
 80049f8:	4665      	mov	r5, ip
 80049fa:	18c1      	adds	r1, r0, r3
 80049fc:	4602      	mov	r2, r0
 80049fe:	4653      	mov	r3, sl
 8004a00:	ed92 6a00 	vldr	s12, [r2]
 8004a04:	ed13 7a04 	vldr	s14, [r3, #-16]
 8004a08:	ed53 4a03 	vldr	s9, [r3, #-12]
 8004a0c:	ed53 6a02 	vldr	s13, [r3, #-8]
 8004a10:	ed91 5a00 	vldr	s10, [r1]
 8004a14:	ed53 5a01 	vldr	s11, [r3, #-4]
 8004a18:	1917      	adds	r7, r2, r4
 8004a1a:	ee27 7a06 	vmul.f32	s14, s14, s12
 8004a1e:	ed97 6a00 	vldr	s12, [r7]
 8004a22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a26:	ee26 6a24 	vmul.f32	s12, s12, s9
 8004a2a:	190f      	adds	r7, r1, r4
 8004a2c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8004a30:	ee26 7a85 	vmul.f32	s14, s13, s10
 8004a34:	edd7 7a00 	vldr	s15, [r7]
 8004a38:	ee37 7a06 	vadd.f32	s14, s14, s12
 8004a3c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004a40:	3d01      	subs	r5, #1
 8004a42:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004a46:	4432      	add	r2, r6
 8004a48:	4431      	add	r1, r6
 8004a4a:	f103 0310 	add.w	r3, r3, #16
 8004a4e:	d1d7      	bne.n	8004a00 <arm_mat_mult_f32+0x170>
 8004a50:	9b03      	ldr	r3, [sp, #12]
 8004a52:	9a01      	ldr	r2, [sp, #4]
 8004a54:	4418      	add	r0, r3
 8004a56:	f1be 0f00 	cmp.w	lr, #0
 8004a5a:	d00b      	beq.n	8004a74 <arm_mat_mult_f32+0x1e4>
 8004a5c:	4673      	mov	r3, lr
 8004a5e:	edd0 6a00 	vldr	s13, [r0]
 8004a62:	ecb2 7a01 	vldmia	r2!, {s14}
 8004a66:	ee27 7a26 	vmul.f32	s14, s14, s13
 8004a6a:	3b01      	subs	r3, #1
 8004a6c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004a70:	4420      	add	r0, r4
 8004a72:	d1f4      	bne.n	8004a5e <arm_mat_mult_f32+0x1ce>
 8004a74:	ece8 7a01 	vstmia	r8!, {s15}
 8004a78:	45d8      	cmp	r8, fp
 8004a7a:	4648      	mov	r0, r9
 8004a7c:	f109 0904 	add.w	r9, r9, #4
 8004a80:	d1b4      	bne.n	80049ec <arm_mat_mult_f32+0x15c>
 8004a82:	9a01      	ldr	r2, [sp, #4]
 8004a84:	9b06      	ldr	r3, [sp, #24]
 8004a86:	4611      	mov	r1, r2
 8004a88:	4419      	add	r1, r3
 8004a8a:	449a      	add	sl, r3
 8004a8c:	9b02      	ldr	r3, [sp, #8]
 8004a8e:	9101      	str	r1, [sp, #4]
 8004a90:	3b01      	subs	r3, #1
 8004a92:	44a3      	add	fp, r4
 8004a94:	9302      	str	r3, [sp, #8]
 8004a96:	d08a      	beq.n	80049ae <arm_mat_mult_f32+0x11e>
 8004a98:	9b07      	ldr	r3, [sp, #28]
 8004a9a:	6858      	ldr	r0, [r3, #4]
 8004a9c:	e79e      	b.n	80049dc <arm_mat_mult_f32+0x14c>
 8004a9e:	9a08      	ldr	r2, [sp, #32]
 8004aa0:	e7d9      	b.n	8004a56 <arm_mat_mult_f32+0x1c6>
 8004aa2:	f06f 0002 	mvn.w	r0, #2
 8004aa6:	b00b      	add	sp, #44	@ 0x2c
 8004aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004aac:	00000000 	.word	0x00000000

08004ab0 <arm_mat_init_f32>:
 8004ab0:	8001      	strh	r1, [r0, #0]
 8004ab2:	8042      	strh	r2, [r0, #2]
 8004ab4:	6043      	str	r3, [r0, #4]
 8004ab6:	4770      	bx	lr

08004ab8 <arm_mat_add_f32>:
 8004ab8:	b4f0      	push	{r4, r5, r6, r7}
 8004aba:	e9d1 4600 	ldrd	r4, r6, [r1]
 8004abe:	6803      	ldr	r3, [r0, #0]
 8004ac0:	6847      	ldr	r7, [r0, #4]
 8004ac2:	6855      	ldr	r5, [r2, #4]
 8004ac4:	42a3      	cmp	r3, r4
 8004ac6:	d160      	bne.n	8004b8a <arm_mat_add_f32+0xd2>
 8004ac8:	6812      	ldr	r2, [r2, #0]
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d15d      	bne.n	8004b8a <arm_mat_add_f32+0xd2>
 8004ace:	8803      	ldrh	r3, [r0, #0]
 8004ad0:	8844      	ldrh	r4, [r0, #2]
 8004ad2:	fb04 f403 	mul.w	r4, r4, r3
 8004ad6:	ea5f 0c94 	movs.w	ip, r4, lsr #2
 8004ada:	d034      	beq.n	8004b46 <arm_mat_add_f32+0x8e>
 8004adc:	f107 0110 	add.w	r1, r7, #16
 8004ae0:	f106 0210 	add.w	r2, r6, #16
 8004ae4:	f105 0310 	add.w	r3, r5, #16
 8004ae8:	4660      	mov	r0, ip
 8004aea:	ed12 7a04 	vldr	s14, [r2, #-16]
 8004aee:	ed51 7a04 	vldr	s15, [r1, #-16]
 8004af2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004af6:	3801      	subs	r0, #1
 8004af8:	ed43 7a04 	vstr	s15, [r3, #-16]
 8004afc:	ed12 7a03 	vldr	s14, [r2, #-12]
 8004b00:	ed51 7a03 	vldr	s15, [r1, #-12]
 8004b04:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004b08:	f101 0110 	add.w	r1, r1, #16
 8004b0c:	ed43 7a03 	vstr	s15, [r3, #-12]
 8004b10:	ed12 7a02 	vldr	s14, [r2, #-8]
 8004b14:	ed51 7a06 	vldr	s15, [r1, #-24]	@ 0xffffffe8
 8004b18:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004b1c:	f102 0210 	add.w	r2, r2, #16
 8004b20:	ed43 7a02 	vstr	s15, [r3, #-8]
 8004b24:	ed51 7a05 	vldr	s15, [r1, #-20]	@ 0xffffffec
 8004b28:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 8004b2c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004b30:	f103 0310 	add.w	r3, r3, #16
 8004b34:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 8004b38:	d1d7      	bne.n	8004aea <arm_mat_add_f32+0x32>
 8004b3a:	eb07 170c 	add.w	r7, r7, ip, lsl #4
 8004b3e:	eb06 160c 	add.w	r6, r6, ip, lsl #4
 8004b42:	eb05 150c 	add.w	r5, r5, ip, lsl #4
 8004b46:	f014 0403 	ands.w	r4, r4, #3
 8004b4a:	d01b      	beq.n	8004b84 <arm_mat_add_f32+0xcc>
 8004b4c:	edd6 7a00 	vldr	s15, [r6]
 8004b50:	ed97 7a00 	vldr	s14, [r7]
 8004b54:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004b58:	3c01      	subs	r4, #1
 8004b5a:	edc5 7a00 	vstr	s15, [r5]
 8004b5e:	d011      	beq.n	8004b84 <arm_mat_add_f32+0xcc>
 8004b60:	edd7 7a01 	vldr	s15, [r7, #4]
 8004b64:	ed96 7a01 	vldr	s14, [r6, #4]
 8004b68:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004b6c:	2c01      	cmp	r4, #1
 8004b6e:	edc5 7a01 	vstr	s15, [r5, #4]
 8004b72:	d007      	beq.n	8004b84 <arm_mat_add_f32+0xcc>
 8004b74:	edd7 7a02 	vldr	s15, [r7, #8]
 8004b78:	ed96 7a02 	vldr	s14, [r6, #8]
 8004b7c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004b80:	edc5 7a02 	vstr	s15, [r5, #8]
 8004b84:	2000      	movs	r0, #0
 8004b86:	bcf0      	pop	{r4, r5, r6, r7}
 8004b88:	4770      	bx	lr
 8004b8a:	f06f 0002 	mvn.w	r0, #2
 8004b8e:	e7fa      	b.n	8004b86 <arm_mat_add_f32+0xce>

08004b90 <arm_scale_f32>:
 8004b90:	b470      	push	{r4, r5, r6}
 8004b92:	0896      	lsrs	r6, r2, #2
 8004b94:	d026      	beq.n	8004be4 <arm_scale_f32+0x54>
 8004b96:	f100 0410 	add.w	r4, r0, #16
 8004b9a:	f101 0310 	add.w	r3, r1, #16
 8004b9e:	4635      	mov	r5, r6
 8004ba0:	ed14 6a03 	vldr	s12, [r4, #-12]
 8004ba4:	ed54 6a02 	vldr	s13, [r4, #-8]
 8004ba8:	ed14 7a01 	vldr	s14, [r4, #-4]
 8004bac:	ed54 7a04 	vldr	s15, [r4, #-16]
 8004bb0:	ee20 6a06 	vmul.f32	s12, s0, s12
 8004bb4:	ee60 6a26 	vmul.f32	s13, s0, s13
 8004bb8:	ee20 7a07 	vmul.f32	s14, s0, s14
 8004bbc:	ee67 7a80 	vmul.f32	s15, s15, s0
 8004bc0:	3d01      	subs	r5, #1
 8004bc2:	ed03 6a03 	vstr	s12, [r3, #-12]
 8004bc6:	ed43 6a02 	vstr	s13, [r3, #-8]
 8004bca:	ed03 7a01 	vstr	s14, [r3, #-4]
 8004bce:	ed43 7a04 	vstr	s15, [r3, #-16]
 8004bd2:	f104 0410 	add.w	r4, r4, #16
 8004bd6:	f103 0310 	add.w	r3, r3, #16
 8004bda:	d1e1      	bne.n	8004ba0 <arm_scale_f32+0x10>
 8004bdc:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 8004be0:	eb01 1106 	add.w	r1, r1, r6, lsl #4
 8004be4:	f012 0203 	ands.w	r2, r2, #3
 8004be8:	d015      	beq.n	8004c16 <arm_scale_f32+0x86>
 8004bea:	edd0 7a00 	vldr	s15, [r0]
 8004bee:	ee67 7a80 	vmul.f32	s15, s15, s0
 8004bf2:	3a01      	subs	r2, #1
 8004bf4:	edc1 7a00 	vstr	s15, [r1]
 8004bf8:	d00d      	beq.n	8004c16 <arm_scale_f32+0x86>
 8004bfa:	edd0 7a01 	vldr	s15, [r0, #4]
 8004bfe:	ee67 7a80 	vmul.f32	s15, s15, s0
 8004c02:	2a01      	cmp	r2, #1
 8004c04:	edc1 7a01 	vstr	s15, [r1, #4]
 8004c08:	d005      	beq.n	8004c16 <arm_scale_f32+0x86>
 8004c0a:	edd0 7a02 	vldr	s15, [r0, #8]
 8004c0e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8004c12:	ed81 0a02 	vstr	s0, [r1, #8]
 8004c16:	bc70      	pop	{r4, r5, r6}
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop

08004c1c <atof>:
 8004c1c:	2100      	movs	r1, #0
 8004c1e:	f000 bec9 	b.w	80059b4 <strtod>
	...

08004c24 <malloc>:
 8004c24:	4b02      	ldr	r3, [pc, #8]	@ (8004c30 <malloc+0xc>)
 8004c26:	4601      	mov	r1, r0
 8004c28:	6818      	ldr	r0, [r3, #0]
 8004c2a:	f000 b82d 	b.w	8004c88 <_malloc_r>
 8004c2e:	bf00      	nop
 8004c30:	200001a4 	.word	0x200001a4

08004c34 <free>:
 8004c34:	4b02      	ldr	r3, [pc, #8]	@ (8004c40 <free+0xc>)
 8004c36:	4601      	mov	r1, r0
 8004c38:	6818      	ldr	r0, [r3, #0]
 8004c3a:	f002 bdad 	b.w	8007798 <_free_r>
 8004c3e:	bf00      	nop
 8004c40:	200001a4 	.word	0x200001a4

08004c44 <sbrk_aligned>:
 8004c44:	b570      	push	{r4, r5, r6, lr}
 8004c46:	4e0f      	ldr	r6, [pc, #60]	@ (8004c84 <sbrk_aligned+0x40>)
 8004c48:	460c      	mov	r4, r1
 8004c4a:	6831      	ldr	r1, [r6, #0]
 8004c4c:	4605      	mov	r5, r0
 8004c4e:	b911      	cbnz	r1, 8004c56 <sbrk_aligned+0x12>
 8004c50:	f001 fee6 	bl	8006a20 <_sbrk_r>
 8004c54:	6030      	str	r0, [r6, #0]
 8004c56:	4621      	mov	r1, r4
 8004c58:	4628      	mov	r0, r5
 8004c5a:	f001 fee1 	bl	8006a20 <_sbrk_r>
 8004c5e:	1c43      	adds	r3, r0, #1
 8004c60:	d103      	bne.n	8004c6a <sbrk_aligned+0x26>
 8004c62:	f04f 34ff 	mov.w	r4, #4294967295
 8004c66:	4620      	mov	r0, r4
 8004c68:	bd70      	pop	{r4, r5, r6, pc}
 8004c6a:	1cc4      	adds	r4, r0, #3
 8004c6c:	f024 0403 	bic.w	r4, r4, #3
 8004c70:	42a0      	cmp	r0, r4
 8004c72:	d0f8      	beq.n	8004c66 <sbrk_aligned+0x22>
 8004c74:	1a21      	subs	r1, r4, r0
 8004c76:	4628      	mov	r0, r5
 8004c78:	f001 fed2 	bl	8006a20 <_sbrk_r>
 8004c7c:	3001      	adds	r0, #1
 8004c7e:	d1f2      	bne.n	8004c66 <sbrk_aligned+0x22>
 8004c80:	e7ef      	b.n	8004c62 <sbrk_aligned+0x1e>
 8004c82:	bf00      	nop
 8004c84:	20000a84 	.word	0x20000a84

08004c88 <_malloc_r>:
 8004c88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c8c:	1ccd      	adds	r5, r1, #3
 8004c8e:	f025 0503 	bic.w	r5, r5, #3
 8004c92:	3508      	adds	r5, #8
 8004c94:	2d0c      	cmp	r5, #12
 8004c96:	bf38      	it	cc
 8004c98:	250c      	movcc	r5, #12
 8004c9a:	2d00      	cmp	r5, #0
 8004c9c:	4606      	mov	r6, r0
 8004c9e:	db01      	blt.n	8004ca4 <_malloc_r+0x1c>
 8004ca0:	42a9      	cmp	r1, r5
 8004ca2:	d904      	bls.n	8004cae <_malloc_r+0x26>
 8004ca4:	230c      	movs	r3, #12
 8004ca6:	6033      	str	r3, [r6, #0]
 8004ca8:	2000      	movs	r0, #0
 8004caa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004d84 <_malloc_r+0xfc>
 8004cb2:	f000 f869 	bl	8004d88 <__malloc_lock>
 8004cb6:	f8d8 3000 	ldr.w	r3, [r8]
 8004cba:	461c      	mov	r4, r3
 8004cbc:	bb44      	cbnz	r4, 8004d10 <_malloc_r+0x88>
 8004cbe:	4629      	mov	r1, r5
 8004cc0:	4630      	mov	r0, r6
 8004cc2:	f7ff ffbf 	bl	8004c44 <sbrk_aligned>
 8004cc6:	1c43      	adds	r3, r0, #1
 8004cc8:	4604      	mov	r4, r0
 8004cca:	d158      	bne.n	8004d7e <_malloc_r+0xf6>
 8004ccc:	f8d8 4000 	ldr.w	r4, [r8]
 8004cd0:	4627      	mov	r7, r4
 8004cd2:	2f00      	cmp	r7, #0
 8004cd4:	d143      	bne.n	8004d5e <_malloc_r+0xd6>
 8004cd6:	2c00      	cmp	r4, #0
 8004cd8:	d04b      	beq.n	8004d72 <_malloc_r+0xea>
 8004cda:	6823      	ldr	r3, [r4, #0]
 8004cdc:	4639      	mov	r1, r7
 8004cde:	4630      	mov	r0, r6
 8004ce0:	eb04 0903 	add.w	r9, r4, r3
 8004ce4:	f001 fe9c 	bl	8006a20 <_sbrk_r>
 8004ce8:	4581      	cmp	r9, r0
 8004cea:	d142      	bne.n	8004d72 <_malloc_r+0xea>
 8004cec:	6821      	ldr	r1, [r4, #0]
 8004cee:	1a6d      	subs	r5, r5, r1
 8004cf0:	4629      	mov	r1, r5
 8004cf2:	4630      	mov	r0, r6
 8004cf4:	f7ff ffa6 	bl	8004c44 <sbrk_aligned>
 8004cf8:	3001      	adds	r0, #1
 8004cfa:	d03a      	beq.n	8004d72 <_malloc_r+0xea>
 8004cfc:	6823      	ldr	r3, [r4, #0]
 8004cfe:	442b      	add	r3, r5
 8004d00:	6023      	str	r3, [r4, #0]
 8004d02:	f8d8 3000 	ldr.w	r3, [r8]
 8004d06:	685a      	ldr	r2, [r3, #4]
 8004d08:	bb62      	cbnz	r2, 8004d64 <_malloc_r+0xdc>
 8004d0a:	f8c8 7000 	str.w	r7, [r8]
 8004d0e:	e00f      	b.n	8004d30 <_malloc_r+0xa8>
 8004d10:	6822      	ldr	r2, [r4, #0]
 8004d12:	1b52      	subs	r2, r2, r5
 8004d14:	d420      	bmi.n	8004d58 <_malloc_r+0xd0>
 8004d16:	2a0b      	cmp	r2, #11
 8004d18:	d917      	bls.n	8004d4a <_malloc_r+0xc2>
 8004d1a:	1961      	adds	r1, r4, r5
 8004d1c:	42a3      	cmp	r3, r4
 8004d1e:	6025      	str	r5, [r4, #0]
 8004d20:	bf18      	it	ne
 8004d22:	6059      	strne	r1, [r3, #4]
 8004d24:	6863      	ldr	r3, [r4, #4]
 8004d26:	bf08      	it	eq
 8004d28:	f8c8 1000 	streq.w	r1, [r8]
 8004d2c:	5162      	str	r2, [r4, r5]
 8004d2e:	604b      	str	r3, [r1, #4]
 8004d30:	4630      	mov	r0, r6
 8004d32:	f000 f82f 	bl	8004d94 <__malloc_unlock>
 8004d36:	f104 000b 	add.w	r0, r4, #11
 8004d3a:	1d23      	adds	r3, r4, #4
 8004d3c:	f020 0007 	bic.w	r0, r0, #7
 8004d40:	1ac2      	subs	r2, r0, r3
 8004d42:	bf1c      	itt	ne
 8004d44:	1a1b      	subne	r3, r3, r0
 8004d46:	50a3      	strne	r3, [r4, r2]
 8004d48:	e7af      	b.n	8004caa <_malloc_r+0x22>
 8004d4a:	6862      	ldr	r2, [r4, #4]
 8004d4c:	42a3      	cmp	r3, r4
 8004d4e:	bf0c      	ite	eq
 8004d50:	f8c8 2000 	streq.w	r2, [r8]
 8004d54:	605a      	strne	r2, [r3, #4]
 8004d56:	e7eb      	b.n	8004d30 <_malloc_r+0xa8>
 8004d58:	4623      	mov	r3, r4
 8004d5a:	6864      	ldr	r4, [r4, #4]
 8004d5c:	e7ae      	b.n	8004cbc <_malloc_r+0x34>
 8004d5e:	463c      	mov	r4, r7
 8004d60:	687f      	ldr	r7, [r7, #4]
 8004d62:	e7b6      	b.n	8004cd2 <_malloc_r+0x4a>
 8004d64:	461a      	mov	r2, r3
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	42a3      	cmp	r3, r4
 8004d6a:	d1fb      	bne.n	8004d64 <_malloc_r+0xdc>
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	6053      	str	r3, [r2, #4]
 8004d70:	e7de      	b.n	8004d30 <_malloc_r+0xa8>
 8004d72:	230c      	movs	r3, #12
 8004d74:	6033      	str	r3, [r6, #0]
 8004d76:	4630      	mov	r0, r6
 8004d78:	f000 f80c 	bl	8004d94 <__malloc_unlock>
 8004d7c:	e794      	b.n	8004ca8 <_malloc_r+0x20>
 8004d7e:	6005      	str	r5, [r0, #0]
 8004d80:	e7d6      	b.n	8004d30 <_malloc_r+0xa8>
 8004d82:	bf00      	nop
 8004d84:	20000a88 	.word	0x20000a88

08004d88 <__malloc_lock>:
 8004d88:	4801      	ldr	r0, [pc, #4]	@ (8004d90 <__malloc_lock+0x8>)
 8004d8a:	f001 be96 	b.w	8006aba <__retarget_lock_acquire_recursive>
 8004d8e:	bf00      	nop
 8004d90:	20000bcc 	.word	0x20000bcc

08004d94 <__malloc_unlock>:
 8004d94:	4801      	ldr	r0, [pc, #4]	@ (8004d9c <__malloc_unlock+0x8>)
 8004d96:	f001 be91 	b.w	8006abc <__retarget_lock_release_recursive>
 8004d9a:	bf00      	nop
 8004d9c:	20000bcc 	.word	0x20000bcc

08004da0 <sulp>:
 8004da0:	b570      	push	{r4, r5, r6, lr}
 8004da2:	4604      	mov	r4, r0
 8004da4:	460d      	mov	r5, r1
 8004da6:	ec45 4b10 	vmov	d0, r4, r5
 8004daa:	4616      	mov	r6, r2
 8004dac:	f003 fbfe 	bl	80085ac <__ulp>
 8004db0:	ec51 0b10 	vmov	r0, r1, d0
 8004db4:	b17e      	cbz	r6, 8004dd6 <sulp+0x36>
 8004db6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004dba:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	dd09      	ble.n	8004dd6 <sulp+0x36>
 8004dc2:	051b      	lsls	r3, r3, #20
 8004dc4:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8004dc8:	2400      	movs	r4, #0
 8004dca:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8004dce:	4622      	mov	r2, r4
 8004dd0:	462b      	mov	r3, r5
 8004dd2:	f7fb fc19 	bl	8000608 <__aeabi_dmul>
 8004dd6:	ec41 0b10 	vmov	d0, r0, r1
 8004dda:	bd70      	pop	{r4, r5, r6, pc}
 8004ddc:	0000      	movs	r0, r0
	...

08004de0 <_strtod_l>:
 8004de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004de4:	b09f      	sub	sp, #124	@ 0x7c
 8004de6:	460c      	mov	r4, r1
 8004de8:	9217      	str	r2, [sp, #92]	@ 0x5c
 8004dea:	2200      	movs	r2, #0
 8004dec:	921a      	str	r2, [sp, #104]	@ 0x68
 8004dee:	9005      	str	r0, [sp, #20]
 8004df0:	f04f 0a00 	mov.w	sl, #0
 8004df4:	f04f 0b00 	mov.w	fp, #0
 8004df8:	460a      	mov	r2, r1
 8004dfa:	9219      	str	r2, [sp, #100]	@ 0x64
 8004dfc:	7811      	ldrb	r1, [r2, #0]
 8004dfe:	292b      	cmp	r1, #43	@ 0x2b
 8004e00:	d04a      	beq.n	8004e98 <_strtod_l+0xb8>
 8004e02:	d838      	bhi.n	8004e76 <_strtod_l+0x96>
 8004e04:	290d      	cmp	r1, #13
 8004e06:	d832      	bhi.n	8004e6e <_strtod_l+0x8e>
 8004e08:	2908      	cmp	r1, #8
 8004e0a:	d832      	bhi.n	8004e72 <_strtod_l+0x92>
 8004e0c:	2900      	cmp	r1, #0
 8004e0e:	d03b      	beq.n	8004e88 <_strtod_l+0xa8>
 8004e10:	2200      	movs	r2, #0
 8004e12:	920b      	str	r2, [sp, #44]	@ 0x2c
 8004e14:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8004e16:	782a      	ldrb	r2, [r5, #0]
 8004e18:	2a30      	cmp	r2, #48	@ 0x30
 8004e1a:	f040 80b3 	bne.w	8004f84 <_strtod_l+0x1a4>
 8004e1e:	786a      	ldrb	r2, [r5, #1]
 8004e20:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004e24:	2a58      	cmp	r2, #88	@ 0x58
 8004e26:	d16e      	bne.n	8004f06 <_strtod_l+0x126>
 8004e28:	9302      	str	r3, [sp, #8]
 8004e2a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004e2c:	9301      	str	r3, [sp, #4]
 8004e2e:	ab1a      	add	r3, sp, #104	@ 0x68
 8004e30:	9300      	str	r3, [sp, #0]
 8004e32:	4a8e      	ldr	r2, [pc, #568]	@ (800506c <_strtod_l+0x28c>)
 8004e34:	9805      	ldr	r0, [sp, #20]
 8004e36:	ab1b      	add	r3, sp, #108	@ 0x6c
 8004e38:	a919      	add	r1, sp, #100	@ 0x64
 8004e3a:	f002 fd5f 	bl	80078fc <__gethex>
 8004e3e:	f010 060f 	ands.w	r6, r0, #15
 8004e42:	4604      	mov	r4, r0
 8004e44:	d005      	beq.n	8004e52 <_strtod_l+0x72>
 8004e46:	2e06      	cmp	r6, #6
 8004e48:	d128      	bne.n	8004e9c <_strtod_l+0xbc>
 8004e4a:	3501      	adds	r5, #1
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	9519      	str	r5, [sp, #100]	@ 0x64
 8004e50:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004e52:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	f040 858e 	bne.w	8005976 <_strtod_l+0xb96>
 8004e5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004e5c:	b1cb      	cbz	r3, 8004e92 <_strtod_l+0xb2>
 8004e5e:	4652      	mov	r2, sl
 8004e60:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8004e64:	ec43 2b10 	vmov	d0, r2, r3
 8004e68:	b01f      	add	sp, #124	@ 0x7c
 8004e6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e6e:	2920      	cmp	r1, #32
 8004e70:	d1ce      	bne.n	8004e10 <_strtod_l+0x30>
 8004e72:	3201      	adds	r2, #1
 8004e74:	e7c1      	b.n	8004dfa <_strtod_l+0x1a>
 8004e76:	292d      	cmp	r1, #45	@ 0x2d
 8004e78:	d1ca      	bne.n	8004e10 <_strtod_l+0x30>
 8004e7a:	2101      	movs	r1, #1
 8004e7c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8004e7e:	1c51      	adds	r1, r2, #1
 8004e80:	9119      	str	r1, [sp, #100]	@ 0x64
 8004e82:	7852      	ldrb	r2, [r2, #1]
 8004e84:	2a00      	cmp	r2, #0
 8004e86:	d1c5      	bne.n	8004e14 <_strtod_l+0x34>
 8004e88:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8004e8a:	9419      	str	r4, [sp, #100]	@ 0x64
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	f040 8570 	bne.w	8005972 <_strtod_l+0xb92>
 8004e92:	4652      	mov	r2, sl
 8004e94:	465b      	mov	r3, fp
 8004e96:	e7e5      	b.n	8004e64 <_strtod_l+0x84>
 8004e98:	2100      	movs	r1, #0
 8004e9a:	e7ef      	b.n	8004e7c <_strtod_l+0x9c>
 8004e9c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004e9e:	b13a      	cbz	r2, 8004eb0 <_strtod_l+0xd0>
 8004ea0:	2135      	movs	r1, #53	@ 0x35
 8004ea2:	a81c      	add	r0, sp, #112	@ 0x70
 8004ea4:	f003 fc7c 	bl	80087a0 <__copybits>
 8004ea8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004eaa:	9805      	ldr	r0, [sp, #20]
 8004eac:	f003 f84a 	bl	8007f44 <_Bfree>
 8004eb0:	3e01      	subs	r6, #1
 8004eb2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8004eb4:	2e04      	cmp	r6, #4
 8004eb6:	d806      	bhi.n	8004ec6 <_strtod_l+0xe6>
 8004eb8:	e8df f006 	tbb	[pc, r6]
 8004ebc:	201d0314 	.word	0x201d0314
 8004ec0:	14          	.byte	0x14
 8004ec1:	00          	.byte	0x00
 8004ec2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8004ec6:	05e1      	lsls	r1, r4, #23
 8004ec8:	bf48      	it	mi
 8004eca:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8004ece:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004ed2:	0d1b      	lsrs	r3, r3, #20
 8004ed4:	051b      	lsls	r3, r3, #20
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d1bb      	bne.n	8004e52 <_strtod_l+0x72>
 8004eda:	f001 fdc3 	bl	8006a64 <__errno>
 8004ede:	2322      	movs	r3, #34	@ 0x22
 8004ee0:	6003      	str	r3, [r0, #0]
 8004ee2:	e7b6      	b.n	8004e52 <_strtod_l+0x72>
 8004ee4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8004ee8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8004eec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004ef0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004ef4:	e7e7      	b.n	8004ec6 <_strtod_l+0xe6>
 8004ef6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8005074 <_strtod_l+0x294>
 8004efa:	e7e4      	b.n	8004ec6 <_strtod_l+0xe6>
 8004efc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8004f00:	f04f 3aff 	mov.w	sl, #4294967295
 8004f04:	e7df      	b.n	8004ec6 <_strtod_l+0xe6>
 8004f06:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004f08:	1c5a      	adds	r2, r3, #1
 8004f0a:	9219      	str	r2, [sp, #100]	@ 0x64
 8004f0c:	785b      	ldrb	r3, [r3, #1]
 8004f0e:	2b30      	cmp	r3, #48	@ 0x30
 8004f10:	d0f9      	beq.n	8004f06 <_strtod_l+0x126>
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d09d      	beq.n	8004e52 <_strtod_l+0x72>
 8004f16:	2301      	movs	r3, #1
 8004f18:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f1a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004f1c:	930c      	str	r3, [sp, #48]	@ 0x30
 8004f1e:	2300      	movs	r3, #0
 8004f20:	9308      	str	r3, [sp, #32]
 8004f22:	930a      	str	r3, [sp, #40]	@ 0x28
 8004f24:	461f      	mov	r7, r3
 8004f26:	220a      	movs	r2, #10
 8004f28:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8004f2a:	7805      	ldrb	r5, [r0, #0]
 8004f2c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8004f30:	b2d9      	uxtb	r1, r3
 8004f32:	2909      	cmp	r1, #9
 8004f34:	d928      	bls.n	8004f88 <_strtod_l+0x1a8>
 8004f36:	494e      	ldr	r1, [pc, #312]	@ (8005070 <_strtod_l+0x290>)
 8004f38:	2201      	movs	r2, #1
 8004f3a:	f001 fcfc 	bl	8006936 <strncmp>
 8004f3e:	2800      	cmp	r0, #0
 8004f40:	d032      	beq.n	8004fa8 <_strtod_l+0x1c8>
 8004f42:	2000      	movs	r0, #0
 8004f44:	462a      	mov	r2, r5
 8004f46:	4681      	mov	r9, r0
 8004f48:	463d      	mov	r5, r7
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	2a65      	cmp	r2, #101	@ 0x65
 8004f4e:	d001      	beq.n	8004f54 <_strtod_l+0x174>
 8004f50:	2a45      	cmp	r2, #69	@ 0x45
 8004f52:	d114      	bne.n	8004f7e <_strtod_l+0x19e>
 8004f54:	b91d      	cbnz	r5, 8004f5e <_strtod_l+0x17e>
 8004f56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004f58:	4302      	orrs	r2, r0
 8004f5a:	d095      	beq.n	8004e88 <_strtod_l+0xa8>
 8004f5c:	2500      	movs	r5, #0
 8004f5e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8004f60:	1c62      	adds	r2, r4, #1
 8004f62:	9219      	str	r2, [sp, #100]	@ 0x64
 8004f64:	7862      	ldrb	r2, [r4, #1]
 8004f66:	2a2b      	cmp	r2, #43	@ 0x2b
 8004f68:	d077      	beq.n	800505a <_strtod_l+0x27a>
 8004f6a:	2a2d      	cmp	r2, #45	@ 0x2d
 8004f6c:	d07b      	beq.n	8005066 <_strtod_l+0x286>
 8004f6e:	f04f 0c00 	mov.w	ip, #0
 8004f72:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8004f76:	2909      	cmp	r1, #9
 8004f78:	f240 8082 	bls.w	8005080 <_strtod_l+0x2a0>
 8004f7c:	9419      	str	r4, [sp, #100]	@ 0x64
 8004f7e:	f04f 0800 	mov.w	r8, #0
 8004f82:	e0a2      	b.n	80050ca <_strtod_l+0x2ea>
 8004f84:	2300      	movs	r3, #0
 8004f86:	e7c7      	b.n	8004f18 <_strtod_l+0x138>
 8004f88:	2f08      	cmp	r7, #8
 8004f8a:	bfd5      	itete	le
 8004f8c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8004f8e:	9908      	ldrgt	r1, [sp, #32]
 8004f90:	fb02 3301 	mlale	r3, r2, r1, r3
 8004f94:	fb02 3301 	mlagt	r3, r2, r1, r3
 8004f98:	f100 0001 	add.w	r0, r0, #1
 8004f9c:	bfd4      	ite	le
 8004f9e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8004fa0:	9308      	strgt	r3, [sp, #32]
 8004fa2:	3701      	adds	r7, #1
 8004fa4:	9019      	str	r0, [sp, #100]	@ 0x64
 8004fa6:	e7bf      	b.n	8004f28 <_strtod_l+0x148>
 8004fa8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004faa:	1c5a      	adds	r2, r3, #1
 8004fac:	9219      	str	r2, [sp, #100]	@ 0x64
 8004fae:	785a      	ldrb	r2, [r3, #1]
 8004fb0:	b37f      	cbz	r7, 8005012 <_strtod_l+0x232>
 8004fb2:	4681      	mov	r9, r0
 8004fb4:	463d      	mov	r5, r7
 8004fb6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8004fba:	2b09      	cmp	r3, #9
 8004fbc:	d912      	bls.n	8004fe4 <_strtod_l+0x204>
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e7c4      	b.n	8004f4c <_strtod_l+0x16c>
 8004fc2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004fc4:	1c5a      	adds	r2, r3, #1
 8004fc6:	9219      	str	r2, [sp, #100]	@ 0x64
 8004fc8:	785a      	ldrb	r2, [r3, #1]
 8004fca:	3001      	adds	r0, #1
 8004fcc:	2a30      	cmp	r2, #48	@ 0x30
 8004fce:	d0f8      	beq.n	8004fc2 <_strtod_l+0x1e2>
 8004fd0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8004fd4:	2b08      	cmp	r3, #8
 8004fd6:	f200 84d3 	bhi.w	8005980 <_strtod_l+0xba0>
 8004fda:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004fdc:	930c      	str	r3, [sp, #48]	@ 0x30
 8004fde:	4681      	mov	r9, r0
 8004fe0:	2000      	movs	r0, #0
 8004fe2:	4605      	mov	r5, r0
 8004fe4:	3a30      	subs	r2, #48	@ 0x30
 8004fe6:	f100 0301 	add.w	r3, r0, #1
 8004fea:	d02a      	beq.n	8005042 <_strtod_l+0x262>
 8004fec:	4499      	add	r9, r3
 8004fee:	eb00 0c05 	add.w	ip, r0, r5
 8004ff2:	462b      	mov	r3, r5
 8004ff4:	210a      	movs	r1, #10
 8004ff6:	4563      	cmp	r3, ip
 8004ff8:	d10d      	bne.n	8005016 <_strtod_l+0x236>
 8004ffa:	1c69      	adds	r1, r5, #1
 8004ffc:	4401      	add	r1, r0
 8004ffe:	4428      	add	r0, r5
 8005000:	2808      	cmp	r0, #8
 8005002:	dc16      	bgt.n	8005032 <_strtod_l+0x252>
 8005004:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005006:	230a      	movs	r3, #10
 8005008:	fb03 2300 	mla	r3, r3, r0, r2
 800500c:	930a      	str	r3, [sp, #40]	@ 0x28
 800500e:	2300      	movs	r3, #0
 8005010:	e018      	b.n	8005044 <_strtod_l+0x264>
 8005012:	4638      	mov	r0, r7
 8005014:	e7da      	b.n	8004fcc <_strtod_l+0x1ec>
 8005016:	2b08      	cmp	r3, #8
 8005018:	f103 0301 	add.w	r3, r3, #1
 800501c:	dc03      	bgt.n	8005026 <_strtod_l+0x246>
 800501e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8005020:	434e      	muls	r6, r1
 8005022:	960a      	str	r6, [sp, #40]	@ 0x28
 8005024:	e7e7      	b.n	8004ff6 <_strtod_l+0x216>
 8005026:	2b10      	cmp	r3, #16
 8005028:	bfde      	ittt	le
 800502a:	9e08      	ldrle	r6, [sp, #32]
 800502c:	434e      	mulle	r6, r1
 800502e:	9608      	strle	r6, [sp, #32]
 8005030:	e7e1      	b.n	8004ff6 <_strtod_l+0x216>
 8005032:	280f      	cmp	r0, #15
 8005034:	dceb      	bgt.n	800500e <_strtod_l+0x22e>
 8005036:	9808      	ldr	r0, [sp, #32]
 8005038:	230a      	movs	r3, #10
 800503a:	fb03 2300 	mla	r3, r3, r0, r2
 800503e:	9308      	str	r3, [sp, #32]
 8005040:	e7e5      	b.n	800500e <_strtod_l+0x22e>
 8005042:	4629      	mov	r1, r5
 8005044:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005046:	1c50      	adds	r0, r2, #1
 8005048:	9019      	str	r0, [sp, #100]	@ 0x64
 800504a:	7852      	ldrb	r2, [r2, #1]
 800504c:	4618      	mov	r0, r3
 800504e:	460d      	mov	r5, r1
 8005050:	e7b1      	b.n	8004fb6 <_strtod_l+0x1d6>
 8005052:	f04f 0900 	mov.w	r9, #0
 8005056:	2301      	movs	r3, #1
 8005058:	e77d      	b.n	8004f56 <_strtod_l+0x176>
 800505a:	f04f 0c00 	mov.w	ip, #0
 800505e:	1ca2      	adds	r2, r4, #2
 8005060:	9219      	str	r2, [sp, #100]	@ 0x64
 8005062:	78a2      	ldrb	r2, [r4, #2]
 8005064:	e785      	b.n	8004f72 <_strtod_l+0x192>
 8005066:	f04f 0c01 	mov.w	ip, #1
 800506a:	e7f8      	b.n	800505e <_strtod_l+0x27e>
 800506c:	0800e344 	.word	0x0800e344
 8005070:	0800e32c 	.word	0x0800e32c
 8005074:	7ff00000 	.word	0x7ff00000
 8005078:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800507a:	1c51      	adds	r1, r2, #1
 800507c:	9119      	str	r1, [sp, #100]	@ 0x64
 800507e:	7852      	ldrb	r2, [r2, #1]
 8005080:	2a30      	cmp	r2, #48	@ 0x30
 8005082:	d0f9      	beq.n	8005078 <_strtod_l+0x298>
 8005084:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8005088:	2908      	cmp	r1, #8
 800508a:	f63f af78 	bhi.w	8004f7e <_strtod_l+0x19e>
 800508e:	3a30      	subs	r2, #48	@ 0x30
 8005090:	920e      	str	r2, [sp, #56]	@ 0x38
 8005092:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8005094:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005096:	f04f 080a 	mov.w	r8, #10
 800509a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800509c:	1c56      	adds	r6, r2, #1
 800509e:	9619      	str	r6, [sp, #100]	@ 0x64
 80050a0:	7852      	ldrb	r2, [r2, #1]
 80050a2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80050a6:	f1be 0f09 	cmp.w	lr, #9
 80050aa:	d939      	bls.n	8005120 <_strtod_l+0x340>
 80050ac:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80050ae:	1a76      	subs	r6, r6, r1
 80050b0:	2e08      	cmp	r6, #8
 80050b2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80050b6:	dc03      	bgt.n	80050c0 <_strtod_l+0x2e0>
 80050b8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80050ba:	4588      	cmp	r8, r1
 80050bc:	bfa8      	it	ge
 80050be:	4688      	movge	r8, r1
 80050c0:	f1bc 0f00 	cmp.w	ip, #0
 80050c4:	d001      	beq.n	80050ca <_strtod_l+0x2ea>
 80050c6:	f1c8 0800 	rsb	r8, r8, #0
 80050ca:	2d00      	cmp	r5, #0
 80050cc:	d14e      	bne.n	800516c <_strtod_l+0x38c>
 80050ce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80050d0:	4308      	orrs	r0, r1
 80050d2:	f47f aebe 	bne.w	8004e52 <_strtod_l+0x72>
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	f47f aed6 	bne.w	8004e88 <_strtod_l+0xa8>
 80050dc:	2a69      	cmp	r2, #105	@ 0x69
 80050de:	d028      	beq.n	8005132 <_strtod_l+0x352>
 80050e0:	dc25      	bgt.n	800512e <_strtod_l+0x34e>
 80050e2:	2a49      	cmp	r2, #73	@ 0x49
 80050e4:	d025      	beq.n	8005132 <_strtod_l+0x352>
 80050e6:	2a4e      	cmp	r2, #78	@ 0x4e
 80050e8:	f47f aece 	bne.w	8004e88 <_strtod_l+0xa8>
 80050ec:	499b      	ldr	r1, [pc, #620]	@ (800535c <_strtod_l+0x57c>)
 80050ee:	a819      	add	r0, sp, #100	@ 0x64
 80050f0:	f002 fe26 	bl	8007d40 <__match>
 80050f4:	2800      	cmp	r0, #0
 80050f6:	f43f aec7 	beq.w	8004e88 <_strtod_l+0xa8>
 80050fa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	2b28      	cmp	r3, #40	@ 0x28
 8005100:	d12e      	bne.n	8005160 <_strtod_l+0x380>
 8005102:	4997      	ldr	r1, [pc, #604]	@ (8005360 <_strtod_l+0x580>)
 8005104:	aa1c      	add	r2, sp, #112	@ 0x70
 8005106:	a819      	add	r0, sp, #100	@ 0x64
 8005108:	f002 fe2e 	bl	8007d68 <__hexnan>
 800510c:	2805      	cmp	r0, #5
 800510e:	d127      	bne.n	8005160 <_strtod_l+0x380>
 8005110:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005112:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8005116:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800511a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800511e:	e698      	b.n	8004e52 <_strtod_l+0x72>
 8005120:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005122:	fb08 2101 	mla	r1, r8, r1, r2
 8005126:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800512a:	920e      	str	r2, [sp, #56]	@ 0x38
 800512c:	e7b5      	b.n	800509a <_strtod_l+0x2ba>
 800512e:	2a6e      	cmp	r2, #110	@ 0x6e
 8005130:	e7da      	b.n	80050e8 <_strtod_l+0x308>
 8005132:	498c      	ldr	r1, [pc, #560]	@ (8005364 <_strtod_l+0x584>)
 8005134:	a819      	add	r0, sp, #100	@ 0x64
 8005136:	f002 fe03 	bl	8007d40 <__match>
 800513a:	2800      	cmp	r0, #0
 800513c:	f43f aea4 	beq.w	8004e88 <_strtod_l+0xa8>
 8005140:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005142:	4989      	ldr	r1, [pc, #548]	@ (8005368 <_strtod_l+0x588>)
 8005144:	3b01      	subs	r3, #1
 8005146:	a819      	add	r0, sp, #100	@ 0x64
 8005148:	9319      	str	r3, [sp, #100]	@ 0x64
 800514a:	f002 fdf9 	bl	8007d40 <__match>
 800514e:	b910      	cbnz	r0, 8005156 <_strtod_l+0x376>
 8005150:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005152:	3301      	adds	r3, #1
 8005154:	9319      	str	r3, [sp, #100]	@ 0x64
 8005156:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8005378 <_strtod_l+0x598>
 800515a:	f04f 0a00 	mov.w	sl, #0
 800515e:	e678      	b.n	8004e52 <_strtod_l+0x72>
 8005160:	4882      	ldr	r0, [pc, #520]	@ (800536c <_strtod_l+0x58c>)
 8005162:	f001 fcbd 	bl	8006ae0 <nan>
 8005166:	ec5b ab10 	vmov	sl, fp, d0
 800516a:	e672      	b.n	8004e52 <_strtod_l+0x72>
 800516c:	eba8 0309 	sub.w	r3, r8, r9
 8005170:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8005172:	9309      	str	r3, [sp, #36]	@ 0x24
 8005174:	2f00      	cmp	r7, #0
 8005176:	bf08      	it	eq
 8005178:	462f      	moveq	r7, r5
 800517a:	2d10      	cmp	r5, #16
 800517c:	462c      	mov	r4, r5
 800517e:	bfa8      	it	ge
 8005180:	2410      	movge	r4, #16
 8005182:	f7fb f9c7 	bl	8000514 <__aeabi_ui2d>
 8005186:	2d09      	cmp	r5, #9
 8005188:	4682      	mov	sl, r0
 800518a:	468b      	mov	fp, r1
 800518c:	dc13      	bgt.n	80051b6 <_strtod_l+0x3d6>
 800518e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005190:	2b00      	cmp	r3, #0
 8005192:	f43f ae5e 	beq.w	8004e52 <_strtod_l+0x72>
 8005196:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005198:	dd78      	ble.n	800528c <_strtod_l+0x4ac>
 800519a:	2b16      	cmp	r3, #22
 800519c:	dc5f      	bgt.n	800525e <_strtod_l+0x47e>
 800519e:	4974      	ldr	r1, [pc, #464]	@ (8005370 <_strtod_l+0x590>)
 80051a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80051a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051a8:	4652      	mov	r2, sl
 80051aa:	465b      	mov	r3, fp
 80051ac:	f7fb fa2c 	bl	8000608 <__aeabi_dmul>
 80051b0:	4682      	mov	sl, r0
 80051b2:	468b      	mov	fp, r1
 80051b4:	e64d      	b.n	8004e52 <_strtod_l+0x72>
 80051b6:	4b6e      	ldr	r3, [pc, #440]	@ (8005370 <_strtod_l+0x590>)
 80051b8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80051bc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80051c0:	f7fb fa22 	bl	8000608 <__aeabi_dmul>
 80051c4:	4682      	mov	sl, r0
 80051c6:	9808      	ldr	r0, [sp, #32]
 80051c8:	468b      	mov	fp, r1
 80051ca:	f7fb f9a3 	bl	8000514 <__aeabi_ui2d>
 80051ce:	4602      	mov	r2, r0
 80051d0:	460b      	mov	r3, r1
 80051d2:	4650      	mov	r0, sl
 80051d4:	4659      	mov	r1, fp
 80051d6:	f7fb f861 	bl	800029c <__adddf3>
 80051da:	2d0f      	cmp	r5, #15
 80051dc:	4682      	mov	sl, r0
 80051de:	468b      	mov	fp, r1
 80051e0:	ddd5      	ble.n	800518e <_strtod_l+0x3ae>
 80051e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051e4:	1b2c      	subs	r4, r5, r4
 80051e6:	441c      	add	r4, r3
 80051e8:	2c00      	cmp	r4, #0
 80051ea:	f340 8096 	ble.w	800531a <_strtod_l+0x53a>
 80051ee:	f014 030f 	ands.w	r3, r4, #15
 80051f2:	d00a      	beq.n	800520a <_strtod_l+0x42a>
 80051f4:	495e      	ldr	r1, [pc, #376]	@ (8005370 <_strtod_l+0x590>)
 80051f6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80051fa:	4652      	mov	r2, sl
 80051fc:	465b      	mov	r3, fp
 80051fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005202:	f7fb fa01 	bl	8000608 <__aeabi_dmul>
 8005206:	4682      	mov	sl, r0
 8005208:	468b      	mov	fp, r1
 800520a:	f034 040f 	bics.w	r4, r4, #15
 800520e:	d073      	beq.n	80052f8 <_strtod_l+0x518>
 8005210:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005214:	dd48      	ble.n	80052a8 <_strtod_l+0x4c8>
 8005216:	2400      	movs	r4, #0
 8005218:	46a0      	mov	r8, r4
 800521a:	940a      	str	r4, [sp, #40]	@ 0x28
 800521c:	46a1      	mov	r9, r4
 800521e:	9a05      	ldr	r2, [sp, #20]
 8005220:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8005378 <_strtod_l+0x598>
 8005224:	2322      	movs	r3, #34	@ 0x22
 8005226:	6013      	str	r3, [r2, #0]
 8005228:	f04f 0a00 	mov.w	sl, #0
 800522c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800522e:	2b00      	cmp	r3, #0
 8005230:	f43f ae0f 	beq.w	8004e52 <_strtod_l+0x72>
 8005234:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005236:	9805      	ldr	r0, [sp, #20]
 8005238:	f002 fe84 	bl	8007f44 <_Bfree>
 800523c:	9805      	ldr	r0, [sp, #20]
 800523e:	4649      	mov	r1, r9
 8005240:	f002 fe80 	bl	8007f44 <_Bfree>
 8005244:	9805      	ldr	r0, [sp, #20]
 8005246:	4641      	mov	r1, r8
 8005248:	f002 fe7c 	bl	8007f44 <_Bfree>
 800524c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800524e:	9805      	ldr	r0, [sp, #20]
 8005250:	f002 fe78 	bl	8007f44 <_Bfree>
 8005254:	9805      	ldr	r0, [sp, #20]
 8005256:	4621      	mov	r1, r4
 8005258:	f002 fe74 	bl	8007f44 <_Bfree>
 800525c:	e5f9      	b.n	8004e52 <_strtod_l+0x72>
 800525e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005260:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8005264:	4293      	cmp	r3, r2
 8005266:	dbbc      	blt.n	80051e2 <_strtod_l+0x402>
 8005268:	4c41      	ldr	r4, [pc, #260]	@ (8005370 <_strtod_l+0x590>)
 800526a:	f1c5 050f 	rsb	r5, r5, #15
 800526e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005272:	4652      	mov	r2, sl
 8005274:	465b      	mov	r3, fp
 8005276:	e9d1 0100 	ldrd	r0, r1, [r1]
 800527a:	f7fb f9c5 	bl	8000608 <__aeabi_dmul>
 800527e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005280:	1b5d      	subs	r5, r3, r5
 8005282:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005286:	e9d4 2300 	ldrd	r2, r3, [r4]
 800528a:	e78f      	b.n	80051ac <_strtod_l+0x3cc>
 800528c:	3316      	adds	r3, #22
 800528e:	dba8      	blt.n	80051e2 <_strtod_l+0x402>
 8005290:	4b37      	ldr	r3, [pc, #220]	@ (8005370 <_strtod_l+0x590>)
 8005292:	eba9 0808 	sub.w	r8, r9, r8
 8005296:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800529a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800529e:	4650      	mov	r0, sl
 80052a0:	4659      	mov	r1, fp
 80052a2:	f7fb fadb 	bl	800085c <__aeabi_ddiv>
 80052a6:	e783      	b.n	80051b0 <_strtod_l+0x3d0>
 80052a8:	4b32      	ldr	r3, [pc, #200]	@ (8005374 <_strtod_l+0x594>)
 80052aa:	9308      	str	r3, [sp, #32]
 80052ac:	2300      	movs	r3, #0
 80052ae:	1124      	asrs	r4, r4, #4
 80052b0:	4650      	mov	r0, sl
 80052b2:	4659      	mov	r1, fp
 80052b4:	461e      	mov	r6, r3
 80052b6:	2c01      	cmp	r4, #1
 80052b8:	dc21      	bgt.n	80052fe <_strtod_l+0x51e>
 80052ba:	b10b      	cbz	r3, 80052c0 <_strtod_l+0x4e0>
 80052bc:	4682      	mov	sl, r0
 80052be:	468b      	mov	fp, r1
 80052c0:	492c      	ldr	r1, [pc, #176]	@ (8005374 <_strtod_l+0x594>)
 80052c2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80052c6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80052ca:	4652      	mov	r2, sl
 80052cc:	465b      	mov	r3, fp
 80052ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80052d2:	f7fb f999 	bl	8000608 <__aeabi_dmul>
 80052d6:	4b28      	ldr	r3, [pc, #160]	@ (8005378 <_strtod_l+0x598>)
 80052d8:	460a      	mov	r2, r1
 80052da:	400b      	ands	r3, r1
 80052dc:	4927      	ldr	r1, [pc, #156]	@ (800537c <_strtod_l+0x59c>)
 80052de:	428b      	cmp	r3, r1
 80052e0:	4682      	mov	sl, r0
 80052e2:	d898      	bhi.n	8005216 <_strtod_l+0x436>
 80052e4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80052e8:	428b      	cmp	r3, r1
 80052ea:	bf86      	itte	hi
 80052ec:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8005380 <_strtod_l+0x5a0>
 80052f0:	f04f 3aff 	movhi.w	sl, #4294967295
 80052f4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80052f8:	2300      	movs	r3, #0
 80052fa:	9308      	str	r3, [sp, #32]
 80052fc:	e07a      	b.n	80053f4 <_strtod_l+0x614>
 80052fe:	07e2      	lsls	r2, r4, #31
 8005300:	d505      	bpl.n	800530e <_strtod_l+0x52e>
 8005302:	9b08      	ldr	r3, [sp, #32]
 8005304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005308:	f7fb f97e 	bl	8000608 <__aeabi_dmul>
 800530c:	2301      	movs	r3, #1
 800530e:	9a08      	ldr	r2, [sp, #32]
 8005310:	3208      	adds	r2, #8
 8005312:	3601      	adds	r6, #1
 8005314:	1064      	asrs	r4, r4, #1
 8005316:	9208      	str	r2, [sp, #32]
 8005318:	e7cd      	b.n	80052b6 <_strtod_l+0x4d6>
 800531a:	d0ed      	beq.n	80052f8 <_strtod_l+0x518>
 800531c:	4264      	negs	r4, r4
 800531e:	f014 020f 	ands.w	r2, r4, #15
 8005322:	d00a      	beq.n	800533a <_strtod_l+0x55a>
 8005324:	4b12      	ldr	r3, [pc, #72]	@ (8005370 <_strtod_l+0x590>)
 8005326:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800532a:	4650      	mov	r0, sl
 800532c:	4659      	mov	r1, fp
 800532e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005332:	f7fb fa93 	bl	800085c <__aeabi_ddiv>
 8005336:	4682      	mov	sl, r0
 8005338:	468b      	mov	fp, r1
 800533a:	1124      	asrs	r4, r4, #4
 800533c:	d0dc      	beq.n	80052f8 <_strtod_l+0x518>
 800533e:	2c1f      	cmp	r4, #31
 8005340:	dd20      	ble.n	8005384 <_strtod_l+0x5a4>
 8005342:	2400      	movs	r4, #0
 8005344:	46a0      	mov	r8, r4
 8005346:	940a      	str	r4, [sp, #40]	@ 0x28
 8005348:	46a1      	mov	r9, r4
 800534a:	9a05      	ldr	r2, [sp, #20]
 800534c:	2322      	movs	r3, #34	@ 0x22
 800534e:	f04f 0a00 	mov.w	sl, #0
 8005352:	f04f 0b00 	mov.w	fp, #0
 8005356:	6013      	str	r3, [r2, #0]
 8005358:	e768      	b.n	800522c <_strtod_l+0x44c>
 800535a:	bf00      	nop
 800535c:	0800e38d 	.word	0x0800e38d
 8005360:	0800e330 	.word	0x0800e330
 8005364:	0800e385 	.word	0x0800e385
 8005368:	0800e3c4 	.word	0x0800e3c4
 800536c:	0800e755 	.word	0x0800e755
 8005370:	0800e540 	.word	0x0800e540
 8005374:	0800e518 	.word	0x0800e518
 8005378:	7ff00000 	.word	0x7ff00000
 800537c:	7ca00000 	.word	0x7ca00000
 8005380:	7fefffff 	.word	0x7fefffff
 8005384:	f014 0310 	ands.w	r3, r4, #16
 8005388:	bf18      	it	ne
 800538a:	236a      	movne	r3, #106	@ 0x6a
 800538c:	4ea9      	ldr	r6, [pc, #676]	@ (8005634 <_strtod_l+0x854>)
 800538e:	9308      	str	r3, [sp, #32]
 8005390:	4650      	mov	r0, sl
 8005392:	4659      	mov	r1, fp
 8005394:	2300      	movs	r3, #0
 8005396:	07e2      	lsls	r2, r4, #31
 8005398:	d504      	bpl.n	80053a4 <_strtod_l+0x5c4>
 800539a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800539e:	f7fb f933 	bl	8000608 <__aeabi_dmul>
 80053a2:	2301      	movs	r3, #1
 80053a4:	1064      	asrs	r4, r4, #1
 80053a6:	f106 0608 	add.w	r6, r6, #8
 80053aa:	d1f4      	bne.n	8005396 <_strtod_l+0x5b6>
 80053ac:	b10b      	cbz	r3, 80053b2 <_strtod_l+0x5d2>
 80053ae:	4682      	mov	sl, r0
 80053b0:	468b      	mov	fp, r1
 80053b2:	9b08      	ldr	r3, [sp, #32]
 80053b4:	b1b3      	cbz	r3, 80053e4 <_strtod_l+0x604>
 80053b6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80053ba:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80053be:	2b00      	cmp	r3, #0
 80053c0:	4659      	mov	r1, fp
 80053c2:	dd0f      	ble.n	80053e4 <_strtod_l+0x604>
 80053c4:	2b1f      	cmp	r3, #31
 80053c6:	dd55      	ble.n	8005474 <_strtod_l+0x694>
 80053c8:	2b34      	cmp	r3, #52	@ 0x34
 80053ca:	bfde      	ittt	le
 80053cc:	f04f 33ff 	movle.w	r3, #4294967295
 80053d0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80053d4:	4093      	lslle	r3, r2
 80053d6:	f04f 0a00 	mov.w	sl, #0
 80053da:	bfcc      	ite	gt
 80053dc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80053e0:	ea03 0b01 	andle.w	fp, r3, r1
 80053e4:	2200      	movs	r2, #0
 80053e6:	2300      	movs	r3, #0
 80053e8:	4650      	mov	r0, sl
 80053ea:	4659      	mov	r1, fp
 80053ec:	f7fb fb74 	bl	8000ad8 <__aeabi_dcmpeq>
 80053f0:	2800      	cmp	r0, #0
 80053f2:	d1a6      	bne.n	8005342 <_strtod_l+0x562>
 80053f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053f6:	9300      	str	r3, [sp, #0]
 80053f8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80053fa:	9805      	ldr	r0, [sp, #20]
 80053fc:	462b      	mov	r3, r5
 80053fe:	463a      	mov	r2, r7
 8005400:	f002 fe08 	bl	8008014 <__s2b>
 8005404:	900a      	str	r0, [sp, #40]	@ 0x28
 8005406:	2800      	cmp	r0, #0
 8005408:	f43f af05 	beq.w	8005216 <_strtod_l+0x436>
 800540c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800540e:	2a00      	cmp	r2, #0
 8005410:	eba9 0308 	sub.w	r3, r9, r8
 8005414:	bfa8      	it	ge
 8005416:	2300      	movge	r3, #0
 8005418:	9312      	str	r3, [sp, #72]	@ 0x48
 800541a:	2400      	movs	r4, #0
 800541c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005420:	9316      	str	r3, [sp, #88]	@ 0x58
 8005422:	46a0      	mov	r8, r4
 8005424:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005426:	9805      	ldr	r0, [sp, #20]
 8005428:	6859      	ldr	r1, [r3, #4]
 800542a:	f002 fd4b 	bl	8007ec4 <_Balloc>
 800542e:	4681      	mov	r9, r0
 8005430:	2800      	cmp	r0, #0
 8005432:	f43f aef4 	beq.w	800521e <_strtod_l+0x43e>
 8005436:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005438:	691a      	ldr	r2, [r3, #16]
 800543a:	3202      	adds	r2, #2
 800543c:	f103 010c 	add.w	r1, r3, #12
 8005440:	0092      	lsls	r2, r2, #2
 8005442:	300c      	adds	r0, #12
 8005444:	f001 fb3b 	bl	8006abe <memcpy>
 8005448:	ec4b ab10 	vmov	d0, sl, fp
 800544c:	9805      	ldr	r0, [sp, #20]
 800544e:	aa1c      	add	r2, sp, #112	@ 0x70
 8005450:	a91b      	add	r1, sp, #108	@ 0x6c
 8005452:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8005456:	f003 f919 	bl	800868c <__d2b>
 800545a:	901a      	str	r0, [sp, #104]	@ 0x68
 800545c:	2800      	cmp	r0, #0
 800545e:	f43f aede 	beq.w	800521e <_strtod_l+0x43e>
 8005462:	9805      	ldr	r0, [sp, #20]
 8005464:	2101      	movs	r1, #1
 8005466:	f002 fe6b 	bl	8008140 <__i2b>
 800546a:	4680      	mov	r8, r0
 800546c:	b948      	cbnz	r0, 8005482 <_strtod_l+0x6a2>
 800546e:	f04f 0800 	mov.w	r8, #0
 8005472:	e6d4      	b.n	800521e <_strtod_l+0x43e>
 8005474:	f04f 32ff 	mov.w	r2, #4294967295
 8005478:	fa02 f303 	lsl.w	r3, r2, r3
 800547c:	ea03 0a0a 	and.w	sl, r3, sl
 8005480:	e7b0      	b.n	80053e4 <_strtod_l+0x604>
 8005482:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8005484:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8005486:	2d00      	cmp	r5, #0
 8005488:	bfab      	itete	ge
 800548a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800548c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800548e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8005490:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8005492:	bfac      	ite	ge
 8005494:	18ef      	addge	r7, r5, r3
 8005496:	1b5e      	sublt	r6, r3, r5
 8005498:	9b08      	ldr	r3, [sp, #32]
 800549a:	1aed      	subs	r5, r5, r3
 800549c:	4415      	add	r5, r2
 800549e:	4b66      	ldr	r3, [pc, #408]	@ (8005638 <_strtod_l+0x858>)
 80054a0:	3d01      	subs	r5, #1
 80054a2:	429d      	cmp	r5, r3
 80054a4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80054a8:	da50      	bge.n	800554c <_strtod_l+0x76c>
 80054aa:	1b5b      	subs	r3, r3, r5
 80054ac:	2b1f      	cmp	r3, #31
 80054ae:	eba2 0203 	sub.w	r2, r2, r3
 80054b2:	f04f 0101 	mov.w	r1, #1
 80054b6:	dc3d      	bgt.n	8005534 <_strtod_l+0x754>
 80054b8:	fa01 f303 	lsl.w	r3, r1, r3
 80054bc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80054be:	2300      	movs	r3, #0
 80054c0:	9310      	str	r3, [sp, #64]	@ 0x40
 80054c2:	18bd      	adds	r5, r7, r2
 80054c4:	9b08      	ldr	r3, [sp, #32]
 80054c6:	42af      	cmp	r7, r5
 80054c8:	4416      	add	r6, r2
 80054ca:	441e      	add	r6, r3
 80054cc:	463b      	mov	r3, r7
 80054ce:	bfa8      	it	ge
 80054d0:	462b      	movge	r3, r5
 80054d2:	42b3      	cmp	r3, r6
 80054d4:	bfa8      	it	ge
 80054d6:	4633      	movge	r3, r6
 80054d8:	2b00      	cmp	r3, #0
 80054da:	bfc2      	ittt	gt
 80054dc:	1aed      	subgt	r5, r5, r3
 80054de:	1af6      	subgt	r6, r6, r3
 80054e0:	1aff      	subgt	r7, r7, r3
 80054e2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	dd16      	ble.n	8005516 <_strtod_l+0x736>
 80054e8:	4641      	mov	r1, r8
 80054ea:	9805      	ldr	r0, [sp, #20]
 80054ec:	461a      	mov	r2, r3
 80054ee:	f002 fee7 	bl	80082c0 <__pow5mult>
 80054f2:	4680      	mov	r8, r0
 80054f4:	2800      	cmp	r0, #0
 80054f6:	d0ba      	beq.n	800546e <_strtod_l+0x68e>
 80054f8:	4601      	mov	r1, r0
 80054fa:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80054fc:	9805      	ldr	r0, [sp, #20]
 80054fe:	f002 fe35 	bl	800816c <__multiply>
 8005502:	900e      	str	r0, [sp, #56]	@ 0x38
 8005504:	2800      	cmp	r0, #0
 8005506:	f43f ae8a 	beq.w	800521e <_strtod_l+0x43e>
 800550a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800550c:	9805      	ldr	r0, [sp, #20]
 800550e:	f002 fd19 	bl	8007f44 <_Bfree>
 8005512:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005514:	931a      	str	r3, [sp, #104]	@ 0x68
 8005516:	2d00      	cmp	r5, #0
 8005518:	dc1d      	bgt.n	8005556 <_strtod_l+0x776>
 800551a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800551c:	2b00      	cmp	r3, #0
 800551e:	dd23      	ble.n	8005568 <_strtod_l+0x788>
 8005520:	4649      	mov	r1, r9
 8005522:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8005524:	9805      	ldr	r0, [sp, #20]
 8005526:	f002 fecb 	bl	80082c0 <__pow5mult>
 800552a:	4681      	mov	r9, r0
 800552c:	b9e0      	cbnz	r0, 8005568 <_strtod_l+0x788>
 800552e:	f04f 0900 	mov.w	r9, #0
 8005532:	e674      	b.n	800521e <_strtod_l+0x43e>
 8005534:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8005538:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800553c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8005540:	35e2      	adds	r5, #226	@ 0xe2
 8005542:	fa01 f305 	lsl.w	r3, r1, r5
 8005546:	9310      	str	r3, [sp, #64]	@ 0x40
 8005548:	9113      	str	r1, [sp, #76]	@ 0x4c
 800554a:	e7ba      	b.n	80054c2 <_strtod_l+0x6e2>
 800554c:	2300      	movs	r3, #0
 800554e:	9310      	str	r3, [sp, #64]	@ 0x40
 8005550:	2301      	movs	r3, #1
 8005552:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005554:	e7b5      	b.n	80054c2 <_strtod_l+0x6e2>
 8005556:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005558:	9805      	ldr	r0, [sp, #20]
 800555a:	462a      	mov	r2, r5
 800555c:	f002 ff0a 	bl	8008374 <__lshift>
 8005560:	901a      	str	r0, [sp, #104]	@ 0x68
 8005562:	2800      	cmp	r0, #0
 8005564:	d1d9      	bne.n	800551a <_strtod_l+0x73a>
 8005566:	e65a      	b.n	800521e <_strtod_l+0x43e>
 8005568:	2e00      	cmp	r6, #0
 800556a:	dd07      	ble.n	800557c <_strtod_l+0x79c>
 800556c:	4649      	mov	r1, r9
 800556e:	9805      	ldr	r0, [sp, #20]
 8005570:	4632      	mov	r2, r6
 8005572:	f002 feff 	bl	8008374 <__lshift>
 8005576:	4681      	mov	r9, r0
 8005578:	2800      	cmp	r0, #0
 800557a:	d0d8      	beq.n	800552e <_strtod_l+0x74e>
 800557c:	2f00      	cmp	r7, #0
 800557e:	dd08      	ble.n	8005592 <_strtod_l+0x7b2>
 8005580:	4641      	mov	r1, r8
 8005582:	9805      	ldr	r0, [sp, #20]
 8005584:	463a      	mov	r2, r7
 8005586:	f002 fef5 	bl	8008374 <__lshift>
 800558a:	4680      	mov	r8, r0
 800558c:	2800      	cmp	r0, #0
 800558e:	f43f ae46 	beq.w	800521e <_strtod_l+0x43e>
 8005592:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005594:	9805      	ldr	r0, [sp, #20]
 8005596:	464a      	mov	r2, r9
 8005598:	f002 ff74 	bl	8008484 <__mdiff>
 800559c:	4604      	mov	r4, r0
 800559e:	2800      	cmp	r0, #0
 80055a0:	f43f ae3d 	beq.w	800521e <_strtod_l+0x43e>
 80055a4:	68c3      	ldr	r3, [r0, #12]
 80055a6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80055a8:	2300      	movs	r3, #0
 80055aa:	60c3      	str	r3, [r0, #12]
 80055ac:	4641      	mov	r1, r8
 80055ae:	f002 ff4d 	bl	800844c <__mcmp>
 80055b2:	2800      	cmp	r0, #0
 80055b4:	da46      	bge.n	8005644 <_strtod_l+0x864>
 80055b6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80055b8:	ea53 030a 	orrs.w	r3, r3, sl
 80055bc:	d16c      	bne.n	8005698 <_strtod_l+0x8b8>
 80055be:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d168      	bne.n	8005698 <_strtod_l+0x8b8>
 80055c6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80055ca:	0d1b      	lsrs	r3, r3, #20
 80055cc:	051b      	lsls	r3, r3, #20
 80055ce:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80055d2:	d961      	bls.n	8005698 <_strtod_l+0x8b8>
 80055d4:	6963      	ldr	r3, [r4, #20]
 80055d6:	b913      	cbnz	r3, 80055de <_strtod_l+0x7fe>
 80055d8:	6923      	ldr	r3, [r4, #16]
 80055da:	2b01      	cmp	r3, #1
 80055dc:	dd5c      	ble.n	8005698 <_strtod_l+0x8b8>
 80055de:	4621      	mov	r1, r4
 80055e0:	2201      	movs	r2, #1
 80055e2:	9805      	ldr	r0, [sp, #20]
 80055e4:	f002 fec6 	bl	8008374 <__lshift>
 80055e8:	4641      	mov	r1, r8
 80055ea:	4604      	mov	r4, r0
 80055ec:	f002 ff2e 	bl	800844c <__mcmp>
 80055f0:	2800      	cmp	r0, #0
 80055f2:	dd51      	ble.n	8005698 <_strtod_l+0x8b8>
 80055f4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80055f8:	9a08      	ldr	r2, [sp, #32]
 80055fa:	0d1b      	lsrs	r3, r3, #20
 80055fc:	051b      	lsls	r3, r3, #20
 80055fe:	2a00      	cmp	r2, #0
 8005600:	d06b      	beq.n	80056da <_strtod_l+0x8fa>
 8005602:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005606:	d868      	bhi.n	80056da <_strtod_l+0x8fa>
 8005608:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800560c:	f67f ae9d 	bls.w	800534a <_strtod_l+0x56a>
 8005610:	4b0a      	ldr	r3, [pc, #40]	@ (800563c <_strtod_l+0x85c>)
 8005612:	4650      	mov	r0, sl
 8005614:	4659      	mov	r1, fp
 8005616:	2200      	movs	r2, #0
 8005618:	f7fa fff6 	bl	8000608 <__aeabi_dmul>
 800561c:	4b08      	ldr	r3, [pc, #32]	@ (8005640 <_strtod_l+0x860>)
 800561e:	400b      	ands	r3, r1
 8005620:	4682      	mov	sl, r0
 8005622:	468b      	mov	fp, r1
 8005624:	2b00      	cmp	r3, #0
 8005626:	f47f ae05 	bne.w	8005234 <_strtod_l+0x454>
 800562a:	9a05      	ldr	r2, [sp, #20]
 800562c:	2322      	movs	r3, #34	@ 0x22
 800562e:	6013      	str	r3, [r2, #0]
 8005630:	e600      	b.n	8005234 <_strtod_l+0x454>
 8005632:	bf00      	nop
 8005634:	0800e358 	.word	0x0800e358
 8005638:	fffffc02 	.word	0xfffffc02
 800563c:	39500000 	.word	0x39500000
 8005640:	7ff00000 	.word	0x7ff00000
 8005644:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005648:	d165      	bne.n	8005716 <_strtod_l+0x936>
 800564a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800564c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005650:	b35a      	cbz	r2, 80056aa <_strtod_l+0x8ca>
 8005652:	4a9f      	ldr	r2, [pc, #636]	@ (80058d0 <_strtod_l+0xaf0>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d12b      	bne.n	80056b0 <_strtod_l+0x8d0>
 8005658:	9b08      	ldr	r3, [sp, #32]
 800565a:	4651      	mov	r1, sl
 800565c:	b303      	cbz	r3, 80056a0 <_strtod_l+0x8c0>
 800565e:	4b9d      	ldr	r3, [pc, #628]	@ (80058d4 <_strtod_l+0xaf4>)
 8005660:	465a      	mov	r2, fp
 8005662:	4013      	ands	r3, r2
 8005664:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8005668:	f04f 32ff 	mov.w	r2, #4294967295
 800566c:	d81b      	bhi.n	80056a6 <_strtod_l+0x8c6>
 800566e:	0d1b      	lsrs	r3, r3, #20
 8005670:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8005674:	fa02 f303 	lsl.w	r3, r2, r3
 8005678:	4299      	cmp	r1, r3
 800567a:	d119      	bne.n	80056b0 <_strtod_l+0x8d0>
 800567c:	4b96      	ldr	r3, [pc, #600]	@ (80058d8 <_strtod_l+0xaf8>)
 800567e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005680:	429a      	cmp	r2, r3
 8005682:	d102      	bne.n	800568a <_strtod_l+0x8aa>
 8005684:	3101      	adds	r1, #1
 8005686:	f43f adca 	beq.w	800521e <_strtod_l+0x43e>
 800568a:	4b92      	ldr	r3, [pc, #584]	@ (80058d4 <_strtod_l+0xaf4>)
 800568c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800568e:	401a      	ands	r2, r3
 8005690:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8005694:	f04f 0a00 	mov.w	sl, #0
 8005698:	9b08      	ldr	r3, [sp, #32]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d1b8      	bne.n	8005610 <_strtod_l+0x830>
 800569e:	e5c9      	b.n	8005234 <_strtod_l+0x454>
 80056a0:	f04f 33ff 	mov.w	r3, #4294967295
 80056a4:	e7e8      	b.n	8005678 <_strtod_l+0x898>
 80056a6:	4613      	mov	r3, r2
 80056a8:	e7e6      	b.n	8005678 <_strtod_l+0x898>
 80056aa:	ea53 030a 	orrs.w	r3, r3, sl
 80056ae:	d0a1      	beq.n	80055f4 <_strtod_l+0x814>
 80056b0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80056b2:	b1db      	cbz	r3, 80056ec <_strtod_l+0x90c>
 80056b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80056b6:	4213      	tst	r3, r2
 80056b8:	d0ee      	beq.n	8005698 <_strtod_l+0x8b8>
 80056ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80056bc:	9a08      	ldr	r2, [sp, #32]
 80056be:	4650      	mov	r0, sl
 80056c0:	4659      	mov	r1, fp
 80056c2:	b1bb      	cbz	r3, 80056f4 <_strtod_l+0x914>
 80056c4:	f7ff fb6c 	bl	8004da0 <sulp>
 80056c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80056cc:	ec53 2b10 	vmov	r2, r3, d0
 80056d0:	f7fa fde4 	bl	800029c <__adddf3>
 80056d4:	4682      	mov	sl, r0
 80056d6:	468b      	mov	fp, r1
 80056d8:	e7de      	b.n	8005698 <_strtod_l+0x8b8>
 80056da:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80056de:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80056e2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80056e6:	f04f 3aff 	mov.w	sl, #4294967295
 80056ea:	e7d5      	b.n	8005698 <_strtod_l+0x8b8>
 80056ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80056ee:	ea13 0f0a 	tst.w	r3, sl
 80056f2:	e7e1      	b.n	80056b8 <_strtod_l+0x8d8>
 80056f4:	f7ff fb54 	bl	8004da0 <sulp>
 80056f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80056fc:	ec53 2b10 	vmov	r2, r3, d0
 8005700:	f7fa fdca 	bl	8000298 <__aeabi_dsub>
 8005704:	2200      	movs	r2, #0
 8005706:	2300      	movs	r3, #0
 8005708:	4682      	mov	sl, r0
 800570a:	468b      	mov	fp, r1
 800570c:	f7fb f9e4 	bl	8000ad8 <__aeabi_dcmpeq>
 8005710:	2800      	cmp	r0, #0
 8005712:	d0c1      	beq.n	8005698 <_strtod_l+0x8b8>
 8005714:	e619      	b.n	800534a <_strtod_l+0x56a>
 8005716:	4641      	mov	r1, r8
 8005718:	4620      	mov	r0, r4
 800571a:	f003 f80f 	bl	800873c <__ratio>
 800571e:	ec57 6b10 	vmov	r6, r7, d0
 8005722:	2200      	movs	r2, #0
 8005724:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005728:	4630      	mov	r0, r6
 800572a:	4639      	mov	r1, r7
 800572c:	f7fb f9e8 	bl	8000b00 <__aeabi_dcmple>
 8005730:	2800      	cmp	r0, #0
 8005732:	d06f      	beq.n	8005814 <_strtod_l+0xa34>
 8005734:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005736:	2b00      	cmp	r3, #0
 8005738:	d17a      	bne.n	8005830 <_strtod_l+0xa50>
 800573a:	f1ba 0f00 	cmp.w	sl, #0
 800573e:	d158      	bne.n	80057f2 <_strtod_l+0xa12>
 8005740:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005742:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005746:	2b00      	cmp	r3, #0
 8005748:	d15a      	bne.n	8005800 <_strtod_l+0xa20>
 800574a:	4b64      	ldr	r3, [pc, #400]	@ (80058dc <_strtod_l+0xafc>)
 800574c:	2200      	movs	r2, #0
 800574e:	4630      	mov	r0, r6
 8005750:	4639      	mov	r1, r7
 8005752:	f7fb f9cb 	bl	8000aec <__aeabi_dcmplt>
 8005756:	2800      	cmp	r0, #0
 8005758:	d159      	bne.n	800580e <_strtod_l+0xa2e>
 800575a:	4630      	mov	r0, r6
 800575c:	4639      	mov	r1, r7
 800575e:	4b60      	ldr	r3, [pc, #384]	@ (80058e0 <_strtod_l+0xb00>)
 8005760:	2200      	movs	r2, #0
 8005762:	f7fa ff51 	bl	8000608 <__aeabi_dmul>
 8005766:	4606      	mov	r6, r0
 8005768:	460f      	mov	r7, r1
 800576a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800576e:	9606      	str	r6, [sp, #24]
 8005770:	9307      	str	r3, [sp, #28]
 8005772:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005776:	4d57      	ldr	r5, [pc, #348]	@ (80058d4 <_strtod_l+0xaf4>)
 8005778:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800577c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800577e:	401d      	ands	r5, r3
 8005780:	4b58      	ldr	r3, [pc, #352]	@ (80058e4 <_strtod_l+0xb04>)
 8005782:	429d      	cmp	r5, r3
 8005784:	f040 80b2 	bne.w	80058ec <_strtod_l+0xb0c>
 8005788:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800578a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800578e:	ec4b ab10 	vmov	d0, sl, fp
 8005792:	f002 ff0b 	bl	80085ac <__ulp>
 8005796:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800579a:	ec51 0b10 	vmov	r0, r1, d0
 800579e:	f7fa ff33 	bl	8000608 <__aeabi_dmul>
 80057a2:	4652      	mov	r2, sl
 80057a4:	465b      	mov	r3, fp
 80057a6:	f7fa fd79 	bl	800029c <__adddf3>
 80057aa:	460b      	mov	r3, r1
 80057ac:	4949      	ldr	r1, [pc, #292]	@ (80058d4 <_strtod_l+0xaf4>)
 80057ae:	4a4e      	ldr	r2, [pc, #312]	@ (80058e8 <_strtod_l+0xb08>)
 80057b0:	4019      	ands	r1, r3
 80057b2:	4291      	cmp	r1, r2
 80057b4:	4682      	mov	sl, r0
 80057b6:	d942      	bls.n	800583e <_strtod_l+0xa5e>
 80057b8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80057ba:	4b47      	ldr	r3, [pc, #284]	@ (80058d8 <_strtod_l+0xaf8>)
 80057bc:	429a      	cmp	r2, r3
 80057be:	d103      	bne.n	80057c8 <_strtod_l+0x9e8>
 80057c0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80057c2:	3301      	adds	r3, #1
 80057c4:	f43f ad2b 	beq.w	800521e <_strtod_l+0x43e>
 80057c8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80058d8 <_strtod_l+0xaf8>
 80057cc:	f04f 3aff 	mov.w	sl, #4294967295
 80057d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80057d2:	9805      	ldr	r0, [sp, #20]
 80057d4:	f002 fbb6 	bl	8007f44 <_Bfree>
 80057d8:	9805      	ldr	r0, [sp, #20]
 80057da:	4649      	mov	r1, r9
 80057dc:	f002 fbb2 	bl	8007f44 <_Bfree>
 80057e0:	9805      	ldr	r0, [sp, #20]
 80057e2:	4641      	mov	r1, r8
 80057e4:	f002 fbae 	bl	8007f44 <_Bfree>
 80057e8:	9805      	ldr	r0, [sp, #20]
 80057ea:	4621      	mov	r1, r4
 80057ec:	f002 fbaa 	bl	8007f44 <_Bfree>
 80057f0:	e618      	b.n	8005424 <_strtod_l+0x644>
 80057f2:	f1ba 0f01 	cmp.w	sl, #1
 80057f6:	d103      	bne.n	8005800 <_strtod_l+0xa20>
 80057f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	f43f ada5 	beq.w	800534a <_strtod_l+0x56a>
 8005800:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80058b0 <_strtod_l+0xad0>
 8005804:	4f35      	ldr	r7, [pc, #212]	@ (80058dc <_strtod_l+0xafc>)
 8005806:	ed8d 7b06 	vstr	d7, [sp, #24]
 800580a:	2600      	movs	r6, #0
 800580c:	e7b1      	b.n	8005772 <_strtod_l+0x992>
 800580e:	4f34      	ldr	r7, [pc, #208]	@ (80058e0 <_strtod_l+0xb00>)
 8005810:	2600      	movs	r6, #0
 8005812:	e7aa      	b.n	800576a <_strtod_l+0x98a>
 8005814:	4b32      	ldr	r3, [pc, #200]	@ (80058e0 <_strtod_l+0xb00>)
 8005816:	4630      	mov	r0, r6
 8005818:	4639      	mov	r1, r7
 800581a:	2200      	movs	r2, #0
 800581c:	f7fa fef4 	bl	8000608 <__aeabi_dmul>
 8005820:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005822:	4606      	mov	r6, r0
 8005824:	460f      	mov	r7, r1
 8005826:	2b00      	cmp	r3, #0
 8005828:	d09f      	beq.n	800576a <_strtod_l+0x98a>
 800582a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800582e:	e7a0      	b.n	8005772 <_strtod_l+0x992>
 8005830:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80058b8 <_strtod_l+0xad8>
 8005834:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005838:	ec57 6b17 	vmov	r6, r7, d7
 800583c:	e799      	b.n	8005772 <_strtod_l+0x992>
 800583e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8005842:	9b08      	ldr	r3, [sp, #32]
 8005844:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005848:	2b00      	cmp	r3, #0
 800584a:	d1c1      	bne.n	80057d0 <_strtod_l+0x9f0>
 800584c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005850:	0d1b      	lsrs	r3, r3, #20
 8005852:	051b      	lsls	r3, r3, #20
 8005854:	429d      	cmp	r5, r3
 8005856:	d1bb      	bne.n	80057d0 <_strtod_l+0x9f0>
 8005858:	4630      	mov	r0, r6
 800585a:	4639      	mov	r1, r7
 800585c:	f7fb fa34 	bl	8000cc8 <__aeabi_d2lz>
 8005860:	f7fa fea4 	bl	80005ac <__aeabi_l2d>
 8005864:	4602      	mov	r2, r0
 8005866:	460b      	mov	r3, r1
 8005868:	4630      	mov	r0, r6
 800586a:	4639      	mov	r1, r7
 800586c:	f7fa fd14 	bl	8000298 <__aeabi_dsub>
 8005870:	460b      	mov	r3, r1
 8005872:	4602      	mov	r2, r0
 8005874:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005878:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800587c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800587e:	ea46 060a 	orr.w	r6, r6, sl
 8005882:	431e      	orrs	r6, r3
 8005884:	d06f      	beq.n	8005966 <_strtod_l+0xb86>
 8005886:	a30e      	add	r3, pc, #56	@ (adr r3, 80058c0 <_strtod_l+0xae0>)
 8005888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800588c:	f7fb f92e 	bl	8000aec <__aeabi_dcmplt>
 8005890:	2800      	cmp	r0, #0
 8005892:	f47f accf 	bne.w	8005234 <_strtod_l+0x454>
 8005896:	a30c      	add	r3, pc, #48	@ (adr r3, 80058c8 <_strtod_l+0xae8>)
 8005898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800589c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80058a0:	f7fb f942 	bl	8000b28 <__aeabi_dcmpgt>
 80058a4:	2800      	cmp	r0, #0
 80058a6:	d093      	beq.n	80057d0 <_strtod_l+0x9f0>
 80058a8:	e4c4      	b.n	8005234 <_strtod_l+0x454>
 80058aa:	bf00      	nop
 80058ac:	f3af 8000 	nop.w
 80058b0:	00000000 	.word	0x00000000
 80058b4:	bff00000 	.word	0xbff00000
 80058b8:	00000000 	.word	0x00000000
 80058bc:	3ff00000 	.word	0x3ff00000
 80058c0:	94a03595 	.word	0x94a03595
 80058c4:	3fdfffff 	.word	0x3fdfffff
 80058c8:	35afe535 	.word	0x35afe535
 80058cc:	3fe00000 	.word	0x3fe00000
 80058d0:	000fffff 	.word	0x000fffff
 80058d4:	7ff00000 	.word	0x7ff00000
 80058d8:	7fefffff 	.word	0x7fefffff
 80058dc:	3ff00000 	.word	0x3ff00000
 80058e0:	3fe00000 	.word	0x3fe00000
 80058e4:	7fe00000 	.word	0x7fe00000
 80058e8:	7c9fffff 	.word	0x7c9fffff
 80058ec:	9b08      	ldr	r3, [sp, #32]
 80058ee:	b323      	cbz	r3, 800593a <_strtod_l+0xb5a>
 80058f0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80058f4:	d821      	bhi.n	800593a <_strtod_l+0xb5a>
 80058f6:	a328      	add	r3, pc, #160	@ (adr r3, 8005998 <_strtod_l+0xbb8>)
 80058f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058fc:	4630      	mov	r0, r6
 80058fe:	4639      	mov	r1, r7
 8005900:	f7fb f8fe 	bl	8000b00 <__aeabi_dcmple>
 8005904:	b1a0      	cbz	r0, 8005930 <_strtod_l+0xb50>
 8005906:	4639      	mov	r1, r7
 8005908:	4630      	mov	r0, r6
 800590a:	f7fb f955 	bl	8000bb8 <__aeabi_d2uiz>
 800590e:	2801      	cmp	r0, #1
 8005910:	bf38      	it	cc
 8005912:	2001      	movcc	r0, #1
 8005914:	f7fa fdfe 	bl	8000514 <__aeabi_ui2d>
 8005918:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800591a:	4606      	mov	r6, r0
 800591c:	460f      	mov	r7, r1
 800591e:	b9fb      	cbnz	r3, 8005960 <_strtod_l+0xb80>
 8005920:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005924:	9014      	str	r0, [sp, #80]	@ 0x50
 8005926:	9315      	str	r3, [sp, #84]	@ 0x54
 8005928:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800592c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005930:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005932:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8005936:	1b5b      	subs	r3, r3, r5
 8005938:	9311      	str	r3, [sp, #68]	@ 0x44
 800593a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800593e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8005942:	f002 fe33 	bl	80085ac <__ulp>
 8005946:	4650      	mov	r0, sl
 8005948:	ec53 2b10 	vmov	r2, r3, d0
 800594c:	4659      	mov	r1, fp
 800594e:	f7fa fe5b 	bl	8000608 <__aeabi_dmul>
 8005952:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005956:	f7fa fca1 	bl	800029c <__adddf3>
 800595a:	4682      	mov	sl, r0
 800595c:	468b      	mov	fp, r1
 800595e:	e770      	b.n	8005842 <_strtod_l+0xa62>
 8005960:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8005964:	e7e0      	b.n	8005928 <_strtod_l+0xb48>
 8005966:	a30e      	add	r3, pc, #56	@ (adr r3, 80059a0 <_strtod_l+0xbc0>)
 8005968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800596c:	f7fb f8be 	bl	8000aec <__aeabi_dcmplt>
 8005970:	e798      	b.n	80058a4 <_strtod_l+0xac4>
 8005972:	2300      	movs	r3, #0
 8005974:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005976:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8005978:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800597a:	6013      	str	r3, [r2, #0]
 800597c:	f7ff ba6d 	b.w	8004e5a <_strtod_l+0x7a>
 8005980:	2a65      	cmp	r2, #101	@ 0x65
 8005982:	f43f ab66 	beq.w	8005052 <_strtod_l+0x272>
 8005986:	2a45      	cmp	r2, #69	@ 0x45
 8005988:	f43f ab63 	beq.w	8005052 <_strtod_l+0x272>
 800598c:	2301      	movs	r3, #1
 800598e:	f7ff bb9e 	b.w	80050ce <_strtod_l+0x2ee>
 8005992:	bf00      	nop
 8005994:	f3af 8000 	nop.w
 8005998:	ffc00000 	.word	0xffc00000
 800599c:	41dfffff 	.word	0x41dfffff
 80059a0:	94a03595 	.word	0x94a03595
 80059a4:	3fcfffff 	.word	0x3fcfffff

080059a8 <_strtod_r>:
 80059a8:	4b01      	ldr	r3, [pc, #4]	@ (80059b0 <_strtod_r+0x8>)
 80059aa:	f7ff ba19 	b.w	8004de0 <_strtod_l>
 80059ae:	bf00      	nop
 80059b0:	20000038 	.word	0x20000038

080059b4 <strtod>:
 80059b4:	460a      	mov	r2, r1
 80059b6:	4601      	mov	r1, r0
 80059b8:	4802      	ldr	r0, [pc, #8]	@ (80059c4 <strtod+0x10>)
 80059ba:	4b03      	ldr	r3, [pc, #12]	@ (80059c8 <strtod+0x14>)
 80059bc:	6800      	ldr	r0, [r0, #0]
 80059be:	f7ff ba0f 	b.w	8004de0 <_strtod_l>
 80059c2:	bf00      	nop
 80059c4:	200001a4 	.word	0x200001a4
 80059c8:	20000038 	.word	0x20000038

080059cc <__cvt>:
 80059cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80059d0:	ec57 6b10 	vmov	r6, r7, d0
 80059d4:	2f00      	cmp	r7, #0
 80059d6:	460c      	mov	r4, r1
 80059d8:	4619      	mov	r1, r3
 80059da:	463b      	mov	r3, r7
 80059dc:	bfbb      	ittet	lt
 80059de:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80059e2:	461f      	movlt	r7, r3
 80059e4:	2300      	movge	r3, #0
 80059e6:	232d      	movlt	r3, #45	@ 0x2d
 80059e8:	700b      	strb	r3, [r1, #0]
 80059ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80059ec:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80059f0:	4691      	mov	r9, r2
 80059f2:	f023 0820 	bic.w	r8, r3, #32
 80059f6:	bfbc      	itt	lt
 80059f8:	4632      	movlt	r2, r6
 80059fa:	4616      	movlt	r6, r2
 80059fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a00:	d005      	beq.n	8005a0e <__cvt+0x42>
 8005a02:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005a06:	d100      	bne.n	8005a0a <__cvt+0x3e>
 8005a08:	3401      	adds	r4, #1
 8005a0a:	2102      	movs	r1, #2
 8005a0c:	e000      	b.n	8005a10 <__cvt+0x44>
 8005a0e:	2103      	movs	r1, #3
 8005a10:	ab03      	add	r3, sp, #12
 8005a12:	9301      	str	r3, [sp, #4]
 8005a14:	ab02      	add	r3, sp, #8
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	ec47 6b10 	vmov	d0, r6, r7
 8005a1c:	4653      	mov	r3, sl
 8005a1e:	4622      	mov	r2, r4
 8005a20:	f001 f8f6 	bl	8006c10 <_dtoa_r>
 8005a24:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005a28:	4605      	mov	r5, r0
 8005a2a:	d119      	bne.n	8005a60 <__cvt+0x94>
 8005a2c:	f019 0f01 	tst.w	r9, #1
 8005a30:	d00e      	beq.n	8005a50 <__cvt+0x84>
 8005a32:	eb00 0904 	add.w	r9, r0, r4
 8005a36:	2200      	movs	r2, #0
 8005a38:	2300      	movs	r3, #0
 8005a3a:	4630      	mov	r0, r6
 8005a3c:	4639      	mov	r1, r7
 8005a3e:	f7fb f84b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a42:	b108      	cbz	r0, 8005a48 <__cvt+0x7c>
 8005a44:	f8cd 900c 	str.w	r9, [sp, #12]
 8005a48:	2230      	movs	r2, #48	@ 0x30
 8005a4a:	9b03      	ldr	r3, [sp, #12]
 8005a4c:	454b      	cmp	r3, r9
 8005a4e:	d31e      	bcc.n	8005a8e <__cvt+0xc2>
 8005a50:	9b03      	ldr	r3, [sp, #12]
 8005a52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a54:	1b5b      	subs	r3, r3, r5
 8005a56:	4628      	mov	r0, r5
 8005a58:	6013      	str	r3, [r2, #0]
 8005a5a:	b004      	add	sp, #16
 8005a5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a60:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a64:	eb00 0904 	add.w	r9, r0, r4
 8005a68:	d1e5      	bne.n	8005a36 <__cvt+0x6a>
 8005a6a:	7803      	ldrb	r3, [r0, #0]
 8005a6c:	2b30      	cmp	r3, #48	@ 0x30
 8005a6e:	d10a      	bne.n	8005a86 <__cvt+0xba>
 8005a70:	2200      	movs	r2, #0
 8005a72:	2300      	movs	r3, #0
 8005a74:	4630      	mov	r0, r6
 8005a76:	4639      	mov	r1, r7
 8005a78:	f7fb f82e 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a7c:	b918      	cbnz	r0, 8005a86 <__cvt+0xba>
 8005a7e:	f1c4 0401 	rsb	r4, r4, #1
 8005a82:	f8ca 4000 	str.w	r4, [sl]
 8005a86:	f8da 3000 	ldr.w	r3, [sl]
 8005a8a:	4499      	add	r9, r3
 8005a8c:	e7d3      	b.n	8005a36 <__cvt+0x6a>
 8005a8e:	1c59      	adds	r1, r3, #1
 8005a90:	9103      	str	r1, [sp, #12]
 8005a92:	701a      	strb	r2, [r3, #0]
 8005a94:	e7d9      	b.n	8005a4a <__cvt+0x7e>

08005a96 <__exponent>:
 8005a96:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a98:	2900      	cmp	r1, #0
 8005a9a:	bfba      	itte	lt
 8005a9c:	4249      	neglt	r1, r1
 8005a9e:	232d      	movlt	r3, #45	@ 0x2d
 8005aa0:	232b      	movge	r3, #43	@ 0x2b
 8005aa2:	2909      	cmp	r1, #9
 8005aa4:	7002      	strb	r2, [r0, #0]
 8005aa6:	7043      	strb	r3, [r0, #1]
 8005aa8:	dd29      	ble.n	8005afe <__exponent+0x68>
 8005aaa:	f10d 0307 	add.w	r3, sp, #7
 8005aae:	461d      	mov	r5, r3
 8005ab0:	270a      	movs	r7, #10
 8005ab2:	461a      	mov	r2, r3
 8005ab4:	fbb1 f6f7 	udiv	r6, r1, r7
 8005ab8:	fb07 1416 	mls	r4, r7, r6, r1
 8005abc:	3430      	adds	r4, #48	@ 0x30
 8005abe:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005ac2:	460c      	mov	r4, r1
 8005ac4:	2c63      	cmp	r4, #99	@ 0x63
 8005ac6:	f103 33ff 	add.w	r3, r3, #4294967295
 8005aca:	4631      	mov	r1, r6
 8005acc:	dcf1      	bgt.n	8005ab2 <__exponent+0x1c>
 8005ace:	3130      	adds	r1, #48	@ 0x30
 8005ad0:	1e94      	subs	r4, r2, #2
 8005ad2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005ad6:	1c41      	adds	r1, r0, #1
 8005ad8:	4623      	mov	r3, r4
 8005ada:	42ab      	cmp	r3, r5
 8005adc:	d30a      	bcc.n	8005af4 <__exponent+0x5e>
 8005ade:	f10d 0309 	add.w	r3, sp, #9
 8005ae2:	1a9b      	subs	r3, r3, r2
 8005ae4:	42ac      	cmp	r4, r5
 8005ae6:	bf88      	it	hi
 8005ae8:	2300      	movhi	r3, #0
 8005aea:	3302      	adds	r3, #2
 8005aec:	4403      	add	r3, r0
 8005aee:	1a18      	subs	r0, r3, r0
 8005af0:	b003      	add	sp, #12
 8005af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005af4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005af8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005afc:	e7ed      	b.n	8005ada <__exponent+0x44>
 8005afe:	2330      	movs	r3, #48	@ 0x30
 8005b00:	3130      	adds	r1, #48	@ 0x30
 8005b02:	7083      	strb	r3, [r0, #2]
 8005b04:	70c1      	strb	r1, [r0, #3]
 8005b06:	1d03      	adds	r3, r0, #4
 8005b08:	e7f1      	b.n	8005aee <__exponent+0x58>
	...

08005b0c <_printf_float>:
 8005b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b10:	b08d      	sub	sp, #52	@ 0x34
 8005b12:	460c      	mov	r4, r1
 8005b14:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005b18:	4616      	mov	r6, r2
 8005b1a:	461f      	mov	r7, r3
 8005b1c:	4605      	mov	r5, r0
 8005b1e:	f000 ff47 	bl	80069b0 <_localeconv_r>
 8005b22:	6803      	ldr	r3, [r0, #0]
 8005b24:	9304      	str	r3, [sp, #16]
 8005b26:	4618      	mov	r0, r3
 8005b28:	f7fa fbaa 	bl	8000280 <strlen>
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b30:	f8d8 3000 	ldr.w	r3, [r8]
 8005b34:	9005      	str	r0, [sp, #20]
 8005b36:	3307      	adds	r3, #7
 8005b38:	f023 0307 	bic.w	r3, r3, #7
 8005b3c:	f103 0208 	add.w	r2, r3, #8
 8005b40:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005b44:	f8d4 b000 	ldr.w	fp, [r4]
 8005b48:	f8c8 2000 	str.w	r2, [r8]
 8005b4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005b50:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005b54:	9307      	str	r3, [sp, #28]
 8005b56:	f8cd 8018 	str.w	r8, [sp, #24]
 8005b5a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005b5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b62:	4b9c      	ldr	r3, [pc, #624]	@ (8005dd4 <_printf_float+0x2c8>)
 8005b64:	f04f 32ff 	mov.w	r2, #4294967295
 8005b68:	f7fa ffe8 	bl	8000b3c <__aeabi_dcmpun>
 8005b6c:	bb70      	cbnz	r0, 8005bcc <_printf_float+0xc0>
 8005b6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b72:	4b98      	ldr	r3, [pc, #608]	@ (8005dd4 <_printf_float+0x2c8>)
 8005b74:	f04f 32ff 	mov.w	r2, #4294967295
 8005b78:	f7fa ffc2 	bl	8000b00 <__aeabi_dcmple>
 8005b7c:	bb30      	cbnz	r0, 8005bcc <_printf_float+0xc0>
 8005b7e:	2200      	movs	r2, #0
 8005b80:	2300      	movs	r3, #0
 8005b82:	4640      	mov	r0, r8
 8005b84:	4649      	mov	r1, r9
 8005b86:	f7fa ffb1 	bl	8000aec <__aeabi_dcmplt>
 8005b8a:	b110      	cbz	r0, 8005b92 <_printf_float+0x86>
 8005b8c:	232d      	movs	r3, #45	@ 0x2d
 8005b8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b92:	4a91      	ldr	r2, [pc, #580]	@ (8005dd8 <_printf_float+0x2cc>)
 8005b94:	4b91      	ldr	r3, [pc, #580]	@ (8005ddc <_printf_float+0x2d0>)
 8005b96:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005b9a:	bf94      	ite	ls
 8005b9c:	4690      	movls	r8, r2
 8005b9e:	4698      	movhi	r8, r3
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	6123      	str	r3, [r4, #16]
 8005ba4:	f02b 0304 	bic.w	r3, fp, #4
 8005ba8:	6023      	str	r3, [r4, #0]
 8005baa:	f04f 0900 	mov.w	r9, #0
 8005bae:	9700      	str	r7, [sp, #0]
 8005bb0:	4633      	mov	r3, r6
 8005bb2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005bb4:	4621      	mov	r1, r4
 8005bb6:	4628      	mov	r0, r5
 8005bb8:	f000 f9d2 	bl	8005f60 <_printf_common>
 8005bbc:	3001      	adds	r0, #1
 8005bbe:	f040 808d 	bne.w	8005cdc <_printf_float+0x1d0>
 8005bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8005bc6:	b00d      	add	sp, #52	@ 0x34
 8005bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bcc:	4642      	mov	r2, r8
 8005bce:	464b      	mov	r3, r9
 8005bd0:	4640      	mov	r0, r8
 8005bd2:	4649      	mov	r1, r9
 8005bd4:	f7fa ffb2 	bl	8000b3c <__aeabi_dcmpun>
 8005bd8:	b140      	cbz	r0, 8005bec <_printf_float+0xe0>
 8005bda:	464b      	mov	r3, r9
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	bfbc      	itt	lt
 8005be0:	232d      	movlt	r3, #45	@ 0x2d
 8005be2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005be6:	4a7e      	ldr	r2, [pc, #504]	@ (8005de0 <_printf_float+0x2d4>)
 8005be8:	4b7e      	ldr	r3, [pc, #504]	@ (8005de4 <_printf_float+0x2d8>)
 8005bea:	e7d4      	b.n	8005b96 <_printf_float+0x8a>
 8005bec:	6863      	ldr	r3, [r4, #4]
 8005bee:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005bf2:	9206      	str	r2, [sp, #24]
 8005bf4:	1c5a      	adds	r2, r3, #1
 8005bf6:	d13b      	bne.n	8005c70 <_printf_float+0x164>
 8005bf8:	2306      	movs	r3, #6
 8005bfa:	6063      	str	r3, [r4, #4]
 8005bfc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005c00:	2300      	movs	r3, #0
 8005c02:	6022      	str	r2, [r4, #0]
 8005c04:	9303      	str	r3, [sp, #12]
 8005c06:	ab0a      	add	r3, sp, #40	@ 0x28
 8005c08:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005c0c:	ab09      	add	r3, sp, #36	@ 0x24
 8005c0e:	9300      	str	r3, [sp, #0]
 8005c10:	6861      	ldr	r1, [r4, #4]
 8005c12:	ec49 8b10 	vmov	d0, r8, r9
 8005c16:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005c1a:	4628      	mov	r0, r5
 8005c1c:	f7ff fed6 	bl	80059cc <__cvt>
 8005c20:	9b06      	ldr	r3, [sp, #24]
 8005c22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005c24:	2b47      	cmp	r3, #71	@ 0x47
 8005c26:	4680      	mov	r8, r0
 8005c28:	d129      	bne.n	8005c7e <_printf_float+0x172>
 8005c2a:	1cc8      	adds	r0, r1, #3
 8005c2c:	db02      	blt.n	8005c34 <_printf_float+0x128>
 8005c2e:	6863      	ldr	r3, [r4, #4]
 8005c30:	4299      	cmp	r1, r3
 8005c32:	dd41      	ble.n	8005cb8 <_printf_float+0x1ac>
 8005c34:	f1aa 0a02 	sub.w	sl, sl, #2
 8005c38:	fa5f fa8a 	uxtb.w	sl, sl
 8005c3c:	3901      	subs	r1, #1
 8005c3e:	4652      	mov	r2, sl
 8005c40:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005c44:	9109      	str	r1, [sp, #36]	@ 0x24
 8005c46:	f7ff ff26 	bl	8005a96 <__exponent>
 8005c4a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c4c:	1813      	adds	r3, r2, r0
 8005c4e:	2a01      	cmp	r2, #1
 8005c50:	4681      	mov	r9, r0
 8005c52:	6123      	str	r3, [r4, #16]
 8005c54:	dc02      	bgt.n	8005c5c <_printf_float+0x150>
 8005c56:	6822      	ldr	r2, [r4, #0]
 8005c58:	07d2      	lsls	r2, r2, #31
 8005c5a:	d501      	bpl.n	8005c60 <_printf_float+0x154>
 8005c5c:	3301      	adds	r3, #1
 8005c5e:	6123      	str	r3, [r4, #16]
 8005c60:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d0a2      	beq.n	8005bae <_printf_float+0xa2>
 8005c68:	232d      	movs	r3, #45	@ 0x2d
 8005c6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c6e:	e79e      	b.n	8005bae <_printf_float+0xa2>
 8005c70:	9a06      	ldr	r2, [sp, #24]
 8005c72:	2a47      	cmp	r2, #71	@ 0x47
 8005c74:	d1c2      	bne.n	8005bfc <_printf_float+0xf0>
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d1c0      	bne.n	8005bfc <_printf_float+0xf0>
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e7bd      	b.n	8005bfa <_printf_float+0xee>
 8005c7e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c82:	d9db      	bls.n	8005c3c <_printf_float+0x130>
 8005c84:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005c88:	d118      	bne.n	8005cbc <_printf_float+0x1b0>
 8005c8a:	2900      	cmp	r1, #0
 8005c8c:	6863      	ldr	r3, [r4, #4]
 8005c8e:	dd0b      	ble.n	8005ca8 <_printf_float+0x19c>
 8005c90:	6121      	str	r1, [r4, #16]
 8005c92:	b913      	cbnz	r3, 8005c9a <_printf_float+0x18e>
 8005c94:	6822      	ldr	r2, [r4, #0]
 8005c96:	07d0      	lsls	r0, r2, #31
 8005c98:	d502      	bpl.n	8005ca0 <_printf_float+0x194>
 8005c9a:	3301      	adds	r3, #1
 8005c9c:	440b      	add	r3, r1
 8005c9e:	6123      	str	r3, [r4, #16]
 8005ca0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005ca2:	f04f 0900 	mov.w	r9, #0
 8005ca6:	e7db      	b.n	8005c60 <_printf_float+0x154>
 8005ca8:	b913      	cbnz	r3, 8005cb0 <_printf_float+0x1a4>
 8005caa:	6822      	ldr	r2, [r4, #0]
 8005cac:	07d2      	lsls	r2, r2, #31
 8005cae:	d501      	bpl.n	8005cb4 <_printf_float+0x1a8>
 8005cb0:	3302      	adds	r3, #2
 8005cb2:	e7f4      	b.n	8005c9e <_printf_float+0x192>
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e7f2      	b.n	8005c9e <_printf_float+0x192>
 8005cb8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005cbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005cbe:	4299      	cmp	r1, r3
 8005cc0:	db05      	blt.n	8005cce <_printf_float+0x1c2>
 8005cc2:	6823      	ldr	r3, [r4, #0]
 8005cc4:	6121      	str	r1, [r4, #16]
 8005cc6:	07d8      	lsls	r0, r3, #31
 8005cc8:	d5ea      	bpl.n	8005ca0 <_printf_float+0x194>
 8005cca:	1c4b      	adds	r3, r1, #1
 8005ccc:	e7e7      	b.n	8005c9e <_printf_float+0x192>
 8005cce:	2900      	cmp	r1, #0
 8005cd0:	bfd4      	ite	le
 8005cd2:	f1c1 0202 	rsble	r2, r1, #2
 8005cd6:	2201      	movgt	r2, #1
 8005cd8:	4413      	add	r3, r2
 8005cda:	e7e0      	b.n	8005c9e <_printf_float+0x192>
 8005cdc:	6823      	ldr	r3, [r4, #0]
 8005cde:	055a      	lsls	r2, r3, #21
 8005ce0:	d407      	bmi.n	8005cf2 <_printf_float+0x1e6>
 8005ce2:	6923      	ldr	r3, [r4, #16]
 8005ce4:	4642      	mov	r2, r8
 8005ce6:	4631      	mov	r1, r6
 8005ce8:	4628      	mov	r0, r5
 8005cea:	47b8      	blx	r7
 8005cec:	3001      	adds	r0, #1
 8005cee:	d12b      	bne.n	8005d48 <_printf_float+0x23c>
 8005cf0:	e767      	b.n	8005bc2 <_printf_float+0xb6>
 8005cf2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005cf6:	f240 80dd 	bls.w	8005eb4 <_printf_float+0x3a8>
 8005cfa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005cfe:	2200      	movs	r2, #0
 8005d00:	2300      	movs	r3, #0
 8005d02:	f7fa fee9 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d06:	2800      	cmp	r0, #0
 8005d08:	d033      	beq.n	8005d72 <_printf_float+0x266>
 8005d0a:	4a37      	ldr	r2, [pc, #220]	@ (8005de8 <_printf_float+0x2dc>)
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	4631      	mov	r1, r6
 8005d10:	4628      	mov	r0, r5
 8005d12:	47b8      	blx	r7
 8005d14:	3001      	adds	r0, #1
 8005d16:	f43f af54 	beq.w	8005bc2 <_printf_float+0xb6>
 8005d1a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005d1e:	4543      	cmp	r3, r8
 8005d20:	db02      	blt.n	8005d28 <_printf_float+0x21c>
 8005d22:	6823      	ldr	r3, [r4, #0]
 8005d24:	07d8      	lsls	r0, r3, #31
 8005d26:	d50f      	bpl.n	8005d48 <_printf_float+0x23c>
 8005d28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d2c:	4631      	mov	r1, r6
 8005d2e:	4628      	mov	r0, r5
 8005d30:	47b8      	blx	r7
 8005d32:	3001      	adds	r0, #1
 8005d34:	f43f af45 	beq.w	8005bc2 <_printf_float+0xb6>
 8005d38:	f04f 0900 	mov.w	r9, #0
 8005d3c:	f108 38ff 	add.w	r8, r8, #4294967295
 8005d40:	f104 0a1a 	add.w	sl, r4, #26
 8005d44:	45c8      	cmp	r8, r9
 8005d46:	dc09      	bgt.n	8005d5c <_printf_float+0x250>
 8005d48:	6823      	ldr	r3, [r4, #0]
 8005d4a:	079b      	lsls	r3, r3, #30
 8005d4c:	f100 8103 	bmi.w	8005f56 <_printf_float+0x44a>
 8005d50:	68e0      	ldr	r0, [r4, #12]
 8005d52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d54:	4298      	cmp	r0, r3
 8005d56:	bfb8      	it	lt
 8005d58:	4618      	movlt	r0, r3
 8005d5a:	e734      	b.n	8005bc6 <_printf_float+0xba>
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	4652      	mov	r2, sl
 8005d60:	4631      	mov	r1, r6
 8005d62:	4628      	mov	r0, r5
 8005d64:	47b8      	blx	r7
 8005d66:	3001      	adds	r0, #1
 8005d68:	f43f af2b 	beq.w	8005bc2 <_printf_float+0xb6>
 8005d6c:	f109 0901 	add.w	r9, r9, #1
 8005d70:	e7e8      	b.n	8005d44 <_printf_float+0x238>
 8005d72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	dc39      	bgt.n	8005dec <_printf_float+0x2e0>
 8005d78:	4a1b      	ldr	r2, [pc, #108]	@ (8005de8 <_printf_float+0x2dc>)
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	4631      	mov	r1, r6
 8005d7e:	4628      	mov	r0, r5
 8005d80:	47b8      	blx	r7
 8005d82:	3001      	adds	r0, #1
 8005d84:	f43f af1d 	beq.w	8005bc2 <_printf_float+0xb6>
 8005d88:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005d8c:	ea59 0303 	orrs.w	r3, r9, r3
 8005d90:	d102      	bne.n	8005d98 <_printf_float+0x28c>
 8005d92:	6823      	ldr	r3, [r4, #0]
 8005d94:	07d9      	lsls	r1, r3, #31
 8005d96:	d5d7      	bpl.n	8005d48 <_printf_float+0x23c>
 8005d98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d9c:	4631      	mov	r1, r6
 8005d9e:	4628      	mov	r0, r5
 8005da0:	47b8      	blx	r7
 8005da2:	3001      	adds	r0, #1
 8005da4:	f43f af0d 	beq.w	8005bc2 <_printf_float+0xb6>
 8005da8:	f04f 0a00 	mov.w	sl, #0
 8005dac:	f104 0b1a 	add.w	fp, r4, #26
 8005db0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005db2:	425b      	negs	r3, r3
 8005db4:	4553      	cmp	r3, sl
 8005db6:	dc01      	bgt.n	8005dbc <_printf_float+0x2b0>
 8005db8:	464b      	mov	r3, r9
 8005dba:	e793      	b.n	8005ce4 <_printf_float+0x1d8>
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	465a      	mov	r2, fp
 8005dc0:	4631      	mov	r1, r6
 8005dc2:	4628      	mov	r0, r5
 8005dc4:	47b8      	blx	r7
 8005dc6:	3001      	adds	r0, #1
 8005dc8:	f43f aefb 	beq.w	8005bc2 <_printf_float+0xb6>
 8005dcc:	f10a 0a01 	add.w	sl, sl, #1
 8005dd0:	e7ee      	b.n	8005db0 <_printf_float+0x2a4>
 8005dd2:	bf00      	nop
 8005dd4:	7fefffff 	.word	0x7fefffff
 8005dd8:	0800e380 	.word	0x0800e380
 8005ddc:	0800e384 	.word	0x0800e384
 8005de0:	0800e388 	.word	0x0800e388
 8005de4:	0800e38c 	.word	0x0800e38c
 8005de8:	0800e390 	.word	0x0800e390
 8005dec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005dee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005df2:	4553      	cmp	r3, sl
 8005df4:	bfa8      	it	ge
 8005df6:	4653      	movge	r3, sl
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	4699      	mov	r9, r3
 8005dfc:	dc36      	bgt.n	8005e6c <_printf_float+0x360>
 8005dfe:	f04f 0b00 	mov.w	fp, #0
 8005e02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e06:	f104 021a 	add.w	r2, r4, #26
 8005e0a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005e0c:	9306      	str	r3, [sp, #24]
 8005e0e:	eba3 0309 	sub.w	r3, r3, r9
 8005e12:	455b      	cmp	r3, fp
 8005e14:	dc31      	bgt.n	8005e7a <_printf_float+0x36e>
 8005e16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e18:	459a      	cmp	sl, r3
 8005e1a:	dc3a      	bgt.n	8005e92 <_printf_float+0x386>
 8005e1c:	6823      	ldr	r3, [r4, #0]
 8005e1e:	07da      	lsls	r2, r3, #31
 8005e20:	d437      	bmi.n	8005e92 <_printf_float+0x386>
 8005e22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e24:	ebaa 0903 	sub.w	r9, sl, r3
 8005e28:	9b06      	ldr	r3, [sp, #24]
 8005e2a:	ebaa 0303 	sub.w	r3, sl, r3
 8005e2e:	4599      	cmp	r9, r3
 8005e30:	bfa8      	it	ge
 8005e32:	4699      	movge	r9, r3
 8005e34:	f1b9 0f00 	cmp.w	r9, #0
 8005e38:	dc33      	bgt.n	8005ea2 <_printf_float+0x396>
 8005e3a:	f04f 0800 	mov.w	r8, #0
 8005e3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e42:	f104 0b1a 	add.w	fp, r4, #26
 8005e46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e48:	ebaa 0303 	sub.w	r3, sl, r3
 8005e4c:	eba3 0309 	sub.w	r3, r3, r9
 8005e50:	4543      	cmp	r3, r8
 8005e52:	f77f af79 	ble.w	8005d48 <_printf_float+0x23c>
 8005e56:	2301      	movs	r3, #1
 8005e58:	465a      	mov	r2, fp
 8005e5a:	4631      	mov	r1, r6
 8005e5c:	4628      	mov	r0, r5
 8005e5e:	47b8      	blx	r7
 8005e60:	3001      	adds	r0, #1
 8005e62:	f43f aeae 	beq.w	8005bc2 <_printf_float+0xb6>
 8005e66:	f108 0801 	add.w	r8, r8, #1
 8005e6a:	e7ec      	b.n	8005e46 <_printf_float+0x33a>
 8005e6c:	4642      	mov	r2, r8
 8005e6e:	4631      	mov	r1, r6
 8005e70:	4628      	mov	r0, r5
 8005e72:	47b8      	blx	r7
 8005e74:	3001      	adds	r0, #1
 8005e76:	d1c2      	bne.n	8005dfe <_printf_float+0x2f2>
 8005e78:	e6a3      	b.n	8005bc2 <_printf_float+0xb6>
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	4631      	mov	r1, r6
 8005e7e:	4628      	mov	r0, r5
 8005e80:	9206      	str	r2, [sp, #24]
 8005e82:	47b8      	blx	r7
 8005e84:	3001      	adds	r0, #1
 8005e86:	f43f ae9c 	beq.w	8005bc2 <_printf_float+0xb6>
 8005e8a:	9a06      	ldr	r2, [sp, #24]
 8005e8c:	f10b 0b01 	add.w	fp, fp, #1
 8005e90:	e7bb      	b.n	8005e0a <_printf_float+0x2fe>
 8005e92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e96:	4631      	mov	r1, r6
 8005e98:	4628      	mov	r0, r5
 8005e9a:	47b8      	blx	r7
 8005e9c:	3001      	adds	r0, #1
 8005e9e:	d1c0      	bne.n	8005e22 <_printf_float+0x316>
 8005ea0:	e68f      	b.n	8005bc2 <_printf_float+0xb6>
 8005ea2:	9a06      	ldr	r2, [sp, #24]
 8005ea4:	464b      	mov	r3, r9
 8005ea6:	4442      	add	r2, r8
 8005ea8:	4631      	mov	r1, r6
 8005eaa:	4628      	mov	r0, r5
 8005eac:	47b8      	blx	r7
 8005eae:	3001      	adds	r0, #1
 8005eb0:	d1c3      	bne.n	8005e3a <_printf_float+0x32e>
 8005eb2:	e686      	b.n	8005bc2 <_printf_float+0xb6>
 8005eb4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005eb8:	f1ba 0f01 	cmp.w	sl, #1
 8005ebc:	dc01      	bgt.n	8005ec2 <_printf_float+0x3b6>
 8005ebe:	07db      	lsls	r3, r3, #31
 8005ec0:	d536      	bpl.n	8005f30 <_printf_float+0x424>
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	4642      	mov	r2, r8
 8005ec6:	4631      	mov	r1, r6
 8005ec8:	4628      	mov	r0, r5
 8005eca:	47b8      	blx	r7
 8005ecc:	3001      	adds	r0, #1
 8005ece:	f43f ae78 	beq.w	8005bc2 <_printf_float+0xb6>
 8005ed2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ed6:	4631      	mov	r1, r6
 8005ed8:	4628      	mov	r0, r5
 8005eda:	47b8      	blx	r7
 8005edc:	3001      	adds	r0, #1
 8005ede:	f43f ae70 	beq.w	8005bc2 <_printf_float+0xb6>
 8005ee2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	2300      	movs	r3, #0
 8005eea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005eee:	f7fa fdf3 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ef2:	b9c0      	cbnz	r0, 8005f26 <_printf_float+0x41a>
 8005ef4:	4653      	mov	r3, sl
 8005ef6:	f108 0201 	add.w	r2, r8, #1
 8005efa:	4631      	mov	r1, r6
 8005efc:	4628      	mov	r0, r5
 8005efe:	47b8      	blx	r7
 8005f00:	3001      	adds	r0, #1
 8005f02:	d10c      	bne.n	8005f1e <_printf_float+0x412>
 8005f04:	e65d      	b.n	8005bc2 <_printf_float+0xb6>
 8005f06:	2301      	movs	r3, #1
 8005f08:	465a      	mov	r2, fp
 8005f0a:	4631      	mov	r1, r6
 8005f0c:	4628      	mov	r0, r5
 8005f0e:	47b8      	blx	r7
 8005f10:	3001      	adds	r0, #1
 8005f12:	f43f ae56 	beq.w	8005bc2 <_printf_float+0xb6>
 8005f16:	f108 0801 	add.w	r8, r8, #1
 8005f1a:	45d0      	cmp	r8, sl
 8005f1c:	dbf3      	blt.n	8005f06 <_printf_float+0x3fa>
 8005f1e:	464b      	mov	r3, r9
 8005f20:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005f24:	e6df      	b.n	8005ce6 <_printf_float+0x1da>
 8005f26:	f04f 0800 	mov.w	r8, #0
 8005f2a:	f104 0b1a 	add.w	fp, r4, #26
 8005f2e:	e7f4      	b.n	8005f1a <_printf_float+0x40e>
 8005f30:	2301      	movs	r3, #1
 8005f32:	4642      	mov	r2, r8
 8005f34:	e7e1      	b.n	8005efa <_printf_float+0x3ee>
 8005f36:	2301      	movs	r3, #1
 8005f38:	464a      	mov	r2, r9
 8005f3a:	4631      	mov	r1, r6
 8005f3c:	4628      	mov	r0, r5
 8005f3e:	47b8      	blx	r7
 8005f40:	3001      	adds	r0, #1
 8005f42:	f43f ae3e 	beq.w	8005bc2 <_printf_float+0xb6>
 8005f46:	f108 0801 	add.w	r8, r8, #1
 8005f4a:	68e3      	ldr	r3, [r4, #12]
 8005f4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f4e:	1a5b      	subs	r3, r3, r1
 8005f50:	4543      	cmp	r3, r8
 8005f52:	dcf0      	bgt.n	8005f36 <_printf_float+0x42a>
 8005f54:	e6fc      	b.n	8005d50 <_printf_float+0x244>
 8005f56:	f04f 0800 	mov.w	r8, #0
 8005f5a:	f104 0919 	add.w	r9, r4, #25
 8005f5e:	e7f4      	b.n	8005f4a <_printf_float+0x43e>

08005f60 <_printf_common>:
 8005f60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f64:	4616      	mov	r6, r2
 8005f66:	4698      	mov	r8, r3
 8005f68:	688a      	ldr	r2, [r1, #8]
 8005f6a:	690b      	ldr	r3, [r1, #16]
 8005f6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f70:	4293      	cmp	r3, r2
 8005f72:	bfb8      	it	lt
 8005f74:	4613      	movlt	r3, r2
 8005f76:	6033      	str	r3, [r6, #0]
 8005f78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005f7c:	4607      	mov	r7, r0
 8005f7e:	460c      	mov	r4, r1
 8005f80:	b10a      	cbz	r2, 8005f86 <_printf_common+0x26>
 8005f82:	3301      	adds	r3, #1
 8005f84:	6033      	str	r3, [r6, #0]
 8005f86:	6823      	ldr	r3, [r4, #0]
 8005f88:	0699      	lsls	r1, r3, #26
 8005f8a:	bf42      	ittt	mi
 8005f8c:	6833      	ldrmi	r3, [r6, #0]
 8005f8e:	3302      	addmi	r3, #2
 8005f90:	6033      	strmi	r3, [r6, #0]
 8005f92:	6825      	ldr	r5, [r4, #0]
 8005f94:	f015 0506 	ands.w	r5, r5, #6
 8005f98:	d106      	bne.n	8005fa8 <_printf_common+0x48>
 8005f9a:	f104 0a19 	add.w	sl, r4, #25
 8005f9e:	68e3      	ldr	r3, [r4, #12]
 8005fa0:	6832      	ldr	r2, [r6, #0]
 8005fa2:	1a9b      	subs	r3, r3, r2
 8005fa4:	42ab      	cmp	r3, r5
 8005fa6:	dc26      	bgt.n	8005ff6 <_printf_common+0x96>
 8005fa8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005fac:	6822      	ldr	r2, [r4, #0]
 8005fae:	3b00      	subs	r3, #0
 8005fb0:	bf18      	it	ne
 8005fb2:	2301      	movne	r3, #1
 8005fb4:	0692      	lsls	r2, r2, #26
 8005fb6:	d42b      	bmi.n	8006010 <_printf_common+0xb0>
 8005fb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005fbc:	4641      	mov	r1, r8
 8005fbe:	4638      	mov	r0, r7
 8005fc0:	47c8      	blx	r9
 8005fc2:	3001      	adds	r0, #1
 8005fc4:	d01e      	beq.n	8006004 <_printf_common+0xa4>
 8005fc6:	6823      	ldr	r3, [r4, #0]
 8005fc8:	6922      	ldr	r2, [r4, #16]
 8005fca:	f003 0306 	and.w	r3, r3, #6
 8005fce:	2b04      	cmp	r3, #4
 8005fd0:	bf02      	ittt	eq
 8005fd2:	68e5      	ldreq	r5, [r4, #12]
 8005fd4:	6833      	ldreq	r3, [r6, #0]
 8005fd6:	1aed      	subeq	r5, r5, r3
 8005fd8:	68a3      	ldr	r3, [r4, #8]
 8005fda:	bf0c      	ite	eq
 8005fdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005fe0:	2500      	movne	r5, #0
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	bfc4      	itt	gt
 8005fe6:	1a9b      	subgt	r3, r3, r2
 8005fe8:	18ed      	addgt	r5, r5, r3
 8005fea:	2600      	movs	r6, #0
 8005fec:	341a      	adds	r4, #26
 8005fee:	42b5      	cmp	r5, r6
 8005ff0:	d11a      	bne.n	8006028 <_printf_common+0xc8>
 8005ff2:	2000      	movs	r0, #0
 8005ff4:	e008      	b.n	8006008 <_printf_common+0xa8>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	4652      	mov	r2, sl
 8005ffa:	4641      	mov	r1, r8
 8005ffc:	4638      	mov	r0, r7
 8005ffe:	47c8      	blx	r9
 8006000:	3001      	adds	r0, #1
 8006002:	d103      	bne.n	800600c <_printf_common+0xac>
 8006004:	f04f 30ff 	mov.w	r0, #4294967295
 8006008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800600c:	3501      	adds	r5, #1
 800600e:	e7c6      	b.n	8005f9e <_printf_common+0x3e>
 8006010:	18e1      	adds	r1, r4, r3
 8006012:	1c5a      	adds	r2, r3, #1
 8006014:	2030      	movs	r0, #48	@ 0x30
 8006016:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800601a:	4422      	add	r2, r4
 800601c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006020:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006024:	3302      	adds	r3, #2
 8006026:	e7c7      	b.n	8005fb8 <_printf_common+0x58>
 8006028:	2301      	movs	r3, #1
 800602a:	4622      	mov	r2, r4
 800602c:	4641      	mov	r1, r8
 800602e:	4638      	mov	r0, r7
 8006030:	47c8      	blx	r9
 8006032:	3001      	adds	r0, #1
 8006034:	d0e6      	beq.n	8006004 <_printf_common+0xa4>
 8006036:	3601      	adds	r6, #1
 8006038:	e7d9      	b.n	8005fee <_printf_common+0x8e>
	...

0800603c <_printf_i>:
 800603c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006040:	7e0f      	ldrb	r7, [r1, #24]
 8006042:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006044:	2f78      	cmp	r7, #120	@ 0x78
 8006046:	4691      	mov	r9, r2
 8006048:	4680      	mov	r8, r0
 800604a:	460c      	mov	r4, r1
 800604c:	469a      	mov	sl, r3
 800604e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006052:	d807      	bhi.n	8006064 <_printf_i+0x28>
 8006054:	2f62      	cmp	r7, #98	@ 0x62
 8006056:	d80a      	bhi.n	800606e <_printf_i+0x32>
 8006058:	2f00      	cmp	r7, #0
 800605a:	f000 80d2 	beq.w	8006202 <_printf_i+0x1c6>
 800605e:	2f58      	cmp	r7, #88	@ 0x58
 8006060:	f000 80b9 	beq.w	80061d6 <_printf_i+0x19a>
 8006064:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006068:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800606c:	e03a      	b.n	80060e4 <_printf_i+0xa8>
 800606e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006072:	2b15      	cmp	r3, #21
 8006074:	d8f6      	bhi.n	8006064 <_printf_i+0x28>
 8006076:	a101      	add	r1, pc, #4	@ (adr r1, 800607c <_printf_i+0x40>)
 8006078:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800607c:	080060d5 	.word	0x080060d5
 8006080:	080060e9 	.word	0x080060e9
 8006084:	08006065 	.word	0x08006065
 8006088:	08006065 	.word	0x08006065
 800608c:	08006065 	.word	0x08006065
 8006090:	08006065 	.word	0x08006065
 8006094:	080060e9 	.word	0x080060e9
 8006098:	08006065 	.word	0x08006065
 800609c:	08006065 	.word	0x08006065
 80060a0:	08006065 	.word	0x08006065
 80060a4:	08006065 	.word	0x08006065
 80060a8:	080061e9 	.word	0x080061e9
 80060ac:	08006113 	.word	0x08006113
 80060b0:	080061a3 	.word	0x080061a3
 80060b4:	08006065 	.word	0x08006065
 80060b8:	08006065 	.word	0x08006065
 80060bc:	0800620b 	.word	0x0800620b
 80060c0:	08006065 	.word	0x08006065
 80060c4:	08006113 	.word	0x08006113
 80060c8:	08006065 	.word	0x08006065
 80060cc:	08006065 	.word	0x08006065
 80060d0:	080061ab 	.word	0x080061ab
 80060d4:	6833      	ldr	r3, [r6, #0]
 80060d6:	1d1a      	adds	r2, r3, #4
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	6032      	str	r2, [r6, #0]
 80060dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80060e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80060e4:	2301      	movs	r3, #1
 80060e6:	e09d      	b.n	8006224 <_printf_i+0x1e8>
 80060e8:	6833      	ldr	r3, [r6, #0]
 80060ea:	6820      	ldr	r0, [r4, #0]
 80060ec:	1d19      	adds	r1, r3, #4
 80060ee:	6031      	str	r1, [r6, #0]
 80060f0:	0606      	lsls	r6, r0, #24
 80060f2:	d501      	bpl.n	80060f8 <_printf_i+0xbc>
 80060f4:	681d      	ldr	r5, [r3, #0]
 80060f6:	e003      	b.n	8006100 <_printf_i+0xc4>
 80060f8:	0645      	lsls	r5, r0, #25
 80060fa:	d5fb      	bpl.n	80060f4 <_printf_i+0xb8>
 80060fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006100:	2d00      	cmp	r5, #0
 8006102:	da03      	bge.n	800610c <_printf_i+0xd0>
 8006104:	232d      	movs	r3, #45	@ 0x2d
 8006106:	426d      	negs	r5, r5
 8006108:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800610c:	4859      	ldr	r0, [pc, #356]	@ (8006274 <_printf_i+0x238>)
 800610e:	230a      	movs	r3, #10
 8006110:	e011      	b.n	8006136 <_printf_i+0xfa>
 8006112:	6821      	ldr	r1, [r4, #0]
 8006114:	6833      	ldr	r3, [r6, #0]
 8006116:	0608      	lsls	r0, r1, #24
 8006118:	f853 5b04 	ldr.w	r5, [r3], #4
 800611c:	d402      	bmi.n	8006124 <_printf_i+0xe8>
 800611e:	0649      	lsls	r1, r1, #25
 8006120:	bf48      	it	mi
 8006122:	b2ad      	uxthmi	r5, r5
 8006124:	2f6f      	cmp	r7, #111	@ 0x6f
 8006126:	4853      	ldr	r0, [pc, #332]	@ (8006274 <_printf_i+0x238>)
 8006128:	6033      	str	r3, [r6, #0]
 800612a:	bf14      	ite	ne
 800612c:	230a      	movne	r3, #10
 800612e:	2308      	moveq	r3, #8
 8006130:	2100      	movs	r1, #0
 8006132:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006136:	6866      	ldr	r6, [r4, #4]
 8006138:	60a6      	str	r6, [r4, #8]
 800613a:	2e00      	cmp	r6, #0
 800613c:	bfa2      	ittt	ge
 800613e:	6821      	ldrge	r1, [r4, #0]
 8006140:	f021 0104 	bicge.w	r1, r1, #4
 8006144:	6021      	strge	r1, [r4, #0]
 8006146:	b90d      	cbnz	r5, 800614c <_printf_i+0x110>
 8006148:	2e00      	cmp	r6, #0
 800614a:	d04b      	beq.n	80061e4 <_printf_i+0x1a8>
 800614c:	4616      	mov	r6, r2
 800614e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006152:	fb03 5711 	mls	r7, r3, r1, r5
 8006156:	5dc7      	ldrb	r7, [r0, r7]
 8006158:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800615c:	462f      	mov	r7, r5
 800615e:	42bb      	cmp	r3, r7
 8006160:	460d      	mov	r5, r1
 8006162:	d9f4      	bls.n	800614e <_printf_i+0x112>
 8006164:	2b08      	cmp	r3, #8
 8006166:	d10b      	bne.n	8006180 <_printf_i+0x144>
 8006168:	6823      	ldr	r3, [r4, #0]
 800616a:	07df      	lsls	r7, r3, #31
 800616c:	d508      	bpl.n	8006180 <_printf_i+0x144>
 800616e:	6923      	ldr	r3, [r4, #16]
 8006170:	6861      	ldr	r1, [r4, #4]
 8006172:	4299      	cmp	r1, r3
 8006174:	bfde      	ittt	le
 8006176:	2330      	movle	r3, #48	@ 0x30
 8006178:	f806 3c01 	strble.w	r3, [r6, #-1]
 800617c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006180:	1b92      	subs	r2, r2, r6
 8006182:	6122      	str	r2, [r4, #16]
 8006184:	f8cd a000 	str.w	sl, [sp]
 8006188:	464b      	mov	r3, r9
 800618a:	aa03      	add	r2, sp, #12
 800618c:	4621      	mov	r1, r4
 800618e:	4640      	mov	r0, r8
 8006190:	f7ff fee6 	bl	8005f60 <_printf_common>
 8006194:	3001      	adds	r0, #1
 8006196:	d14a      	bne.n	800622e <_printf_i+0x1f2>
 8006198:	f04f 30ff 	mov.w	r0, #4294967295
 800619c:	b004      	add	sp, #16
 800619e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061a2:	6823      	ldr	r3, [r4, #0]
 80061a4:	f043 0320 	orr.w	r3, r3, #32
 80061a8:	6023      	str	r3, [r4, #0]
 80061aa:	4833      	ldr	r0, [pc, #204]	@ (8006278 <_printf_i+0x23c>)
 80061ac:	2778      	movs	r7, #120	@ 0x78
 80061ae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80061b2:	6823      	ldr	r3, [r4, #0]
 80061b4:	6831      	ldr	r1, [r6, #0]
 80061b6:	061f      	lsls	r7, r3, #24
 80061b8:	f851 5b04 	ldr.w	r5, [r1], #4
 80061bc:	d402      	bmi.n	80061c4 <_printf_i+0x188>
 80061be:	065f      	lsls	r7, r3, #25
 80061c0:	bf48      	it	mi
 80061c2:	b2ad      	uxthmi	r5, r5
 80061c4:	6031      	str	r1, [r6, #0]
 80061c6:	07d9      	lsls	r1, r3, #31
 80061c8:	bf44      	itt	mi
 80061ca:	f043 0320 	orrmi.w	r3, r3, #32
 80061ce:	6023      	strmi	r3, [r4, #0]
 80061d0:	b11d      	cbz	r5, 80061da <_printf_i+0x19e>
 80061d2:	2310      	movs	r3, #16
 80061d4:	e7ac      	b.n	8006130 <_printf_i+0xf4>
 80061d6:	4827      	ldr	r0, [pc, #156]	@ (8006274 <_printf_i+0x238>)
 80061d8:	e7e9      	b.n	80061ae <_printf_i+0x172>
 80061da:	6823      	ldr	r3, [r4, #0]
 80061dc:	f023 0320 	bic.w	r3, r3, #32
 80061e0:	6023      	str	r3, [r4, #0]
 80061e2:	e7f6      	b.n	80061d2 <_printf_i+0x196>
 80061e4:	4616      	mov	r6, r2
 80061e6:	e7bd      	b.n	8006164 <_printf_i+0x128>
 80061e8:	6833      	ldr	r3, [r6, #0]
 80061ea:	6825      	ldr	r5, [r4, #0]
 80061ec:	6961      	ldr	r1, [r4, #20]
 80061ee:	1d18      	adds	r0, r3, #4
 80061f0:	6030      	str	r0, [r6, #0]
 80061f2:	062e      	lsls	r6, r5, #24
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	d501      	bpl.n	80061fc <_printf_i+0x1c0>
 80061f8:	6019      	str	r1, [r3, #0]
 80061fa:	e002      	b.n	8006202 <_printf_i+0x1c6>
 80061fc:	0668      	lsls	r0, r5, #25
 80061fe:	d5fb      	bpl.n	80061f8 <_printf_i+0x1bc>
 8006200:	8019      	strh	r1, [r3, #0]
 8006202:	2300      	movs	r3, #0
 8006204:	6123      	str	r3, [r4, #16]
 8006206:	4616      	mov	r6, r2
 8006208:	e7bc      	b.n	8006184 <_printf_i+0x148>
 800620a:	6833      	ldr	r3, [r6, #0]
 800620c:	1d1a      	adds	r2, r3, #4
 800620e:	6032      	str	r2, [r6, #0]
 8006210:	681e      	ldr	r6, [r3, #0]
 8006212:	6862      	ldr	r2, [r4, #4]
 8006214:	2100      	movs	r1, #0
 8006216:	4630      	mov	r0, r6
 8006218:	f7f9 ffe2 	bl	80001e0 <memchr>
 800621c:	b108      	cbz	r0, 8006222 <_printf_i+0x1e6>
 800621e:	1b80      	subs	r0, r0, r6
 8006220:	6060      	str	r0, [r4, #4]
 8006222:	6863      	ldr	r3, [r4, #4]
 8006224:	6123      	str	r3, [r4, #16]
 8006226:	2300      	movs	r3, #0
 8006228:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800622c:	e7aa      	b.n	8006184 <_printf_i+0x148>
 800622e:	6923      	ldr	r3, [r4, #16]
 8006230:	4632      	mov	r2, r6
 8006232:	4649      	mov	r1, r9
 8006234:	4640      	mov	r0, r8
 8006236:	47d0      	blx	sl
 8006238:	3001      	adds	r0, #1
 800623a:	d0ad      	beq.n	8006198 <_printf_i+0x15c>
 800623c:	6823      	ldr	r3, [r4, #0]
 800623e:	079b      	lsls	r3, r3, #30
 8006240:	d413      	bmi.n	800626a <_printf_i+0x22e>
 8006242:	68e0      	ldr	r0, [r4, #12]
 8006244:	9b03      	ldr	r3, [sp, #12]
 8006246:	4298      	cmp	r0, r3
 8006248:	bfb8      	it	lt
 800624a:	4618      	movlt	r0, r3
 800624c:	e7a6      	b.n	800619c <_printf_i+0x160>
 800624e:	2301      	movs	r3, #1
 8006250:	4632      	mov	r2, r6
 8006252:	4649      	mov	r1, r9
 8006254:	4640      	mov	r0, r8
 8006256:	47d0      	blx	sl
 8006258:	3001      	adds	r0, #1
 800625a:	d09d      	beq.n	8006198 <_printf_i+0x15c>
 800625c:	3501      	adds	r5, #1
 800625e:	68e3      	ldr	r3, [r4, #12]
 8006260:	9903      	ldr	r1, [sp, #12]
 8006262:	1a5b      	subs	r3, r3, r1
 8006264:	42ab      	cmp	r3, r5
 8006266:	dcf2      	bgt.n	800624e <_printf_i+0x212>
 8006268:	e7eb      	b.n	8006242 <_printf_i+0x206>
 800626a:	2500      	movs	r5, #0
 800626c:	f104 0619 	add.w	r6, r4, #25
 8006270:	e7f5      	b.n	800625e <_printf_i+0x222>
 8006272:	bf00      	nop
 8006274:	0800e392 	.word	0x0800e392
 8006278:	0800e3a3 	.word	0x0800e3a3

0800627c <_scanf_float>:
 800627c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006280:	b087      	sub	sp, #28
 8006282:	4617      	mov	r7, r2
 8006284:	9303      	str	r3, [sp, #12]
 8006286:	688b      	ldr	r3, [r1, #8]
 8006288:	1e5a      	subs	r2, r3, #1
 800628a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800628e:	bf81      	itttt	hi
 8006290:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006294:	eb03 0b05 	addhi.w	fp, r3, r5
 8006298:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800629c:	608b      	strhi	r3, [r1, #8]
 800629e:	680b      	ldr	r3, [r1, #0]
 80062a0:	460a      	mov	r2, r1
 80062a2:	f04f 0500 	mov.w	r5, #0
 80062a6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80062aa:	f842 3b1c 	str.w	r3, [r2], #28
 80062ae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80062b2:	4680      	mov	r8, r0
 80062b4:	460c      	mov	r4, r1
 80062b6:	bf98      	it	ls
 80062b8:	f04f 0b00 	movls.w	fp, #0
 80062bc:	9201      	str	r2, [sp, #4]
 80062be:	4616      	mov	r6, r2
 80062c0:	46aa      	mov	sl, r5
 80062c2:	46a9      	mov	r9, r5
 80062c4:	9502      	str	r5, [sp, #8]
 80062c6:	68a2      	ldr	r2, [r4, #8]
 80062c8:	b152      	cbz	r2, 80062e0 <_scanf_float+0x64>
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	781b      	ldrb	r3, [r3, #0]
 80062ce:	2b4e      	cmp	r3, #78	@ 0x4e
 80062d0:	d864      	bhi.n	800639c <_scanf_float+0x120>
 80062d2:	2b40      	cmp	r3, #64	@ 0x40
 80062d4:	d83c      	bhi.n	8006350 <_scanf_float+0xd4>
 80062d6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80062da:	b2c8      	uxtb	r0, r1
 80062dc:	280e      	cmp	r0, #14
 80062de:	d93a      	bls.n	8006356 <_scanf_float+0xda>
 80062e0:	f1b9 0f00 	cmp.w	r9, #0
 80062e4:	d003      	beq.n	80062ee <_scanf_float+0x72>
 80062e6:	6823      	ldr	r3, [r4, #0]
 80062e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062ec:	6023      	str	r3, [r4, #0]
 80062ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80062f2:	f1ba 0f01 	cmp.w	sl, #1
 80062f6:	f200 8117 	bhi.w	8006528 <_scanf_float+0x2ac>
 80062fa:	9b01      	ldr	r3, [sp, #4]
 80062fc:	429e      	cmp	r6, r3
 80062fe:	f200 8108 	bhi.w	8006512 <_scanf_float+0x296>
 8006302:	2001      	movs	r0, #1
 8006304:	b007      	add	sp, #28
 8006306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800630a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800630e:	2a0d      	cmp	r2, #13
 8006310:	d8e6      	bhi.n	80062e0 <_scanf_float+0x64>
 8006312:	a101      	add	r1, pc, #4	@ (adr r1, 8006318 <_scanf_float+0x9c>)
 8006314:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006318:	0800645f 	.word	0x0800645f
 800631c:	080062e1 	.word	0x080062e1
 8006320:	080062e1 	.word	0x080062e1
 8006324:	080062e1 	.word	0x080062e1
 8006328:	080064bf 	.word	0x080064bf
 800632c:	08006497 	.word	0x08006497
 8006330:	080062e1 	.word	0x080062e1
 8006334:	080062e1 	.word	0x080062e1
 8006338:	0800646d 	.word	0x0800646d
 800633c:	080062e1 	.word	0x080062e1
 8006340:	080062e1 	.word	0x080062e1
 8006344:	080062e1 	.word	0x080062e1
 8006348:	080062e1 	.word	0x080062e1
 800634c:	08006425 	.word	0x08006425
 8006350:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006354:	e7db      	b.n	800630e <_scanf_float+0x92>
 8006356:	290e      	cmp	r1, #14
 8006358:	d8c2      	bhi.n	80062e0 <_scanf_float+0x64>
 800635a:	a001      	add	r0, pc, #4	@ (adr r0, 8006360 <_scanf_float+0xe4>)
 800635c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006360:	08006415 	.word	0x08006415
 8006364:	080062e1 	.word	0x080062e1
 8006368:	08006415 	.word	0x08006415
 800636c:	080064ab 	.word	0x080064ab
 8006370:	080062e1 	.word	0x080062e1
 8006374:	080063bd 	.word	0x080063bd
 8006378:	080063fb 	.word	0x080063fb
 800637c:	080063fb 	.word	0x080063fb
 8006380:	080063fb 	.word	0x080063fb
 8006384:	080063fb 	.word	0x080063fb
 8006388:	080063fb 	.word	0x080063fb
 800638c:	080063fb 	.word	0x080063fb
 8006390:	080063fb 	.word	0x080063fb
 8006394:	080063fb 	.word	0x080063fb
 8006398:	080063fb 	.word	0x080063fb
 800639c:	2b6e      	cmp	r3, #110	@ 0x6e
 800639e:	d809      	bhi.n	80063b4 <_scanf_float+0x138>
 80063a0:	2b60      	cmp	r3, #96	@ 0x60
 80063a2:	d8b2      	bhi.n	800630a <_scanf_float+0x8e>
 80063a4:	2b54      	cmp	r3, #84	@ 0x54
 80063a6:	d07b      	beq.n	80064a0 <_scanf_float+0x224>
 80063a8:	2b59      	cmp	r3, #89	@ 0x59
 80063aa:	d199      	bne.n	80062e0 <_scanf_float+0x64>
 80063ac:	2d07      	cmp	r5, #7
 80063ae:	d197      	bne.n	80062e0 <_scanf_float+0x64>
 80063b0:	2508      	movs	r5, #8
 80063b2:	e02c      	b.n	800640e <_scanf_float+0x192>
 80063b4:	2b74      	cmp	r3, #116	@ 0x74
 80063b6:	d073      	beq.n	80064a0 <_scanf_float+0x224>
 80063b8:	2b79      	cmp	r3, #121	@ 0x79
 80063ba:	e7f6      	b.n	80063aa <_scanf_float+0x12e>
 80063bc:	6821      	ldr	r1, [r4, #0]
 80063be:	05c8      	lsls	r0, r1, #23
 80063c0:	d51b      	bpl.n	80063fa <_scanf_float+0x17e>
 80063c2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80063c6:	6021      	str	r1, [r4, #0]
 80063c8:	f109 0901 	add.w	r9, r9, #1
 80063cc:	f1bb 0f00 	cmp.w	fp, #0
 80063d0:	d003      	beq.n	80063da <_scanf_float+0x15e>
 80063d2:	3201      	adds	r2, #1
 80063d4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80063d8:	60a2      	str	r2, [r4, #8]
 80063da:	68a3      	ldr	r3, [r4, #8]
 80063dc:	3b01      	subs	r3, #1
 80063de:	60a3      	str	r3, [r4, #8]
 80063e0:	6923      	ldr	r3, [r4, #16]
 80063e2:	3301      	adds	r3, #1
 80063e4:	6123      	str	r3, [r4, #16]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	3b01      	subs	r3, #1
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	607b      	str	r3, [r7, #4]
 80063ee:	f340 8087 	ble.w	8006500 <_scanf_float+0x284>
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	3301      	adds	r3, #1
 80063f6:	603b      	str	r3, [r7, #0]
 80063f8:	e765      	b.n	80062c6 <_scanf_float+0x4a>
 80063fa:	eb1a 0105 	adds.w	r1, sl, r5
 80063fe:	f47f af6f 	bne.w	80062e0 <_scanf_float+0x64>
 8006402:	6822      	ldr	r2, [r4, #0]
 8006404:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006408:	6022      	str	r2, [r4, #0]
 800640a:	460d      	mov	r5, r1
 800640c:	468a      	mov	sl, r1
 800640e:	f806 3b01 	strb.w	r3, [r6], #1
 8006412:	e7e2      	b.n	80063da <_scanf_float+0x15e>
 8006414:	6822      	ldr	r2, [r4, #0]
 8006416:	0610      	lsls	r0, r2, #24
 8006418:	f57f af62 	bpl.w	80062e0 <_scanf_float+0x64>
 800641c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006420:	6022      	str	r2, [r4, #0]
 8006422:	e7f4      	b.n	800640e <_scanf_float+0x192>
 8006424:	f1ba 0f00 	cmp.w	sl, #0
 8006428:	d10e      	bne.n	8006448 <_scanf_float+0x1cc>
 800642a:	f1b9 0f00 	cmp.w	r9, #0
 800642e:	d10e      	bne.n	800644e <_scanf_float+0x1d2>
 8006430:	6822      	ldr	r2, [r4, #0]
 8006432:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006436:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800643a:	d108      	bne.n	800644e <_scanf_float+0x1d2>
 800643c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006440:	6022      	str	r2, [r4, #0]
 8006442:	f04f 0a01 	mov.w	sl, #1
 8006446:	e7e2      	b.n	800640e <_scanf_float+0x192>
 8006448:	f1ba 0f02 	cmp.w	sl, #2
 800644c:	d055      	beq.n	80064fa <_scanf_float+0x27e>
 800644e:	2d01      	cmp	r5, #1
 8006450:	d002      	beq.n	8006458 <_scanf_float+0x1dc>
 8006452:	2d04      	cmp	r5, #4
 8006454:	f47f af44 	bne.w	80062e0 <_scanf_float+0x64>
 8006458:	3501      	adds	r5, #1
 800645a:	b2ed      	uxtb	r5, r5
 800645c:	e7d7      	b.n	800640e <_scanf_float+0x192>
 800645e:	f1ba 0f01 	cmp.w	sl, #1
 8006462:	f47f af3d 	bne.w	80062e0 <_scanf_float+0x64>
 8006466:	f04f 0a02 	mov.w	sl, #2
 800646a:	e7d0      	b.n	800640e <_scanf_float+0x192>
 800646c:	b97d      	cbnz	r5, 800648e <_scanf_float+0x212>
 800646e:	f1b9 0f00 	cmp.w	r9, #0
 8006472:	f47f af38 	bne.w	80062e6 <_scanf_float+0x6a>
 8006476:	6822      	ldr	r2, [r4, #0]
 8006478:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800647c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006480:	f040 8108 	bne.w	8006694 <_scanf_float+0x418>
 8006484:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006488:	6022      	str	r2, [r4, #0]
 800648a:	2501      	movs	r5, #1
 800648c:	e7bf      	b.n	800640e <_scanf_float+0x192>
 800648e:	2d03      	cmp	r5, #3
 8006490:	d0e2      	beq.n	8006458 <_scanf_float+0x1dc>
 8006492:	2d05      	cmp	r5, #5
 8006494:	e7de      	b.n	8006454 <_scanf_float+0x1d8>
 8006496:	2d02      	cmp	r5, #2
 8006498:	f47f af22 	bne.w	80062e0 <_scanf_float+0x64>
 800649c:	2503      	movs	r5, #3
 800649e:	e7b6      	b.n	800640e <_scanf_float+0x192>
 80064a0:	2d06      	cmp	r5, #6
 80064a2:	f47f af1d 	bne.w	80062e0 <_scanf_float+0x64>
 80064a6:	2507      	movs	r5, #7
 80064a8:	e7b1      	b.n	800640e <_scanf_float+0x192>
 80064aa:	6822      	ldr	r2, [r4, #0]
 80064ac:	0591      	lsls	r1, r2, #22
 80064ae:	f57f af17 	bpl.w	80062e0 <_scanf_float+0x64>
 80064b2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80064b6:	6022      	str	r2, [r4, #0]
 80064b8:	f8cd 9008 	str.w	r9, [sp, #8]
 80064bc:	e7a7      	b.n	800640e <_scanf_float+0x192>
 80064be:	6822      	ldr	r2, [r4, #0]
 80064c0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80064c4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80064c8:	d006      	beq.n	80064d8 <_scanf_float+0x25c>
 80064ca:	0550      	lsls	r0, r2, #21
 80064cc:	f57f af08 	bpl.w	80062e0 <_scanf_float+0x64>
 80064d0:	f1b9 0f00 	cmp.w	r9, #0
 80064d4:	f000 80de 	beq.w	8006694 <_scanf_float+0x418>
 80064d8:	0591      	lsls	r1, r2, #22
 80064da:	bf58      	it	pl
 80064dc:	9902      	ldrpl	r1, [sp, #8]
 80064de:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80064e2:	bf58      	it	pl
 80064e4:	eba9 0101 	subpl.w	r1, r9, r1
 80064e8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80064ec:	bf58      	it	pl
 80064ee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80064f2:	6022      	str	r2, [r4, #0]
 80064f4:	f04f 0900 	mov.w	r9, #0
 80064f8:	e789      	b.n	800640e <_scanf_float+0x192>
 80064fa:	f04f 0a03 	mov.w	sl, #3
 80064fe:	e786      	b.n	800640e <_scanf_float+0x192>
 8006500:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006504:	4639      	mov	r1, r7
 8006506:	4640      	mov	r0, r8
 8006508:	4798      	blx	r3
 800650a:	2800      	cmp	r0, #0
 800650c:	f43f aedb 	beq.w	80062c6 <_scanf_float+0x4a>
 8006510:	e6e6      	b.n	80062e0 <_scanf_float+0x64>
 8006512:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006516:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800651a:	463a      	mov	r2, r7
 800651c:	4640      	mov	r0, r8
 800651e:	4798      	blx	r3
 8006520:	6923      	ldr	r3, [r4, #16]
 8006522:	3b01      	subs	r3, #1
 8006524:	6123      	str	r3, [r4, #16]
 8006526:	e6e8      	b.n	80062fa <_scanf_float+0x7e>
 8006528:	1e6b      	subs	r3, r5, #1
 800652a:	2b06      	cmp	r3, #6
 800652c:	d824      	bhi.n	8006578 <_scanf_float+0x2fc>
 800652e:	2d02      	cmp	r5, #2
 8006530:	d836      	bhi.n	80065a0 <_scanf_float+0x324>
 8006532:	9b01      	ldr	r3, [sp, #4]
 8006534:	429e      	cmp	r6, r3
 8006536:	f67f aee4 	bls.w	8006302 <_scanf_float+0x86>
 800653a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800653e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006542:	463a      	mov	r2, r7
 8006544:	4640      	mov	r0, r8
 8006546:	4798      	blx	r3
 8006548:	6923      	ldr	r3, [r4, #16]
 800654a:	3b01      	subs	r3, #1
 800654c:	6123      	str	r3, [r4, #16]
 800654e:	e7f0      	b.n	8006532 <_scanf_float+0x2b6>
 8006550:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006554:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006558:	463a      	mov	r2, r7
 800655a:	4640      	mov	r0, r8
 800655c:	4798      	blx	r3
 800655e:	6923      	ldr	r3, [r4, #16]
 8006560:	3b01      	subs	r3, #1
 8006562:	6123      	str	r3, [r4, #16]
 8006564:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006568:	fa5f fa8a 	uxtb.w	sl, sl
 800656c:	f1ba 0f02 	cmp.w	sl, #2
 8006570:	d1ee      	bne.n	8006550 <_scanf_float+0x2d4>
 8006572:	3d03      	subs	r5, #3
 8006574:	b2ed      	uxtb	r5, r5
 8006576:	1b76      	subs	r6, r6, r5
 8006578:	6823      	ldr	r3, [r4, #0]
 800657a:	05da      	lsls	r2, r3, #23
 800657c:	d530      	bpl.n	80065e0 <_scanf_float+0x364>
 800657e:	055b      	lsls	r3, r3, #21
 8006580:	d511      	bpl.n	80065a6 <_scanf_float+0x32a>
 8006582:	9b01      	ldr	r3, [sp, #4]
 8006584:	429e      	cmp	r6, r3
 8006586:	f67f aebc 	bls.w	8006302 <_scanf_float+0x86>
 800658a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800658e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006592:	463a      	mov	r2, r7
 8006594:	4640      	mov	r0, r8
 8006596:	4798      	blx	r3
 8006598:	6923      	ldr	r3, [r4, #16]
 800659a:	3b01      	subs	r3, #1
 800659c:	6123      	str	r3, [r4, #16]
 800659e:	e7f0      	b.n	8006582 <_scanf_float+0x306>
 80065a0:	46aa      	mov	sl, r5
 80065a2:	46b3      	mov	fp, r6
 80065a4:	e7de      	b.n	8006564 <_scanf_float+0x2e8>
 80065a6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80065aa:	6923      	ldr	r3, [r4, #16]
 80065ac:	2965      	cmp	r1, #101	@ 0x65
 80065ae:	f103 33ff 	add.w	r3, r3, #4294967295
 80065b2:	f106 35ff 	add.w	r5, r6, #4294967295
 80065b6:	6123      	str	r3, [r4, #16]
 80065b8:	d00c      	beq.n	80065d4 <_scanf_float+0x358>
 80065ba:	2945      	cmp	r1, #69	@ 0x45
 80065bc:	d00a      	beq.n	80065d4 <_scanf_float+0x358>
 80065be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80065c2:	463a      	mov	r2, r7
 80065c4:	4640      	mov	r0, r8
 80065c6:	4798      	blx	r3
 80065c8:	6923      	ldr	r3, [r4, #16]
 80065ca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80065ce:	3b01      	subs	r3, #1
 80065d0:	1eb5      	subs	r5, r6, #2
 80065d2:	6123      	str	r3, [r4, #16]
 80065d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80065d8:	463a      	mov	r2, r7
 80065da:	4640      	mov	r0, r8
 80065dc:	4798      	blx	r3
 80065de:	462e      	mov	r6, r5
 80065e0:	6822      	ldr	r2, [r4, #0]
 80065e2:	f012 0210 	ands.w	r2, r2, #16
 80065e6:	d001      	beq.n	80065ec <_scanf_float+0x370>
 80065e8:	2000      	movs	r0, #0
 80065ea:	e68b      	b.n	8006304 <_scanf_float+0x88>
 80065ec:	7032      	strb	r2, [r6, #0]
 80065ee:	6823      	ldr	r3, [r4, #0]
 80065f0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80065f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065f8:	d11c      	bne.n	8006634 <_scanf_float+0x3b8>
 80065fa:	9b02      	ldr	r3, [sp, #8]
 80065fc:	454b      	cmp	r3, r9
 80065fe:	eba3 0209 	sub.w	r2, r3, r9
 8006602:	d123      	bne.n	800664c <_scanf_float+0x3d0>
 8006604:	9901      	ldr	r1, [sp, #4]
 8006606:	2200      	movs	r2, #0
 8006608:	4640      	mov	r0, r8
 800660a:	f7ff f9cd 	bl	80059a8 <_strtod_r>
 800660e:	9b03      	ldr	r3, [sp, #12]
 8006610:	6821      	ldr	r1, [r4, #0]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f011 0f02 	tst.w	r1, #2
 8006618:	ec57 6b10 	vmov	r6, r7, d0
 800661c:	f103 0204 	add.w	r2, r3, #4
 8006620:	d01f      	beq.n	8006662 <_scanf_float+0x3e6>
 8006622:	9903      	ldr	r1, [sp, #12]
 8006624:	600a      	str	r2, [r1, #0]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	e9c3 6700 	strd	r6, r7, [r3]
 800662c:	68e3      	ldr	r3, [r4, #12]
 800662e:	3301      	adds	r3, #1
 8006630:	60e3      	str	r3, [r4, #12]
 8006632:	e7d9      	b.n	80065e8 <_scanf_float+0x36c>
 8006634:	9b04      	ldr	r3, [sp, #16]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d0e4      	beq.n	8006604 <_scanf_float+0x388>
 800663a:	9905      	ldr	r1, [sp, #20]
 800663c:	230a      	movs	r3, #10
 800663e:	3101      	adds	r1, #1
 8006640:	4640      	mov	r0, r8
 8006642:	f002 f96b 	bl	800891c <_strtol_r>
 8006646:	9b04      	ldr	r3, [sp, #16]
 8006648:	9e05      	ldr	r6, [sp, #20]
 800664a:	1ac2      	subs	r2, r0, r3
 800664c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006650:	429e      	cmp	r6, r3
 8006652:	bf28      	it	cs
 8006654:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006658:	4910      	ldr	r1, [pc, #64]	@ (800669c <_scanf_float+0x420>)
 800665a:	4630      	mov	r0, r6
 800665c:	f000 f8e4 	bl	8006828 <siprintf>
 8006660:	e7d0      	b.n	8006604 <_scanf_float+0x388>
 8006662:	f011 0f04 	tst.w	r1, #4
 8006666:	9903      	ldr	r1, [sp, #12]
 8006668:	600a      	str	r2, [r1, #0]
 800666a:	d1dc      	bne.n	8006626 <_scanf_float+0x3aa>
 800666c:	681d      	ldr	r5, [r3, #0]
 800666e:	4632      	mov	r2, r6
 8006670:	463b      	mov	r3, r7
 8006672:	4630      	mov	r0, r6
 8006674:	4639      	mov	r1, r7
 8006676:	f7fa fa61 	bl	8000b3c <__aeabi_dcmpun>
 800667a:	b128      	cbz	r0, 8006688 <_scanf_float+0x40c>
 800667c:	4808      	ldr	r0, [pc, #32]	@ (80066a0 <_scanf_float+0x424>)
 800667e:	f000 fa37 	bl	8006af0 <nanf>
 8006682:	ed85 0a00 	vstr	s0, [r5]
 8006686:	e7d1      	b.n	800662c <_scanf_float+0x3b0>
 8006688:	4630      	mov	r0, r6
 800668a:	4639      	mov	r1, r7
 800668c:	f7fa fab4 	bl	8000bf8 <__aeabi_d2f>
 8006690:	6028      	str	r0, [r5, #0]
 8006692:	e7cb      	b.n	800662c <_scanf_float+0x3b0>
 8006694:	f04f 0900 	mov.w	r9, #0
 8006698:	e629      	b.n	80062ee <_scanf_float+0x72>
 800669a:	bf00      	nop
 800669c:	0800e3b4 	.word	0x0800e3b4
 80066a0:	0800e755 	.word	0x0800e755

080066a4 <std>:
 80066a4:	2300      	movs	r3, #0
 80066a6:	b510      	push	{r4, lr}
 80066a8:	4604      	mov	r4, r0
 80066aa:	e9c0 3300 	strd	r3, r3, [r0]
 80066ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80066b2:	6083      	str	r3, [r0, #8]
 80066b4:	8181      	strh	r1, [r0, #12]
 80066b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80066b8:	81c2      	strh	r2, [r0, #14]
 80066ba:	6183      	str	r3, [r0, #24]
 80066bc:	4619      	mov	r1, r3
 80066be:	2208      	movs	r2, #8
 80066c0:	305c      	adds	r0, #92	@ 0x5c
 80066c2:	f000 f914 	bl	80068ee <memset>
 80066c6:	4b0d      	ldr	r3, [pc, #52]	@ (80066fc <std+0x58>)
 80066c8:	6263      	str	r3, [r4, #36]	@ 0x24
 80066ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006700 <std+0x5c>)
 80066cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80066ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006704 <std+0x60>)
 80066d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80066d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006708 <std+0x64>)
 80066d4:	6323      	str	r3, [r4, #48]	@ 0x30
 80066d6:	4b0d      	ldr	r3, [pc, #52]	@ (800670c <std+0x68>)
 80066d8:	6224      	str	r4, [r4, #32]
 80066da:	429c      	cmp	r4, r3
 80066dc:	d006      	beq.n	80066ec <std+0x48>
 80066de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80066e2:	4294      	cmp	r4, r2
 80066e4:	d002      	beq.n	80066ec <std+0x48>
 80066e6:	33d0      	adds	r3, #208	@ 0xd0
 80066e8:	429c      	cmp	r4, r3
 80066ea:	d105      	bne.n	80066f8 <std+0x54>
 80066ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80066f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066f4:	f000 b9e0 	b.w	8006ab8 <__retarget_lock_init_recursive>
 80066f8:	bd10      	pop	{r4, pc}
 80066fa:	bf00      	nop
 80066fc:	08006869 	.word	0x08006869
 8006700:	0800688b 	.word	0x0800688b
 8006704:	080068c3 	.word	0x080068c3
 8006708:	080068e7 	.word	0x080068e7
 800670c:	20000a8c 	.word	0x20000a8c

08006710 <stdio_exit_handler>:
 8006710:	4a02      	ldr	r2, [pc, #8]	@ (800671c <stdio_exit_handler+0xc>)
 8006712:	4903      	ldr	r1, [pc, #12]	@ (8006720 <stdio_exit_handler+0x10>)
 8006714:	4803      	ldr	r0, [pc, #12]	@ (8006724 <stdio_exit_handler+0x14>)
 8006716:	f000 b869 	b.w	80067ec <_fwalk_sglue>
 800671a:	bf00      	nop
 800671c:	2000002c 	.word	0x2000002c
 8006720:	08008cf1 	.word	0x08008cf1
 8006724:	200001a8 	.word	0x200001a8

08006728 <cleanup_stdio>:
 8006728:	6841      	ldr	r1, [r0, #4]
 800672a:	4b0c      	ldr	r3, [pc, #48]	@ (800675c <cleanup_stdio+0x34>)
 800672c:	4299      	cmp	r1, r3
 800672e:	b510      	push	{r4, lr}
 8006730:	4604      	mov	r4, r0
 8006732:	d001      	beq.n	8006738 <cleanup_stdio+0x10>
 8006734:	f002 fadc 	bl	8008cf0 <_fflush_r>
 8006738:	68a1      	ldr	r1, [r4, #8]
 800673a:	4b09      	ldr	r3, [pc, #36]	@ (8006760 <cleanup_stdio+0x38>)
 800673c:	4299      	cmp	r1, r3
 800673e:	d002      	beq.n	8006746 <cleanup_stdio+0x1e>
 8006740:	4620      	mov	r0, r4
 8006742:	f002 fad5 	bl	8008cf0 <_fflush_r>
 8006746:	68e1      	ldr	r1, [r4, #12]
 8006748:	4b06      	ldr	r3, [pc, #24]	@ (8006764 <cleanup_stdio+0x3c>)
 800674a:	4299      	cmp	r1, r3
 800674c:	d004      	beq.n	8006758 <cleanup_stdio+0x30>
 800674e:	4620      	mov	r0, r4
 8006750:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006754:	f002 bacc 	b.w	8008cf0 <_fflush_r>
 8006758:	bd10      	pop	{r4, pc}
 800675a:	bf00      	nop
 800675c:	20000a8c 	.word	0x20000a8c
 8006760:	20000af4 	.word	0x20000af4
 8006764:	20000b5c 	.word	0x20000b5c

08006768 <global_stdio_init.part.0>:
 8006768:	b510      	push	{r4, lr}
 800676a:	4b0b      	ldr	r3, [pc, #44]	@ (8006798 <global_stdio_init.part.0+0x30>)
 800676c:	4c0b      	ldr	r4, [pc, #44]	@ (800679c <global_stdio_init.part.0+0x34>)
 800676e:	4a0c      	ldr	r2, [pc, #48]	@ (80067a0 <global_stdio_init.part.0+0x38>)
 8006770:	601a      	str	r2, [r3, #0]
 8006772:	4620      	mov	r0, r4
 8006774:	2200      	movs	r2, #0
 8006776:	2104      	movs	r1, #4
 8006778:	f7ff ff94 	bl	80066a4 <std>
 800677c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006780:	2201      	movs	r2, #1
 8006782:	2109      	movs	r1, #9
 8006784:	f7ff ff8e 	bl	80066a4 <std>
 8006788:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800678c:	2202      	movs	r2, #2
 800678e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006792:	2112      	movs	r1, #18
 8006794:	f7ff bf86 	b.w	80066a4 <std>
 8006798:	20000bc4 	.word	0x20000bc4
 800679c:	20000a8c 	.word	0x20000a8c
 80067a0:	08006711 	.word	0x08006711

080067a4 <__sfp_lock_acquire>:
 80067a4:	4801      	ldr	r0, [pc, #4]	@ (80067ac <__sfp_lock_acquire+0x8>)
 80067a6:	f000 b988 	b.w	8006aba <__retarget_lock_acquire_recursive>
 80067aa:	bf00      	nop
 80067ac:	20000bcd 	.word	0x20000bcd

080067b0 <__sfp_lock_release>:
 80067b0:	4801      	ldr	r0, [pc, #4]	@ (80067b8 <__sfp_lock_release+0x8>)
 80067b2:	f000 b983 	b.w	8006abc <__retarget_lock_release_recursive>
 80067b6:	bf00      	nop
 80067b8:	20000bcd 	.word	0x20000bcd

080067bc <__sinit>:
 80067bc:	b510      	push	{r4, lr}
 80067be:	4604      	mov	r4, r0
 80067c0:	f7ff fff0 	bl	80067a4 <__sfp_lock_acquire>
 80067c4:	6a23      	ldr	r3, [r4, #32]
 80067c6:	b11b      	cbz	r3, 80067d0 <__sinit+0x14>
 80067c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067cc:	f7ff bff0 	b.w	80067b0 <__sfp_lock_release>
 80067d0:	4b04      	ldr	r3, [pc, #16]	@ (80067e4 <__sinit+0x28>)
 80067d2:	6223      	str	r3, [r4, #32]
 80067d4:	4b04      	ldr	r3, [pc, #16]	@ (80067e8 <__sinit+0x2c>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d1f5      	bne.n	80067c8 <__sinit+0xc>
 80067dc:	f7ff ffc4 	bl	8006768 <global_stdio_init.part.0>
 80067e0:	e7f2      	b.n	80067c8 <__sinit+0xc>
 80067e2:	bf00      	nop
 80067e4:	08006729 	.word	0x08006729
 80067e8:	20000bc4 	.word	0x20000bc4

080067ec <_fwalk_sglue>:
 80067ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067f0:	4607      	mov	r7, r0
 80067f2:	4688      	mov	r8, r1
 80067f4:	4614      	mov	r4, r2
 80067f6:	2600      	movs	r6, #0
 80067f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80067fc:	f1b9 0901 	subs.w	r9, r9, #1
 8006800:	d505      	bpl.n	800680e <_fwalk_sglue+0x22>
 8006802:	6824      	ldr	r4, [r4, #0]
 8006804:	2c00      	cmp	r4, #0
 8006806:	d1f7      	bne.n	80067f8 <_fwalk_sglue+0xc>
 8006808:	4630      	mov	r0, r6
 800680a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800680e:	89ab      	ldrh	r3, [r5, #12]
 8006810:	2b01      	cmp	r3, #1
 8006812:	d907      	bls.n	8006824 <_fwalk_sglue+0x38>
 8006814:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006818:	3301      	adds	r3, #1
 800681a:	d003      	beq.n	8006824 <_fwalk_sglue+0x38>
 800681c:	4629      	mov	r1, r5
 800681e:	4638      	mov	r0, r7
 8006820:	47c0      	blx	r8
 8006822:	4306      	orrs	r6, r0
 8006824:	3568      	adds	r5, #104	@ 0x68
 8006826:	e7e9      	b.n	80067fc <_fwalk_sglue+0x10>

08006828 <siprintf>:
 8006828:	b40e      	push	{r1, r2, r3}
 800682a:	b500      	push	{lr}
 800682c:	b09c      	sub	sp, #112	@ 0x70
 800682e:	ab1d      	add	r3, sp, #116	@ 0x74
 8006830:	9002      	str	r0, [sp, #8]
 8006832:	9006      	str	r0, [sp, #24]
 8006834:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006838:	4809      	ldr	r0, [pc, #36]	@ (8006860 <siprintf+0x38>)
 800683a:	9107      	str	r1, [sp, #28]
 800683c:	9104      	str	r1, [sp, #16]
 800683e:	4909      	ldr	r1, [pc, #36]	@ (8006864 <siprintf+0x3c>)
 8006840:	f853 2b04 	ldr.w	r2, [r3], #4
 8006844:	9105      	str	r1, [sp, #20]
 8006846:	6800      	ldr	r0, [r0, #0]
 8006848:	9301      	str	r3, [sp, #4]
 800684a:	a902      	add	r1, sp, #8
 800684c:	f002 f8d0 	bl	80089f0 <_svfiprintf_r>
 8006850:	9b02      	ldr	r3, [sp, #8]
 8006852:	2200      	movs	r2, #0
 8006854:	701a      	strb	r2, [r3, #0]
 8006856:	b01c      	add	sp, #112	@ 0x70
 8006858:	f85d eb04 	ldr.w	lr, [sp], #4
 800685c:	b003      	add	sp, #12
 800685e:	4770      	bx	lr
 8006860:	200001a4 	.word	0x200001a4
 8006864:	ffff0208 	.word	0xffff0208

08006868 <__sread>:
 8006868:	b510      	push	{r4, lr}
 800686a:	460c      	mov	r4, r1
 800686c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006870:	f000 f8c4 	bl	80069fc <_read_r>
 8006874:	2800      	cmp	r0, #0
 8006876:	bfab      	itete	ge
 8006878:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800687a:	89a3      	ldrhlt	r3, [r4, #12]
 800687c:	181b      	addge	r3, r3, r0
 800687e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006882:	bfac      	ite	ge
 8006884:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006886:	81a3      	strhlt	r3, [r4, #12]
 8006888:	bd10      	pop	{r4, pc}

0800688a <__swrite>:
 800688a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800688e:	461f      	mov	r7, r3
 8006890:	898b      	ldrh	r3, [r1, #12]
 8006892:	05db      	lsls	r3, r3, #23
 8006894:	4605      	mov	r5, r0
 8006896:	460c      	mov	r4, r1
 8006898:	4616      	mov	r6, r2
 800689a:	d505      	bpl.n	80068a8 <__swrite+0x1e>
 800689c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068a0:	2302      	movs	r3, #2
 80068a2:	2200      	movs	r2, #0
 80068a4:	f000 f898 	bl	80069d8 <_lseek_r>
 80068a8:	89a3      	ldrh	r3, [r4, #12]
 80068aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80068b2:	81a3      	strh	r3, [r4, #12]
 80068b4:	4632      	mov	r2, r6
 80068b6:	463b      	mov	r3, r7
 80068b8:	4628      	mov	r0, r5
 80068ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068be:	f000 b8bf 	b.w	8006a40 <_write_r>

080068c2 <__sseek>:
 80068c2:	b510      	push	{r4, lr}
 80068c4:	460c      	mov	r4, r1
 80068c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068ca:	f000 f885 	bl	80069d8 <_lseek_r>
 80068ce:	1c43      	adds	r3, r0, #1
 80068d0:	89a3      	ldrh	r3, [r4, #12]
 80068d2:	bf15      	itete	ne
 80068d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80068d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80068da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80068de:	81a3      	strheq	r3, [r4, #12]
 80068e0:	bf18      	it	ne
 80068e2:	81a3      	strhne	r3, [r4, #12]
 80068e4:	bd10      	pop	{r4, pc}

080068e6 <__sclose>:
 80068e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068ea:	f000 b865 	b.w	80069b8 <_close_r>

080068ee <memset>:
 80068ee:	4402      	add	r2, r0
 80068f0:	4603      	mov	r3, r0
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d100      	bne.n	80068f8 <memset+0xa>
 80068f6:	4770      	bx	lr
 80068f8:	f803 1b01 	strb.w	r1, [r3], #1
 80068fc:	e7f9      	b.n	80068f2 <memset+0x4>
	...

08006900 <strdup>:
 8006900:	4b02      	ldr	r3, [pc, #8]	@ (800690c <strdup+0xc>)
 8006902:	4601      	mov	r1, r0
 8006904:	6818      	ldr	r0, [r3, #0]
 8006906:	f000 b803 	b.w	8006910 <_strdup_r>
 800690a:	bf00      	nop
 800690c:	200001a4 	.word	0x200001a4

08006910 <_strdup_r>:
 8006910:	b570      	push	{r4, r5, r6, lr}
 8006912:	4604      	mov	r4, r0
 8006914:	4608      	mov	r0, r1
 8006916:	460d      	mov	r5, r1
 8006918:	f7f9 fcb2 	bl	8000280 <strlen>
 800691c:	1c46      	adds	r6, r0, #1
 800691e:	4631      	mov	r1, r6
 8006920:	4620      	mov	r0, r4
 8006922:	f7fe f9b1 	bl	8004c88 <_malloc_r>
 8006926:	4604      	mov	r4, r0
 8006928:	b118      	cbz	r0, 8006932 <_strdup_r+0x22>
 800692a:	4632      	mov	r2, r6
 800692c:	4629      	mov	r1, r5
 800692e:	f000 f8c6 	bl	8006abe <memcpy>
 8006932:	4620      	mov	r0, r4
 8006934:	bd70      	pop	{r4, r5, r6, pc}

08006936 <strncmp>:
 8006936:	b510      	push	{r4, lr}
 8006938:	b16a      	cbz	r2, 8006956 <strncmp+0x20>
 800693a:	3901      	subs	r1, #1
 800693c:	1884      	adds	r4, r0, r2
 800693e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006942:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006946:	429a      	cmp	r2, r3
 8006948:	d103      	bne.n	8006952 <strncmp+0x1c>
 800694a:	42a0      	cmp	r0, r4
 800694c:	d001      	beq.n	8006952 <strncmp+0x1c>
 800694e:	2a00      	cmp	r2, #0
 8006950:	d1f5      	bne.n	800693e <strncmp+0x8>
 8006952:	1ad0      	subs	r0, r2, r3
 8006954:	bd10      	pop	{r4, pc}
 8006956:	4610      	mov	r0, r2
 8006958:	e7fc      	b.n	8006954 <strncmp+0x1e>

0800695a <__strtok_r>:
 800695a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800695c:	4604      	mov	r4, r0
 800695e:	b908      	cbnz	r0, 8006964 <__strtok_r+0xa>
 8006960:	6814      	ldr	r4, [r2, #0]
 8006962:	b144      	cbz	r4, 8006976 <__strtok_r+0x1c>
 8006964:	4620      	mov	r0, r4
 8006966:	f814 5b01 	ldrb.w	r5, [r4], #1
 800696a:	460f      	mov	r7, r1
 800696c:	f817 6b01 	ldrb.w	r6, [r7], #1
 8006970:	b91e      	cbnz	r6, 800697a <__strtok_r+0x20>
 8006972:	b965      	cbnz	r5, 800698e <__strtok_r+0x34>
 8006974:	6015      	str	r5, [r2, #0]
 8006976:	2000      	movs	r0, #0
 8006978:	e005      	b.n	8006986 <__strtok_r+0x2c>
 800697a:	42b5      	cmp	r5, r6
 800697c:	d1f6      	bne.n	800696c <__strtok_r+0x12>
 800697e:	2b00      	cmp	r3, #0
 8006980:	d1f0      	bne.n	8006964 <__strtok_r+0xa>
 8006982:	6014      	str	r4, [r2, #0]
 8006984:	7003      	strb	r3, [r0, #0]
 8006986:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006988:	461c      	mov	r4, r3
 800698a:	e00c      	b.n	80069a6 <__strtok_r+0x4c>
 800698c:	b915      	cbnz	r5, 8006994 <__strtok_r+0x3a>
 800698e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006992:	460e      	mov	r6, r1
 8006994:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006998:	42ab      	cmp	r3, r5
 800699a:	d1f7      	bne.n	800698c <__strtok_r+0x32>
 800699c:	2b00      	cmp	r3, #0
 800699e:	d0f3      	beq.n	8006988 <__strtok_r+0x2e>
 80069a0:	2300      	movs	r3, #0
 80069a2:	f804 3c01 	strb.w	r3, [r4, #-1]
 80069a6:	6014      	str	r4, [r2, #0]
 80069a8:	e7ed      	b.n	8006986 <__strtok_r+0x2c>

080069aa <strtok_r>:
 80069aa:	2301      	movs	r3, #1
 80069ac:	f7ff bfd5 	b.w	800695a <__strtok_r>

080069b0 <_localeconv_r>:
 80069b0:	4800      	ldr	r0, [pc, #0]	@ (80069b4 <_localeconv_r+0x4>)
 80069b2:	4770      	bx	lr
 80069b4:	20000128 	.word	0x20000128

080069b8 <_close_r>:
 80069b8:	b538      	push	{r3, r4, r5, lr}
 80069ba:	4d06      	ldr	r5, [pc, #24]	@ (80069d4 <_close_r+0x1c>)
 80069bc:	2300      	movs	r3, #0
 80069be:	4604      	mov	r4, r0
 80069c0:	4608      	mov	r0, r1
 80069c2:	602b      	str	r3, [r5, #0]
 80069c4:	f7fb fd16 	bl	80023f4 <_close>
 80069c8:	1c43      	adds	r3, r0, #1
 80069ca:	d102      	bne.n	80069d2 <_close_r+0x1a>
 80069cc:	682b      	ldr	r3, [r5, #0]
 80069ce:	b103      	cbz	r3, 80069d2 <_close_r+0x1a>
 80069d0:	6023      	str	r3, [r4, #0]
 80069d2:	bd38      	pop	{r3, r4, r5, pc}
 80069d4:	20000bc8 	.word	0x20000bc8

080069d8 <_lseek_r>:
 80069d8:	b538      	push	{r3, r4, r5, lr}
 80069da:	4d07      	ldr	r5, [pc, #28]	@ (80069f8 <_lseek_r+0x20>)
 80069dc:	4604      	mov	r4, r0
 80069de:	4608      	mov	r0, r1
 80069e0:	4611      	mov	r1, r2
 80069e2:	2200      	movs	r2, #0
 80069e4:	602a      	str	r2, [r5, #0]
 80069e6:	461a      	mov	r2, r3
 80069e8:	f7fb fd10 	bl	800240c <_lseek>
 80069ec:	1c43      	adds	r3, r0, #1
 80069ee:	d102      	bne.n	80069f6 <_lseek_r+0x1e>
 80069f0:	682b      	ldr	r3, [r5, #0]
 80069f2:	b103      	cbz	r3, 80069f6 <_lseek_r+0x1e>
 80069f4:	6023      	str	r3, [r4, #0]
 80069f6:	bd38      	pop	{r3, r4, r5, pc}
 80069f8:	20000bc8 	.word	0x20000bc8

080069fc <_read_r>:
 80069fc:	b538      	push	{r3, r4, r5, lr}
 80069fe:	4d07      	ldr	r5, [pc, #28]	@ (8006a1c <_read_r+0x20>)
 8006a00:	4604      	mov	r4, r0
 8006a02:	4608      	mov	r0, r1
 8006a04:	4611      	mov	r1, r2
 8006a06:	2200      	movs	r2, #0
 8006a08:	602a      	str	r2, [r5, #0]
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	f7fb fcd6 	bl	80023bc <_read>
 8006a10:	1c43      	adds	r3, r0, #1
 8006a12:	d102      	bne.n	8006a1a <_read_r+0x1e>
 8006a14:	682b      	ldr	r3, [r5, #0]
 8006a16:	b103      	cbz	r3, 8006a1a <_read_r+0x1e>
 8006a18:	6023      	str	r3, [r4, #0]
 8006a1a:	bd38      	pop	{r3, r4, r5, pc}
 8006a1c:	20000bc8 	.word	0x20000bc8

08006a20 <_sbrk_r>:
 8006a20:	b538      	push	{r3, r4, r5, lr}
 8006a22:	4d06      	ldr	r5, [pc, #24]	@ (8006a3c <_sbrk_r+0x1c>)
 8006a24:	2300      	movs	r3, #0
 8006a26:	4604      	mov	r4, r0
 8006a28:	4608      	mov	r0, r1
 8006a2a:	602b      	str	r3, [r5, #0]
 8006a2c:	f7fb fcf0 	bl	8002410 <_sbrk>
 8006a30:	1c43      	adds	r3, r0, #1
 8006a32:	d102      	bne.n	8006a3a <_sbrk_r+0x1a>
 8006a34:	682b      	ldr	r3, [r5, #0]
 8006a36:	b103      	cbz	r3, 8006a3a <_sbrk_r+0x1a>
 8006a38:	6023      	str	r3, [r4, #0]
 8006a3a:	bd38      	pop	{r3, r4, r5, pc}
 8006a3c:	20000bc8 	.word	0x20000bc8

08006a40 <_write_r>:
 8006a40:	b538      	push	{r3, r4, r5, lr}
 8006a42:	4d07      	ldr	r5, [pc, #28]	@ (8006a60 <_write_r+0x20>)
 8006a44:	4604      	mov	r4, r0
 8006a46:	4608      	mov	r0, r1
 8006a48:	4611      	mov	r1, r2
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	602a      	str	r2, [r5, #0]
 8006a4e:	461a      	mov	r2, r3
 8006a50:	f7fb fcc2 	bl	80023d8 <_write>
 8006a54:	1c43      	adds	r3, r0, #1
 8006a56:	d102      	bne.n	8006a5e <_write_r+0x1e>
 8006a58:	682b      	ldr	r3, [r5, #0]
 8006a5a:	b103      	cbz	r3, 8006a5e <_write_r+0x1e>
 8006a5c:	6023      	str	r3, [r4, #0]
 8006a5e:	bd38      	pop	{r3, r4, r5, pc}
 8006a60:	20000bc8 	.word	0x20000bc8

08006a64 <__errno>:
 8006a64:	4b01      	ldr	r3, [pc, #4]	@ (8006a6c <__errno+0x8>)
 8006a66:	6818      	ldr	r0, [r3, #0]
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	200001a4 	.word	0x200001a4

08006a70 <__libc_init_array>:
 8006a70:	b570      	push	{r4, r5, r6, lr}
 8006a72:	4d0d      	ldr	r5, [pc, #52]	@ (8006aa8 <__libc_init_array+0x38>)
 8006a74:	4c0d      	ldr	r4, [pc, #52]	@ (8006aac <__libc_init_array+0x3c>)
 8006a76:	1b64      	subs	r4, r4, r5
 8006a78:	10a4      	asrs	r4, r4, #2
 8006a7a:	2600      	movs	r6, #0
 8006a7c:	42a6      	cmp	r6, r4
 8006a7e:	d109      	bne.n	8006a94 <__libc_init_array+0x24>
 8006a80:	4d0b      	ldr	r5, [pc, #44]	@ (8006ab0 <__libc_init_array+0x40>)
 8006a82:	4c0c      	ldr	r4, [pc, #48]	@ (8006ab4 <__libc_init_array+0x44>)
 8006a84:	f002 fc94 	bl	80093b0 <_init>
 8006a88:	1b64      	subs	r4, r4, r5
 8006a8a:	10a4      	asrs	r4, r4, #2
 8006a8c:	2600      	movs	r6, #0
 8006a8e:	42a6      	cmp	r6, r4
 8006a90:	d105      	bne.n	8006a9e <__libc_init_array+0x2e>
 8006a92:	bd70      	pop	{r4, r5, r6, pc}
 8006a94:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a98:	4798      	blx	r3
 8006a9a:	3601      	adds	r6, #1
 8006a9c:	e7ee      	b.n	8006a7c <__libc_init_array+0xc>
 8006a9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006aa2:	4798      	blx	r3
 8006aa4:	3601      	adds	r6, #1
 8006aa6:	e7f2      	b.n	8006a8e <__libc_init_array+0x1e>
 8006aa8:	0800e760 	.word	0x0800e760
 8006aac:	0800e760 	.word	0x0800e760
 8006ab0:	0800e760 	.word	0x0800e760
 8006ab4:	0800e764 	.word	0x0800e764

08006ab8 <__retarget_lock_init_recursive>:
 8006ab8:	4770      	bx	lr

08006aba <__retarget_lock_acquire_recursive>:
 8006aba:	4770      	bx	lr

08006abc <__retarget_lock_release_recursive>:
 8006abc:	4770      	bx	lr

08006abe <memcpy>:
 8006abe:	440a      	add	r2, r1
 8006ac0:	4291      	cmp	r1, r2
 8006ac2:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ac6:	d100      	bne.n	8006aca <memcpy+0xc>
 8006ac8:	4770      	bx	lr
 8006aca:	b510      	push	{r4, lr}
 8006acc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ad0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ad4:	4291      	cmp	r1, r2
 8006ad6:	d1f9      	bne.n	8006acc <memcpy+0xe>
 8006ad8:	bd10      	pop	{r4, pc}
 8006ada:	0000      	movs	r0, r0
 8006adc:	0000      	movs	r0, r0
	...

08006ae0 <nan>:
 8006ae0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8006ae8 <nan+0x8>
 8006ae4:	4770      	bx	lr
 8006ae6:	bf00      	nop
 8006ae8:	00000000 	.word	0x00000000
 8006aec:	7ff80000 	.word	0x7ff80000

08006af0 <nanf>:
 8006af0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006af8 <nanf+0x8>
 8006af4:	4770      	bx	lr
 8006af6:	bf00      	nop
 8006af8:	7fc00000 	.word	0x7fc00000

08006afc <quorem>:
 8006afc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b00:	6903      	ldr	r3, [r0, #16]
 8006b02:	690c      	ldr	r4, [r1, #16]
 8006b04:	42a3      	cmp	r3, r4
 8006b06:	4607      	mov	r7, r0
 8006b08:	db7e      	blt.n	8006c08 <quorem+0x10c>
 8006b0a:	3c01      	subs	r4, #1
 8006b0c:	f101 0814 	add.w	r8, r1, #20
 8006b10:	00a3      	lsls	r3, r4, #2
 8006b12:	f100 0514 	add.w	r5, r0, #20
 8006b16:	9300      	str	r3, [sp, #0]
 8006b18:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b1c:	9301      	str	r3, [sp, #4]
 8006b1e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b26:	3301      	adds	r3, #1
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006b2e:	fbb2 f6f3 	udiv	r6, r2, r3
 8006b32:	d32e      	bcc.n	8006b92 <quorem+0x96>
 8006b34:	f04f 0a00 	mov.w	sl, #0
 8006b38:	46c4      	mov	ip, r8
 8006b3a:	46ae      	mov	lr, r5
 8006b3c:	46d3      	mov	fp, sl
 8006b3e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006b42:	b298      	uxth	r0, r3
 8006b44:	fb06 a000 	mla	r0, r6, r0, sl
 8006b48:	0c02      	lsrs	r2, r0, #16
 8006b4a:	0c1b      	lsrs	r3, r3, #16
 8006b4c:	fb06 2303 	mla	r3, r6, r3, r2
 8006b50:	f8de 2000 	ldr.w	r2, [lr]
 8006b54:	b280      	uxth	r0, r0
 8006b56:	b292      	uxth	r2, r2
 8006b58:	1a12      	subs	r2, r2, r0
 8006b5a:	445a      	add	r2, fp
 8006b5c:	f8de 0000 	ldr.w	r0, [lr]
 8006b60:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006b6a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006b6e:	b292      	uxth	r2, r2
 8006b70:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006b74:	45e1      	cmp	r9, ip
 8006b76:	f84e 2b04 	str.w	r2, [lr], #4
 8006b7a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006b7e:	d2de      	bcs.n	8006b3e <quorem+0x42>
 8006b80:	9b00      	ldr	r3, [sp, #0]
 8006b82:	58eb      	ldr	r3, [r5, r3]
 8006b84:	b92b      	cbnz	r3, 8006b92 <quorem+0x96>
 8006b86:	9b01      	ldr	r3, [sp, #4]
 8006b88:	3b04      	subs	r3, #4
 8006b8a:	429d      	cmp	r5, r3
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	d32f      	bcc.n	8006bf0 <quorem+0xf4>
 8006b90:	613c      	str	r4, [r7, #16]
 8006b92:	4638      	mov	r0, r7
 8006b94:	f001 fc5a 	bl	800844c <__mcmp>
 8006b98:	2800      	cmp	r0, #0
 8006b9a:	db25      	blt.n	8006be8 <quorem+0xec>
 8006b9c:	4629      	mov	r1, r5
 8006b9e:	2000      	movs	r0, #0
 8006ba0:	f858 2b04 	ldr.w	r2, [r8], #4
 8006ba4:	f8d1 c000 	ldr.w	ip, [r1]
 8006ba8:	fa1f fe82 	uxth.w	lr, r2
 8006bac:	fa1f f38c 	uxth.w	r3, ip
 8006bb0:	eba3 030e 	sub.w	r3, r3, lr
 8006bb4:	4403      	add	r3, r0
 8006bb6:	0c12      	lsrs	r2, r2, #16
 8006bb8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006bbc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006bc6:	45c1      	cmp	r9, r8
 8006bc8:	f841 3b04 	str.w	r3, [r1], #4
 8006bcc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006bd0:	d2e6      	bcs.n	8006ba0 <quorem+0xa4>
 8006bd2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006bd6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006bda:	b922      	cbnz	r2, 8006be6 <quorem+0xea>
 8006bdc:	3b04      	subs	r3, #4
 8006bde:	429d      	cmp	r5, r3
 8006be0:	461a      	mov	r2, r3
 8006be2:	d30b      	bcc.n	8006bfc <quorem+0x100>
 8006be4:	613c      	str	r4, [r7, #16]
 8006be6:	3601      	adds	r6, #1
 8006be8:	4630      	mov	r0, r6
 8006bea:	b003      	add	sp, #12
 8006bec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bf0:	6812      	ldr	r2, [r2, #0]
 8006bf2:	3b04      	subs	r3, #4
 8006bf4:	2a00      	cmp	r2, #0
 8006bf6:	d1cb      	bne.n	8006b90 <quorem+0x94>
 8006bf8:	3c01      	subs	r4, #1
 8006bfa:	e7c6      	b.n	8006b8a <quorem+0x8e>
 8006bfc:	6812      	ldr	r2, [r2, #0]
 8006bfe:	3b04      	subs	r3, #4
 8006c00:	2a00      	cmp	r2, #0
 8006c02:	d1ef      	bne.n	8006be4 <quorem+0xe8>
 8006c04:	3c01      	subs	r4, #1
 8006c06:	e7ea      	b.n	8006bde <quorem+0xe2>
 8006c08:	2000      	movs	r0, #0
 8006c0a:	e7ee      	b.n	8006bea <quorem+0xee>
 8006c0c:	0000      	movs	r0, r0
	...

08006c10 <_dtoa_r>:
 8006c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c14:	69c7      	ldr	r7, [r0, #28]
 8006c16:	b099      	sub	sp, #100	@ 0x64
 8006c18:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006c1c:	ec55 4b10 	vmov	r4, r5, d0
 8006c20:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006c22:	9109      	str	r1, [sp, #36]	@ 0x24
 8006c24:	4683      	mov	fp, r0
 8006c26:	920e      	str	r2, [sp, #56]	@ 0x38
 8006c28:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006c2a:	b97f      	cbnz	r7, 8006c4c <_dtoa_r+0x3c>
 8006c2c:	2010      	movs	r0, #16
 8006c2e:	f7fd fff9 	bl	8004c24 <malloc>
 8006c32:	4602      	mov	r2, r0
 8006c34:	f8cb 001c 	str.w	r0, [fp, #28]
 8006c38:	b920      	cbnz	r0, 8006c44 <_dtoa_r+0x34>
 8006c3a:	4ba7      	ldr	r3, [pc, #668]	@ (8006ed8 <_dtoa_r+0x2c8>)
 8006c3c:	21ef      	movs	r1, #239	@ 0xef
 8006c3e:	48a7      	ldr	r0, [pc, #668]	@ (8006edc <_dtoa_r+0x2cc>)
 8006c40:	f002 f898 	bl	8008d74 <__assert_func>
 8006c44:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006c48:	6007      	str	r7, [r0, #0]
 8006c4a:	60c7      	str	r7, [r0, #12]
 8006c4c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006c50:	6819      	ldr	r1, [r3, #0]
 8006c52:	b159      	cbz	r1, 8006c6c <_dtoa_r+0x5c>
 8006c54:	685a      	ldr	r2, [r3, #4]
 8006c56:	604a      	str	r2, [r1, #4]
 8006c58:	2301      	movs	r3, #1
 8006c5a:	4093      	lsls	r3, r2
 8006c5c:	608b      	str	r3, [r1, #8]
 8006c5e:	4658      	mov	r0, fp
 8006c60:	f001 f970 	bl	8007f44 <_Bfree>
 8006c64:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	601a      	str	r2, [r3, #0]
 8006c6c:	1e2b      	subs	r3, r5, #0
 8006c6e:	bfb9      	ittee	lt
 8006c70:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006c74:	9303      	strlt	r3, [sp, #12]
 8006c76:	2300      	movge	r3, #0
 8006c78:	6033      	strge	r3, [r6, #0]
 8006c7a:	9f03      	ldr	r7, [sp, #12]
 8006c7c:	4b98      	ldr	r3, [pc, #608]	@ (8006ee0 <_dtoa_r+0x2d0>)
 8006c7e:	bfbc      	itt	lt
 8006c80:	2201      	movlt	r2, #1
 8006c82:	6032      	strlt	r2, [r6, #0]
 8006c84:	43bb      	bics	r3, r7
 8006c86:	d112      	bne.n	8006cae <_dtoa_r+0x9e>
 8006c88:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006c8a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006c8e:	6013      	str	r3, [r2, #0]
 8006c90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006c94:	4323      	orrs	r3, r4
 8006c96:	f000 854d 	beq.w	8007734 <_dtoa_r+0xb24>
 8006c9a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006c9c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006ef4 <_dtoa_r+0x2e4>
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	f000 854f 	beq.w	8007744 <_dtoa_r+0xb34>
 8006ca6:	f10a 0303 	add.w	r3, sl, #3
 8006caa:	f000 bd49 	b.w	8007740 <_dtoa_r+0xb30>
 8006cae:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	ec51 0b17 	vmov	r0, r1, d7
 8006cb8:	2300      	movs	r3, #0
 8006cba:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006cbe:	f7f9 ff0b 	bl	8000ad8 <__aeabi_dcmpeq>
 8006cc2:	4680      	mov	r8, r0
 8006cc4:	b158      	cbz	r0, 8006cde <_dtoa_r+0xce>
 8006cc6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006cc8:	2301      	movs	r3, #1
 8006cca:	6013      	str	r3, [r2, #0]
 8006ccc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006cce:	b113      	cbz	r3, 8006cd6 <_dtoa_r+0xc6>
 8006cd0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006cd2:	4b84      	ldr	r3, [pc, #528]	@ (8006ee4 <_dtoa_r+0x2d4>)
 8006cd4:	6013      	str	r3, [r2, #0]
 8006cd6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006ef8 <_dtoa_r+0x2e8>
 8006cda:	f000 bd33 	b.w	8007744 <_dtoa_r+0xb34>
 8006cde:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006ce2:	aa16      	add	r2, sp, #88	@ 0x58
 8006ce4:	a917      	add	r1, sp, #92	@ 0x5c
 8006ce6:	4658      	mov	r0, fp
 8006ce8:	f001 fcd0 	bl	800868c <__d2b>
 8006cec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006cf0:	4681      	mov	r9, r0
 8006cf2:	2e00      	cmp	r6, #0
 8006cf4:	d077      	beq.n	8006de6 <_dtoa_r+0x1d6>
 8006cf6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006cf8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006cfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d04:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006d08:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006d0c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006d10:	4619      	mov	r1, r3
 8006d12:	2200      	movs	r2, #0
 8006d14:	4b74      	ldr	r3, [pc, #464]	@ (8006ee8 <_dtoa_r+0x2d8>)
 8006d16:	f7f9 fabf 	bl	8000298 <__aeabi_dsub>
 8006d1a:	a369      	add	r3, pc, #420	@ (adr r3, 8006ec0 <_dtoa_r+0x2b0>)
 8006d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d20:	f7f9 fc72 	bl	8000608 <__aeabi_dmul>
 8006d24:	a368      	add	r3, pc, #416	@ (adr r3, 8006ec8 <_dtoa_r+0x2b8>)
 8006d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d2a:	f7f9 fab7 	bl	800029c <__adddf3>
 8006d2e:	4604      	mov	r4, r0
 8006d30:	4630      	mov	r0, r6
 8006d32:	460d      	mov	r5, r1
 8006d34:	f7f9 fbfe 	bl	8000534 <__aeabi_i2d>
 8006d38:	a365      	add	r3, pc, #404	@ (adr r3, 8006ed0 <_dtoa_r+0x2c0>)
 8006d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3e:	f7f9 fc63 	bl	8000608 <__aeabi_dmul>
 8006d42:	4602      	mov	r2, r0
 8006d44:	460b      	mov	r3, r1
 8006d46:	4620      	mov	r0, r4
 8006d48:	4629      	mov	r1, r5
 8006d4a:	f7f9 faa7 	bl	800029c <__adddf3>
 8006d4e:	4604      	mov	r4, r0
 8006d50:	460d      	mov	r5, r1
 8006d52:	f7f9 ff09 	bl	8000b68 <__aeabi_d2iz>
 8006d56:	2200      	movs	r2, #0
 8006d58:	4607      	mov	r7, r0
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	4620      	mov	r0, r4
 8006d5e:	4629      	mov	r1, r5
 8006d60:	f7f9 fec4 	bl	8000aec <__aeabi_dcmplt>
 8006d64:	b140      	cbz	r0, 8006d78 <_dtoa_r+0x168>
 8006d66:	4638      	mov	r0, r7
 8006d68:	f7f9 fbe4 	bl	8000534 <__aeabi_i2d>
 8006d6c:	4622      	mov	r2, r4
 8006d6e:	462b      	mov	r3, r5
 8006d70:	f7f9 feb2 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d74:	b900      	cbnz	r0, 8006d78 <_dtoa_r+0x168>
 8006d76:	3f01      	subs	r7, #1
 8006d78:	2f16      	cmp	r7, #22
 8006d7a:	d851      	bhi.n	8006e20 <_dtoa_r+0x210>
 8006d7c:	4b5b      	ldr	r3, [pc, #364]	@ (8006eec <_dtoa_r+0x2dc>)
 8006d7e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006d8a:	f7f9 feaf 	bl	8000aec <__aeabi_dcmplt>
 8006d8e:	2800      	cmp	r0, #0
 8006d90:	d048      	beq.n	8006e24 <_dtoa_r+0x214>
 8006d92:	3f01      	subs	r7, #1
 8006d94:	2300      	movs	r3, #0
 8006d96:	9312      	str	r3, [sp, #72]	@ 0x48
 8006d98:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006d9a:	1b9b      	subs	r3, r3, r6
 8006d9c:	1e5a      	subs	r2, r3, #1
 8006d9e:	bf44      	itt	mi
 8006da0:	f1c3 0801 	rsbmi	r8, r3, #1
 8006da4:	2300      	movmi	r3, #0
 8006da6:	9208      	str	r2, [sp, #32]
 8006da8:	bf54      	ite	pl
 8006daa:	f04f 0800 	movpl.w	r8, #0
 8006dae:	9308      	strmi	r3, [sp, #32]
 8006db0:	2f00      	cmp	r7, #0
 8006db2:	db39      	blt.n	8006e28 <_dtoa_r+0x218>
 8006db4:	9b08      	ldr	r3, [sp, #32]
 8006db6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006db8:	443b      	add	r3, r7
 8006dba:	9308      	str	r3, [sp, #32]
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	930a      	str	r3, [sp, #40]	@ 0x28
 8006dc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dc2:	2b09      	cmp	r3, #9
 8006dc4:	d864      	bhi.n	8006e90 <_dtoa_r+0x280>
 8006dc6:	2b05      	cmp	r3, #5
 8006dc8:	bfc4      	itt	gt
 8006dca:	3b04      	subgt	r3, #4
 8006dcc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dd0:	f1a3 0302 	sub.w	r3, r3, #2
 8006dd4:	bfcc      	ite	gt
 8006dd6:	2400      	movgt	r4, #0
 8006dd8:	2401      	movle	r4, #1
 8006dda:	2b03      	cmp	r3, #3
 8006ddc:	d863      	bhi.n	8006ea6 <_dtoa_r+0x296>
 8006dde:	e8df f003 	tbb	[pc, r3]
 8006de2:	372a      	.short	0x372a
 8006de4:	5535      	.short	0x5535
 8006de6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8006dea:	441e      	add	r6, r3
 8006dec:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006df0:	2b20      	cmp	r3, #32
 8006df2:	bfc1      	itttt	gt
 8006df4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006df8:	409f      	lslgt	r7, r3
 8006dfa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006dfe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006e02:	bfd6      	itet	le
 8006e04:	f1c3 0320 	rsble	r3, r3, #32
 8006e08:	ea47 0003 	orrgt.w	r0, r7, r3
 8006e0c:	fa04 f003 	lslle.w	r0, r4, r3
 8006e10:	f7f9 fb80 	bl	8000514 <__aeabi_ui2d>
 8006e14:	2201      	movs	r2, #1
 8006e16:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006e1a:	3e01      	subs	r6, #1
 8006e1c:	9214      	str	r2, [sp, #80]	@ 0x50
 8006e1e:	e777      	b.n	8006d10 <_dtoa_r+0x100>
 8006e20:	2301      	movs	r3, #1
 8006e22:	e7b8      	b.n	8006d96 <_dtoa_r+0x186>
 8006e24:	9012      	str	r0, [sp, #72]	@ 0x48
 8006e26:	e7b7      	b.n	8006d98 <_dtoa_r+0x188>
 8006e28:	427b      	negs	r3, r7
 8006e2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	eba8 0807 	sub.w	r8, r8, r7
 8006e32:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006e34:	e7c4      	b.n	8006dc0 <_dtoa_r+0x1b0>
 8006e36:	2300      	movs	r3, #0
 8006e38:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	dc35      	bgt.n	8006eac <_dtoa_r+0x29c>
 8006e40:	2301      	movs	r3, #1
 8006e42:	9300      	str	r3, [sp, #0]
 8006e44:	9307      	str	r3, [sp, #28]
 8006e46:	461a      	mov	r2, r3
 8006e48:	920e      	str	r2, [sp, #56]	@ 0x38
 8006e4a:	e00b      	b.n	8006e64 <_dtoa_r+0x254>
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	e7f3      	b.n	8006e38 <_dtoa_r+0x228>
 8006e50:	2300      	movs	r3, #0
 8006e52:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e56:	18fb      	adds	r3, r7, r3
 8006e58:	9300      	str	r3, [sp, #0]
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	2b01      	cmp	r3, #1
 8006e5e:	9307      	str	r3, [sp, #28]
 8006e60:	bfb8      	it	lt
 8006e62:	2301      	movlt	r3, #1
 8006e64:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006e68:	2100      	movs	r1, #0
 8006e6a:	2204      	movs	r2, #4
 8006e6c:	f102 0514 	add.w	r5, r2, #20
 8006e70:	429d      	cmp	r5, r3
 8006e72:	d91f      	bls.n	8006eb4 <_dtoa_r+0x2a4>
 8006e74:	6041      	str	r1, [r0, #4]
 8006e76:	4658      	mov	r0, fp
 8006e78:	f001 f824 	bl	8007ec4 <_Balloc>
 8006e7c:	4682      	mov	sl, r0
 8006e7e:	2800      	cmp	r0, #0
 8006e80:	d13c      	bne.n	8006efc <_dtoa_r+0x2ec>
 8006e82:	4b1b      	ldr	r3, [pc, #108]	@ (8006ef0 <_dtoa_r+0x2e0>)
 8006e84:	4602      	mov	r2, r0
 8006e86:	f240 11af 	movw	r1, #431	@ 0x1af
 8006e8a:	e6d8      	b.n	8006c3e <_dtoa_r+0x2e>
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e7e0      	b.n	8006e52 <_dtoa_r+0x242>
 8006e90:	2401      	movs	r4, #1
 8006e92:	2300      	movs	r3, #0
 8006e94:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e96:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006e98:	f04f 33ff 	mov.w	r3, #4294967295
 8006e9c:	9300      	str	r3, [sp, #0]
 8006e9e:	9307      	str	r3, [sp, #28]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	2312      	movs	r3, #18
 8006ea4:	e7d0      	b.n	8006e48 <_dtoa_r+0x238>
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006eaa:	e7f5      	b.n	8006e98 <_dtoa_r+0x288>
 8006eac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006eae:	9300      	str	r3, [sp, #0]
 8006eb0:	9307      	str	r3, [sp, #28]
 8006eb2:	e7d7      	b.n	8006e64 <_dtoa_r+0x254>
 8006eb4:	3101      	adds	r1, #1
 8006eb6:	0052      	lsls	r2, r2, #1
 8006eb8:	e7d8      	b.n	8006e6c <_dtoa_r+0x25c>
 8006eba:	bf00      	nop
 8006ebc:	f3af 8000 	nop.w
 8006ec0:	636f4361 	.word	0x636f4361
 8006ec4:	3fd287a7 	.word	0x3fd287a7
 8006ec8:	8b60c8b3 	.word	0x8b60c8b3
 8006ecc:	3fc68a28 	.word	0x3fc68a28
 8006ed0:	509f79fb 	.word	0x509f79fb
 8006ed4:	3fd34413 	.word	0x3fd34413
 8006ed8:	0800e3ce 	.word	0x0800e3ce
 8006edc:	0800e3e5 	.word	0x0800e3e5
 8006ee0:	7ff00000 	.word	0x7ff00000
 8006ee4:	0800e391 	.word	0x0800e391
 8006ee8:	3ff80000 	.word	0x3ff80000
 8006eec:	0800e540 	.word	0x0800e540
 8006ef0:	0800e43d 	.word	0x0800e43d
 8006ef4:	0800e3ca 	.word	0x0800e3ca
 8006ef8:	0800e390 	.word	0x0800e390
 8006efc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006f00:	6018      	str	r0, [r3, #0]
 8006f02:	9b07      	ldr	r3, [sp, #28]
 8006f04:	2b0e      	cmp	r3, #14
 8006f06:	f200 80a4 	bhi.w	8007052 <_dtoa_r+0x442>
 8006f0a:	2c00      	cmp	r4, #0
 8006f0c:	f000 80a1 	beq.w	8007052 <_dtoa_r+0x442>
 8006f10:	2f00      	cmp	r7, #0
 8006f12:	dd33      	ble.n	8006f7c <_dtoa_r+0x36c>
 8006f14:	4bad      	ldr	r3, [pc, #692]	@ (80071cc <_dtoa_r+0x5bc>)
 8006f16:	f007 020f 	and.w	r2, r7, #15
 8006f1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f1e:	ed93 7b00 	vldr	d7, [r3]
 8006f22:	05f8      	lsls	r0, r7, #23
 8006f24:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006f28:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006f2c:	d516      	bpl.n	8006f5c <_dtoa_r+0x34c>
 8006f2e:	4ba8      	ldr	r3, [pc, #672]	@ (80071d0 <_dtoa_r+0x5c0>)
 8006f30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f38:	f7f9 fc90 	bl	800085c <__aeabi_ddiv>
 8006f3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f40:	f004 040f 	and.w	r4, r4, #15
 8006f44:	2603      	movs	r6, #3
 8006f46:	4da2      	ldr	r5, [pc, #648]	@ (80071d0 <_dtoa_r+0x5c0>)
 8006f48:	b954      	cbnz	r4, 8006f60 <_dtoa_r+0x350>
 8006f4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f52:	f7f9 fc83 	bl	800085c <__aeabi_ddiv>
 8006f56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f5a:	e028      	b.n	8006fae <_dtoa_r+0x39e>
 8006f5c:	2602      	movs	r6, #2
 8006f5e:	e7f2      	b.n	8006f46 <_dtoa_r+0x336>
 8006f60:	07e1      	lsls	r1, r4, #31
 8006f62:	d508      	bpl.n	8006f76 <_dtoa_r+0x366>
 8006f64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f68:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006f6c:	f7f9 fb4c 	bl	8000608 <__aeabi_dmul>
 8006f70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f74:	3601      	adds	r6, #1
 8006f76:	1064      	asrs	r4, r4, #1
 8006f78:	3508      	adds	r5, #8
 8006f7a:	e7e5      	b.n	8006f48 <_dtoa_r+0x338>
 8006f7c:	f000 80d2 	beq.w	8007124 <_dtoa_r+0x514>
 8006f80:	427c      	negs	r4, r7
 8006f82:	4b92      	ldr	r3, [pc, #584]	@ (80071cc <_dtoa_r+0x5bc>)
 8006f84:	4d92      	ldr	r5, [pc, #584]	@ (80071d0 <_dtoa_r+0x5c0>)
 8006f86:	f004 020f 	and.w	r2, r4, #15
 8006f8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f92:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006f96:	f7f9 fb37 	bl	8000608 <__aeabi_dmul>
 8006f9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f9e:	1124      	asrs	r4, r4, #4
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	2602      	movs	r6, #2
 8006fa4:	2c00      	cmp	r4, #0
 8006fa6:	f040 80b2 	bne.w	800710e <_dtoa_r+0x4fe>
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d1d3      	bne.n	8006f56 <_dtoa_r+0x346>
 8006fae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006fb0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	f000 80b7 	beq.w	8007128 <_dtoa_r+0x518>
 8006fba:	4b86      	ldr	r3, [pc, #536]	@ (80071d4 <_dtoa_r+0x5c4>)
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	4620      	mov	r0, r4
 8006fc0:	4629      	mov	r1, r5
 8006fc2:	f7f9 fd93 	bl	8000aec <__aeabi_dcmplt>
 8006fc6:	2800      	cmp	r0, #0
 8006fc8:	f000 80ae 	beq.w	8007128 <_dtoa_r+0x518>
 8006fcc:	9b07      	ldr	r3, [sp, #28]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	f000 80aa 	beq.w	8007128 <_dtoa_r+0x518>
 8006fd4:	9b00      	ldr	r3, [sp, #0]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	dd37      	ble.n	800704a <_dtoa_r+0x43a>
 8006fda:	1e7b      	subs	r3, r7, #1
 8006fdc:	9304      	str	r3, [sp, #16]
 8006fde:	4620      	mov	r0, r4
 8006fe0:	4b7d      	ldr	r3, [pc, #500]	@ (80071d8 <_dtoa_r+0x5c8>)
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	4629      	mov	r1, r5
 8006fe6:	f7f9 fb0f 	bl	8000608 <__aeabi_dmul>
 8006fea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fee:	9c00      	ldr	r4, [sp, #0]
 8006ff0:	3601      	adds	r6, #1
 8006ff2:	4630      	mov	r0, r6
 8006ff4:	f7f9 fa9e 	bl	8000534 <__aeabi_i2d>
 8006ff8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ffc:	f7f9 fb04 	bl	8000608 <__aeabi_dmul>
 8007000:	4b76      	ldr	r3, [pc, #472]	@ (80071dc <_dtoa_r+0x5cc>)
 8007002:	2200      	movs	r2, #0
 8007004:	f7f9 f94a 	bl	800029c <__adddf3>
 8007008:	4605      	mov	r5, r0
 800700a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800700e:	2c00      	cmp	r4, #0
 8007010:	f040 808d 	bne.w	800712e <_dtoa_r+0x51e>
 8007014:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007018:	4b71      	ldr	r3, [pc, #452]	@ (80071e0 <_dtoa_r+0x5d0>)
 800701a:	2200      	movs	r2, #0
 800701c:	f7f9 f93c 	bl	8000298 <__aeabi_dsub>
 8007020:	4602      	mov	r2, r0
 8007022:	460b      	mov	r3, r1
 8007024:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007028:	462a      	mov	r2, r5
 800702a:	4633      	mov	r3, r6
 800702c:	f7f9 fd7c 	bl	8000b28 <__aeabi_dcmpgt>
 8007030:	2800      	cmp	r0, #0
 8007032:	f040 828b 	bne.w	800754c <_dtoa_r+0x93c>
 8007036:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800703a:	462a      	mov	r2, r5
 800703c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007040:	f7f9 fd54 	bl	8000aec <__aeabi_dcmplt>
 8007044:	2800      	cmp	r0, #0
 8007046:	f040 8128 	bne.w	800729a <_dtoa_r+0x68a>
 800704a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800704e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007052:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007054:	2b00      	cmp	r3, #0
 8007056:	f2c0 815a 	blt.w	800730e <_dtoa_r+0x6fe>
 800705a:	2f0e      	cmp	r7, #14
 800705c:	f300 8157 	bgt.w	800730e <_dtoa_r+0x6fe>
 8007060:	4b5a      	ldr	r3, [pc, #360]	@ (80071cc <_dtoa_r+0x5bc>)
 8007062:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007066:	ed93 7b00 	vldr	d7, [r3]
 800706a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800706c:	2b00      	cmp	r3, #0
 800706e:	ed8d 7b00 	vstr	d7, [sp]
 8007072:	da03      	bge.n	800707c <_dtoa_r+0x46c>
 8007074:	9b07      	ldr	r3, [sp, #28]
 8007076:	2b00      	cmp	r3, #0
 8007078:	f340 8101 	ble.w	800727e <_dtoa_r+0x66e>
 800707c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007080:	4656      	mov	r6, sl
 8007082:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007086:	4620      	mov	r0, r4
 8007088:	4629      	mov	r1, r5
 800708a:	f7f9 fbe7 	bl	800085c <__aeabi_ddiv>
 800708e:	f7f9 fd6b 	bl	8000b68 <__aeabi_d2iz>
 8007092:	4680      	mov	r8, r0
 8007094:	f7f9 fa4e 	bl	8000534 <__aeabi_i2d>
 8007098:	e9dd 2300 	ldrd	r2, r3, [sp]
 800709c:	f7f9 fab4 	bl	8000608 <__aeabi_dmul>
 80070a0:	4602      	mov	r2, r0
 80070a2:	460b      	mov	r3, r1
 80070a4:	4620      	mov	r0, r4
 80070a6:	4629      	mov	r1, r5
 80070a8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80070ac:	f7f9 f8f4 	bl	8000298 <__aeabi_dsub>
 80070b0:	f806 4b01 	strb.w	r4, [r6], #1
 80070b4:	9d07      	ldr	r5, [sp, #28]
 80070b6:	eba6 040a 	sub.w	r4, r6, sl
 80070ba:	42a5      	cmp	r5, r4
 80070bc:	4602      	mov	r2, r0
 80070be:	460b      	mov	r3, r1
 80070c0:	f040 8117 	bne.w	80072f2 <_dtoa_r+0x6e2>
 80070c4:	f7f9 f8ea 	bl	800029c <__adddf3>
 80070c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070cc:	4604      	mov	r4, r0
 80070ce:	460d      	mov	r5, r1
 80070d0:	f7f9 fd2a 	bl	8000b28 <__aeabi_dcmpgt>
 80070d4:	2800      	cmp	r0, #0
 80070d6:	f040 80f9 	bne.w	80072cc <_dtoa_r+0x6bc>
 80070da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070de:	4620      	mov	r0, r4
 80070e0:	4629      	mov	r1, r5
 80070e2:	f7f9 fcf9 	bl	8000ad8 <__aeabi_dcmpeq>
 80070e6:	b118      	cbz	r0, 80070f0 <_dtoa_r+0x4e0>
 80070e8:	f018 0f01 	tst.w	r8, #1
 80070ec:	f040 80ee 	bne.w	80072cc <_dtoa_r+0x6bc>
 80070f0:	4649      	mov	r1, r9
 80070f2:	4658      	mov	r0, fp
 80070f4:	f000 ff26 	bl	8007f44 <_Bfree>
 80070f8:	2300      	movs	r3, #0
 80070fa:	7033      	strb	r3, [r6, #0]
 80070fc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80070fe:	3701      	adds	r7, #1
 8007100:	601f      	str	r7, [r3, #0]
 8007102:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007104:	2b00      	cmp	r3, #0
 8007106:	f000 831d 	beq.w	8007744 <_dtoa_r+0xb34>
 800710a:	601e      	str	r6, [r3, #0]
 800710c:	e31a      	b.n	8007744 <_dtoa_r+0xb34>
 800710e:	07e2      	lsls	r2, r4, #31
 8007110:	d505      	bpl.n	800711e <_dtoa_r+0x50e>
 8007112:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007116:	f7f9 fa77 	bl	8000608 <__aeabi_dmul>
 800711a:	3601      	adds	r6, #1
 800711c:	2301      	movs	r3, #1
 800711e:	1064      	asrs	r4, r4, #1
 8007120:	3508      	adds	r5, #8
 8007122:	e73f      	b.n	8006fa4 <_dtoa_r+0x394>
 8007124:	2602      	movs	r6, #2
 8007126:	e742      	b.n	8006fae <_dtoa_r+0x39e>
 8007128:	9c07      	ldr	r4, [sp, #28]
 800712a:	9704      	str	r7, [sp, #16]
 800712c:	e761      	b.n	8006ff2 <_dtoa_r+0x3e2>
 800712e:	4b27      	ldr	r3, [pc, #156]	@ (80071cc <_dtoa_r+0x5bc>)
 8007130:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007132:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007136:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800713a:	4454      	add	r4, sl
 800713c:	2900      	cmp	r1, #0
 800713e:	d053      	beq.n	80071e8 <_dtoa_r+0x5d8>
 8007140:	4928      	ldr	r1, [pc, #160]	@ (80071e4 <_dtoa_r+0x5d4>)
 8007142:	2000      	movs	r0, #0
 8007144:	f7f9 fb8a 	bl	800085c <__aeabi_ddiv>
 8007148:	4633      	mov	r3, r6
 800714a:	462a      	mov	r2, r5
 800714c:	f7f9 f8a4 	bl	8000298 <__aeabi_dsub>
 8007150:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007154:	4656      	mov	r6, sl
 8007156:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800715a:	f7f9 fd05 	bl	8000b68 <__aeabi_d2iz>
 800715e:	4605      	mov	r5, r0
 8007160:	f7f9 f9e8 	bl	8000534 <__aeabi_i2d>
 8007164:	4602      	mov	r2, r0
 8007166:	460b      	mov	r3, r1
 8007168:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800716c:	f7f9 f894 	bl	8000298 <__aeabi_dsub>
 8007170:	3530      	adds	r5, #48	@ 0x30
 8007172:	4602      	mov	r2, r0
 8007174:	460b      	mov	r3, r1
 8007176:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800717a:	f806 5b01 	strb.w	r5, [r6], #1
 800717e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007182:	f7f9 fcb3 	bl	8000aec <__aeabi_dcmplt>
 8007186:	2800      	cmp	r0, #0
 8007188:	d171      	bne.n	800726e <_dtoa_r+0x65e>
 800718a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800718e:	4911      	ldr	r1, [pc, #68]	@ (80071d4 <_dtoa_r+0x5c4>)
 8007190:	2000      	movs	r0, #0
 8007192:	f7f9 f881 	bl	8000298 <__aeabi_dsub>
 8007196:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800719a:	f7f9 fca7 	bl	8000aec <__aeabi_dcmplt>
 800719e:	2800      	cmp	r0, #0
 80071a0:	f040 8095 	bne.w	80072ce <_dtoa_r+0x6be>
 80071a4:	42a6      	cmp	r6, r4
 80071a6:	f43f af50 	beq.w	800704a <_dtoa_r+0x43a>
 80071aa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80071ae:	4b0a      	ldr	r3, [pc, #40]	@ (80071d8 <_dtoa_r+0x5c8>)
 80071b0:	2200      	movs	r2, #0
 80071b2:	f7f9 fa29 	bl	8000608 <__aeabi_dmul>
 80071b6:	4b08      	ldr	r3, [pc, #32]	@ (80071d8 <_dtoa_r+0x5c8>)
 80071b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80071bc:	2200      	movs	r2, #0
 80071be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071c2:	f7f9 fa21 	bl	8000608 <__aeabi_dmul>
 80071c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071ca:	e7c4      	b.n	8007156 <_dtoa_r+0x546>
 80071cc:	0800e540 	.word	0x0800e540
 80071d0:	0800e518 	.word	0x0800e518
 80071d4:	3ff00000 	.word	0x3ff00000
 80071d8:	40240000 	.word	0x40240000
 80071dc:	401c0000 	.word	0x401c0000
 80071e0:	40140000 	.word	0x40140000
 80071e4:	3fe00000 	.word	0x3fe00000
 80071e8:	4631      	mov	r1, r6
 80071ea:	4628      	mov	r0, r5
 80071ec:	f7f9 fa0c 	bl	8000608 <__aeabi_dmul>
 80071f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80071f4:	9415      	str	r4, [sp, #84]	@ 0x54
 80071f6:	4656      	mov	r6, sl
 80071f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071fc:	f7f9 fcb4 	bl	8000b68 <__aeabi_d2iz>
 8007200:	4605      	mov	r5, r0
 8007202:	f7f9 f997 	bl	8000534 <__aeabi_i2d>
 8007206:	4602      	mov	r2, r0
 8007208:	460b      	mov	r3, r1
 800720a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800720e:	f7f9 f843 	bl	8000298 <__aeabi_dsub>
 8007212:	3530      	adds	r5, #48	@ 0x30
 8007214:	f806 5b01 	strb.w	r5, [r6], #1
 8007218:	4602      	mov	r2, r0
 800721a:	460b      	mov	r3, r1
 800721c:	42a6      	cmp	r6, r4
 800721e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007222:	f04f 0200 	mov.w	r2, #0
 8007226:	d124      	bne.n	8007272 <_dtoa_r+0x662>
 8007228:	4bac      	ldr	r3, [pc, #688]	@ (80074dc <_dtoa_r+0x8cc>)
 800722a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800722e:	f7f9 f835 	bl	800029c <__adddf3>
 8007232:	4602      	mov	r2, r0
 8007234:	460b      	mov	r3, r1
 8007236:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800723a:	f7f9 fc75 	bl	8000b28 <__aeabi_dcmpgt>
 800723e:	2800      	cmp	r0, #0
 8007240:	d145      	bne.n	80072ce <_dtoa_r+0x6be>
 8007242:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007246:	49a5      	ldr	r1, [pc, #660]	@ (80074dc <_dtoa_r+0x8cc>)
 8007248:	2000      	movs	r0, #0
 800724a:	f7f9 f825 	bl	8000298 <__aeabi_dsub>
 800724e:	4602      	mov	r2, r0
 8007250:	460b      	mov	r3, r1
 8007252:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007256:	f7f9 fc49 	bl	8000aec <__aeabi_dcmplt>
 800725a:	2800      	cmp	r0, #0
 800725c:	f43f aef5 	beq.w	800704a <_dtoa_r+0x43a>
 8007260:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007262:	1e73      	subs	r3, r6, #1
 8007264:	9315      	str	r3, [sp, #84]	@ 0x54
 8007266:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800726a:	2b30      	cmp	r3, #48	@ 0x30
 800726c:	d0f8      	beq.n	8007260 <_dtoa_r+0x650>
 800726e:	9f04      	ldr	r7, [sp, #16]
 8007270:	e73e      	b.n	80070f0 <_dtoa_r+0x4e0>
 8007272:	4b9b      	ldr	r3, [pc, #620]	@ (80074e0 <_dtoa_r+0x8d0>)
 8007274:	f7f9 f9c8 	bl	8000608 <__aeabi_dmul>
 8007278:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800727c:	e7bc      	b.n	80071f8 <_dtoa_r+0x5e8>
 800727e:	d10c      	bne.n	800729a <_dtoa_r+0x68a>
 8007280:	4b98      	ldr	r3, [pc, #608]	@ (80074e4 <_dtoa_r+0x8d4>)
 8007282:	2200      	movs	r2, #0
 8007284:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007288:	f7f9 f9be 	bl	8000608 <__aeabi_dmul>
 800728c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007290:	f7f9 fc40 	bl	8000b14 <__aeabi_dcmpge>
 8007294:	2800      	cmp	r0, #0
 8007296:	f000 8157 	beq.w	8007548 <_dtoa_r+0x938>
 800729a:	2400      	movs	r4, #0
 800729c:	4625      	mov	r5, r4
 800729e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072a0:	43db      	mvns	r3, r3
 80072a2:	9304      	str	r3, [sp, #16]
 80072a4:	4656      	mov	r6, sl
 80072a6:	2700      	movs	r7, #0
 80072a8:	4621      	mov	r1, r4
 80072aa:	4658      	mov	r0, fp
 80072ac:	f000 fe4a 	bl	8007f44 <_Bfree>
 80072b0:	2d00      	cmp	r5, #0
 80072b2:	d0dc      	beq.n	800726e <_dtoa_r+0x65e>
 80072b4:	b12f      	cbz	r7, 80072c2 <_dtoa_r+0x6b2>
 80072b6:	42af      	cmp	r7, r5
 80072b8:	d003      	beq.n	80072c2 <_dtoa_r+0x6b2>
 80072ba:	4639      	mov	r1, r7
 80072bc:	4658      	mov	r0, fp
 80072be:	f000 fe41 	bl	8007f44 <_Bfree>
 80072c2:	4629      	mov	r1, r5
 80072c4:	4658      	mov	r0, fp
 80072c6:	f000 fe3d 	bl	8007f44 <_Bfree>
 80072ca:	e7d0      	b.n	800726e <_dtoa_r+0x65e>
 80072cc:	9704      	str	r7, [sp, #16]
 80072ce:	4633      	mov	r3, r6
 80072d0:	461e      	mov	r6, r3
 80072d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80072d6:	2a39      	cmp	r2, #57	@ 0x39
 80072d8:	d107      	bne.n	80072ea <_dtoa_r+0x6da>
 80072da:	459a      	cmp	sl, r3
 80072dc:	d1f8      	bne.n	80072d0 <_dtoa_r+0x6c0>
 80072de:	9a04      	ldr	r2, [sp, #16]
 80072e0:	3201      	adds	r2, #1
 80072e2:	9204      	str	r2, [sp, #16]
 80072e4:	2230      	movs	r2, #48	@ 0x30
 80072e6:	f88a 2000 	strb.w	r2, [sl]
 80072ea:	781a      	ldrb	r2, [r3, #0]
 80072ec:	3201      	adds	r2, #1
 80072ee:	701a      	strb	r2, [r3, #0]
 80072f0:	e7bd      	b.n	800726e <_dtoa_r+0x65e>
 80072f2:	4b7b      	ldr	r3, [pc, #492]	@ (80074e0 <_dtoa_r+0x8d0>)
 80072f4:	2200      	movs	r2, #0
 80072f6:	f7f9 f987 	bl	8000608 <__aeabi_dmul>
 80072fa:	2200      	movs	r2, #0
 80072fc:	2300      	movs	r3, #0
 80072fe:	4604      	mov	r4, r0
 8007300:	460d      	mov	r5, r1
 8007302:	f7f9 fbe9 	bl	8000ad8 <__aeabi_dcmpeq>
 8007306:	2800      	cmp	r0, #0
 8007308:	f43f aebb 	beq.w	8007082 <_dtoa_r+0x472>
 800730c:	e6f0      	b.n	80070f0 <_dtoa_r+0x4e0>
 800730e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007310:	2a00      	cmp	r2, #0
 8007312:	f000 80db 	beq.w	80074cc <_dtoa_r+0x8bc>
 8007316:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007318:	2a01      	cmp	r2, #1
 800731a:	f300 80bf 	bgt.w	800749c <_dtoa_r+0x88c>
 800731e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007320:	2a00      	cmp	r2, #0
 8007322:	f000 80b7 	beq.w	8007494 <_dtoa_r+0x884>
 8007326:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800732a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800732c:	4646      	mov	r6, r8
 800732e:	9a08      	ldr	r2, [sp, #32]
 8007330:	2101      	movs	r1, #1
 8007332:	441a      	add	r2, r3
 8007334:	4658      	mov	r0, fp
 8007336:	4498      	add	r8, r3
 8007338:	9208      	str	r2, [sp, #32]
 800733a:	f000 ff01 	bl	8008140 <__i2b>
 800733e:	4605      	mov	r5, r0
 8007340:	b15e      	cbz	r6, 800735a <_dtoa_r+0x74a>
 8007342:	9b08      	ldr	r3, [sp, #32]
 8007344:	2b00      	cmp	r3, #0
 8007346:	dd08      	ble.n	800735a <_dtoa_r+0x74a>
 8007348:	42b3      	cmp	r3, r6
 800734a:	9a08      	ldr	r2, [sp, #32]
 800734c:	bfa8      	it	ge
 800734e:	4633      	movge	r3, r6
 8007350:	eba8 0803 	sub.w	r8, r8, r3
 8007354:	1af6      	subs	r6, r6, r3
 8007356:	1ad3      	subs	r3, r2, r3
 8007358:	9308      	str	r3, [sp, #32]
 800735a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800735c:	b1f3      	cbz	r3, 800739c <_dtoa_r+0x78c>
 800735e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007360:	2b00      	cmp	r3, #0
 8007362:	f000 80b7 	beq.w	80074d4 <_dtoa_r+0x8c4>
 8007366:	b18c      	cbz	r4, 800738c <_dtoa_r+0x77c>
 8007368:	4629      	mov	r1, r5
 800736a:	4622      	mov	r2, r4
 800736c:	4658      	mov	r0, fp
 800736e:	f000 ffa7 	bl	80082c0 <__pow5mult>
 8007372:	464a      	mov	r2, r9
 8007374:	4601      	mov	r1, r0
 8007376:	4605      	mov	r5, r0
 8007378:	4658      	mov	r0, fp
 800737a:	f000 fef7 	bl	800816c <__multiply>
 800737e:	4649      	mov	r1, r9
 8007380:	9004      	str	r0, [sp, #16]
 8007382:	4658      	mov	r0, fp
 8007384:	f000 fdde 	bl	8007f44 <_Bfree>
 8007388:	9b04      	ldr	r3, [sp, #16]
 800738a:	4699      	mov	r9, r3
 800738c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800738e:	1b1a      	subs	r2, r3, r4
 8007390:	d004      	beq.n	800739c <_dtoa_r+0x78c>
 8007392:	4649      	mov	r1, r9
 8007394:	4658      	mov	r0, fp
 8007396:	f000 ff93 	bl	80082c0 <__pow5mult>
 800739a:	4681      	mov	r9, r0
 800739c:	2101      	movs	r1, #1
 800739e:	4658      	mov	r0, fp
 80073a0:	f000 fece 	bl	8008140 <__i2b>
 80073a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073a6:	4604      	mov	r4, r0
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	f000 81cf 	beq.w	800774c <_dtoa_r+0xb3c>
 80073ae:	461a      	mov	r2, r3
 80073b0:	4601      	mov	r1, r0
 80073b2:	4658      	mov	r0, fp
 80073b4:	f000 ff84 	bl	80082c0 <__pow5mult>
 80073b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	4604      	mov	r4, r0
 80073be:	f300 8095 	bgt.w	80074ec <_dtoa_r+0x8dc>
 80073c2:	9b02      	ldr	r3, [sp, #8]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	f040 8087 	bne.w	80074d8 <_dtoa_r+0x8c8>
 80073ca:	9b03      	ldr	r3, [sp, #12]
 80073cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	f040 8089 	bne.w	80074e8 <_dtoa_r+0x8d8>
 80073d6:	9b03      	ldr	r3, [sp, #12]
 80073d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80073dc:	0d1b      	lsrs	r3, r3, #20
 80073de:	051b      	lsls	r3, r3, #20
 80073e0:	b12b      	cbz	r3, 80073ee <_dtoa_r+0x7de>
 80073e2:	9b08      	ldr	r3, [sp, #32]
 80073e4:	3301      	adds	r3, #1
 80073e6:	9308      	str	r3, [sp, #32]
 80073e8:	f108 0801 	add.w	r8, r8, #1
 80073ec:	2301      	movs	r3, #1
 80073ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80073f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	f000 81b0 	beq.w	8007758 <_dtoa_r+0xb48>
 80073f8:	6923      	ldr	r3, [r4, #16]
 80073fa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80073fe:	6918      	ldr	r0, [r3, #16]
 8007400:	f000 fe52 	bl	80080a8 <__hi0bits>
 8007404:	f1c0 0020 	rsb	r0, r0, #32
 8007408:	9b08      	ldr	r3, [sp, #32]
 800740a:	4418      	add	r0, r3
 800740c:	f010 001f 	ands.w	r0, r0, #31
 8007410:	d077      	beq.n	8007502 <_dtoa_r+0x8f2>
 8007412:	f1c0 0320 	rsb	r3, r0, #32
 8007416:	2b04      	cmp	r3, #4
 8007418:	dd6b      	ble.n	80074f2 <_dtoa_r+0x8e2>
 800741a:	9b08      	ldr	r3, [sp, #32]
 800741c:	f1c0 001c 	rsb	r0, r0, #28
 8007420:	4403      	add	r3, r0
 8007422:	4480      	add	r8, r0
 8007424:	4406      	add	r6, r0
 8007426:	9308      	str	r3, [sp, #32]
 8007428:	f1b8 0f00 	cmp.w	r8, #0
 800742c:	dd05      	ble.n	800743a <_dtoa_r+0x82a>
 800742e:	4649      	mov	r1, r9
 8007430:	4642      	mov	r2, r8
 8007432:	4658      	mov	r0, fp
 8007434:	f000 ff9e 	bl	8008374 <__lshift>
 8007438:	4681      	mov	r9, r0
 800743a:	9b08      	ldr	r3, [sp, #32]
 800743c:	2b00      	cmp	r3, #0
 800743e:	dd05      	ble.n	800744c <_dtoa_r+0x83c>
 8007440:	4621      	mov	r1, r4
 8007442:	461a      	mov	r2, r3
 8007444:	4658      	mov	r0, fp
 8007446:	f000 ff95 	bl	8008374 <__lshift>
 800744a:	4604      	mov	r4, r0
 800744c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800744e:	2b00      	cmp	r3, #0
 8007450:	d059      	beq.n	8007506 <_dtoa_r+0x8f6>
 8007452:	4621      	mov	r1, r4
 8007454:	4648      	mov	r0, r9
 8007456:	f000 fff9 	bl	800844c <__mcmp>
 800745a:	2800      	cmp	r0, #0
 800745c:	da53      	bge.n	8007506 <_dtoa_r+0x8f6>
 800745e:	1e7b      	subs	r3, r7, #1
 8007460:	9304      	str	r3, [sp, #16]
 8007462:	4649      	mov	r1, r9
 8007464:	2300      	movs	r3, #0
 8007466:	220a      	movs	r2, #10
 8007468:	4658      	mov	r0, fp
 800746a:	f000 fd8d 	bl	8007f88 <__multadd>
 800746e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007470:	4681      	mov	r9, r0
 8007472:	2b00      	cmp	r3, #0
 8007474:	f000 8172 	beq.w	800775c <_dtoa_r+0xb4c>
 8007478:	2300      	movs	r3, #0
 800747a:	4629      	mov	r1, r5
 800747c:	220a      	movs	r2, #10
 800747e:	4658      	mov	r0, fp
 8007480:	f000 fd82 	bl	8007f88 <__multadd>
 8007484:	9b00      	ldr	r3, [sp, #0]
 8007486:	2b00      	cmp	r3, #0
 8007488:	4605      	mov	r5, r0
 800748a:	dc67      	bgt.n	800755c <_dtoa_r+0x94c>
 800748c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800748e:	2b02      	cmp	r3, #2
 8007490:	dc41      	bgt.n	8007516 <_dtoa_r+0x906>
 8007492:	e063      	b.n	800755c <_dtoa_r+0x94c>
 8007494:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007496:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800749a:	e746      	b.n	800732a <_dtoa_r+0x71a>
 800749c:	9b07      	ldr	r3, [sp, #28]
 800749e:	1e5c      	subs	r4, r3, #1
 80074a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80074a2:	42a3      	cmp	r3, r4
 80074a4:	bfbf      	itttt	lt
 80074a6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80074a8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80074aa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80074ac:	1ae3      	sublt	r3, r4, r3
 80074ae:	bfb4      	ite	lt
 80074b0:	18d2      	addlt	r2, r2, r3
 80074b2:	1b1c      	subge	r4, r3, r4
 80074b4:	9b07      	ldr	r3, [sp, #28]
 80074b6:	bfbc      	itt	lt
 80074b8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80074ba:	2400      	movlt	r4, #0
 80074bc:	2b00      	cmp	r3, #0
 80074be:	bfb5      	itete	lt
 80074c0:	eba8 0603 	sublt.w	r6, r8, r3
 80074c4:	9b07      	ldrge	r3, [sp, #28]
 80074c6:	2300      	movlt	r3, #0
 80074c8:	4646      	movge	r6, r8
 80074ca:	e730      	b.n	800732e <_dtoa_r+0x71e>
 80074cc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80074ce:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80074d0:	4646      	mov	r6, r8
 80074d2:	e735      	b.n	8007340 <_dtoa_r+0x730>
 80074d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80074d6:	e75c      	b.n	8007392 <_dtoa_r+0x782>
 80074d8:	2300      	movs	r3, #0
 80074da:	e788      	b.n	80073ee <_dtoa_r+0x7de>
 80074dc:	3fe00000 	.word	0x3fe00000
 80074e0:	40240000 	.word	0x40240000
 80074e4:	40140000 	.word	0x40140000
 80074e8:	9b02      	ldr	r3, [sp, #8]
 80074ea:	e780      	b.n	80073ee <_dtoa_r+0x7de>
 80074ec:	2300      	movs	r3, #0
 80074ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80074f0:	e782      	b.n	80073f8 <_dtoa_r+0x7e8>
 80074f2:	d099      	beq.n	8007428 <_dtoa_r+0x818>
 80074f4:	9a08      	ldr	r2, [sp, #32]
 80074f6:	331c      	adds	r3, #28
 80074f8:	441a      	add	r2, r3
 80074fa:	4498      	add	r8, r3
 80074fc:	441e      	add	r6, r3
 80074fe:	9208      	str	r2, [sp, #32]
 8007500:	e792      	b.n	8007428 <_dtoa_r+0x818>
 8007502:	4603      	mov	r3, r0
 8007504:	e7f6      	b.n	80074f4 <_dtoa_r+0x8e4>
 8007506:	9b07      	ldr	r3, [sp, #28]
 8007508:	9704      	str	r7, [sp, #16]
 800750a:	2b00      	cmp	r3, #0
 800750c:	dc20      	bgt.n	8007550 <_dtoa_r+0x940>
 800750e:	9300      	str	r3, [sp, #0]
 8007510:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007512:	2b02      	cmp	r3, #2
 8007514:	dd1e      	ble.n	8007554 <_dtoa_r+0x944>
 8007516:	9b00      	ldr	r3, [sp, #0]
 8007518:	2b00      	cmp	r3, #0
 800751a:	f47f aec0 	bne.w	800729e <_dtoa_r+0x68e>
 800751e:	4621      	mov	r1, r4
 8007520:	2205      	movs	r2, #5
 8007522:	4658      	mov	r0, fp
 8007524:	f000 fd30 	bl	8007f88 <__multadd>
 8007528:	4601      	mov	r1, r0
 800752a:	4604      	mov	r4, r0
 800752c:	4648      	mov	r0, r9
 800752e:	f000 ff8d 	bl	800844c <__mcmp>
 8007532:	2800      	cmp	r0, #0
 8007534:	f77f aeb3 	ble.w	800729e <_dtoa_r+0x68e>
 8007538:	4656      	mov	r6, sl
 800753a:	2331      	movs	r3, #49	@ 0x31
 800753c:	f806 3b01 	strb.w	r3, [r6], #1
 8007540:	9b04      	ldr	r3, [sp, #16]
 8007542:	3301      	adds	r3, #1
 8007544:	9304      	str	r3, [sp, #16]
 8007546:	e6ae      	b.n	80072a6 <_dtoa_r+0x696>
 8007548:	9c07      	ldr	r4, [sp, #28]
 800754a:	9704      	str	r7, [sp, #16]
 800754c:	4625      	mov	r5, r4
 800754e:	e7f3      	b.n	8007538 <_dtoa_r+0x928>
 8007550:	9b07      	ldr	r3, [sp, #28]
 8007552:	9300      	str	r3, [sp, #0]
 8007554:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007556:	2b00      	cmp	r3, #0
 8007558:	f000 8104 	beq.w	8007764 <_dtoa_r+0xb54>
 800755c:	2e00      	cmp	r6, #0
 800755e:	dd05      	ble.n	800756c <_dtoa_r+0x95c>
 8007560:	4629      	mov	r1, r5
 8007562:	4632      	mov	r2, r6
 8007564:	4658      	mov	r0, fp
 8007566:	f000 ff05 	bl	8008374 <__lshift>
 800756a:	4605      	mov	r5, r0
 800756c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800756e:	2b00      	cmp	r3, #0
 8007570:	d05a      	beq.n	8007628 <_dtoa_r+0xa18>
 8007572:	6869      	ldr	r1, [r5, #4]
 8007574:	4658      	mov	r0, fp
 8007576:	f000 fca5 	bl	8007ec4 <_Balloc>
 800757a:	4606      	mov	r6, r0
 800757c:	b928      	cbnz	r0, 800758a <_dtoa_r+0x97a>
 800757e:	4b84      	ldr	r3, [pc, #528]	@ (8007790 <_dtoa_r+0xb80>)
 8007580:	4602      	mov	r2, r0
 8007582:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007586:	f7ff bb5a 	b.w	8006c3e <_dtoa_r+0x2e>
 800758a:	692a      	ldr	r2, [r5, #16]
 800758c:	3202      	adds	r2, #2
 800758e:	0092      	lsls	r2, r2, #2
 8007590:	f105 010c 	add.w	r1, r5, #12
 8007594:	300c      	adds	r0, #12
 8007596:	f7ff fa92 	bl	8006abe <memcpy>
 800759a:	2201      	movs	r2, #1
 800759c:	4631      	mov	r1, r6
 800759e:	4658      	mov	r0, fp
 80075a0:	f000 fee8 	bl	8008374 <__lshift>
 80075a4:	f10a 0301 	add.w	r3, sl, #1
 80075a8:	9307      	str	r3, [sp, #28]
 80075aa:	9b00      	ldr	r3, [sp, #0]
 80075ac:	4453      	add	r3, sl
 80075ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 80075b0:	9b02      	ldr	r3, [sp, #8]
 80075b2:	f003 0301 	and.w	r3, r3, #1
 80075b6:	462f      	mov	r7, r5
 80075b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80075ba:	4605      	mov	r5, r0
 80075bc:	9b07      	ldr	r3, [sp, #28]
 80075be:	4621      	mov	r1, r4
 80075c0:	3b01      	subs	r3, #1
 80075c2:	4648      	mov	r0, r9
 80075c4:	9300      	str	r3, [sp, #0]
 80075c6:	f7ff fa99 	bl	8006afc <quorem>
 80075ca:	4639      	mov	r1, r7
 80075cc:	9002      	str	r0, [sp, #8]
 80075ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80075d2:	4648      	mov	r0, r9
 80075d4:	f000 ff3a 	bl	800844c <__mcmp>
 80075d8:	462a      	mov	r2, r5
 80075da:	9008      	str	r0, [sp, #32]
 80075dc:	4621      	mov	r1, r4
 80075de:	4658      	mov	r0, fp
 80075e0:	f000 ff50 	bl	8008484 <__mdiff>
 80075e4:	68c2      	ldr	r2, [r0, #12]
 80075e6:	4606      	mov	r6, r0
 80075e8:	bb02      	cbnz	r2, 800762c <_dtoa_r+0xa1c>
 80075ea:	4601      	mov	r1, r0
 80075ec:	4648      	mov	r0, r9
 80075ee:	f000 ff2d 	bl	800844c <__mcmp>
 80075f2:	4602      	mov	r2, r0
 80075f4:	4631      	mov	r1, r6
 80075f6:	4658      	mov	r0, fp
 80075f8:	920e      	str	r2, [sp, #56]	@ 0x38
 80075fa:	f000 fca3 	bl	8007f44 <_Bfree>
 80075fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007600:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007602:	9e07      	ldr	r6, [sp, #28]
 8007604:	ea43 0102 	orr.w	r1, r3, r2
 8007608:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800760a:	4319      	orrs	r1, r3
 800760c:	d110      	bne.n	8007630 <_dtoa_r+0xa20>
 800760e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007612:	d029      	beq.n	8007668 <_dtoa_r+0xa58>
 8007614:	9b08      	ldr	r3, [sp, #32]
 8007616:	2b00      	cmp	r3, #0
 8007618:	dd02      	ble.n	8007620 <_dtoa_r+0xa10>
 800761a:	9b02      	ldr	r3, [sp, #8]
 800761c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007620:	9b00      	ldr	r3, [sp, #0]
 8007622:	f883 8000 	strb.w	r8, [r3]
 8007626:	e63f      	b.n	80072a8 <_dtoa_r+0x698>
 8007628:	4628      	mov	r0, r5
 800762a:	e7bb      	b.n	80075a4 <_dtoa_r+0x994>
 800762c:	2201      	movs	r2, #1
 800762e:	e7e1      	b.n	80075f4 <_dtoa_r+0x9e4>
 8007630:	9b08      	ldr	r3, [sp, #32]
 8007632:	2b00      	cmp	r3, #0
 8007634:	db04      	blt.n	8007640 <_dtoa_r+0xa30>
 8007636:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007638:	430b      	orrs	r3, r1
 800763a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800763c:	430b      	orrs	r3, r1
 800763e:	d120      	bne.n	8007682 <_dtoa_r+0xa72>
 8007640:	2a00      	cmp	r2, #0
 8007642:	dded      	ble.n	8007620 <_dtoa_r+0xa10>
 8007644:	4649      	mov	r1, r9
 8007646:	2201      	movs	r2, #1
 8007648:	4658      	mov	r0, fp
 800764a:	f000 fe93 	bl	8008374 <__lshift>
 800764e:	4621      	mov	r1, r4
 8007650:	4681      	mov	r9, r0
 8007652:	f000 fefb 	bl	800844c <__mcmp>
 8007656:	2800      	cmp	r0, #0
 8007658:	dc03      	bgt.n	8007662 <_dtoa_r+0xa52>
 800765a:	d1e1      	bne.n	8007620 <_dtoa_r+0xa10>
 800765c:	f018 0f01 	tst.w	r8, #1
 8007660:	d0de      	beq.n	8007620 <_dtoa_r+0xa10>
 8007662:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007666:	d1d8      	bne.n	800761a <_dtoa_r+0xa0a>
 8007668:	9a00      	ldr	r2, [sp, #0]
 800766a:	2339      	movs	r3, #57	@ 0x39
 800766c:	7013      	strb	r3, [r2, #0]
 800766e:	4633      	mov	r3, r6
 8007670:	461e      	mov	r6, r3
 8007672:	3b01      	subs	r3, #1
 8007674:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007678:	2a39      	cmp	r2, #57	@ 0x39
 800767a:	d052      	beq.n	8007722 <_dtoa_r+0xb12>
 800767c:	3201      	adds	r2, #1
 800767e:	701a      	strb	r2, [r3, #0]
 8007680:	e612      	b.n	80072a8 <_dtoa_r+0x698>
 8007682:	2a00      	cmp	r2, #0
 8007684:	dd07      	ble.n	8007696 <_dtoa_r+0xa86>
 8007686:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800768a:	d0ed      	beq.n	8007668 <_dtoa_r+0xa58>
 800768c:	9a00      	ldr	r2, [sp, #0]
 800768e:	f108 0301 	add.w	r3, r8, #1
 8007692:	7013      	strb	r3, [r2, #0]
 8007694:	e608      	b.n	80072a8 <_dtoa_r+0x698>
 8007696:	9b07      	ldr	r3, [sp, #28]
 8007698:	9a07      	ldr	r2, [sp, #28]
 800769a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800769e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d028      	beq.n	80076f6 <_dtoa_r+0xae6>
 80076a4:	4649      	mov	r1, r9
 80076a6:	2300      	movs	r3, #0
 80076a8:	220a      	movs	r2, #10
 80076aa:	4658      	mov	r0, fp
 80076ac:	f000 fc6c 	bl	8007f88 <__multadd>
 80076b0:	42af      	cmp	r7, r5
 80076b2:	4681      	mov	r9, r0
 80076b4:	f04f 0300 	mov.w	r3, #0
 80076b8:	f04f 020a 	mov.w	r2, #10
 80076bc:	4639      	mov	r1, r7
 80076be:	4658      	mov	r0, fp
 80076c0:	d107      	bne.n	80076d2 <_dtoa_r+0xac2>
 80076c2:	f000 fc61 	bl	8007f88 <__multadd>
 80076c6:	4607      	mov	r7, r0
 80076c8:	4605      	mov	r5, r0
 80076ca:	9b07      	ldr	r3, [sp, #28]
 80076cc:	3301      	adds	r3, #1
 80076ce:	9307      	str	r3, [sp, #28]
 80076d0:	e774      	b.n	80075bc <_dtoa_r+0x9ac>
 80076d2:	f000 fc59 	bl	8007f88 <__multadd>
 80076d6:	4629      	mov	r1, r5
 80076d8:	4607      	mov	r7, r0
 80076da:	2300      	movs	r3, #0
 80076dc:	220a      	movs	r2, #10
 80076de:	4658      	mov	r0, fp
 80076e0:	f000 fc52 	bl	8007f88 <__multadd>
 80076e4:	4605      	mov	r5, r0
 80076e6:	e7f0      	b.n	80076ca <_dtoa_r+0xaba>
 80076e8:	9b00      	ldr	r3, [sp, #0]
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	bfcc      	ite	gt
 80076ee:	461e      	movgt	r6, r3
 80076f0:	2601      	movle	r6, #1
 80076f2:	4456      	add	r6, sl
 80076f4:	2700      	movs	r7, #0
 80076f6:	4649      	mov	r1, r9
 80076f8:	2201      	movs	r2, #1
 80076fa:	4658      	mov	r0, fp
 80076fc:	f000 fe3a 	bl	8008374 <__lshift>
 8007700:	4621      	mov	r1, r4
 8007702:	4681      	mov	r9, r0
 8007704:	f000 fea2 	bl	800844c <__mcmp>
 8007708:	2800      	cmp	r0, #0
 800770a:	dcb0      	bgt.n	800766e <_dtoa_r+0xa5e>
 800770c:	d102      	bne.n	8007714 <_dtoa_r+0xb04>
 800770e:	f018 0f01 	tst.w	r8, #1
 8007712:	d1ac      	bne.n	800766e <_dtoa_r+0xa5e>
 8007714:	4633      	mov	r3, r6
 8007716:	461e      	mov	r6, r3
 8007718:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800771c:	2a30      	cmp	r2, #48	@ 0x30
 800771e:	d0fa      	beq.n	8007716 <_dtoa_r+0xb06>
 8007720:	e5c2      	b.n	80072a8 <_dtoa_r+0x698>
 8007722:	459a      	cmp	sl, r3
 8007724:	d1a4      	bne.n	8007670 <_dtoa_r+0xa60>
 8007726:	9b04      	ldr	r3, [sp, #16]
 8007728:	3301      	adds	r3, #1
 800772a:	9304      	str	r3, [sp, #16]
 800772c:	2331      	movs	r3, #49	@ 0x31
 800772e:	f88a 3000 	strb.w	r3, [sl]
 8007732:	e5b9      	b.n	80072a8 <_dtoa_r+0x698>
 8007734:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007736:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007794 <_dtoa_r+0xb84>
 800773a:	b11b      	cbz	r3, 8007744 <_dtoa_r+0xb34>
 800773c:	f10a 0308 	add.w	r3, sl, #8
 8007740:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007742:	6013      	str	r3, [r2, #0]
 8007744:	4650      	mov	r0, sl
 8007746:	b019      	add	sp, #100	@ 0x64
 8007748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800774c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800774e:	2b01      	cmp	r3, #1
 8007750:	f77f ae37 	ble.w	80073c2 <_dtoa_r+0x7b2>
 8007754:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007756:	930a      	str	r3, [sp, #40]	@ 0x28
 8007758:	2001      	movs	r0, #1
 800775a:	e655      	b.n	8007408 <_dtoa_r+0x7f8>
 800775c:	9b00      	ldr	r3, [sp, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	f77f aed6 	ble.w	8007510 <_dtoa_r+0x900>
 8007764:	4656      	mov	r6, sl
 8007766:	4621      	mov	r1, r4
 8007768:	4648      	mov	r0, r9
 800776a:	f7ff f9c7 	bl	8006afc <quorem>
 800776e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007772:	f806 8b01 	strb.w	r8, [r6], #1
 8007776:	9b00      	ldr	r3, [sp, #0]
 8007778:	eba6 020a 	sub.w	r2, r6, sl
 800777c:	4293      	cmp	r3, r2
 800777e:	ddb3      	ble.n	80076e8 <_dtoa_r+0xad8>
 8007780:	4649      	mov	r1, r9
 8007782:	2300      	movs	r3, #0
 8007784:	220a      	movs	r2, #10
 8007786:	4658      	mov	r0, fp
 8007788:	f000 fbfe 	bl	8007f88 <__multadd>
 800778c:	4681      	mov	r9, r0
 800778e:	e7ea      	b.n	8007766 <_dtoa_r+0xb56>
 8007790:	0800e43d 	.word	0x0800e43d
 8007794:	0800e3c1 	.word	0x0800e3c1

08007798 <_free_r>:
 8007798:	b538      	push	{r3, r4, r5, lr}
 800779a:	4605      	mov	r5, r0
 800779c:	2900      	cmp	r1, #0
 800779e:	d041      	beq.n	8007824 <_free_r+0x8c>
 80077a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077a4:	1f0c      	subs	r4, r1, #4
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	bfb8      	it	lt
 80077aa:	18e4      	addlt	r4, r4, r3
 80077ac:	f7fd faec 	bl	8004d88 <__malloc_lock>
 80077b0:	4a1d      	ldr	r2, [pc, #116]	@ (8007828 <_free_r+0x90>)
 80077b2:	6813      	ldr	r3, [r2, #0]
 80077b4:	b933      	cbnz	r3, 80077c4 <_free_r+0x2c>
 80077b6:	6063      	str	r3, [r4, #4]
 80077b8:	6014      	str	r4, [r2, #0]
 80077ba:	4628      	mov	r0, r5
 80077bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077c0:	f7fd bae8 	b.w	8004d94 <__malloc_unlock>
 80077c4:	42a3      	cmp	r3, r4
 80077c6:	d908      	bls.n	80077da <_free_r+0x42>
 80077c8:	6820      	ldr	r0, [r4, #0]
 80077ca:	1821      	adds	r1, r4, r0
 80077cc:	428b      	cmp	r3, r1
 80077ce:	bf01      	itttt	eq
 80077d0:	6819      	ldreq	r1, [r3, #0]
 80077d2:	685b      	ldreq	r3, [r3, #4]
 80077d4:	1809      	addeq	r1, r1, r0
 80077d6:	6021      	streq	r1, [r4, #0]
 80077d8:	e7ed      	b.n	80077b6 <_free_r+0x1e>
 80077da:	461a      	mov	r2, r3
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	b10b      	cbz	r3, 80077e4 <_free_r+0x4c>
 80077e0:	42a3      	cmp	r3, r4
 80077e2:	d9fa      	bls.n	80077da <_free_r+0x42>
 80077e4:	6811      	ldr	r1, [r2, #0]
 80077e6:	1850      	adds	r0, r2, r1
 80077e8:	42a0      	cmp	r0, r4
 80077ea:	d10b      	bne.n	8007804 <_free_r+0x6c>
 80077ec:	6820      	ldr	r0, [r4, #0]
 80077ee:	4401      	add	r1, r0
 80077f0:	1850      	adds	r0, r2, r1
 80077f2:	4283      	cmp	r3, r0
 80077f4:	6011      	str	r1, [r2, #0]
 80077f6:	d1e0      	bne.n	80077ba <_free_r+0x22>
 80077f8:	6818      	ldr	r0, [r3, #0]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	6053      	str	r3, [r2, #4]
 80077fe:	4408      	add	r0, r1
 8007800:	6010      	str	r0, [r2, #0]
 8007802:	e7da      	b.n	80077ba <_free_r+0x22>
 8007804:	d902      	bls.n	800780c <_free_r+0x74>
 8007806:	230c      	movs	r3, #12
 8007808:	602b      	str	r3, [r5, #0]
 800780a:	e7d6      	b.n	80077ba <_free_r+0x22>
 800780c:	6820      	ldr	r0, [r4, #0]
 800780e:	1821      	adds	r1, r4, r0
 8007810:	428b      	cmp	r3, r1
 8007812:	bf04      	itt	eq
 8007814:	6819      	ldreq	r1, [r3, #0]
 8007816:	685b      	ldreq	r3, [r3, #4]
 8007818:	6063      	str	r3, [r4, #4]
 800781a:	bf04      	itt	eq
 800781c:	1809      	addeq	r1, r1, r0
 800781e:	6021      	streq	r1, [r4, #0]
 8007820:	6054      	str	r4, [r2, #4]
 8007822:	e7ca      	b.n	80077ba <_free_r+0x22>
 8007824:	bd38      	pop	{r3, r4, r5, pc}
 8007826:	bf00      	nop
 8007828:	20000a88 	.word	0x20000a88

0800782c <rshift>:
 800782c:	6903      	ldr	r3, [r0, #16]
 800782e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007832:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007836:	ea4f 1261 	mov.w	r2, r1, asr #5
 800783a:	f100 0414 	add.w	r4, r0, #20
 800783e:	dd45      	ble.n	80078cc <rshift+0xa0>
 8007840:	f011 011f 	ands.w	r1, r1, #31
 8007844:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007848:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800784c:	d10c      	bne.n	8007868 <rshift+0x3c>
 800784e:	f100 0710 	add.w	r7, r0, #16
 8007852:	4629      	mov	r1, r5
 8007854:	42b1      	cmp	r1, r6
 8007856:	d334      	bcc.n	80078c2 <rshift+0x96>
 8007858:	1a9b      	subs	r3, r3, r2
 800785a:	009b      	lsls	r3, r3, #2
 800785c:	1eea      	subs	r2, r5, #3
 800785e:	4296      	cmp	r6, r2
 8007860:	bf38      	it	cc
 8007862:	2300      	movcc	r3, #0
 8007864:	4423      	add	r3, r4
 8007866:	e015      	b.n	8007894 <rshift+0x68>
 8007868:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800786c:	f1c1 0820 	rsb	r8, r1, #32
 8007870:	40cf      	lsrs	r7, r1
 8007872:	f105 0e04 	add.w	lr, r5, #4
 8007876:	46a1      	mov	r9, r4
 8007878:	4576      	cmp	r6, lr
 800787a:	46f4      	mov	ip, lr
 800787c:	d815      	bhi.n	80078aa <rshift+0x7e>
 800787e:	1a9a      	subs	r2, r3, r2
 8007880:	0092      	lsls	r2, r2, #2
 8007882:	3a04      	subs	r2, #4
 8007884:	3501      	adds	r5, #1
 8007886:	42ae      	cmp	r6, r5
 8007888:	bf38      	it	cc
 800788a:	2200      	movcc	r2, #0
 800788c:	18a3      	adds	r3, r4, r2
 800788e:	50a7      	str	r7, [r4, r2]
 8007890:	b107      	cbz	r7, 8007894 <rshift+0x68>
 8007892:	3304      	adds	r3, #4
 8007894:	1b1a      	subs	r2, r3, r4
 8007896:	42a3      	cmp	r3, r4
 8007898:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800789c:	bf08      	it	eq
 800789e:	2300      	moveq	r3, #0
 80078a0:	6102      	str	r2, [r0, #16]
 80078a2:	bf08      	it	eq
 80078a4:	6143      	streq	r3, [r0, #20]
 80078a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80078aa:	f8dc c000 	ldr.w	ip, [ip]
 80078ae:	fa0c fc08 	lsl.w	ip, ip, r8
 80078b2:	ea4c 0707 	orr.w	r7, ip, r7
 80078b6:	f849 7b04 	str.w	r7, [r9], #4
 80078ba:	f85e 7b04 	ldr.w	r7, [lr], #4
 80078be:	40cf      	lsrs	r7, r1
 80078c0:	e7da      	b.n	8007878 <rshift+0x4c>
 80078c2:	f851 cb04 	ldr.w	ip, [r1], #4
 80078c6:	f847 cf04 	str.w	ip, [r7, #4]!
 80078ca:	e7c3      	b.n	8007854 <rshift+0x28>
 80078cc:	4623      	mov	r3, r4
 80078ce:	e7e1      	b.n	8007894 <rshift+0x68>

080078d0 <__hexdig_fun>:
 80078d0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80078d4:	2b09      	cmp	r3, #9
 80078d6:	d802      	bhi.n	80078de <__hexdig_fun+0xe>
 80078d8:	3820      	subs	r0, #32
 80078da:	b2c0      	uxtb	r0, r0
 80078dc:	4770      	bx	lr
 80078de:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80078e2:	2b05      	cmp	r3, #5
 80078e4:	d801      	bhi.n	80078ea <__hexdig_fun+0x1a>
 80078e6:	3847      	subs	r0, #71	@ 0x47
 80078e8:	e7f7      	b.n	80078da <__hexdig_fun+0xa>
 80078ea:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80078ee:	2b05      	cmp	r3, #5
 80078f0:	d801      	bhi.n	80078f6 <__hexdig_fun+0x26>
 80078f2:	3827      	subs	r0, #39	@ 0x27
 80078f4:	e7f1      	b.n	80078da <__hexdig_fun+0xa>
 80078f6:	2000      	movs	r0, #0
 80078f8:	4770      	bx	lr
	...

080078fc <__gethex>:
 80078fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007900:	b085      	sub	sp, #20
 8007902:	468a      	mov	sl, r1
 8007904:	9302      	str	r3, [sp, #8]
 8007906:	680b      	ldr	r3, [r1, #0]
 8007908:	9001      	str	r0, [sp, #4]
 800790a:	4690      	mov	r8, r2
 800790c:	1c9c      	adds	r4, r3, #2
 800790e:	46a1      	mov	r9, r4
 8007910:	f814 0b01 	ldrb.w	r0, [r4], #1
 8007914:	2830      	cmp	r0, #48	@ 0x30
 8007916:	d0fa      	beq.n	800790e <__gethex+0x12>
 8007918:	eba9 0303 	sub.w	r3, r9, r3
 800791c:	f1a3 0b02 	sub.w	fp, r3, #2
 8007920:	f7ff ffd6 	bl	80078d0 <__hexdig_fun>
 8007924:	4605      	mov	r5, r0
 8007926:	2800      	cmp	r0, #0
 8007928:	d168      	bne.n	80079fc <__gethex+0x100>
 800792a:	49a0      	ldr	r1, [pc, #640]	@ (8007bac <__gethex+0x2b0>)
 800792c:	2201      	movs	r2, #1
 800792e:	4648      	mov	r0, r9
 8007930:	f7ff f801 	bl	8006936 <strncmp>
 8007934:	4607      	mov	r7, r0
 8007936:	2800      	cmp	r0, #0
 8007938:	d167      	bne.n	8007a0a <__gethex+0x10e>
 800793a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800793e:	4626      	mov	r6, r4
 8007940:	f7ff ffc6 	bl	80078d0 <__hexdig_fun>
 8007944:	2800      	cmp	r0, #0
 8007946:	d062      	beq.n	8007a0e <__gethex+0x112>
 8007948:	4623      	mov	r3, r4
 800794a:	7818      	ldrb	r0, [r3, #0]
 800794c:	2830      	cmp	r0, #48	@ 0x30
 800794e:	4699      	mov	r9, r3
 8007950:	f103 0301 	add.w	r3, r3, #1
 8007954:	d0f9      	beq.n	800794a <__gethex+0x4e>
 8007956:	f7ff ffbb 	bl	80078d0 <__hexdig_fun>
 800795a:	fab0 f580 	clz	r5, r0
 800795e:	096d      	lsrs	r5, r5, #5
 8007960:	f04f 0b01 	mov.w	fp, #1
 8007964:	464a      	mov	r2, r9
 8007966:	4616      	mov	r6, r2
 8007968:	3201      	adds	r2, #1
 800796a:	7830      	ldrb	r0, [r6, #0]
 800796c:	f7ff ffb0 	bl	80078d0 <__hexdig_fun>
 8007970:	2800      	cmp	r0, #0
 8007972:	d1f8      	bne.n	8007966 <__gethex+0x6a>
 8007974:	498d      	ldr	r1, [pc, #564]	@ (8007bac <__gethex+0x2b0>)
 8007976:	2201      	movs	r2, #1
 8007978:	4630      	mov	r0, r6
 800797a:	f7fe ffdc 	bl	8006936 <strncmp>
 800797e:	2800      	cmp	r0, #0
 8007980:	d13f      	bne.n	8007a02 <__gethex+0x106>
 8007982:	b944      	cbnz	r4, 8007996 <__gethex+0x9a>
 8007984:	1c74      	adds	r4, r6, #1
 8007986:	4622      	mov	r2, r4
 8007988:	4616      	mov	r6, r2
 800798a:	3201      	adds	r2, #1
 800798c:	7830      	ldrb	r0, [r6, #0]
 800798e:	f7ff ff9f 	bl	80078d0 <__hexdig_fun>
 8007992:	2800      	cmp	r0, #0
 8007994:	d1f8      	bne.n	8007988 <__gethex+0x8c>
 8007996:	1ba4      	subs	r4, r4, r6
 8007998:	00a7      	lsls	r7, r4, #2
 800799a:	7833      	ldrb	r3, [r6, #0]
 800799c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80079a0:	2b50      	cmp	r3, #80	@ 0x50
 80079a2:	d13e      	bne.n	8007a22 <__gethex+0x126>
 80079a4:	7873      	ldrb	r3, [r6, #1]
 80079a6:	2b2b      	cmp	r3, #43	@ 0x2b
 80079a8:	d033      	beq.n	8007a12 <__gethex+0x116>
 80079aa:	2b2d      	cmp	r3, #45	@ 0x2d
 80079ac:	d034      	beq.n	8007a18 <__gethex+0x11c>
 80079ae:	1c71      	adds	r1, r6, #1
 80079b0:	2400      	movs	r4, #0
 80079b2:	7808      	ldrb	r0, [r1, #0]
 80079b4:	f7ff ff8c 	bl	80078d0 <__hexdig_fun>
 80079b8:	1e43      	subs	r3, r0, #1
 80079ba:	b2db      	uxtb	r3, r3
 80079bc:	2b18      	cmp	r3, #24
 80079be:	d830      	bhi.n	8007a22 <__gethex+0x126>
 80079c0:	f1a0 0210 	sub.w	r2, r0, #16
 80079c4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80079c8:	f7ff ff82 	bl	80078d0 <__hexdig_fun>
 80079cc:	f100 3cff 	add.w	ip, r0, #4294967295
 80079d0:	fa5f fc8c 	uxtb.w	ip, ip
 80079d4:	f1bc 0f18 	cmp.w	ip, #24
 80079d8:	f04f 030a 	mov.w	r3, #10
 80079dc:	d91e      	bls.n	8007a1c <__gethex+0x120>
 80079de:	b104      	cbz	r4, 80079e2 <__gethex+0xe6>
 80079e0:	4252      	negs	r2, r2
 80079e2:	4417      	add	r7, r2
 80079e4:	f8ca 1000 	str.w	r1, [sl]
 80079e8:	b1ed      	cbz	r5, 8007a26 <__gethex+0x12a>
 80079ea:	f1bb 0f00 	cmp.w	fp, #0
 80079ee:	bf0c      	ite	eq
 80079f0:	2506      	moveq	r5, #6
 80079f2:	2500      	movne	r5, #0
 80079f4:	4628      	mov	r0, r5
 80079f6:	b005      	add	sp, #20
 80079f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079fc:	2500      	movs	r5, #0
 80079fe:	462c      	mov	r4, r5
 8007a00:	e7b0      	b.n	8007964 <__gethex+0x68>
 8007a02:	2c00      	cmp	r4, #0
 8007a04:	d1c7      	bne.n	8007996 <__gethex+0x9a>
 8007a06:	4627      	mov	r7, r4
 8007a08:	e7c7      	b.n	800799a <__gethex+0x9e>
 8007a0a:	464e      	mov	r6, r9
 8007a0c:	462f      	mov	r7, r5
 8007a0e:	2501      	movs	r5, #1
 8007a10:	e7c3      	b.n	800799a <__gethex+0x9e>
 8007a12:	2400      	movs	r4, #0
 8007a14:	1cb1      	adds	r1, r6, #2
 8007a16:	e7cc      	b.n	80079b2 <__gethex+0xb6>
 8007a18:	2401      	movs	r4, #1
 8007a1a:	e7fb      	b.n	8007a14 <__gethex+0x118>
 8007a1c:	fb03 0002 	mla	r0, r3, r2, r0
 8007a20:	e7ce      	b.n	80079c0 <__gethex+0xc4>
 8007a22:	4631      	mov	r1, r6
 8007a24:	e7de      	b.n	80079e4 <__gethex+0xe8>
 8007a26:	eba6 0309 	sub.w	r3, r6, r9
 8007a2a:	3b01      	subs	r3, #1
 8007a2c:	4629      	mov	r1, r5
 8007a2e:	2b07      	cmp	r3, #7
 8007a30:	dc0a      	bgt.n	8007a48 <__gethex+0x14c>
 8007a32:	9801      	ldr	r0, [sp, #4]
 8007a34:	f000 fa46 	bl	8007ec4 <_Balloc>
 8007a38:	4604      	mov	r4, r0
 8007a3a:	b940      	cbnz	r0, 8007a4e <__gethex+0x152>
 8007a3c:	4b5c      	ldr	r3, [pc, #368]	@ (8007bb0 <__gethex+0x2b4>)
 8007a3e:	4602      	mov	r2, r0
 8007a40:	21e4      	movs	r1, #228	@ 0xe4
 8007a42:	485c      	ldr	r0, [pc, #368]	@ (8007bb4 <__gethex+0x2b8>)
 8007a44:	f001 f996 	bl	8008d74 <__assert_func>
 8007a48:	3101      	adds	r1, #1
 8007a4a:	105b      	asrs	r3, r3, #1
 8007a4c:	e7ef      	b.n	8007a2e <__gethex+0x132>
 8007a4e:	f100 0a14 	add.w	sl, r0, #20
 8007a52:	2300      	movs	r3, #0
 8007a54:	4655      	mov	r5, sl
 8007a56:	469b      	mov	fp, r3
 8007a58:	45b1      	cmp	r9, r6
 8007a5a:	d337      	bcc.n	8007acc <__gethex+0x1d0>
 8007a5c:	f845 bb04 	str.w	fp, [r5], #4
 8007a60:	eba5 050a 	sub.w	r5, r5, sl
 8007a64:	10ad      	asrs	r5, r5, #2
 8007a66:	6125      	str	r5, [r4, #16]
 8007a68:	4658      	mov	r0, fp
 8007a6a:	f000 fb1d 	bl	80080a8 <__hi0bits>
 8007a6e:	016d      	lsls	r5, r5, #5
 8007a70:	f8d8 6000 	ldr.w	r6, [r8]
 8007a74:	1a2d      	subs	r5, r5, r0
 8007a76:	42b5      	cmp	r5, r6
 8007a78:	dd54      	ble.n	8007b24 <__gethex+0x228>
 8007a7a:	1bad      	subs	r5, r5, r6
 8007a7c:	4629      	mov	r1, r5
 8007a7e:	4620      	mov	r0, r4
 8007a80:	f000 feb1 	bl	80087e6 <__any_on>
 8007a84:	4681      	mov	r9, r0
 8007a86:	b178      	cbz	r0, 8007aa8 <__gethex+0x1ac>
 8007a88:	1e6b      	subs	r3, r5, #1
 8007a8a:	1159      	asrs	r1, r3, #5
 8007a8c:	f003 021f 	and.w	r2, r3, #31
 8007a90:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8007a94:	f04f 0901 	mov.w	r9, #1
 8007a98:	fa09 f202 	lsl.w	r2, r9, r2
 8007a9c:	420a      	tst	r2, r1
 8007a9e:	d003      	beq.n	8007aa8 <__gethex+0x1ac>
 8007aa0:	454b      	cmp	r3, r9
 8007aa2:	dc36      	bgt.n	8007b12 <__gethex+0x216>
 8007aa4:	f04f 0902 	mov.w	r9, #2
 8007aa8:	4629      	mov	r1, r5
 8007aaa:	4620      	mov	r0, r4
 8007aac:	f7ff febe 	bl	800782c <rshift>
 8007ab0:	442f      	add	r7, r5
 8007ab2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007ab6:	42bb      	cmp	r3, r7
 8007ab8:	da42      	bge.n	8007b40 <__gethex+0x244>
 8007aba:	9801      	ldr	r0, [sp, #4]
 8007abc:	4621      	mov	r1, r4
 8007abe:	f000 fa41 	bl	8007f44 <_Bfree>
 8007ac2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	6013      	str	r3, [r2, #0]
 8007ac8:	25a3      	movs	r5, #163	@ 0xa3
 8007aca:	e793      	b.n	80079f4 <__gethex+0xf8>
 8007acc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8007ad0:	2a2e      	cmp	r2, #46	@ 0x2e
 8007ad2:	d012      	beq.n	8007afa <__gethex+0x1fe>
 8007ad4:	2b20      	cmp	r3, #32
 8007ad6:	d104      	bne.n	8007ae2 <__gethex+0x1e6>
 8007ad8:	f845 bb04 	str.w	fp, [r5], #4
 8007adc:	f04f 0b00 	mov.w	fp, #0
 8007ae0:	465b      	mov	r3, fp
 8007ae2:	7830      	ldrb	r0, [r6, #0]
 8007ae4:	9303      	str	r3, [sp, #12]
 8007ae6:	f7ff fef3 	bl	80078d0 <__hexdig_fun>
 8007aea:	9b03      	ldr	r3, [sp, #12]
 8007aec:	f000 000f 	and.w	r0, r0, #15
 8007af0:	4098      	lsls	r0, r3
 8007af2:	ea4b 0b00 	orr.w	fp, fp, r0
 8007af6:	3304      	adds	r3, #4
 8007af8:	e7ae      	b.n	8007a58 <__gethex+0x15c>
 8007afa:	45b1      	cmp	r9, r6
 8007afc:	d8ea      	bhi.n	8007ad4 <__gethex+0x1d8>
 8007afe:	492b      	ldr	r1, [pc, #172]	@ (8007bac <__gethex+0x2b0>)
 8007b00:	9303      	str	r3, [sp, #12]
 8007b02:	2201      	movs	r2, #1
 8007b04:	4630      	mov	r0, r6
 8007b06:	f7fe ff16 	bl	8006936 <strncmp>
 8007b0a:	9b03      	ldr	r3, [sp, #12]
 8007b0c:	2800      	cmp	r0, #0
 8007b0e:	d1e1      	bne.n	8007ad4 <__gethex+0x1d8>
 8007b10:	e7a2      	b.n	8007a58 <__gethex+0x15c>
 8007b12:	1ea9      	subs	r1, r5, #2
 8007b14:	4620      	mov	r0, r4
 8007b16:	f000 fe66 	bl	80087e6 <__any_on>
 8007b1a:	2800      	cmp	r0, #0
 8007b1c:	d0c2      	beq.n	8007aa4 <__gethex+0x1a8>
 8007b1e:	f04f 0903 	mov.w	r9, #3
 8007b22:	e7c1      	b.n	8007aa8 <__gethex+0x1ac>
 8007b24:	da09      	bge.n	8007b3a <__gethex+0x23e>
 8007b26:	1b75      	subs	r5, r6, r5
 8007b28:	4621      	mov	r1, r4
 8007b2a:	9801      	ldr	r0, [sp, #4]
 8007b2c:	462a      	mov	r2, r5
 8007b2e:	f000 fc21 	bl	8008374 <__lshift>
 8007b32:	1b7f      	subs	r7, r7, r5
 8007b34:	4604      	mov	r4, r0
 8007b36:	f100 0a14 	add.w	sl, r0, #20
 8007b3a:	f04f 0900 	mov.w	r9, #0
 8007b3e:	e7b8      	b.n	8007ab2 <__gethex+0x1b6>
 8007b40:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007b44:	42bd      	cmp	r5, r7
 8007b46:	dd6f      	ble.n	8007c28 <__gethex+0x32c>
 8007b48:	1bed      	subs	r5, r5, r7
 8007b4a:	42ae      	cmp	r6, r5
 8007b4c:	dc34      	bgt.n	8007bb8 <__gethex+0x2bc>
 8007b4e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007b52:	2b02      	cmp	r3, #2
 8007b54:	d022      	beq.n	8007b9c <__gethex+0x2a0>
 8007b56:	2b03      	cmp	r3, #3
 8007b58:	d024      	beq.n	8007ba4 <__gethex+0x2a8>
 8007b5a:	2b01      	cmp	r3, #1
 8007b5c:	d115      	bne.n	8007b8a <__gethex+0x28e>
 8007b5e:	42ae      	cmp	r6, r5
 8007b60:	d113      	bne.n	8007b8a <__gethex+0x28e>
 8007b62:	2e01      	cmp	r6, #1
 8007b64:	d10b      	bne.n	8007b7e <__gethex+0x282>
 8007b66:	9a02      	ldr	r2, [sp, #8]
 8007b68:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007b6c:	6013      	str	r3, [r2, #0]
 8007b6e:	2301      	movs	r3, #1
 8007b70:	6123      	str	r3, [r4, #16]
 8007b72:	f8ca 3000 	str.w	r3, [sl]
 8007b76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b78:	2562      	movs	r5, #98	@ 0x62
 8007b7a:	601c      	str	r4, [r3, #0]
 8007b7c:	e73a      	b.n	80079f4 <__gethex+0xf8>
 8007b7e:	1e71      	subs	r1, r6, #1
 8007b80:	4620      	mov	r0, r4
 8007b82:	f000 fe30 	bl	80087e6 <__any_on>
 8007b86:	2800      	cmp	r0, #0
 8007b88:	d1ed      	bne.n	8007b66 <__gethex+0x26a>
 8007b8a:	9801      	ldr	r0, [sp, #4]
 8007b8c:	4621      	mov	r1, r4
 8007b8e:	f000 f9d9 	bl	8007f44 <_Bfree>
 8007b92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007b94:	2300      	movs	r3, #0
 8007b96:	6013      	str	r3, [r2, #0]
 8007b98:	2550      	movs	r5, #80	@ 0x50
 8007b9a:	e72b      	b.n	80079f4 <__gethex+0xf8>
 8007b9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d1f3      	bne.n	8007b8a <__gethex+0x28e>
 8007ba2:	e7e0      	b.n	8007b66 <__gethex+0x26a>
 8007ba4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d1dd      	bne.n	8007b66 <__gethex+0x26a>
 8007baa:	e7ee      	b.n	8007b8a <__gethex+0x28e>
 8007bac:	0800e32c 	.word	0x0800e32c
 8007bb0:	0800e43d 	.word	0x0800e43d
 8007bb4:	0800e44e 	.word	0x0800e44e
 8007bb8:	1e6f      	subs	r7, r5, #1
 8007bba:	f1b9 0f00 	cmp.w	r9, #0
 8007bbe:	d130      	bne.n	8007c22 <__gethex+0x326>
 8007bc0:	b127      	cbz	r7, 8007bcc <__gethex+0x2d0>
 8007bc2:	4639      	mov	r1, r7
 8007bc4:	4620      	mov	r0, r4
 8007bc6:	f000 fe0e 	bl	80087e6 <__any_on>
 8007bca:	4681      	mov	r9, r0
 8007bcc:	117a      	asrs	r2, r7, #5
 8007bce:	2301      	movs	r3, #1
 8007bd0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8007bd4:	f007 071f 	and.w	r7, r7, #31
 8007bd8:	40bb      	lsls	r3, r7
 8007bda:	4213      	tst	r3, r2
 8007bdc:	4629      	mov	r1, r5
 8007bde:	4620      	mov	r0, r4
 8007be0:	bf18      	it	ne
 8007be2:	f049 0902 	orrne.w	r9, r9, #2
 8007be6:	f7ff fe21 	bl	800782c <rshift>
 8007bea:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8007bee:	1b76      	subs	r6, r6, r5
 8007bf0:	2502      	movs	r5, #2
 8007bf2:	f1b9 0f00 	cmp.w	r9, #0
 8007bf6:	d047      	beq.n	8007c88 <__gethex+0x38c>
 8007bf8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007bfc:	2b02      	cmp	r3, #2
 8007bfe:	d015      	beq.n	8007c2c <__gethex+0x330>
 8007c00:	2b03      	cmp	r3, #3
 8007c02:	d017      	beq.n	8007c34 <__gethex+0x338>
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d109      	bne.n	8007c1c <__gethex+0x320>
 8007c08:	f019 0f02 	tst.w	r9, #2
 8007c0c:	d006      	beq.n	8007c1c <__gethex+0x320>
 8007c0e:	f8da 3000 	ldr.w	r3, [sl]
 8007c12:	ea49 0903 	orr.w	r9, r9, r3
 8007c16:	f019 0f01 	tst.w	r9, #1
 8007c1a:	d10e      	bne.n	8007c3a <__gethex+0x33e>
 8007c1c:	f045 0510 	orr.w	r5, r5, #16
 8007c20:	e032      	b.n	8007c88 <__gethex+0x38c>
 8007c22:	f04f 0901 	mov.w	r9, #1
 8007c26:	e7d1      	b.n	8007bcc <__gethex+0x2d0>
 8007c28:	2501      	movs	r5, #1
 8007c2a:	e7e2      	b.n	8007bf2 <__gethex+0x2f6>
 8007c2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c2e:	f1c3 0301 	rsb	r3, r3, #1
 8007c32:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007c34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d0f0      	beq.n	8007c1c <__gethex+0x320>
 8007c3a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007c3e:	f104 0314 	add.w	r3, r4, #20
 8007c42:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007c46:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007c4a:	f04f 0c00 	mov.w	ip, #0
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c54:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007c58:	d01b      	beq.n	8007c92 <__gethex+0x396>
 8007c5a:	3201      	adds	r2, #1
 8007c5c:	6002      	str	r2, [r0, #0]
 8007c5e:	2d02      	cmp	r5, #2
 8007c60:	f104 0314 	add.w	r3, r4, #20
 8007c64:	d13c      	bne.n	8007ce0 <__gethex+0x3e4>
 8007c66:	f8d8 2000 	ldr.w	r2, [r8]
 8007c6a:	3a01      	subs	r2, #1
 8007c6c:	42b2      	cmp	r2, r6
 8007c6e:	d109      	bne.n	8007c84 <__gethex+0x388>
 8007c70:	1171      	asrs	r1, r6, #5
 8007c72:	2201      	movs	r2, #1
 8007c74:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007c78:	f006 061f 	and.w	r6, r6, #31
 8007c7c:	fa02 f606 	lsl.w	r6, r2, r6
 8007c80:	421e      	tst	r6, r3
 8007c82:	d13a      	bne.n	8007cfa <__gethex+0x3fe>
 8007c84:	f045 0520 	orr.w	r5, r5, #32
 8007c88:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c8a:	601c      	str	r4, [r3, #0]
 8007c8c:	9b02      	ldr	r3, [sp, #8]
 8007c8e:	601f      	str	r7, [r3, #0]
 8007c90:	e6b0      	b.n	80079f4 <__gethex+0xf8>
 8007c92:	4299      	cmp	r1, r3
 8007c94:	f843 cc04 	str.w	ip, [r3, #-4]
 8007c98:	d8d9      	bhi.n	8007c4e <__gethex+0x352>
 8007c9a:	68a3      	ldr	r3, [r4, #8]
 8007c9c:	459b      	cmp	fp, r3
 8007c9e:	db17      	blt.n	8007cd0 <__gethex+0x3d4>
 8007ca0:	6861      	ldr	r1, [r4, #4]
 8007ca2:	9801      	ldr	r0, [sp, #4]
 8007ca4:	3101      	adds	r1, #1
 8007ca6:	f000 f90d 	bl	8007ec4 <_Balloc>
 8007caa:	4681      	mov	r9, r0
 8007cac:	b918      	cbnz	r0, 8007cb6 <__gethex+0x3ba>
 8007cae:	4b1a      	ldr	r3, [pc, #104]	@ (8007d18 <__gethex+0x41c>)
 8007cb0:	4602      	mov	r2, r0
 8007cb2:	2184      	movs	r1, #132	@ 0x84
 8007cb4:	e6c5      	b.n	8007a42 <__gethex+0x146>
 8007cb6:	6922      	ldr	r2, [r4, #16]
 8007cb8:	3202      	adds	r2, #2
 8007cba:	f104 010c 	add.w	r1, r4, #12
 8007cbe:	0092      	lsls	r2, r2, #2
 8007cc0:	300c      	adds	r0, #12
 8007cc2:	f7fe fefc 	bl	8006abe <memcpy>
 8007cc6:	4621      	mov	r1, r4
 8007cc8:	9801      	ldr	r0, [sp, #4]
 8007cca:	f000 f93b 	bl	8007f44 <_Bfree>
 8007cce:	464c      	mov	r4, r9
 8007cd0:	6923      	ldr	r3, [r4, #16]
 8007cd2:	1c5a      	adds	r2, r3, #1
 8007cd4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007cd8:	6122      	str	r2, [r4, #16]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	615a      	str	r2, [r3, #20]
 8007cde:	e7be      	b.n	8007c5e <__gethex+0x362>
 8007ce0:	6922      	ldr	r2, [r4, #16]
 8007ce2:	455a      	cmp	r2, fp
 8007ce4:	dd0b      	ble.n	8007cfe <__gethex+0x402>
 8007ce6:	2101      	movs	r1, #1
 8007ce8:	4620      	mov	r0, r4
 8007cea:	f7ff fd9f 	bl	800782c <rshift>
 8007cee:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007cf2:	3701      	adds	r7, #1
 8007cf4:	42bb      	cmp	r3, r7
 8007cf6:	f6ff aee0 	blt.w	8007aba <__gethex+0x1be>
 8007cfa:	2501      	movs	r5, #1
 8007cfc:	e7c2      	b.n	8007c84 <__gethex+0x388>
 8007cfe:	f016 061f 	ands.w	r6, r6, #31
 8007d02:	d0fa      	beq.n	8007cfa <__gethex+0x3fe>
 8007d04:	4453      	add	r3, sl
 8007d06:	f1c6 0620 	rsb	r6, r6, #32
 8007d0a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007d0e:	f000 f9cb 	bl	80080a8 <__hi0bits>
 8007d12:	42b0      	cmp	r0, r6
 8007d14:	dbe7      	blt.n	8007ce6 <__gethex+0x3ea>
 8007d16:	e7f0      	b.n	8007cfa <__gethex+0x3fe>
 8007d18:	0800e43d 	.word	0x0800e43d

08007d1c <L_shift>:
 8007d1c:	f1c2 0208 	rsb	r2, r2, #8
 8007d20:	0092      	lsls	r2, r2, #2
 8007d22:	b570      	push	{r4, r5, r6, lr}
 8007d24:	f1c2 0620 	rsb	r6, r2, #32
 8007d28:	6843      	ldr	r3, [r0, #4]
 8007d2a:	6804      	ldr	r4, [r0, #0]
 8007d2c:	fa03 f506 	lsl.w	r5, r3, r6
 8007d30:	432c      	orrs	r4, r5
 8007d32:	40d3      	lsrs	r3, r2
 8007d34:	6004      	str	r4, [r0, #0]
 8007d36:	f840 3f04 	str.w	r3, [r0, #4]!
 8007d3a:	4288      	cmp	r0, r1
 8007d3c:	d3f4      	bcc.n	8007d28 <L_shift+0xc>
 8007d3e:	bd70      	pop	{r4, r5, r6, pc}

08007d40 <__match>:
 8007d40:	b530      	push	{r4, r5, lr}
 8007d42:	6803      	ldr	r3, [r0, #0]
 8007d44:	3301      	adds	r3, #1
 8007d46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d4a:	b914      	cbnz	r4, 8007d52 <__match+0x12>
 8007d4c:	6003      	str	r3, [r0, #0]
 8007d4e:	2001      	movs	r0, #1
 8007d50:	bd30      	pop	{r4, r5, pc}
 8007d52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d56:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8007d5a:	2d19      	cmp	r5, #25
 8007d5c:	bf98      	it	ls
 8007d5e:	3220      	addls	r2, #32
 8007d60:	42a2      	cmp	r2, r4
 8007d62:	d0f0      	beq.n	8007d46 <__match+0x6>
 8007d64:	2000      	movs	r0, #0
 8007d66:	e7f3      	b.n	8007d50 <__match+0x10>

08007d68 <__hexnan>:
 8007d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d6c:	680b      	ldr	r3, [r1, #0]
 8007d6e:	6801      	ldr	r1, [r0, #0]
 8007d70:	115e      	asrs	r6, r3, #5
 8007d72:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007d76:	f013 031f 	ands.w	r3, r3, #31
 8007d7a:	b087      	sub	sp, #28
 8007d7c:	bf18      	it	ne
 8007d7e:	3604      	addne	r6, #4
 8007d80:	2500      	movs	r5, #0
 8007d82:	1f37      	subs	r7, r6, #4
 8007d84:	4682      	mov	sl, r0
 8007d86:	4690      	mov	r8, r2
 8007d88:	9301      	str	r3, [sp, #4]
 8007d8a:	f846 5c04 	str.w	r5, [r6, #-4]
 8007d8e:	46b9      	mov	r9, r7
 8007d90:	463c      	mov	r4, r7
 8007d92:	9502      	str	r5, [sp, #8]
 8007d94:	46ab      	mov	fp, r5
 8007d96:	784a      	ldrb	r2, [r1, #1]
 8007d98:	1c4b      	adds	r3, r1, #1
 8007d9a:	9303      	str	r3, [sp, #12]
 8007d9c:	b342      	cbz	r2, 8007df0 <__hexnan+0x88>
 8007d9e:	4610      	mov	r0, r2
 8007da0:	9105      	str	r1, [sp, #20]
 8007da2:	9204      	str	r2, [sp, #16]
 8007da4:	f7ff fd94 	bl	80078d0 <__hexdig_fun>
 8007da8:	2800      	cmp	r0, #0
 8007daa:	d151      	bne.n	8007e50 <__hexnan+0xe8>
 8007dac:	9a04      	ldr	r2, [sp, #16]
 8007dae:	9905      	ldr	r1, [sp, #20]
 8007db0:	2a20      	cmp	r2, #32
 8007db2:	d818      	bhi.n	8007de6 <__hexnan+0x7e>
 8007db4:	9b02      	ldr	r3, [sp, #8]
 8007db6:	459b      	cmp	fp, r3
 8007db8:	dd13      	ble.n	8007de2 <__hexnan+0x7a>
 8007dba:	454c      	cmp	r4, r9
 8007dbc:	d206      	bcs.n	8007dcc <__hexnan+0x64>
 8007dbe:	2d07      	cmp	r5, #7
 8007dc0:	dc04      	bgt.n	8007dcc <__hexnan+0x64>
 8007dc2:	462a      	mov	r2, r5
 8007dc4:	4649      	mov	r1, r9
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	f7ff ffa8 	bl	8007d1c <L_shift>
 8007dcc:	4544      	cmp	r4, r8
 8007dce:	d952      	bls.n	8007e76 <__hexnan+0x10e>
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	f1a4 0904 	sub.w	r9, r4, #4
 8007dd6:	f844 3c04 	str.w	r3, [r4, #-4]
 8007dda:	f8cd b008 	str.w	fp, [sp, #8]
 8007dde:	464c      	mov	r4, r9
 8007de0:	461d      	mov	r5, r3
 8007de2:	9903      	ldr	r1, [sp, #12]
 8007de4:	e7d7      	b.n	8007d96 <__hexnan+0x2e>
 8007de6:	2a29      	cmp	r2, #41	@ 0x29
 8007de8:	d157      	bne.n	8007e9a <__hexnan+0x132>
 8007dea:	3102      	adds	r1, #2
 8007dec:	f8ca 1000 	str.w	r1, [sl]
 8007df0:	f1bb 0f00 	cmp.w	fp, #0
 8007df4:	d051      	beq.n	8007e9a <__hexnan+0x132>
 8007df6:	454c      	cmp	r4, r9
 8007df8:	d206      	bcs.n	8007e08 <__hexnan+0xa0>
 8007dfa:	2d07      	cmp	r5, #7
 8007dfc:	dc04      	bgt.n	8007e08 <__hexnan+0xa0>
 8007dfe:	462a      	mov	r2, r5
 8007e00:	4649      	mov	r1, r9
 8007e02:	4620      	mov	r0, r4
 8007e04:	f7ff ff8a 	bl	8007d1c <L_shift>
 8007e08:	4544      	cmp	r4, r8
 8007e0a:	d936      	bls.n	8007e7a <__hexnan+0x112>
 8007e0c:	f1a8 0204 	sub.w	r2, r8, #4
 8007e10:	4623      	mov	r3, r4
 8007e12:	f853 1b04 	ldr.w	r1, [r3], #4
 8007e16:	f842 1f04 	str.w	r1, [r2, #4]!
 8007e1a:	429f      	cmp	r7, r3
 8007e1c:	d2f9      	bcs.n	8007e12 <__hexnan+0xaa>
 8007e1e:	1b3b      	subs	r3, r7, r4
 8007e20:	f023 0303 	bic.w	r3, r3, #3
 8007e24:	3304      	adds	r3, #4
 8007e26:	3401      	adds	r4, #1
 8007e28:	3e03      	subs	r6, #3
 8007e2a:	42b4      	cmp	r4, r6
 8007e2c:	bf88      	it	hi
 8007e2e:	2304      	movhi	r3, #4
 8007e30:	4443      	add	r3, r8
 8007e32:	2200      	movs	r2, #0
 8007e34:	f843 2b04 	str.w	r2, [r3], #4
 8007e38:	429f      	cmp	r7, r3
 8007e3a:	d2fb      	bcs.n	8007e34 <__hexnan+0xcc>
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	b91b      	cbnz	r3, 8007e48 <__hexnan+0xe0>
 8007e40:	4547      	cmp	r7, r8
 8007e42:	d128      	bne.n	8007e96 <__hexnan+0x12e>
 8007e44:	2301      	movs	r3, #1
 8007e46:	603b      	str	r3, [r7, #0]
 8007e48:	2005      	movs	r0, #5
 8007e4a:	b007      	add	sp, #28
 8007e4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e50:	3501      	adds	r5, #1
 8007e52:	2d08      	cmp	r5, #8
 8007e54:	f10b 0b01 	add.w	fp, fp, #1
 8007e58:	dd06      	ble.n	8007e68 <__hexnan+0x100>
 8007e5a:	4544      	cmp	r4, r8
 8007e5c:	d9c1      	bls.n	8007de2 <__hexnan+0x7a>
 8007e5e:	2300      	movs	r3, #0
 8007e60:	f844 3c04 	str.w	r3, [r4, #-4]
 8007e64:	2501      	movs	r5, #1
 8007e66:	3c04      	subs	r4, #4
 8007e68:	6822      	ldr	r2, [r4, #0]
 8007e6a:	f000 000f 	and.w	r0, r0, #15
 8007e6e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007e72:	6020      	str	r0, [r4, #0]
 8007e74:	e7b5      	b.n	8007de2 <__hexnan+0x7a>
 8007e76:	2508      	movs	r5, #8
 8007e78:	e7b3      	b.n	8007de2 <__hexnan+0x7a>
 8007e7a:	9b01      	ldr	r3, [sp, #4]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d0dd      	beq.n	8007e3c <__hexnan+0xd4>
 8007e80:	f1c3 0320 	rsb	r3, r3, #32
 8007e84:	f04f 32ff 	mov.w	r2, #4294967295
 8007e88:	40da      	lsrs	r2, r3
 8007e8a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8007e8e:	4013      	ands	r3, r2
 8007e90:	f846 3c04 	str.w	r3, [r6, #-4]
 8007e94:	e7d2      	b.n	8007e3c <__hexnan+0xd4>
 8007e96:	3f04      	subs	r7, #4
 8007e98:	e7d0      	b.n	8007e3c <__hexnan+0xd4>
 8007e9a:	2004      	movs	r0, #4
 8007e9c:	e7d5      	b.n	8007e4a <__hexnan+0xe2>

08007e9e <__ascii_mbtowc>:
 8007e9e:	b082      	sub	sp, #8
 8007ea0:	b901      	cbnz	r1, 8007ea4 <__ascii_mbtowc+0x6>
 8007ea2:	a901      	add	r1, sp, #4
 8007ea4:	b142      	cbz	r2, 8007eb8 <__ascii_mbtowc+0x1a>
 8007ea6:	b14b      	cbz	r3, 8007ebc <__ascii_mbtowc+0x1e>
 8007ea8:	7813      	ldrb	r3, [r2, #0]
 8007eaa:	600b      	str	r3, [r1, #0]
 8007eac:	7812      	ldrb	r2, [r2, #0]
 8007eae:	1e10      	subs	r0, r2, #0
 8007eb0:	bf18      	it	ne
 8007eb2:	2001      	movne	r0, #1
 8007eb4:	b002      	add	sp, #8
 8007eb6:	4770      	bx	lr
 8007eb8:	4610      	mov	r0, r2
 8007eba:	e7fb      	b.n	8007eb4 <__ascii_mbtowc+0x16>
 8007ebc:	f06f 0001 	mvn.w	r0, #1
 8007ec0:	e7f8      	b.n	8007eb4 <__ascii_mbtowc+0x16>
	...

08007ec4 <_Balloc>:
 8007ec4:	b570      	push	{r4, r5, r6, lr}
 8007ec6:	69c6      	ldr	r6, [r0, #28]
 8007ec8:	4604      	mov	r4, r0
 8007eca:	460d      	mov	r5, r1
 8007ecc:	b976      	cbnz	r6, 8007eec <_Balloc+0x28>
 8007ece:	2010      	movs	r0, #16
 8007ed0:	f7fc fea8 	bl	8004c24 <malloc>
 8007ed4:	4602      	mov	r2, r0
 8007ed6:	61e0      	str	r0, [r4, #28]
 8007ed8:	b920      	cbnz	r0, 8007ee4 <_Balloc+0x20>
 8007eda:	4b18      	ldr	r3, [pc, #96]	@ (8007f3c <_Balloc+0x78>)
 8007edc:	4818      	ldr	r0, [pc, #96]	@ (8007f40 <_Balloc+0x7c>)
 8007ede:	216b      	movs	r1, #107	@ 0x6b
 8007ee0:	f000 ff48 	bl	8008d74 <__assert_func>
 8007ee4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ee8:	6006      	str	r6, [r0, #0]
 8007eea:	60c6      	str	r6, [r0, #12]
 8007eec:	69e6      	ldr	r6, [r4, #28]
 8007eee:	68f3      	ldr	r3, [r6, #12]
 8007ef0:	b183      	cbz	r3, 8007f14 <_Balloc+0x50>
 8007ef2:	69e3      	ldr	r3, [r4, #28]
 8007ef4:	68db      	ldr	r3, [r3, #12]
 8007ef6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007efa:	b9b8      	cbnz	r0, 8007f2c <_Balloc+0x68>
 8007efc:	2101      	movs	r1, #1
 8007efe:	fa01 f605 	lsl.w	r6, r1, r5
 8007f02:	1d72      	adds	r2, r6, #5
 8007f04:	0092      	lsls	r2, r2, #2
 8007f06:	4620      	mov	r0, r4
 8007f08:	f000 ff52 	bl	8008db0 <_calloc_r>
 8007f0c:	b160      	cbz	r0, 8007f28 <_Balloc+0x64>
 8007f0e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007f12:	e00e      	b.n	8007f32 <_Balloc+0x6e>
 8007f14:	2221      	movs	r2, #33	@ 0x21
 8007f16:	2104      	movs	r1, #4
 8007f18:	4620      	mov	r0, r4
 8007f1a:	f000 ff49 	bl	8008db0 <_calloc_r>
 8007f1e:	69e3      	ldr	r3, [r4, #28]
 8007f20:	60f0      	str	r0, [r6, #12]
 8007f22:	68db      	ldr	r3, [r3, #12]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d1e4      	bne.n	8007ef2 <_Balloc+0x2e>
 8007f28:	2000      	movs	r0, #0
 8007f2a:	bd70      	pop	{r4, r5, r6, pc}
 8007f2c:	6802      	ldr	r2, [r0, #0]
 8007f2e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007f32:	2300      	movs	r3, #0
 8007f34:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007f38:	e7f7      	b.n	8007f2a <_Balloc+0x66>
 8007f3a:	bf00      	nop
 8007f3c:	0800e3ce 	.word	0x0800e3ce
 8007f40:	0800e4ae 	.word	0x0800e4ae

08007f44 <_Bfree>:
 8007f44:	b570      	push	{r4, r5, r6, lr}
 8007f46:	69c6      	ldr	r6, [r0, #28]
 8007f48:	4605      	mov	r5, r0
 8007f4a:	460c      	mov	r4, r1
 8007f4c:	b976      	cbnz	r6, 8007f6c <_Bfree+0x28>
 8007f4e:	2010      	movs	r0, #16
 8007f50:	f7fc fe68 	bl	8004c24 <malloc>
 8007f54:	4602      	mov	r2, r0
 8007f56:	61e8      	str	r0, [r5, #28]
 8007f58:	b920      	cbnz	r0, 8007f64 <_Bfree+0x20>
 8007f5a:	4b09      	ldr	r3, [pc, #36]	@ (8007f80 <_Bfree+0x3c>)
 8007f5c:	4809      	ldr	r0, [pc, #36]	@ (8007f84 <_Bfree+0x40>)
 8007f5e:	218f      	movs	r1, #143	@ 0x8f
 8007f60:	f000 ff08 	bl	8008d74 <__assert_func>
 8007f64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f68:	6006      	str	r6, [r0, #0]
 8007f6a:	60c6      	str	r6, [r0, #12]
 8007f6c:	b13c      	cbz	r4, 8007f7e <_Bfree+0x3a>
 8007f6e:	69eb      	ldr	r3, [r5, #28]
 8007f70:	6862      	ldr	r2, [r4, #4]
 8007f72:	68db      	ldr	r3, [r3, #12]
 8007f74:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f78:	6021      	str	r1, [r4, #0]
 8007f7a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007f7e:	bd70      	pop	{r4, r5, r6, pc}
 8007f80:	0800e3ce 	.word	0x0800e3ce
 8007f84:	0800e4ae 	.word	0x0800e4ae

08007f88 <__multadd>:
 8007f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f8c:	690d      	ldr	r5, [r1, #16]
 8007f8e:	4607      	mov	r7, r0
 8007f90:	460c      	mov	r4, r1
 8007f92:	461e      	mov	r6, r3
 8007f94:	f101 0c14 	add.w	ip, r1, #20
 8007f98:	2000      	movs	r0, #0
 8007f9a:	f8dc 3000 	ldr.w	r3, [ip]
 8007f9e:	b299      	uxth	r1, r3
 8007fa0:	fb02 6101 	mla	r1, r2, r1, r6
 8007fa4:	0c1e      	lsrs	r6, r3, #16
 8007fa6:	0c0b      	lsrs	r3, r1, #16
 8007fa8:	fb02 3306 	mla	r3, r2, r6, r3
 8007fac:	b289      	uxth	r1, r1
 8007fae:	3001      	adds	r0, #1
 8007fb0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007fb4:	4285      	cmp	r5, r0
 8007fb6:	f84c 1b04 	str.w	r1, [ip], #4
 8007fba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007fbe:	dcec      	bgt.n	8007f9a <__multadd+0x12>
 8007fc0:	b30e      	cbz	r6, 8008006 <__multadd+0x7e>
 8007fc2:	68a3      	ldr	r3, [r4, #8]
 8007fc4:	42ab      	cmp	r3, r5
 8007fc6:	dc19      	bgt.n	8007ffc <__multadd+0x74>
 8007fc8:	6861      	ldr	r1, [r4, #4]
 8007fca:	4638      	mov	r0, r7
 8007fcc:	3101      	adds	r1, #1
 8007fce:	f7ff ff79 	bl	8007ec4 <_Balloc>
 8007fd2:	4680      	mov	r8, r0
 8007fd4:	b928      	cbnz	r0, 8007fe2 <__multadd+0x5a>
 8007fd6:	4602      	mov	r2, r0
 8007fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800800c <__multadd+0x84>)
 8007fda:	480d      	ldr	r0, [pc, #52]	@ (8008010 <__multadd+0x88>)
 8007fdc:	21ba      	movs	r1, #186	@ 0xba
 8007fde:	f000 fec9 	bl	8008d74 <__assert_func>
 8007fe2:	6922      	ldr	r2, [r4, #16]
 8007fe4:	3202      	adds	r2, #2
 8007fe6:	f104 010c 	add.w	r1, r4, #12
 8007fea:	0092      	lsls	r2, r2, #2
 8007fec:	300c      	adds	r0, #12
 8007fee:	f7fe fd66 	bl	8006abe <memcpy>
 8007ff2:	4621      	mov	r1, r4
 8007ff4:	4638      	mov	r0, r7
 8007ff6:	f7ff ffa5 	bl	8007f44 <_Bfree>
 8007ffa:	4644      	mov	r4, r8
 8007ffc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008000:	3501      	adds	r5, #1
 8008002:	615e      	str	r6, [r3, #20]
 8008004:	6125      	str	r5, [r4, #16]
 8008006:	4620      	mov	r0, r4
 8008008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800800c:	0800e43d 	.word	0x0800e43d
 8008010:	0800e4ae 	.word	0x0800e4ae

08008014 <__s2b>:
 8008014:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008018:	460c      	mov	r4, r1
 800801a:	4615      	mov	r5, r2
 800801c:	461f      	mov	r7, r3
 800801e:	2209      	movs	r2, #9
 8008020:	3308      	adds	r3, #8
 8008022:	4606      	mov	r6, r0
 8008024:	fb93 f3f2 	sdiv	r3, r3, r2
 8008028:	2100      	movs	r1, #0
 800802a:	2201      	movs	r2, #1
 800802c:	429a      	cmp	r2, r3
 800802e:	db09      	blt.n	8008044 <__s2b+0x30>
 8008030:	4630      	mov	r0, r6
 8008032:	f7ff ff47 	bl	8007ec4 <_Balloc>
 8008036:	b940      	cbnz	r0, 800804a <__s2b+0x36>
 8008038:	4602      	mov	r2, r0
 800803a:	4b19      	ldr	r3, [pc, #100]	@ (80080a0 <__s2b+0x8c>)
 800803c:	4819      	ldr	r0, [pc, #100]	@ (80080a4 <__s2b+0x90>)
 800803e:	21d3      	movs	r1, #211	@ 0xd3
 8008040:	f000 fe98 	bl	8008d74 <__assert_func>
 8008044:	0052      	lsls	r2, r2, #1
 8008046:	3101      	adds	r1, #1
 8008048:	e7f0      	b.n	800802c <__s2b+0x18>
 800804a:	9b08      	ldr	r3, [sp, #32]
 800804c:	6143      	str	r3, [r0, #20]
 800804e:	2d09      	cmp	r5, #9
 8008050:	f04f 0301 	mov.w	r3, #1
 8008054:	6103      	str	r3, [r0, #16]
 8008056:	dd16      	ble.n	8008086 <__s2b+0x72>
 8008058:	f104 0909 	add.w	r9, r4, #9
 800805c:	46c8      	mov	r8, r9
 800805e:	442c      	add	r4, r5
 8008060:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008064:	4601      	mov	r1, r0
 8008066:	3b30      	subs	r3, #48	@ 0x30
 8008068:	220a      	movs	r2, #10
 800806a:	4630      	mov	r0, r6
 800806c:	f7ff ff8c 	bl	8007f88 <__multadd>
 8008070:	45a0      	cmp	r8, r4
 8008072:	d1f5      	bne.n	8008060 <__s2b+0x4c>
 8008074:	f1a5 0408 	sub.w	r4, r5, #8
 8008078:	444c      	add	r4, r9
 800807a:	1b2d      	subs	r5, r5, r4
 800807c:	1963      	adds	r3, r4, r5
 800807e:	42bb      	cmp	r3, r7
 8008080:	db04      	blt.n	800808c <__s2b+0x78>
 8008082:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008086:	340a      	adds	r4, #10
 8008088:	2509      	movs	r5, #9
 800808a:	e7f6      	b.n	800807a <__s2b+0x66>
 800808c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008090:	4601      	mov	r1, r0
 8008092:	3b30      	subs	r3, #48	@ 0x30
 8008094:	220a      	movs	r2, #10
 8008096:	4630      	mov	r0, r6
 8008098:	f7ff ff76 	bl	8007f88 <__multadd>
 800809c:	e7ee      	b.n	800807c <__s2b+0x68>
 800809e:	bf00      	nop
 80080a0:	0800e43d 	.word	0x0800e43d
 80080a4:	0800e4ae 	.word	0x0800e4ae

080080a8 <__hi0bits>:
 80080a8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80080ac:	4603      	mov	r3, r0
 80080ae:	bf36      	itet	cc
 80080b0:	0403      	lslcc	r3, r0, #16
 80080b2:	2000      	movcs	r0, #0
 80080b4:	2010      	movcc	r0, #16
 80080b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80080ba:	bf3c      	itt	cc
 80080bc:	021b      	lslcc	r3, r3, #8
 80080be:	3008      	addcc	r0, #8
 80080c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80080c4:	bf3c      	itt	cc
 80080c6:	011b      	lslcc	r3, r3, #4
 80080c8:	3004      	addcc	r0, #4
 80080ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080ce:	bf3c      	itt	cc
 80080d0:	009b      	lslcc	r3, r3, #2
 80080d2:	3002      	addcc	r0, #2
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	db05      	blt.n	80080e4 <__hi0bits+0x3c>
 80080d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80080dc:	f100 0001 	add.w	r0, r0, #1
 80080e0:	bf08      	it	eq
 80080e2:	2020      	moveq	r0, #32
 80080e4:	4770      	bx	lr

080080e6 <__lo0bits>:
 80080e6:	6803      	ldr	r3, [r0, #0]
 80080e8:	4602      	mov	r2, r0
 80080ea:	f013 0007 	ands.w	r0, r3, #7
 80080ee:	d00b      	beq.n	8008108 <__lo0bits+0x22>
 80080f0:	07d9      	lsls	r1, r3, #31
 80080f2:	d421      	bmi.n	8008138 <__lo0bits+0x52>
 80080f4:	0798      	lsls	r0, r3, #30
 80080f6:	bf49      	itett	mi
 80080f8:	085b      	lsrmi	r3, r3, #1
 80080fa:	089b      	lsrpl	r3, r3, #2
 80080fc:	2001      	movmi	r0, #1
 80080fe:	6013      	strmi	r3, [r2, #0]
 8008100:	bf5c      	itt	pl
 8008102:	6013      	strpl	r3, [r2, #0]
 8008104:	2002      	movpl	r0, #2
 8008106:	4770      	bx	lr
 8008108:	b299      	uxth	r1, r3
 800810a:	b909      	cbnz	r1, 8008110 <__lo0bits+0x2a>
 800810c:	0c1b      	lsrs	r3, r3, #16
 800810e:	2010      	movs	r0, #16
 8008110:	b2d9      	uxtb	r1, r3
 8008112:	b909      	cbnz	r1, 8008118 <__lo0bits+0x32>
 8008114:	3008      	adds	r0, #8
 8008116:	0a1b      	lsrs	r3, r3, #8
 8008118:	0719      	lsls	r1, r3, #28
 800811a:	bf04      	itt	eq
 800811c:	091b      	lsreq	r3, r3, #4
 800811e:	3004      	addeq	r0, #4
 8008120:	0799      	lsls	r1, r3, #30
 8008122:	bf04      	itt	eq
 8008124:	089b      	lsreq	r3, r3, #2
 8008126:	3002      	addeq	r0, #2
 8008128:	07d9      	lsls	r1, r3, #31
 800812a:	d403      	bmi.n	8008134 <__lo0bits+0x4e>
 800812c:	085b      	lsrs	r3, r3, #1
 800812e:	f100 0001 	add.w	r0, r0, #1
 8008132:	d003      	beq.n	800813c <__lo0bits+0x56>
 8008134:	6013      	str	r3, [r2, #0]
 8008136:	4770      	bx	lr
 8008138:	2000      	movs	r0, #0
 800813a:	4770      	bx	lr
 800813c:	2020      	movs	r0, #32
 800813e:	4770      	bx	lr

08008140 <__i2b>:
 8008140:	b510      	push	{r4, lr}
 8008142:	460c      	mov	r4, r1
 8008144:	2101      	movs	r1, #1
 8008146:	f7ff febd 	bl	8007ec4 <_Balloc>
 800814a:	4602      	mov	r2, r0
 800814c:	b928      	cbnz	r0, 800815a <__i2b+0x1a>
 800814e:	4b05      	ldr	r3, [pc, #20]	@ (8008164 <__i2b+0x24>)
 8008150:	4805      	ldr	r0, [pc, #20]	@ (8008168 <__i2b+0x28>)
 8008152:	f240 1145 	movw	r1, #325	@ 0x145
 8008156:	f000 fe0d 	bl	8008d74 <__assert_func>
 800815a:	2301      	movs	r3, #1
 800815c:	6144      	str	r4, [r0, #20]
 800815e:	6103      	str	r3, [r0, #16]
 8008160:	bd10      	pop	{r4, pc}
 8008162:	bf00      	nop
 8008164:	0800e43d 	.word	0x0800e43d
 8008168:	0800e4ae 	.word	0x0800e4ae

0800816c <__multiply>:
 800816c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008170:	4614      	mov	r4, r2
 8008172:	690a      	ldr	r2, [r1, #16]
 8008174:	6923      	ldr	r3, [r4, #16]
 8008176:	429a      	cmp	r2, r3
 8008178:	bfa8      	it	ge
 800817a:	4623      	movge	r3, r4
 800817c:	460f      	mov	r7, r1
 800817e:	bfa4      	itt	ge
 8008180:	460c      	movge	r4, r1
 8008182:	461f      	movge	r7, r3
 8008184:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008188:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800818c:	68a3      	ldr	r3, [r4, #8]
 800818e:	6861      	ldr	r1, [r4, #4]
 8008190:	eb0a 0609 	add.w	r6, sl, r9
 8008194:	42b3      	cmp	r3, r6
 8008196:	b085      	sub	sp, #20
 8008198:	bfb8      	it	lt
 800819a:	3101      	addlt	r1, #1
 800819c:	f7ff fe92 	bl	8007ec4 <_Balloc>
 80081a0:	b930      	cbnz	r0, 80081b0 <__multiply+0x44>
 80081a2:	4602      	mov	r2, r0
 80081a4:	4b44      	ldr	r3, [pc, #272]	@ (80082b8 <__multiply+0x14c>)
 80081a6:	4845      	ldr	r0, [pc, #276]	@ (80082bc <__multiply+0x150>)
 80081a8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80081ac:	f000 fde2 	bl	8008d74 <__assert_func>
 80081b0:	f100 0514 	add.w	r5, r0, #20
 80081b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80081b8:	462b      	mov	r3, r5
 80081ba:	2200      	movs	r2, #0
 80081bc:	4543      	cmp	r3, r8
 80081be:	d321      	bcc.n	8008204 <__multiply+0x98>
 80081c0:	f107 0114 	add.w	r1, r7, #20
 80081c4:	f104 0214 	add.w	r2, r4, #20
 80081c8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80081cc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80081d0:	9302      	str	r3, [sp, #8]
 80081d2:	1b13      	subs	r3, r2, r4
 80081d4:	3b15      	subs	r3, #21
 80081d6:	f023 0303 	bic.w	r3, r3, #3
 80081da:	3304      	adds	r3, #4
 80081dc:	f104 0715 	add.w	r7, r4, #21
 80081e0:	42ba      	cmp	r2, r7
 80081e2:	bf38      	it	cc
 80081e4:	2304      	movcc	r3, #4
 80081e6:	9301      	str	r3, [sp, #4]
 80081e8:	9b02      	ldr	r3, [sp, #8]
 80081ea:	9103      	str	r1, [sp, #12]
 80081ec:	428b      	cmp	r3, r1
 80081ee:	d80c      	bhi.n	800820a <__multiply+0x9e>
 80081f0:	2e00      	cmp	r6, #0
 80081f2:	dd03      	ble.n	80081fc <__multiply+0x90>
 80081f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d05b      	beq.n	80082b4 <__multiply+0x148>
 80081fc:	6106      	str	r6, [r0, #16]
 80081fe:	b005      	add	sp, #20
 8008200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008204:	f843 2b04 	str.w	r2, [r3], #4
 8008208:	e7d8      	b.n	80081bc <__multiply+0x50>
 800820a:	f8b1 a000 	ldrh.w	sl, [r1]
 800820e:	f1ba 0f00 	cmp.w	sl, #0
 8008212:	d024      	beq.n	800825e <__multiply+0xf2>
 8008214:	f104 0e14 	add.w	lr, r4, #20
 8008218:	46a9      	mov	r9, r5
 800821a:	f04f 0c00 	mov.w	ip, #0
 800821e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008222:	f8d9 3000 	ldr.w	r3, [r9]
 8008226:	fa1f fb87 	uxth.w	fp, r7
 800822a:	b29b      	uxth	r3, r3
 800822c:	fb0a 330b 	mla	r3, sl, fp, r3
 8008230:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008234:	f8d9 7000 	ldr.w	r7, [r9]
 8008238:	4463      	add	r3, ip
 800823a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800823e:	fb0a c70b 	mla	r7, sl, fp, ip
 8008242:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008246:	b29b      	uxth	r3, r3
 8008248:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800824c:	4572      	cmp	r2, lr
 800824e:	f849 3b04 	str.w	r3, [r9], #4
 8008252:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008256:	d8e2      	bhi.n	800821e <__multiply+0xb2>
 8008258:	9b01      	ldr	r3, [sp, #4]
 800825a:	f845 c003 	str.w	ip, [r5, r3]
 800825e:	9b03      	ldr	r3, [sp, #12]
 8008260:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008264:	3104      	adds	r1, #4
 8008266:	f1b9 0f00 	cmp.w	r9, #0
 800826a:	d021      	beq.n	80082b0 <__multiply+0x144>
 800826c:	682b      	ldr	r3, [r5, #0]
 800826e:	f104 0c14 	add.w	ip, r4, #20
 8008272:	46ae      	mov	lr, r5
 8008274:	f04f 0a00 	mov.w	sl, #0
 8008278:	f8bc b000 	ldrh.w	fp, [ip]
 800827c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008280:	fb09 770b 	mla	r7, r9, fp, r7
 8008284:	4457      	add	r7, sl
 8008286:	b29b      	uxth	r3, r3
 8008288:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800828c:	f84e 3b04 	str.w	r3, [lr], #4
 8008290:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008294:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008298:	f8be 3000 	ldrh.w	r3, [lr]
 800829c:	fb09 330a 	mla	r3, r9, sl, r3
 80082a0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80082a4:	4562      	cmp	r2, ip
 80082a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80082aa:	d8e5      	bhi.n	8008278 <__multiply+0x10c>
 80082ac:	9f01      	ldr	r7, [sp, #4]
 80082ae:	51eb      	str	r3, [r5, r7]
 80082b0:	3504      	adds	r5, #4
 80082b2:	e799      	b.n	80081e8 <__multiply+0x7c>
 80082b4:	3e01      	subs	r6, #1
 80082b6:	e79b      	b.n	80081f0 <__multiply+0x84>
 80082b8:	0800e43d 	.word	0x0800e43d
 80082bc:	0800e4ae 	.word	0x0800e4ae

080082c0 <__pow5mult>:
 80082c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80082c4:	4615      	mov	r5, r2
 80082c6:	f012 0203 	ands.w	r2, r2, #3
 80082ca:	4607      	mov	r7, r0
 80082cc:	460e      	mov	r6, r1
 80082ce:	d007      	beq.n	80082e0 <__pow5mult+0x20>
 80082d0:	4c25      	ldr	r4, [pc, #148]	@ (8008368 <__pow5mult+0xa8>)
 80082d2:	3a01      	subs	r2, #1
 80082d4:	2300      	movs	r3, #0
 80082d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80082da:	f7ff fe55 	bl	8007f88 <__multadd>
 80082de:	4606      	mov	r6, r0
 80082e0:	10ad      	asrs	r5, r5, #2
 80082e2:	d03d      	beq.n	8008360 <__pow5mult+0xa0>
 80082e4:	69fc      	ldr	r4, [r7, #28]
 80082e6:	b97c      	cbnz	r4, 8008308 <__pow5mult+0x48>
 80082e8:	2010      	movs	r0, #16
 80082ea:	f7fc fc9b 	bl	8004c24 <malloc>
 80082ee:	4602      	mov	r2, r0
 80082f0:	61f8      	str	r0, [r7, #28]
 80082f2:	b928      	cbnz	r0, 8008300 <__pow5mult+0x40>
 80082f4:	4b1d      	ldr	r3, [pc, #116]	@ (800836c <__pow5mult+0xac>)
 80082f6:	481e      	ldr	r0, [pc, #120]	@ (8008370 <__pow5mult+0xb0>)
 80082f8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80082fc:	f000 fd3a 	bl	8008d74 <__assert_func>
 8008300:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008304:	6004      	str	r4, [r0, #0]
 8008306:	60c4      	str	r4, [r0, #12]
 8008308:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800830c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008310:	b94c      	cbnz	r4, 8008326 <__pow5mult+0x66>
 8008312:	f240 2171 	movw	r1, #625	@ 0x271
 8008316:	4638      	mov	r0, r7
 8008318:	f7ff ff12 	bl	8008140 <__i2b>
 800831c:	2300      	movs	r3, #0
 800831e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008322:	4604      	mov	r4, r0
 8008324:	6003      	str	r3, [r0, #0]
 8008326:	f04f 0900 	mov.w	r9, #0
 800832a:	07eb      	lsls	r3, r5, #31
 800832c:	d50a      	bpl.n	8008344 <__pow5mult+0x84>
 800832e:	4631      	mov	r1, r6
 8008330:	4622      	mov	r2, r4
 8008332:	4638      	mov	r0, r7
 8008334:	f7ff ff1a 	bl	800816c <__multiply>
 8008338:	4631      	mov	r1, r6
 800833a:	4680      	mov	r8, r0
 800833c:	4638      	mov	r0, r7
 800833e:	f7ff fe01 	bl	8007f44 <_Bfree>
 8008342:	4646      	mov	r6, r8
 8008344:	106d      	asrs	r5, r5, #1
 8008346:	d00b      	beq.n	8008360 <__pow5mult+0xa0>
 8008348:	6820      	ldr	r0, [r4, #0]
 800834a:	b938      	cbnz	r0, 800835c <__pow5mult+0x9c>
 800834c:	4622      	mov	r2, r4
 800834e:	4621      	mov	r1, r4
 8008350:	4638      	mov	r0, r7
 8008352:	f7ff ff0b 	bl	800816c <__multiply>
 8008356:	6020      	str	r0, [r4, #0]
 8008358:	f8c0 9000 	str.w	r9, [r0]
 800835c:	4604      	mov	r4, r0
 800835e:	e7e4      	b.n	800832a <__pow5mult+0x6a>
 8008360:	4630      	mov	r0, r6
 8008362:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008366:	bf00      	nop
 8008368:	0800e508 	.word	0x0800e508
 800836c:	0800e3ce 	.word	0x0800e3ce
 8008370:	0800e4ae 	.word	0x0800e4ae

08008374 <__lshift>:
 8008374:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008378:	460c      	mov	r4, r1
 800837a:	6849      	ldr	r1, [r1, #4]
 800837c:	6923      	ldr	r3, [r4, #16]
 800837e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008382:	68a3      	ldr	r3, [r4, #8]
 8008384:	4607      	mov	r7, r0
 8008386:	4691      	mov	r9, r2
 8008388:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800838c:	f108 0601 	add.w	r6, r8, #1
 8008390:	42b3      	cmp	r3, r6
 8008392:	db0b      	blt.n	80083ac <__lshift+0x38>
 8008394:	4638      	mov	r0, r7
 8008396:	f7ff fd95 	bl	8007ec4 <_Balloc>
 800839a:	4605      	mov	r5, r0
 800839c:	b948      	cbnz	r0, 80083b2 <__lshift+0x3e>
 800839e:	4602      	mov	r2, r0
 80083a0:	4b28      	ldr	r3, [pc, #160]	@ (8008444 <__lshift+0xd0>)
 80083a2:	4829      	ldr	r0, [pc, #164]	@ (8008448 <__lshift+0xd4>)
 80083a4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80083a8:	f000 fce4 	bl	8008d74 <__assert_func>
 80083ac:	3101      	adds	r1, #1
 80083ae:	005b      	lsls	r3, r3, #1
 80083b0:	e7ee      	b.n	8008390 <__lshift+0x1c>
 80083b2:	2300      	movs	r3, #0
 80083b4:	f100 0114 	add.w	r1, r0, #20
 80083b8:	f100 0210 	add.w	r2, r0, #16
 80083bc:	4618      	mov	r0, r3
 80083be:	4553      	cmp	r3, sl
 80083c0:	db33      	blt.n	800842a <__lshift+0xb6>
 80083c2:	6920      	ldr	r0, [r4, #16]
 80083c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80083c8:	f104 0314 	add.w	r3, r4, #20
 80083cc:	f019 091f 	ands.w	r9, r9, #31
 80083d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80083d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80083d8:	d02b      	beq.n	8008432 <__lshift+0xbe>
 80083da:	f1c9 0e20 	rsb	lr, r9, #32
 80083de:	468a      	mov	sl, r1
 80083e0:	2200      	movs	r2, #0
 80083e2:	6818      	ldr	r0, [r3, #0]
 80083e4:	fa00 f009 	lsl.w	r0, r0, r9
 80083e8:	4310      	orrs	r0, r2
 80083ea:	f84a 0b04 	str.w	r0, [sl], #4
 80083ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80083f2:	459c      	cmp	ip, r3
 80083f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80083f8:	d8f3      	bhi.n	80083e2 <__lshift+0x6e>
 80083fa:	ebac 0304 	sub.w	r3, ip, r4
 80083fe:	3b15      	subs	r3, #21
 8008400:	f023 0303 	bic.w	r3, r3, #3
 8008404:	3304      	adds	r3, #4
 8008406:	f104 0015 	add.w	r0, r4, #21
 800840a:	4584      	cmp	ip, r0
 800840c:	bf38      	it	cc
 800840e:	2304      	movcc	r3, #4
 8008410:	50ca      	str	r2, [r1, r3]
 8008412:	b10a      	cbz	r2, 8008418 <__lshift+0xa4>
 8008414:	f108 0602 	add.w	r6, r8, #2
 8008418:	3e01      	subs	r6, #1
 800841a:	4638      	mov	r0, r7
 800841c:	612e      	str	r6, [r5, #16]
 800841e:	4621      	mov	r1, r4
 8008420:	f7ff fd90 	bl	8007f44 <_Bfree>
 8008424:	4628      	mov	r0, r5
 8008426:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800842a:	f842 0f04 	str.w	r0, [r2, #4]!
 800842e:	3301      	adds	r3, #1
 8008430:	e7c5      	b.n	80083be <__lshift+0x4a>
 8008432:	3904      	subs	r1, #4
 8008434:	f853 2b04 	ldr.w	r2, [r3], #4
 8008438:	f841 2f04 	str.w	r2, [r1, #4]!
 800843c:	459c      	cmp	ip, r3
 800843e:	d8f9      	bhi.n	8008434 <__lshift+0xc0>
 8008440:	e7ea      	b.n	8008418 <__lshift+0xa4>
 8008442:	bf00      	nop
 8008444:	0800e43d 	.word	0x0800e43d
 8008448:	0800e4ae 	.word	0x0800e4ae

0800844c <__mcmp>:
 800844c:	690a      	ldr	r2, [r1, #16]
 800844e:	4603      	mov	r3, r0
 8008450:	6900      	ldr	r0, [r0, #16]
 8008452:	1a80      	subs	r0, r0, r2
 8008454:	b530      	push	{r4, r5, lr}
 8008456:	d10e      	bne.n	8008476 <__mcmp+0x2a>
 8008458:	3314      	adds	r3, #20
 800845a:	3114      	adds	r1, #20
 800845c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008460:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008464:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008468:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800846c:	4295      	cmp	r5, r2
 800846e:	d003      	beq.n	8008478 <__mcmp+0x2c>
 8008470:	d205      	bcs.n	800847e <__mcmp+0x32>
 8008472:	f04f 30ff 	mov.w	r0, #4294967295
 8008476:	bd30      	pop	{r4, r5, pc}
 8008478:	42a3      	cmp	r3, r4
 800847a:	d3f3      	bcc.n	8008464 <__mcmp+0x18>
 800847c:	e7fb      	b.n	8008476 <__mcmp+0x2a>
 800847e:	2001      	movs	r0, #1
 8008480:	e7f9      	b.n	8008476 <__mcmp+0x2a>
	...

08008484 <__mdiff>:
 8008484:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008488:	4689      	mov	r9, r1
 800848a:	4606      	mov	r6, r0
 800848c:	4611      	mov	r1, r2
 800848e:	4648      	mov	r0, r9
 8008490:	4614      	mov	r4, r2
 8008492:	f7ff ffdb 	bl	800844c <__mcmp>
 8008496:	1e05      	subs	r5, r0, #0
 8008498:	d112      	bne.n	80084c0 <__mdiff+0x3c>
 800849a:	4629      	mov	r1, r5
 800849c:	4630      	mov	r0, r6
 800849e:	f7ff fd11 	bl	8007ec4 <_Balloc>
 80084a2:	4602      	mov	r2, r0
 80084a4:	b928      	cbnz	r0, 80084b2 <__mdiff+0x2e>
 80084a6:	4b3f      	ldr	r3, [pc, #252]	@ (80085a4 <__mdiff+0x120>)
 80084a8:	f240 2137 	movw	r1, #567	@ 0x237
 80084ac:	483e      	ldr	r0, [pc, #248]	@ (80085a8 <__mdiff+0x124>)
 80084ae:	f000 fc61 	bl	8008d74 <__assert_func>
 80084b2:	2301      	movs	r3, #1
 80084b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80084b8:	4610      	mov	r0, r2
 80084ba:	b003      	add	sp, #12
 80084bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084c0:	bfbc      	itt	lt
 80084c2:	464b      	movlt	r3, r9
 80084c4:	46a1      	movlt	r9, r4
 80084c6:	4630      	mov	r0, r6
 80084c8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80084cc:	bfba      	itte	lt
 80084ce:	461c      	movlt	r4, r3
 80084d0:	2501      	movlt	r5, #1
 80084d2:	2500      	movge	r5, #0
 80084d4:	f7ff fcf6 	bl	8007ec4 <_Balloc>
 80084d8:	4602      	mov	r2, r0
 80084da:	b918      	cbnz	r0, 80084e4 <__mdiff+0x60>
 80084dc:	4b31      	ldr	r3, [pc, #196]	@ (80085a4 <__mdiff+0x120>)
 80084de:	f240 2145 	movw	r1, #581	@ 0x245
 80084e2:	e7e3      	b.n	80084ac <__mdiff+0x28>
 80084e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80084e8:	6926      	ldr	r6, [r4, #16]
 80084ea:	60c5      	str	r5, [r0, #12]
 80084ec:	f109 0310 	add.w	r3, r9, #16
 80084f0:	f109 0514 	add.w	r5, r9, #20
 80084f4:	f104 0e14 	add.w	lr, r4, #20
 80084f8:	f100 0b14 	add.w	fp, r0, #20
 80084fc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008500:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008504:	9301      	str	r3, [sp, #4]
 8008506:	46d9      	mov	r9, fp
 8008508:	f04f 0c00 	mov.w	ip, #0
 800850c:	9b01      	ldr	r3, [sp, #4]
 800850e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008512:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008516:	9301      	str	r3, [sp, #4]
 8008518:	fa1f f38a 	uxth.w	r3, sl
 800851c:	4619      	mov	r1, r3
 800851e:	b283      	uxth	r3, r0
 8008520:	1acb      	subs	r3, r1, r3
 8008522:	0c00      	lsrs	r0, r0, #16
 8008524:	4463      	add	r3, ip
 8008526:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800852a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800852e:	b29b      	uxth	r3, r3
 8008530:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008534:	4576      	cmp	r6, lr
 8008536:	f849 3b04 	str.w	r3, [r9], #4
 800853a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800853e:	d8e5      	bhi.n	800850c <__mdiff+0x88>
 8008540:	1b33      	subs	r3, r6, r4
 8008542:	3b15      	subs	r3, #21
 8008544:	f023 0303 	bic.w	r3, r3, #3
 8008548:	3415      	adds	r4, #21
 800854a:	3304      	adds	r3, #4
 800854c:	42a6      	cmp	r6, r4
 800854e:	bf38      	it	cc
 8008550:	2304      	movcc	r3, #4
 8008552:	441d      	add	r5, r3
 8008554:	445b      	add	r3, fp
 8008556:	461e      	mov	r6, r3
 8008558:	462c      	mov	r4, r5
 800855a:	4544      	cmp	r4, r8
 800855c:	d30e      	bcc.n	800857c <__mdiff+0xf8>
 800855e:	f108 0103 	add.w	r1, r8, #3
 8008562:	1b49      	subs	r1, r1, r5
 8008564:	f021 0103 	bic.w	r1, r1, #3
 8008568:	3d03      	subs	r5, #3
 800856a:	45a8      	cmp	r8, r5
 800856c:	bf38      	it	cc
 800856e:	2100      	movcc	r1, #0
 8008570:	440b      	add	r3, r1
 8008572:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008576:	b191      	cbz	r1, 800859e <__mdiff+0x11a>
 8008578:	6117      	str	r7, [r2, #16]
 800857a:	e79d      	b.n	80084b8 <__mdiff+0x34>
 800857c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008580:	46e6      	mov	lr, ip
 8008582:	0c08      	lsrs	r0, r1, #16
 8008584:	fa1c fc81 	uxtah	ip, ip, r1
 8008588:	4471      	add	r1, lr
 800858a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800858e:	b289      	uxth	r1, r1
 8008590:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008594:	f846 1b04 	str.w	r1, [r6], #4
 8008598:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800859c:	e7dd      	b.n	800855a <__mdiff+0xd6>
 800859e:	3f01      	subs	r7, #1
 80085a0:	e7e7      	b.n	8008572 <__mdiff+0xee>
 80085a2:	bf00      	nop
 80085a4:	0800e43d 	.word	0x0800e43d
 80085a8:	0800e4ae 	.word	0x0800e4ae

080085ac <__ulp>:
 80085ac:	b082      	sub	sp, #8
 80085ae:	ed8d 0b00 	vstr	d0, [sp]
 80085b2:	9a01      	ldr	r2, [sp, #4]
 80085b4:	4b0f      	ldr	r3, [pc, #60]	@ (80085f4 <__ulp+0x48>)
 80085b6:	4013      	ands	r3, r2
 80085b8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80085bc:	2b00      	cmp	r3, #0
 80085be:	dc08      	bgt.n	80085d2 <__ulp+0x26>
 80085c0:	425b      	negs	r3, r3
 80085c2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80085c6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80085ca:	da04      	bge.n	80085d6 <__ulp+0x2a>
 80085cc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80085d0:	4113      	asrs	r3, r2
 80085d2:	2200      	movs	r2, #0
 80085d4:	e008      	b.n	80085e8 <__ulp+0x3c>
 80085d6:	f1a2 0314 	sub.w	r3, r2, #20
 80085da:	2b1e      	cmp	r3, #30
 80085dc:	bfda      	itte	le
 80085de:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80085e2:	40da      	lsrle	r2, r3
 80085e4:	2201      	movgt	r2, #1
 80085e6:	2300      	movs	r3, #0
 80085e8:	4619      	mov	r1, r3
 80085ea:	4610      	mov	r0, r2
 80085ec:	ec41 0b10 	vmov	d0, r0, r1
 80085f0:	b002      	add	sp, #8
 80085f2:	4770      	bx	lr
 80085f4:	7ff00000 	.word	0x7ff00000

080085f8 <__b2d>:
 80085f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085fc:	6906      	ldr	r6, [r0, #16]
 80085fe:	f100 0814 	add.w	r8, r0, #20
 8008602:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008606:	1f37      	subs	r7, r6, #4
 8008608:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800860c:	4610      	mov	r0, r2
 800860e:	f7ff fd4b 	bl	80080a8 <__hi0bits>
 8008612:	f1c0 0320 	rsb	r3, r0, #32
 8008616:	280a      	cmp	r0, #10
 8008618:	600b      	str	r3, [r1, #0]
 800861a:	491b      	ldr	r1, [pc, #108]	@ (8008688 <__b2d+0x90>)
 800861c:	dc15      	bgt.n	800864a <__b2d+0x52>
 800861e:	f1c0 0c0b 	rsb	ip, r0, #11
 8008622:	fa22 f30c 	lsr.w	r3, r2, ip
 8008626:	45b8      	cmp	r8, r7
 8008628:	ea43 0501 	orr.w	r5, r3, r1
 800862c:	bf34      	ite	cc
 800862e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008632:	2300      	movcs	r3, #0
 8008634:	3015      	adds	r0, #21
 8008636:	fa02 f000 	lsl.w	r0, r2, r0
 800863a:	fa23 f30c 	lsr.w	r3, r3, ip
 800863e:	4303      	orrs	r3, r0
 8008640:	461c      	mov	r4, r3
 8008642:	ec45 4b10 	vmov	d0, r4, r5
 8008646:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800864a:	45b8      	cmp	r8, r7
 800864c:	bf3a      	itte	cc
 800864e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008652:	f1a6 0708 	subcc.w	r7, r6, #8
 8008656:	2300      	movcs	r3, #0
 8008658:	380b      	subs	r0, #11
 800865a:	d012      	beq.n	8008682 <__b2d+0x8a>
 800865c:	f1c0 0120 	rsb	r1, r0, #32
 8008660:	fa23 f401 	lsr.w	r4, r3, r1
 8008664:	4082      	lsls	r2, r0
 8008666:	4322      	orrs	r2, r4
 8008668:	4547      	cmp	r7, r8
 800866a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800866e:	bf8c      	ite	hi
 8008670:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008674:	2200      	movls	r2, #0
 8008676:	4083      	lsls	r3, r0
 8008678:	40ca      	lsrs	r2, r1
 800867a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800867e:	4313      	orrs	r3, r2
 8008680:	e7de      	b.n	8008640 <__b2d+0x48>
 8008682:	ea42 0501 	orr.w	r5, r2, r1
 8008686:	e7db      	b.n	8008640 <__b2d+0x48>
 8008688:	3ff00000 	.word	0x3ff00000

0800868c <__d2b>:
 800868c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008690:	460f      	mov	r7, r1
 8008692:	2101      	movs	r1, #1
 8008694:	ec59 8b10 	vmov	r8, r9, d0
 8008698:	4616      	mov	r6, r2
 800869a:	f7ff fc13 	bl	8007ec4 <_Balloc>
 800869e:	4604      	mov	r4, r0
 80086a0:	b930      	cbnz	r0, 80086b0 <__d2b+0x24>
 80086a2:	4602      	mov	r2, r0
 80086a4:	4b23      	ldr	r3, [pc, #140]	@ (8008734 <__d2b+0xa8>)
 80086a6:	4824      	ldr	r0, [pc, #144]	@ (8008738 <__d2b+0xac>)
 80086a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80086ac:	f000 fb62 	bl	8008d74 <__assert_func>
 80086b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80086b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80086b8:	b10d      	cbz	r5, 80086be <__d2b+0x32>
 80086ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80086be:	9301      	str	r3, [sp, #4]
 80086c0:	f1b8 0300 	subs.w	r3, r8, #0
 80086c4:	d023      	beq.n	800870e <__d2b+0x82>
 80086c6:	4668      	mov	r0, sp
 80086c8:	9300      	str	r3, [sp, #0]
 80086ca:	f7ff fd0c 	bl	80080e6 <__lo0bits>
 80086ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80086d2:	b1d0      	cbz	r0, 800870a <__d2b+0x7e>
 80086d4:	f1c0 0320 	rsb	r3, r0, #32
 80086d8:	fa02 f303 	lsl.w	r3, r2, r3
 80086dc:	430b      	orrs	r3, r1
 80086de:	40c2      	lsrs	r2, r0
 80086e0:	6163      	str	r3, [r4, #20]
 80086e2:	9201      	str	r2, [sp, #4]
 80086e4:	9b01      	ldr	r3, [sp, #4]
 80086e6:	61a3      	str	r3, [r4, #24]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	bf0c      	ite	eq
 80086ec:	2201      	moveq	r2, #1
 80086ee:	2202      	movne	r2, #2
 80086f0:	6122      	str	r2, [r4, #16]
 80086f2:	b1a5      	cbz	r5, 800871e <__d2b+0x92>
 80086f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80086f8:	4405      	add	r5, r0
 80086fa:	603d      	str	r5, [r7, #0]
 80086fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008700:	6030      	str	r0, [r6, #0]
 8008702:	4620      	mov	r0, r4
 8008704:	b003      	add	sp, #12
 8008706:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800870a:	6161      	str	r1, [r4, #20]
 800870c:	e7ea      	b.n	80086e4 <__d2b+0x58>
 800870e:	a801      	add	r0, sp, #4
 8008710:	f7ff fce9 	bl	80080e6 <__lo0bits>
 8008714:	9b01      	ldr	r3, [sp, #4]
 8008716:	6163      	str	r3, [r4, #20]
 8008718:	3020      	adds	r0, #32
 800871a:	2201      	movs	r2, #1
 800871c:	e7e8      	b.n	80086f0 <__d2b+0x64>
 800871e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008722:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008726:	6038      	str	r0, [r7, #0]
 8008728:	6918      	ldr	r0, [r3, #16]
 800872a:	f7ff fcbd 	bl	80080a8 <__hi0bits>
 800872e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008732:	e7e5      	b.n	8008700 <__d2b+0x74>
 8008734:	0800e43d 	.word	0x0800e43d
 8008738:	0800e4ae 	.word	0x0800e4ae

0800873c <__ratio>:
 800873c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008740:	b085      	sub	sp, #20
 8008742:	e9cd 1000 	strd	r1, r0, [sp]
 8008746:	a902      	add	r1, sp, #8
 8008748:	f7ff ff56 	bl	80085f8 <__b2d>
 800874c:	9800      	ldr	r0, [sp, #0]
 800874e:	a903      	add	r1, sp, #12
 8008750:	ec55 4b10 	vmov	r4, r5, d0
 8008754:	f7ff ff50 	bl	80085f8 <__b2d>
 8008758:	9b01      	ldr	r3, [sp, #4]
 800875a:	6919      	ldr	r1, [r3, #16]
 800875c:	9b00      	ldr	r3, [sp, #0]
 800875e:	691b      	ldr	r3, [r3, #16]
 8008760:	1ac9      	subs	r1, r1, r3
 8008762:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008766:	1a9b      	subs	r3, r3, r2
 8008768:	ec5b ab10 	vmov	sl, fp, d0
 800876c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008770:	2b00      	cmp	r3, #0
 8008772:	bfce      	itee	gt
 8008774:	462a      	movgt	r2, r5
 8008776:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800877a:	465a      	movle	r2, fp
 800877c:	462f      	mov	r7, r5
 800877e:	46d9      	mov	r9, fp
 8008780:	bfcc      	ite	gt
 8008782:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008786:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800878a:	464b      	mov	r3, r9
 800878c:	4652      	mov	r2, sl
 800878e:	4620      	mov	r0, r4
 8008790:	4639      	mov	r1, r7
 8008792:	f7f8 f863 	bl	800085c <__aeabi_ddiv>
 8008796:	ec41 0b10 	vmov	d0, r0, r1
 800879a:	b005      	add	sp, #20
 800879c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080087a0 <__copybits>:
 80087a0:	3901      	subs	r1, #1
 80087a2:	b570      	push	{r4, r5, r6, lr}
 80087a4:	1149      	asrs	r1, r1, #5
 80087a6:	6914      	ldr	r4, [r2, #16]
 80087a8:	3101      	adds	r1, #1
 80087aa:	f102 0314 	add.w	r3, r2, #20
 80087ae:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80087b2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80087b6:	1f05      	subs	r5, r0, #4
 80087b8:	42a3      	cmp	r3, r4
 80087ba:	d30c      	bcc.n	80087d6 <__copybits+0x36>
 80087bc:	1aa3      	subs	r3, r4, r2
 80087be:	3b11      	subs	r3, #17
 80087c0:	f023 0303 	bic.w	r3, r3, #3
 80087c4:	3211      	adds	r2, #17
 80087c6:	42a2      	cmp	r2, r4
 80087c8:	bf88      	it	hi
 80087ca:	2300      	movhi	r3, #0
 80087cc:	4418      	add	r0, r3
 80087ce:	2300      	movs	r3, #0
 80087d0:	4288      	cmp	r0, r1
 80087d2:	d305      	bcc.n	80087e0 <__copybits+0x40>
 80087d4:	bd70      	pop	{r4, r5, r6, pc}
 80087d6:	f853 6b04 	ldr.w	r6, [r3], #4
 80087da:	f845 6f04 	str.w	r6, [r5, #4]!
 80087de:	e7eb      	b.n	80087b8 <__copybits+0x18>
 80087e0:	f840 3b04 	str.w	r3, [r0], #4
 80087e4:	e7f4      	b.n	80087d0 <__copybits+0x30>

080087e6 <__any_on>:
 80087e6:	f100 0214 	add.w	r2, r0, #20
 80087ea:	6900      	ldr	r0, [r0, #16]
 80087ec:	114b      	asrs	r3, r1, #5
 80087ee:	4298      	cmp	r0, r3
 80087f0:	b510      	push	{r4, lr}
 80087f2:	db11      	blt.n	8008818 <__any_on+0x32>
 80087f4:	dd0a      	ble.n	800880c <__any_on+0x26>
 80087f6:	f011 011f 	ands.w	r1, r1, #31
 80087fa:	d007      	beq.n	800880c <__any_on+0x26>
 80087fc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008800:	fa24 f001 	lsr.w	r0, r4, r1
 8008804:	fa00 f101 	lsl.w	r1, r0, r1
 8008808:	428c      	cmp	r4, r1
 800880a:	d10b      	bne.n	8008824 <__any_on+0x3e>
 800880c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008810:	4293      	cmp	r3, r2
 8008812:	d803      	bhi.n	800881c <__any_on+0x36>
 8008814:	2000      	movs	r0, #0
 8008816:	bd10      	pop	{r4, pc}
 8008818:	4603      	mov	r3, r0
 800881a:	e7f7      	b.n	800880c <__any_on+0x26>
 800881c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008820:	2900      	cmp	r1, #0
 8008822:	d0f5      	beq.n	8008810 <__any_on+0x2a>
 8008824:	2001      	movs	r0, #1
 8008826:	e7f6      	b.n	8008816 <__any_on+0x30>

08008828 <_strtol_l.constprop.0>:
 8008828:	2b24      	cmp	r3, #36	@ 0x24
 800882a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800882e:	4686      	mov	lr, r0
 8008830:	4690      	mov	r8, r2
 8008832:	d801      	bhi.n	8008838 <_strtol_l.constprop.0+0x10>
 8008834:	2b01      	cmp	r3, #1
 8008836:	d106      	bne.n	8008846 <_strtol_l.constprop.0+0x1e>
 8008838:	f7fe f914 	bl	8006a64 <__errno>
 800883c:	2316      	movs	r3, #22
 800883e:	6003      	str	r3, [r0, #0]
 8008840:	2000      	movs	r0, #0
 8008842:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008846:	4834      	ldr	r0, [pc, #208]	@ (8008918 <_strtol_l.constprop.0+0xf0>)
 8008848:	460d      	mov	r5, r1
 800884a:	462a      	mov	r2, r5
 800884c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008850:	5d06      	ldrb	r6, [r0, r4]
 8008852:	f016 0608 	ands.w	r6, r6, #8
 8008856:	d1f8      	bne.n	800884a <_strtol_l.constprop.0+0x22>
 8008858:	2c2d      	cmp	r4, #45	@ 0x2d
 800885a:	d12d      	bne.n	80088b8 <_strtol_l.constprop.0+0x90>
 800885c:	782c      	ldrb	r4, [r5, #0]
 800885e:	2601      	movs	r6, #1
 8008860:	1c95      	adds	r5, r2, #2
 8008862:	f033 0210 	bics.w	r2, r3, #16
 8008866:	d109      	bne.n	800887c <_strtol_l.constprop.0+0x54>
 8008868:	2c30      	cmp	r4, #48	@ 0x30
 800886a:	d12a      	bne.n	80088c2 <_strtol_l.constprop.0+0x9a>
 800886c:	782a      	ldrb	r2, [r5, #0]
 800886e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008872:	2a58      	cmp	r2, #88	@ 0x58
 8008874:	d125      	bne.n	80088c2 <_strtol_l.constprop.0+0x9a>
 8008876:	786c      	ldrb	r4, [r5, #1]
 8008878:	2310      	movs	r3, #16
 800887a:	3502      	adds	r5, #2
 800887c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008880:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008884:	2200      	movs	r2, #0
 8008886:	fbbc f9f3 	udiv	r9, ip, r3
 800888a:	4610      	mov	r0, r2
 800888c:	fb03 ca19 	mls	sl, r3, r9, ip
 8008890:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008894:	2f09      	cmp	r7, #9
 8008896:	d81b      	bhi.n	80088d0 <_strtol_l.constprop.0+0xa8>
 8008898:	463c      	mov	r4, r7
 800889a:	42a3      	cmp	r3, r4
 800889c:	dd27      	ble.n	80088ee <_strtol_l.constprop.0+0xc6>
 800889e:	1c57      	adds	r7, r2, #1
 80088a0:	d007      	beq.n	80088b2 <_strtol_l.constprop.0+0x8a>
 80088a2:	4581      	cmp	r9, r0
 80088a4:	d320      	bcc.n	80088e8 <_strtol_l.constprop.0+0xc0>
 80088a6:	d101      	bne.n	80088ac <_strtol_l.constprop.0+0x84>
 80088a8:	45a2      	cmp	sl, r4
 80088aa:	db1d      	blt.n	80088e8 <_strtol_l.constprop.0+0xc0>
 80088ac:	fb00 4003 	mla	r0, r0, r3, r4
 80088b0:	2201      	movs	r2, #1
 80088b2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80088b6:	e7eb      	b.n	8008890 <_strtol_l.constprop.0+0x68>
 80088b8:	2c2b      	cmp	r4, #43	@ 0x2b
 80088ba:	bf04      	itt	eq
 80088bc:	782c      	ldrbeq	r4, [r5, #0]
 80088be:	1c95      	addeq	r5, r2, #2
 80088c0:	e7cf      	b.n	8008862 <_strtol_l.constprop.0+0x3a>
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d1da      	bne.n	800887c <_strtol_l.constprop.0+0x54>
 80088c6:	2c30      	cmp	r4, #48	@ 0x30
 80088c8:	bf0c      	ite	eq
 80088ca:	2308      	moveq	r3, #8
 80088cc:	230a      	movne	r3, #10
 80088ce:	e7d5      	b.n	800887c <_strtol_l.constprop.0+0x54>
 80088d0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80088d4:	2f19      	cmp	r7, #25
 80088d6:	d801      	bhi.n	80088dc <_strtol_l.constprop.0+0xb4>
 80088d8:	3c37      	subs	r4, #55	@ 0x37
 80088da:	e7de      	b.n	800889a <_strtol_l.constprop.0+0x72>
 80088dc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80088e0:	2f19      	cmp	r7, #25
 80088e2:	d804      	bhi.n	80088ee <_strtol_l.constprop.0+0xc6>
 80088e4:	3c57      	subs	r4, #87	@ 0x57
 80088e6:	e7d8      	b.n	800889a <_strtol_l.constprop.0+0x72>
 80088e8:	f04f 32ff 	mov.w	r2, #4294967295
 80088ec:	e7e1      	b.n	80088b2 <_strtol_l.constprop.0+0x8a>
 80088ee:	1c53      	adds	r3, r2, #1
 80088f0:	d108      	bne.n	8008904 <_strtol_l.constprop.0+0xdc>
 80088f2:	2322      	movs	r3, #34	@ 0x22
 80088f4:	f8ce 3000 	str.w	r3, [lr]
 80088f8:	4660      	mov	r0, ip
 80088fa:	f1b8 0f00 	cmp.w	r8, #0
 80088fe:	d0a0      	beq.n	8008842 <_strtol_l.constprop.0+0x1a>
 8008900:	1e69      	subs	r1, r5, #1
 8008902:	e006      	b.n	8008912 <_strtol_l.constprop.0+0xea>
 8008904:	b106      	cbz	r6, 8008908 <_strtol_l.constprop.0+0xe0>
 8008906:	4240      	negs	r0, r0
 8008908:	f1b8 0f00 	cmp.w	r8, #0
 800890c:	d099      	beq.n	8008842 <_strtol_l.constprop.0+0x1a>
 800890e:	2a00      	cmp	r2, #0
 8008910:	d1f6      	bne.n	8008900 <_strtol_l.constprop.0+0xd8>
 8008912:	f8c8 1000 	str.w	r1, [r8]
 8008916:	e794      	b.n	8008842 <_strtol_l.constprop.0+0x1a>
 8008918:	0800e609 	.word	0x0800e609

0800891c <_strtol_r>:
 800891c:	f7ff bf84 	b.w	8008828 <_strtol_l.constprop.0>

08008920 <__ascii_wctomb>:
 8008920:	4603      	mov	r3, r0
 8008922:	4608      	mov	r0, r1
 8008924:	b141      	cbz	r1, 8008938 <__ascii_wctomb+0x18>
 8008926:	2aff      	cmp	r2, #255	@ 0xff
 8008928:	d904      	bls.n	8008934 <__ascii_wctomb+0x14>
 800892a:	228a      	movs	r2, #138	@ 0x8a
 800892c:	601a      	str	r2, [r3, #0]
 800892e:	f04f 30ff 	mov.w	r0, #4294967295
 8008932:	4770      	bx	lr
 8008934:	700a      	strb	r2, [r1, #0]
 8008936:	2001      	movs	r0, #1
 8008938:	4770      	bx	lr

0800893a <__ssputs_r>:
 800893a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800893e:	688e      	ldr	r6, [r1, #8]
 8008940:	461f      	mov	r7, r3
 8008942:	42be      	cmp	r6, r7
 8008944:	680b      	ldr	r3, [r1, #0]
 8008946:	4682      	mov	sl, r0
 8008948:	460c      	mov	r4, r1
 800894a:	4690      	mov	r8, r2
 800894c:	d82d      	bhi.n	80089aa <__ssputs_r+0x70>
 800894e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008952:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008956:	d026      	beq.n	80089a6 <__ssputs_r+0x6c>
 8008958:	6965      	ldr	r5, [r4, #20]
 800895a:	6909      	ldr	r1, [r1, #16]
 800895c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008960:	eba3 0901 	sub.w	r9, r3, r1
 8008964:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008968:	1c7b      	adds	r3, r7, #1
 800896a:	444b      	add	r3, r9
 800896c:	106d      	asrs	r5, r5, #1
 800896e:	429d      	cmp	r5, r3
 8008970:	bf38      	it	cc
 8008972:	461d      	movcc	r5, r3
 8008974:	0553      	lsls	r3, r2, #21
 8008976:	d527      	bpl.n	80089c8 <__ssputs_r+0x8e>
 8008978:	4629      	mov	r1, r5
 800897a:	f7fc f985 	bl	8004c88 <_malloc_r>
 800897e:	4606      	mov	r6, r0
 8008980:	b360      	cbz	r0, 80089dc <__ssputs_r+0xa2>
 8008982:	6921      	ldr	r1, [r4, #16]
 8008984:	464a      	mov	r2, r9
 8008986:	f7fe f89a 	bl	8006abe <memcpy>
 800898a:	89a3      	ldrh	r3, [r4, #12]
 800898c:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008990:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008994:	81a3      	strh	r3, [r4, #12]
 8008996:	6126      	str	r6, [r4, #16]
 8008998:	6165      	str	r5, [r4, #20]
 800899a:	444e      	add	r6, r9
 800899c:	eba5 0509 	sub.w	r5, r5, r9
 80089a0:	6026      	str	r6, [r4, #0]
 80089a2:	60a5      	str	r5, [r4, #8]
 80089a4:	463e      	mov	r6, r7
 80089a6:	42be      	cmp	r6, r7
 80089a8:	d900      	bls.n	80089ac <__ssputs_r+0x72>
 80089aa:	463e      	mov	r6, r7
 80089ac:	6820      	ldr	r0, [r4, #0]
 80089ae:	4632      	mov	r2, r6
 80089b0:	4641      	mov	r1, r8
 80089b2:	f000 f9c5 	bl	8008d40 <memmove>
 80089b6:	68a3      	ldr	r3, [r4, #8]
 80089b8:	1b9b      	subs	r3, r3, r6
 80089ba:	60a3      	str	r3, [r4, #8]
 80089bc:	6823      	ldr	r3, [r4, #0]
 80089be:	4433      	add	r3, r6
 80089c0:	6023      	str	r3, [r4, #0]
 80089c2:	2000      	movs	r0, #0
 80089c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089c8:	462a      	mov	r2, r5
 80089ca:	f000 fa05 	bl	8008dd8 <_realloc_r>
 80089ce:	4606      	mov	r6, r0
 80089d0:	2800      	cmp	r0, #0
 80089d2:	d1e0      	bne.n	8008996 <__ssputs_r+0x5c>
 80089d4:	6921      	ldr	r1, [r4, #16]
 80089d6:	4650      	mov	r0, sl
 80089d8:	f7fe fede 	bl	8007798 <_free_r>
 80089dc:	230c      	movs	r3, #12
 80089de:	f8ca 3000 	str.w	r3, [sl]
 80089e2:	89a3      	ldrh	r3, [r4, #12]
 80089e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089e8:	81a3      	strh	r3, [r4, #12]
 80089ea:	f04f 30ff 	mov.w	r0, #4294967295
 80089ee:	e7e9      	b.n	80089c4 <__ssputs_r+0x8a>

080089f0 <_svfiprintf_r>:
 80089f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089f4:	4698      	mov	r8, r3
 80089f6:	898b      	ldrh	r3, [r1, #12]
 80089f8:	061b      	lsls	r3, r3, #24
 80089fa:	b09d      	sub	sp, #116	@ 0x74
 80089fc:	4607      	mov	r7, r0
 80089fe:	460d      	mov	r5, r1
 8008a00:	4614      	mov	r4, r2
 8008a02:	d510      	bpl.n	8008a26 <_svfiprintf_r+0x36>
 8008a04:	690b      	ldr	r3, [r1, #16]
 8008a06:	b973      	cbnz	r3, 8008a26 <_svfiprintf_r+0x36>
 8008a08:	2140      	movs	r1, #64	@ 0x40
 8008a0a:	f7fc f93d 	bl	8004c88 <_malloc_r>
 8008a0e:	6028      	str	r0, [r5, #0]
 8008a10:	6128      	str	r0, [r5, #16]
 8008a12:	b930      	cbnz	r0, 8008a22 <_svfiprintf_r+0x32>
 8008a14:	230c      	movs	r3, #12
 8008a16:	603b      	str	r3, [r7, #0]
 8008a18:	f04f 30ff 	mov.w	r0, #4294967295
 8008a1c:	b01d      	add	sp, #116	@ 0x74
 8008a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a22:	2340      	movs	r3, #64	@ 0x40
 8008a24:	616b      	str	r3, [r5, #20]
 8008a26:	2300      	movs	r3, #0
 8008a28:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a2a:	2320      	movs	r3, #32
 8008a2c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a30:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a34:	2330      	movs	r3, #48	@ 0x30
 8008a36:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008bd4 <_svfiprintf_r+0x1e4>
 8008a3a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a3e:	f04f 0901 	mov.w	r9, #1
 8008a42:	4623      	mov	r3, r4
 8008a44:	469a      	mov	sl, r3
 8008a46:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a4a:	b10a      	cbz	r2, 8008a50 <_svfiprintf_r+0x60>
 8008a4c:	2a25      	cmp	r2, #37	@ 0x25
 8008a4e:	d1f9      	bne.n	8008a44 <_svfiprintf_r+0x54>
 8008a50:	ebba 0b04 	subs.w	fp, sl, r4
 8008a54:	d00b      	beq.n	8008a6e <_svfiprintf_r+0x7e>
 8008a56:	465b      	mov	r3, fp
 8008a58:	4622      	mov	r2, r4
 8008a5a:	4629      	mov	r1, r5
 8008a5c:	4638      	mov	r0, r7
 8008a5e:	f7ff ff6c 	bl	800893a <__ssputs_r>
 8008a62:	3001      	adds	r0, #1
 8008a64:	f000 80a7 	beq.w	8008bb6 <_svfiprintf_r+0x1c6>
 8008a68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a6a:	445a      	add	r2, fp
 8008a6c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a6e:	f89a 3000 	ldrb.w	r3, [sl]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	f000 809f 	beq.w	8008bb6 <_svfiprintf_r+0x1c6>
 8008a78:	2300      	movs	r3, #0
 8008a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8008a7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a82:	f10a 0a01 	add.w	sl, sl, #1
 8008a86:	9304      	str	r3, [sp, #16]
 8008a88:	9307      	str	r3, [sp, #28]
 8008a8a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a8e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a90:	4654      	mov	r4, sl
 8008a92:	2205      	movs	r2, #5
 8008a94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a98:	484e      	ldr	r0, [pc, #312]	@ (8008bd4 <_svfiprintf_r+0x1e4>)
 8008a9a:	f7f7 fba1 	bl	80001e0 <memchr>
 8008a9e:	9a04      	ldr	r2, [sp, #16]
 8008aa0:	b9d8      	cbnz	r0, 8008ada <_svfiprintf_r+0xea>
 8008aa2:	06d0      	lsls	r0, r2, #27
 8008aa4:	bf44      	itt	mi
 8008aa6:	2320      	movmi	r3, #32
 8008aa8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008aac:	0711      	lsls	r1, r2, #28
 8008aae:	bf44      	itt	mi
 8008ab0:	232b      	movmi	r3, #43	@ 0x2b
 8008ab2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ab6:	f89a 3000 	ldrb.w	r3, [sl]
 8008aba:	2b2a      	cmp	r3, #42	@ 0x2a
 8008abc:	d015      	beq.n	8008aea <_svfiprintf_r+0xfa>
 8008abe:	9a07      	ldr	r2, [sp, #28]
 8008ac0:	4654      	mov	r4, sl
 8008ac2:	2000      	movs	r0, #0
 8008ac4:	f04f 0c0a 	mov.w	ip, #10
 8008ac8:	4621      	mov	r1, r4
 8008aca:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008ace:	3b30      	subs	r3, #48	@ 0x30
 8008ad0:	2b09      	cmp	r3, #9
 8008ad2:	d94b      	bls.n	8008b6c <_svfiprintf_r+0x17c>
 8008ad4:	b1b0      	cbz	r0, 8008b04 <_svfiprintf_r+0x114>
 8008ad6:	9207      	str	r2, [sp, #28]
 8008ad8:	e014      	b.n	8008b04 <_svfiprintf_r+0x114>
 8008ada:	eba0 0308 	sub.w	r3, r0, r8
 8008ade:	fa09 f303 	lsl.w	r3, r9, r3
 8008ae2:	4313      	orrs	r3, r2
 8008ae4:	9304      	str	r3, [sp, #16]
 8008ae6:	46a2      	mov	sl, r4
 8008ae8:	e7d2      	b.n	8008a90 <_svfiprintf_r+0xa0>
 8008aea:	9b03      	ldr	r3, [sp, #12]
 8008aec:	1d19      	adds	r1, r3, #4
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	9103      	str	r1, [sp, #12]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	bfbb      	ittet	lt
 8008af6:	425b      	neglt	r3, r3
 8008af8:	f042 0202 	orrlt.w	r2, r2, #2
 8008afc:	9307      	strge	r3, [sp, #28]
 8008afe:	9307      	strlt	r3, [sp, #28]
 8008b00:	bfb8      	it	lt
 8008b02:	9204      	strlt	r2, [sp, #16]
 8008b04:	7823      	ldrb	r3, [r4, #0]
 8008b06:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b08:	d10a      	bne.n	8008b20 <_svfiprintf_r+0x130>
 8008b0a:	7863      	ldrb	r3, [r4, #1]
 8008b0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b0e:	d132      	bne.n	8008b76 <_svfiprintf_r+0x186>
 8008b10:	9b03      	ldr	r3, [sp, #12]
 8008b12:	1d1a      	adds	r2, r3, #4
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	9203      	str	r2, [sp, #12]
 8008b18:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b1c:	3402      	adds	r4, #2
 8008b1e:	9305      	str	r3, [sp, #20]
 8008b20:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008be4 <_svfiprintf_r+0x1f4>
 8008b24:	7821      	ldrb	r1, [r4, #0]
 8008b26:	2203      	movs	r2, #3
 8008b28:	4650      	mov	r0, sl
 8008b2a:	f7f7 fb59 	bl	80001e0 <memchr>
 8008b2e:	b138      	cbz	r0, 8008b40 <_svfiprintf_r+0x150>
 8008b30:	9b04      	ldr	r3, [sp, #16]
 8008b32:	eba0 000a 	sub.w	r0, r0, sl
 8008b36:	2240      	movs	r2, #64	@ 0x40
 8008b38:	4082      	lsls	r2, r0
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	3401      	adds	r4, #1
 8008b3e:	9304      	str	r3, [sp, #16]
 8008b40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b44:	4824      	ldr	r0, [pc, #144]	@ (8008bd8 <_svfiprintf_r+0x1e8>)
 8008b46:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b4a:	2206      	movs	r2, #6
 8008b4c:	f7f7 fb48 	bl	80001e0 <memchr>
 8008b50:	2800      	cmp	r0, #0
 8008b52:	d036      	beq.n	8008bc2 <_svfiprintf_r+0x1d2>
 8008b54:	4b21      	ldr	r3, [pc, #132]	@ (8008bdc <_svfiprintf_r+0x1ec>)
 8008b56:	bb1b      	cbnz	r3, 8008ba0 <_svfiprintf_r+0x1b0>
 8008b58:	9b03      	ldr	r3, [sp, #12]
 8008b5a:	3307      	adds	r3, #7
 8008b5c:	f023 0307 	bic.w	r3, r3, #7
 8008b60:	3308      	adds	r3, #8
 8008b62:	9303      	str	r3, [sp, #12]
 8008b64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b66:	4433      	add	r3, r6
 8008b68:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b6a:	e76a      	b.n	8008a42 <_svfiprintf_r+0x52>
 8008b6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b70:	460c      	mov	r4, r1
 8008b72:	2001      	movs	r0, #1
 8008b74:	e7a8      	b.n	8008ac8 <_svfiprintf_r+0xd8>
 8008b76:	2300      	movs	r3, #0
 8008b78:	3401      	adds	r4, #1
 8008b7a:	9305      	str	r3, [sp, #20]
 8008b7c:	4619      	mov	r1, r3
 8008b7e:	f04f 0c0a 	mov.w	ip, #10
 8008b82:	4620      	mov	r0, r4
 8008b84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b88:	3a30      	subs	r2, #48	@ 0x30
 8008b8a:	2a09      	cmp	r2, #9
 8008b8c:	d903      	bls.n	8008b96 <_svfiprintf_r+0x1a6>
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d0c6      	beq.n	8008b20 <_svfiprintf_r+0x130>
 8008b92:	9105      	str	r1, [sp, #20]
 8008b94:	e7c4      	b.n	8008b20 <_svfiprintf_r+0x130>
 8008b96:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b9a:	4604      	mov	r4, r0
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e7f0      	b.n	8008b82 <_svfiprintf_r+0x192>
 8008ba0:	ab03      	add	r3, sp, #12
 8008ba2:	9300      	str	r3, [sp, #0]
 8008ba4:	462a      	mov	r2, r5
 8008ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8008be0 <_svfiprintf_r+0x1f0>)
 8008ba8:	a904      	add	r1, sp, #16
 8008baa:	4638      	mov	r0, r7
 8008bac:	f7fc ffae 	bl	8005b0c <_printf_float>
 8008bb0:	1c42      	adds	r2, r0, #1
 8008bb2:	4606      	mov	r6, r0
 8008bb4:	d1d6      	bne.n	8008b64 <_svfiprintf_r+0x174>
 8008bb6:	89ab      	ldrh	r3, [r5, #12]
 8008bb8:	065b      	lsls	r3, r3, #25
 8008bba:	f53f af2d 	bmi.w	8008a18 <_svfiprintf_r+0x28>
 8008bbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008bc0:	e72c      	b.n	8008a1c <_svfiprintf_r+0x2c>
 8008bc2:	ab03      	add	r3, sp, #12
 8008bc4:	9300      	str	r3, [sp, #0]
 8008bc6:	462a      	mov	r2, r5
 8008bc8:	4b05      	ldr	r3, [pc, #20]	@ (8008be0 <_svfiprintf_r+0x1f0>)
 8008bca:	a904      	add	r1, sp, #16
 8008bcc:	4638      	mov	r0, r7
 8008bce:	f7fd fa35 	bl	800603c <_printf_i>
 8008bd2:	e7ed      	b.n	8008bb0 <_svfiprintf_r+0x1c0>
 8008bd4:	0800e709 	.word	0x0800e709
 8008bd8:	0800e713 	.word	0x0800e713
 8008bdc:	08005b0d 	.word	0x08005b0d
 8008be0:	0800893b 	.word	0x0800893b
 8008be4:	0800e70f 	.word	0x0800e70f

08008be8 <__sflush_r>:
 8008be8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bf0:	0716      	lsls	r6, r2, #28
 8008bf2:	4605      	mov	r5, r0
 8008bf4:	460c      	mov	r4, r1
 8008bf6:	d454      	bmi.n	8008ca2 <__sflush_r+0xba>
 8008bf8:	684b      	ldr	r3, [r1, #4]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	dc02      	bgt.n	8008c04 <__sflush_r+0x1c>
 8008bfe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	dd48      	ble.n	8008c96 <__sflush_r+0xae>
 8008c04:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c06:	2e00      	cmp	r6, #0
 8008c08:	d045      	beq.n	8008c96 <__sflush_r+0xae>
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008c10:	682f      	ldr	r7, [r5, #0]
 8008c12:	6a21      	ldr	r1, [r4, #32]
 8008c14:	602b      	str	r3, [r5, #0]
 8008c16:	d030      	beq.n	8008c7a <__sflush_r+0x92>
 8008c18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008c1a:	89a3      	ldrh	r3, [r4, #12]
 8008c1c:	0759      	lsls	r1, r3, #29
 8008c1e:	d505      	bpl.n	8008c2c <__sflush_r+0x44>
 8008c20:	6863      	ldr	r3, [r4, #4]
 8008c22:	1ad2      	subs	r2, r2, r3
 8008c24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008c26:	b10b      	cbz	r3, 8008c2c <__sflush_r+0x44>
 8008c28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008c2a:	1ad2      	subs	r2, r2, r3
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c30:	6a21      	ldr	r1, [r4, #32]
 8008c32:	4628      	mov	r0, r5
 8008c34:	47b0      	blx	r6
 8008c36:	1c43      	adds	r3, r0, #1
 8008c38:	89a3      	ldrh	r3, [r4, #12]
 8008c3a:	d106      	bne.n	8008c4a <__sflush_r+0x62>
 8008c3c:	6829      	ldr	r1, [r5, #0]
 8008c3e:	291d      	cmp	r1, #29
 8008c40:	d82b      	bhi.n	8008c9a <__sflush_r+0xb2>
 8008c42:	4a2a      	ldr	r2, [pc, #168]	@ (8008cec <__sflush_r+0x104>)
 8008c44:	410a      	asrs	r2, r1
 8008c46:	07d6      	lsls	r6, r2, #31
 8008c48:	d427      	bmi.n	8008c9a <__sflush_r+0xb2>
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	6062      	str	r2, [r4, #4]
 8008c4e:	04d9      	lsls	r1, r3, #19
 8008c50:	6922      	ldr	r2, [r4, #16]
 8008c52:	6022      	str	r2, [r4, #0]
 8008c54:	d504      	bpl.n	8008c60 <__sflush_r+0x78>
 8008c56:	1c42      	adds	r2, r0, #1
 8008c58:	d101      	bne.n	8008c5e <__sflush_r+0x76>
 8008c5a:	682b      	ldr	r3, [r5, #0]
 8008c5c:	b903      	cbnz	r3, 8008c60 <__sflush_r+0x78>
 8008c5e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008c60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c62:	602f      	str	r7, [r5, #0]
 8008c64:	b1b9      	cbz	r1, 8008c96 <__sflush_r+0xae>
 8008c66:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008c6a:	4299      	cmp	r1, r3
 8008c6c:	d002      	beq.n	8008c74 <__sflush_r+0x8c>
 8008c6e:	4628      	mov	r0, r5
 8008c70:	f7fe fd92 	bl	8007798 <_free_r>
 8008c74:	2300      	movs	r3, #0
 8008c76:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c78:	e00d      	b.n	8008c96 <__sflush_r+0xae>
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	4628      	mov	r0, r5
 8008c7e:	47b0      	blx	r6
 8008c80:	4602      	mov	r2, r0
 8008c82:	1c50      	adds	r0, r2, #1
 8008c84:	d1c9      	bne.n	8008c1a <__sflush_r+0x32>
 8008c86:	682b      	ldr	r3, [r5, #0]
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d0c6      	beq.n	8008c1a <__sflush_r+0x32>
 8008c8c:	2b1d      	cmp	r3, #29
 8008c8e:	d001      	beq.n	8008c94 <__sflush_r+0xac>
 8008c90:	2b16      	cmp	r3, #22
 8008c92:	d11e      	bne.n	8008cd2 <__sflush_r+0xea>
 8008c94:	602f      	str	r7, [r5, #0]
 8008c96:	2000      	movs	r0, #0
 8008c98:	e022      	b.n	8008ce0 <__sflush_r+0xf8>
 8008c9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c9e:	b21b      	sxth	r3, r3
 8008ca0:	e01b      	b.n	8008cda <__sflush_r+0xf2>
 8008ca2:	690f      	ldr	r7, [r1, #16]
 8008ca4:	2f00      	cmp	r7, #0
 8008ca6:	d0f6      	beq.n	8008c96 <__sflush_r+0xae>
 8008ca8:	0793      	lsls	r3, r2, #30
 8008caa:	680e      	ldr	r6, [r1, #0]
 8008cac:	bf08      	it	eq
 8008cae:	694b      	ldreq	r3, [r1, #20]
 8008cb0:	600f      	str	r7, [r1, #0]
 8008cb2:	bf18      	it	ne
 8008cb4:	2300      	movne	r3, #0
 8008cb6:	eba6 0807 	sub.w	r8, r6, r7
 8008cba:	608b      	str	r3, [r1, #8]
 8008cbc:	f1b8 0f00 	cmp.w	r8, #0
 8008cc0:	dde9      	ble.n	8008c96 <__sflush_r+0xae>
 8008cc2:	6a21      	ldr	r1, [r4, #32]
 8008cc4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008cc6:	4643      	mov	r3, r8
 8008cc8:	463a      	mov	r2, r7
 8008cca:	4628      	mov	r0, r5
 8008ccc:	47b0      	blx	r6
 8008cce:	2800      	cmp	r0, #0
 8008cd0:	dc08      	bgt.n	8008ce4 <__sflush_r+0xfc>
 8008cd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cda:	81a3      	strh	r3, [r4, #12]
 8008cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ce0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ce4:	4407      	add	r7, r0
 8008ce6:	eba8 0800 	sub.w	r8, r8, r0
 8008cea:	e7e7      	b.n	8008cbc <__sflush_r+0xd4>
 8008cec:	dfbffffe 	.word	0xdfbffffe

08008cf0 <_fflush_r>:
 8008cf0:	b538      	push	{r3, r4, r5, lr}
 8008cf2:	690b      	ldr	r3, [r1, #16]
 8008cf4:	4605      	mov	r5, r0
 8008cf6:	460c      	mov	r4, r1
 8008cf8:	b913      	cbnz	r3, 8008d00 <_fflush_r+0x10>
 8008cfa:	2500      	movs	r5, #0
 8008cfc:	4628      	mov	r0, r5
 8008cfe:	bd38      	pop	{r3, r4, r5, pc}
 8008d00:	b118      	cbz	r0, 8008d0a <_fflush_r+0x1a>
 8008d02:	6a03      	ldr	r3, [r0, #32]
 8008d04:	b90b      	cbnz	r3, 8008d0a <_fflush_r+0x1a>
 8008d06:	f7fd fd59 	bl	80067bc <__sinit>
 8008d0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d0f3      	beq.n	8008cfa <_fflush_r+0xa>
 8008d12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008d14:	07d0      	lsls	r0, r2, #31
 8008d16:	d404      	bmi.n	8008d22 <_fflush_r+0x32>
 8008d18:	0599      	lsls	r1, r3, #22
 8008d1a:	d402      	bmi.n	8008d22 <_fflush_r+0x32>
 8008d1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d1e:	f7fd fecc 	bl	8006aba <__retarget_lock_acquire_recursive>
 8008d22:	4628      	mov	r0, r5
 8008d24:	4621      	mov	r1, r4
 8008d26:	f7ff ff5f 	bl	8008be8 <__sflush_r>
 8008d2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008d2c:	07da      	lsls	r2, r3, #31
 8008d2e:	4605      	mov	r5, r0
 8008d30:	d4e4      	bmi.n	8008cfc <_fflush_r+0xc>
 8008d32:	89a3      	ldrh	r3, [r4, #12]
 8008d34:	059b      	lsls	r3, r3, #22
 8008d36:	d4e1      	bmi.n	8008cfc <_fflush_r+0xc>
 8008d38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d3a:	f7fd febf 	bl	8006abc <__retarget_lock_release_recursive>
 8008d3e:	e7dd      	b.n	8008cfc <_fflush_r+0xc>

08008d40 <memmove>:
 8008d40:	4288      	cmp	r0, r1
 8008d42:	b510      	push	{r4, lr}
 8008d44:	eb01 0402 	add.w	r4, r1, r2
 8008d48:	d902      	bls.n	8008d50 <memmove+0x10>
 8008d4a:	4284      	cmp	r4, r0
 8008d4c:	4623      	mov	r3, r4
 8008d4e:	d807      	bhi.n	8008d60 <memmove+0x20>
 8008d50:	1e43      	subs	r3, r0, #1
 8008d52:	42a1      	cmp	r1, r4
 8008d54:	d008      	beq.n	8008d68 <memmove+0x28>
 8008d56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d5e:	e7f8      	b.n	8008d52 <memmove+0x12>
 8008d60:	4402      	add	r2, r0
 8008d62:	4601      	mov	r1, r0
 8008d64:	428a      	cmp	r2, r1
 8008d66:	d100      	bne.n	8008d6a <memmove+0x2a>
 8008d68:	bd10      	pop	{r4, pc}
 8008d6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d72:	e7f7      	b.n	8008d64 <memmove+0x24>

08008d74 <__assert_func>:
 8008d74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d76:	4614      	mov	r4, r2
 8008d78:	461a      	mov	r2, r3
 8008d7a:	4b09      	ldr	r3, [pc, #36]	@ (8008da0 <__assert_func+0x2c>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	4605      	mov	r5, r0
 8008d80:	68d8      	ldr	r0, [r3, #12]
 8008d82:	b954      	cbnz	r4, 8008d9a <__assert_func+0x26>
 8008d84:	4b07      	ldr	r3, [pc, #28]	@ (8008da4 <__assert_func+0x30>)
 8008d86:	461c      	mov	r4, r3
 8008d88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d8c:	9100      	str	r1, [sp, #0]
 8008d8e:	462b      	mov	r3, r5
 8008d90:	4905      	ldr	r1, [pc, #20]	@ (8008da8 <__assert_func+0x34>)
 8008d92:	f000 f84f 	bl	8008e34 <fiprintf>
 8008d96:	f000 f85f 	bl	8008e58 <abort>
 8008d9a:	4b04      	ldr	r3, [pc, #16]	@ (8008dac <__assert_func+0x38>)
 8008d9c:	e7f4      	b.n	8008d88 <__assert_func+0x14>
 8008d9e:	bf00      	nop
 8008da0:	200001a4 	.word	0x200001a4
 8008da4:	0800e755 	.word	0x0800e755
 8008da8:	0800e727 	.word	0x0800e727
 8008dac:	0800e71a 	.word	0x0800e71a

08008db0 <_calloc_r>:
 8008db0:	b570      	push	{r4, r5, r6, lr}
 8008db2:	fba1 5402 	umull	r5, r4, r1, r2
 8008db6:	b93c      	cbnz	r4, 8008dc8 <_calloc_r+0x18>
 8008db8:	4629      	mov	r1, r5
 8008dba:	f7fb ff65 	bl	8004c88 <_malloc_r>
 8008dbe:	4606      	mov	r6, r0
 8008dc0:	b928      	cbnz	r0, 8008dce <_calloc_r+0x1e>
 8008dc2:	2600      	movs	r6, #0
 8008dc4:	4630      	mov	r0, r6
 8008dc6:	bd70      	pop	{r4, r5, r6, pc}
 8008dc8:	220c      	movs	r2, #12
 8008dca:	6002      	str	r2, [r0, #0]
 8008dcc:	e7f9      	b.n	8008dc2 <_calloc_r+0x12>
 8008dce:	462a      	mov	r2, r5
 8008dd0:	4621      	mov	r1, r4
 8008dd2:	f7fd fd8c 	bl	80068ee <memset>
 8008dd6:	e7f5      	b.n	8008dc4 <_calloc_r+0x14>

08008dd8 <_realloc_r>:
 8008dd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ddc:	4680      	mov	r8, r0
 8008dde:	4615      	mov	r5, r2
 8008de0:	460c      	mov	r4, r1
 8008de2:	b921      	cbnz	r1, 8008dee <_realloc_r+0x16>
 8008de4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008de8:	4611      	mov	r1, r2
 8008dea:	f7fb bf4d 	b.w	8004c88 <_malloc_r>
 8008dee:	b92a      	cbnz	r2, 8008dfc <_realloc_r+0x24>
 8008df0:	f7fe fcd2 	bl	8007798 <_free_r>
 8008df4:	2400      	movs	r4, #0
 8008df6:	4620      	mov	r0, r4
 8008df8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008dfc:	f000 f833 	bl	8008e66 <_malloc_usable_size_r>
 8008e00:	4285      	cmp	r5, r0
 8008e02:	4606      	mov	r6, r0
 8008e04:	d802      	bhi.n	8008e0c <_realloc_r+0x34>
 8008e06:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008e0a:	d8f4      	bhi.n	8008df6 <_realloc_r+0x1e>
 8008e0c:	4629      	mov	r1, r5
 8008e0e:	4640      	mov	r0, r8
 8008e10:	f7fb ff3a 	bl	8004c88 <_malloc_r>
 8008e14:	4607      	mov	r7, r0
 8008e16:	2800      	cmp	r0, #0
 8008e18:	d0ec      	beq.n	8008df4 <_realloc_r+0x1c>
 8008e1a:	42b5      	cmp	r5, r6
 8008e1c:	462a      	mov	r2, r5
 8008e1e:	4621      	mov	r1, r4
 8008e20:	bf28      	it	cs
 8008e22:	4632      	movcs	r2, r6
 8008e24:	f7fd fe4b 	bl	8006abe <memcpy>
 8008e28:	4621      	mov	r1, r4
 8008e2a:	4640      	mov	r0, r8
 8008e2c:	f7fe fcb4 	bl	8007798 <_free_r>
 8008e30:	463c      	mov	r4, r7
 8008e32:	e7e0      	b.n	8008df6 <_realloc_r+0x1e>

08008e34 <fiprintf>:
 8008e34:	b40e      	push	{r1, r2, r3}
 8008e36:	b503      	push	{r0, r1, lr}
 8008e38:	4601      	mov	r1, r0
 8008e3a:	ab03      	add	r3, sp, #12
 8008e3c:	4805      	ldr	r0, [pc, #20]	@ (8008e54 <fiprintf+0x20>)
 8008e3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e42:	6800      	ldr	r0, [r0, #0]
 8008e44:	9301      	str	r3, [sp, #4]
 8008e46:	f000 f83f 	bl	8008ec8 <_vfiprintf_r>
 8008e4a:	b002      	add	sp, #8
 8008e4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e50:	b003      	add	sp, #12
 8008e52:	4770      	bx	lr
 8008e54:	200001a4 	.word	0x200001a4

08008e58 <abort>:
 8008e58:	b508      	push	{r3, lr}
 8008e5a:	2006      	movs	r0, #6
 8008e5c:	f000 fa08 	bl	8009270 <raise>
 8008e60:	2001      	movs	r0, #1
 8008e62:	f7f9 faa5 	bl	80023b0 <_exit>

08008e66 <_malloc_usable_size_r>:
 8008e66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e6a:	1f18      	subs	r0, r3, #4
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	bfbc      	itt	lt
 8008e70:	580b      	ldrlt	r3, [r1, r0]
 8008e72:	18c0      	addlt	r0, r0, r3
 8008e74:	4770      	bx	lr

08008e76 <__sfputc_r>:
 8008e76:	6893      	ldr	r3, [r2, #8]
 8008e78:	3b01      	subs	r3, #1
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	b410      	push	{r4}
 8008e7e:	6093      	str	r3, [r2, #8]
 8008e80:	da08      	bge.n	8008e94 <__sfputc_r+0x1e>
 8008e82:	6994      	ldr	r4, [r2, #24]
 8008e84:	42a3      	cmp	r3, r4
 8008e86:	db01      	blt.n	8008e8c <__sfputc_r+0x16>
 8008e88:	290a      	cmp	r1, #10
 8008e8a:	d103      	bne.n	8008e94 <__sfputc_r+0x1e>
 8008e8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008e90:	f000 b932 	b.w	80090f8 <__swbuf_r>
 8008e94:	6813      	ldr	r3, [r2, #0]
 8008e96:	1c58      	adds	r0, r3, #1
 8008e98:	6010      	str	r0, [r2, #0]
 8008e9a:	7019      	strb	r1, [r3, #0]
 8008e9c:	4608      	mov	r0, r1
 8008e9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008ea2:	4770      	bx	lr

08008ea4 <__sfputs_r>:
 8008ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ea6:	4606      	mov	r6, r0
 8008ea8:	460f      	mov	r7, r1
 8008eaa:	4614      	mov	r4, r2
 8008eac:	18d5      	adds	r5, r2, r3
 8008eae:	42ac      	cmp	r4, r5
 8008eb0:	d101      	bne.n	8008eb6 <__sfputs_r+0x12>
 8008eb2:	2000      	movs	r0, #0
 8008eb4:	e007      	b.n	8008ec6 <__sfputs_r+0x22>
 8008eb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eba:	463a      	mov	r2, r7
 8008ebc:	4630      	mov	r0, r6
 8008ebe:	f7ff ffda 	bl	8008e76 <__sfputc_r>
 8008ec2:	1c43      	adds	r3, r0, #1
 8008ec4:	d1f3      	bne.n	8008eae <__sfputs_r+0xa>
 8008ec6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008ec8 <_vfiprintf_r>:
 8008ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ecc:	460d      	mov	r5, r1
 8008ece:	b09d      	sub	sp, #116	@ 0x74
 8008ed0:	4614      	mov	r4, r2
 8008ed2:	4698      	mov	r8, r3
 8008ed4:	4606      	mov	r6, r0
 8008ed6:	b118      	cbz	r0, 8008ee0 <_vfiprintf_r+0x18>
 8008ed8:	6a03      	ldr	r3, [r0, #32]
 8008eda:	b90b      	cbnz	r3, 8008ee0 <_vfiprintf_r+0x18>
 8008edc:	f7fd fc6e 	bl	80067bc <__sinit>
 8008ee0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ee2:	07d9      	lsls	r1, r3, #31
 8008ee4:	d405      	bmi.n	8008ef2 <_vfiprintf_r+0x2a>
 8008ee6:	89ab      	ldrh	r3, [r5, #12]
 8008ee8:	059a      	lsls	r2, r3, #22
 8008eea:	d402      	bmi.n	8008ef2 <_vfiprintf_r+0x2a>
 8008eec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008eee:	f7fd fde4 	bl	8006aba <__retarget_lock_acquire_recursive>
 8008ef2:	89ab      	ldrh	r3, [r5, #12]
 8008ef4:	071b      	lsls	r3, r3, #28
 8008ef6:	d501      	bpl.n	8008efc <_vfiprintf_r+0x34>
 8008ef8:	692b      	ldr	r3, [r5, #16]
 8008efa:	b99b      	cbnz	r3, 8008f24 <_vfiprintf_r+0x5c>
 8008efc:	4629      	mov	r1, r5
 8008efe:	4630      	mov	r0, r6
 8008f00:	f000 f938 	bl	8009174 <__swsetup_r>
 8008f04:	b170      	cbz	r0, 8008f24 <_vfiprintf_r+0x5c>
 8008f06:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008f08:	07dc      	lsls	r4, r3, #31
 8008f0a:	d504      	bpl.n	8008f16 <_vfiprintf_r+0x4e>
 8008f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f10:	b01d      	add	sp, #116	@ 0x74
 8008f12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f16:	89ab      	ldrh	r3, [r5, #12]
 8008f18:	0598      	lsls	r0, r3, #22
 8008f1a:	d4f7      	bmi.n	8008f0c <_vfiprintf_r+0x44>
 8008f1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f1e:	f7fd fdcd 	bl	8006abc <__retarget_lock_release_recursive>
 8008f22:	e7f3      	b.n	8008f0c <_vfiprintf_r+0x44>
 8008f24:	2300      	movs	r3, #0
 8008f26:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f28:	2320      	movs	r3, #32
 8008f2a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f32:	2330      	movs	r3, #48	@ 0x30
 8008f34:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80090e4 <_vfiprintf_r+0x21c>
 8008f38:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f3c:	f04f 0901 	mov.w	r9, #1
 8008f40:	4623      	mov	r3, r4
 8008f42:	469a      	mov	sl, r3
 8008f44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f48:	b10a      	cbz	r2, 8008f4e <_vfiprintf_r+0x86>
 8008f4a:	2a25      	cmp	r2, #37	@ 0x25
 8008f4c:	d1f9      	bne.n	8008f42 <_vfiprintf_r+0x7a>
 8008f4e:	ebba 0b04 	subs.w	fp, sl, r4
 8008f52:	d00b      	beq.n	8008f6c <_vfiprintf_r+0xa4>
 8008f54:	465b      	mov	r3, fp
 8008f56:	4622      	mov	r2, r4
 8008f58:	4629      	mov	r1, r5
 8008f5a:	4630      	mov	r0, r6
 8008f5c:	f7ff ffa2 	bl	8008ea4 <__sfputs_r>
 8008f60:	3001      	adds	r0, #1
 8008f62:	f000 80a7 	beq.w	80090b4 <_vfiprintf_r+0x1ec>
 8008f66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f68:	445a      	add	r2, fp
 8008f6a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f6c:	f89a 3000 	ldrb.w	r3, [sl]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	f000 809f 	beq.w	80090b4 <_vfiprintf_r+0x1ec>
 8008f76:	2300      	movs	r3, #0
 8008f78:	f04f 32ff 	mov.w	r2, #4294967295
 8008f7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f80:	f10a 0a01 	add.w	sl, sl, #1
 8008f84:	9304      	str	r3, [sp, #16]
 8008f86:	9307      	str	r3, [sp, #28]
 8008f88:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f8c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f8e:	4654      	mov	r4, sl
 8008f90:	2205      	movs	r2, #5
 8008f92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f96:	4853      	ldr	r0, [pc, #332]	@ (80090e4 <_vfiprintf_r+0x21c>)
 8008f98:	f7f7 f922 	bl	80001e0 <memchr>
 8008f9c:	9a04      	ldr	r2, [sp, #16]
 8008f9e:	b9d8      	cbnz	r0, 8008fd8 <_vfiprintf_r+0x110>
 8008fa0:	06d1      	lsls	r1, r2, #27
 8008fa2:	bf44      	itt	mi
 8008fa4:	2320      	movmi	r3, #32
 8008fa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008faa:	0713      	lsls	r3, r2, #28
 8008fac:	bf44      	itt	mi
 8008fae:	232b      	movmi	r3, #43	@ 0x2b
 8008fb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fb4:	f89a 3000 	ldrb.w	r3, [sl]
 8008fb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fba:	d015      	beq.n	8008fe8 <_vfiprintf_r+0x120>
 8008fbc:	9a07      	ldr	r2, [sp, #28]
 8008fbe:	4654      	mov	r4, sl
 8008fc0:	2000      	movs	r0, #0
 8008fc2:	f04f 0c0a 	mov.w	ip, #10
 8008fc6:	4621      	mov	r1, r4
 8008fc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fcc:	3b30      	subs	r3, #48	@ 0x30
 8008fce:	2b09      	cmp	r3, #9
 8008fd0:	d94b      	bls.n	800906a <_vfiprintf_r+0x1a2>
 8008fd2:	b1b0      	cbz	r0, 8009002 <_vfiprintf_r+0x13a>
 8008fd4:	9207      	str	r2, [sp, #28]
 8008fd6:	e014      	b.n	8009002 <_vfiprintf_r+0x13a>
 8008fd8:	eba0 0308 	sub.w	r3, r0, r8
 8008fdc:	fa09 f303 	lsl.w	r3, r9, r3
 8008fe0:	4313      	orrs	r3, r2
 8008fe2:	9304      	str	r3, [sp, #16]
 8008fe4:	46a2      	mov	sl, r4
 8008fe6:	e7d2      	b.n	8008f8e <_vfiprintf_r+0xc6>
 8008fe8:	9b03      	ldr	r3, [sp, #12]
 8008fea:	1d19      	adds	r1, r3, #4
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	9103      	str	r1, [sp, #12]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	bfbb      	ittet	lt
 8008ff4:	425b      	neglt	r3, r3
 8008ff6:	f042 0202 	orrlt.w	r2, r2, #2
 8008ffa:	9307      	strge	r3, [sp, #28]
 8008ffc:	9307      	strlt	r3, [sp, #28]
 8008ffe:	bfb8      	it	lt
 8009000:	9204      	strlt	r2, [sp, #16]
 8009002:	7823      	ldrb	r3, [r4, #0]
 8009004:	2b2e      	cmp	r3, #46	@ 0x2e
 8009006:	d10a      	bne.n	800901e <_vfiprintf_r+0x156>
 8009008:	7863      	ldrb	r3, [r4, #1]
 800900a:	2b2a      	cmp	r3, #42	@ 0x2a
 800900c:	d132      	bne.n	8009074 <_vfiprintf_r+0x1ac>
 800900e:	9b03      	ldr	r3, [sp, #12]
 8009010:	1d1a      	adds	r2, r3, #4
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	9203      	str	r2, [sp, #12]
 8009016:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800901a:	3402      	adds	r4, #2
 800901c:	9305      	str	r3, [sp, #20]
 800901e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80090f4 <_vfiprintf_r+0x22c>
 8009022:	7821      	ldrb	r1, [r4, #0]
 8009024:	2203      	movs	r2, #3
 8009026:	4650      	mov	r0, sl
 8009028:	f7f7 f8da 	bl	80001e0 <memchr>
 800902c:	b138      	cbz	r0, 800903e <_vfiprintf_r+0x176>
 800902e:	9b04      	ldr	r3, [sp, #16]
 8009030:	eba0 000a 	sub.w	r0, r0, sl
 8009034:	2240      	movs	r2, #64	@ 0x40
 8009036:	4082      	lsls	r2, r0
 8009038:	4313      	orrs	r3, r2
 800903a:	3401      	adds	r4, #1
 800903c:	9304      	str	r3, [sp, #16]
 800903e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009042:	4829      	ldr	r0, [pc, #164]	@ (80090e8 <_vfiprintf_r+0x220>)
 8009044:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009048:	2206      	movs	r2, #6
 800904a:	f7f7 f8c9 	bl	80001e0 <memchr>
 800904e:	2800      	cmp	r0, #0
 8009050:	d03f      	beq.n	80090d2 <_vfiprintf_r+0x20a>
 8009052:	4b26      	ldr	r3, [pc, #152]	@ (80090ec <_vfiprintf_r+0x224>)
 8009054:	bb1b      	cbnz	r3, 800909e <_vfiprintf_r+0x1d6>
 8009056:	9b03      	ldr	r3, [sp, #12]
 8009058:	3307      	adds	r3, #7
 800905a:	f023 0307 	bic.w	r3, r3, #7
 800905e:	3308      	adds	r3, #8
 8009060:	9303      	str	r3, [sp, #12]
 8009062:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009064:	443b      	add	r3, r7
 8009066:	9309      	str	r3, [sp, #36]	@ 0x24
 8009068:	e76a      	b.n	8008f40 <_vfiprintf_r+0x78>
 800906a:	fb0c 3202 	mla	r2, ip, r2, r3
 800906e:	460c      	mov	r4, r1
 8009070:	2001      	movs	r0, #1
 8009072:	e7a8      	b.n	8008fc6 <_vfiprintf_r+0xfe>
 8009074:	2300      	movs	r3, #0
 8009076:	3401      	adds	r4, #1
 8009078:	9305      	str	r3, [sp, #20]
 800907a:	4619      	mov	r1, r3
 800907c:	f04f 0c0a 	mov.w	ip, #10
 8009080:	4620      	mov	r0, r4
 8009082:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009086:	3a30      	subs	r2, #48	@ 0x30
 8009088:	2a09      	cmp	r2, #9
 800908a:	d903      	bls.n	8009094 <_vfiprintf_r+0x1cc>
 800908c:	2b00      	cmp	r3, #0
 800908e:	d0c6      	beq.n	800901e <_vfiprintf_r+0x156>
 8009090:	9105      	str	r1, [sp, #20]
 8009092:	e7c4      	b.n	800901e <_vfiprintf_r+0x156>
 8009094:	fb0c 2101 	mla	r1, ip, r1, r2
 8009098:	4604      	mov	r4, r0
 800909a:	2301      	movs	r3, #1
 800909c:	e7f0      	b.n	8009080 <_vfiprintf_r+0x1b8>
 800909e:	ab03      	add	r3, sp, #12
 80090a0:	9300      	str	r3, [sp, #0]
 80090a2:	462a      	mov	r2, r5
 80090a4:	4b12      	ldr	r3, [pc, #72]	@ (80090f0 <_vfiprintf_r+0x228>)
 80090a6:	a904      	add	r1, sp, #16
 80090a8:	4630      	mov	r0, r6
 80090aa:	f7fc fd2f 	bl	8005b0c <_printf_float>
 80090ae:	4607      	mov	r7, r0
 80090b0:	1c78      	adds	r0, r7, #1
 80090b2:	d1d6      	bne.n	8009062 <_vfiprintf_r+0x19a>
 80090b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80090b6:	07d9      	lsls	r1, r3, #31
 80090b8:	d405      	bmi.n	80090c6 <_vfiprintf_r+0x1fe>
 80090ba:	89ab      	ldrh	r3, [r5, #12]
 80090bc:	059a      	lsls	r2, r3, #22
 80090be:	d402      	bmi.n	80090c6 <_vfiprintf_r+0x1fe>
 80090c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090c2:	f7fd fcfb 	bl	8006abc <__retarget_lock_release_recursive>
 80090c6:	89ab      	ldrh	r3, [r5, #12]
 80090c8:	065b      	lsls	r3, r3, #25
 80090ca:	f53f af1f 	bmi.w	8008f0c <_vfiprintf_r+0x44>
 80090ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090d0:	e71e      	b.n	8008f10 <_vfiprintf_r+0x48>
 80090d2:	ab03      	add	r3, sp, #12
 80090d4:	9300      	str	r3, [sp, #0]
 80090d6:	462a      	mov	r2, r5
 80090d8:	4b05      	ldr	r3, [pc, #20]	@ (80090f0 <_vfiprintf_r+0x228>)
 80090da:	a904      	add	r1, sp, #16
 80090dc:	4630      	mov	r0, r6
 80090de:	f7fc ffad 	bl	800603c <_printf_i>
 80090e2:	e7e4      	b.n	80090ae <_vfiprintf_r+0x1e6>
 80090e4:	0800e709 	.word	0x0800e709
 80090e8:	0800e713 	.word	0x0800e713
 80090ec:	08005b0d 	.word	0x08005b0d
 80090f0:	08008ea5 	.word	0x08008ea5
 80090f4:	0800e70f 	.word	0x0800e70f

080090f8 <__swbuf_r>:
 80090f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090fa:	460e      	mov	r6, r1
 80090fc:	4614      	mov	r4, r2
 80090fe:	4605      	mov	r5, r0
 8009100:	b118      	cbz	r0, 800910a <__swbuf_r+0x12>
 8009102:	6a03      	ldr	r3, [r0, #32]
 8009104:	b90b      	cbnz	r3, 800910a <__swbuf_r+0x12>
 8009106:	f7fd fb59 	bl	80067bc <__sinit>
 800910a:	69a3      	ldr	r3, [r4, #24]
 800910c:	60a3      	str	r3, [r4, #8]
 800910e:	89a3      	ldrh	r3, [r4, #12]
 8009110:	071a      	lsls	r2, r3, #28
 8009112:	d501      	bpl.n	8009118 <__swbuf_r+0x20>
 8009114:	6923      	ldr	r3, [r4, #16]
 8009116:	b943      	cbnz	r3, 800912a <__swbuf_r+0x32>
 8009118:	4621      	mov	r1, r4
 800911a:	4628      	mov	r0, r5
 800911c:	f000 f82a 	bl	8009174 <__swsetup_r>
 8009120:	b118      	cbz	r0, 800912a <__swbuf_r+0x32>
 8009122:	f04f 37ff 	mov.w	r7, #4294967295
 8009126:	4638      	mov	r0, r7
 8009128:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800912a:	6823      	ldr	r3, [r4, #0]
 800912c:	6922      	ldr	r2, [r4, #16]
 800912e:	1a98      	subs	r0, r3, r2
 8009130:	6963      	ldr	r3, [r4, #20]
 8009132:	b2f6      	uxtb	r6, r6
 8009134:	4283      	cmp	r3, r0
 8009136:	4637      	mov	r7, r6
 8009138:	dc05      	bgt.n	8009146 <__swbuf_r+0x4e>
 800913a:	4621      	mov	r1, r4
 800913c:	4628      	mov	r0, r5
 800913e:	f7ff fdd7 	bl	8008cf0 <_fflush_r>
 8009142:	2800      	cmp	r0, #0
 8009144:	d1ed      	bne.n	8009122 <__swbuf_r+0x2a>
 8009146:	68a3      	ldr	r3, [r4, #8]
 8009148:	3b01      	subs	r3, #1
 800914a:	60a3      	str	r3, [r4, #8]
 800914c:	6823      	ldr	r3, [r4, #0]
 800914e:	1c5a      	adds	r2, r3, #1
 8009150:	6022      	str	r2, [r4, #0]
 8009152:	701e      	strb	r6, [r3, #0]
 8009154:	6962      	ldr	r2, [r4, #20]
 8009156:	1c43      	adds	r3, r0, #1
 8009158:	429a      	cmp	r2, r3
 800915a:	d004      	beq.n	8009166 <__swbuf_r+0x6e>
 800915c:	89a3      	ldrh	r3, [r4, #12]
 800915e:	07db      	lsls	r3, r3, #31
 8009160:	d5e1      	bpl.n	8009126 <__swbuf_r+0x2e>
 8009162:	2e0a      	cmp	r6, #10
 8009164:	d1df      	bne.n	8009126 <__swbuf_r+0x2e>
 8009166:	4621      	mov	r1, r4
 8009168:	4628      	mov	r0, r5
 800916a:	f7ff fdc1 	bl	8008cf0 <_fflush_r>
 800916e:	2800      	cmp	r0, #0
 8009170:	d0d9      	beq.n	8009126 <__swbuf_r+0x2e>
 8009172:	e7d6      	b.n	8009122 <__swbuf_r+0x2a>

08009174 <__swsetup_r>:
 8009174:	b538      	push	{r3, r4, r5, lr}
 8009176:	4b29      	ldr	r3, [pc, #164]	@ (800921c <__swsetup_r+0xa8>)
 8009178:	4605      	mov	r5, r0
 800917a:	6818      	ldr	r0, [r3, #0]
 800917c:	460c      	mov	r4, r1
 800917e:	b118      	cbz	r0, 8009188 <__swsetup_r+0x14>
 8009180:	6a03      	ldr	r3, [r0, #32]
 8009182:	b90b      	cbnz	r3, 8009188 <__swsetup_r+0x14>
 8009184:	f7fd fb1a 	bl	80067bc <__sinit>
 8009188:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800918c:	0719      	lsls	r1, r3, #28
 800918e:	d422      	bmi.n	80091d6 <__swsetup_r+0x62>
 8009190:	06da      	lsls	r2, r3, #27
 8009192:	d407      	bmi.n	80091a4 <__swsetup_r+0x30>
 8009194:	2209      	movs	r2, #9
 8009196:	602a      	str	r2, [r5, #0]
 8009198:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800919c:	81a3      	strh	r3, [r4, #12]
 800919e:	f04f 30ff 	mov.w	r0, #4294967295
 80091a2:	e033      	b.n	800920c <__swsetup_r+0x98>
 80091a4:	0758      	lsls	r0, r3, #29
 80091a6:	d512      	bpl.n	80091ce <__swsetup_r+0x5a>
 80091a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091aa:	b141      	cbz	r1, 80091be <__swsetup_r+0x4a>
 80091ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091b0:	4299      	cmp	r1, r3
 80091b2:	d002      	beq.n	80091ba <__swsetup_r+0x46>
 80091b4:	4628      	mov	r0, r5
 80091b6:	f7fe faef 	bl	8007798 <_free_r>
 80091ba:	2300      	movs	r3, #0
 80091bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80091be:	89a3      	ldrh	r3, [r4, #12]
 80091c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80091c4:	81a3      	strh	r3, [r4, #12]
 80091c6:	2300      	movs	r3, #0
 80091c8:	6063      	str	r3, [r4, #4]
 80091ca:	6923      	ldr	r3, [r4, #16]
 80091cc:	6023      	str	r3, [r4, #0]
 80091ce:	89a3      	ldrh	r3, [r4, #12]
 80091d0:	f043 0308 	orr.w	r3, r3, #8
 80091d4:	81a3      	strh	r3, [r4, #12]
 80091d6:	6923      	ldr	r3, [r4, #16]
 80091d8:	b94b      	cbnz	r3, 80091ee <__swsetup_r+0x7a>
 80091da:	89a3      	ldrh	r3, [r4, #12]
 80091dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80091e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091e4:	d003      	beq.n	80091ee <__swsetup_r+0x7a>
 80091e6:	4621      	mov	r1, r4
 80091e8:	4628      	mov	r0, r5
 80091ea:	f000 f883 	bl	80092f4 <__smakebuf_r>
 80091ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091f2:	f013 0201 	ands.w	r2, r3, #1
 80091f6:	d00a      	beq.n	800920e <__swsetup_r+0x9a>
 80091f8:	2200      	movs	r2, #0
 80091fa:	60a2      	str	r2, [r4, #8]
 80091fc:	6962      	ldr	r2, [r4, #20]
 80091fe:	4252      	negs	r2, r2
 8009200:	61a2      	str	r2, [r4, #24]
 8009202:	6922      	ldr	r2, [r4, #16]
 8009204:	b942      	cbnz	r2, 8009218 <__swsetup_r+0xa4>
 8009206:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800920a:	d1c5      	bne.n	8009198 <__swsetup_r+0x24>
 800920c:	bd38      	pop	{r3, r4, r5, pc}
 800920e:	0799      	lsls	r1, r3, #30
 8009210:	bf58      	it	pl
 8009212:	6962      	ldrpl	r2, [r4, #20]
 8009214:	60a2      	str	r2, [r4, #8]
 8009216:	e7f4      	b.n	8009202 <__swsetup_r+0x8e>
 8009218:	2000      	movs	r0, #0
 800921a:	e7f7      	b.n	800920c <__swsetup_r+0x98>
 800921c:	200001a4 	.word	0x200001a4

08009220 <_raise_r>:
 8009220:	291f      	cmp	r1, #31
 8009222:	b538      	push	{r3, r4, r5, lr}
 8009224:	4605      	mov	r5, r0
 8009226:	460c      	mov	r4, r1
 8009228:	d904      	bls.n	8009234 <_raise_r+0x14>
 800922a:	2316      	movs	r3, #22
 800922c:	6003      	str	r3, [r0, #0]
 800922e:	f04f 30ff 	mov.w	r0, #4294967295
 8009232:	bd38      	pop	{r3, r4, r5, pc}
 8009234:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009236:	b112      	cbz	r2, 800923e <_raise_r+0x1e>
 8009238:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800923c:	b94b      	cbnz	r3, 8009252 <_raise_r+0x32>
 800923e:	4628      	mov	r0, r5
 8009240:	f000 f830 	bl	80092a4 <_getpid_r>
 8009244:	4622      	mov	r2, r4
 8009246:	4601      	mov	r1, r0
 8009248:	4628      	mov	r0, r5
 800924a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800924e:	f000 b817 	b.w	8009280 <_kill_r>
 8009252:	2b01      	cmp	r3, #1
 8009254:	d00a      	beq.n	800926c <_raise_r+0x4c>
 8009256:	1c59      	adds	r1, r3, #1
 8009258:	d103      	bne.n	8009262 <_raise_r+0x42>
 800925a:	2316      	movs	r3, #22
 800925c:	6003      	str	r3, [r0, #0]
 800925e:	2001      	movs	r0, #1
 8009260:	e7e7      	b.n	8009232 <_raise_r+0x12>
 8009262:	2100      	movs	r1, #0
 8009264:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009268:	4620      	mov	r0, r4
 800926a:	4798      	blx	r3
 800926c:	2000      	movs	r0, #0
 800926e:	e7e0      	b.n	8009232 <_raise_r+0x12>

08009270 <raise>:
 8009270:	4b02      	ldr	r3, [pc, #8]	@ (800927c <raise+0xc>)
 8009272:	4601      	mov	r1, r0
 8009274:	6818      	ldr	r0, [r3, #0]
 8009276:	f7ff bfd3 	b.w	8009220 <_raise_r>
 800927a:	bf00      	nop
 800927c:	200001a4 	.word	0x200001a4

08009280 <_kill_r>:
 8009280:	b538      	push	{r3, r4, r5, lr}
 8009282:	4d07      	ldr	r5, [pc, #28]	@ (80092a0 <_kill_r+0x20>)
 8009284:	2300      	movs	r3, #0
 8009286:	4604      	mov	r4, r0
 8009288:	4608      	mov	r0, r1
 800928a:	4611      	mov	r1, r2
 800928c:	602b      	str	r3, [r5, #0]
 800928e:	f7f9 f887 	bl	80023a0 <_kill>
 8009292:	1c43      	adds	r3, r0, #1
 8009294:	d102      	bne.n	800929c <_kill_r+0x1c>
 8009296:	682b      	ldr	r3, [r5, #0]
 8009298:	b103      	cbz	r3, 800929c <_kill_r+0x1c>
 800929a:	6023      	str	r3, [r4, #0]
 800929c:	bd38      	pop	{r3, r4, r5, pc}
 800929e:	bf00      	nop
 80092a0:	20000bc8 	.word	0x20000bc8

080092a4 <_getpid_r>:
 80092a4:	f7f9 b87a 	b.w	800239c <_getpid>

080092a8 <__swhatbuf_r>:
 80092a8:	b570      	push	{r4, r5, r6, lr}
 80092aa:	460c      	mov	r4, r1
 80092ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092b0:	2900      	cmp	r1, #0
 80092b2:	b096      	sub	sp, #88	@ 0x58
 80092b4:	4615      	mov	r5, r2
 80092b6:	461e      	mov	r6, r3
 80092b8:	da0d      	bge.n	80092d6 <__swhatbuf_r+0x2e>
 80092ba:	89a3      	ldrh	r3, [r4, #12]
 80092bc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80092c0:	f04f 0100 	mov.w	r1, #0
 80092c4:	bf14      	ite	ne
 80092c6:	2340      	movne	r3, #64	@ 0x40
 80092c8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80092cc:	2000      	movs	r0, #0
 80092ce:	6031      	str	r1, [r6, #0]
 80092d0:	602b      	str	r3, [r5, #0]
 80092d2:	b016      	add	sp, #88	@ 0x58
 80092d4:	bd70      	pop	{r4, r5, r6, pc}
 80092d6:	466a      	mov	r2, sp
 80092d8:	f000 f848 	bl	800936c <_fstat_r>
 80092dc:	2800      	cmp	r0, #0
 80092de:	dbec      	blt.n	80092ba <__swhatbuf_r+0x12>
 80092e0:	9901      	ldr	r1, [sp, #4]
 80092e2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80092e6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80092ea:	4259      	negs	r1, r3
 80092ec:	4159      	adcs	r1, r3
 80092ee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80092f2:	e7eb      	b.n	80092cc <__swhatbuf_r+0x24>

080092f4 <__smakebuf_r>:
 80092f4:	898b      	ldrh	r3, [r1, #12]
 80092f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80092f8:	079d      	lsls	r5, r3, #30
 80092fa:	4606      	mov	r6, r0
 80092fc:	460c      	mov	r4, r1
 80092fe:	d507      	bpl.n	8009310 <__smakebuf_r+0x1c>
 8009300:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009304:	6023      	str	r3, [r4, #0]
 8009306:	6123      	str	r3, [r4, #16]
 8009308:	2301      	movs	r3, #1
 800930a:	6163      	str	r3, [r4, #20]
 800930c:	b003      	add	sp, #12
 800930e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009310:	ab01      	add	r3, sp, #4
 8009312:	466a      	mov	r2, sp
 8009314:	f7ff ffc8 	bl	80092a8 <__swhatbuf_r>
 8009318:	9f00      	ldr	r7, [sp, #0]
 800931a:	4605      	mov	r5, r0
 800931c:	4639      	mov	r1, r7
 800931e:	4630      	mov	r0, r6
 8009320:	f7fb fcb2 	bl	8004c88 <_malloc_r>
 8009324:	b948      	cbnz	r0, 800933a <__smakebuf_r+0x46>
 8009326:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800932a:	059a      	lsls	r2, r3, #22
 800932c:	d4ee      	bmi.n	800930c <__smakebuf_r+0x18>
 800932e:	f023 0303 	bic.w	r3, r3, #3
 8009332:	f043 0302 	orr.w	r3, r3, #2
 8009336:	81a3      	strh	r3, [r4, #12]
 8009338:	e7e2      	b.n	8009300 <__smakebuf_r+0xc>
 800933a:	89a3      	ldrh	r3, [r4, #12]
 800933c:	6020      	str	r0, [r4, #0]
 800933e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009342:	81a3      	strh	r3, [r4, #12]
 8009344:	9b01      	ldr	r3, [sp, #4]
 8009346:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800934a:	b15b      	cbz	r3, 8009364 <__smakebuf_r+0x70>
 800934c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009350:	4630      	mov	r0, r6
 8009352:	f000 f81d 	bl	8009390 <_isatty_r>
 8009356:	b128      	cbz	r0, 8009364 <__smakebuf_r+0x70>
 8009358:	89a3      	ldrh	r3, [r4, #12]
 800935a:	f023 0303 	bic.w	r3, r3, #3
 800935e:	f043 0301 	orr.w	r3, r3, #1
 8009362:	81a3      	strh	r3, [r4, #12]
 8009364:	89a3      	ldrh	r3, [r4, #12]
 8009366:	431d      	orrs	r5, r3
 8009368:	81a5      	strh	r5, [r4, #12]
 800936a:	e7cf      	b.n	800930c <__smakebuf_r+0x18>

0800936c <_fstat_r>:
 800936c:	b538      	push	{r3, r4, r5, lr}
 800936e:	4d07      	ldr	r5, [pc, #28]	@ (800938c <_fstat_r+0x20>)
 8009370:	2300      	movs	r3, #0
 8009372:	4604      	mov	r4, r0
 8009374:	4608      	mov	r0, r1
 8009376:	4611      	mov	r1, r2
 8009378:	602b      	str	r3, [r5, #0]
 800937a:	f7f9 f83f 	bl	80023fc <_fstat>
 800937e:	1c43      	adds	r3, r0, #1
 8009380:	d102      	bne.n	8009388 <_fstat_r+0x1c>
 8009382:	682b      	ldr	r3, [r5, #0]
 8009384:	b103      	cbz	r3, 8009388 <_fstat_r+0x1c>
 8009386:	6023      	str	r3, [r4, #0]
 8009388:	bd38      	pop	{r3, r4, r5, pc}
 800938a:	bf00      	nop
 800938c:	20000bc8 	.word	0x20000bc8

08009390 <_isatty_r>:
 8009390:	b538      	push	{r3, r4, r5, lr}
 8009392:	4d06      	ldr	r5, [pc, #24]	@ (80093ac <_isatty_r+0x1c>)
 8009394:	2300      	movs	r3, #0
 8009396:	4604      	mov	r4, r0
 8009398:	4608      	mov	r0, r1
 800939a:	602b      	str	r3, [r5, #0]
 800939c:	f7f9 f834 	bl	8002408 <_isatty>
 80093a0:	1c43      	adds	r3, r0, #1
 80093a2:	d102      	bne.n	80093aa <_isatty_r+0x1a>
 80093a4:	682b      	ldr	r3, [r5, #0]
 80093a6:	b103      	cbz	r3, 80093aa <_isatty_r+0x1a>
 80093a8:	6023      	str	r3, [r4, #0]
 80093aa:	bd38      	pop	{r3, r4, r5, pc}
 80093ac:	20000bc8 	.word	0x20000bc8

080093b0 <_init>:
 80093b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093b2:	bf00      	nop
 80093b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093b6:	bc08      	pop	{r3}
 80093b8:	469e      	mov	lr, r3
 80093ba:	4770      	bx	lr

080093bc <_fini>:
 80093bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093be:	bf00      	nop
 80093c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80093c2:	bc08      	pop	{r3}
 80093c4:	469e      	mov	lr, r3
 80093c6:	4770      	bx	lr
