
---------- Begin Simulation Statistics ----------
final_tick                                  385139000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 113109                       # Simulator instruction rate (inst/s)
host_mem_usage                                 846636                       # Number of bytes of host memory used
host_op_rate                                   119140                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.84                       # Real time elapsed on the host
host_tick_rate                               43561673                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000000                       # Number of instructions simulated
sim_ops                                       1053339                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000385                       # Number of seconds simulated
sim_ticks                                   385139000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.230410                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  114756                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               115646                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2368                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            165763                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 10                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              186                       # Number of indirect misses.
system.cpu.branchPred.lookups                  215757                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1490                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    313980                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   314319                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2141                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     166034                       # Number of branches committed
system.cpu.commit.bw_lim_events                 90393                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          188255                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000753                       # Number of instructions committed
system.cpu.commit.committedOps                1054092                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       703705                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.497917                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.715991                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       432444     61.45%     61.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       115232     16.38%     77.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        28910      4.11%     81.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        17252      2.45%     84.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3832      0.54%     84.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         6847      0.97%     85.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         4988      0.71%     86.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         3807      0.54%     87.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        90393     12.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       703705                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  949                       # Number of function calls committed.
system.cpu.commit.int_insts                    932693                       # Number of committed integer instructions.
system.cpu.commit.loads                        381890                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           499972     47.43%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              23      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     47.45% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          381890     36.23%     83.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         172070     16.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1054092                       # Class of committed instruction
system.cpu.commit.refs                         553960                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000000                       # Number of Instructions Simulated
system.cpu.committedOps                       1053339                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.770279                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.770279                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                373949                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   229                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               106328                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1270119                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   119540                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    193523                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2991                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   800                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 38627                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      215757                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    156588                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        556284                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1142                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1266916                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    6436                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.280102                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             169092                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             116256                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.644749                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             728630                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.819896                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.906889                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   437764     60.08%     60.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    93425     12.82%     72.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    14325      1.97%     74.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3588      0.49%     75.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    24866      3.41%     78.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    39837      5.47%     84.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2706      0.37%     84.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    18645      2.56%     87.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    93474     12.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               728630                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           41649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2306                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   196879                       # Number of branches executed
system.cpu.iew.exec_nop                           974                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.712509                       # Inst execution rate
system.cpu.iew.exec_refs                       723622                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     202940                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   35906                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                427458                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 79                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               961                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               209418                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1246162                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                520682                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3330                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1319110                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 25371                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2991                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 24839                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2147                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           119717                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        57121                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        45561                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        37344                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             62                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1712                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            594                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1295461                       # num instructions consuming a value
system.cpu.iew.wb_count                       1190849                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.596107                       # average fanout of values written-back
system.cpu.iew.wb_producers                    772233                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.545997                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1216813                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1586851                       # number of integer regfile reads
system.cpu.int_regfile_writes                  863948                       # number of integer regfile writes
system.cpu.ipc                               1.298231                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.298231                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                596503     45.11%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   26      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.00%     45.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   40      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     45.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               522320     39.50%     84.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              203438     15.38%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1322443                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       26322                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019904                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1947      7.40%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      7.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.01%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      7.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22822     86.70%     94.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1548      5.88%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1348464                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3399457                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1190595                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1436562                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1245109                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1322443                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  79                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          191830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               218                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             19                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       121051                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        728630                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.814972                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.069479                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              309361     42.46%     42.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               78823     10.82%     53.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              107607     14.77%     68.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               74316     10.20%     78.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               72843     10.00%     88.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               36586      5.02%     93.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               22210      3.05%     96.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               17176      2.36%     98.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9708      1.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          728630                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.716836                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    291                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                596                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          254                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               510                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            103808                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            64104                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               427458                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              209418                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1050723                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                           770279                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   84431                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                994060                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  12184                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   138223                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  69453                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1605                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1840836                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1260157                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1219429                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    212145                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 189886                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2991                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                281274                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   225339                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1512916                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9566                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                212                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    223670                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             81                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              502                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1845207                       # The number of ROB reads
system.cpu.rob.rob_writes                     2509656                       # The number of ROB writes
system.cpu.timesIdled                             369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      336                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     167                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7711                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          973                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         8525                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            973                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2018                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2119                       # Transaction distribution
system.membus.trans_dist::CleanEvict                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3561                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3561                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2018                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       492672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  492672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5586                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5586    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5586                       # Request fanout histogram
system.membus.reqLayer0.occupancy            16957500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28829000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    385139000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2022                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5046                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             987                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3561                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3561                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           511                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1511                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1022                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        13093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 14115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       511936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 544640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3098                       # Total snoops (count)
system.tol2bus.snoopTraffic                    135616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8688                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.112109                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.315518                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   7714     88.79%     88.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    974     11.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8688                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            7189500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7611500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            766500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    385139000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    3                       # number of demand (read+write) hits
system.l2.demand_hits::total                        4                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                   3                       # number of overall hits
system.l2.overall_hits::total                       4                       # number of overall hits
system.l2.demand_misses::.cpu.inst                510                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5069                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5579                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               510                       # number of overall misses
system.l2.overall_misses::.cpu.data              5069                       # number of overall misses
system.l2.overall_misses::total                  5579                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39984000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    475194000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        515178000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39984000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    475194000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       515178000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              511                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5072                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5583                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             511                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5072                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5583                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998043                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999409                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999284                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998043                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999409                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999284                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        78400                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93745.117380                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92342.355261                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        78400                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93745.117380                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92342.355261                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2119                       # number of writebacks
system.l2.writebacks::total                      2119                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           510                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5069                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5579                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          510                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5069                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5579                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34884000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    424504000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    459388000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34884000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    424504000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    459388000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999284                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999284                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        68400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 83745.117380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82342.355261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        68400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 83745.117380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82342.355261                       # average overall mshr miss latency
system.l2.replacements                           3098                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2927                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2927                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2927                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2927                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data            3561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3561                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    354247000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     354247000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99479.640550                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99479.640550                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    318637000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    318637000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89479.640550                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89479.640550                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39984000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39984000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          511                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            511                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        78400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        78400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          510                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34884000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34884000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        68400                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        68400                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1508                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1508                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    120947000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    120947000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.998015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.998015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80203.580902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80203.580902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    105867000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    105867000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.998015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.998015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70203.580902                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70203.580902                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19071.428571                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    385139000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2364.255870                       # Cycle average of tags in use
system.l2.tags.total_refs                        8518                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6486                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.313290                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     174.497862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       420.607863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1769.150146                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.025672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.107980                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.144303                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3388                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          289                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3082                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.206787                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    142886                       # Number of tag accesses
system.l2.tags.data_accesses                   142886                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    385139000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          32640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         324416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             357056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       135616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          135616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2119                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2119                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          84748623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         842334845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             927083469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     84748623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         84748623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      352122221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            352122221                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      352122221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         84748623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        842334845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1279205689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000460192500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          129                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          129                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11944                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1975                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5579                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2119                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5579                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2119                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              131                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    123670250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               228276500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22167.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40917.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4758                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     437                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                20.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5579                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2119                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    197.773661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.098784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.402926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1382     55.66%     55.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          406     16.35%     72.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          141      5.68%     77.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           27      1.09%     78.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          457     18.41%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      0.52%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      0.93%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.08%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           32      1.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2483                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.054264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.435531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    153.494315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            122     94.57%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.78%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.78%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      1.55%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      1.55%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           129                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.279070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.240460                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.243588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              122     94.57%     94.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.78%     95.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.78%     96.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.78%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      1.55%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      1.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           129                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 357056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  134400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  357056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               135616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       927.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       348.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    927.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    352.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     385014500                       # Total gap between requests
system.mem_ctrls.avgGap                      50014.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       324416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       134400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 84748623.224342375994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 842334845.341552019119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 348964919.159056842327                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5069                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2119                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13902750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    214373750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6387128250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27260.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42291.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3014218.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8568000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4550205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20149080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            5548860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30117360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        167416980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          6911040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          243261525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        631.620077                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     16603750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     12740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    355795250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9167760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4872780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19684980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5413140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30117360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         85812930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         75630240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          230699190                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        599.002412                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    195872750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     12740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    176526250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    385139000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       155910                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           155910                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       155910                       # number of overall hits
system.cpu.icache.overall_hits::total          155910                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          678                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            678                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          678                       # number of overall misses
system.cpu.icache.overall_misses::total           678                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     51172999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51172999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     51172999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51172999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       156588                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       156588                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       156588                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       156588                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004330                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004330                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004330                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004330                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75476.399705                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75476.399705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75476.399705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75476.399705                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          469                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           67                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          167                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          167                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          511                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          511                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          511                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          511                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40764499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40764499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40764499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40764499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003263                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003263                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003263                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003263                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79773.970646                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79773.970646                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79773.970646                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79773.970646                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       155910                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          155910                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          678                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           678                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51172999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51172999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       156588                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       156588                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004330                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004330                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75476.399705                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75476.399705                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          511                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          511                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40764499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40764499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003263                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003263                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79773.970646                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79773.970646                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    385139000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           437.278950                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              156421                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               511                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            306.107632                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   437.278950                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.106758                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.106758                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          507                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.124756                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            626863                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           626863                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    385139000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    385139000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    385139000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    385139000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    385139000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       465225                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           465225                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       465241                       # number of overall hits
system.cpu.dcache.overall_hits::total          465241                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8521                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8521                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8524                       # number of overall misses
system.cpu.dcache.overall_misses::total          8524                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    704140338                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    704140338                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    704140338                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    704140338                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       473746                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       473746                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       473765                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       473765                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017986                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017992                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017992                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82635.880530                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82635.880530                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82606.797044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82606.797044                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       202668                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          380                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2177                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    93.095085                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           95                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2927                       # number of writebacks
system.cpu.dcache.writebacks::total              2927                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3445                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3445                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3445                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3445                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5079                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5079                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    482792477                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    482792477                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    483114477                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    483114477                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010715                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010715                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010721                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010721                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 95112.781127                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95112.781127                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 95119.999409                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95119.999409                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2935                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       298809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          298809                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2901                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2901                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    210889000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    210889000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       301710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       301710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009615                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72695.277491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72695.277491                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1393                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1393                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    122959000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    122959000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004998                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81537.798408                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81537.798408                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5613                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    493028840                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    493028840                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       172029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       172029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032628                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032628                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87836.957064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87836.957064                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2052                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2052                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    359617979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    359617979                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100987.918843                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100987.918843                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            16                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           19                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           19                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.157895                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.157895                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.157895                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           45                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.021739                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.021739                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        71000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    385139000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1270.866012                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              470401                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5079                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             92.616854                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1270.866012                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.310270                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.310270                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1849                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.523438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3795855                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3795855                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    385139000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    385139000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
