#set_property MARK_DEBUG true [get_nets design_1_i/data_converter_1/U0/tlast_art0]
#set_property MARK_DEBUG true [get_nets design_1_i/data_converter_1/U0/tvalid_art0]
#set_property MARK_DEBUG true [get_nets {design_1_i/data_converter_1/U0/tdata_art0[7]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/data_converter_1/U0/tdata_art0[6]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/data_converter_1/U0/tdata_art0[5]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/data_converter_1/U0/tdata_art0[4]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/data_converter_1/U0/tdata_art0[0]}]
#set_property MARK_DEBUG true [get_nets design_1_i/data_converter_1/U0/m_axis_tlast_cc]
#set_property MARK_DEBUG true [get_nets design_1_i/data_converter_1/U0/m_axis_tvalid_cc]
#set_property MARK_DEBUG true [get_nets {design_1_i/data_converter_1/U0/m_axis_tdata_cc[0]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/data_converter_1/U0/m_axis_tdata_cc[1]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/data_converter_1/U0/m_axis_tdata_cc[2]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/data_converter_1/U0/m_axis_tdata_cc[3]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/data_converter_1/U0/m_axis_tdata_cc[4]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/data_converter_1/U0/m_axis_tdata_cc[5]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/data_converter_1/U0/m_axis_tdata_cc[6]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/data_converter_1/U0/m_axis_tdata_cc[7]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/data_converter_1/U0/tdata_art0[3]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/data_converter_1/U0/tdata_art0[2]}]
#set_property MARK_DEBUG true [get_nets {design_1_i/data_converter_1/U0/tdata_art0[1]}]
#set_property MARK_DEBUG true [get_nets artx_initb_io_0_tri_o]
#set_property MARK_DEBUG true [get_nets artx_initb_io_0_tri_t]
#set_property MARK_DEBUG true [get_nets artx_initb_io_0_tri_i]
#set_property MARK_DEBUG true [get_nets artx_programb_io_0_tri_o]
#set_property MARK_DEBUG true [get_nets artx_programb_io_0_tri_t]
#set_property MARK_DEBUG true [get_nets artx_programb_io_0_tri_i]
#set_property MARK_DEBUG true [get_nets io0_o_0_OBUF]
#set_property MARK_DEBUG false [get_nets sck_o_0_OBUF]
#set_property MARK_DEBUG true [get_nets artx_done_0_IBUF]

#set_property MARK_DEBUG true [get_nets design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0]
#create_debug_core u_ila_0 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
#set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
#set_property port_width 1 [get_debug_ports u_ila_0/clk]
#connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK1]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
#set_property port_width 8 [get_debug_ports u_ila_0/probe0]
#connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/data_converter_1/U0/m_axis_tdata_cc[0]} {design_1_i/data_converter_1/U0/m_axis_tdata_cc[1]} {design_1_i/data_converter_1/U0/m_axis_tdata_cc[2]} {design_1_i/data_converter_1/U0/m_axis_tdata_cc[3]} {design_1_i/data_converter_1/U0/m_axis_tdata_cc[4]} {design_1_i/data_converter_1/U0/m_axis_tdata_cc[5]} {design_1_i/data_converter_1/U0/m_axis_tdata_cc[6]} {design_1_i/data_converter_1/U0/m_axis_tdata_cc[7]}]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
#set_property port_width 1 [get_debug_ports u_ila_0/probe1]
#connect_debug_port u_ila_0/probe1 [get_nets [list artx_done_0_IBUF]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
#set_property port_width 1 [get_debug_ports u_ila_0/probe2]
#connect_debug_port u_ila_0/probe2 [get_nets [list artx_initb_io_0_tri_i]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
#set_property port_width 1 [get_debug_ports u_ila_0/probe3]
#connect_debug_port u_ila_0/probe3 [get_nets [list artx_initb_io_0_tri_o]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
#set_property port_width 1 [get_debug_ports u_ila_0/probe4]
#connect_debug_port u_ila_0/probe4 [get_nets [list artx_initb_io_0_tri_t]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
#set_property port_width 1 [get_debug_ports u_ila_0/probe5]
#connect_debug_port u_ila_0/probe5 [get_nets [list artx_programb_io_0_tri_i]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
#set_property port_width 1 [get_debug_ports u_ila_0/probe6]
#connect_debug_port u_ila_0/probe6 [get_nets [list artx_programb_io_0_tri_o]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
#set_property port_width 1 [get_debug_ports u_ila_0/probe7]
#connect_debug_port u_ila_0/probe7 [get_nets [list artx_programb_io_0_tri_t]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
#set_property port_width 1 [get_debug_ports u_ila_0/probe8]
#connect_debug_port u_ila_0/probe8 [get_nets [list io0_o_0_OBUF]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
#set_property port_width 1 [get_debug_ports u_ila_0/probe9]
#connect_debug_port u_ila_0/probe9 [get_nets [list design_1_i/data_converter_1/U0/m_axis_tlast_cc]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
#set_property port_width 1 [get_debug_ports u_ila_0/probe10]
#connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/data_converter_1/U0/m_axis_tvalid_cc]]
#create_debug_port u_ila_0 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
#set_property port_width 1 [get_debug_ports u_ila_0/probe11]
#connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0]]
#create_debug_core u_ila_1 ila
#set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
#set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
#set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
#set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
#set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
#set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
#set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
#set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
#set_property port_width 1 [get_debug_ports u_ila_1/clk]
#connect_debug_port u_ila_1/clk [get_nets [list {design_1_i/util_ds_buf_0/U0/BUFG_O[0]}]]
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
#set_property port_width 8 [get_debug_ports u_ila_1/probe0]
#connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/data_converter_1/U0/tdata_art0[0]} {design_1_i/data_converter_1/U0/tdata_art0[1]} {design_1_i/data_converter_1/U0/tdata_art0[2]} {design_1_i/data_converter_1/U0/tdata_art0[3]} {design_1_i/data_converter_1/U0/tdata_art0[4]} {design_1_i/data_converter_1/U0/tdata_art0[5]} {design_1_i/data_converter_1/U0/tdata_art0[6]} {design_1_i/data_converter_1/U0/tdata_art0[7]}]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
#set_property port_width 1 [get_debug_ports u_ila_1/probe1]
#connect_debug_port u_ila_1/probe1 [get_nets [list design_1_i/data_converter_1/U0/tlast_art0]]
#create_debug_port u_ila_1 probe
#set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
#set_property port_width 1 [get_debug_ports u_ila_1/probe2]
#connect_debug_port u_ila_1/probe2 [get_nets [list design_1_i/data_converter_1/U0/tvalid_art0]]
#set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
#set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
#set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
#connect_debug_port dbg_hub/clk [get_nets clk]

set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[26]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[0]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[1]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[2]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[3]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[4]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[5]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[6]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[7]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[8]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[9]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[10]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[11]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[12]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[13]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[14]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[15]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[16]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[17]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[18]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[19]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[20]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[21]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[22]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[23]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[24]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[25]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[26]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[27]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[28]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[29]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[30]} {design_1_i/axi_data_provider_z3_0/U0/slv_reg7[31]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
