0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/mehme/blg242/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/and_gate_four_test.v,1680834743,verilog,,,,and_gate_four_test,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/and_gate_sim.v,1680817289,verilog,,,,and_gate_sim,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/and_gate_using_test.v,1680836121,verilog,,,,and_gate_using_test,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/eight_bit_full_adder_test.v,1680843340,verilog,,,,eight_bit_full_adder_test,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/eight_one_mux_test.v,1680835931,verilog,,,,eight_one_mux_test,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/four_bit_full_adder_test.v,1680841718,verilog,,,,four_bit_full_adder_test,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/nand_gate_test.v,1680818529,verilog,,,,nand_gate_test,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/not_gate_test.v,1680817830,verilog,,,,not_gate_test,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/one_bit_full_adder_test.v,1680839629,verilog,,,,one_bit_full_adder_test,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/one_bit_half_adder_test.v,1680838898,verilog,,,,one_bit_half_adder_test,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/or_gate_eight_test.v,1680835247,verilog,,,,or_gate_eight_test,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/or_gate_test.v,1680817559,verilog,,,,or_gate_test,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/sixteen_bit_adder_subtractorTest.v,1680847858,verilog,,,,sixteen_bit_adder_subtractorTest,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/three_to_eight_decoder_test.v,1680838105,verilog,,,,three_to_eight_decoder_test,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/xor_gate_test.v,1680818285,verilog,,,,xor_gate_test,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/and_gate.v,1680817173,verilog,,C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/eigth_bit_full_adder.v,,and_gate,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/and_gate_four.v,1680834480,verilog,,C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/eight_one_mux.v,,and_gate_four,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/and_gate_three.v,1680837947,verilog,,C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/not_gate.v,,and_gate_three,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/eight_one_mux.v,1680836847,verilog,,C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/not_gate.v,,eight_one_mux,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/eigth_bit_full_adder.v,1680842453,verilog,,C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/one_bit_full_adder.v,,eigth_bit_full_adder,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/four_bit_full_adder.v,1680841679,verilog,,C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/one_bit_full_adder.v,,four_bit_full_adder,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/nand_gate.v,1680818460,verilog,,C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/nand_gate_test.v,,nand_gate,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/not_gate.v,1680817749,verilog,,C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/three_to_eight_decoder.v,,not_gate,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/one_bit_full_adder.v,1680839432,verilog,,C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/or_gate.v,,one_bit_full_adder,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/one_bit_half_adder.v,1680838758,verilog,,C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/xor_gate.v,,one_bit_half_adder,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/or_gate.v,1680817411,verilog,,C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/sixteen_bit_adder_subtractor.v,,or_gate,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/or_gate_eight.v,1680835084,verilog,,C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/eight_one_mux_test.v,,or_gate_eight,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/sixteen_bit_adder_subtractor.v,1680847732,verilog,,C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/xor_gate.v,,sixteen_bit_adder_subtractor,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/three_to_eight_decoder.v,1680838041,verilog,,C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/three_to_eight_decoder_test.v,,three_to_eight_decoder,,,,,,,,
C:/Users/mehme/blg242/project_1/project_1.srcs/sources_1/new/xor_gate.v,1680818189,verilog,,C:/Users/mehme/blg242/project_1/project_1.srcs/sim_1/new/sixteen_bit_adder_subtractorTest.v,,xor_gate,,,,,,,,
