C:/Users/karol/Desktop/SYCYF/pro/shortened_firecode(64,40)/modelsim/reg_p.v {1 {vlog -work work -stats=none C:/Users/karol/Desktop/SYCYF/pro/shortened_firecode(64,40)/modelsim/reg_p.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reg_p

Top level modules:
	reg_p

} {} {}} C:/Users/karol/Desktop/SYCYF/pro/shortened_firecode(64,40)/modelsim/system.v {1 {vlog -work work -stats=none C:/Users/karol/Desktop/SYCYF/pro/shortened_firecode(64,40)/modelsim/system.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module system

Top level modules:
	system

} {} {}} C:/Users/karol/Desktop/SYCYF/modelsim/system.v {0 {vlog -work work -stats=none C:/Users/karol/Desktop/SYCYF/modelsim/system.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module system
** Error: (vlog-13038) C:/Users/karol/Desktop/SYCYF/modelsim/system.v(9): near ")": Missing port in ansi port list.

} {4.0 5.0} {}} C:/Users/karol/Desktop/SYCYF/modelsim/reg_p.v {0 {vlog -work work -stats=none C:/Users/karol/Desktop/SYCYF/modelsim/reg_p.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reg_p
** Error: (vlog-13038) C:/Users/karol/Desktop/SYCYF/modelsim/reg_p.v(10): near ")": Missing port in ansi port list.

} {4.0 5.0} {}} C:/Users/karol/Desktop/SYCYF/pro/shortened_firecode(64,40)/modelsim/controler.v {2 {vlog -work work -stats=none C:/Users/karol/Desktop/SYCYF/pro/shortened_firecode(64,40)/modelsim/controler.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module controler
** Warning: C:/Users/karol/Desktop/SYCYF/pro/shortened_firecode(64,40)/modelsim/controler.v(107): (vlog-2121) Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.

Top level modules:
	controler

} {} {}} C:/Users/karol/Desktop/SYCYF/pro/shortened_firecode(64,40)/modelsim/reg_c.v {1 {vlog -work work -stats=none C:/Users/karol/Desktop/SYCYF/pro/shortened_firecode(64,40)/modelsim/reg_c.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reg_c

Top level modules:
	reg_c

} {} {}} C:/Users/karol/Desktop/SYCYF/pro/shortened_firecode(64,40)/modelsim/reg_e.v {1 {vlog -work work -stats=none C:/Users/karol/Desktop/SYCYF/pro/shortened_firecode(64,40)/modelsim/reg_e.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reg_e

Top level modules:
	reg_e

} {} {}} C:/Users/karol/Desktop/SYCYF/modelsim/controler.v {1 {vlog -work work -stats=none C:/Users/karol/Desktop/SYCYF/modelsim/controler.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020

} {} {}} C:/Users/karol/Desktop/SYCYF/modelsim/reg_c.v {0 {vlog -work work -stats=none C:/Users/karol/Desktop/SYCYF/modelsim/reg_c.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reg_c
** Error: (vlog-13038) C:/Users/karol/Desktop/SYCYF/modelsim/reg_c.v(10): near ")": Missing port in ansi port list.

} {4.0 5.0} {}} C:/Users/karol/Desktop/SYCYF/modelsim/reg_e.v {0 {vlog -work work -stats=none C:/Users/karol/Desktop/SYCYF/modelsim/reg_e.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reg_e
** Error: (vlog-13038) C:/Users/karol/Desktop/SYCYF/modelsim/reg_e.v(10): near ")": Missing port in ansi port list.

} {4.0 5.0} {}} C:/Users/karol/Desktop/SYCYF/modelsim/tb.v {0 {vlog -work work -stats=none C:/Users/karol/Desktop/SYCYF/modelsim/tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb
** Error: (vlog-13069) C:/Users/karol/Desktop/SYCYF/modelsim/tb.v(2): near "initial": syntax error, unexpected initial, expecting ';'.

} {4.0 5.0} {}}
