
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000168                       # Number of seconds simulated
sim_ticks                                   168480000                       # Number of ticks simulated
final_tick                                  168480000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161686                       # Simulator instruction rate (inst/s)
host_op_rate                                   163754                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5535515                       # Simulator tick rate (ticks/s)
host_mem_usage                                 892960                       # Number of bytes of host memory used
host_seconds                                    30.44                       # Real time elapsed on the host
sim_insts                                     4921085                       # Number of instructions simulated
sim_ops                                       4984060                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         32000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        120320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu16.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu17.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu18.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu19.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu20.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu21.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu22.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu23.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu23.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu24.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu25.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu26.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu27.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu28.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu29.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu29.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu30.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu31.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu31.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             163136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        32000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu23.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu29.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu31.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           1880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu16.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu17.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu18.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu19.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu20.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu21.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu22.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu23.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu23.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu24.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu25.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu26.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu27.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu28.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu29.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu29.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu30.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu31.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu31.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 16                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        189933523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        714150047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          8736942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          1899335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           379867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst           379867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          1899335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          2279202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst          2279202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          1899335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           759734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu16.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu17.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu18.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu19.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu20.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu21.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu22.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu23.inst          1139601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu23.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu24.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu25.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu26.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu27.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu28.data          1899335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu29.inst           759734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu29.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu30.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu31.inst           379867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu31.data          1519468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             968281102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    189933523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      8736942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       379867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst       379867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst      2279202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       759734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu23.inst      1139601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu29.inst       759734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu31.inst       379867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        204748338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6077873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6077873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6077873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       189933523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       714150047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         8736942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         1899335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          379867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst          379867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         1899335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         2279202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst         2279202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         1899335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          759734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu16.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu17.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu18.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu19.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu20.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu21.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu22.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu23.inst         1139601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu23.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu24.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu25.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu26.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu27.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu28.data         1899335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu29.inst          759734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu29.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu30.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu31.inst          379867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu31.data         1519468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            974358974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2549                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         16                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2549                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 163072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  163136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     168436500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2549                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   16                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    353.050328                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.654493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   400.310077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          234     51.20%     51.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           51     11.16%     62.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31      6.78%     69.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      1.97%     71.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      1.31%     72.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      2.19%     74.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.88%     75.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      2.41%     77.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          101     22.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          457                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     40044501                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                87819501                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12740000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15716.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34466.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       967.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    968.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.98                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2081                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      65667.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2714040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1480875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10966800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             10679760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             61516395                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             44301000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              131658870                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            803.919308                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     73032000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       5460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      85293000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   687960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   375375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8486400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             10679760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             65180070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             41079000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              126488565                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            772.413874                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     70234250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       5460000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      90704250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 34712                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           31881                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1209                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              30471                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 26661                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           87.496308                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                  1161                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls               1000                       # Number of system calls
system.cpu00.numCycles                         336961                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            48351                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                       322772                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     34712                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            27822                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      245395                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2659                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                   34472                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 676                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           295079                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.210361                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.524709                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 228598     77.47%     77.47% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   5460      1.85%     79.32% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   7421      2.51%     81.84% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                   3806      1.29%     83.13% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                   9620      3.26%     86.39% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                   2947      1.00%     87.38% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                   8810      2.99%     90.37% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                   7979      2.70%     93.07% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  20438      6.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             295079                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.103015                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.957891                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  28980                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              219572                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   16209                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               29297                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 1021                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1220                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 319                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts               336017                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1177                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 1021                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  39233                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  8876                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        22987                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                   35119                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              187843                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts               332951                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                62624                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 1799                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               119955                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            391026                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1661577                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups         529796                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              350803                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  40223                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              210                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          210                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  145588                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads              44389                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             50093                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             892                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            480                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   329132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               362                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  303169                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            2328                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         31843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       129652                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           88                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       295079                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.027416                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      0.985062                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            139230     47.18%     47.18% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              8529      2.89%     50.07% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            147320     49.93%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        295079                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              182196     60.10%     60.10% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              32959     10.87%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.97% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead              40796     13.46%     84.43% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             47215     15.57%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               303169                       # Type of FU issued
system.cpu00.iq.rate                         0.899715                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           903689                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          361345                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       301718                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               303141                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads            101                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         5276                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         3240                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads           40                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked           87                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 1021                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  4655                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 600                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts            329501                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts              99                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts               44389                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              50093                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              198                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   34                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 555                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          390                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          548                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                938                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              302575                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts               40470                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             594                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           7                       # number of nop insts executed
system.cpu00.iew.exec_refs                      87554                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                  27277                       # Number of branches executed
system.cpu00.iew.exec_stores                    47084                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.897953                       # Inst execution rate
system.cpu00.iew.wb_sent                       301988                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      301746                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  220417                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  499005                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.895492                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.441713                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         31853                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           274                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             901                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       290457                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.024768                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.806250                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       176607     60.80%     60.80% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        31531     10.86%     71.66% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        56211     19.35%     91.01% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         5578      1.92%     92.93% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         1288      0.44%     93.38% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         1443      0.50%     93.87% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6         8588      2.96%     96.83% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          619      0.21%     97.04% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8         8592      2.96%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       290457                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             267718                       # Number of instructions committed
system.cpu00.commit.committedOps               297651                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                        85966                       # Number of memory references committed
system.cpu00.commit.loads                       39113                       # Number of loads committed
system.cpu00.commit.membars                       127                       # Number of memory barriers committed
system.cpu00.commit.branches                    26589                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  271867                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                448                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         178857     60.09%     60.09% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         32825     11.03%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead         39113     13.14%     84.26% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        46853     15.74%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          297651                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                8592                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     610185                       # The number of ROB reads
system.cpu00.rob.rob_writes                    663639                       # The number of ROB writes
system.cpu00.timesIdled                           411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         41882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                    267718                       # Number of Instructions Simulated
system.cpu00.committedOps                      297651                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.258642                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.258642                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.794507                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.794507                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                 465328                       # number of integer regfile reads
system.cpu00.int_regfile_writes                212559                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    4982                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                 1027490                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 142772                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 93643                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements            2282                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         778.852591                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             48038                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            3303                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           14.543748                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        67845250                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   778.852591                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.760598                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.760598                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          976                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          177160                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         177160                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data        38116                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         38116                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         9801                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         9801                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            3                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           52                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data        47917                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          47917                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data        47920                       # number of overall hits
system.cpu00.dcache.overall_hits::total         47920                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         1981                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         1981                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        36900                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        36900                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        38881                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        38881                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        38881                       # number of overall misses
system.cpu00.dcache.overall_misses::total        38881                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     38828217                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     38828217                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   2010411999                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   2010411999                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       189500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       189500                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        17000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   2049240216                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   2049240216                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   2049240216                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   2049240216                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data        40097                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        40097                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        46701                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        46701                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        86798                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        86798                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        86801                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        86801                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.049405                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.049405                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.790133                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.790133                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.447948                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.447948                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.447933                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.447933                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 19600.311459                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 19600.311459                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 54482.710000                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 54482.710000                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        47375                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        47375                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         8500                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         8500                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 52705.440086                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 52705.440086                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 52705.440086                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 52705.440086                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          759                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              21                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    36.142857                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         2115                       # number of writebacks
system.cpu00.dcache.writebacks::total            2115                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         1534                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         1534                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        34001                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        34001                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        35535                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        35535                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        35535                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        35535                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          447                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          447                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         2899                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         2899                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data         3346                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total         3346                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data         3346                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total         3346                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     15075519                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     15075519                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data    148287741                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total    148287741                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       182500                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data    163363260                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total    163363260                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data    163363260                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total    163363260                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.011148                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.011148                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.062076                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.062076                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.038549                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.038549                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.038548                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.038548                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 33725.993289                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 33725.993289                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 51151.342187                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 51151.342187                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        45625                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45625                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         7000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 48823.448894                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 48823.448894                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 48823.448894                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 48823.448894                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             227                       # number of replacements
system.cpu00.icache.tags.tagsinuse         300.963217                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             33674                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             609                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           55.293924                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   300.963217                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.587819                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.587819                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          382                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           69553                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          69553                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst        33674                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         33674                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst        33674                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          33674                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst        33674                       # number of overall hits
system.cpu00.icache.overall_hits::total         33674                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          798                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          798                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          798                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          798                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          798                       # number of overall misses
system.cpu00.icache.overall_misses::total          798                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     52820201                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     52820201                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     52820201                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     52820201                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     52820201                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     52820201                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst        34472                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        34472                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst        34472                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        34472                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst        34472                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        34472                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.023149                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.023149                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.023149                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.023149                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.023149                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.023149                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 66190.728070                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 66190.728070                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 66190.728070                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 66190.728070                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 66190.728070                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 66190.728070                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          187                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          187                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          187                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          187                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          187                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          187                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          611                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          611                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          611                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          611                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          611                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          611                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     41164040                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     41164040                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     41164040                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     41164040                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     41164040                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     41164040                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.017725                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.017725                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.017725                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.017725                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.017725                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.017725                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 67371.587561                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 67371.587561                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 67371.587561                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 67371.587561                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 67371.587561                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 67371.587561                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 19598                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           18942                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             272                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              17916                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 14365                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           80.179728                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   278                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          98753                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            20744                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       180540                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     19598                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            14643                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       74203                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   643                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                   19431                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            95276                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.923905                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.037715                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  63087     66.21%     66.21% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   2844      2.99%     69.20% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   1921      2.02%     71.22% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   3116      3.27%     74.49% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   2312      2.43%     76.91% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                   2130      2.24%     79.15% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   2479      2.60%     81.75% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   6600      6.93%     88.68% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  10787     11.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              95276                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.198455                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.828198                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   8871                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               63730                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    3395                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles               18986                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  294                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                301                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               174740                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                  94                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  294                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  14687                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                 11298                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         2417                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   16300                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles               50280                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               173565                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                47874                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                  771                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands            247244                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              852697                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         275215                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps              229795                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  17445                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               70                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           69                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   92644                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              40987                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1676                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             724                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            230                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   172352                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               119                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  169374                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            1044                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         11661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        52209                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        95276                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.777719                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      0.610900                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              9543     10.02%     10.02% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              2092      2.20%     12.21% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2             83641     87.79%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         95276                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               97546     57.59%     57.59% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              24580     14.51%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.10% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              45975     27.14%     99.25% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              1273      0.75%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               169374                       # Type of FU issued
system.cpu01.iq.rate                         1.715128                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           435066                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          184140                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       161784                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               169374                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         2667                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          463                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         7116                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  294                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  3914                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 835                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            172474                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              25                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               40987                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1676                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               57                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   25                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 580                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          179                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              169159                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               45786                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             213                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                      47050                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  17039                       # Number of branches executed
system.cpu01.iew.exec_stores                     1264                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.712950                       # Inst execution rate
system.cpu01.iew.wb_sent                       161842                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      161784                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  140939                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  241304                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.638269                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.584072                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts         11602                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           100                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             245                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        93653                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.717083                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.280443                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        32842     35.07%     35.07% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        28330     30.25%     65.32% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2        13739     14.67%     79.99% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         6475      6.91%     86.90% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          309      0.33%     87.23% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         3449      3.68%     90.91% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          244      0.26%     91.17% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7          488      0.52%     91.70% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         7777      8.30%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        93653                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             159400                       # Number of instructions committed
system.cpu01.commit.committedOps               160810                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        39533                       # Number of memory references committed
system.cpu01.commit.loads                       38320                       # Number of loads committed
system.cpu01.commit.membars                        51                       # Number of memory barriers committed
system.cpu01.commit.branches                    16917                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  144116                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                137                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          96698     60.13%     60.13% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult         24579     15.28%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         38320     23.83%     99.25% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         1213      0.75%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          160810                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                7777                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     257755                       # The number of ROB reads
system.cpu01.rob.rob_writes                    346514                       # The number of ROB writes
system.cpu01.timesIdled                            30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          3477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     238207                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    159400                       # Number of Instructions Simulated
system.cpu01.committedOps                      160810                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.619529                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.619529                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.614128                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.614128                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 265800                       # number of integer regfile reads
system.cpu01.int_regfile_writes                131529                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                  622887                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  99601                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                 47429                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   35                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             285                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         104.460743                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             37269                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             839                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           44.420739                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   104.460743                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.102012                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.102012                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           80573                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          80573                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        36259                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         36259                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         1001                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         1001                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            1                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data            1                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        37260                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          37260                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        37262                       # number of overall hits
system.cpu01.dcache.overall_hits::total         37262                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2380                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2380                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          201                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          201                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            1                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            8                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2581                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2581                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2582                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2582                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     57152220                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     57152220                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      7225750                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      7225750                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       110467                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       110467                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data         8000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        36000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        36000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data     64377970                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total     64377970                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data     64377970                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total     64377970                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        38639                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        38639                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         1202                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         1202                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        39841                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        39841                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        39844                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        39844                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.061596                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.061596                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.167221                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.167221                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.064783                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.064783                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.064803                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.064803                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 24013.537815                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 24013.537815                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 35949.004975                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 35949.004975                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 13808.375000                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 13808.375000                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         2000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 24943.033708                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 24943.033708                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 24933.373354                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 24933.373354                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         9888                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          180                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             503                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    19.658052                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          180                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          185                       # number of writebacks
system.cpu01.dcache.writebacks::total             185                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1631                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1631                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          103                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          103                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1734                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1734                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1734                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1734                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          749                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          749                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           98                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           98                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            8                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data          847                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total          847                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data          848                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total          848                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     25178506                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     25178506                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data      2648500                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total      2648500                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        95533                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        95533                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     27827006                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     27827006                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     27838506                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     27838506                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.019385                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.019385                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.081531                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.081531                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.800000                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.021260                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.021260                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.021283                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.021283                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 33616.162884                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 33616.162884                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 27025.510204                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 27025.510204                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data        11500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 11941.625000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11941.625000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         1250                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 32853.608028                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 32853.608028                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 32828.426887                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 32828.426887                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          13.562631                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             19355                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          372.211538                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    13.562631                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.026490                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.026490                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           38914                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          38914                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        19355                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         19355                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        19355                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          19355                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        19355                       # number of overall hits
system.cpu01.icache.overall_hits::total         19355                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           76                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           76                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           76                       # number of overall misses
system.cpu01.icache.overall_misses::total           76                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      4745497                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      4745497                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      4745497                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      4745497                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      4745497                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      4745497                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        19431                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        19431                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        19431                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        19431                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        19431                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        19431                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.003911                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.003911                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.003911                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.003911                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.003911                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.003911                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 62440.750000                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 62440.750000                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 62440.750000                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 62440.750000                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 62440.750000                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 62440.750000                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           24                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           24                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           24                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           52                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           52                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      3448003                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      3448003                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      3448003                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      3448003                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      3448003                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      3448003                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.002676                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.002676                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.002676                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.002676                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.002676                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.002676                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 66307.750000                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 66307.750000                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 66307.750000                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 66307.750000                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 66307.750000                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 66307.750000                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 19323                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           18683                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             266                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              18978                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 14221                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           74.934134                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   261                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          98203                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            20725                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       179505                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     19323                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            14482                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       74234                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   631                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                   19394                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  56                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            95282                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.911505                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.034805                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  63425     66.57%     66.57% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   2727      2.86%     69.43% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   1963      2.06%     71.49% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   2931      3.08%     74.56% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   2354      2.47%     77.03% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                   2073      2.18%     79.21% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   2485      2.61%     81.82% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   6597      6.92%     88.74% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  10727     11.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              95282                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.196766                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.827897                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   8857                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               63910                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    3478                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles               18749                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  288                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                292                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               173656                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  288                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  14708                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                 11442                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         2766                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   16150                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles               49928                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               172479                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                47704                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                  728                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands            245457                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              847483                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         273867                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps              228421                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  17035                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               72                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           73                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   92589                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              40808                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1593                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             674                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            201                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   171237                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               119                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  168319                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             954                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         11324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        51025                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        95282                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       1.766535                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      0.626547                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             10176     10.68%     10.68% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              1893      1.99%     12.67% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2             83213     87.33%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         95282                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               96840     57.53%     57.53% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              24580     14.60%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.14% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              45644     27.12%     99.25% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              1255      0.75%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               168319                       # Type of FU issued
system.cpu02.iq.rate                         1.713990                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           432872                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          182688                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       160914                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               168319                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         2604                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          394                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         6921                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  288                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  3710                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1384                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            171359                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              66                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               40808                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1593                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               59                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   36                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1157                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          173                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                243                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              168092                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               45450                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             225                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                      46698                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  16836                       # Number of branches executed
system.cpu02.iew.exec_stores                     1248                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.711679                       # Inst execution rate
system.cpu02.iew.wb_sent                       160972                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      160914                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  140465                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  240276                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.638585                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.584599                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts         11265                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           102                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             239                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        93705                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.707828                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.282433                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        33368     35.61%     35.61% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        28081     29.97%     65.58% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2        13569     14.48%     80.06% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         6399      6.83%     86.89% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          372      0.40%     87.28% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         3401      3.63%     90.91% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          264      0.28%     91.19% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7          469      0.50%     91.70% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         7782      8.30%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        93705                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             158656                       # Number of instructions committed
system.cpu02.commit.committedOps               160032                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        39403                       # Number of memory references committed
system.cpu02.commit.loads                       38204                       # Number of loads committed
system.cpu02.commit.membars                        49                       # Number of memory barriers committed
system.cpu02.commit.branches                    16731                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  143518                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                133                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          96050     60.02%     60.02% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult         24579     15.36%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         38204     23.87%     99.25% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         1199      0.75%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          160032                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                7782                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     256687                       # The number of ROB reads
system.cpu02.rob.rob_writes                    344238                       # The number of ROB writes
system.cpu02.timesIdled                            28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          2921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     238757                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    158656                       # Number of Instructions Simulated
system.cpu02.committedOps                      160032                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.618968                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.618968                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.615592                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.615592                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 264457                       # number of integer regfile reads
system.cpu02.int_regfile_writes                131124                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                  619269                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  98487                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                 47238                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             351                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         104.403273                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             36949                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             909                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           40.647965                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   104.403273                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.101956                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.101956                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          558                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           80325                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          80325                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        36022                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         36022                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          917                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          917                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            1                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data        36939                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          36939                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        36941                       # number of overall hits
system.cpu02.dcache.overall_hits::total         36941                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2467                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2467                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          267                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          267                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            1                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           13                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            7                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2734                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2734                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2735                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2735                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     56233495                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     56233495                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      9178750                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      9178750                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       164936                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       164936                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        83500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        83500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     65412245                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     65412245                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     65412245                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     65412245                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        38489                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        38489                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         1184                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         1184                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        39673                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        39673                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        39676                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        39676                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.064096                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.064096                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.225507                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.225507                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.068913                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.068913                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.068933                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.068933                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 22794.282529                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 22794.282529                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 34377.340824                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 34377.340824                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 12687.384615                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 12687.384615                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  1714.285714                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  1714.285714                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 23925.473665                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 23925.473665                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 23916.725777                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 23916.725777                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         9292                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          269                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             498                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    18.658635                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          269                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          225                       # number of writebacks
system.cpu02.dcache.writebacks::total             225                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1682                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1682                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          137                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          137                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1819                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1819                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1819                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1819                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          785                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          785                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          130                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           13                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            7                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          915                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          915                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          916                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          916                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     24066002                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     24066002                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      3304000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      3304000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       138564                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       138564                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        77500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        77500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     27370002                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     27370002                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     27373002                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     27373002                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.020395                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.020395                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.109797                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.109797                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.023064                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.023064                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.023087                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.023087                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 30657.327389                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 30657.327389                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 25415.384615                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 25415.384615                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         3000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 10658.769231                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10658.769231                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  1071.428571                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  1071.428571                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 29912.570492                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 29912.570492                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 29883.189956                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 29883.189956                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          13.076071                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             19322                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          371.576923                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    13.076071                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.025539                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.025539                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           38840                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          38840                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        19322                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         19322                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        19322                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          19322                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        19322                       # number of overall hits
system.cpu02.icache.overall_hits::total         19322                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           72                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           72                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           72                       # number of overall misses
system.cpu02.icache.overall_misses::total           72                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      3648212                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      3648212                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      3648212                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      3648212                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      3648212                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      3648212                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        19394                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        19394                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        19394                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        19394                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        19394                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        19394                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.003712                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.003712                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.003712                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.003712                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.003712                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.003712                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 50669.611111                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 50669.611111                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 50669.611111                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 50669.611111                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 50669.611111                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 50669.611111                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           20                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           20                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           20                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           52                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           52                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      2643023                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      2643023                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      2643023                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      2643023                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      2643023                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      2643023                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.002681                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.002681                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.002681                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.002681                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.002681                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.002681                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 50827.365385                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 50827.365385                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 50827.365385                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 50827.365385                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 50827.365385                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 50827.365385                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 19938                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           19282                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             270                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              18035                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 14523                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           80.526754                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   277                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          97843                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            20554                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       181791                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     19938                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            14800                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       74376                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   639                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                   19418                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            95257                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.937296                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.045900                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  62807     65.93%     65.93% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   3001      3.15%     69.08% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   1957      2.05%     71.14% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   3023      3.17%     74.31% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   2278      2.39%     76.70% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                   2168      2.28%     78.98% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   2389      2.51%     81.49% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   6801      7.14%     88.63% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  10833     11.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              95257                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.203775                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.857987                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   8930                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               63489                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    3311                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles               19235                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  292                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                304                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               176079                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  292                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  14738                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                 11075                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         2270                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   16472                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles               50410                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               174895                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                48174                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  573                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands            249763                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              859170                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         277021                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps              232327                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  17433                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               68                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           68                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                   93430                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              41163                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1688                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             727                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            234                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   173716                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               112                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  169887                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            1056                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         11674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        52329                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        95257                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.783459                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      0.603230                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              9251      9.71%      9.71% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              2125      2.23%     11.94% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2             83881     88.06%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         95257                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               98720     58.11%     58.11% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              24580     14.47%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.58% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              45318     26.68%     99.25% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              1269      0.75%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               169887                       # Type of FU issued
system.cpu03.iq.rate                         1.736322                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           436085                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          185510                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       163118                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               169887                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         2677                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          479                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         6292                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  292                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  3823                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                 554                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            173831                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts               3                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               41163                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1688                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               52                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                 308                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          179                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                255                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              169670                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               45128                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             215                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                      46387                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  17374                       # Number of branches executed
system.cpu03.iew.exec_stores                     1259                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.734105                       # Inst execution rate
system.cpu03.iew.wb_sent                       163179                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      163118                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                  142043                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  243638                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.667140                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.583008                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts         11609                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            96                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             243                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        93633                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.731804                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.270576                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        31799     33.96%     33.96% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        28943     30.91%     64.87% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2        13974     14.92%     79.80% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         6651      7.10%     86.90% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          366      0.39%     87.29% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         3558      3.80%     91.09% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          174      0.19%     91.28% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          332      0.35%     91.63% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         7836      8.37%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        93633                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             160744                       # Number of instructions committed
system.cpu03.commit.committedOps               162154                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        39695                       # Number of memory references committed
system.cpu03.commit.loads                       38486                       # Number of loads committed
system.cpu03.commit.membars                        51                       # Number of memory barriers committed
system.cpu03.commit.branches                    17254                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  145123                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                137                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          97880     60.36%     60.36% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult         24579     15.16%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.52% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         38486     23.73%     99.25% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         1209      0.75%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          162154                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                7836                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     259027                       # The number of ROB reads
system.cpu03.rob.rob_writes                    349220                       # The number of ROB writes
system.cpu03.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2586                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     239117                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    160744                       # Number of Instructions Simulated
system.cpu03.committedOps                      162154                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.608688                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.608688                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.642877                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.642877                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 266638                       # number of integer regfile reads
system.cpu03.int_regfile_writes                132021                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                  624900                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                 101621                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                 47539                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   19                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             350                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         104.279355                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             37745                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             902                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           41.845898                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   104.279355                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.101835                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.101835                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          552                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           80950                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          80950                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        36800                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         36800                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          938                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          938                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.demand_hits::cpu03.data        37738                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          37738                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        37740                       # number of overall hits
system.cpu03.dcache.overall_hits::total         37740                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2007                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2007                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          264                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          264                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            1                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            4                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            3                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         2271                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2271                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         2272                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2272                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     52246712                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     52246712                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      8274250                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      8274250                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        17488                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        17488                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        14500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        14500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data     60520962                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total     60520962                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data     60520962                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total     60520962                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        38807                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        38807                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         1202                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         1202                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        40009                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        40009                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        40012                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        40012                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.051717                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.051717                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.219634                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.219634                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.056762                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.056762                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.056783                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.056783                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 26032.243149                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 26032.243149                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 31341.856061                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 31341.856061                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         4372                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         4372                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  4833.333333                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  4833.333333                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 26649.476882                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 26649.476882                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 26637.747359                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 26637.747359                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         9194                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          367                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             452                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    20.340708                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          367                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          169                       # number of writebacks
system.cpu03.dcache.writebacks::total             169                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1227                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1227                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          136                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          136                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1363                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1363                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1363                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1363                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          780                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          780                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          128                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            4                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          908                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          908                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          909                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          909                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     23362763                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     23362763                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      2929000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      2929000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        10512                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        10512                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        10000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        10000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     26291763                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     26291763                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     26294263                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     26294263                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.020099                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.020099                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.106489                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.106489                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.022695                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.022695                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.022718                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.022718                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 29952.260256                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 29952.260256                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 22882.812500                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 22882.812500                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         2628                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2628                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  3333.333333                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  3333.333333                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 28955.686123                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 28955.686123                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 28926.581958                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 28926.581958                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          13.258474                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             19347                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          379.352941                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    13.258474                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.025895                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.025895                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           38887                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          38887                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        19347                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         19347                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        19347                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          19347                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        19347                       # number of overall hits
system.cpu03.icache.overall_hits::total         19347                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           71                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           71                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           71                       # number of overall misses
system.cpu03.icache.overall_misses::total           71                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      3401192                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      3401192                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      3401192                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      3401192                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      3401192                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      3401192                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        19418                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        19418                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        19418                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        19418                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        19418                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        19418                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.003656                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.003656                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.003656                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.003656                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.003656                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.003656                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 47904.112676                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 47904.112676                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 47904.112676                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 47904.112676                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 47904.112676                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 47904.112676                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           20                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           20                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           20                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           51                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           51                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      2358783                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      2358783                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      2358783                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      2358783                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      2358783                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      2358783                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.002626                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.002626                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.002626                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.002626                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.002626                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 46250.647059                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 46250.647059                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 46250.647059                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 46250.647059                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 46250.647059                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 46250.647059                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 19346                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           18701                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             271                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              17717                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 14217                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           80.244962                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   270                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          97301                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            20246                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       179460                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     19346                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            14487                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       74644                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   635                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                   19319                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            95215                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.912976                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.049925                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  63721     66.92%     66.92% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   2649      2.78%     69.71% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   1679      1.76%     71.47% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   2958      3.11%     74.58% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                   2355      2.47%     77.05% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   1840      1.93%     78.98% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   2769      2.91%     81.89% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   5923      6.22%     88.11% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  11321     11.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              95215                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.198826                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.844380                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   8709                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               63862                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    3171                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles               19184                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  289                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                298                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               174123                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  289                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  14781                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                 10914                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         3160                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   15963                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles               50108                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               172898                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                47771                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                  463                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands            245982                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              849395                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         274332                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps              228488                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  17493                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               86                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                   94048                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              40929                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1688                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             698                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            225                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   171744                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               128                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  168039                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            1098                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         11811                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        53275                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        95215                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.764837                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      0.626800                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             10141     10.65%     10.65% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              2109      2.21%     12.87% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2             82965     87.13%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         95215                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               96862     57.64%     57.64% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              24580     14.63%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.27% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              45335     26.98%     99.25% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              1262      0.75%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               168039                       # Type of FU issued
system.cpu04.iq.rate                         1.727002                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           432389                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          183690                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       160972                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               168039                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         2721                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          496                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked         6598                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  289                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  3652                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                 752                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            171875                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts               8                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               40929                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1688                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               70                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   27                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 487                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          178                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                255                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              167817                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               45145                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             220                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                      46395                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  16869                       # Number of branches executed
system.cpu04.iew.exec_stores                     1250                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.724720                       # Inst execution rate
system.cpu04.iew.wb_sent                       161025                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      160972                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                  140513                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  240573                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.654371                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.584076                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts         11750                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           111                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             243                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        93576                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     1.710492                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.259878                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        32204     34.41%     34.41% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        28742     30.72%     65.13% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2        14119     15.09%     80.22% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         6631      7.09%     87.30% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          341      0.36%     87.67% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         3320      3.55%     91.22% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          113      0.12%     91.34% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7          302      0.32%     91.66% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         7804      8.34%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        93576                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             158709                       # Number of instructions committed
system.cpu04.commit.committedOps               160061                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        39400                       # Number of memory references committed
system.cpu04.commit.loads                       38208                       # Number of loads committed
system.cpu04.commit.membars                        49                       # Number of memory barriers committed
system.cpu04.commit.branches                    16747                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  143527                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                131                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          96082     60.03%     60.03% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult         24579     15.36%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         38208     23.87%     99.26% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         1192      0.74%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          160061                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                7804                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     257076                       # The number of ROB reads
system.cpu04.rob.rob_writes                    345326                       # The number of ROB writes
system.cpu04.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          2086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     239659                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    158709                       # Number of Instructions Simulated
system.cpu04.committedOps                      160061                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.613078                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.613078                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.631114                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.631114                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 264029                       # number of integer regfile reads
system.cpu04.int_regfile_writes                131129                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                  618558                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  98615                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                 47254                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   98                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             347                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         104.954881                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             37739                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             903                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           41.792913                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data   104.954881                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.102495                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.102495                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           80375                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          80375                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        36830                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         36830                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          902                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          902                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data            1                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu04.dcache.demand_hits::cpu04.data        37732                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          37732                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        37734                       # number of overall hits
system.cpu04.dcache.overall_hits::total         37734                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         1674                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1674                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          264                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          264                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            1                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           23                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           17                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         1938                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         1938                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         1939                       # number of overall misses
system.cpu04.dcache.overall_misses::total         1939                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     49385731                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     49385731                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      8866500                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      8866500                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       214852                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       214852                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data       163499                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total       163499                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     58252231                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     58252231                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     58252231                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     58252231                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        38504                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        38504                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         1166                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         1166                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        39670                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        39670                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        39673                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        39673                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.043476                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.043476                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.226415                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.226415                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.958333                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.958333                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.048853                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.048853                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.048875                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.048875                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 29501.631422                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 29501.631422                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 33585.227273                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 33585.227273                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  9341.391304                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  9341.391304                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data   705.882353                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total   705.882353                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 30057.910733                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 30057.910733                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 30042.408974                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 30042.408974                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         9273                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          463                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             471                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    19.687898                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          463                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          127                       # number of writebacks
system.cpu04.dcache.writebacks::total             127                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data          892                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total          892                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          136                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          136                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1028                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1028                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1028                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1028                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          782                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          782                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          128                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           23                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           17                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          910                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          910                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          911                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          911                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     23156008                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     23156008                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      3106500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      3106500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       165648                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       165648                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data       141501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total       141501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     26262508                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     26262508                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     26265008                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     26265008                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.020310                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.020310                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.109777                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.109777                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.958333                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.958333                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.022939                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.022939                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.022963                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.022963                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 29611.263427                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 29611.263427                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 24269.531250                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 24269.531250                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  7202.086957                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7202.086957                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data   441.176471                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total   441.176471                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 28859.898901                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 28859.898901                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 28830.963776                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 28830.963776                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          13.507799                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             19250                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          370.192308                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    13.507799                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.026382                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.026382                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           38690                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          38690                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        19250                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         19250                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        19250                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          19250                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        19250                       # number of overall hits
system.cpu04.icache.overall_hits::total         19250                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           69                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           69                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           69                       # number of overall misses
system.cpu04.icache.overall_misses::total           69                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      2661468                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      2661468                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      2661468                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      2661468                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      2661468                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      2661468                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        19319                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        19319                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        19319                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        19319                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        19319                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        19319                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.003572                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.003572                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.003572                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.003572                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.003572                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.003572                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst        38572                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total        38572                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst        38572                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total        38572                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst        38572                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total        38572                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           17                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           17                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           17                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           52                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           52                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      1975505                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      1975505                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      1975505                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      1975505                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      1975505                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      1975505                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.002692                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.002692                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.002692                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.002692                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.002692                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.002692                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 37990.480769                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 37990.480769                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 37990.480769                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 37990.480769                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 37990.480769                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 37990.480769                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 19112                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           18451                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             274                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              17568                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 14085                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           80.174180                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   262                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          96755                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            20280                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       178803                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     19112                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            14347                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       74124                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   645                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                   19344                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  54                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            94734                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.916471                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.056466                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  63478     67.01%     67.01% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   2544      2.69%     69.69% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   1754      1.85%     71.54% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   2781      2.94%     74.48% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   2369      2.50%     76.98% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   1787      1.89%     78.87% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   2856      3.01%     81.88% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   5707      6.02%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  11458     12.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              94734                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.197530                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.847998                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   8715                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               63440                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    3173                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles               19112                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  294                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                299                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               173482                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  294                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  14789                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                 10901                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         3041                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   15877                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles               49832                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               172123                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                47793                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  230                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands            244367                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              845672                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         273406                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps              226706                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  17657                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               80                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           81                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                   94423                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              40808                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1649                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             673                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            195                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   170864                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               127                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  167357                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            1086                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         11907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        53983                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        94734                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.766599                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      0.625162                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             10037     10.59%     10.59% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              2037      2.15%     12.75% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2             82660     87.25%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         94734                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               95997     57.36%     57.36% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              24580     14.69%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.05% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              45534     27.21%     99.26% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              1246      0.74%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               167357                       # Type of FU issued
system.cpu05.iq.rate                         1.729699                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           430532                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          182908                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       159951                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               167357                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         2731                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          468                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked         6923                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  294                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  3760                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                1093                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            170994                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              64                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               40808                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1649                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               66                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   42                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 835                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          175                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                255                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              167131                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               45345                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             224                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                      46579                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  16620                       # Number of branches executed
system.cpu05.iew.exec_stores                     1234                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.727363                       # Inst execution rate
system.cpu05.iew.wb_sent                       160010                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      159951                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                  139821                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  239168                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.653155                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.584614                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts         11848                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             246                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        93078                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.709147                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.263401                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        32223     34.62%     34.62% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        28446     30.56%     65.18% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2        14019     15.06%     80.24% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         6552      7.04%     87.28% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          333      0.36%     87.64% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         3292      3.54%     91.18% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          130      0.14%     91.32% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          292      0.31%     91.63% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         7791      8.37%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        93078                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             157741                       # Number of instructions committed
system.cpu05.commit.committedOps               159084                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        39258                       # Number of memory references committed
system.cpu05.commit.loads                       38077                       # Number of loads committed
system.cpu05.commit.membars                        48                       # Number of memory barriers committed
system.cpu05.commit.branches                    16507                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  142789                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                130                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          95247     59.87%     59.87% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult         24579     15.45%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         38077     23.94%     99.26% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         1181      0.74%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          159084                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                7791                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     255712                       # The number of ROB reads
system.cpu05.rob.rob_writes                    343587                       # The number of ROB writes
system.cpu05.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          2021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     240205                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    157741                       # Number of Instructions Simulated
system.cpu05.committedOps                      159084                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.613379                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.613379                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.630314                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.630314                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 263055                       # number of integer regfile reads
system.cpu05.int_regfile_writes                130722                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                  616083                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  97183                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                 47096                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   72                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             363                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         104.074419                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             37489                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             917                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           40.882225                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data   104.074419                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.101635                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.101635                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          541                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           80095                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          80095                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        36597                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         36597                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          885                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          885                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            3                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data        37482                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          37482                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        37484                       # number of overall hits
system.cpu05.dcache.overall_hits::total         37484                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1784                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1784                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          276                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            1                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           16                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           10                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2060                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2060                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2061                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2061                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     47676498                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     47676498                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      8879498                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      8879498                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       158431                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       158431                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        21500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        21500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data       103001                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total       103001                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data     56555996                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total     56555996                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data     56555996                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total     56555996                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        38381                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        38381                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         1161                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         1161                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        39542                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        39542                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        39545                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        39545                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.046481                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.046481                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.237726                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.237726                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.842105                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.842105                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.052097                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.052097                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.052118                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.052118                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 26724.494395                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 26724.494395                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 32172.094203                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 32172.094203                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  9901.937500                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  9901.937500                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         2150                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         2150                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 27454.366990                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 27454.366990                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 27441.046094                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 27441.046094                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         9191                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          161                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             489                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    18.795501                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          161                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          153                       # number of writebacks
system.cpu05.dcache.writebacks::total             153                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data          994                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total          994                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          142                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1136                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1136                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1136                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1136                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          790                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          790                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          134                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           16                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           10                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          924                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          924                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          925                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          925                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     22988001                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     22988001                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      3226251                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      3226251                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       127569                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       127569                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        17000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        17000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        92499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        92499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     26214252                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     26214252                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     26216752                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     26216752                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.020583                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.020583                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.115418                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.115418                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.842105                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.842105                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.023368                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.023368                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.023391                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.023391                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 29098.735443                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 29098.735443                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 24076.500000                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 24076.500000                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  7973.062500                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7973.062500                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         1700                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         1700                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 28370.402597                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 28370.402597                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 28342.434595                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 28342.434595                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          13.736028                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             19278                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          363.735849                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    13.736028                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.026828                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.026828                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           38741                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          38741                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        19278                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         19278                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        19278                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          19278                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        19278                       # number of overall hits
system.cpu05.icache.overall_hits::total         19278                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           66                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           66                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           66                       # number of overall misses
system.cpu05.icache.overall_misses::total           66                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      1990500                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      1990500                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      1990500                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      1990500                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      1990500                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      1990500                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        19344                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        19344                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        19344                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        19344                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        19344                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        19344                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.003412                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003412                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.003412                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003412                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.003412                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003412                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 30159.090909                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 30159.090909                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 30159.090909                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 30159.090909                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 30159.090909                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 30159.090909                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           13                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           13                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           13                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           53                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           53                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           53                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      1762500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      1762500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      1762500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      1762500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      1762500                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      1762500                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.002740                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.002740                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.002740                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.002740                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.002740                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.002740                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 33254.716981                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 33254.716981                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 33254.716981                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 33254.716981                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 33254.716981                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 33254.716981                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 20553                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           19864                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             277                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              18158                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 14841                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           81.732570                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   285                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          96211                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            20439                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       184382                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     20553                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            15126                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       73190                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   655                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                   19396                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            93964                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.993476                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.101995                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  61891     65.87%     65.87% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   2600      2.77%     68.63% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   1834      1.95%     70.59% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   2721      2.90%     73.48% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   2388      2.54%     76.02% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                   1864      1.98%     78.01% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   2719      2.89%     80.90% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   5878      6.26%     87.16% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  12069     12.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              93964                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.213624                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.916434                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   8910                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               61738                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    3575                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles               19442                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  299                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                313                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               179030                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  299                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  15236                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  7837                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         3586                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   16429                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles               50577                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               177640                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                48211                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                  459                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands            254436                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              872386                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         280748                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps              236462                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  17970                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               99                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           98                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   95623                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              41566                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              1756                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             730                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            250                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   176406                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               147                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  169161                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            1112                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         12017                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        54807                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        93964                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.800275                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      0.584110                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              8520      9.07%      9.07% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              1727      1.84%     10.91% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2             83717     89.09%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         93964                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              100561     59.45%     59.45% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              24580     14.53%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.98% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              42662     25.22%     99.20% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              1358      0.80%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               169161                       # Type of FU issued
system.cpu06.iq.rate                         1.758229                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           433396                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          188576                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       165352                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               169161                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         2741                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          465                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         3331                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  299                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  2745                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 238                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            176556                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               41566                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               1756                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               84                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                  95                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          184                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                260                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              168943                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               42473                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             216                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                      43819                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  17924                       # Number of branches executed
system.cpu06.iew.exec_stores                     1346                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.755963                       # Inst execution rate
system.cpu06.iew.wb_sent                       165409                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      165352                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                  144208                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  248464                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.718639                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.580398                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts         11958                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             249                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        92295                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.782718                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.278877                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        29220     31.66%     31.66% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        29818     32.31%     63.97% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2        13986     15.15%     79.12% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         6892      7.47%     86.59% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          530      0.57%     87.16% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         3394      3.68%     90.84% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          145      0.16%     91.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          370      0.40%     91.40% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         7940      8.60%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        92295                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             163039                       # Number of instructions committed
system.cpu06.commit.committedOps               164536                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        40116                       # Number of memory references committed
system.cpu06.commit.loads                       38825                       # Number of loads committed
system.cpu06.commit.membars                        54                       # Number of memory barriers committed
system.cpu06.commit.branches                    17812                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  146962                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                146                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          99841     60.68%     60.68% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult         24579     14.94%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.62% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         38825     23.60%     99.22% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         1291      0.78%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          164536                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                7940                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     260277                       # The number of ROB reads
system.cpu06.rob.rob_writes                    354725                       # The number of ROB writes
system.cpu06.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          2247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     240749                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    163039                       # Number of Instructions Simulated
system.cpu06.committedOps                      164536                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.590110                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.590110                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.694598                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.694598                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 265910                       # number of integer regfile reads
system.cpu06.int_regfile_writes                132915                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                  623733                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                 104655                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                 47986                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  138                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             342                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         107.674006                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             38302                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             898                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           42.652561                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.674006                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.105150                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.105150                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           81746                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          81746                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        37311                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         37311                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          984                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          984                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data            3                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu06.dcache.demand_hits::cpu06.data        38295                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          38295                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        38297                       # number of overall hits
system.cpu06.dcache.overall_hits::total         38297                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         1780                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1780                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          272                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          272                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            1                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           30                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           30                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           16                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2052                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2052                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2053                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2053                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     34891948                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     34891948                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      6978250                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      6978250                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       281364                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       281364                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        13000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       156500                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       156500                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     41870198                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     41870198                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     41870198                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     41870198                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        39091                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        39091                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         1256                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         1256                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           33                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        40347                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        40347                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        40350                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        40350                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.045535                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.045535                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.216561                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.216561                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.909091                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.050859                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.050859                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.050880                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.050880                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 19602.217978                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 19602.217978                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 25655.330882                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 25655.330882                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  9378.800000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  9378.800000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data   812.500000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total   812.500000                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 20404.579922                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 20404.579922                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 20394.641013                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 20394.641013                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         5189                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          219                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             241                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    21.531120                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          219                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          132                       # number of writebacks
system.cpu06.dcache.writebacks::total             132                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1007                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1007                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          140                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1147                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1147                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1147                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1147                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          773                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          132                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           30                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           16                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          905                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          906                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     15372526                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     15372526                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      2598750                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      2598750                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       219636                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       219636                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       137000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       137000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     17971276                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     17971276                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     17973776                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     17973776                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.019774                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.019774                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.105096                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.105096                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.022430                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.022430                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.022454                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.022454                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 19886.838292                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 19886.838292                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 19687.500000                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 19687.500000                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  7321.200000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7321.200000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data   531.250000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total   531.250000                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 19857.763536                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 19857.763536                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 19838.604857                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 19838.604857                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          13.941839                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             19327                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          357.907407                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    13.941839                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.027230                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.027230                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           38846                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          38846                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        19327                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         19327                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        19327                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          19327                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        19327                       # number of overall hits
system.cpu06.icache.overall_hits::total         19327                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           69                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           69                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           69                       # number of overall misses
system.cpu06.icache.overall_misses::total           69                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      2715925                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      2715925                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      2715925                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      2715925                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      2715925                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      2715925                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        19396                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        19396                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        19396                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        19396                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        19396                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        19396                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.003557                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003557                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.003557                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003557                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.003557                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003557                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 39361.231884                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 39361.231884                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 39361.231884                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 39361.231884                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 39361.231884                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 39361.231884                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           15                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           15                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           15                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           54                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           54                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           54                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      2182049                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      2182049                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      2182049                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      2182049                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      2182049                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      2182049                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.002784                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.002784                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.002784                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.002784                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.002784                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.002784                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 40408.314815                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 40408.314815                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 40408.314815                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 40408.314815                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 40408.314815                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 40408.314815                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 20143                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           19471                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             275                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              17851                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 14660                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           82.124251                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   275                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          95645                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            20605                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       182924                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     20143                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            14935                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       72482                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   649                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                   19494                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  54                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            93419                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            1.988717                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.076463                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  60925     65.22%     65.22% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                   2969      3.18%     68.40% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                   1897      2.03%     70.43% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                   3006      3.22%     73.64% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   2272      2.43%     76.08% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                   2119      2.27%     78.34% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                   2418      2.59%     80.93% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   6692      7.16%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  11121     11.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              93419                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.210602                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      1.912531                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   8888                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               61527                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    3322                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles               19386                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  296                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                306                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               177157                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  296                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  14838                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  8439                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         3449                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   16546                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles               49851                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               175912                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                47596                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  482                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands            251269                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              864076                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         278477                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps              233382                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  17876                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               95                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           94                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   93379                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              41327                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              1717                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             710                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            240                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   174636                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               141                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  167742                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            1042                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         11963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        54246                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        93419                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       1.795588                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      0.589308                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              8625      9.23%      9.23% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              1846      1.98%     11.21% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2             82948     88.79%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         93419                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               99175     59.12%     59.12% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              24580     14.65%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.78% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              42672     25.44%     99.22% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              1315      0.78%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               167742                       # Type of FU issued
system.cpu07.iq.rate                         1.753798                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           429943                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          186747                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       163688                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               167742                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         2741                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          464                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked         3579                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  296                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  2946                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                 253                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            174780                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               41327                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               1717                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               80                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   22                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                  84                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          182                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              167523                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               42483                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             217                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                      43786                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  17516                       # Number of branches executed
system.cpu07.iew.exec_stores                     1303                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.751508                       # Inst execution rate
system.cpu07.iew.wb_sent                       163742                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      163688                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  142892                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  245728                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.711412                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.581505                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts         11902                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           124                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             247                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        91760                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.774346                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.283252                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        29485     32.13%     32.13% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        29387     32.03%     64.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2        13921     15.17%     79.33% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         6717      7.32%     86.65% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          502      0.55%     87.20% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         3317      3.61%     90.81% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          145      0.16%     90.97% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          317      0.35%     91.32% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         7969      8.68%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        91760                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             161375                       # Number of instructions committed
system.cpu07.commit.committedOps               162814                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        39839                       # Number of memory references committed
system.cpu07.commit.loads                       38586                       # Number of loads committed
system.cpu07.commit.membars                        52                       # Number of memory barriers committed
system.cpu07.commit.branches                    17402                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  145640                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                140                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          98396     60.43%     60.43% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult         24579     15.10%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.53% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         38586     23.70%     99.23% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         1253      0.77%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          162814                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                7969                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     257961                       # The number of ROB reads
system.cpu07.rob.rob_writes                    351156                       # The number of ROB writes
system.cpu07.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          2226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     241315                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    161375                       # Number of Instructions Simulated
system.cpu07.committedOps                      162814                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.592688                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.592688                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.687229                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.687229                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 264025                       # number of integer regfile reads
system.cpu07.int_regfile_writes                132260                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                  618756                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                 102308                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                 47645                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  129                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             344                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         107.297476                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             38042                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             900                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           42.268889                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   107.297476                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.104783                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.104783                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          545                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           81222                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          81222                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        37087                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         37087                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          948                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          948                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data            4                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu07.dcache.demand_hits::cpu07.data        38035                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          38035                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        38037                       # number of overall hits
system.cpu07.dcache.overall_hits::total         38037                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1770                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1770                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          272                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          272                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            1                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           27                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           23                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2042                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2042                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2043                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2043                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     35643948                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     35643948                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      6549000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      6549000                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       203786                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       203786                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        12500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       217000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       217000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     42192948                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     42192948                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     42192948                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     42192948                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        38857                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        38857                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         1220                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         1220                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        40077                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        40077                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        40080                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        40080                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.045552                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.045552                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.222951                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.222951                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.870968                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.870968                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.050952                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.050952                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.050973                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.050973                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 20137.823729                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 20137.823729                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 24077.205882                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 24077.205882                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  7547.629630                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  7547.629630                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data   543.478261                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total   543.478261                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 20662.560235                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 20662.560235                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 20652.446402                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 20652.446402                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         5656                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             275                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    20.567273                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          125                       # number of writebacks
system.cpu07.dcache.writebacks::total             125                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          995                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          995                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          140                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1135                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1135                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1135                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1135                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          775                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          775                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          132                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           27                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           23                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          907                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          907                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          908                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          908                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     16257028                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     16257028                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      2472500                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      2472500                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       146714                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       146714                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       187000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       187000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     18729528                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     18729528                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     18732028                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     18732028                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.019945                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.019945                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.108197                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.108197                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.870968                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.870968                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.022631                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.022631                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.022655                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.022655                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 20976.810323                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 20976.810323                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 18731.060606                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 18731.060606                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  5433.851852                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5433.851852                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data   347.826087                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total   347.826087                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 20649.975744                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 20649.975744                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 20629.986784                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 20629.986784                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          13.874234                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             19424                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          359.703704                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    13.874234                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.027098                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.027098                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           39042                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          39042                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        19424                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         19424                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        19424                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          19424                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        19424                       # number of overall hits
system.cpu07.icache.overall_hits::total         19424                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           70                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           70                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           70                       # number of overall misses
system.cpu07.icache.overall_misses::total           70                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      2776933                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      2776933                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      2776933                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      2776933                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      2776933                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      2776933                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        19494                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        19494                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        19494                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        19494                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        19494                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        19494                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.003591                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003591                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.003591                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003591                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.003591                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003591                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 39670.471429                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 39670.471429                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 39670.471429                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 39670.471429                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 39670.471429                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 39670.471429                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           16                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           16                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           16                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           54                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           54                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      1938049                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      1938049                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      1938049                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      1938049                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      1938049                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      1938049                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.002770                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.002770                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.002770                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.002770                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.002770                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.002770                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 35889.796296                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 35889.796296                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 35889.796296                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 35889.796296                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 35889.796296                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 35889.796296                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 18945                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           18300                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             271                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              17086                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 14013                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           82.014515                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   259                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          95101                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            20306                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       178019                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     18945                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            14272                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       72429                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   633                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                   19353                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  53                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            93059                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            1.942112                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.057778                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  61626     66.22%     66.22% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   2747      2.95%     69.17% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   1723      1.85%     71.03% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   2936      3.15%     74.18% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   2321      2.49%     76.68% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                   1904      2.05%     78.72% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   2658      2.86%     81.58% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   6174      6.63%     88.21% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  10970     11.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              93059                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.199209                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      1.871894                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   8636                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               61984                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    3150                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles               19001                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  288                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                293                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               172657                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  288                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  14595                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                 10044                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         3086                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   15887                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles               49159                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               171343                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                46913                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                  320                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands            242979                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              841862                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         272263                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps              225610                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  17366                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               83                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   92356                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              40718                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              1667                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             673                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            215                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   170108                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               123                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  165150                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            1089                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         11760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        53051                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        93059                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.774681                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      0.614376                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              9441     10.15%     10.15% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              2086      2.24%     12.39% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2             81532     87.61%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         93059                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               95524     57.84%     57.84% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult              24580     14.88%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.72% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              43808     26.53%     99.25% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              1238      0.75%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               165150                       # Type of FU issued
system.cpu08.iq.rate                         1.736575                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           424448                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          181999                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       159382                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               165150                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         2733                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          500                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         5294                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  288                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  3428                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                 608                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            170234                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               40718                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               1667                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               67                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   27                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 376                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          177                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                254                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              164929                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               43621                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             221                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                      44845                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  16483                       # Number of branches executed
system.cpu08.iew.exec_stores                     1224                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.734251                       # Inst execution rate
system.cpu08.iew.wb_sent                       159439                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      159382                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                  139482                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  238708                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     1.675923                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.584321                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts         11758                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           105                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             243                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        91418                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.733477                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.277156                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        30906     33.81%     33.81% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        28318     30.98%     64.78% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2        13929     15.24%     80.02% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         6489      7.10%     87.12% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          331      0.36%     87.48% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         3192      3.49%     90.97% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          110      0.12%     91.09% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          260      0.28%     91.38% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         7883      8.62%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        91418                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             157161                       # Number of instructions committed
system.cpu08.commit.committedOps               158471                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        39152                       # Number of memory references committed
system.cpu08.commit.loads                       37985                       # Number of loads committed
system.cpu08.commit.membars                        47                       # Number of memory barriers committed
system.cpu08.commit.branches                    16365                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  142312                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                127                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          94740     59.78%     59.78% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult         24579     15.51%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.29% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         37985     23.97%     99.26% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         1167      0.74%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          158471                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                7883                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     253283                       # The number of ROB reads
system.cpu08.rob.rob_writes                    342104                       # The number of ROB writes
system.cpu08.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          2042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     241859                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    157161                       # Number of Instructions Simulated
system.cpu08.committedOps                      158471                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.605118                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.605118                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.652569                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.652569                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 260316                       # number of integer regfile reads
system.cpu08.int_regfile_writes                130489                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                  609210                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  96358                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                 47019                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   87                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             345                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         104.596551                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             37480                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             898                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           41.737194                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   104.596551                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.102145                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.102145                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          553                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.540039                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           79841                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          79841                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        36609                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         36609                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          864                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          864                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data            1                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu08.dcache.demand_hits::cpu08.data        37473                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          37473                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        37475                       # number of overall hits
system.cpu08.dcache.overall_hits::total         37475                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1674                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1674                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          278                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            1                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           21                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            6                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         1952                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         1952                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         1953                       # number of overall misses
system.cpu08.dcache.overall_misses::total         1953                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     42873990                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     42873990                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      8170000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      8170000                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       300918                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       300918                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data        49000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total        49000                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data     51043990                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total     51043990                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data     51043990                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total     51043990                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        38283                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        38283                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         1142                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         1142                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        39425                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        39425                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        39428                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        39428                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.043727                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.043727                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.243433                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.243433                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.954545                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.954545                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.049512                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.049512                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.049533                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.049533                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 25611.702509                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 25611.702509                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 29388.489209                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 29388.489209                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 14329.428571                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 14329.428571                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         2000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 26149.585041                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 26149.585041                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 26136.195597                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 26136.195597                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         7991                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          199                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             379                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    21.084433                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          199                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu08.dcache.writebacks::total             129                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          904                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          904                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          143                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1047                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1047                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1047                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1047                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          770                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          135                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           21                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            6                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          905                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          906                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     20340005                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     20340005                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data      2984000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total      2984000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       252582                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       252582                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        44500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        44500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     23324005                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     23324005                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     23326505                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     23326505                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.020113                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.020113                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.118214                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.118214                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.954545                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.954545                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.022955                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.022955                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.022979                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.022979                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 26415.590909                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 26415.590909                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 22103.703704                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 22103.703704                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 12027.714286                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12027.714286                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         1250                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 25772.381215                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 25772.381215                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 25746.694260                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 25746.694260                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          13.561601                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             19289                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          363.943396                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    13.561601                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.026488                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.026488                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           38759                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          38759                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        19289                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         19289                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        19289                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          19289                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        19289                       # number of overall hits
system.cpu08.icache.overall_hits::total         19289                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           64                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           64                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           64                       # number of overall misses
system.cpu08.icache.overall_misses::total           64                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      2116491                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      2116491                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      2116491                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      2116491                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      2116491                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      2116491                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        19353                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        19353                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        19353                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        19353                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        19353                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        19353                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.003307                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.003307                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.003307                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.003307                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.003307                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.003307                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 33070.171875                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 33070.171875                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 33070.171875                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 33070.171875                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 33070.171875                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 33070.171875                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           11                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           11                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           11                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           53                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           53                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      1818509                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      1818509                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      1818509                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      1818509                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      1818509                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      1818509                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.002739                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.002739                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.002739                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.002739                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.002739                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.002739                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 34311.490566                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 34311.490566                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 34311.490566                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 34311.490566                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 34311.490566                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 34311.490566                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 19756                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           19092                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             274                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              17357                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 14419                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           83.073112                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   270                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          94555                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            20388                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       181145                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     19756                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            14689                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       71626                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   649                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                   19341                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            92346                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            1.992062                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.099898                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  60865     65.91%     65.91% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                   2526      2.74%     68.65% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                   1699      1.84%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                   2777      3.01%     73.49% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   2395      2.59%     76.09% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                   1738      1.88%     77.97% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                   2808      3.04%     81.01% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   5718      6.19%     87.20% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  11820     12.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              92346                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.208937                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.915763                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   8818                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               60626                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    3299                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles               19307                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  296                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                302                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               175853                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  296                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  15030                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  8393                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         2601                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   16112                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles               49914                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               174543                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                47636                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  492                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands            248926                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              857402                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         276616                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps              231200                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  17722                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               73                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           72                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                   94980                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              41141                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              1678                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             700                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            235                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   173349                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               118                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  167047                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            1103                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         11903                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        54059                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        92346                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       1.808925                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      0.571429                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              7940      8.60%      8.60% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              1765      1.91%     10.51% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2             82641     89.49%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         92346                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               98111     58.73%     58.73% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult              24580     14.71%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.45% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              43074     25.79%     99.23% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              1282      0.77%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               167047                       # Type of FU issued
system.cpu09.iq.rate                         1.766665                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           427541                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          185379                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       162418                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               167047                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2735                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          464                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked         4157                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  296                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  2952                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                 281                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            173470                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               41141                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               1678                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               58                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 103                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          181                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                257                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              166832                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               42887                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             213                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                      44157                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  17226                       # Number of branches executed
system.cpu09.iew.exec_stores                     1270                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.764391                       # Inst execution rate
system.cpu09.iew.wb_sent                       162473                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      162418                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                  142023                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  244045                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     1.717709                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.581954                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts         11836                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           101                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             246                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        90691                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.781478                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.286564                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        28971     31.94%     31.94% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        28969     31.94%     63.89% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2        13961     15.39%     79.28% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         6710      7.40%     86.68% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          454      0.50%     87.18% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         3237      3.57%     90.75% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          123      0.14%     90.89% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          324      0.36%     91.24% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         7942      8.76%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        90691                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             160154                       # Number of instructions committed
system.cpu09.commit.committedOps               161564                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        39620                       # Number of memory references committed
system.cpu09.commit.loads                       38406                       # Number of loads committed
system.cpu09.commit.membars                        51                       # Number of memory barriers committed
system.cpu09.commit.branches                    17108                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  144679                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                137                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          97365     60.26%     60.26% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult         24579     15.21%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.48% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         38406     23.77%     99.25% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         1214      0.75%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          161564                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                7942                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     255616                       # The number of ROB reads
system.cpu09.rob.rob_writes                    348527                       # The number of ROB writes
system.cpu09.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          2209                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     242405                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    160154                       # Number of Instructions Simulated
system.cpu09.committedOps                      161564                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.590400                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.590400                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.693766                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.693766                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 263004                       # number of integer regfile reads
system.cpu09.int_regfile_writes                131693                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                  616098                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                 100693                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                 47450                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   39                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             347                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         106.526979                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             37972                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             902                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           42.097561                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   106.526979                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.104030                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.104030                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           80768                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          80768                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        37044                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         37044                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          921                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          921                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data            1                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu09.dcache.demand_hits::cpu09.data        37965                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          37965                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        37967                       # number of overall hits
system.cpu09.dcache.overall_hits::total         37967                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1662                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1662                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          276                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            1                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            9                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            7                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         1938                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1938                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         1939                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1939                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     36286977                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     36286977                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      5987996                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      5987996                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        88436                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        88436                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        75000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        75000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data     42274973                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total     42274973                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data     42274973                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total     42274973                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        38706                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        38706                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         1197                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         1197                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        39903                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        39903                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        39906                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        39906                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.042939                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.042939                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.230576                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.230576                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.048568                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.048568                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.048589                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.048589                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 21833.319495                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 21833.319495                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 21695.637681                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 21695.637681                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data  9826.222222                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total  9826.222222                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  1714.285714                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  1714.285714                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 21813.711558                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 21813.711558                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 21802.461578                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 21802.461578                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         6374                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             314                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    20.299363                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          126                       # number of writebacks
system.cpu09.dcache.writebacks::total             126                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          887                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          887                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          142                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1029                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1029                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1029                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1029                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          775                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          775                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          134                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            9                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            7                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          909                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          909                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          910                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          910                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     17567513                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     17567513                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      2284002                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      2284002                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        70064                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        70064                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        69000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        69000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     19851515                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     19851515                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     19854015                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     19854015                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.020023                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.020023                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.111947                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.111947                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.022780                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.022780                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.022804                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.022804                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 22667.758710                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 22667.758710                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 17044.791045                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 17044.791045                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  7784.888889                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7784.888889                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  1071.428571                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  1071.428571                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 21838.850385                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 21838.850385                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 21817.598901                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 21817.598901                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          13.744815                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             19270                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          356.851852                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    13.744815                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.026845                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.026845                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           38736                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          38736                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        19270                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         19270                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        19270                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          19270                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        19270                       # number of overall hits
system.cpu09.icache.overall_hits::total         19270                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           71                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           71                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           71                       # number of overall misses
system.cpu09.icache.overall_misses::total           71                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      3476920                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      3476920                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      3476920                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      3476920                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      3476920                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      3476920                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        19341                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        19341                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        19341                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        19341                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        19341                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        19341                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.003671                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.003671                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.003671                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.003671                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.003671                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.003671                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 48970.704225                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 48970.704225                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 48970.704225                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 48970.704225                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 48970.704225                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 48970.704225                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           17                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           17                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           17                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           54                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           54                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           54                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      1909563                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      1909563                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      1909563                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      1909563                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      1909563                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      1909563                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.002792                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.002792                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.002792                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.002792                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.002792                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.002792                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 35362.277778                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 35362.277778                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 35362.277778                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 35362.277778                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 35362.277778                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 35362.277778                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 18858                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           18183                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             280                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              16787                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 13965                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           83.189373                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   266                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          94011                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            20342                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       177726                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     18858                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            14231                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       71282                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   653                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                   19376                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  54                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            91958                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            1.962766                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.071153                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  60689     66.00%     66.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                   2612      2.84%     68.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   1850      2.01%     70.85% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   2732      2.97%     73.82% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   2394      2.60%     76.42% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                   1882      2.05%     78.47% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   2710      2.95%     81.42% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   5974      6.50%     87.91% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  11115     12.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              91958                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.200594                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.890481                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   8630                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               60890                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    3397                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles               18743                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  298                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                308                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               172339                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  298                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  14633                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  9366                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         2927                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   15813                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles               48921                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               171015                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                46650                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  361                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands            242223                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              840233                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         271783                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps              224761                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  17461                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               80                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           80                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                   92397                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              40658                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              1653                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             661                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            215                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   169684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               129                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  164006                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            1098                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         11823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        53391                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        91958                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.783488                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      0.603873                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              8967      9.75%      9.75% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              1976      2.15%     11.90% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2             81015     88.10%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         91958                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               95104     57.99%     57.99% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult              24580     14.99%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.98% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              43100     26.28%     99.25% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              1222      0.75%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               164006                       # Type of FU issued
system.cpu10.iq.rate                         1.744541                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           421066                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          181648                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       158879                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               164006                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         2735                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          502                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         4650                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  298                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  3368                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 333                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            169816                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              73                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               40658                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               1653                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               64                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 125                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          177                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                264                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              163783                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               42918                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             221                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                      44127                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  16372                       # Number of branches executed
system.cpu10.iew.exec_stores                     1209                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.742168                       # Inst execution rate
system.cpu10.iew.wb_sent                       158936                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      158879                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                  139268                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  238408                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     1.690004                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.584158                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts         11762                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           102                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             252                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        90311                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.749399                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.286399                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        30127     33.36%     33.36% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        28139     31.16%     64.52% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2        13824     15.31%     79.82% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         6449      7.14%     86.97% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          404      0.45%     87.41% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         3056      3.38%     90.80% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          113      0.13%     90.92% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7          310      0.34%     91.26% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         7889      8.74%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        90311                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             156696                       # Number of instructions committed
system.cpu10.commit.committedOps               157990                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        39074                       # Number of memory references committed
system.cpu10.commit.loads                       37923                       # Number of loads committed
system.cpu10.commit.membars                        47                       # Number of memory barriers committed
system.cpu10.commit.branches                    16251                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  141942                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                125                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          94337     59.71%     59.71% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult         24579     15.56%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.27% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         37923     24.00%     99.27% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         1151      0.73%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          157990                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                7889                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     251693                       # The number of ROB reads
system.cpu10.rob.rob_writes                    341216                       # The number of ROB writes
system.cpu10.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          2053                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     242949                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    156696                       # Number of Instructions Simulated
system.cpu10.committedOps                      157990                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.599958                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.599958                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.666784                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.666784                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 258819                       # number of integer regfile reads
system.cpu10.int_regfile_writes                130274                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                  605583                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  95684                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                 46901                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   76                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             342                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         105.815741                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             37377                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             898                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           41.622494                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   105.815741                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.103336                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.103336                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           79719                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          79719                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        36516                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         36516                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          854                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          854                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            2                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data            1                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        37370                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          37370                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        37372                       # number of overall hits
system.cpu10.dcache.overall_hits::total         37372                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1711                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1711                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          276                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            1                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           18                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           12                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         1987                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         1987                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         1988                       # number of overall misses
system.cpu10.dcache.overall_misses::total         1988                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     41098970                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     41098970                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      7757250                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      7757250                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       168411                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       168411                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data         8000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data       119500                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       119500                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data     48856220                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total     48856220                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data     48856220                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total     48856220                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        38227                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        38227                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         1130                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         1130                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        39357                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        39357                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        39360                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        39360                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.044759                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.044759                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.244248                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.244248                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.923077                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.923077                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.050487                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.050487                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.050508                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.050508                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 24020.438340                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 24020.438340                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 28105.978261                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 28105.978261                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  9356.166667                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  9356.166667                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data   666.666667                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total   666.666667                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 24587.931555                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 24587.931555                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 24575.563380                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 24575.563380                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         7258                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             338                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    21.473373                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          134                       # number of writebacks
system.cpu10.dcache.writebacks::total             134                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data          940                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total          940                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          142                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1082                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1082                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1082                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1082                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          771                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          771                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          134                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           18                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           12                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          905                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          906                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     19130015                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     19130015                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      2859250                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      2859250                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       132589                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       132589                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data       104500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       104500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     21989265                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     21989265                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     21991765                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     21991765                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.020169                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.020169                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.118584                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.118584                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.923077                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.022995                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.022995                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.023018                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.023018                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 24811.952010                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 24811.952010                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 21337.686567                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 21337.686567                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  7366.055556                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7366.055556                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data   416.666667                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total   416.666667                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 24297.530387                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 24297.530387                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 24273.471302                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 24273.471302                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          13.442554                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             19311                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          364.358491                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    13.442554                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.026255                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.026255                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           38805                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          38805                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        19311                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         19311                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        19311                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          19311                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        19311                       # number of overall hits
system.cpu10.icache.overall_hits::total         19311                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           65                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           65                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           65                       # number of overall misses
system.cpu10.icache.overall_misses::total           65                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      2135479                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      2135479                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      2135479                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      2135479                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      2135479                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      2135479                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        19376                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        19376                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        19376                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        19376                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        19376                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        19376                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.003355                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003355                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.003355                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003355                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.003355                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003355                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 32853.523077                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 32853.523077                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 32853.523077                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 32853.523077                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 32853.523077                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 32853.523077                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           12                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           12                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           12                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           53                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           53                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           53                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      1824517                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      1824517                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      1824517                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      1824517                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      1824517                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      1824517                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.002735                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.002735                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.002735                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.002735                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.002735                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.002735                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 34424.849057                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 34424.849057                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 34424.849057                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 34424.849057                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 34424.849057                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 34424.849057                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 18919                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           18292                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             270                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              16700                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 13986                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           83.748503                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   250                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          93467                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            20315                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       177693                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     18919                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            14236                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       70648                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   631                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                   19255                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            91286                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            1.975582                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.088256                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  60341     66.10%     66.10% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2495      2.73%     68.83% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   1687      1.85%     70.68% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   2739      3.00%     73.68% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                   2385      2.61%     76.30% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1729      1.89%     78.19% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   2749      3.01%     81.20% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   5710      6.26%     87.46% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  11451     12.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              91286                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.202414                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.901131                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   8635                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               60195                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    3229                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles               18940                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  287                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                286                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               172562                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  287                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  14711                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  8695                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         2573                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   15783                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles               49237                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               171298                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                46864                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                  511                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands            243148                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              841648                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         272226                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps              225934                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  17203                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               72                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           71                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                   93371                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              40704                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              1609                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             662                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            215                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   170156                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               113                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  164491                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            1084                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         11658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        52907                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        91286                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       1.801930                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      0.579995                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              8104      8.88%      8.88% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              1873      2.05%     10.93% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2             81309     89.07%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         91286                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               95624     58.13%     58.13% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult              24580     14.94%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.08% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              43078     26.19%     99.27% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              1209      0.73%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               164491                       # Type of FU issued
system.cpu11.iq.rate                         1.759883                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           421350                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          181935                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       159457                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               164491                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         2706                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          464                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked         4568                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  287                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  3116                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 326                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            170272                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               40704                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               1609                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               57                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 134                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          177                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                253                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              164279                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               42894                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             210                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                      44091                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  16525                       # Number of branches executed
system.cpu11.iew.exec_stores                     1197                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.757615                       # Inst execution rate
system.cpu11.iew.wb_sent                       159510                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      159457                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  139792                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  239494                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     1.706025                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.583697                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts         11597                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            96                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             242                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        89665                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     1.768929                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.288637                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        29145     32.50%     32.50% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        28352     31.62%     64.12% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2        13828     15.42%     79.55% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         6528      7.28%     86.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          459      0.51%     87.34% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         3045      3.40%     90.73% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          106      0.12%     90.85% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7          294      0.33%     91.18% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         7908      8.82%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        89665                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             157317                       # Number of instructions committed
system.cpu11.commit.committedOps               158611                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        39143                       # Number of memory references committed
system.cpu11.commit.loads                       37998                       # Number of loads committed
system.cpu11.commit.membars                        47                       # Number of memory barriers committed
system.cpu11.commit.branches                    16407                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  142407                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                125                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          94889     59.82%     59.82% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult         24579     15.50%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.32% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         37998     23.96%     99.28% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         1145      0.72%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          158611                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                7908                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     251484                       # The number of ROB reads
system.cpu11.rob.rob_writes                    342102                       # The number of ROB writes
system.cpu11.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          2181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     243493                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    157317                       # Number of Instructions Simulated
system.cpu11.committedOps                      158611                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.594132                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.594132                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.683129                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.683129                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 259547                       # number of integer regfile reads
system.cpu11.int_regfile_writes                130457                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                  607221                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  96663                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                 46955                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   50                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             343                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         106.560535                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             37503                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             900                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           41.670000                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   106.560535                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.104063                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.104063                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          546                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           79822                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          79822                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        36642                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         36642                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          854                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          854                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.demand_hits::cpu11.data        37496                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          37496                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        37498                       # number of overall hits
system.cpu11.dcache.overall_hits::total         37498                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         1653                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         1653                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          276                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            1                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           13                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            8                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         1929                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         1929                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         1930                       # number of overall misses
system.cpu11.dcache.overall_misses::total         1930                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     39182480                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     39182480                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      7115001                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      7115001                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       137439                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       137439                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        13500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        13500                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        82500                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        82500                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data     46297481                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total     46297481                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data     46297481                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total     46297481                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        38295                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        38295                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         1130                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         1130                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        39425                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        39425                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        39428                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        39428                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.043165                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.043165                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.244248                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.244248                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.048928                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.048928                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.048950                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.048950                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 23703.859649                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 23703.859649                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 25778.989130                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 25778.989130                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 10572.230769                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 10572.230769                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  1687.500000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  1687.500000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 24000.767755                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 24000.767755                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 23988.332124                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 23988.332124                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         7071                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             341                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    20.736070                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          126                       # number of writebacks
system.cpu11.dcache.writebacks::total             126                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data          881                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total          881                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          142                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1023                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1023                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1023                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1023                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          772                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          134                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           13                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            8                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data          906                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total          906                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data          907                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total          907                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     19051008                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     19051008                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      2695500                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      2695500                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       112061                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       112061                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        75000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        75000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     21746508                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     21746508                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     21749008                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     21749008                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.020159                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.020159                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.118584                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.118584                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.022980                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.022980                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.023004                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.023004                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 24677.471503                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 24677.471503                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 20115.671642                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 20115.671642                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  8620.076923                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8620.076923                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         1125                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         1125                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 24002.768212                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 24002.768212                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 23979.060639                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 23979.060639                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          13.616616                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             19183                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          355.240741                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    13.616616                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.026595                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.026595                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           38564                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          38564                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        19183                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         19183                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        19183                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          19183                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        19183                       # number of overall hits
system.cpu11.icache.overall_hits::total         19183                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           72                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           72                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           72                       # number of overall misses
system.cpu11.icache.overall_misses::total           72                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      2482461                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      2482461                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      2482461                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      2482461                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      2482461                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      2482461                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        19255                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        19255                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        19255                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        19255                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        19255                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        19255                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.003739                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003739                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.003739                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003739                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.003739                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003739                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 34478.625000                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 34478.625000                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 34478.625000                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 34478.625000                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 34478.625000                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 34478.625000                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           18                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           18                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           18                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           54                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           54                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           54                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      1891026                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      1891026                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      1891026                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      1891026                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      1891026                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      1891026                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.002804                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.002804                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.002804                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.002804                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.002804                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.002804                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst        35019                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total        35019                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst        35019                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total        35019                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst        35019                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total        35019                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 17117                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           16547                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             261                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              15630                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 13076                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           83.659629                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   219                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          92921                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            20118                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       170564                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     17117                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            13295                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       70416                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   599                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                   19213                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  54                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            90841                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.903799                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.023940                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  60432     66.53%     66.53% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   2706      2.98%     69.50% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   1742      1.92%     71.42% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   2922      3.22%     74.64% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   2307      2.54%     77.18% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   1890      2.08%     79.26% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   2646      2.91%     82.17% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   6135      6.75%     88.92% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  10061     11.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              90841                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.184210                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.835581                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   8246                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               61144                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    2965                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles               18215                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  271                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                260                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               165338                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  271                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  13930                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                 10914                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         2979                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   15189                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles               47558                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               164161                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                45230                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                  495                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands            230138                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              807013                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         262568                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps              213825                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  16312                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               78                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           78                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                   88896                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              39737                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              1523                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             605                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            175                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   163005                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               111                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  160172                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            1029                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         11227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        50929                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        90841                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.763213                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      0.628463                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              9731     10.71%     10.71% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              2048      2.25%     12.97% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2             79062     87.03%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         90841                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               89895     56.12%     56.12% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult              24580     15.35%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.47% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              44603     27.85%     99.32% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              1094      0.68%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               160172                       # Type of FU issued
system.cpu12.iq.rate                         1.723744                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           412212                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          174351                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       152709                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               160172                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         2652                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          492                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked         7005                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  271                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  3608                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 991                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            163119                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               39737                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               1523                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               62                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 745                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          168                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                245                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              159959                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               44423                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             211                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                      45505                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  14898                       # Number of branches executed
system.cpu12.iew.exec_stores                     1082                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.721452                       # Inst execution rate
system.cpu12.iew.wb_sent                       152759                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      152709                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                  134502                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  228301                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     1.643428                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.589143                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts         11166                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            94                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             233                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        89280                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.701266                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.285475                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        31664     35.47%     35.47% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        26734     29.94%     65.41% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2        13633     15.27%     80.68% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         6023      6.75%     87.43% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          332      0.37%     87.80% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         2740      3.07%     90.87% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          101      0.11%     90.98% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7          238      0.27%     91.25% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         7815      8.75%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        89280                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             150798                       # Number of instructions committed
system.cpu12.commit.committedOps               151889                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        38116                       # Number of memory references committed
system.cpu12.commit.loads                       37085                       # Number of loads committed
system.cpu12.commit.membars                        40                       # Number of memory barriers committed
system.cpu12.commit.branches                    14796                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  137261                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                104                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          89194     58.72%     58.72% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult         24579     16.18%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         37085     24.42%     99.32% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         1031      0.68%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          151889                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                7815                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     244130                       # The number of ROB reads
system.cpu12.rob.rob_writes                    327736                       # The number of ROB writes
system.cpu12.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          2080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     244039                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    150798                       # Number of Instructions Simulated
system.cpu12.committedOps                      151889                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.616195                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.616195                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.622862                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.622862                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 253421                       # number of integer regfile reads
system.cpu12.int_regfile_writes                127751                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                  591585                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  87160                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                 45897                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   98                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             342                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         104.695241                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             36377                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             899                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           40.463849                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   104.695241                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.102241                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.102241                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           77750                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          77750                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        35644                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         35644                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          726                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          726                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            1                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data        36370                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          36370                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        36372                       # number of overall hits
system.cpu12.dcache.overall_hits::total         36372                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         1728                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1728                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          278                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            1                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           24                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           24                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            5                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2006                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2006                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2007                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2007                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data     48679470                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total     48679470                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      8814250                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      8814250                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       372454                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       372454                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data        17000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total        17000                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data     57493720                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total     57493720                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data     57493720                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total     57493720                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        37372                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        37372                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         1004                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         1004                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        38376                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        38376                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        38379                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        38379                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.046238                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.046238                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.276892                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.276892                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.960000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.960000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.052272                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.052272                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.052294                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.052294                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 28170.989583                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 28170.989583                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 31705.935252                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 31705.935252                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 15518.916667                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 15518.916667                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         2400                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 28660.877368                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 28660.877368                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 28646.596911                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 28646.596911                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         9591                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             502                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    19.105578                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          142                       # number of writebacks
system.cpu12.dcache.writebacks::total             142                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data          957                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total          957                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          143                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1100                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1100                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1100                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1100                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          771                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          771                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          135                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           24                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            5                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          906                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          906                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          907                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          907                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     23745016                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     23745016                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      3325250                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      3325250                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       327546                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       327546                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     27070266                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     27070266                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     27072766                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     27072766                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.020630                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.020630                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.134462                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.134462                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.960000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.023609                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.023609                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.023633                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.023633                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 30797.686122                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 30797.686122                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 24631.481481                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 24631.481481                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 13647.750000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13647.750000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         1500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 29878.880795                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 29878.880795                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 29848.694598                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 29848.694598                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          13.290039                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             19148                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          361.283019                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    13.290039                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.025957                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.025957                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           38479                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          38479                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        19148                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         19148                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        19148                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          19148                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        19148                       # number of overall hits
system.cpu12.icache.overall_hits::total         19148                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           65                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           65                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           65                       # number of overall misses
system.cpu12.icache.overall_misses::total           65                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      2120751                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      2120751                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      2120751                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      2120751                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      2120751                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      2120751                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        19213                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        19213                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        19213                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        19213                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        19213                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        19213                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.003383                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003383                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.003383                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003383                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.003383                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003383                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 32626.938462                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 32626.938462                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 32626.938462                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 32626.938462                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 32626.938462                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 32626.938462                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           12                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           12                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           12                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           53                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           53                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           53                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1765749                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1765749                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1765749                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1765749                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1765749                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1765749                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.002759                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.002759                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.002759                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.002759                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.002759                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.002759                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 33316.018868                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 33316.018868                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 33316.018868                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 33316.018868                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 33316.018868                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 33316.018868                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 18656                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           18051                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             264                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              17292                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 13863                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           80.170021                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   240                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          92299                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            20284                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       176629                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     18656                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            14103                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       69486                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   617                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                   19232                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            90086                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            1.989277                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.090537                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  59233     65.75%     65.75% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                   2527      2.81%     68.56% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                   1728      1.92%     70.47% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                   2730      3.03%     73.51% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   2318      2.57%     76.08% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                   1785      1.98%     78.06% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                   2754      3.06%     81.12% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   5776      6.41%     87.53% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  11235     12.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              90086                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.202126                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.913661                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   8628                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               59166                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    3156                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles               18856                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  280                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                274                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               171422                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  280                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  14657                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  7608                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         3319                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   15742                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles               48480                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               170205                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                46183                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                  521                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands            241229                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              836312                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         270773                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps              224319                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  16899                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               92                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           92                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                   92402                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              40542                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              1591                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             621                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            190                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   169060                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               130                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  162416                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            1039                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         11415                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined        52207                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        90086                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       1.802899                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      0.580150                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              8032      8.92%      8.92% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              1692      1.88%     10.79% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2             80362     89.21%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         90086                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               94807     58.37%     58.37% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult              24580     15.13%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.51% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              41806     25.74%     99.25% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              1223      0.75%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               162416                       # Type of FU issued
system.cpu13.iq.rate                         1.759672                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           415955                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          180612                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       158531                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               162416                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         2650                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          430                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         3429                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  280                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  2643                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 246                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            169193                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              12                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               40542                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               1591                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               79                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                  86                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          174                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                245                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              162204                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               41621                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             210                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                      42833                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  16294                       # Number of branches executed
system.cpu13.iew.exec_stores                     1212                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.757375                       # Inst execution rate
system.cpu13.iew.wb_sent                       158579                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      158531                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  139317                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  238547                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     1.717581                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.584023                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts         11354                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             236                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        88503                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.782708                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.300640                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        28477     32.18%     32.18% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        28169     31.83%     64.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2        13637     15.41%     79.41% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         6426      7.26%     86.67% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          524      0.59%     87.27% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         2877      3.25%     90.52% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          128      0.14%     90.66% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          315      0.36%     91.02% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         7950      8.98%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        88503                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             156490                       # Number of instructions committed
system.cpu13.commit.committedOps               157775                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        39053                       # Number of memory references committed
system.cpu13.commit.loads                       37892                       # Number of loads committed
system.cpu13.commit.membars                        46                       # Number of memory barriers committed
system.cpu13.commit.branches                    16196                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  141781                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                124                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          94143     59.67%     59.67% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult         24579     15.58%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.25% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         37892     24.02%     99.26% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         1161      0.74%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          157775                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                7950                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     249201                       # The number of ROB reads
system.cpu13.rob.rob_writes                    339906                       # The number of ROB writes
system.cpu13.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          2213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     244661                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    156490                       # Number of Instructions Simulated
system.cpu13.committedOps                      157775                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.589808                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.589808                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.695468                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.695468                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 256903                       # number of integer regfile reads
system.cpu13.int_regfile_writes                130108                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                  600690                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  95241                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                 46847                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  139                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             341                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         107.327958                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             37346                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             897                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           41.634337                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   107.327958                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.104812                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.104812                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           79597                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          79597                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        36472                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         36472                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          849                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          849                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.demand_hits::cpu13.data        37321                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          37321                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        37323                       # number of overall hits
system.cpu13.dcache.overall_hits::total         37323                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         1673                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1673                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          276                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            1                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           31                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           31                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           17                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         1949                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         1949                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         1950                       # number of overall misses
system.cpu13.dcache.overall_misses::total         1950                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     32038988                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     32038988                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      5706000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      5706000                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       276855                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       276855                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        21000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        21000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data       158000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total       158000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data     37744988                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total     37744988                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data     37744988                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total     37744988                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        38145                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        38145                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         1125                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         1125                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        39270                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        39270                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        39273                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        39273                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.043859                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.043859                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.245333                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.245333                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.911765                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.911765                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.049631                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.049631                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.049652                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.049652                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 19150.620442                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 19150.620442                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 20673.913043                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 20673.913043                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  8930.806452                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  8930.806452                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data  1235.294118                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  1235.294118                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 19366.335557                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 19366.335557                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 19356.404103                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 19356.404103                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         5197                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             243                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    21.386831                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          127                       # number of writebacks
system.cpu13.dcache.writebacks::total             127                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          903                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          903                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          142                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1045                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1045                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1045                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1045                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          770                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          134                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           31                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           31                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           17                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          904                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          904                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          905                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          905                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     15365006                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     15365006                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      2193500                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      2193500                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       213645                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       213645                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data       137000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total       137000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     17558506                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     17558506                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     17561006                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     17561006                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020186                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020186                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.119111                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.119111                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.911765                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.911765                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.023020                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.023020                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.023044                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.023044                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 19954.553247                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 19954.553247                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 16369.402985                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 16369.402985                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  6891.774194                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6891.774194                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data   970.588235                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total   970.588235                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 19423.126106                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 19423.126106                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 19404.426519                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 19404.426519                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          13.490260                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             19162                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          354.851852                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    13.490260                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.026348                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.026348                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           38518                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          38518                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        19162                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         19162                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        19162                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          19162                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        19162                       # number of overall hits
system.cpu13.icache.overall_hits::total         19162                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           70                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           70                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           70                       # number of overall misses
system.cpu13.icache.overall_misses::total           70                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      3155468                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      3155468                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      3155468                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      3155468                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      3155468                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      3155468                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        19232                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        19232                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        19232                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        19232                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        19232                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        19232                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.003640                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003640                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.003640                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003640                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.003640                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003640                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 45078.114286                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 45078.114286                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 45078.114286                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 45078.114286                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 45078.114286                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 45078.114286                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           16                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           16                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           16                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           54                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           54                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      2227032                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      2227032                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      2227032                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      2227032                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      2227032                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      2227032                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.002808                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.002808                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.002808                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.002808                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.002808                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.002808                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 41241.333333                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 41241.333333                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 41241.333333                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 41241.333333                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 41241.333333                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 41241.333333                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 18295                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           17663                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             280                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              15976                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 13668                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           85.553330                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   238                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          91755                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            20309                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       175357                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     18295                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            13906                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       68863                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   641                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                   19301                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  59                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            89500                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.988313                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.078785                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  58559     65.43%     65.43% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   2636      2.95%     68.37% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   1865      2.08%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   2705      3.02%     73.48% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   2330      2.60%     76.08% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   1938      2.17%     78.25% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   2609      2.92%     81.16% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   6055      6.77%     87.93% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  10803     12.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              89500                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.199390                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.911144                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   8530                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               58869                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    3376                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles               18434                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  291                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                279                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               169921                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  291                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  14438                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  8101                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         2970                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   15671                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles               48029                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               168640                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                45676                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                  553                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands            238211                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              828739                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         268618                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps              221254                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  16954                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               84                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                   90471                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              40316                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              1561                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             625                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            193                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   167333                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               133                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  161015                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            1018                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         11443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        52159                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        89500                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.799050                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      0.584638                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              8110      9.06%      9.06% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              1765      1.97%     11.03% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2             79625     88.97%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         89500                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               93390     58.00%     58.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult              24580     15.27%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.27% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              41883     26.01%     99.28% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              1162      0.72%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               161015                       # Type of FU issued
system.cpu14.iq.rate                         1.754836                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           412546                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          178915                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       156790                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               161015                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         2671                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          455                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         3748                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  291                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  2791                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 267                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            167469                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              65                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               40316                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               1561                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               70                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   15                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 106                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          176                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                260                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              160790                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               41700                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             223                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                      42849                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  15895                       # Number of branches executed
system.cpu14.iew.exec_stores                     1149                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.752384                       # Inst execution rate
system.cpu14.iew.wb_sent                       156837                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      156790                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                  137978                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  235826                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     1.708790                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.585084                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts         11382                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           105                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             251                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        87906                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.774885                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.306403                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        28796     32.76%     32.76% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        27618     31.42%     64.18% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2        13549     15.41%     79.59% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         6250      7.11%     86.70% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          459      0.52%     87.22% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         2857      3.25%     90.47% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          136      0.15%     90.63% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7          308      0.35%     90.98% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         7933      9.02%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        87906                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             154816                       # Number of instructions committed
system.cpu14.commit.committedOps               156023                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        38751                       # Number of memory references committed
system.cpu14.commit.loads                       37645                       # Number of loads committed
system.cpu14.commit.membars                        44                       # Number of memory barriers committed
system.cpu14.commit.branches                    15787                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  140424                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                116                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          92693     59.41%     59.41% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult         24579     15.75%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         37645     24.13%     99.29% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         1106      0.71%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          156023                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                7933                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     246936                       # The number of ROB reads
system.cpu14.rob.rob_writes                    336470                       # The number of ROB writes
system.cpu14.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          2255                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     245205                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    154816                       # Number of Instructions Simulated
system.cpu14.committedOps                      156023                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.592671                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.592671                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.687276                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.687276                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 254951                       # number of integer regfile reads
system.cpu14.int_regfile_writes                129369                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                  595683                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  92930                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                 46515                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  116                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             344                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         106.584470                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             36974                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             898                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           41.173719                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   106.584470                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.104086                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.104086                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           79007                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          79007                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        36167                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         36167                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          800                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          800                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            2                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data        36967                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          36967                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        36969                       # number of overall hits
system.cpu14.dcache.overall_hits::total         36969                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         1740                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1740                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          276                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            1                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           27                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           16                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2016                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2016                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2017                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data     35806955                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total     35806955                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      6773750                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      6773750                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       208361                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       208361                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data       165500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total       165500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data     42580705                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total     42580705                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data     42580705                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total     42580705                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        37907                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        37907                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         1076                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         1076                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        38983                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        38983                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        38986                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        38986                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.045902                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.045902                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.256506                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.256506                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.931034                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.931034                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.051715                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.051715                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.051737                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.051737                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 20578.709770                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 20578.709770                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 24542.572464                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 24542.572464                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  7717.074074                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  7717.074074                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data          750                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          750                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 21121.381448                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 21121.381448                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 21110.909767                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 21110.909767                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         5869                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             290                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    20.237931                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          135                       # number of writebacks
system.cpu14.dcache.writebacks::total             135                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data          969                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total          969                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          142                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1111                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1111                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1111                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1111                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          771                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          771                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          134                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           27                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           16                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          905                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          906                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     16645024                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     16645024                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      2556750                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      2556750                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       153139                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       153139                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data       146000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total       146000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     19201774                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     19201774                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     19204274                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     19204274                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.020339                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.020339                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.124535                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.124535                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.931034                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.931034                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.023215                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.023215                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.023239                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.023239                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 21588.876783                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 21588.876783                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 19080.223881                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 19080.223881                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  5671.814815                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5671.814815                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data   468.750000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total   468.750000                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 21217.429834                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 21217.429834                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 21196.770419                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 21196.770419                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          13.441450                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             19231                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          349.654545                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    13.441450                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.026253                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.026253                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           38657                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          38657                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        19231                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         19231                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        19231                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          19231                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        19231                       # number of overall hits
system.cpu14.icache.overall_hits::total         19231                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           70                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           70                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           70                       # number of overall misses
system.cpu14.icache.overall_misses::total           70                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      2814419                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      2814419                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      2814419                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      2814419                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      2814419                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      2814419                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        19301                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        19301                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        19301                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        19301                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        19301                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        19301                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.003627                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003627                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.003627                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003627                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.003627                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003627                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 40205.985714                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 40205.985714                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 40205.985714                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 40205.985714                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 40205.985714                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 40205.985714                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           15                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           15                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           15                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           55                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           55                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      2078551                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      2078551                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      2078551                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      2078551                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      2078551                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      2078551                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.002850                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.002850                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.002850                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.002850                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.002850                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.002850                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 37791.836364                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 37791.836364                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 37791.836364                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 37791.836364                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 37791.836364                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 37791.836364                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 18440                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           17827                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             268                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              15929                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 13756                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           86.358215                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   241                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          91211                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            20359                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       175723                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     18440                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            13997                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       68284                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   621                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                   19298                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            88961                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.004429                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.079095                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  57742     64.91%     64.91% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                   2780      3.12%     68.03% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                   1870      2.10%     70.13% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                   2868      3.22%     73.36% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   2270      2.55%     75.91% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                   1983      2.23%     78.14% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                   2501      2.81%     80.95% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   6385      7.18%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  10562     11.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              88961                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.202169                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.926555                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   8585                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               58265                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    3187                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles               18642                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  282                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                278                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               170306                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  282                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  14351                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  8000                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         2449                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   15839                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles               48040                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               169104                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                45750                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  520                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands            239273                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups              831029                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         269233                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps              222662                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  16610                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               69                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           67                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                   90346                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              40376                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              1569                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             629                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            205                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   167938                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               108                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  161487                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            1014                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         11261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined        51066                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        88961                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.815256                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      0.562213                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              7360      8.27%      8.27% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1715      1.93%     10.20% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2             79886     89.80%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         88961                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               94080     58.26%     58.26% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult              24580     15.22%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.48% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              41652     25.79%     99.27% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              1175      0.73%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               161487                       # Type of FU issued
system.cpu15.iq.rate                         1.770477                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           412949                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          179317                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       157613                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               161487                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         2631                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          461                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked         3403                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  282                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  2622                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 249                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            168049                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               40376                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               1569                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               54                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                  99                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          176                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                251                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              161278                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               41471                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             209                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                      42634                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  16077                       # Number of branches executed
system.cpu15.iew.exec_stores                     1163                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.768186                       # Inst execution rate
system.cpu15.iew.wb_sent                       157662                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      157613                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                  138599                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  237128                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     1.728004                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.584490                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts         11265                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            91                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             240                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        87389                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.794105                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.309815                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        27978     32.02%     32.02% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        27801     31.81%     63.83% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2        13521     15.47%     79.30% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         6298      7.21%     86.51% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          486      0.56%     87.06% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         2899      3.32%     90.38% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          154      0.18%     90.56% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          331      0.38%     90.94% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         7921      9.06%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        87389                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             155549                       # Number of instructions committed
system.cpu15.commit.committedOps               156785                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        38853                       # Number of memory references committed
system.cpu15.commit.loads                       37745                       # Number of loads committed
system.cpu15.commit.membars                        45                       # Number of memory barriers committed
system.cpu15.commit.branches                    15972                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  141006                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                119                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          93353     59.54%     59.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult         24579     15.68%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         37745     24.07%     99.29% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         1108      0.71%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          156785                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                7921                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     247063                       # The number of ROB reads
system.cpu15.rob.rob_writes                    337678                       # The number of ROB writes
system.cpu15.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          2250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     245749                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    155549                       # Number of Instructions Simulated
system.cpu15.committedOps                      156785                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.586381                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.586381                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.705375                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.705375                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 255696                       # number of integer regfile reads
system.cpu15.int_regfile_writes                129725                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                  597420                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  94032                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                 46609                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             346                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         107.028068                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             37013                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             900                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           41.125556                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   107.028068                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.104520                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.104520                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           79238                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          79238                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        36188                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         36188                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          818                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          818                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.demand_hits::cpu15.data        37006                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          37006                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        37008                       # number of overall hits
system.cpu15.dcache.overall_hits::total         37008                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1849                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1849                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          276                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            1                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           12                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data           10                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         2125                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         2125                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         2126                       # number of overall misses
system.cpu15.dcache.overall_misses::total         2126                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     36168450                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     36168450                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      6851998                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      6851998                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       115385                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       115385                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data        93500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total        93500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data     43020448                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total     43020448                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data     43020448                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total     43020448                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        38037                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        38037                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         1094                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         1094                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        39131                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        39131                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        39134                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        39134                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.048611                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.048611                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.252285                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.252285                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.054305                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.054305                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.054326                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.054326                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 19561.087074                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 19561.087074                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 24826.079710                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 24826.079710                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  9615.416667                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  9615.416667                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         1200                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         1200                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 20244.916706                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 20244.916706                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 20235.394167                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 20235.394167                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         5393                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             268                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    20.123134                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          140                       # number of writebacks
system.cpu15.dcache.writebacks::total             140                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1076                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1076                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          142                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1218                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1218                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1218                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1218                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          773                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          134                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           12                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data           10                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          907                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          907                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          908                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          908                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     15936523                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     15936523                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data      2577001                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total      2577001                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        89615                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        89615                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data        83000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total        83000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     18513524                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     18513524                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     18516024                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     18516024                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.020322                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.020322                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.122486                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.122486                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.023179                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.023179                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.023202                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.023202                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 20616.459250                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 20616.459250                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 19231.350746                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 19231.350746                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  7467.916667                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7467.916667                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data          750                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total          750                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 20411.823594                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 20411.823594                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 20392.096916                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 20392.096916                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          13.363183                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             19228                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          356.074074                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    13.363183                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.026100                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.026100                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           38650                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          38650                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        19228                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         19228                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        19228                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          19228                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        19228                       # number of overall hits
system.cpu15.icache.overall_hits::total         19228                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           70                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           70                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           70                       # number of overall misses
system.cpu15.icache.overall_misses::total           70                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      2756434                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      2756434                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      2756434                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      2756434                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      2756434                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      2756434                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        19298                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        19298                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        19298                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        19298                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        19298                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        19298                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.003627                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003627                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.003627                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003627                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.003627                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003627                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 39377.628571                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 39377.628571                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 39377.628571                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 39377.628571                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 39377.628571                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 39377.628571                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           16                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           16                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           16                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           54                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           54                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           54                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      2118547                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      2118547                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      2118547                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      2118547                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      2118547                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      2118547                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.002798                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.002798                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.002798                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.002798                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.002798                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.002798                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 39232.351852                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 39232.351852                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 39232.351852                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 39232.351852                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 39232.351852                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 39232.351852                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.branchPred.lookups                 17168                       # Number of BP lookups
system.cpu16.branchPred.condPredicted           16617                       # Number of conditional branches predicted
system.cpu16.branchPred.condIncorrect             263                       # Number of conditional branches incorrect
system.cpu16.branchPred.BTBLookups              15154                       # Number of BTB lookups
system.cpu16.branchPred.BTBHits                 13100                       # Number of BTB hits
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct           86.445823                       # BTB Hit Percentage
system.cpu16.branchPred.usedRAS                   211                       # Number of times the RAS was used to get a target.
system.cpu16.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                          90667                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.fetch.icacheStallCycles            20129                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.Insts                       170885                       # Number of instructions fetch has processed
system.cpu16.fetch.Branches                     17168                       # Number of branches that fetch encountered
system.cpu16.fetch.predictedBranches            13311                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.Cycles                       68180                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.SquashCycles                   605                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu16.fetch.CacheLines                   19195                       # Number of cache lines fetched
system.cpu16.fetch.IcacheSquashes                  52                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.rateDist::samples            88619                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            1.954615                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           3.056930                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0                  58433     65.94%     65.94% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                   2571      2.90%     68.84% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2                   1619      1.83%     70.67% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3                   2918      3.29%     73.96% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::4                   2322      2.62%     76.58% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::5                   1766      1.99%     78.57% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::6                   2747      3.10%     81.67% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::7                   5891      6.65%     88.32% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::8                  10352     11.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total              88619                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.branchRate                0.189352                       # Number of branch fetches per cycle
system.cpu16.fetch.rate                      1.884754                       # Number of inst fetches per cycle
system.cpu16.decode.IdleCycles                   8310                       # Number of cycles decode is idle
system.cpu16.decode.BlockedCycles               58795                       # Number of cycles decode is blocked
system.cpu16.decode.RunCycles                    3004                       # Number of cycles decode is running
system.cpu16.decode.UnblockCycles               18236                       # Number of cycles decode is unblocking
system.cpu16.decode.SquashCycles                  274                       # Number of cycles decode is squashing
system.cpu16.decode.BranchResolved                258                       # Number of times decode resolved a branch
system.cpu16.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu16.decode.DecodedInsts               165655                       # Number of instructions handled by decode
system.cpu16.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu16.rename.SquashCycles                  274                       # Number of cycles rename is squashing
system.cpu16.rename.IdleCycles                  14098                       # Number of cycles rename is idle
system.cpu16.rename.BlockCycles                  9419                       # Number of cycles rename is blocking
system.cpu16.rename.serializeStallCycles         2531                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.RunCycles                   15160                       # Number of cycles rename is running
system.cpu16.rename.UnblockCycles               47137                       # Number of cycles rename is unblocking
system.cpu16.rename.RenamedInsts               164481                       # Number of instructions processed by rename
system.cpu16.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu16.rename.IQFullEvents                44770                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.LQFullEvents                  439                       # Number of times rename has blocked due to LQ full
system.cpu16.rename.RenamedOperands            230712                       # Number of destination operands rename has renamed
system.cpu16.rename.RenameLookups              808541                       # Number of register rename lookups that rename has made
system.cpu16.rename.int_rename_lookups         263028                       # Number of integer rename lookups
system.cpu16.rename.CommittedMaps              214298                       # Number of HB maps that are committed
system.cpu16.rename.UndoneMaps                  16410                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.serializingInsts               69                       # count of serializing insts renamed
system.cpu16.rename.tempSerializingInsts           67                       # count of temporary serializing insts renamed
system.cpu16.rename.skidInsts                   89118                       # count of insts added to the skid buffer
system.cpu16.memDep0.insertedLoads              39775                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores              1518                       # Number of stores inserted to the mem dependence unit.
system.cpu16.memDep0.conflictingLoads             586                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores            180                       # Number of conflicting stores.
system.cpu16.iq.iqInstsAdded                   163311                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqInstsIssued                  158108                       # Number of instructions issued
system.cpu16.iq.iqSquashedInstsIssued            1038                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedInstsExamined         11273                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedOperandsExamined        51197                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.issued_per_cycle::samples        88619                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       1.784132                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      0.602983                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0              8610      9.72%      9.72% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1              1910      2.16%     11.87% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2             78099     88.13%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total         88619                       # Number of insts issued each cycle
system.cpu16.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu16.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu               90124     57.00%     57.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult              24580     15.55%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd                 0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu                  0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.55% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead              42308     26.76%     99.31% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite              1096      0.69%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total               158108                       # Type of FU issued
system.cpu16.iq.rate                         1.743832                       # Inst issue rate
system.cpu16.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.int_inst_queue_reads           405871                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_writes          174694                       # Number of integer instruction queue writes
system.cpu16.iq.int_inst_queue_wakeup_accesses       152958                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.int_alu_accesses               158108                       # Number of integer alu accesses
system.cpu16.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu16.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.squashedLoads         2663                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.squashedStores          494                       # Number of stores squashed
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.cacheBlocked         4699                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewSquashCycles                  274                       # Number of cycles IEW is squashing
system.cpu16.iew.iewBlockCycles                  3583                       # Number of cycles IEW is blocking
system.cpu16.iew.iewUnblockCycles                 249                       # Number of cycles IEW is unblocking
system.cpu16.iew.iewDispatchedInsts            163412                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispLoadInsts               39775                       # Number of dispatched load instructions
system.cpu16.iew.iewDispStoreInsts               1518                       # Number of dispatched store instructions
system.cpu16.iew.iewDispNonSpecInsts               53                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewIQFullEvents                   22                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewLSQFullEvents                  25                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu16.iew.predictedTakenIncorrect          169                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.branchMispredicts                245                       # Number of branch mispredicts detected at execute
system.cpu16.iew.iewExecutedInsts              157905                       # Number of executed instructions
system.cpu16.iew.iewExecLoadInsts               42133                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts             201                       # Number of squashed instructions skipped in execute
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.exec_nop                           3                       # number of nop insts executed
system.cpu16.iew.exec_refs                      43217                       # number of memory reference insts executed
system.cpu16.iew.exec_branches                  14964                       # Number of branches executed
system.cpu16.iew.exec_stores                     1084                       # Number of stores executed
system.cpu16.iew.exec_rate                   1.741593                       # Inst execution rate
system.cpu16.iew.wb_sent                       153007                       # cumulative count of insts sent to commit
system.cpu16.iew.wb_count                      152958                       # cumulative count of insts written-back
system.cpu16.iew.wb_producers                  134994                       # num instructions producing a value
system.cpu16.iew.wb_consumers                  229676                       # num instructions consuming a value
system.cpu16.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu16.iew.wb_rate                     1.687031                       # insts written-back per cycle
system.cpu16.iew.wb_fanout                   0.587758                       # average fanout of values written-back
system.cpu16.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu16.commit.commitSquashedInsts         11214                       # The number of squashed insts skipped by commit
system.cpu16.commit.commitNonSpecStalls            87                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.branchMispredicts             235                       # The number of times a branch was mispredicted
system.cpu16.commit.committed_per_cycle::samples        87051                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     1.747665                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     2.309567                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0        29658     34.07%     34.07% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1        26646     30.61%     64.68% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2        13409     15.40%     80.08% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3         6013      6.91%     86.99% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4          374      0.43%     87.42% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5         2631      3.02%     90.44% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6          124      0.14%     90.58% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7          330      0.38%     90.96% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8         7866      9.04%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total        87051                       # Number of insts commited each cycle
system.cpu16.commit.committedInsts             151045                       # Number of instructions committed
system.cpu16.commit.committedOps               152136                       # Number of ops (including micro ops) committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.refs                        38136                       # Number of memory references committed
system.cpu16.commit.loads                       37112                       # Number of loads committed
system.cpu16.commit.membars                        40                       # Number of memory barriers committed
system.cpu16.commit.branches                    14859                       # Number of branches committed
system.cpu16.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu16.commit.int_insts                  137445                       # Number of committed integer instructions.
system.cpu16.commit.function_calls                104                       # Number of function calls committed.
system.cpu16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu          89421     58.78%     58.78% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult         24579     16.16%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu             0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.93% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead         37112     24.39%     99.33% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite         1024      0.67%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total          152136                       # Class of committed instruction
system.cpu16.commit.bw_lim_events                7866                       # number cycles where commit BW limit reached
system.cpu16.rob.rob_reads                     242145                       # The number of ROB reads
system.cpu16.rob.rob_writes                    328335                       # The number of ROB writes
system.cpu16.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.idleCycles                          2048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.quiesceCycles                     246293                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.committedInsts                    151045                       # Number of Instructions Simulated
system.cpu16.committedOps                      152136                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                             0.600265                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                       0.600265                       # CPI: Total CPI of All Threads
system.cpu16.ipc                             1.665931                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       1.665931                       # IPC: Total IPC of All Threads
system.cpu16.int_regfile_reads                 250970                       # number of integer regfile reads
system.cpu16.int_regfile_writes                127815                       # number of integer regfile writes
system.cpu16.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu16.cc_regfile_reads                  585444                       # number of cc regfile reads
system.cpu16.cc_regfile_writes                  87578                       # number of cc regfile writes
system.cpu16.misc_regfile_reads                 45907                       # number of misc regfile reads
system.cpu16.misc_regfile_writes                   72                       # number of misc regfile writes
system.cpu16.dcache.tags.replacements             342                       # number of replacements
system.cpu16.dcache.tags.tagsinuse         105.195657                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs             36319                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs             896                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           40.534598                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::cpu16.data   105.195657                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::cpu16.data     0.102730                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.102730                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1          539                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses           77783                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses          77783                       # Number of data accesses
system.cpu16.dcache.ReadReq_hits::cpu16.data        35584                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total         35584                       # number of ReadReq hits
system.cpu16.dcache.WriteReq_hits::cpu16.data          728                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total          728                       # number of WriteReq hits
system.cpu16.dcache.SoftPFReq_hits::cpu16.data            2                       # number of SoftPFReq hits
system.cpu16.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu16.dcache.LoadLockedReq_hits::cpu16.data            1                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu16.dcache.demand_hits::cpu16.data        36312                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total          36312                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::cpu16.data        36314                       # number of overall hits
system.cpu16.dcache.overall_hits::total         36314                       # number of overall hits
system.cpu16.dcache.ReadReq_misses::cpu16.data         1812                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total         1812                       # number of ReadReq misses
system.cpu16.dcache.WriteReq_misses::cpu16.data          276                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu16.dcache.SoftPFReq_misses::cpu16.data            1                       # number of SoftPFReq misses
system.cpu16.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data           17                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu16.dcache.StoreCondReq_misses::cpu16.data            8                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu16.dcache.demand_misses::cpu16.data         2088                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total         2088                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::cpu16.data         2089                       # number of overall misses
system.cpu16.dcache.overall_misses::total         2089                       # number of overall misses
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data     42883971                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total     42883971                       # number of ReadReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data      7629500                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total      7629500                       # number of WriteReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data       187923                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total       187923                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data        14000                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total        14000                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data       109000                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total       109000                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.demand_miss_latency::cpu16.data     50513471                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total     50513471                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::cpu16.data     50513471                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total     50513471                       # number of overall miss cycles
system.cpu16.dcache.ReadReq_accesses::cpu16.data        37396                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total        37396                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::cpu16.data         1004                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total         1004                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_accesses::cpu16.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.demand_accesses::cpu16.data        38400                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total        38400                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::cpu16.data        38403                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total        38403                       # number of overall (read+write) accesses
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data     0.048454                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.048454                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data     0.274900                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.274900                       # miss rate for WriteReq accesses
system.cpu16.dcache.SoftPFReq_miss_rate::cpu16.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data     0.944444                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.944444                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data            1                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_miss_rate::cpu16.data     0.054375                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.054375                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::cpu16.data     0.054397                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.054397                       # miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data 23666.650662                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 23666.650662                       # average ReadReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data 27643.115942                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 27643.115942                       # average WriteReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data 11054.294118                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 11054.294118                       # average LoadLockedReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data         1750                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total         1750                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data 24192.275383                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 24192.275383                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data 24180.694591                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 24180.694591                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs         7479                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs             338                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    22.127219                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu16.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu16.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu16.dcache.writebacks::writebacks          148                       # number of writebacks
system.cpu16.dcache.writebacks::total             148                       # number of writebacks
system.cpu16.dcache.ReadReq_mshr_hits::cpu16.data         1043                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total         1043                       # number of ReadReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::cpu16.data          142                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu16.dcache.demand_mshr_hits::cpu16.data         1185                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total         1185                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::cpu16.data         1185                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total         1185                       # number of overall MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data          769                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total          769                       # number of ReadReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data          134                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu16.dcache.SoftPFReq_mshr_misses::cpu16.data            1                       # number of SoftPFReq MSHR misses
system.cpu16.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data           17                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data            8                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.demand_mshr_misses::cpu16.data          903                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total          903                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::cpu16.data          904                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total          904                       # number of overall MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data     19621014                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total     19621014                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data      2820500                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total      2820500                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.SoftPFReq_mshr_miss_latency::cpu16.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu16.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data       152577                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total       152577                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data       101500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total       101500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data     22441514                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total     22441514                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data     22444014                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total     22444014                       # number of overall MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data     0.020564                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.020564                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data     0.133466                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.133466                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.SoftPFReq_mshr_miss_rate::cpu16.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data     0.944444                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data     0.023516                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.023516                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data     0.023540                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.023540                       # mshr miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data 25514.972692                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 25514.972692                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data 21048.507463                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 21048.507463                       # average WriteReq mshr miss latency
system.cpu16.dcache.SoftPFReq_avg_mshr_miss_latency::cpu16.data         2500                       # average SoftPFReq mshr miss latency
system.cpu16.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data  8975.117647                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8975.117647                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data  1187.500000                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total  1187.500000                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data 24852.174972                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 24852.174972                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data 24827.449115                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 24827.449115                       # average overall mshr miss latency
system.cpu16.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.icache.tags.replacements               0                       # number of replacements
system.cpu16.icache.tags.tagsinuse          12.852909                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs             19130                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs          360.943396                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::cpu16.inst    12.852909                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::cpu16.inst     0.025103                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.025103                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses           38443                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses          38443                       # Number of data accesses
system.cpu16.icache.ReadReq_hits::cpu16.inst        19130                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total         19130                       # number of ReadReq hits
system.cpu16.icache.demand_hits::cpu16.inst        19130                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total          19130                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::cpu16.inst        19130                       # number of overall hits
system.cpu16.icache.overall_hits::total         19130                       # number of overall hits
system.cpu16.icache.ReadReq_misses::cpu16.inst           65                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu16.icache.demand_misses::cpu16.inst           65                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::cpu16.inst           65                       # number of overall misses
system.cpu16.icache.overall_misses::total           65                       # number of overall misses
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst      2116985                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total      2116985                       # number of ReadReq miss cycles
system.cpu16.icache.demand_miss_latency::cpu16.inst      2116985                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total      2116985                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::cpu16.inst      2116985                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total      2116985                       # number of overall miss cycles
system.cpu16.icache.ReadReq_accesses::cpu16.inst        19195                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total        19195                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.demand_accesses::cpu16.inst        19195                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total        19195                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::cpu16.inst        19195                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total        19195                       # number of overall (read+write) accesses
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst     0.003386                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.003386                       # miss rate for ReadReq accesses
system.cpu16.icache.demand_miss_rate::cpu16.inst     0.003386                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.003386                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::cpu16.inst     0.003386                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.003386                       # miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst        32569                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total        32569                       # average ReadReq miss latency
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst        32569                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total        32569                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst        32569                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total        32569                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.fast_writes                     0                       # number of fast writes performed
system.cpu16.icache.cache_copies                    0                       # number of cache copies performed
system.cpu16.icache.ReadReq_mshr_hits::cpu16.inst           12                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu16.icache.demand_mshr_hits::cpu16.inst           12                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::cpu16.inst           12                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst           53                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu16.icache.demand_mshr_misses::cpu16.inst           53                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::cpu16.inst           53                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst      1807013                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      1807013                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst      1807013                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      1807013                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst      1807013                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      1807013                       # number of overall MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst     0.002761                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.002761                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst     0.002761                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.002761                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst     0.002761                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.002761                       # mshr miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst 34094.584906                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 34094.584906                       # average ReadReq mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst 34094.584906                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 34094.584906                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst 34094.584906                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 34094.584906                       # average overall mshr miss latency
system.cpu16.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu17.branchPred.lookups                 16824                       # Number of BP lookups
system.cpu17.branchPred.condPredicted           16263                       # Number of conditional branches predicted
system.cpu17.branchPred.condIncorrect             260                       # Number of conditional branches incorrect
system.cpu17.branchPred.BTBLookups              14897                       # Number of BTB lookups
system.cpu17.branchPred.BTBHits                 12936                       # Number of BTB hits
system.cpu17.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu17.branchPred.BTBHitPct           86.836276                       # BTB Hit Percentage
system.cpu17.branchPred.usedRAS                   212                       # Number of times the RAS was used to get a target.
system.cpu17.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu17.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.numCycles                          90123                       # number of cpu cycles simulated
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.fetch.icacheStallCycles            20254                       # Number of cycles fetch is stalled on an Icache miss
system.cpu17.fetch.Insts                       169383                       # Number of instructions fetch has processed
system.cpu17.fetch.Branches                     16824                       # Number of branches that fetch encountered
system.cpu17.fetch.predictedBranches            13148                       # Number of branches that fetch has predicted taken
system.cpu17.fetch.Cycles                       67514                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu17.fetch.SquashCycles                   593                       # Number of cycles fetch has spent squashing
system.cpu17.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu17.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu17.fetch.CacheLines                   19249                       # Number of cache lines fetched
system.cpu17.fetch.IcacheSquashes                  53                       # Number of outstanding Icache misses that were squashed
system.cpu17.fetch.rateDist::samples            88072                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::mean            1.949496                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::stdev           3.034655                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::0                  57592     65.39%     65.39% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::1                   2822      3.20%     68.60% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::2                   1889      2.14%     70.74% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::3                   2914      3.31%     74.05% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::4                   2235      2.54%     76.59% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::5                   1985      2.25%     78.84% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::6                   2507      2.85%     81.69% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::7                   6577      7.47%     89.16% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::8                   9551     10.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::total              88072                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.branchRate                0.186678                       # Number of branch fetches per cycle
system.cpu17.fetch.rate                      1.879465                       # Number of inst fetches per cycle
system.cpu17.decode.IdleCycles                   8239                       # Number of cycles decode is idle
system.cpu17.decode.BlockedCycles               58584                       # Number of cycles decode is blocked
system.cpu17.decode.RunCycles                    3011                       # Number of cycles decode is running
system.cpu17.decode.UnblockCycles               17970                       # Number of cycles decode is unblocking
system.cpu17.decode.SquashCycles                  268                       # Number of cycles decode is squashing
system.cpu17.decode.BranchResolved                255                       # Number of times decode resolved a branch
system.cpu17.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu17.decode.DecodedInsts               164023                       # Number of instructions handled by decode
system.cpu17.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu17.rename.SquashCycles                  268                       # Number of cycles rename is squashing
system.cpu17.rename.IdleCycles                  13694                       # Number of cycles rename is idle
system.cpu17.rename.BlockCycles                  9617                       # Number of cycles rename is blocking
system.cpu17.rename.serializeStallCycles         2723                       # count of cycles rename stalled for serializing inst
system.cpu17.rename.RunCycles                   15278                       # Number of cycles rename is running
system.cpu17.rename.UnblockCycles               46492                       # Number of cycles rename is unblocking
system.cpu17.rename.RenamedInsts               162936                       # Number of instructions processed by rename
system.cpu17.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu17.rename.IQFullEvents                44322                       # Number of times rename has blocked due to IQ full
system.cpu17.rename.LQFullEvents                  444                       # Number of times rename has blocked due to LQ full
system.cpu17.rename.RenamedOperands            227913                       # Number of destination operands rename has renamed
system.cpu17.rename.RenameLookups              801096                       # Number of register rename lookups that rename has made
system.cpu17.rename.int_rename_lookups         260942                       # Number of integer rename lookups
system.cpu17.rename.CommittedMaps              211756                       # Number of HB maps that are committed
system.cpu17.rename.UndoneMaps                  16153                       # Number of HB maps that are undone due to squashing
system.cpu17.rename.serializingInsts               74                       # count of serializing insts renamed
system.cpu17.rename.tempSerializingInsts           74                       # count of temporary serializing insts renamed
system.cpu17.rename.skidInsts                   87109                       # count of insts added to the skid buffer
system.cpu17.memDep0.insertedLoads              39560                       # Number of loads inserted to the mem dependence unit.
system.cpu17.memDep0.insertedStores              1490                       # Number of stores inserted to the mem dependence unit.
system.cpu17.memDep0.conflictingLoads             570                       # Number of conflicting loads.
system.cpu17.memDep0.conflictingStores            170                       # Number of conflicting stores.
system.cpu17.iq.iqInstsAdded                   161738                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu17.iq.iqNonSpecInstsAdded               105                       # Number of non-speculative instructions added to the IQ
system.cpu17.iq.iqInstsIssued                  156761                       # Number of instructions issued
system.cpu17.iq.iqSquashedInstsIssued             974                       # Number of squashed instructions issued
system.cpu17.iq.iqSquashedInstsExamined         11132                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu17.iq.iqSquashedOperandsExamined        50227                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu17.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu17.iq.issued_per_cycle::samples        88072                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::mean       1.779919                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::stdev      0.607537                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::0              8695      9.87%      9.87% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::1              1993      2.26%     12.14% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::2             77384     87.86%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::total         88072                       # Number of insts issued each cycle
system.cpu17.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu17.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu17.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu17.iq.FU_type_0::IntAlu               88965     56.75%     56.75% # Type of FU issued
system.cpu17.iq.FU_type_0::IntMult              24580     15.68%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::IntDiv                   0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatAdd                 0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCmp                 0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCvt                 0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMult                0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatDiv                 0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatSqrt                0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAdd                  0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAddAcc               0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAlu                  0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCmp                  0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCvt                  0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMisc                 0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMult                 0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMultAcc              0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShift                0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSqrt                 0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMult            0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.43% # Type of FU issued
system.cpu17.iq.FU_type_0::MemRead              42147     26.89%     99.32% # Type of FU issued
system.cpu17.iq.FU_type_0::MemWrite              1069      0.68%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::total               156761                       # Type of FU issued
system.cpu17.iq.rate                         1.739412                       # Inst issue rate
system.cpu17.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu17.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu17.iq.int_inst_queue_reads           402566                       # Number of integer instruction queue reads
system.cpu17.iq.int_inst_queue_writes          172983                       # Number of integer instruction queue writes
system.cpu17.iq.int_inst_queue_wakeup_accesses       151580                       # Number of integer instruction queue wakeup accesses
system.cpu17.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu17.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu17.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu17.iq.int_alu_accesses               156761                       # Number of integer alu accesses
system.cpu17.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu17.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu17.iew.lsq.thread0.squashedLoads         2647                       # Number of loads squashed
system.cpu17.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu17.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu17.iew.lsq.thread0.squashedStores          497                       # Number of stores squashed
system.cpu17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu17.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu17.iew.lsq.thread0.cacheBlocked         4728                       # Number of times an access to memory failed due to the cache being blocked
system.cpu17.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu17.iew.iewSquashCycles                  268                       # Number of cycles IEW is squashing
system.cpu17.iew.iewBlockCycles                  3362                       # Number of cycles IEW is blocking
system.cpu17.iew.iewUnblockCycles                 462                       # Number of cycles IEW is unblocking
system.cpu17.iew.iewDispatchedInsts            161846                       # Number of instructions dispatched to IQ
system.cpu17.iew.iewDispSquashedInsts              10                       # Number of squashed instructions skipped by dispatch
system.cpu17.iew.iewDispLoadInsts               39560                       # Number of dispatched load instructions
system.cpu17.iew.iewDispStoreInsts               1490                       # Number of dispatched store instructions
system.cpu17.iew.iewDispNonSpecInsts               58                       # Number of dispatched non-speculative instructions
system.cpu17.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu17.iew.iewLSQFullEvents                 227                       # Number of times the LSQ has become full, causing a stall
system.cpu17.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu17.iew.predictedTakenIncorrect          167                       # Number of branches that were predicted taken incorrectly
system.cpu17.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu17.iew.branchMispredicts                243                       # Number of branch mispredicts detected at execute
system.cpu17.iew.iewExecutedInsts              156554                       # Number of executed instructions
system.cpu17.iew.iewExecLoadInsts               41973                       # Number of load instructions executed
system.cpu17.iew.iewExecSquashedInsts             205                       # Number of squashed instructions skipped in execute
system.cpu17.iew.exec_swp                           0                       # number of swp insts executed
system.cpu17.iew.exec_nop                           3                       # number of nop insts executed
system.cpu17.iew.exec_refs                      43029                       # number of memory reference insts executed
system.cpu17.iew.exec_branches                  14626                       # Number of branches executed
system.cpu17.iew.exec_stores                     1056                       # Number of stores executed
system.cpu17.iew.exec_rate                   1.737115                       # Inst execution rate
system.cpu17.iew.wb_sent                       151628                       # cumulative count of insts sent to commit
system.cpu17.iew.wb_count                      151580                       # cumulative count of insts written-back
system.cpu17.iew.wb_producers                  133909                       # num instructions producing a value
system.cpu17.iew.wb_consumers                  227435                       # num instructions consuming a value
system.cpu17.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu17.iew.wb_rate                     1.681924                       # insts written-back per cycle
system.cpu17.iew.wb_fanout                   0.588779                       # average fanout of values written-back
system.cpu17.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu17.commit.commitSquashedInsts         11073                       # The number of squashed insts skipped by commit
system.cpu17.commit.commitNonSpecStalls            88                       # The number of times commit has been forced to stall to communicate backwards
system.cpu17.commit.branchMispredicts             232                       # The number of times a branch was mispredicted
system.cpu17.commit.committed_per_cycle::samples        86524                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::mean     1.741840                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::stdev     2.309447                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::0        29656     34.27%     34.27% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::1        26426     30.54%     64.82% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::2        13323     15.40%     80.21% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::3         5898      6.82%     87.03% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::4          395      0.46%     87.49% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::5         2566      2.97%     90.45% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::6          127      0.15%     90.60% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::7          291      0.34%     90.94% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::8         7842      9.06%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::total        86524                       # Number of insts commited each cycle
system.cpu17.commit.committedInsts             149678                       # Number of instructions committed
system.cpu17.commit.committedOps               150711                       # Number of ops (including micro ops) committed
system.cpu17.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu17.commit.refs                        37906                       # Number of memory references committed
system.cpu17.commit.loads                       36913                       # Number of loads committed
system.cpu17.commit.membars                        38                       # Number of memory barriers committed
system.cpu17.commit.branches                    14522                       # Number of branches committed
system.cpu17.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu17.commit.int_insts                  136347                       # Number of committed integer instructions.
system.cpu17.commit.function_calls                 98                       # Number of function calls committed.
system.cpu17.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IntAlu          88226     58.54%     58.54% # Class of committed instruction
system.cpu17.commit.op_class_0::IntMult         24579     16.31%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::IntDiv              0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatAdd            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCmp            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCvt            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMult            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatDiv            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatSqrt            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAdd             0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAddAcc            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAlu             0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCmp             0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCvt             0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMisc            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMult            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMultAcc            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShift            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShiftAcc            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSqrt            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAdd            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAlu            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCmp            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCvt            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatDiv            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMisc            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMult            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.85% # Class of committed instruction
system.cpu17.commit.op_class_0::MemRead         36913     24.49%     99.34% # Class of committed instruction
system.cpu17.commit.op_class_0::MemWrite          993      0.66%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::total          150711                       # Class of committed instruction
system.cpu17.commit.bw_lim_events                7842                       # number cycles where commit BW limit reached
system.cpu17.rob.rob_reads                     240102                       # The number of ROB reads
system.cpu17.rob.rob_writes                    325183                       # The number of ROB writes
system.cpu17.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu17.idleCycles                          2051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu17.quiesceCycles                     246837                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu17.committedInsts                    149678                       # Number of Instructions Simulated
system.cpu17.committedOps                      150711                       # Number of Ops (including micro ops) Simulated
system.cpu17.cpi                             0.602113                       # CPI: Cycles Per Instruction
system.cpu17.cpi_total                       0.602113                       # CPI: Total CPI of All Threads
system.cpu17.ipc                             1.660819                       # IPC: Instructions Per Cycle
system.cpu17.ipc_total                       1.660819                       # IPC: Total IPC of All Threads
system.cpu17.int_regfile_reads                 249182                       # number of integer regfile reads
system.cpu17.int_regfile_writes                127280                       # number of integer regfile writes
system.cpu17.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu17.cc_regfile_reads                  580836                       # number of cc regfile reads
system.cpu17.cc_regfile_writes                  85586                       # number of cc regfile writes
system.cpu17.misc_regfile_reads                 45688                       # number of misc regfile reads
system.cpu17.misc_regfile_writes                   93                       # number of misc regfile writes
system.cpu17.dcache.tags.replacements             342                       # number of replacements
system.cpu17.dcache.tags.tagsinuse         105.509149                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs             36091                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs             898                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs           40.190423                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::cpu17.data   105.509149                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::cpu17.data     0.103036                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.103036                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1          543                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses           77338                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses          77338                       # Number of data accesses
system.cpu17.dcache.ReadReq_hits::cpu17.data        35392                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total         35392                       # number of ReadReq hits
system.cpu17.dcache.WriteReq_hits::cpu17.data          692                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total          692                       # number of WriteReq hits
system.cpu17.dcache.SoftPFReq_hits::cpu17.data            2                       # number of SoftPFReq hits
system.cpu17.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu17.dcache.LoadLockedReq_hits::cpu17.data            2                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu17.dcache.demand_hits::cpu17.data        36084                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total          36084                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::cpu17.data        36086                       # number of overall hits
system.cpu17.dcache.overall_hits::total         36086                       # number of overall hits
system.cpu17.dcache.ReadReq_misses::cpu17.data         1805                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total         1805                       # number of ReadReq misses
system.cpu17.dcache.WriteReq_misses::cpu17.data          276                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu17.dcache.SoftPFReq_misses::cpu17.data            1                       # number of SoftPFReq misses
system.cpu17.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu17.dcache.LoadLockedReq_misses::cpu17.data           21                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu17.dcache.StoreCondReq_misses::cpu17.data           11                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu17.dcache.demand_misses::cpu17.data         2081                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total         2081                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::cpu17.data         2082                       # number of overall misses
system.cpu17.dcache.overall_misses::total         2082                       # number of overall misses
system.cpu17.dcache.ReadReq_miss_latency::cpu17.data     41170481                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total     41170481                       # number of ReadReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::cpu17.data      7625496                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total      7625496                       # number of WriteReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::cpu17.data       272402                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total       272402                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::cpu17.data        12000                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::cpu17.data       104500                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::total       104500                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.demand_miss_latency::cpu17.data     48795977                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total     48795977                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::cpu17.data     48795977                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total     48795977                       # number of overall miss cycles
system.cpu17.dcache.ReadReq_accesses::cpu17.data        37197                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total        37197                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::cpu17.data          968                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total          968                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_accesses::cpu17.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::cpu17.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::cpu17.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.demand_accesses::cpu17.data        38165                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total        38165                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::cpu17.data        38168                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total        38168                       # number of overall (read+write) accesses
system.cpu17.dcache.ReadReq_miss_rate::cpu17.data     0.048525                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.048525                       # miss rate for ReadReq accesses
system.cpu17.dcache.WriteReq_miss_rate::cpu17.data     0.285124                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.285124                       # miss rate for WriteReq accesses
system.cpu17.dcache.SoftPFReq_miss_rate::cpu17.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::cpu17.data     0.913043                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.913043                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::cpu17.data            1                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.demand_miss_rate::cpu17.data     0.054526                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.054526                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::cpu17.data     0.054548                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.054548                       # miss rate for overall accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::cpu17.data 22809.130748                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 22809.130748                       # average ReadReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::cpu17.data 27628.608696                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total 27628.608696                       # average WriteReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::cpu17.data 12971.523810                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total 12971.523810                       # average LoadLockedReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::cpu17.data  1090.909091                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total  1090.909091                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::cpu17.data          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.demand_avg_miss_latency::cpu17.data 23448.331091                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 23448.331091                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::cpu17.data 23437.068684                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 23437.068684                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs         7387                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets           82                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs             338                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs    21.855030                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets           82                       # average number of cycles each access was blocked
system.cpu17.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu17.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu17.dcache.writebacks::writebacks          142                       # number of writebacks
system.cpu17.dcache.writebacks::total             142                       # number of writebacks
system.cpu17.dcache.ReadReq_mshr_hits::cpu17.data         1034                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_hits::total         1034                       # number of ReadReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::cpu17.data          142                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu17.dcache.demand_mshr_hits::cpu17.data         1176                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.demand_mshr_hits::total         1176                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.overall_mshr_hits::cpu17.data         1176                       # number of overall MSHR hits
system.cpu17.dcache.overall_mshr_hits::total         1176                       # number of overall MSHR hits
system.cpu17.dcache.ReadReq_mshr_misses::cpu17.data          771                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total          771                       # number of ReadReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::cpu17.data          134                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu17.dcache.SoftPFReq_mshr_misses::cpu17.data            1                       # number of SoftPFReq MSHR misses
system.cpu17.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::cpu17.data           21                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::cpu17.data           11                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.demand_mshr_misses::cpu17.data          905                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::cpu17.data          906                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::cpu17.data     19334009                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total     19334009                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::cpu17.data      2851502                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total      2851502                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.SoftPFReq_mshr_miss_latency::cpu17.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu17.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::cpu17.data       224098                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total       224098                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::cpu17.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::cpu17.data        92500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total        92500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::cpu17.data     22185511                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total     22185511                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::cpu17.data     22188011                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total     22188011                       # number of overall MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::cpu17.data     0.020727                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.020727                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::cpu17.data     0.138430                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.138430                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.SoftPFReq_mshr_miss_rate::cpu17.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::cpu17.data     0.913043                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.913043                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::cpu17.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.demand_mshr_miss_rate::cpu17.data     0.023713                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.023713                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::cpu17.data     0.023737                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.023737                       # mshr miss rate for overall accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::cpu17.data 25076.535668                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 25076.535668                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::cpu17.data 21279.865672                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 21279.865672                       # average WriteReq mshr miss latency
system.cpu17.dcache.SoftPFReq_avg_mshr_miss_latency::cpu17.data         2500                       # average SoftPFReq mshr miss latency
system.cpu17.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu17.data 10671.333333                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10671.333333                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::cpu17.data   681.818182                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total   681.818182                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu17.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::cpu17.data 24514.376796                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 24514.376796                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::cpu17.data 24490.078366                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 24490.078366                       # average overall mshr miss latency
system.cpu17.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu17.icache.tags.replacements               0                       # number of replacements
system.cpu17.icache.tags.tagsinuse          12.994626                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs             19185                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs          361.981132                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::cpu17.inst    12.994626                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::cpu17.inst     0.025380                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.025380                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses           38551                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses          38551                       # Number of data accesses
system.cpu17.icache.ReadReq_hits::cpu17.inst        19185                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total         19185                       # number of ReadReq hits
system.cpu17.icache.demand_hits::cpu17.inst        19185                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total          19185                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::cpu17.inst        19185                       # number of overall hits
system.cpu17.icache.overall_hits::total         19185                       # number of overall hits
system.cpu17.icache.ReadReq_misses::cpu17.inst           64                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu17.icache.demand_misses::cpu17.inst           64                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::cpu17.inst           64                       # number of overall misses
system.cpu17.icache.overall_misses::total           64                       # number of overall misses
system.cpu17.icache.ReadReq_miss_latency::cpu17.inst      2125977                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_miss_latency::total      2125977                       # number of ReadReq miss cycles
system.cpu17.icache.demand_miss_latency::cpu17.inst      2125977                       # number of demand (read+write) miss cycles
system.cpu17.icache.demand_miss_latency::total      2125977                       # number of demand (read+write) miss cycles
system.cpu17.icache.overall_miss_latency::cpu17.inst      2125977                       # number of overall miss cycles
system.cpu17.icache.overall_miss_latency::total      2125977                       # number of overall miss cycles
system.cpu17.icache.ReadReq_accesses::cpu17.inst        19249                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total        19249                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.demand_accesses::cpu17.inst        19249                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total        19249                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::cpu17.inst        19249                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total        19249                       # number of overall (read+write) accesses
system.cpu17.icache.ReadReq_miss_rate::cpu17.inst     0.003325                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.003325                       # miss rate for ReadReq accesses
system.cpu17.icache.demand_miss_rate::cpu17.inst     0.003325                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.003325                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::cpu17.inst     0.003325                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.003325                       # miss rate for overall accesses
system.cpu17.icache.ReadReq_avg_miss_latency::cpu17.inst 33218.390625                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_avg_miss_latency::total 33218.390625                       # average ReadReq miss latency
system.cpu17.icache.demand_avg_miss_latency::cpu17.inst 33218.390625                       # average overall miss latency
system.cpu17.icache.demand_avg_miss_latency::total 33218.390625                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::cpu17.inst 33218.390625                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::total 33218.390625                       # average overall miss latency
system.cpu17.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.fast_writes                     0                       # number of fast writes performed
system.cpu17.icache.cache_copies                    0                       # number of cache copies performed
system.cpu17.icache.ReadReq_mshr_hits::cpu17.inst           11                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu17.icache.demand_mshr_hits::cpu17.inst           11                       # number of demand (read+write) MSHR hits
system.cpu17.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu17.icache.overall_mshr_hits::cpu17.inst           11                       # number of overall MSHR hits
system.cpu17.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu17.icache.ReadReq_mshr_misses::cpu17.inst           53                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu17.icache.demand_mshr_misses::cpu17.inst           53                       # number of demand (read+write) MSHR misses
system.cpu17.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu17.icache.overall_mshr_misses::cpu17.inst           53                       # number of overall MSHR misses
system.cpu17.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu17.icache.ReadReq_mshr_miss_latency::cpu17.inst      1821518                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_latency::total      1821518                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::cpu17.inst      1821518                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::total      1821518                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::cpu17.inst      1821518                       # number of overall MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::total      1821518                       # number of overall MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_rate::cpu17.inst     0.002753                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_mshr_miss_rate::total     0.002753                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.demand_mshr_miss_rate::cpu17.inst     0.002753                       # mshr miss rate for demand accesses
system.cpu17.icache.demand_mshr_miss_rate::total     0.002753                       # mshr miss rate for demand accesses
system.cpu17.icache.overall_mshr_miss_rate::cpu17.inst     0.002753                       # mshr miss rate for overall accesses
system.cpu17.icache.overall_mshr_miss_rate::total     0.002753                       # mshr miss rate for overall accesses
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::cpu17.inst 34368.264151                       # average ReadReq mshr miss latency
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total 34368.264151                       # average ReadReq mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::cpu17.inst 34368.264151                       # average overall mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::total 34368.264151                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::cpu17.inst 34368.264151                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::total 34368.264151                       # average overall mshr miss latency
system.cpu17.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu18.branchPred.lookups                 16688                       # Number of BP lookups
system.cpu18.branchPred.condPredicted           16134                       # Number of conditional branches predicted
system.cpu18.branchPred.condIncorrect             261                       # Number of conditional branches incorrect
system.cpu18.branchPred.BTBLookups              14688                       # Number of BTB lookups
system.cpu18.branchPred.BTBHits                 12841                       # Number of BTB hits
system.cpu18.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu18.branchPred.BTBHitPct           87.425109                       # BTB Hit Percentage
system.cpu18.branchPred.usedRAS                   207                       # Number of times the RAS was used to get a target.
system.cpu18.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu18.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.numCycles                          89577                       # number of cpu cycles simulated
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.fetch.icacheStallCycles            20090                       # Number of cycles fetch is stalled on an Icache miss
system.cpu18.fetch.Insts                       168633                       # Number of instructions fetch has processed
system.cpu18.fetch.Branches                     16688                       # Number of branches that fetch encountered
system.cpu18.fetch.predictedBranches            13048                       # Number of branches that fetch has predicted taken
system.cpu18.fetch.Cycles                       66874                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu18.fetch.SquashCycles                   595                       # Number of cycles fetch has spent squashing
system.cpu18.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu18.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu18.fetch.CacheLines                   19102                       # Number of cache lines fetched
system.cpu18.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu18.fetch.rateDist::samples            87269                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::mean            1.958874                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::stdev           3.061128                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::0                  57521     65.91%     65.91% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::1                   2485      2.85%     68.76% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::2                   1763      2.02%     70.78% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::3                   2635      3.02%     73.80% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::4                   2372      2.72%     76.52% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::5                   1717      1.97%     78.48% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::6                   2770      3.17%     81.66% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::7                   5708      6.54%     88.20% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::8                  10298     11.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::total              87269                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.branchRate                0.186298                       # Number of branch fetches per cycle
system.cpu18.fetch.rate                      1.882548                       # Number of inst fetches per cycle
system.cpu18.decode.IdleCycles                   8174                       # Number of cycles decode is idle
system.cpu18.decode.BlockedCycles               57812                       # Number of cycles decode is blocked
system.cpu18.decode.RunCycles                    3139                       # Number of cycles decode is running
system.cpu18.decode.UnblockCycles               17875                       # Number of cycles decode is unblocking
system.cpu18.decode.SquashCycles                  269                       # Number of cycles decode is squashing
system.cpu18.decode.BranchResolved                250                       # Number of times decode resolved a branch
system.cpu18.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu18.decode.DecodedInsts               163739                       # Number of instructions handled by decode
system.cpu18.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu18.rename.SquashCycles                  269                       # Number of cycles rename is squashing
system.cpu18.rename.IdleCycles                  13970                       # Number of cycles rename is idle
system.cpu18.rename.BlockCycles                  8642                       # Number of cycles rename is blocking
system.cpu18.rename.serializeStallCycles         2716                       # count of cycles rename stalled for serializing inst
system.cpu18.rename.RunCycles                   14902                       # Number of cycles rename is running
system.cpu18.rename.UnblockCycles               46770                       # Number of cycles rename is unblocking
system.cpu18.rename.RenamedInsts               162558                       # Number of instructions processed by rename
system.cpu18.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu18.rename.IQFullEvents                44444                       # Number of times rename has blocked due to IQ full
system.cpu18.rename.LQFullEvents                  427                       # Number of times rename has blocked due to LQ full
system.cpu18.rename.RenamedOperands            227370                       # Number of destination operands rename has renamed
system.cpu18.rename.RenameLookups              799184                       # Number of register rename lookups that rename has made
system.cpu18.rename.int_rename_lookups         260411                       # Number of integer rename lookups
system.cpu18.rename.CommittedMaps              211348                       # Number of HB maps that are committed
system.cpu18.rename.UndoneMaps                  16011                       # Number of HB maps that are undone due to squashing
system.cpu18.rename.serializingInsts               76                       # count of serializing insts renamed
system.cpu18.rename.tempSerializingInsts           75                       # count of temporary serializing insts renamed
system.cpu18.rename.skidInsts                   88709                       # count of insts added to the skid buffer
system.cpu18.memDep0.insertedLoads              39527                       # Number of loads inserted to the mem dependence unit.
system.cpu18.memDep0.insertedStores              1466                       # Number of stores inserted to the mem dependence unit.
system.cpu18.memDep0.conflictingLoads             563                       # Number of conflicting loads.
system.cpu18.memDep0.conflictingStores            170                       # Number of conflicting stores.
system.cpu18.iq.iqInstsAdded                   161474                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu18.iq.iqNonSpecInstsAdded               108                       # Number of non-speculative instructions added to the IQ
system.cpu18.iq.iqInstsIssued                  156340                       # Number of instructions issued
system.cpu18.iq.iqSquashedInstsIssued            1028                       # Number of squashed instructions issued
system.cpu18.iq.iqSquashedInstsExamined         11079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu18.iq.iqSquashedOperandsExamined        50563                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu18.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu18.iq.issued_per_cycle::samples        87269                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::mean       1.791472                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::stdev      0.592899                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::0              8137      9.32%      9.32% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::1              1924      2.20%     11.53% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::2             77208     88.47%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::total         87269                       # Number of insts issued each cycle
system.cpu18.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu18.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu18.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu18.iq.FU_type_0::IntAlu               88690     56.73%     56.73% # Type of FU issued
system.cpu18.iq.FU_type_0::IntMult              24580     15.72%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::IntDiv                   0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatAdd                 0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCmp                 0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCvt                 0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMult                0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatDiv                 0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatSqrt                0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAdd                  0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAddAcc               0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAlu                  0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCmp                  0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCvt                  0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMisc                 0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMult                 0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMultAcc              0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShift                0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSqrt                 0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMult            0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.45% # Type of FU issued
system.cpu18.iq.FU_type_0::MemRead              42009     26.87%     99.32% # Type of FU issued
system.cpu18.iq.FU_type_0::MemWrite              1061      0.68%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::total               156340                       # Type of FU issued
system.cpu18.iq.rate                         1.745314                       # Inst issue rate
system.cpu18.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu18.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu18.iq.int_inst_queue_reads           400975                       # Number of integer instruction queue reads
system.cpu18.iq.int_inst_queue_writes          172669                       # Number of integer instruction queue writes
system.cpu18.iq.int_inst_queue_wakeup_accesses       151257                       # Number of integer instruction queue wakeup accesses
system.cpu18.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu18.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu18.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu18.iq.int_alu_accesses               156340                       # Number of integer alu accesses
system.cpu18.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu18.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu18.iew.lsq.thread0.squashedLoads         2640                       # Number of loads squashed
system.cpu18.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu18.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu18.iew.lsq.thread0.squashedStores          470                       # Number of stores squashed
system.cpu18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu18.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu18.iew.lsq.thread0.cacheBlocked         4633                       # Number of times an access to memory failed due to the cache being blocked
system.cpu18.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu18.iew.iewSquashCycles                  269                       # Number of cycles IEW is squashing
system.cpu18.iew.iewBlockCycles                  3077                       # Number of cycles IEW is blocking
system.cpu18.iew.iewUnblockCycles                 273                       # Number of cycles IEW is unblocking
system.cpu18.iew.iewDispatchedInsts            161585                       # Number of instructions dispatched to IQ
system.cpu18.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu18.iew.iewDispLoadInsts               39527                       # Number of dispatched load instructions
system.cpu18.iew.iewDispStoreInsts               1466                       # Number of dispatched store instructions
system.cpu18.iew.iewDispNonSpecInsts               61                       # Number of dispatched non-speculative instructions
system.cpu18.iew.iewIQFullEvents                   16                       # Number of times the IQ has become full, causing a stall
system.cpu18.iew.iewLSQFullEvents                  75                       # Number of times the LSQ has become full, causing a stall
system.cpu18.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu18.iew.predictedTakenIncorrect          168                       # Number of branches that were predicted taken incorrectly
system.cpu18.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu18.iew.branchMispredicts                244                       # Number of branch mispredicts detected at execute
system.cpu18.iew.iewExecutedInsts              156134                       # Number of executed instructions
system.cpu18.iew.iewExecLoadInsts               41833                       # Number of load instructions executed
system.cpu18.iew.iewExecSquashedInsts             204                       # Number of squashed instructions skipped in execute
system.cpu18.iew.exec_swp                           0                       # number of swp insts executed
system.cpu18.iew.exec_nop                           3                       # number of nop insts executed
system.cpu18.iew.exec_refs                      42882                       # number of memory reference insts executed
system.cpu18.iew.exec_branches                  14570                       # Number of branches executed
system.cpu18.iew.exec_stores                     1049                       # Number of stores executed
system.cpu18.iew.exec_rate                   1.743014                       # Inst execution rate
system.cpu18.iew.wb_sent                       151300                       # cumulative count of insts sent to commit
system.cpu18.iew.wb_count                      151257                       # cumulative count of insts written-back
system.cpu18.iew.wb_producers                  133834                       # num instructions producing a value
system.cpu18.iew.wb_consumers                  227405                       # num instructions consuming a value
system.cpu18.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu18.iew.wb_rate                     1.688570                       # insts written-back per cycle
system.cpu18.iew.wb_fanout                   0.588527                       # average fanout of values written-back
system.cpu18.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu18.commit.commitSquashedInsts         11018                       # The number of squashed insts skipped by commit
system.cpu18.commit.commitNonSpecStalls            91                       # The number of times commit has been forced to stall to communicate backwards
system.cpu18.commit.branchMispredicts             233                       # The number of times a branch was mispredicted
system.cpu18.commit.committed_per_cycle::samples        85729                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::mean     1.755567                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::stdev     2.311488                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::0        28832     33.63%     33.63% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::1        26422     30.82%     64.45% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::2        13405     15.64%     80.09% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::3         5945      6.93%     87.02% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::4          446      0.52%     87.54% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::5         2442      2.85%     90.39% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::6           85      0.10%     90.49% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::7          284      0.33%     90.82% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::8         7868      9.18%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::total        85729                       # Number of insts commited each cycle
system.cpu18.commit.committedInsts             149470                       # Number of instructions committed
system.cpu18.commit.committedOps               150503                       # Number of ops (including micro ops) committed
system.cpu18.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu18.commit.refs                        37883                       # Number of memory references committed
system.cpu18.commit.loads                       36887                       # Number of loads committed
system.cpu18.commit.membars                        38                       # Number of memory barriers committed
system.cpu18.commit.branches                    14469                       # Number of branches committed
system.cpu18.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu18.commit.int_insts                  136192                       # Number of committed integer instructions.
system.cpu18.commit.function_calls                 98                       # Number of function calls committed.
system.cpu18.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IntAlu          88041     58.50%     58.50% # Class of committed instruction
system.cpu18.commit.op_class_0::IntMult         24579     16.33%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::IntDiv              0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatAdd            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCmp            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCvt            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMult            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatDiv            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatSqrt            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAdd             0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAddAcc            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAlu             0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCmp             0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCvt             0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMisc            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMult            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMultAcc            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShift            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShiftAcc            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSqrt            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAdd            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAlu            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCmp            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCvt            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatDiv            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMisc            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMult            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.83% # Class of committed instruction
system.cpu18.commit.op_class_0::MemRead         36887     24.51%     99.34% # Class of committed instruction
system.cpu18.commit.op_class_0::MemWrite          996      0.66%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::total          150503                       # Class of committed instruction
system.cpu18.commit.bw_lim_events                7868                       # number cycles where commit BW limit reached
system.cpu18.rob.rob_reads                     239018                       # The number of ROB reads
system.cpu18.rob.rob_writes                    324647                       # The number of ROB writes
system.cpu18.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu18.idleCycles                          2308                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu18.quiesceCycles                     247383                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu18.committedInsts                    149470                       # Number of Instructions Simulated
system.cpu18.committedOps                      150503                       # Number of Ops (including micro ops) Simulated
system.cpu18.cpi                             0.599298                       # CPI: Cycles Per Instruction
system.cpu18.cpi_total                       0.599298                       # CPI: Total CPI of All Threads
system.cpu18.ipc                             1.668620                       # IPC: Instructions Per Cycle
system.cpu18.ipc_total                       1.668620                       # IPC: Total IPC of All Threads
system.cpu18.int_regfile_reads                 248601                       # number of integer regfile reads
system.cpu18.int_regfile_writes                127094                       # number of integer regfile writes
system.cpu18.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu18.cc_regfile_reads                  579447                       # number of cc regfile reads
system.cpu18.cc_regfile_writes                  85269                       # number of cc regfile writes
system.cpu18.misc_regfile_reads                 45572                       # number of misc regfile reads
system.cpu18.misc_regfile_writes                  106                       # number of misc regfile writes
system.cpu18.dcache.tags.replacements             341                       # number of replacements
system.cpu18.dcache.tags.tagsinuse         105.847092                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs             36202                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs             897                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs           40.358974                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::cpu18.data   105.847092                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::cpu18.data     0.103366                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.103366                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1          545                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses           77295                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses          77295                       # Number of data accesses
system.cpu18.dcache.ReadReq_hits::cpu18.data        35503                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total         35503                       # number of ReadReq hits
system.cpu18.dcache.WriteReq_hits::cpu18.data          692                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total          692                       # number of WriteReq hits
system.cpu18.dcache.SoftPFReq_hits::cpu18.data            2                       # number of SoftPFReq hits
system.cpu18.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu18.dcache.LoadLockedReq_hits::cpu18.data            1                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu18.dcache.demand_hits::cpu18.data        36195                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total          36195                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::cpu18.data        36197                       # number of overall hits
system.cpu18.dcache.overall_hits::total         36197                       # number of overall hits
system.cpu18.dcache.ReadReq_misses::cpu18.data         1653                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total         1653                       # number of ReadReq misses
system.cpu18.dcache.WriteReq_misses::cpu18.data          276                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu18.dcache.SoftPFReq_misses::cpu18.data            1                       # number of SoftPFReq misses
system.cpu18.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu18.dcache.LoadLockedReq_misses::cpu18.data           25                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu18.dcache.StoreCondReq_misses::cpu18.data           21                       # number of StoreCondReq misses
system.cpu18.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu18.dcache.demand_misses::cpu18.data         1929                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total         1929                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::cpu18.data         1930                       # number of overall misses
system.cpu18.dcache.overall_misses::total         1930                       # number of overall misses
system.cpu18.dcache.ReadReq_miss_latency::cpu18.data     39511485                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total     39511485                       # number of ReadReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::cpu18.data      7102246                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total      7102246                       # number of WriteReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::cpu18.data       197805                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total       197805                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.StoreCondReq_miss_latency::cpu18.data        12000                       # number of StoreCondReq miss cycles
system.cpu18.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu18.dcache.StoreCondFailReq_miss_latency::cpu18.data       205000                       # number of StoreCondFailReq miss cycles
system.cpu18.dcache.StoreCondFailReq_miss_latency::total       205000                       # number of StoreCondFailReq miss cycles
system.cpu18.dcache.demand_miss_latency::cpu18.data     46613731                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total     46613731                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::cpu18.data     46613731                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total     46613731                       # number of overall miss cycles
system.cpu18.dcache.ReadReq_accesses::cpu18.data        37156                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total        37156                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::cpu18.data          968                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total          968                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_accesses::cpu18.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::cpu18.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::cpu18.data           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total           21                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.demand_accesses::cpu18.data        38124                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total        38124                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::cpu18.data        38127                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total        38127                       # number of overall (read+write) accesses
system.cpu18.dcache.ReadReq_miss_rate::cpu18.data     0.044488                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.044488                       # miss rate for ReadReq accesses
system.cpu18.dcache.WriteReq_miss_rate::cpu18.data     0.285124                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.285124                       # miss rate for WriteReq accesses
system.cpu18.dcache.SoftPFReq_miss_rate::cpu18.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::cpu18.data     0.961538                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.961538                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.StoreCondReq_miss_rate::cpu18.data            1                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.demand_miss_rate::cpu18.data     0.050598                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.050598                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::cpu18.data     0.050620                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.050620                       # miss rate for overall accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::cpu18.data 23902.894737                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total 23902.894737                       # average ReadReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::cpu18.data 25732.775362                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total 25732.775362                       # average WriteReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::cpu18.data  7912.200000                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total  7912.200000                       # average LoadLockedReq miss latency
system.cpu18.dcache.StoreCondReq_avg_miss_latency::cpu18.data   571.428571                       # average StoreCondReq miss latency
system.cpu18.dcache.StoreCondReq_avg_miss_latency::total   571.428571                       # average StoreCondReq miss latency
system.cpu18.dcache.StoreCondFailReq_avg_miss_latency::cpu18.data          inf                       # average StoreCondFailReq miss latency
system.cpu18.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu18.dcache.demand_avg_miss_latency::cpu18.data 24164.712805                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total 24164.712805                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::cpu18.data 24152.192228                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total 24152.192228                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs         7325                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs             350                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs    20.928571                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu18.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu18.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu18.dcache.writebacks::writebacks          126                       # number of writebacks
system.cpu18.dcache.writebacks::total             126                       # number of writebacks
system.cpu18.dcache.ReadReq_mshr_hits::cpu18.data          883                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_hits::total          883                       # number of ReadReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::cpu18.data          142                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu18.dcache.demand_mshr_hits::cpu18.data         1025                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.demand_mshr_hits::total         1025                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.overall_mshr_hits::cpu18.data         1025                       # number of overall MSHR hits
system.cpu18.dcache.overall_mshr_hits::total         1025                       # number of overall MSHR hits
system.cpu18.dcache.ReadReq_mshr_misses::cpu18.data          770                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::cpu18.data          134                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu18.dcache.SoftPFReq_mshr_misses::cpu18.data            1                       # number of SoftPFReq MSHR misses
system.cpu18.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::cpu18.data           25                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.StoreCondReq_mshr_misses::cpu18.data           21                       # number of StoreCondReq MSHR misses
system.cpu18.dcache.StoreCondReq_mshr_misses::total           21                       # number of StoreCondReq MSHR misses
system.cpu18.dcache.demand_mshr_misses::cpu18.data          904                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total          904                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::cpu18.data          905                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total          905                       # number of overall MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::cpu18.data     19389008                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total     19389008                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::cpu18.data      2692252                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total      2692252                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.SoftPFReq_mshr_miss_latency::cpu18.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu18.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::cpu18.data       143695                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total       143695                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.StoreCondReq_mshr_miss_latency::cpu18.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu18.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu18.dcache.StoreCondFailReq_mshr_miss_latency::cpu18.data       178000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu18.dcache.StoreCondFailReq_mshr_miss_latency::total       178000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::cpu18.data     22081260                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total     22081260                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::cpu18.data     22083760                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total     22083760                       # number of overall MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::cpu18.data     0.020723                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.020723                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::cpu18.data     0.138430                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.138430                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.SoftPFReq_mshr_miss_rate::cpu18.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::cpu18.data     0.961538                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total     0.961538                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.StoreCondReq_mshr_miss_rate::cpu18.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu18.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu18.dcache.demand_mshr_miss_rate::cpu18.data     0.023712                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.023712                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::cpu18.data     0.023736                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.023736                       # mshr miss rate for overall accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::cpu18.data 25180.529870                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 25180.529870                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::cpu18.data 20091.432836                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total 20091.432836                       # average WriteReq mshr miss latency
system.cpu18.dcache.SoftPFReq_avg_mshr_miss_latency::cpu18.data         2500                       # average SoftPFReq mshr miss latency
system.cpu18.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu18.data  5747.800000                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5747.800000                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_avg_mshr_miss_latency::cpu18.data   357.142857                       # average StoreCondReq mshr miss latency
system.cpu18.dcache.StoreCondReq_avg_mshr_miss_latency::total   357.142857                       # average StoreCondReq mshr miss latency
system.cpu18.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu18.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu18.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::cpu18.data 24426.172566                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 24426.172566                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::cpu18.data 24401.944751                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 24401.944751                       # average overall mshr miss latency
system.cpu18.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu18.icache.tags.replacements               0                       # number of replacements
system.cpu18.icache.tags.tagsinuse          13.167833                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs             19033                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs          352.462963                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::cpu18.inst    13.167833                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::cpu18.inst     0.025718                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.025718                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses           38258                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses          38258                       # Number of data accesses
system.cpu18.icache.ReadReq_hits::cpu18.inst        19033                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total         19033                       # number of ReadReq hits
system.cpu18.icache.demand_hits::cpu18.inst        19033                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total          19033                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::cpu18.inst        19033                       # number of overall hits
system.cpu18.icache.overall_hits::total         19033                       # number of overall hits
system.cpu18.icache.ReadReq_misses::cpu18.inst           69                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu18.icache.demand_misses::cpu18.inst           69                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::cpu18.inst           69                       # number of overall misses
system.cpu18.icache.overall_misses::total           69                       # number of overall misses
system.cpu18.icache.ReadReq_miss_latency::cpu18.inst      2510495                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_miss_latency::total      2510495                       # number of ReadReq miss cycles
system.cpu18.icache.demand_miss_latency::cpu18.inst      2510495                       # number of demand (read+write) miss cycles
system.cpu18.icache.demand_miss_latency::total      2510495                       # number of demand (read+write) miss cycles
system.cpu18.icache.overall_miss_latency::cpu18.inst      2510495                       # number of overall miss cycles
system.cpu18.icache.overall_miss_latency::total      2510495                       # number of overall miss cycles
system.cpu18.icache.ReadReq_accesses::cpu18.inst        19102                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total        19102                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.demand_accesses::cpu18.inst        19102                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total        19102                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::cpu18.inst        19102                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total        19102                       # number of overall (read+write) accesses
system.cpu18.icache.ReadReq_miss_rate::cpu18.inst     0.003612                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.003612                       # miss rate for ReadReq accesses
system.cpu18.icache.demand_miss_rate::cpu18.inst     0.003612                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.003612                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::cpu18.inst     0.003612                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.003612                       # miss rate for overall accesses
system.cpu18.icache.ReadReq_avg_miss_latency::cpu18.inst 36383.985507                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_avg_miss_latency::total 36383.985507                       # average ReadReq miss latency
system.cpu18.icache.demand_avg_miss_latency::cpu18.inst 36383.985507                       # average overall miss latency
system.cpu18.icache.demand_avg_miss_latency::total 36383.985507                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::cpu18.inst 36383.985507                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::total 36383.985507                       # average overall miss latency
system.cpu18.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.fast_writes                     0                       # number of fast writes performed
system.cpu18.icache.cache_copies                    0                       # number of cache copies performed
system.cpu18.icache.ReadReq_mshr_hits::cpu18.inst           15                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu18.icache.demand_mshr_hits::cpu18.inst           15                       # number of demand (read+write) MSHR hits
system.cpu18.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu18.icache.overall_mshr_hits::cpu18.inst           15                       # number of overall MSHR hits
system.cpu18.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu18.icache.ReadReq_mshr_misses::cpu18.inst           54                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu18.icache.demand_mshr_misses::cpu18.inst           54                       # number of demand (read+write) MSHR misses
system.cpu18.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu18.icache.overall_mshr_misses::cpu18.inst           54                       # number of overall MSHR misses
system.cpu18.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu18.icache.ReadReq_mshr_miss_latency::cpu18.inst      1884506                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_latency::total      1884506                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::cpu18.inst      1884506                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::total      1884506                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::cpu18.inst      1884506                       # number of overall MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::total      1884506                       # number of overall MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_rate::cpu18.inst     0.002827                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_mshr_miss_rate::total     0.002827                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.demand_mshr_miss_rate::cpu18.inst     0.002827                       # mshr miss rate for demand accesses
system.cpu18.icache.demand_mshr_miss_rate::total     0.002827                       # mshr miss rate for demand accesses
system.cpu18.icache.overall_mshr_miss_rate::cpu18.inst     0.002827                       # mshr miss rate for overall accesses
system.cpu18.icache.overall_mshr_miss_rate::total     0.002827                       # mshr miss rate for overall accesses
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::cpu18.inst 34898.259259                       # average ReadReq mshr miss latency
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::total 34898.259259                       # average ReadReq mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::cpu18.inst 34898.259259                       # average overall mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::total 34898.259259                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::cpu18.inst 34898.259259                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::total 34898.259259                       # average overall mshr miss latency
system.cpu18.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu19.branchPred.lookups                 17327                       # Number of BP lookups
system.cpu19.branchPred.condPredicted           16754                       # Number of conditional branches predicted
system.cpu19.branchPred.condIncorrect             264                       # Number of conditional branches incorrect
system.cpu19.branchPred.BTBLookups              14901                       # Number of BTB lookups
system.cpu19.branchPred.BTBHits                 13181                       # Number of BTB hits
system.cpu19.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu19.branchPred.BTBHitPct           88.457151                       # BTB Hit Percentage
system.cpu19.branchPred.usedRAS                   220                       # Number of times the RAS was used to get a target.
system.cpu19.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu19.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.inst_hits                          0                       # ITB inst hits
system.cpu19.dtb.inst_misses                        0                       # ITB inst misses
system.cpu19.dtb.read_hits                          0                       # DTB read hits
system.cpu19.dtb.read_misses                        0                       # DTB read misses
system.cpu19.dtb.write_hits                         0                       # DTB write hits
system.cpu19.dtb.write_misses                       0                       # DTB write misses
system.cpu19.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.read_accesses                      0                       # DTB read accesses
system.cpu19.dtb.write_accesses                     0                       # DTB write accesses
system.cpu19.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.dtb.hits                               0                       # DTB hits
system.cpu19.dtb.misses                             0                       # DTB misses
system.cpu19.dtb.accesses                           0                       # DTB accesses
system.cpu19.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.itb.walker.walks                       0                       # Table walker walks requested
system.cpu19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.inst_hits                          0                       # ITB inst hits
system.cpu19.itb.inst_misses                        0                       # ITB inst misses
system.cpu19.itb.read_hits                          0                       # DTB read hits
system.cpu19.itb.read_misses                        0                       # DTB read misses
system.cpu19.itb.write_hits                         0                       # DTB write hits
system.cpu19.itb.write_misses                       0                       # DTB write misses
system.cpu19.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.read_accesses                      0                       # DTB read accesses
system.cpu19.itb.write_accesses                     0                       # DTB write accesses
system.cpu19.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.itb.hits                               0                       # DTB hits
system.cpu19.itb.misses                             0                       # DTB misses
system.cpu19.itb.accesses                           0                       # DTB accesses
system.cpu19.numCycles                          89227                       # number of cpu cycles simulated
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.fetch.icacheStallCycles            20256                       # Number of cycles fetch is stalled on an Icache miss
system.cpu19.fetch.Insts                       171306                       # Number of instructions fetch has processed
system.cpu19.fetch.Branches                     17327                       # Number of branches that fetch encountered
system.cpu19.fetch.predictedBranches            13401                       # Number of branches that fetch has predicted taken
system.cpu19.fetch.Cycles                       66430                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu19.fetch.SquashCycles                   607                       # Number of cycles fetch has spent squashing
system.cpu19.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu19.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu19.fetch.CacheLines                   19210                       # Number of cache lines fetched
system.cpu19.fetch.IcacheSquashes                  54                       # Number of outstanding Icache misses that were squashed
system.cpu19.fetch.rateDist::samples            86997                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::mean            1.996770                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::stdev           3.076126                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::0                  56647     65.11%     65.11% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::1                   2623      3.02%     68.13% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::2                   1858      2.14%     70.26% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::3                   2692      3.09%     73.36% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::4                   2301      2.64%     76.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::5                   1907      2.19%     78.20% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::6                   2587      2.97%     81.17% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::7                   6019      6.92%     88.09% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::8                  10363     11.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::total              86997                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.branchRate                0.194190                       # Number of branch fetches per cycle
system.cpu19.fetch.rate                      1.919890                       # Number of inst fetches per cycle
system.cpu19.decode.IdleCycles                   8361                       # Number of cycles decode is idle
system.cpu19.decode.BlockedCycles               57053                       # Number of cycles decode is blocked
system.cpu19.decode.RunCycles                    3123                       # Number of cycles decode is running
system.cpu19.decode.UnblockCycles               18185                       # Number of cycles decode is unblocking
system.cpu19.decode.SquashCycles                  275                       # Number of cycles decode is squashing
system.cpu19.decode.BranchResolved                260                       # Number of times decode resolved a branch
system.cpu19.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu19.decode.DecodedInsts               166169                       # Number of instructions handled by decode
system.cpu19.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu19.rename.SquashCycles                  275                       # Number of cycles rename is squashing
system.cpu19.rename.IdleCycles                  14085                       # Number of cycles rename is idle
system.cpu19.rename.BlockCycles                  8131                       # Number of cycles rename is blocking
system.cpu19.rename.serializeStallCycles         2275                       # count of cycles rename stalled for serializing inst
system.cpu19.rename.RunCycles                   15338                       # Number of cycles rename is running
system.cpu19.rename.UnblockCycles               46893                       # Number of cycles rename is unblocking
system.cpu19.rename.RenamedInsts               164973                       # Number of instructions processed by rename
system.cpu19.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu19.rename.IQFullEvents                44620                       # Number of times rename has blocked due to IQ full
system.cpu19.rename.LQFullEvents                  499                       # Number of times rename has blocked due to LQ full
system.cpu19.rename.RenamedOperands            231740                       # Number of destination operands rename has renamed
system.cpu19.rename.RenameLookups              810968                       # Number of register rename lookups that rename has made
system.cpu19.rename.int_rename_lookups         263723                       # Number of integer rename lookups
system.cpu19.rename.CommittedMaps              215490                       # Number of HB maps that are committed
system.cpu19.rename.UndoneMaps                  16250                       # Number of HB maps that are undone due to squashing
system.cpu19.rename.serializingInsts               65                       # count of serializing insts renamed
system.cpu19.rename.tempSerializingInsts           64                       # count of temporary serializing insts renamed
system.cpu19.rename.skidInsts                   88861                       # count of insts added to the skid buffer
system.cpu19.memDep0.insertedLoads              39831                       # Number of loads inserted to the mem dependence unit.
system.cpu19.memDep0.insertedStores              1496                       # Number of stores inserted to the mem dependence unit.
system.cpu19.memDep0.conflictingLoads             618                       # Number of conflicting loads.
system.cpu19.memDep0.conflictingStores            334                       # Number of conflicting stores.
system.cpu19.iq.iqInstsAdded                   163846                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu19.iq.iqNonSpecInstsAdded                99                       # Number of non-speculative instructions added to the IQ
system.cpu19.iq.iqInstsIssued                  157648                       # Number of instructions issued
system.cpu19.iq.iqSquashedInstsIssued             981                       # Number of squashed instructions issued
system.cpu19.iq.iqSquashedInstsExamined         11160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu19.iq.iqSquashedOperandsExamined        50912                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu19.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.cpu19.iq.issued_per_cycle::samples        86997                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::mean       1.812108                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::stdev      0.566498                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::0              7322      8.42%      8.42% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::1              1702      1.96%     10.37% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::2             77973     89.63%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::total         86997                       # Number of insts issued each cycle
system.cpu19.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu19.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu19.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu19.iq.FU_type_0::IntAlu               90650     57.50%     57.50% # Type of FU issued
system.cpu19.iq.FU_type_0::IntMult              24580     15.59%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::IntDiv                   0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatAdd                 0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCmp                 0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCvt                 0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMult                0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatDiv                 0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatSqrt                0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAdd                  0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAddAcc               0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAlu                  0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCmp                  0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCvt                  0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMisc                 0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMult                 0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMultAcc              0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShift                0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSqrt                 0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMult            0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.09% # Type of FU issued
system.cpu19.iq.FU_type_0::MemRead              41321     26.21%     99.30% # Type of FU issued
system.cpu19.iq.FU_type_0::MemWrite              1097      0.70%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::total               157648                       # Type of FU issued
system.cpu19.iq.rate                         1.766819                       # Inst issue rate
system.cpu19.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu19.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu19.iq.int_inst_queue_reads           403274                       # Number of integer instruction queue reads
system.cpu19.iq.int_inst_queue_writes          175115                       # Number of integer instruction queue writes
system.cpu19.iq.int_inst_queue_wakeup_accesses       153550                       # Number of integer instruction queue wakeup accesses
system.cpu19.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu19.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu19.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu19.iq.int_alu_accesses               157648                       # Number of integer alu accesses
system.cpu19.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu19.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu19.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu19.iew.lsq.thread0.squashedLoads         2641                       # Number of loads squashed
system.cpu19.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu19.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu19.iew.lsq.thread0.squashedStores          466                       # Number of stores squashed
system.cpu19.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu19.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu19.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu19.iew.lsq.thread0.cacheBlocked         3642                       # Number of times an access to memory failed due to the cache being blocked
system.cpu19.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu19.iew.iewSquashCycles                  275                       # Number of cycles IEW is squashing
system.cpu19.iew.iewBlockCycles                  2728                       # Number of cycles IEW is blocking
system.cpu19.iew.iewUnblockCycles                 245                       # Number of cycles IEW is unblocking
system.cpu19.iew.iewDispatchedInsts            163948                       # Number of instructions dispatched to IQ
system.cpu19.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu19.iew.iewDispLoadInsts               39831                       # Number of dispatched load instructions
system.cpu19.iew.iewDispStoreInsts               1496                       # Number of dispatched store instructions
system.cpu19.iew.iewDispNonSpecInsts               50                       # Number of dispatched non-speculative instructions
system.cpu19.iew.iewIQFullEvents                   19                       # Number of times the IQ has become full, causing a stall
system.cpu19.iew.iewLSQFullEvents                  83                       # Number of times the LSQ has become full, causing a stall
system.cpu19.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu19.iew.predictedTakenIncorrect          171                       # Number of branches that were predicted taken incorrectly
system.cpu19.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu19.iew.branchMispredicts                247                       # Number of branch mispredicts detected at execute
system.cpu19.iew.iewExecutedInsts              157443                       # Number of executed instructions
system.cpu19.iew.iewExecLoadInsts               41144                       # Number of load instructions executed
system.cpu19.iew.iewExecSquashedInsts             205                       # Number of squashed instructions skipped in execute
system.cpu19.iew.exec_swp                           0                       # number of swp insts executed
system.cpu19.iew.exec_nop                           3                       # number of nop insts executed
system.cpu19.iew.exec_refs                      42229                       # number of memory reference insts executed
system.cpu19.iew.exec_branches                  15117                       # Number of branches executed
system.cpu19.iew.exec_stores                     1085                       # Number of stores executed
system.cpu19.iew.exec_rate                   1.764522                       # Inst execution rate
system.cpu19.iew.wb_sent                       153593                       # cumulative count of insts sent to commit
system.cpu19.iew.wb_count                      153550                       # cumulative count of insts written-back
system.cpu19.iew.wb_producers                  135644                       # num instructions producing a value
system.cpu19.iew.wb_consumers                  231114                       # num instructions consuming a value
system.cpu19.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu19.iew.wb_rate                     1.720892                       # insts written-back per cycle
system.cpu19.iew.wb_fanout                   0.586914                       # average fanout of values written-back
system.cpu19.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu19.commit.commitSquashedInsts         11163                       # The number of squashed insts skipped by commit
system.cpu19.commit.commitNonSpecStalls            81                       # The number of times commit has been forced to stall to communicate backwards
system.cpu19.commit.branchMispredicts             236                       # The number of times a branch was mispredicted
system.cpu19.commit.committed_per_cycle::samples        85438                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::mean     1.788256                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::stdev     2.323363                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::0        27837     32.58%     32.58% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::1        26883     31.46%     64.05% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::2        13235     15.49%     79.54% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::3         6020      7.05%     86.58% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::4          490      0.57%     87.16% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::5         2603      3.05%     90.20% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::6          128      0.15%     90.35% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::7          307      0.36%     90.71% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::8         7935      9.29%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::total        85438                       # Number of insts commited each cycle
system.cpu19.commit.committedInsts             151677                       # Number of instructions committed
system.cpu19.commit.committedOps               152785                       # Number of ops (including micro ops) committed
system.cpu19.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu19.commit.refs                        38220                       # Number of memory references committed
system.cpu19.commit.loads                       37190                       # Number of loads committed
system.cpu19.commit.membars                        40                       # Number of memory barriers committed
system.cpu19.commit.branches                    15017                       # Number of branches committed
system.cpu19.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu19.commit.int_insts                  137939                       # Number of committed integer instructions.
system.cpu19.commit.function_calls                106                       # Number of function calls committed.
system.cpu19.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IntAlu          89986     58.90%     58.90% # Class of committed instruction
system.cpu19.commit.op_class_0::IntMult         24579     16.09%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::IntDiv              0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatAdd            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCvt            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMult            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatDiv            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatSqrt            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAdd             0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAddAcc            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAlu             0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCmp             0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCvt             0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMisc            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMult            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMultAcc            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShift            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShiftAcc            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSqrt            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAdd            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAlu            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCmp            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCvt            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatDiv            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMisc            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMult            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.98% # Class of committed instruction
system.cpu19.commit.op_class_0::MemRead         37190     24.34%     99.33% # Class of committed instruction
system.cpu19.commit.op_class_0::MemWrite         1030      0.67%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::total          152785                       # Class of committed instruction
system.cpu19.commit.bw_lim_events                7935                       # number cycles where commit BW limit reached
system.cpu19.rob.rob_reads                     241055                       # The number of ROB reads
system.cpu19.rob.rob_writes                    329456                       # The number of ROB writes
system.cpu19.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu19.idleCycles                          2230                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu19.quiesceCycles                     247733                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu19.committedInsts                    151677                       # Number of Instructions Simulated
system.cpu19.committedOps                      152785                       # Number of Ops (including micro ops) Simulated
system.cpu19.cpi                             0.588270                       # CPI: Cycles Per Instruction
system.cpu19.cpi_total                       0.588270                       # CPI: Total CPI of All Threads
system.cpu19.ipc                             1.699900                       # IPC: Instructions Per Cycle
system.cpu19.ipc_total                       1.699900                       # IPC: Total IPC of All Threads
system.cpu19.int_regfile_reads                 250507                       # number of integer regfile reads
system.cpu19.int_regfile_writes                128033                       # number of integer regfile writes
system.cpu19.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu19.cc_regfile_reads                  584232                       # number of cc regfile reads
system.cpu19.cc_regfile_writes                  88454                       # number of cc regfile writes
system.cpu19.misc_regfile_reads                 45931                       # number of misc regfile reads
system.cpu19.misc_regfile_writes                   42                       # number of misc regfile writes
system.cpu19.dcache.tags.replacements             344                       # number of replacements
system.cpu19.dcache.tags.tagsinuse         106.549959                       # Cycle average of tags in use
system.cpu19.dcache.tags.total_refs             36400                       # Total number of references to valid blocks.
system.cpu19.dcache.tags.sampled_refs             898                       # Sample count of references to valid blocks.
system.cpu19.dcache.tags.avg_refs           40.534521                       # Average number of references to valid blocks.
system.cpu19.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu19.dcache.tags.occ_blocks::cpu19.data   106.549959                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_percent::cpu19.data     0.104053                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::total     0.104053                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.cpu19.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu19.dcache.tags.tag_accesses           77939                       # Number of tag accesses
system.cpu19.dcache.tags.data_accesses          77939                       # Number of data accesses
system.cpu19.dcache.ReadReq_hits::cpu19.data        35652                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::total         35652                       # number of ReadReq hits
system.cpu19.dcache.WriteReq_hits::cpu19.data          741                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::total          741                       # number of WriteReq hits
system.cpu19.dcache.SoftPFReq_hits::cpu19.data            2                       # number of SoftPFReq hits
system.cpu19.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu19.dcache.demand_hits::cpu19.data        36393                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::total          36393                       # number of demand (read+write) hits
system.cpu19.dcache.overall_hits::cpu19.data        36395                       # number of overall hits
system.cpu19.dcache.overall_hits::total         36395                       # number of overall hits
system.cpu19.dcache.ReadReq_misses::cpu19.data         1815                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::total         1815                       # number of ReadReq misses
system.cpu19.dcache.WriteReq_misses::cpu19.data          276                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu19.dcache.SoftPFReq_misses::cpu19.data            1                       # number of SoftPFReq misses
system.cpu19.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu19.dcache.LoadLockedReq_misses::cpu19.data           11                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu19.dcache.StoreCondReq_misses::cpu19.data           10                       # number of StoreCondReq misses
system.cpu19.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu19.dcache.demand_misses::cpu19.data         2091                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::total         2091                       # number of demand (read+write) misses
system.cpu19.dcache.overall_misses::cpu19.data         2092                       # number of overall misses
system.cpu19.dcache.overall_misses::total         2092                       # number of overall misses
system.cpu19.dcache.ReadReq_miss_latency::cpu19.data     36603949                       # number of ReadReq miss cycles
system.cpu19.dcache.ReadReq_miss_latency::total     36603949                       # number of ReadReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::cpu19.data      6514750                       # number of WriteReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::total      6514750                       # number of WriteReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::cpu19.data       100894                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::total       100894                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.StoreCondReq_miss_latency::cpu19.data        12500                       # number of StoreCondReq miss cycles
system.cpu19.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu19.dcache.StoreCondFailReq_miss_latency::cpu19.data        91000                       # number of StoreCondFailReq miss cycles
system.cpu19.dcache.StoreCondFailReq_miss_latency::total        91000                       # number of StoreCondFailReq miss cycles
system.cpu19.dcache.demand_miss_latency::cpu19.data     43118699                       # number of demand (read+write) miss cycles
system.cpu19.dcache.demand_miss_latency::total     43118699                       # number of demand (read+write) miss cycles
system.cpu19.dcache.overall_miss_latency::cpu19.data     43118699                       # number of overall miss cycles
system.cpu19.dcache.overall_miss_latency::total     43118699                       # number of overall miss cycles
system.cpu19.dcache.ReadReq_accesses::cpu19.data        37467                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::total        37467                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::cpu19.data         1017                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::total         1017                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_accesses::cpu19.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::cpu19.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::cpu19.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.demand_accesses::cpu19.data        38484                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::total        38484                       # number of demand (read+write) accesses
system.cpu19.dcache.overall_accesses::cpu19.data        38487                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::total        38487                       # number of overall (read+write) accesses
system.cpu19.dcache.ReadReq_miss_rate::cpu19.data     0.048443                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::total     0.048443                       # miss rate for ReadReq accesses
system.cpu19.dcache.WriteReq_miss_rate::cpu19.data     0.271386                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::total     0.271386                       # miss rate for WriteReq accesses
system.cpu19.dcache.SoftPFReq_miss_rate::cpu19.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::cpu19.data            1                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.StoreCondReq_miss_rate::cpu19.data            1                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.demand_miss_rate::cpu19.data     0.054334                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::total     0.054334                       # miss rate for demand accesses
system.cpu19.dcache.overall_miss_rate::cpu19.data     0.054356                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::total     0.054356                       # miss rate for overall accesses
system.cpu19.dcache.ReadReq_avg_miss_latency::cpu19.data 20167.465014                       # average ReadReq miss latency
system.cpu19.dcache.ReadReq_avg_miss_latency::total 20167.465014                       # average ReadReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::cpu19.data 23604.166667                       # average WriteReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::total 23604.166667                       # average WriteReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::cpu19.data  9172.181818                       # average LoadLockedReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::total  9172.181818                       # average LoadLockedReq miss latency
system.cpu19.dcache.StoreCondReq_avg_miss_latency::cpu19.data         1250                       # average StoreCondReq miss latency
system.cpu19.dcache.StoreCondReq_avg_miss_latency::total         1250                       # average StoreCondReq miss latency
system.cpu19.dcache.StoreCondFailReq_avg_miss_latency::cpu19.data          inf                       # average StoreCondFailReq miss latency
system.cpu19.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu19.dcache.demand_avg_miss_latency::cpu19.data 20621.089909                       # average overall miss latency
system.cpu19.dcache.demand_avg_miss_latency::total 20621.089909                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::cpu19.data 20611.232792                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::total 20611.232792                       # average overall miss latency
system.cpu19.dcache.blocked_cycles::no_mshrs         5744                       # number of cycles access was blocked
system.cpu19.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_mshrs             282                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_mshrs    20.368794                       # average number of cycles each access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu19.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu19.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu19.dcache.writebacks::writebacks          142                       # number of writebacks
system.cpu19.dcache.writebacks::total             142                       # number of writebacks
system.cpu19.dcache.ReadReq_mshr_hits::cpu19.data         1044                       # number of ReadReq MSHR hits
system.cpu19.dcache.ReadReq_mshr_hits::total         1044                       # number of ReadReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::cpu19.data          142                       # number of WriteReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu19.dcache.demand_mshr_hits::cpu19.data         1186                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.demand_mshr_hits::total         1186                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.overall_mshr_hits::cpu19.data         1186                       # number of overall MSHR hits
system.cpu19.dcache.overall_mshr_hits::total         1186                       # number of overall MSHR hits
system.cpu19.dcache.ReadReq_mshr_misses::cpu19.data          771                       # number of ReadReq MSHR misses
system.cpu19.dcache.ReadReq_mshr_misses::total          771                       # number of ReadReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::cpu19.data          134                       # number of WriteReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu19.dcache.SoftPFReq_mshr_misses::cpu19.data            1                       # number of SoftPFReq MSHR misses
system.cpu19.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::cpu19.data           11                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.StoreCondReq_mshr_misses::cpu19.data           10                       # number of StoreCondReq MSHR misses
system.cpu19.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu19.dcache.demand_mshr_misses::cpu19.data          905                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.overall_mshr_misses::cpu19.data          906                       # number of overall MSHR misses
system.cpu19.dcache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu19.dcache.ReadReq_mshr_miss_latency::cpu19.data     16523027                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_latency::total     16523027                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::cpu19.data      2475250                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::total      2475250                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.SoftPFReq_mshr_miss_latency::cpu19.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu19.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::cpu19.data        77606                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::total        77606                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.StoreCondReq_mshr_miss_latency::cpu19.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu19.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu19.dcache.StoreCondFailReq_mshr_miss_latency::cpu19.data        80500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu19.dcache.StoreCondFailReq_mshr_miss_latency::total        80500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::cpu19.data     18998277                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::total     18998277                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::cpu19.data     19000777                       # number of overall MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::total     19000777                       # number of overall MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_rate::cpu19.data     0.020578                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_mshr_miss_rate::total     0.020578                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::cpu19.data     0.131760                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::total     0.131760                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.SoftPFReq_mshr_miss_rate::cpu19.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::cpu19.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.StoreCondReq_mshr_miss_rate::cpu19.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu19.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu19.dcache.demand_mshr_miss_rate::cpu19.data     0.023516                       # mshr miss rate for demand accesses
system.cpu19.dcache.demand_mshr_miss_rate::total     0.023516                       # mshr miss rate for demand accesses
system.cpu19.dcache.overall_mshr_miss_rate::cpu19.data     0.023540                       # mshr miss rate for overall accesses
system.cpu19.dcache.overall_mshr_miss_rate::total     0.023540                       # mshr miss rate for overall accesses
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::cpu19.data 21430.644617                       # average ReadReq mshr miss latency
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::total 21430.644617                       # average ReadReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::cpu19.data 18472.014925                       # average WriteReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::total 18472.014925                       # average WriteReq mshr miss latency
system.cpu19.dcache.SoftPFReq_avg_mshr_miss_latency::cpu19.data         2500                       # average SoftPFReq mshr miss latency
system.cpu19.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu19.data  7055.090909                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7055.090909                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.StoreCondReq_avg_mshr_miss_latency::cpu19.data          800                       # average StoreCondReq mshr miss latency
system.cpu19.dcache.StoreCondReq_avg_mshr_miss_latency::total          800                       # average StoreCondReq mshr miss latency
system.cpu19.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu19.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu19.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::cpu19.data 20992.571271                       # average overall mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::total 20992.571271                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::cpu19.data 20972.160044                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::total 20972.160044                       # average overall mshr miss latency
system.cpu19.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu19.icache.tags.replacements               0                       # number of replacements
system.cpu19.icache.tags.tagsinuse          13.131900                       # Cycle average of tags in use
system.cpu19.icache.tags.total_refs             19140                       # Total number of references to valid blocks.
system.cpu19.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu19.icache.tags.avg_refs          354.444444                       # Average number of references to valid blocks.
system.cpu19.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu19.icache.tags.occ_blocks::cpu19.inst    13.131900                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_percent::cpu19.inst     0.025648                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::total     0.025648                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu19.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu19.icache.tags.tag_accesses           38474                       # Number of tag accesses
system.cpu19.icache.tags.data_accesses          38474                       # Number of data accesses
system.cpu19.icache.ReadReq_hits::cpu19.inst        19140                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::total         19140                       # number of ReadReq hits
system.cpu19.icache.demand_hits::cpu19.inst        19140                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::total          19140                       # number of demand (read+write) hits
system.cpu19.icache.overall_hits::cpu19.inst        19140                       # number of overall hits
system.cpu19.icache.overall_hits::total         19140                       # number of overall hits
system.cpu19.icache.ReadReq_misses::cpu19.inst           70                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu19.icache.demand_misses::cpu19.inst           70                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu19.icache.overall_misses::cpu19.inst           70                       # number of overall misses
system.cpu19.icache.overall_misses::total           70                       # number of overall misses
system.cpu19.icache.ReadReq_miss_latency::cpu19.inst      2897928                       # number of ReadReq miss cycles
system.cpu19.icache.ReadReq_miss_latency::total      2897928                       # number of ReadReq miss cycles
system.cpu19.icache.demand_miss_latency::cpu19.inst      2897928                       # number of demand (read+write) miss cycles
system.cpu19.icache.demand_miss_latency::total      2897928                       # number of demand (read+write) miss cycles
system.cpu19.icache.overall_miss_latency::cpu19.inst      2897928                       # number of overall miss cycles
system.cpu19.icache.overall_miss_latency::total      2897928                       # number of overall miss cycles
system.cpu19.icache.ReadReq_accesses::cpu19.inst        19210                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::total        19210                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.demand_accesses::cpu19.inst        19210                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::total        19210                       # number of demand (read+write) accesses
system.cpu19.icache.overall_accesses::cpu19.inst        19210                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::total        19210                       # number of overall (read+write) accesses
system.cpu19.icache.ReadReq_miss_rate::cpu19.inst     0.003644                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::total     0.003644                       # miss rate for ReadReq accesses
system.cpu19.icache.demand_miss_rate::cpu19.inst     0.003644                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::total     0.003644                       # miss rate for demand accesses
system.cpu19.icache.overall_miss_rate::cpu19.inst     0.003644                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::total     0.003644                       # miss rate for overall accesses
system.cpu19.icache.ReadReq_avg_miss_latency::cpu19.inst 41398.971429                       # average ReadReq miss latency
system.cpu19.icache.ReadReq_avg_miss_latency::total 41398.971429                       # average ReadReq miss latency
system.cpu19.icache.demand_avg_miss_latency::cpu19.inst 41398.971429                       # average overall miss latency
system.cpu19.icache.demand_avg_miss_latency::total 41398.971429                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::cpu19.inst 41398.971429                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::total 41398.971429                       # average overall miss latency
system.cpu19.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu19.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu19.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.icache.fast_writes                     0                       # number of fast writes performed
system.cpu19.icache.cache_copies                    0                       # number of cache copies performed
system.cpu19.icache.ReadReq_mshr_hits::cpu19.inst           16                       # number of ReadReq MSHR hits
system.cpu19.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu19.icache.demand_mshr_hits::cpu19.inst           16                       # number of demand (read+write) MSHR hits
system.cpu19.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu19.icache.overall_mshr_hits::cpu19.inst           16                       # number of overall MSHR hits
system.cpu19.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu19.icache.ReadReq_mshr_misses::cpu19.inst           54                       # number of ReadReq MSHR misses
system.cpu19.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu19.icache.demand_mshr_misses::cpu19.inst           54                       # number of demand (read+write) MSHR misses
system.cpu19.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu19.icache.overall_mshr_misses::cpu19.inst           54                       # number of overall MSHR misses
system.cpu19.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu19.icache.ReadReq_mshr_miss_latency::cpu19.inst      1962550                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_latency::total      1962550                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::cpu19.inst      1962550                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::total      1962550                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::cpu19.inst      1962550                       # number of overall MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::total      1962550                       # number of overall MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_rate::cpu19.inst     0.002811                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_mshr_miss_rate::total     0.002811                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.demand_mshr_miss_rate::cpu19.inst     0.002811                       # mshr miss rate for demand accesses
system.cpu19.icache.demand_mshr_miss_rate::total     0.002811                       # mshr miss rate for demand accesses
system.cpu19.icache.overall_mshr_miss_rate::cpu19.inst     0.002811                       # mshr miss rate for overall accesses
system.cpu19.icache.overall_mshr_miss_rate::total     0.002811                       # mshr miss rate for overall accesses
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::cpu19.inst 36343.518519                       # average ReadReq mshr miss latency
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::total 36343.518519                       # average ReadReq mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::cpu19.inst 36343.518519                       # average overall mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::total 36343.518519                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::cpu19.inst 36343.518519                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::total 36343.518519                       # average overall mshr miss latency
system.cpu19.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu20.branchPred.lookups                 16262                       # Number of BP lookups
system.cpu20.branchPred.condPredicted           15728                       # Number of conditional branches predicted
system.cpu20.branchPred.condIncorrect             261                       # Number of conditional branches incorrect
system.cpu20.branchPred.BTBLookups              14084                       # Number of BTB lookups
system.cpu20.branchPred.BTBHits                 12625                       # Number of BTB hits
system.cpu20.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu20.branchPred.BTBHitPct           89.640727                       # BTB Hit Percentage
system.cpu20.branchPred.usedRAS                   200                       # Number of times the RAS was used to get a target.
system.cpu20.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu20.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.inst_hits                          0                       # ITB inst hits
system.cpu20.dtb.inst_misses                        0                       # ITB inst misses
system.cpu20.dtb.read_hits                          0                       # DTB read hits
system.cpu20.dtb.read_misses                        0                       # DTB read misses
system.cpu20.dtb.write_hits                         0                       # DTB write hits
system.cpu20.dtb.write_misses                       0                       # DTB write misses
system.cpu20.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.read_accesses                      0                       # DTB read accesses
system.cpu20.dtb.write_accesses                     0                       # DTB write accesses
system.cpu20.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.dtb.hits                               0                       # DTB hits
system.cpu20.dtb.misses                             0                       # DTB misses
system.cpu20.dtb.accesses                           0                       # DTB accesses
system.cpu20.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.itb.walker.walks                       0                       # Table walker walks requested
system.cpu20.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.inst_hits                          0                       # ITB inst hits
system.cpu20.itb.inst_misses                        0                       # ITB inst misses
system.cpu20.itb.read_hits                          0                       # DTB read hits
system.cpu20.itb.read_misses                        0                       # DTB read misses
system.cpu20.itb.write_hits                         0                       # DTB write hits
system.cpu20.itb.write_misses                       0                       # DTB write misses
system.cpu20.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.read_accesses                      0                       # DTB read accesses
system.cpu20.itb.write_accesses                     0                       # DTB write accesses
system.cpu20.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.itb.hits                               0                       # DTB hits
system.cpu20.itb.misses                             0                       # DTB misses
system.cpu20.itb.accesses                           0                       # DTB accesses
system.cpu20.numCycles                          88683                       # number of cpu cycles simulated
system.cpu20.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu20.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu20.fetch.icacheStallCycles            20115                       # Number of cycles fetch is stalled on an Icache miss
system.cpu20.fetch.Insts                       166932                       # Number of instructions fetch has processed
system.cpu20.fetch.Branches                     16262                       # Number of branches that fetch encountered
system.cpu20.fetch.predictedBranches            12825                       # Number of branches that fetch has predicted taken
system.cpu20.fetch.Cycles                       65996                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu20.fetch.SquashCycles                   591                       # Number of cycles fetch has spent squashing
system.cpu20.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu20.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu20.fetch.CacheLines                   19118                       # Number of cache lines fetched
system.cpu20.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu20.fetch.rateDist::samples            86414                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::mean            1.957356                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::stdev           3.053953                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::0                  56848     65.79%     65.79% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::1                   2557      2.96%     68.74% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::2                   1587      1.84%     70.58% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::3                   2870      3.32%     73.90% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::4                   2280      2.64%     76.54% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::5                   1709      1.98%     78.52% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::6                   2774      3.21%     81.73% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::7                   5819      6.73%     88.46% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::8                   9970     11.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::total              86414                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.branchRate                0.183372                       # Number of branch fetches per cycle
system.cpu20.fetch.rate                      1.882345                       # Number of inst fetches per cycle
system.cpu20.decode.IdleCycles                   8133                       # Number of cycles decode is idle
system.cpu20.decode.BlockedCycles               57251                       # Number of cycles decode is blocked
system.cpu20.decode.RunCycles                    2860                       # Number of cycles decode is running
system.cpu20.decode.UnblockCycles               17904                       # Number of cycles decode is unblocking
system.cpu20.decode.SquashCycles                  266                       # Number of cycles decode is squashing
system.cpu20.decode.BranchResolved                241                       # Number of times decode resolved a branch
system.cpu20.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu20.decode.DecodedInsts               161987                       # Number of instructions handled by decode
system.cpu20.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu20.rename.SquashCycles                  266                       # Number of cycles rename is squashing
system.cpu20.rename.IdleCycles                  13821                       # Number of cycles rename is idle
system.cpu20.rename.BlockCycles                  8777                       # Number of cycles rename is blocking
system.cpu20.rename.serializeStallCycles         2721                       # count of cycles rename stalled for serializing inst
system.cpu20.rename.RunCycles                   14826                       # Number of cycles rename is running
system.cpu20.rename.UnblockCycles               46003                       # Number of cycles rename is unblocking
system.cpu20.rename.RenamedInsts               160847                       # Number of instructions processed by rename
system.cpu20.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu20.rename.IQFullEvents                43714                       # Number of times rename has blocked due to IQ full
system.cpu20.rename.LQFullEvents                  469                       # Number of times rename has blocked due to LQ full
system.cpu20.rename.RenamedOperands            224323                       # Number of destination operands rename has renamed
system.cpu20.rename.RenameLookups              790889                       # Number of register rename lookups that rename has made
system.cpu20.rename.int_rename_lookups         258109                       # Number of integer rename lookups
system.cpu20.rename.CommittedMaps              208561                       # Number of HB maps that are committed
system.cpu20.rename.UndoneMaps                  15759                       # Number of HB maps that are undone due to squashing
system.cpu20.rename.serializingInsts               76                       # count of serializing insts renamed
system.cpu20.rename.tempSerializingInsts           75                       # count of temporary serializing insts renamed
system.cpu20.rename.skidInsts                   87328                       # count of insts added to the skid buffer
system.cpu20.memDep0.insertedLoads              39274                       # Number of loads inserted to the mem dependence unit.
system.cpu20.memDep0.insertedStores              1418                       # Number of stores inserted to the mem dependence unit.
system.cpu20.memDep0.conflictingLoads             537                       # Number of conflicting loads.
system.cpu20.memDep0.conflictingStores            153                       # Number of conflicting stores.
system.cpu20.iq.iqInstsAdded                   159732                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu20.iq.iqNonSpecInstsAdded               105                       # Number of non-speculative instructions added to the IQ
system.cpu20.iq.iqInstsIssued                  154199                       # Number of instructions issued
system.cpu20.iq.iqSquashedInstsIssued             984                       # Number of squashed instructions issued
system.cpu20.iq.iqSquashedInstsExamined         10898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu20.iq.iqSquashedOperandsExamined        49758                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu20.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu20.iq.issued_per_cycle::samples        86414                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::mean       1.784422                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::stdev      0.603561                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::0              8433      9.76%      9.76% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::1              1763      2.04%     11.80% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::2             76218     88.20%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::total         86414                       # Number of insts issued each cycle
system.cpu20.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu20.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu20.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu20.iq.FU_type_0::IntAlu               87373     56.66%     56.66% # Type of FU issued
system.cpu20.iq.FU_type_0::IntMult              24580     15.94%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::IntDiv                   0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatAdd                 0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCmp                 0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCvt                 0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMult                0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatDiv                 0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatSqrt                0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAdd                  0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAddAcc               0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAlu                  0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCmp                  0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCvt                  0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMisc                 0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMult                 0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMultAcc              0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShift                0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSqrt                 0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMult            0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.60% # Type of FU issued
system.cpu20.iq.FU_type_0::MemRead              41222     26.73%     99.34% # Type of FU issued
system.cpu20.iq.FU_type_0::MemWrite              1024      0.66%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::total               154199                       # Type of FU issued
system.cpu20.iq.rate                         1.738766                       # Inst issue rate
system.cpu20.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu20.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu20.iq.int_inst_queue_reads           395794                       # Number of integer instruction queue reads
system.cpu20.iq.int_inst_queue_writes          170743                       # Number of integer instruction queue writes
system.cpu20.iq.int_inst_queue_wakeup_accesses       149678                       # Number of integer instruction queue wakeup accesses
system.cpu20.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu20.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu20.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu20.iq.int_alu_accesses               154199                       # Number of integer alu accesses
system.cpu20.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu20.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu20.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu20.iew.lsq.thread0.squashedLoads         2605                       # Number of loads squashed
system.cpu20.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu20.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu20.iew.lsq.thread0.squashedStores          456                       # Number of stores squashed
system.cpu20.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu20.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu20.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu20.iew.lsq.thread0.cacheBlocked         4084                       # Number of times an access to memory failed due to the cache being blocked
system.cpu20.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu20.iew.iewSquashCycles                  266                       # Number of cycles IEW is squashing
system.cpu20.iew.iewBlockCycles                  2794                       # Number of cycles IEW is blocking
system.cpu20.iew.iewUnblockCycles                 265                       # Number of cycles IEW is unblocking
system.cpu20.iew.iewDispatchedInsts            159840                       # Number of instructions dispatched to IQ
system.cpu20.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu20.iew.iewDispLoadInsts               39274                       # Number of dispatched load instructions
system.cpu20.iew.iewDispStoreInsts               1418                       # Number of dispatched store instructions
system.cpu20.iew.iewDispNonSpecInsts               61                       # Number of dispatched non-speculative instructions
system.cpu20.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu20.iew.iewLSQFullEvents                  98                       # Number of times the LSQ has become full, causing a stall
system.cpu20.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu20.iew.predictedTakenIncorrect          167                       # Number of branches that were predicted taken incorrectly
system.cpu20.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu20.iew.branchMispredicts                243                       # Number of branch mispredicts detected at execute
system.cpu20.iew.iewExecutedInsts              154000                       # Number of executed instructions
system.cpu20.iew.iewExecLoadInsts               41053                       # Number of load instructions executed
system.cpu20.iew.iewExecSquashedInsts             197                       # Number of squashed instructions skipped in execute
system.cpu20.iew.exec_swp                           0                       # number of swp insts executed
system.cpu20.iew.exec_nop                           3                       # number of nop insts executed
system.cpu20.iew.exec_refs                      42065                       # number of memory reference insts executed
system.cpu20.iew.exec_branches                  14194                       # Number of branches executed
system.cpu20.iew.exec_stores                     1012                       # Number of stores executed
system.cpu20.iew.exec_rate                   1.736522                       # Inst execution rate
system.cpu20.iew.wb_sent                       149717                       # cumulative count of insts sent to commit
system.cpu20.iew.wb_count                      149678                       # cumulative count of insts written-back
system.cpu20.iew.wb_producers                  132795                       # num instructions producing a value
system.cpu20.iew.wb_consumers                  225312                       # num instructions consuming a value
system.cpu20.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu20.iew.wb_rate                     1.687787                       # insts written-back per cycle
system.cpu20.iew.wb_fanout                   0.589383                       # average fanout of values written-back
system.cpu20.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu20.commit.commitSquashedInsts         10837                       # The number of squashed insts skipped by commit
system.cpu20.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu20.commit.branchMispredicts             232                       # The number of times a branch was mispredicted
system.cpu20.commit.committed_per_cycle::samples        84896                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::mean     1.754370                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::stdev     2.320853                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::0        28803     33.93%     33.93% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::1        26028     30.66%     64.59% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::2        13233     15.59%     80.17% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::3         5809      6.84%     87.02% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::4          449      0.53%     87.54% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::5         2291      2.70%     90.24% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::6          106      0.12%     90.37% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::7          285      0.34%     90.70% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::8         7892      9.30%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::total        84896                       # Number of insts commited each cycle
system.cpu20.commit.committedInsts             147964                       # Number of instructions committed
system.cpu20.commit.committedOps               148939                       # Number of ops (including micro ops) committed
system.cpu20.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu20.commit.refs                        37631                       # Number of memory references committed
system.cpu20.commit.loads                       36669                       # Number of loads committed
system.cpu20.commit.membars                        36                       # Number of memory barriers committed
system.cpu20.commit.branches                    14098                       # Number of branches committed
system.cpu20.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu20.commit.int_insts                  134989                       # Number of committed integer instructions.
system.cpu20.commit.function_calls                 92                       # Number of function calls committed.
system.cpu20.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IntAlu          86729     58.23%     58.23% # Class of committed instruction
system.cpu20.commit.op_class_0::IntMult         24579     16.50%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::IntDiv              0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatAdd            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCmp            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCvt            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMult            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatDiv            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatSqrt            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAdd             0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAddAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAlu             0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCmp             0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCvt             0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMisc            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMult            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMultAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShift            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShiftAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSqrt            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAdd            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAlu            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCmp            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCvt            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatDiv            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMisc            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMult            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.73% # Class of committed instruction
system.cpu20.commit.op_class_0::MemRead         36669     24.62%     99.35% # Class of committed instruction
system.cpu20.commit.op_class_0::MemWrite          962      0.65%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::total          148939                       # Class of committed instruction
system.cpu20.commit.bw_lim_events                7892                       # number cycles where commit BW limit reached
system.cpu20.rob.rob_reads                     236442                       # The number of ROB reads
system.cpu20.rob.rob_writes                    321137                       # The number of ROB writes
system.cpu20.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu20.idleCycles                          2269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu20.quiesceCycles                     248277                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu20.committedInsts                    147964                       # Number of Instructions Simulated
system.cpu20.committedOps                      148939                       # Number of Ops (including micro ops) Simulated
system.cpu20.cpi                             0.599355                       # CPI: Cycles Per Instruction
system.cpu20.cpi_total                       0.599355                       # CPI: Total CPI of All Threads
system.cpu20.ipc                             1.668460                       # IPC: Instructions Per Cycle
system.cpu20.ipc_total                       1.668460                       # IPC: Total IPC of All Threads
system.cpu20.int_regfile_reads                 245818                       # number of integer regfile reads
system.cpu20.int_regfile_writes                126446                       # number of integer regfile writes
system.cpu20.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu20.cc_regfile_reads                  572382                       # number of cc regfile reads
system.cpu20.cc_regfile_writes                  83104                       # number of cc regfile writes
system.cpu20.misc_regfile_reads                 45342                       # number of misc regfile reads
system.cpu20.misc_regfile_writes                  115                       # number of misc regfile writes
system.cpu20.dcache.tags.replacements             341                       # number of replacements
system.cpu20.dcache.tags.tagsinuse         106.502465                       # Cycle average of tags in use
system.cpu20.dcache.tags.total_refs             35880                       # Total number of references to valid blocks.
system.cpu20.dcache.tags.sampled_refs             896                       # Sample count of references to valid blocks.
system.cpu20.dcache.tags.avg_refs           40.044643                       # Average number of references to valid blocks.
system.cpu20.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu20.dcache.tags.occ_blocks::cpu20.data   106.502465                       # Average occupied blocks per requestor
system.cpu20.dcache.tags.occ_percent::cpu20.data     0.104006                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_percent::total     0.104006                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.cpu20.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu20.dcache.tags.tag_accesses           76753                       # Number of tag accesses
system.cpu20.dcache.tags.data_accesses          76753                       # Number of data accesses
system.cpu20.dcache.ReadReq_hits::cpu20.data        35217                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_hits::total         35217                       # number of ReadReq hits
system.cpu20.dcache.WriteReq_hits::cpu20.data          656                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_hits::total          656                       # number of WriteReq hits
system.cpu20.dcache.SoftPFReq_hits::cpu20.data            2                       # number of SoftPFReq hits
system.cpu20.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu20.dcache.LoadLockedReq_hits::cpu20.data            2                       # number of LoadLockedReq hits
system.cpu20.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu20.dcache.demand_hits::cpu20.data        35873                       # number of demand (read+write) hits
system.cpu20.dcache.demand_hits::total          35873                       # number of demand (read+write) hits
system.cpu20.dcache.overall_hits::cpu20.data        35875                       # number of overall hits
system.cpu20.dcache.overall_hits::total         35875                       # number of overall hits
system.cpu20.dcache.ReadReq_misses::cpu20.data         1711                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_misses::total         1711                       # number of ReadReq misses
system.cpu20.dcache.WriteReq_misses::cpu20.data          276                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu20.dcache.SoftPFReq_misses::cpu20.data            1                       # number of SoftPFReq misses
system.cpu20.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu20.dcache.LoadLockedReq_misses::cpu20.data           26                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu20.dcache.StoreCondReq_misses::cpu20.data           15                       # number of StoreCondReq misses
system.cpu20.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu20.dcache.demand_misses::cpu20.data         1987                       # number of demand (read+write) misses
system.cpu20.dcache.demand_misses::total         1987                       # number of demand (read+write) misses
system.cpu20.dcache.overall_misses::cpu20.data         1988                       # number of overall misses
system.cpu20.dcache.overall_misses::total         1988                       # number of overall misses
system.cpu20.dcache.ReadReq_miss_latency::cpu20.data     41426224                       # number of ReadReq miss cycles
system.cpu20.dcache.ReadReq_miss_latency::total     41426224                       # number of ReadReq miss cycles
system.cpu20.dcache.WriteReq_miss_latency::cpu20.data      7643496                       # number of WriteReq miss cycles
system.cpu20.dcache.WriteReq_miss_latency::total      7643496                       # number of WriteReq miss cycles
system.cpu20.dcache.LoadLockedReq_miss_latency::cpu20.data       284370                       # number of LoadLockedReq miss cycles
system.cpu20.dcache.LoadLockedReq_miss_latency::total       284370                       # number of LoadLockedReq miss cycles
system.cpu20.dcache.StoreCondReq_miss_latency::cpu20.data        12000                       # number of StoreCondReq miss cycles
system.cpu20.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu20.dcache.StoreCondFailReq_miss_latency::cpu20.data       117500                       # number of StoreCondFailReq miss cycles
system.cpu20.dcache.StoreCondFailReq_miss_latency::total       117500                       # number of StoreCondFailReq miss cycles
system.cpu20.dcache.demand_miss_latency::cpu20.data     49069720                       # number of demand (read+write) miss cycles
system.cpu20.dcache.demand_miss_latency::total     49069720                       # number of demand (read+write) miss cycles
system.cpu20.dcache.overall_miss_latency::cpu20.data     49069720                       # number of overall miss cycles
system.cpu20.dcache.overall_miss_latency::total     49069720                       # number of overall miss cycles
system.cpu20.dcache.ReadReq_accesses::cpu20.data        36928                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_accesses::total        36928                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::cpu20.data          932                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::total          932                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_accesses::cpu20.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::cpu20.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::cpu20.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::total           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.demand_accesses::cpu20.data        37860                       # number of demand (read+write) accesses
system.cpu20.dcache.demand_accesses::total        37860                       # number of demand (read+write) accesses
system.cpu20.dcache.overall_accesses::cpu20.data        37863                       # number of overall (read+write) accesses
system.cpu20.dcache.overall_accesses::total        37863                       # number of overall (read+write) accesses
system.cpu20.dcache.ReadReq_miss_rate::cpu20.data     0.046333                       # miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_miss_rate::total     0.046333                       # miss rate for ReadReq accesses
system.cpu20.dcache.WriteReq_miss_rate::cpu20.data     0.296137                       # miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_miss_rate::total     0.296137                       # miss rate for WriteReq accesses
system.cpu20.dcache.SoftPFReq_miss_rate::cpu20.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::cpu20.data     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::total     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.StoreCondReq_miss_rate::cpu20.data            1                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.demand_miss_rate::cpu20.data     0.052483                       # miss rate for demand accesses
system.cpu20.dcache.demand_miss_rate::total     0.052483                       # miss rate for demand accesses
system.cpu20.dcache.overall_miss_rate::cpu20.data     0.052505                       # miss rate for overall accesses
system.cpu20.dcache.overall_miss_rate::total     0.052505                       # miss rate for overall accesses
system.cpu20.dcache.ReadReq_avg_miss_latency::cpu20.data 24211.703098                       # average ReadReq miss latency
system.cpu20.dcache.ReadReq_avg_miss_latency::total 24211.703098                       # average ReadReq miss latency
system.cpu20.dcache.WriteReq_avg_miss_latency::cpu20.data 27693.826087                       # average WriteReq miss latency
system.cpu20.dcache.WriteReq_avg_miss_latency::total 27693.826087                       # average WriteReq miss latency
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::cpu20.data 10937.307692                       # average LoadLockedReq miss latency
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::total 10937.307692                       # average LoadLockedReq miss latency
system.cpu20.dcache.StoreCondReq_avg_miss_latency::cpu20.data          800                       # average StoreCondReq miss latency
system.cpu20.dcache.StoreCondReq_avg_miss_latency::total          800                       # average StoreCondReq miss latency
system.cpu20.dcache.StoreCondFailReq_avg_miss_latency::cpu20.data          inf                       # average StoreCondFailReq miss latency
system.cpu20.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu20.dcache.demand_avg_miss_latency::cpu20.data 24695.379970                       # average overall miss latency
system.cpu20.dcache.demand_avg_miss_latency::total 24695.379970                       # average overall miss latency
system.cpu20.dcache.overall_avg_miss_latency::cpu20.data 24682.957746                       # average overall miss latency
system.cpu20.dcache.overall_avg_miss_latency::total 24682.957746                       # average overall miss latency
system.cpu20.dcache.blocked_cycles::no_mshrs         6295                       # number of cycles access was blocked
system.cpu20.dcache.blocked_cycles::no_targets          800                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_mshrs             314                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_mshrs    20.047771                       # average number of cycles each access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_targets          800                       # average number of cycles each access was blocked
system.cpu20.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu20.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu20.dcache.writebacks::writebacks          134                       # number of writebacks
system.cpu20.dcache.writebacks::total             134                       # number of writebacks
system.cpu20.dcache.ReadReq_mshr_hits::cpu20.data          942                       # number of ReadReq MSHR hits
system.cpu20.dcache.ReadReq_mshr_hits::total          942                       # number of ReadReq MSHR hits
system.cpu20.dcache.WriteReq_mshr_hits::cpu20.data          142                       # number of WriteReq MSHR hits
system.cpu20.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu20.dcache.demand_mshr_hits::cpu20.data         1084                       # number of demand (read+write) MSHR hits
system.cpu20.dcache.demand_mshr_hits::total         1084                       # number of demand (read+write) MSHR hits
system.cpu20.dcache.overall_mshr_hits::cpu20.data         1084                       # number of overall MSHR hits
system.cpu20.dcache.overall_mshr_hits::total         1084                       # number of overall MSHR hits
system.cpu20.dcache.ReadReq_mshr_misses::cpu20.data          769                       # number of ReadReq MSHR misses
system.cpu20.dcache.ReadReq_mshr_misses::total          769                       # number of ReadReq MSHR misses
system.cpu20.dcache.WriteReq_mshr_misses::cpu20.data          134                       # number of WriteReq MSHR misses
system.cpu20.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu20.dcache.SoftPFReq_mshr_misses::cpu20.data            1                       # number of SoftPFReq MSHR misses
system.cpu20.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu20.dcache.LoadLockedReq_mshr_misses::cpu20.data           26                       # number of LoadLockedReq MSHR misses
system.cpu20.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu20.dcache.StoreCondReq_mshr_misses::cpu20.data           15                       # number of StoreCondReq MSHR misses
system.cpu20.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu20.dcache.demand_mshr_misses::cpu20.data          903                       # number of demand (read+write) MSHR misses
system.cpu20.dcache.demand_mshr_misses::total          903                       # number of demand (read+write) MSHR misses
system.cpu20.dcache.overall_mshr_misses::cpu20.data          904                       # number of overall MSHR misses
system.cpu20.dcache.overall_mshr_misses::total          904                       # number of overall MSHR misses
system.cpu20.dcache.ReadReq_mshr_miss_latency::cpu20.data     17359013                       # number of ReadReq MSHR miss cycles
system.cpu20.dcache.ReadReq_mshr_miss_latency::total     17359013                       # number of ReadReq MSHR miss cycles
system.cpu20.dcache.WriteReq_mshr_miss_latency::cpu20.data      2637002                       # number of WriteReq MSHR miss cycles
system.cpu20.dcache.WriteReq_mshr_miss_latency::total      2637002                       # number of WriteReq MSHR miss cycles
system.cpu20.dcache.SoftPFReq_mshr_miss_latency::cpu20.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu20.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::cpu20.data       228630                       # number of LoadLockedReq MSHR miss cycles
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::total       228630                       # number of LoadLockedReq MSHR miss cycles
system.cpu20.dcache.StoreCondReq_mshr_miss_latency::cpu20.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu20.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu20.dcache.StoreCondFailReq_mshr_miss_latency::cpu20.data        99500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu20.dcache.StoreCondFailReq_mshr_miss_latency::total        99500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu20.dcache.demand_mshr_miss_latency::cpu20.data     19996015                       # number of demand (read+write) MSHR miss cycles
system.cpu20.dcache.demand_mshr_miss_latency::total     19996015                       # number of demand (read+write) MSHR miss cycles
system.cpu20.dcache.overall_mshr_miss_latency::cpu20.data     19998515                       # number of overall MSHR miss cycles
system.cpu20.dcache.overall_mshr_miss_latency::total     19998515                       # number of overall MSHR miss cycles
system.cpu20.dcache.ReadReq_mshr_miss_rate::cpu20.data     0.020824                       # mshr miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_mshr_miss_rate::total     0.020824                       # mshr miss rate for ReadReq accesses
system.cpu20.dcache.WriteReq_mshr_miss_rate::cpu20.data     0.143777                       # mshr miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_mshr_miss_rate::total     0.143777                       # mshr miss rate for WriteReq accesses
system.cpu20.dcache.SoftPFReq_mshr_miss_rate::cpu20.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::cpu20.data     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu20.dcache.StoreCondReq_mshr_miss_rate::cpu20.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu20.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu20.dcache.demand_mshr_miss_rate::cpu20.data     0.023851                       # mshr miss rate for demand accesses
system.cpu20.dcache.demand_mshr_miss_rate::total     0.023851                       # mshr miss rate for demand accesses
system.cpu20.dcache.overall_mshr_miss_rate::cpu20.data     0.023876                       # mshr miss rate for overall accesses
system.cpu20.dcache.overall_mshr_miss_rate::total     0.023876                       # mshr miss rate for overall accesses
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::cpu20.data 22573.488947                       # average ReadReq mshr miss latency
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::total 22573.488947                       # average ReadReq mshr miss latency
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::cpu20.data 19679.119403                       # average WriteReq mshr miss latency
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::total 19679.119403                       # average WriteReq mshr miss latency
system.cpu20.dcache.SoftPFReq_avg_mshr_miss_latency::cpu20.data         2500                       # average SoftPFReq mshr miss latency
system.cpu20.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu20.data  8793.461538                       # average LoadLockedReq mshr miss latency
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8793.461538                       # average LoadLockedReq mshr miss latency
system.cpu20.dcache.StoreCondReq_avg_mshr_miss_latency::cpu20.data          500                       # average StoreCondReq mshr miss latency
system.cpu20.dcache.StoreCondReq_avg_mshr_miss_latency::total          500                       # average StoreCondReq mshr miss latency
system.cpu20.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu20.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu20.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu20.dcache.demand_avg_mshr_miss_latency::cpu20.data 22143.981174                       # average overall mshr miss latency
system.cpu20.dcache.demand_avg_mshr_miss_latency::total 22143.981174                       # average overall mshr miss latency
system.cpu20.dcache.overall_avg_mshr_miss_latency::cpu20.data 22122.251106                       # average overall mshr miss latency
system.cpu20.dcache.overall_avg_mshr_miss_latency::total 22122.251106                       # average overall mshr miss latency
system.cpu20.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu20.icache.tags.replacements               0                       # number of replacements
system.cpu20.icache.tags.tagsinuse          13.060150                       # Cycle average of tags in use
system.cpu20.icache.tags.total_refs             19047                       # Total number of references to valid blocks.
system.cpu20.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu20.icache.tags.avg_refs          346.309091                       # Average number of references to valid blocks.
system.cpu20.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu20.icache.tags.occ_blocks::cpu20.inst    13.060150                       # Average occupied blocks per requestor
system.cpu20.icache.tags.occ_percent::cpu20.inst     0.025508                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_percent::total     0.025508                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu20.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu20.icache.tags.tag_accesses           38291                       # Number of tag accesses
system.cpu20.icache.tags.data_accesses          38291                       # Number of data accesses
system.cpu20.icache.ReadReq_hits::cpu20.inst        19047                       # number of ReadReq hits
system.cpu20.icache.ReadReq_hits::total         19047                       # number of ReadReq hits
system.cpu20.icache.demand_hits::cpu20.inst        19047                       # number of demand (read+write) hits
system.cpu20.icache.demand_hits::total          19047                       # number of demand (read+write) hits
system.cpu20.icache.overall_hits::cpu20.inst        19047                       # number of overall hits
system.cpu20.icache.overall_hits::total         19047                       # number of overall hits
system.cpu20.icache.ReadReq_misses::cpu20.inst           71                       # number of ReadReq misses
system.cpu20.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu20.icache.demand_misses::cpu20.inst           71                       # number of demand (read+write) misses
system.cpu20.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu20.icache.overall_misses::cpu20.inst           71                       # number of overall misses
system.cpu20.icache.overall_misses::total           71                       # number of overall misses
system.cpu20.icache.ReadReq_miss_latency::cpu20.inst      3059940                       # number of ReadReq miss cycles
system.cpu20.icache.ReadReq_miss_latency::total      3059940                       # number of ReadReq miss cycles
system.cpu20.icache.demand_miss_latency::cpu20.inst      3059940                       # number of demand (read+write) miss cycles
system.cpu20.icache.demand_miss_latency::total      3059940                       # number of demand (read+write) miss cycles
system.cpu20.icache.overall_miss_latency::cpu20.inst      3059940                       # number of overall miss cycles
system.cpu20.icache.overall_miss_latency::total      3059940                       # number of overall miss cycles
system.cpu20.icache.ReadReq_accesses::cpu20.inst        19118                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_accesses::total        19118                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.demand_accesses::cpu20.inst        19118                       # number of demand (read+write) accesses
system.cpu20.icache.demand_accesses::total        19118                       # number of demand (read+write) accesses
system.cpu20.icache.overall_accesses::cpu20.inst        19118                       # number of overall (read+write) accesses
system.cpu20.icache.overall_accesses::total        19118                       # number of overall (read+write) accesses
system.cpu20.icache.ReadReq_miss_rate::cpu20.inst     0.003714                       # miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_miss_rate::total     0.003714                       # miss rate for ReadReq accesses
system.cpu20.icache.demand_miss_rate::cpu20.inst     0.003714                       # miss rate for demand accesses
system.cpu20.icache.demand_miss_rate::total     0.003714                       # miss rate for demand accesses
system.cpu20.icache.overall_miss_rate::cpu20.inst     0.003714                       # miss rate for overall accesses
system.cpu20.icache.overall_miss_rate::total     0.003714                       # miss rate for overall accesses
system.cpu20.icache.ReadReq_avg_miss_latency::cpu20.inst 43097.746479                       # average ReadReq miss latency
system.cpu20.icache.ReadReq_avg_miss_latency::total 43097.746479                       # average ReadReq miss latency
system.cpu20.icache.demand_avg_miss_latency::cpu20.inst 43097.746479                       # average overall miss latency
system.cpu20.icache.demand_avg_miss_latency::total 43097.746479                       # average overall miss latency
system.cpu20.icache.overall_avg_miss_latency::cpu20.inst 43097.746479                       # average overall miss latency
system.cpu20.icache.overall_avg_miss_latency::total 43097.746479                       # average overall miss latency
system.cpu20.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu20.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu20.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu20.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu20.icache.fast_writes                     0                       # number of fast writes performed
system.cpu20.icache.cache_copies                    0                       # number of cache copies performed
system.cpu20.icache.ReadReq_mshr_hits::cpu20.inst           16                       # number of ReadReq MSHR hits
system.cpu20.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu20.icache.demand_mshr_hits::cpu20.inst           16                       # number of demand (read+write) MSHR hits
system.cpu20.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu20.icache.overall_mshr_hits::cpu20.inst           16                       # number of overall MSHR hits
system.cpu20.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu20.icache.ReadReq_mshr_misses::cpu20.inst           55                       # number of ReadReq MSHR misses
system.cpu20.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu20.icache.demand_mshr_misses::cpu20.inst           55                       # number of demand (read+write) MSHR misses
system.cpu20.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu20.icache.overall_mshr_misses::cpu20.inst           55                       # number of overall MSHR misses
system.cpu20.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu20.icache.ReadReq_mshr_miss_latency::cpu20.inst      1932046                       # number of ReadReq MSHR miss cycles
system.cpu20.icache.ReadReq_mshr_miss_latency::total      1932046                       # number of ReadReq MSHR miss cycles
system.cpu20.icache.demand_mshr_miss_latency::cpu20.inst      1932046                       # number of demand (read+write) MSHR miss cycles
system.cpu20.icache.demand_mshr_miss_latency::total      1932046                       # number of demand (read+write) MSHR miss cycles
system.cpu20.icache.overall_mshr_miss_latency::cpu20.inst      1932046                       # number of overall MSHR miss cycles
system.cpu20.icache.overall_mshr_miss_latency::total      1932046                       # number of overall MSHR miss cycles
system.cpu20.icache.ReadReq_mshr_miss_rate::cpu20.inst     0.002877                       # mshr miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_mshr_miss_rate::total     0.002877                       # mshr miss rate for ReadReq accesses
system.cpu20.icache.demand_mshr_miss_rate::cpu20.inst     0.002877                       # mshr miss rate for demand accesses
system.cpu20.icache.demand_mshr_miss_rate::total     0.002877                       # mshr miss rate for demand accesses
system.cpu20.icache.overall_mshr_miss_rate::cpu20.inst     0.002877                       # mshr miss rate for overall accesses
system.cpu20.icache.overall_mshr_miss_rate::total     0.002877                       # mshr miss rate for overall accesses
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::cpu20.inst 35128.109091                       # average ReadReq mshr miss latency
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::total 35128.109091                       # average ReadReq mshr miss latency
system.cpu20.icache.demand_avg_mshr_miss_latency::cpu20.inst 35128.109091                       # average overall mshr miss latency
system.cpu20.icache.demand_avg_mshr_miss_latency::total 35128.109091                       # average overall mshr miss latency
system.cpu20.icache.overall_avg_mshr_miss_latency::cpu20.inst 35128.109091                       # average overall mshr miss latency
system.cpu20.icache.overall_avg_mshr_miss_latency::total 35128.109091                       # average overall mshr miss latency
system.cpu20.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu21.branchPred.lookups                 16046                       # Number of BP lookups
system.cpu21.branchPred.condPredicted           15522                       # Number of conditional branches predicted
system.cpu21.branchPred.condIncorrect             258                       # Number of conditional branches incorrect
system.cpu21.branchPred.BTBLookups              13940                       # Number of BTB lookups
system.cpu21.branchPred.BTBHits                 12542                       # Number of BTB hits
system.cpu21.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu21.branchPred.BTBHitPct           89.971306                       # BTB Hit Percentage
system.cpu21.branchPred.usedRAS                   187                       # Number of times the RAS was used to get a target.
system.cpu21.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu21.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.inst_hits                          0                       # ITB inst hits
system.cpu21.dtb.inst_misses                        0                       # ITB inst misses
system.cpu21.dtb.read_hits                          0                       # DTB read hits
system.cpu21.dtb.read_misses                        0                       # DTB read misses
system.cpu21.dtb.write_hits                         0                       # DTB write hits
system.cpu21.dtb.write_misses                       0                       # DTB write misses
system.cpu21.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu21.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu21.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu21.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu21.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dtb.read_accesses                      0                       # DTB read accesses
system.cpu21.dtb.write_accesses                     0                       # DTB write accesses
system.cpu21.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.dtb.hits                               0                       # DTB hits
system.cpu21.dtb.misses                             0                       # DTB misses
system.cpu21.dtb.accesses                           0                       # DTB accesses
system.cpu21.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.itb.walker.walks                       0                       # Table walker walks requested
system.cpu21.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.inst_hits                          0                       # ITB inst hits
system.cpu21.itb.inst_misses                        0                       # ITB inst misses
system.cpu21.itb.read_hits                          0                       # DTB read hits
system.cpu21.itb.read_misses                        0                       # DTB read misses
system.cpu21.itb.write_hits                         0                       # DTB write hits
system.cpu21.itb.write_misses                       0                       # DTB write misses
system.cpu21.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu21.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu21.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu21.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu21.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.itb.read_accesses                      0                       # DTB read accesses
system.cpu21.itb.write_accesses                     0                       # DTB write accesses
system.cpu21.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.itb.hits                               0                       # DTB hits
system.cpu21.itb.misses                             0                       # DTB misses
system.cpu21.itb.accesses                           0                       # DTB accesses
system.cpu21.numCycles                          88139                       # number of cpu cycles simulated
system.cpu21.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu21.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu21.fetch.icacheStallCycles            20256                       # Number of cycles fetch is stalled on an Icache miss
system.cpu21.fetch.Insts                       166028                       # Number of instructions fetch has processed
system.cpu21.fetch.Branches                     16046                       # Number of branches that fetch encountered
system.cpu21.fetch.predictedBranches            12729                       # Number of branches that fetch has predicted taken
system.cpu21.fetch.Cycles                       65317                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu21.fetch.SquashCycles                   585                       # Number of cycles fetch has spent squashing
system.cpu21.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu21.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu21.fetch.CacheLines                   19195                       # Number of cache lines fetched
system.cpu21.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu21.fetch.rateDist::samples            85873                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::mean            1.958508                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::stdev           3.023053                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::0                  55683     64.84%     64.84% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::1                   2855      3.32%     68.17% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::2                   1966      2.29%     70.46% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::3                   2963      3.45%     73.91% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::4                   2206      2.57%     76.48% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::5                   2118      2.47%     78.94% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::6                   2362      2.75%     81.69% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::7                   6839      7.96%     89.66% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::8                   8881     10.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::total              85873                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.branchRate                0.182053                       # Number of branch fetches per cycle
system.cpu21.fetch.rate                      1.883706                       # Number of inst fetches per cycle
system.cpu21.decode.IdleCycles                   8071                       # Number of cycles decode is idle
system.cpu21.decode.BlockedCycles               57034                       # Number of cycles decode is blocked
system.cpu21.decode.RunCycles                    3066                       # Number of cycles decode is running
system.cpu21.decode.UnblockCycles               17439                       # Number of cycles decode is unblocking
system.cpu21.decode.SquashCycles                  263                       # Number of cycles decode is squashing
system.cpu21.decode.BranchResolved                237                       # Number of times decode resolved a branch
system.cpu21.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu21.decode.DecodedInsts               160600                       # Number of instructions handled by decode
system.cpu21.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu21.rename.SquashCycles                  263                       # Number of cycles rename is squashing
system.cpu21.rename.IdleCycles                  13357                       # Number of cycles rename is idle
system.cpu21.rename.BlockCycles                  8604                       # Number of cycles rename is blocking
system.cpu21.rename.serializeStallCycles         3162                       # count of cycles rename stalled for serializing inst
system.cpu21.rename.RunCycles                   15035                       # Number of cycles rename is running
system.cpu21.rename.UnblockCycles               45452                       # Number of cycles rename is unblocking
system.cpu21.rename.RenamedInsts               159583                       # Number of instructions processed by rename
system.cpu21.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu21.rename.IQFullEvents                43126                       # Number of times rename has blocked due to IQ full
system.cpu21.rename.LQFullEvents                  798                       # Number of times rename has blocked due to LQ full
system.cpu21.rename.RenamedOperands            222164                       # Number of destination operands rename has renamed
system.cpu21.rename.RenameLookups              784830                       # Number of register rename lookups that rename has made
system.cpu21.rename.int_rename_lookups         256375                       # Number of integer rename lookups
system.cpu21.rename.CommittedMaps              206868                       # Number of HB maps that are committed
system.cpu21.rename.UndoneMaps                  15288                       # Number of HB maps that are undone due to squashing
system.cpu21.rename.serializingInsts               74                       # count of serializing insts renamed
system.cpu21.rename.tempSerializingInsts           73                       # count of temporary serializing insts renamed
system.cpu21.rename.skidInsts                   84704                       # count of insts added to the skid buffer
system.cpu21.memDep0.insertedLoads              39067                       # Number of loads inserted to the mem dependence unit.
system.cpu21.memDep0.insertedStores              1387                       # Number of stores inserted to the mem dependence unit.
system.cpu21.memDep0.conflictingLoads             528                       # Number of conflicting loads.
system.cpu21.memDep0.conflictingStores            148                       # Number of conflicting stores.
system.cpu21.iq.iqInstsAdded                   158415                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu21.iq.iqNonSpecInstsAdded               103                       # Number of non-speculative instructions added to the IQ
system.cpu21.iq.iqInstsIssued                  153304                       # Number of instructions issued
system.cpu21.iq.iqSquashedInstsIssued             890                       # Number of squashed instructions issued
system.cpu21.iq.iqSquashedInstsExamined         10517                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu21.iq.iqSquashedOperandsExamined        47689                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu21.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu21.iq.issued_per_cycle::samples        85873                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::mean       1.785241                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::stdev      0.602010                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::0              8320      9.69%      9.69% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::1              1802      2.10%     11.79% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::2             75751     88.21%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::total         85873                       # Number of insts issued each cycle
system.cpu21.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu21.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu21.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu21.iq.FU_type_0::IntAlu               86633     56.51%     56.51% # Type of FU issued
system.cpu21.iq.FU_type_0::IntMult              24580     16.03%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::IntDiv                   0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatAdd                 0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCmp                 0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCvt                 0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMult                0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatDiv                 0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatSqrt                0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAdd                  0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAddAcc               0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAlu                  0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCmp                  0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCvt                  0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMisc                 0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMult                 0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMultAcc              0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShift                0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSqrt                 0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMult            0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.54% # Type of FU issued
system.cpu21.iq.FU_type_0::MemRead              41092     26.80%     99.35% # Type of FU issued
system.cpu21.iq.FU_type_0::MemWrite               999      0.65%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::total               153304                       # Type of FU issued
system.cpu21.iq.rate                         1.739344                       # Inst issue rate
system.cpu21.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu21.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu21.iq.int_inst_queue_reads           393369                       # Number of integer instruction queue reads
system.cpu21.iq.int_inst_queue_writes          169045                       # Number of integer instruction queue writes
system.cpu21.iq.int_inst_queue_wakeup_accesses       148779                       # Number of integer instruction queue wakeup accesses
system.cpu21.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu21.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu21.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu21.iq.int_alu_accesses               153304                       # Number of integer alu accesses
system.cpu21.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu21.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu21.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu21.iew.lsq.thread0.squashedLoads         2526                       # Number of loads squashed
system.cpu21.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu21.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu21.iew.lsq.thread0.squashedStores          442                       # Number of stores squashed
system.cpu21.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu21.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu21.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu21.iew.lsq.thread0.cacheBlocked         4076                       # Number of times an access to memory failed due to the cache being blocked
system.cpu21.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu21.iew.iewSquashCycles                  263                       # Number of cycles IEW is squashing
system.cpu21.iew.iewBlockCycles                  2870                       # Number of cycles IEW is blocking
system.cpu21.iew.iewUnblockCycles                 247                       # Number of cycles IEW is unblocking
system.cpu21.iew.iewDispatchedInsts            158521                       # Number of instructions dispatched to IQ
system.cpu21.iew.iewDispSquashedInsts              11                       # Number of squashed instructions skipped by dispatch
system.cpu21.iew.iewDispLoadInsts               39067                       # Number of dispatched load instructions
system.cpu21.iew.iewDispStoreInsts               1387                       # Number of dispatched store instructions
system.cpu21.iew.iewDispNonSpecInsts               60                       # Number of dispatched non-speculative instructions
system.cpu21.iew.iewIQFullEvents                   27                       # Number of times the IQ has become full, causing a stall
system.cpu21.iew.iewLSQFullEvents                  81                       # Number of times the LSQ has become full, causing a stall
system.cpu21.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu21.iew.predictedTakenIncorrect          166                       # Number of branches that were predicted taken incorrectly
system.cpu21.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu21.iew.branchMispredicts                239                       # Number of branch mispredicts detected at execute
system.cpu21.iew.iewExecutedInsts              153103                       # Number of executed instructions
system.cpu21.iew.iewExecLoadInsts               40922                       # Number of load instructions executed
system.cpu21.iew.iewExecSquashedInsts             199                       # Number of squashed instructions skipped in execute
system.cpu21.iew.exec_swp                           0                       # number of swp insts executed
system.cpu21.iew.exec_nop                           3                       # number of nop insts executed
system.cpu21.iew.exec_refs                      41909                       # number of memory reference insts executed
system.cpu21.iew.exec_branches                  13963                       # Number of branches executed
system.cpu21.iew.exec_stores                      987                       # Number of stores executed
system.cpu21.iew.exec_rate                   1.737063                       # Inst execution rate
system.cpu21.iew.wb_sent                       148819                       # cumulative count of insts sent to commit
system.cpu21.iew.wb_count                      148779                       # cumulative count of insts written-back
system.cpu21.iew.wb_producers                  132000                       # num instructions producing a value
system.cpu21.iew.wb_consumers                  223540                       # num instructions consuming a value
system.cpu21.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu21.iew.wb_rate                     1.688004                       # insts written-back per cycle
system.cpu21.iew.wb_fanout                   0.590498                       # average fanout of values written-back
system.cpu21.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu21.commit.commitSquashedInsts         10457                       # The number of squashed insts skipped by commit
system.cpu21.commit.commitNonSpecStalls            88                       # The number of times commit has been forced to stall to communicate backwards
system.cpu21.commit.branchMispredicts             229                       # The number of times a branch was mispredicted
system.cpu21.commit.committed_per_cycle::samples        84406                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::mean     1.753442                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::stdev     2.342879                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::0        29493     34.94%     34.94% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::1        25328     30.01%     64.95% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::2        12770     15.13%     80.08% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::3         5567      6.60%     86.67% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::4          473      0.56%     87.23% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::5         2273      2.69%     89.93% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::6          200      0.24%     90.16% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::7          441      0.52%     90.69% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::8         7861      9.31%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::total        84406                       # Number of insts commited each cycle
system.cpu21.commit.committedInsts             147055                       # Number of instructions committed
system.cpu21.commit.committedOps               148001                       # Number of ops (including micro ops) committed
system.cpu21.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu21.commit.refs                        37486                       # Number of memory references committed
system.cpu21.commit.loads                       36541                       # Number of loads committed
system.cpu21.commit.membars                        35                       # Number of memory barriers committed
system.cpu21.commit.branches                    13874                       # Number of branches committed
system.cpu21.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu21.commit.int_insts                  134270                       # Number of committed integer instructions.
system.cpu21.commit.function_calls                 89                       # Number of function calls committed.
system.cpu21.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IntAlu          85936     58.06%     58.06% # Class of committed instruction
system.cpu21.commit.op_class_0::IntMult         24579     16.61%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::IntDiv              0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatAdd            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCmp            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCvt            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMult            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatDiv            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatSqrt            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAdd             0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAddAcc            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAlu             0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCmp             0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCvt             0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMisc            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMult            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMultAcc            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShift            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShiftAcc            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSqrt            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAdd            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAlu            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCmp            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCvt            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatDiv            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMisc            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMult            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.67% # Class of committed instruction
system.cpu21.commit.op_class_0::MemRead         36541     24.69%     99.36% # Class of committed instruction
system.cpu21.commit.op_class_0::MemWrite          945      0.64%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::total          148001                       # Class of committed instruction
system.cpu21.commit.bw_lim_events                7861                       # number cycles where commit BW limit reached
system.cpu21.rob.rob_reads                     234678                       # The number of ROB reads
system.cpu21.rob.rob_writes                    318450                       # The number of ROB writes
system.cpu21.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu21.idleCycles                          2266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu21.quiesceCycles                     248821                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu21.committedInsts                    147055                       # Number of Instructions Simulated
system.cpu21.committedOps                      148001                       # Number of Ops (including micro ops) Simulated
system.cpu21.cpi                             0.599361                       # CPI: Cycles Per Instruction
system.cpu21.cpi_total                       0.599361                       # CPI: Total CPI of All Threads
system.cpu21.ipc                             1.668444                       # IPC: Instructions Per Cycle
system.cpu21.ipc_total                       1.668444                       # IPC: Total IPC of All Threads
system.cpu21.int_regfile_reads                 244665                       # number of integer regfile reads
system.cpu21.int_regfile_writes                126120                       # number of integer regfile writes
system.cpu21.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu21.cc_regfile_reads                  569298                       # number of cc regfile reads
system.cpu21.cc_regfile_writes                  81775                       # number of cc regfile writes
system.cpu21.misc_regfile_reads                 45214                       # number of misc regfile reads
system.cpu21.misc_regfile_writes                  121                       # number of misc regfile writes
system.cpu21.dcache.tags.replacements             339                       # number of replacements
system.cpu21.dcache.tags.tagsinuse         106.266402                       # Cycle average of tags in use
system.cpu21.dcache.tags.total_refs             35109                       # Total number of references to valid blocks.
system.cpu21.dcache.tags.sampled_refs             894                       # Sample count of references to valid blocks.
system.cpu21.dcache.tags.avg_refs           39.271812                       # Average number of references to valid blocks.
system.cpu21.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu21.dcache.tags.occ_blocks::cpu21.data   106.266402                       # Average occupied blocks per requestor
system.cpu21.dcache.tags.occ_percent::cpu21.data     0.103776                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_percent::total     0.103776                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::1          545                       # Occupied blocks per task id
system.cpu21.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu21.dcache.tags.tag_accesses           76459                       # Number of tag accesses
system.cpu21.dcache.tags.data_accesses          76459                       # Number of data accesses
system.cpu21.dcache.ReadReq_hits::cpu21.data        34464                       # number of ReadReq hits
system.cpu21.dcache.ReadReq_hits::total         34464                       # number of ReadReq hits
system.cpu21.dcache.WriteReq_hits::cpu21.data          638                       # number of WriteReq hits
system.cpu21.dcache.WriteReq_hits::total          638                       # number of WriteReq hits
system.cpu21.dcache.SoftPFReq_hits::cpu21.data            2                       # number of SoftPFReq hits
system.cpu21.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu21.dcache.LoadLockedReq_hits::cpu21.data            1                       # number of LoadLockedReq hits
system.cpu21.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu21.dcache.demand_hits::cpu21.data        35102                       # number of demand (read+write) hits
system.cpu21.dcache.demand_hits::total          35102                       # number of demand (read+write) hits
system.cpu21.dcache.overall_hits::cpu21.data        35104                       # number of overall hits
system.cpu21.dcache.overall_hits::total         35104                       # number of overall hits
system.cpu21.dcache.ReadReq_misses::cpu21.data         2337                       # number of ReadReq misses
system.cpu21.dcache.ReadReq_misses::total         2337                       # number of ReadReq misses
system.cpu21.dcache.WriteReq_misses::cpu21.data          276                       # number of WriteReq misses
system.cpu21.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu21.dcache.SoftPFReq_misses::cpu21.data            1                       # number of SoftPFReq misses
system.cpu21.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu21.dcache.LoadLockedReq_misses::cpu21.data           28                       # number of LoadLockedReq misses
system.cpu21.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu21.dcache.StoreCondReq_misses::cpu21.data           13                       # number of StoreCondReq misses
system.cpu21.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu21.dcache.demand_misses::cpu21.data         2613                       # number of demand (read+write) misses
system.cpu21.dcache.demand_misses::total         2613                       # number of demand (read+write) misses
system.cpu21.dcache.overall_misses::cpu21.data         2614                       # number of overall misses
system.cpu21.dcache.overall_misses::total         2614                       # number of overall misses
system.cpu21.dcache.ReadReq_miss_latency::cpu21.data     44310464                       # number of ReadReq miss cycles
system.cpu21.dcache.ReadReq_miss_latency::total     44310464                       # number of ReadReq miss cycles
system.cpu21.dcache.WriteReq_miss_latency::cpu21.data      6901996                       # number of WriteReq miss cycles
system.cpu21.dcache.WriteReq_miss_latency::total      6901996                       # number of WriteReq miss cycles
system.cpu21.dcache.LoadLockedReq_miss_latency::cpu21.data       272912                       # number of LoadLockedReq miss cycles
system.cpu21.dcache.LoadLockedReq_miss_latency::total       272912                       # number of LoadLockedReq miss cycles
system.cpu21.dcache.StoreCondReq_miss_latency::cpu21.data        12000                       # number of StoreCondReq miss cycles
system.cpu21.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu21.dcache.StoreCondFailReq_miss_latency::cpu21.data       136500                       # number of StoreCondFailReq miss cycles
system.cpu21.dcache.StoreCondFailReq_miss_latency::total       136500                       # number of StoreCondFailReq miss cycles
system.cpu21.dcache.demand_miss_latency::cpu21.data     51212460                       # number of demand (read+write) miss cycles
system.cpu21.dcache.demand_miss_latency::total     51212460                       # number of demand (read+write) miss cycles
system.cpu21.dcache.overall_miss_latency::cpu21.data     51212460                       # number of overall miss cycles
system.cpu21.dcache.overall_miss_latency::total     51212460                       # number of overall miss cycles
system.cpu21.dcache.ReadReq_accesses::cpu21.data        36801                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.ReadReq_accesses::total        36801                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_accesses::cpu21.data          914                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_accesses::total          914                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_accesses::cpu21.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_accesses::cpu21.data           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_accesses::total           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_accesses::cpu21.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.demand_accesses::cpu21.data        37715                       # number of demand (read+write) accesses
system.cpu21.dcache.demand_accesses::total        37715                       # number of demand (read+write) accesses
system.cpu21.dcache.overall_accesses::cpu21.data        37718                       # number of overall (read+write) accesses
system.cpu21.dcache.overall_accesses::total        37718                       # number of overall (read+write) accesses
system.cpu21.dcache.ReadReq_miss_rate::cpu21.data     0.063504                       # miss rate for ReadReq accesses
system.cpu21.dcache.ReadReq_miss_rate::total     0.063504                       # miss rate for ReadReq accesses
system.cpu21.dcache.WriteReq_miss_rate::cpu21.data     0.301969                       # miss rate for WriteReq accesses
system.cpu21.dcache.WriteReq_miss_rate::total     0.301969                       # miss rate for WriteReq accesses
system.cpu21.dcache.SoftPFReq_miss_rate::cpu21.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.LoadLockedReq_miss_rate::cpu21.data     0.965517                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.LoadLockedReq_miss_rate::total     0.965517                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.StoreCondReq_miss_rate::cpu21.data            1                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.demand_miss_rate::cpu21.data     0.069283                       # miss rate for demand accesses
system.cpu21.dcache.demand_miss_rate::total     0.069283                       # miss rate for demand accesses
system.cpu21.dcache.overall_miss_rate::cpu21.data     0.069304                       # miss rate for overall accesses
system.cpu21.dcache.overall_miss_rate::total     0.069304                       # miss rate for overall accesses
system.cpu21.dcache.ReadReq_avg_miss_latency::cpu21.data 18960.403937                       # average ReadReq miss latency
system.cpu21.dcache.ReadReq_avg_miss_latency::total 18960.403937                       # average ReadReq miss latency
system.cpu21.dcache.WriteReq_avg_miss_latency::cpu21.data 25007.231884                       # average WriteReq miss latency
system.cpu21.dcache.WriteReq_avg_miss_latency::total 25007.231884                       # average WriteReq miss latency
system.cpu21.dcache.LoadLockedReq_avg_miss_latency::cpu21.data  9746.857143                       # average LoadLockedReq miss latency
system.cpu21.dcache.LoadLockedReq_avg_miss_latency::total  9746.857143                       # average LoadLockedReq miss latency
system.cpu21.dcache.StoreCondReq_avg_miss_latency::cpu21.data   923.076923                       # average StoreCondReq miss latency
system.cpu21.dcache.StoreCondReq_avg_miss_latency::total   923.076923                       # average StoreCondReq miss latency
system.cpu21.dcache.StoreCondFailReq_avg_miss_latency::cpu21.data          inf                       # average StoreCondFailReq miss latency
system.cpu21.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu21.dcache.demand_avg_miss_latency::cpu21.data 19599.104478                       # average overall miss latency
system.cpu21.dcache.demand_avg_miss_latency::total 19599.104478                       # average overall miss latency
system.cpu21.dcache.overall_avg_miss_latency::cpu21.data 19591.606733                       # average overall miss latency
system.cpu21.dcache.overall_avg_miss_latency::total 19591.606733                       # average overall miss latency
system.cpu21.dcache.blocked_cycles::no_mshrs         6324                       # number of cycles access was blocked
system.cpu21.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_mshrs             313                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_mshrs    20.204473                       # average number of cycles each access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu21.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu21.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu21.dcache.writebacks::writebacks          207                       # number of writebacks
system.cpu21.dcache.writebacks::total             207                       # number of writebacks
system.cpu21.dcache.ReadReq_mshr_hits::cpu21.data         1570                       # number of ReadReq MSHR hits
system.cpu21.dcache.ReadReq_mshr_hits::total         1570                       # number of ReadReq MSHR hits
system.cpu21.dcache.WriteReq_mshr_hits::cpu21.data          142                       # number of WriteReq MSHR hits
system.cpu21.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu21.dcache.demand_mshr_hits::cpu21.data         1712                       # number of demand (read+write) MSHR hits
system.cpu21.dcache.demand_mshr_hits::total         1712                       # number of demand (read+write) MSHR hits
system.cpu21.dcache.overall_mshr_hits::cpu21.data         1712                       # number of overall MSHR hits
system.cpu21.dcache.overall_mshr_hits::total         1712                       # number of overall MSHR hits
system.cpu21.dcache.ReadReq_mshr_misses::cpu21.data          767                       # number of ReadReq MSHR misses
system.cpu21.dcache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu21.dcache.WriteReq_mshr_misses::cpu21.data          134                       # number of WriteReq MSHR misses
system.cpu21.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu21.dcache.SoftPFReq_mshr_misses::cpu21.data            1                       # number of SoftPFReq MSHR misses
system.cpu21.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu21.dcache.LoadLockedReq_mshr_misses::cpu21.data           28                       # number of LoadLockedReq MSHR misses
system.cpu21.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu21.dcache.StoreCondReq_mshr_misses::cpu21.data           13                       # number of StoreCondReq MSHR misses
system.cpu21.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu21.dcache.demand_mshr_misses::cpu21.data          901                       # number of demand (read+write) MSHR misses
system.cpu21.dcache.demand_mshr_misses::total          901                       # number of demand (read+write) MSHR misses
system.cpu21.dcache.overall_mshr_misses::cpu21.data          902                       # number of overall MSHR misses
system.cpu21.dcache.overall_mshr_misses::total          902                       # number of overall MSHR misses
system.cpu21.dcache.ReadReq_mshr_miss_latency::cpu21.data     18113519                       # number of ReadReq MSHR miss cycles
system.cpu21.dcache.ReadReq_mshr_miss_latency::total     18113519                       # number of ReadReq MSHR miss cycles
system.cpu21.dcache.WriteReq_mshr_miss_latency::cpu21.data      2551502                       # number of WriteReq MSHR miss cycles
system.cpu21.dcache.WriteReq_mshr_miss_latency::total      2551502                       # number of WriteReq MSHR miss cycles
system.cpu21.dcache.SoftPFReq_mshr_miss_latency::cpu21.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu21.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu21.dcache.LoadLockedReq_mshr_miss_latency::cpu21.data       217088                       # number of LoadLockedReq MSHR miss cycles
system.cpu21.dcache.LoadLockedReq_mshr_miss_latency::total       217088                       # number of LoadLockedReq MSHR miss cycles
system.cpu21.dcache.StoreCondReq_mshr_miss_latency::cpu21.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu21.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu21.dcache.StoreCondFailReq_mshr_miss_latency::cpu21.data       121500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu21.dcache.StoreCondFailReq_mshr_miss_latency::total       121500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu21.dcache.demand_mshr_miss_latency::cpu21.data     20665021                       # number of demand (read+write) MSHR miss cycles
system.cpu21.dcache.demand_mshr_miss_latency::total     20665021                       # number of demand (read+write) MSHR miss cycles
system.cpu21.dcache.overall_mshr_miss_latency::cpu21.data     20667521                       # number of overall MSHR miss cycles
system.cpu21.dcache.overall_mshr_miss_latency::total     20667521                       # number of overall MSHR miss cycles
system.cpu21.dcache.ReadReq_mshr_miss_rate::cpu21.data     0.020842                       # mshr miss rate for ReadReq accesses
system.cpu21.dcache.ReadReq_mshr_miss_rate::total     0.020842                       # mshr miss rate for ReadReq accesses
system.cpu21.dcache.WriteReq_mshr_miss_rate::cpu21.data     0.146608                       # mshr miss rate for WriteReq accesses
system.cpu21.dcache.WriteReq_mshr_miss_rate::total     0.146608                       # mshr miss rate for WriteReq accesses
system.cpu21.dcache.SoftPFReq_mshr_miss_rate::cpu21.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu21.dcache.LoadLockedReq_mshr_miss_rate::cpu21.data     0.965517                       # mshr miss rate for LoadLockedReq accesses
system.cpu21.dcache.LoadLockedReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for LoadLockedReq accesses
system.cpu21.dcache.StoreCondReq_mshr_miss_rate::cpu21.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu21.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu21.dcache.demand_mshr_miss_rate::cpu21.data     0.023890                       # mshr miss rate for demand accesses
system.cpu21.dcache.demand_mshr_miss_rate::total     0.023890                       # mshr miss rate for demand accesses
system.cpu21.dcache.overall_mshr_miss_rate::cpu21.data     0.023914                       # mshr miss rate for overall accesses
system.cpu21.dcache.overall_mshr_miss_rate::total     0.023914                       # mshr miss rate for overall accesses
system.cpu21.dcache.ReadReq_avg_mshr_miss_latency::cpu21.data 23616.061278                       # average ReadReq mshr miss latency
system.cpu21.dcache.ReadReq_avg_mshr_miss_latency::total 23616.061278                       # average ReadReq mshr miss latency
system.cpu21.dcache.WriteReq_avg_mshr_miss_latency::cpu21.data 19041.059701                       # average WriteReq mshr miss latency
system.cpu21.dcache.WriteReq_avg_mshr_miss_latency::total 19041.059701                       # average WriteReq mshr miss latency
system.cpu21.dcache.SoftPFReq_avg_mshr_miss_latency::cpu21.data         2500                       # average SoftPFReq mshr miss latency
system.cpu21.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu21.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu21.data  7753.142857                       # average LoadLockedReq mshr miss latency
system.cpu21.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7753.142857                       # average LoadLockedReq mshr miss latency
system.cpu21.dcache.StoreCondReq_avg_mshr_miss_latency::cpu21.data   576.923077                       # average StoreCondReq mshr miss latency
system.cpu21.dcache.StoreCondReq_avg_mshr_miss_latency::total   576.923077                       # average StoreCondReq mshr miss latency
system.cpu21.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu21.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu21.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu21.dcache.demand_avg_mshr_miss_latency::cpu21.data 22935.650388                       # average overall mshr miss latency
system.cpu21.dcache.demand_avg_mshr_miss_latency::total 22935.650388                       # average overall mshr miss latency
system.cpu21.dcache.overall_avg_mshr_miss_latency::cpu21.data 22912.994457                       # average overall mshr miss latency
system.cpu21.dcache.overall_avg_mshr_miss_latency::total 22912.994457                       # average overall mshr miss latency
system.cpu21.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu21.icache.tags.replacements               0                       # number of replacements
system.cpu21.icache.tags.tagsinuse          12.992079                       # Cycle average of tags in use
system.cpu21.icache.tags.total_refs             19123                       # Total number of references to valid blocks.
system.cpu21.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu21.icache.tags.avg_refs          347.690909                       # Average number of references to valid blocks.
system.cpu21.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu21.icache.tags.occ_blocks::cpu21.inst    12.992079                       # Average occupied blocks per requestor
system.cpu21.icache.tags.occ_percent::cpu21.inst     0.025375                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_percent::total     0.025375                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu21.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu21.icache.tags.tag_accesses           38445                       # Number of tag accesses
system.cpu21.icache.tags.data_accesses          38445                       # Number of data accesses
system.cpu21.icache.ReadReq_hits::cpu21.inst        19123                       # number of ReadReq hits
system.cpu21.icache.ReadReq_hits::total         19123                       # number of ReadReq hits
system.cpu21.icache.demand_hits::cpu21.inst        19123                       # number of demand (read+write) hits
system.cpu21.icache.demand_hits::total          19123                       # number of demand (read+write) hits
system.cpu21.icache.overall_hits::cpu21.inst        19123                       # number of overall hits
system.cpu21.icache.overall_hits::total         19123                       # number of overall hits
system.cpu21.icache.ReadReq_misses::cpu21.inst           72                       # number of ReadReq misses
system.cpu21.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu21.icache.demand_misses::cpu21.inst           72                       # number of demand (read+write) misses
system.cpu21.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu21.icache.overall_misses::cpu21.inst           72                       # number of overall misses
system.cpu21.icache.overall_misses::total           72                       # number of overall misses
system.cpu21.icache.ReadReq_miss_latency::cpu21.inst      2973420                       # number of ReadReq miss cycles
system.cpu21.icache.ReadReq_miss_latency::total      2973420                       # number of ReadReq miss cycles
system.cpu21.icache.demand_miss_latency::cpu21.inst      2973420                       # number of demand (read+write) miss cycles
system.cpu21.icache.demand_miss_latency::total      2973420                       # number of demand (read+write) miss cycles
system.cpu21.icache.overall_miss_latency::cpu21.inst      2973420                       # number of overall miss cycles
system.cpu21.icache.overall_miss_latency::total      2973420                       # number of overall miss cycles
system.cpu21.icache.ReadReq_accesses::cpu21.inst        19195                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.ReadReq_accesses::total        19195                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.demand_accesses::cpu21.inst        19195                       # number of demand (read+write) accesses
system.cpu21.icache.demand_accesses::total        19195                       # number of demand (read+write) accesses
system.cpu21.icache.overall_accesses::cpu21.inst        19195                       # number of overall (read+write) accesses
system.cpu21.icache.overall_accesses::total        19195                       # number of overall (read+write) accesses
system.cpu21.icache.ReadReq_miss_rate::cpu21.inst     0.003751                       # miss rate for ReadReq accesses
system.cpu21.icache.ReadReq_miss_rate::total     0.003751                       # miss rate for ReadReq accesses
system.cpu21.icache.demand_miss_rate::cpu21.inst     0.003751                       # miss rate for demand accesses
system.cpu21.icache.demand_miss_rate::total     0.003751                       # miss rate for demand accesses
system.cpu21.icache.overall_miss_rate::cpu21.inst     0.003751                       # miss rate for overall accesses
system.cpu21.icache.overall_miss_rate::total     0.003751                       # miss rate for overall accesses
system.cpu21.icache.ReadReq_avg_miss_latency::cpu21.inst 41297.500000                       # average ReadReq miss latency
system.cpu21.icache.ReadReq_avg_miss_latency::total 41297.500000                       # average ReadReq miss latency
system.cpu21.icache.demand_avg_miss_latency::cpu21.inst 41297.500000                       # average overall miss latency
system.cpu21.icache.demand_avg_miss_latency::total 41297.500000                       # average overall miss latency
system.cpu21.icache.overall_avg_miss_latency::cpu21.inst 41297.500000                       # average overall miss latency
system.cpu21.icache.overall_avg_miss_latency::total 41297.500000                       # average overall miss latency
system.cpu21.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu21.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu21.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu21.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu21.icache.fast_writes                     0                       # number of fast writes performed
system.cpu21.icache.cache_copies                    0                       # number of cache copies performed
system.cpu21.icache.ReadReq_mshr_hits::cpu21.inst           17                       # number of ReadReq MSHR hits
system.cpu21.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu21.icache.demand_mshr_hits::cpu21.inst           17                       # number of demand (read+write) MSHR hits
system.cpu21.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu21.icache.overall_mshr_hits::cpu21.inst           17                       # number of overall MSHR hits
system.cpu21.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu21.icache.ReadReq_mshr_misses::cpu21.inst           55                       # number of ReadReq MSHR misses
system.cpu21.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu21.icache.demand_mshr_misses::cpu21.inst           55                       # number of demand (read+write) MSHR misses
system.cpu21.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu21.icache.overall_mshr_misses::cpu21.inst           55                       # number of overall MSHR misses
system.cpu21.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu21.icache.ReadReq_mshr_miss_latency::cpu21.inst      1927054                       # number of ReadReq MSHR miss cycles
system.cpu21.icache.ReadReq_mshr_miss_latency::total      1927054                       # number of ReadReq MSHR miss cycles
system.cpu21.icache.demand_mshr_miss_latency::cpu21.inst      1927054                       # number of demand (read+write) MSHR miss cycles
system.cpu21.icache.demand_mshr_miss_latency::total      1927054                       # number of demand (read+write) MSHR miss cycles
system.cpu21.icache.overall_mshr_miss_latency::cpu21.inst      1927054                       # number of overall MSHR miss cycles
system.cpu21.icache.overall_mshr_miss_latency::total      1927054                       # number of overall MSHR miss cycles
system.cpu21.icache.ReadReq_mshr_miss_rate::cpu21.inst     0.002865                       # mshr miss rate for ReadReq accesses
system.cpu21.icache.ReadReq_mshr_miss_rate::total     0.002865                       # mshr miss rate for ReadReq accesses
system.cpu21.icache.demand_mshr_miss_rate::cpu21.inst     0.002865                       # mshr miss rate for demand accesses
system.cpu21.icache.demand_mshr_miss_rate::total     0.002865                       # mshr miss rate for demand accesses
system.cpu21.icache.overall_mshr_miss_rate::cpu21.inst     0.002865                       # mshr miss rate for overall accesses
system.cpu21.icache.overall_mshr_miss_rate::total     0.002865                       # mshr miss rate for overall accesses
system.cpu21.icache.ReadReq_avg_mshr_miss_latency::cpu21.inst 35037.345455                       # average ReadReq mshr miss latency
system.cpu21.icache.ReadReq_avg_mshr_miss_latency::total 35037.345455                       # average ReadReq mshr miss latency
system.cpu21.icache.demand_avg_mshr_miss_latency::cpu21.inst 35037.345455                       # average overall mshr miss latency
system.cpu21.icache.demand_avg_mshr_miss_latency::total 35037.345455                       # average overall mshr miss latency
system.cpu21.icache.overall_avg_mshr_miss_latency::cpu21.inst 35037.345455                       # average overall mshr miss latency
system.cpu21.icache.overall_avg_mshr_miss_latency::total 35037.345455                       # average overall mshr miss latency
system.cpu21.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu22.branchPred.lookups                 14574                       # Number of BP lookups
system.cpu22.branchPred.condPredicted           14099                       # Number of conditional branches predicted
system.cpu22.branchPred.condIncorrect             246                       # Number of conditional branches incorrect
system.cpu22.branchPred.BTBLookups              12974                       # Number of BTB lookups
system.cpu22.branchPred.BTBHits                 11759                       # Number of BTB hits
system.cpu22.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu22.branchPred.BTBHitPct           90.635116                       # BTB Hit Percentage
system.cpu22.branchPred.usedRAS                   158                       # Number of times the RAS was used to get a target.
system.cpu22.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu22.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.inst_hits                          0                       # ITB inst hits
system.cpu22.dtb.inst_misses                        0                       # ITB inst misses
system.cpu22.dtb.read_hits                          0                       # DTB read hits
system.cpu22.dtb.read_misses                        0                       # DTB read misses
system.cpu22.dtb.write_hits                         0                       # DTB write hits
system.cpu22.dtb.write_misses                       0                       # DTB write misses
system.cpu22.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu22.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu22.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu22.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu22.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dtb.read_accesses                      0                       # DTB read accesses
system.cpu22.dtb.write_accesses                     0                       # DTB write accesses
system.cpu22.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.dtb.hits                               0                       # DTB hits
system.cpu22.dtb.misses                             0                       # DTB misses
system.cpu22.dtb.accesses                           0                       # DTB accesses
system.cpu22.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.itb.walker.walks                       0                       # Table walker walks requested
system.cpu22.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.inst_hits                          0                       # ITB inst hits
system.cpu22.itb.inst_misses                        0                       # ITB inst misses
system.cpu22.itb.read_hits                          0                       # DTB read hits
system.cpu22.itb.read_misses                        0                       # DTB read misses
system.cpu22.itb.write_hits                         0                       # DTB write hits
system.cpu22.itb.write_misses                       0                       # DTB write misses
system.cpu22.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu22.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu22.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu22.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu22.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.itb.read_accesses                      0                       # DTB read accesses
system.cpu22.itb.write_accesses                     0                       # DTB write accesses
system.cpu22.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.itb.hits                               0                       # DTB hits
system.cpu22.itb.misses                             0                       # DTB misses
system.cpu22.itb.accesses                           0                       # DTB accesses
system.cpu22.numCycles                          86987                       # number of cpu cycles simulated
system.cpu22.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu22.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu22.fetch.icacheStallCycles            19991                       # Number of cycles fetch is stalled on an Icache miss
system.cpu22.fetch.Insts                       160059                       # Number of instructions fetch has processed
system.cpu22.fetch.Branches                     14574                       # Number of branches that fetch encountered
system.cpu22.fetch.predictedBranches            11917                       # Number of branches that fetch has predicted taken
system.cpu22.fetch.Cycles                       64629                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu22.fetch.SquashCycles                   547                       # Number of cycles fetch has spent squashing
system.cpu22.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu22.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu22.fetch.CacheLines                   19053                       # Number of cache lines fetched
system.cpu22.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu22.fetch.rateDist::samples            84901                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::mean            1.907857                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::stdev           2.988798                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::0                  55640     65.54%     65.54% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::1                   2742      3.23%     68.76% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::2                   2015      2.37%     71.14% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::3                   2831      3.33%     74.47% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::4                   2260      2.66%     77.13% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::5                   2032      2.39%     79.53% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::6                   2411      2.84%     82.37% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::7                   6712      7.91%     90.27% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::8                   8258      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::total              84901                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.branchRate                0.167542                       # Number of branch fetches per cycle
system.cpu22.fetch.rate                      1.840034                       # Number of inst fetches per cycle
system.cpu22.decode.IdleCycles                   7771                       # Number of cycles decode is idle
system.cpu22.decode.BlockedCycles               57131                       # Number of cycles decode is blocked
system.cpu22.decode.RunCycles                    2996                       # Number of cycles decode is running
system.cpu22.decode.UnblockCycles               16758                       # Number of cycles decode is unblocking
system.cpu22.decode.SquashCycles                  245                       # Number of cycles decode is squashing
system.cpu22.decode.BranchResolved                214                       # Number of times decode resolved a branch
system.cpu22.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu22.decode.DecodedInsts               154891                       # Number of instructions handled by decode
system.cpu22.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu22.rename.SquashCycles                  245                       # Number of cycles rename is squashing
system.cpu22.rename.IdleCycles                  12858                       # Number of cycles rename is idle
system.cpu22.rename.BlockCycles                 10912                       # Number of cycles rename is blocking
system.cpu22.rename.serializeStallCycles         1949                       # count of cycles rename stalled for serializing inst
system.cpu22.rename.RunCycles                   14418                       # Number of cycles rename is running
system.cpu22.rename.UnblockCycles               44519                       # Number of cycles rename is unblocking
system.cpu22.rename.RenamedInsts               153855                       # Number of instructions processed by rename
system.cpu22.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu22.rename.IQFullEvents                42138                       # Number of times rename has blocked due to IQ full
system.cpu22.rename.LQFullEvents                  734                       # Number of times rename has blocked due to LQ full
system.cpu22.rename.RenamedOperands            211898                       # Number of destination operands rename has renamed
system.cpu22.rename.RenameLookups              757069                       # Number of register rename lookups that rename has made
system.cpu22.rename.int_rename_lookups         248688                       # Number of integer rename lookups
system.cpu22.rename.CommittedMaps              197439                       # Number of HB maps that are committed
system.cpu22.rename.UndoneMaps                  14456                       # Number of HB maps that are undone due to squashing
system.cpu22.rename.serializingInsts               55                       # count of serializing insts renamed
system.cpu22.rename.tempSerializingInsts           55                       # count of temporary serializing insts renamed
system.cpu22.rename.skidInsts                   82180                       # count of insts added to the skid buffer
system.cpu22.memDep0.insertedLoads              38282                       # Number of loads inserted to the mem dependence unit.
system.cpu22.memDep0.insertedStores              1294                       # Number of stores inserted to the mem dependence unit.
system.cpu22.memDep0.conflictingLoads             457                       # Number of conflicting loads.
system.cpu22.memDep0.conflictingStores            111                       # Number of conflicting stores.
system.cpu22.iq.iqInstsAdded                   152750                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu22.iq.iqNonSpecInstsAdded                75                       # Number of non-speculative instructions added to the IQ
system.cpu22.iq.iqInstsIssued                  150575                       # Number of instructions issued
system.cpu22.iq.iqSquashedInstsIssued             880                       # Number of squashed instructions issued
system.cpu22.iq.iqSquashedInstsExamined         10104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu22.iq.iqSquashedOperandsExamined        45705                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu22.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu22.iq.issued_per_cycle::samples        84901                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::mean       1.773536                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::stdev      0.615321                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::0              8636     10.17%     10.17% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::1              1955      2.30%     12.47% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::2             74310     87.53%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::total         84901                       # Number of insts issued each cycle
system.cpu22.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu22.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu22.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu22.iq.FU_type_0::IntAlu               82152     54.56%     54.56% # Type of FU issued
system.cpu22.iq.FU_type_0::IntMult              24580     16.32%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::IntDiv                   0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatAdd                 0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCmp                 0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCvt                 0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMult                0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatDiv                 0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatSqrt                0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAdd                  0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAddAcc               0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAlu                  0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCmp                  0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCvt                  0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMisc                 0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMult                 0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMultAcc              0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShift                0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSqrt                 0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMult            0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.88% # Type of FU issued
system.cpu22.iq.FU_type_0::MemRead              42940     28.52%     99.40% # Type of FU issued
system.cpu22.iq.FU_type_0::MemWrite               903      0.60%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::total               150575                       # Type of FU issued
system.cpu22.iq.rate                         1.731006                       # Inst issue rate
system.cpu22.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu22.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu22.iq.int_inst_queue_reads           386929                       # Number of integer instruction queue reads
system.cpu22.iq.int_inst_queue_writes          162936                       # Number of integer instruction queue writes
system.cpu22.iq.int_inst_queue_wakeup_accesses       143496                       # Number of integer instruction queue wakeup accesses
system.cpu22.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu22.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu22.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu22.iq.int_alu_accesses               150575                       # Number of integer alu accesses
system.cpu22.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu22.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu22.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu22.iew.lsq.thread0.squashedLoads         2469                       # Number of loads squashed
system.cpu22.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu22.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu22.iew.lsq.thread0.squashedStores          460                       # Number of stores squashed
system.cpu22.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu22.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu22.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu22.iew.lsq.thread0.cacheBlocked         6642                       # Number of times an access to memory failed due to the cache being blocked
system.cpu22.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu22.iew.iewSquashCycles                  245                       # Number of cycles IEW is squashing
system.cpu22.iew.iewBlockCycles                  3512                       # Number of cycles IEW is blocking
system.cpu22.iew.iewUnblockCycles                 884                       # Number of cycles IEW is unblocking
system.cpu22.iew.iewDispatchedInsts            152828                       # Number of instructions dispatched to IQ
system.cpu22.iew.iewDispSquashedInsts              18                       # Number of squashed instructions skipped by dispatch
system.cpu22.iew.iewDispLoadInsts               38282                       # Number of dispatched load instructions
system.cpu22.iew.iewDispStoreInsts               1294                       # Number of dispatched store instructions
system.cpu22.iew.iewDispNonSpecInsts               40                       # Number of dispatched non-speculative instructions
system.cpu22.iew.iewIQFullEvents                   31                       # Number of times the IQ has become full, causing a stall
system.cpu22.iew.iewLSQFullEvents                 648                       # Number of times the LSQ has become full, causing a stall
system.cpu22.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.cpu22.iew.predictedTakenIncorrect          156                       # Number of branches that were predicted taken incorrectly
system.cpu22.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu22.iew.branchMispredicts                227                       # Number of branch mispredicts detected at execute
system.cpu22.iew.iewExecutedInsts              150376                       # Number of executed instructions
system.cpu22.iew.iewExecLoadInsts               42768                       # Number of load instructions executed
system.cpu22.iew.iewExecSquashedInsts             197                       # Number of squashed instructions skipped in execute
system.cpu22.iew.exec_swp                           0                       # number of swp insts executed
system.cpu22.iew.exec_nop                           3                       # number of nop insts executed
system.cpu22.iew.exec_refs                      43661                       # number of memory reference insts executed
system.cpu22.iew.exec_branches                  12691                       # Number of branches executed
system.cpu22.iew.exec_stores                      893                       # Number of stores executed
system.cpu22.iew.exec_rate                   1.728718                       # Inst execution rate
system.cpu22.iew.wb_sent                       143533                       # cumulative count of insts sent to commit
system.cpu22.iew.wb_count                      143496                       # cumulative count of insts written-back
system.cpu22.iew.wb_producers                  127828                       # num instructions producing a value
system.cpu22.iew.wb_consumers                  214778                       # num instructions consuming a value
system.cpu22.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu22.iew.wb_rate                     1.649626                       # insts written-back per cycle
system.cpu22.iew.wb_fanout                   0.595163                       # average fanout of values written-back
system.cpu22.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu22.commit.commitSquashedInsts         10042                       # The number of squashed insts skipped by commit
system.cpu22.commit.commitNonSpecStalls            61                       # The number of times commit has been forced to stall to communicate backwards
system.cpu22.commit.branchMispredicts             218                       # The number of times a branch was mispredicted
system.cpu22.commit.committed_per_cycle::samples        83500                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::mean     1.709234                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::stdev     2.335180                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::0        30605     36.65%     36.65% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::1        24142     28.91%     65.57% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::2        12810     15.34%     80.91% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::3         5263      6.30%     87.21% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::4          361      0.43%     87.64% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::5         2072      2.48%     90.12% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::6          143      0.17%     90.29% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::7          324      0.39%     90.68% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::8         7780      9.32%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::total        83500                       # Number of insts commited each cycle
system.cpu22.commit.committedInsts             141929                       # Number of instructions committed
system.cpu22.commit.committedOps               142721                       # Number of ops (including micro ops) committed
system.cpu22.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu22.commit.refs                        36647                       # Number of memory references committed
system.cpu22.commit.loads                       35813                       # Number of loads committed
system.cpu22.commit.membars                        29                       # Number of memory barriers committed
system.cpu22.commit.branches                    12612                       # Number of branches committed
system.cpu22.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu22.commit.int_insts                  130226                       # Number of committed integer instructions.
system.cpu22.commit.function_calls                 73                       # Number of function calls committed.
system.cpu22.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IntAlu          81495     57.10%     57.10% # Class of committed instruction
system.cpu22.commit.op_class_0::IntMult         24579     17.22%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::IntDiv              0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatAdd            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCmp            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCvt            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMult            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatDiv            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatSqrt            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAdd             0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAddAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAlu             0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCmp             0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCvt             0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMisc            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMult            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMultAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShift            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShiftAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSqrt            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAdd            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAlu            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCmp            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCvt            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatDiv            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMisc            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMult            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.32% # Class of committed instruction
system.cpu22.commit.op_class_0::MemRead         35813     25.09%     99.42% # Class of committed instruction
system.cpu22.commit.op_class_0::MemWrite          834      0.58%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::total          142721                       # Class of committed instruction
system.cpu22.commit.bw_lim_events                7780                       # number cycles where commit BW limit reached
system.cpu22.rob.rob_reads                     228223                       # The number of ROB reads
system.cpu22.rob.rob_writes                    306992                       # The number of ROB writes
system.cpu22.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu22.idleCycles                          2086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu22.quiesceCycles                     249973                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu22.committedInsts                    141929                       # Number of Instructions Simulated
system.cpu22.committedOps                      142721                       # Number of Ops (including micro ops) Simulated
system.cpu22.cpi                             0.612891                       # CPI: Cycles Per Instruction
system.cpu22.cpi_total                       0.612891                       # CPI: Total CPI of All Threads
system.cpu22.ipc                             1.631612                       # IPC: Instructions Per Cycle
system.cpu22.ipc_total                       1.631612                       # IPC: Total IPC of All Threads
system.cpu22.int_regfile_reads                 240731                       # number of integer regfile reads
system.cpu22.int_regfile_writes                123950                       # number of integer regfile writes
system.cpu22.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu22.cc_regfile_reads                  558918                       # number of cc regfile reads
system.cpu22.cc_regfile_writes                  74455                       # number of cc regfile writes
system.cpu22.misc_regfile_reads                 44315                       # number of misc regfile reads
system.cpu22.misc_regfile_writes                   50                       # number of misc regfile writes
system.cpu22.dcache.tags.replacements             342                       # number of replacements
system.cpu22.dcache.tags.tagsinuse         103.659058                       # Cycle average of tags in use
system.cpu22.dcache.tags.total_refs             34529                       # Total number of references to valid blocks.
system.cpu22.dcache.tags.sampled_refs             896                       # Sample count of references to valid blocks.
system.cpu22.dcache.tags.avg_refs           38.536830                       # Average number of references to valid blocks.
system.cpu22.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu22.dcache.tags.occ_blocks::cpu22.data   103.659058                       # Average occupied blocks per requestor
system.cpu22.dcache.tags.occ_percent::cpu22.data     0.101230                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_percent::total     0.101230                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.cpu22.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu22.dcache.tags.tag_accesses           74790                       # Number of tag accesses
system.cpu22.dcache.tags.data_accesses          74790                       # Number of data accesses
system.cpu22.dcache.ReadReq_hits::cpu22.data        33981                       # number of ReadReq hits
system.cpu22.dcache.ReadReq_hits::total         33981                       # number of ReadReq hits
system.cpu22.dcache.WriteReq_hits::cpu22.data          541                       # number of WriteReq hits
system.cpu22.dcache.WriteReq_hits::total          541                       # number of WriteReq hits
system.cpu22.dcache.SoftPFReq_hits::cpu22.data            2                       # number of SoftPFReq hits
system.cpu22.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu22.dcache.demand_hits::cpu22.data        34522                       # number of demand (read+write) hits
system.cpu22.dcache.demand_hits::total          34522                       # number of demand (read+write) hits
system.cpu22.dcache.overall_hits::cpu22.data        34524                       # number of overall hits
system.cpu22.dcache.overall_hits::total         34524                       # number of overall hits
system.cpu22.dcache.ReadReq_misses::cpu22.data         2114                       # number of ReadReq misses
system.cpu22.dcache.ReadReq_misses::total         2114                       # number of ReadReq misses
system.cpu22.dcache.WriteReq_misses::cpu22.data          278                       # number of WriteReq misses
system.cpu22.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu22.dcache.SoftPFReq_misses::cpu22.data            1                       # number of SoftPFReq misses
system.cpu22.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu22.dcache.LoadLockedReq_misses::cpu22.data           13                       # number of LoadLockedReq misses
system.cpu22.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu22.dcache.StoreCondReq_misses::cpu22.data            6                       # number of StoreCondReq misses
system.cpu22.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu22.dcache.demand_misses::cpu22.data         2392                       # number of demand (read+write) misses
system.cpu22.dcache.demand_misses::total         2392                       # number of demand (read+write) misses
system.cpu22.dcache.overall_misses::cpu22.data         2393                       # number of overall misses
system.cpu22.dcache.overall_misses::total         2393                       # number of overall misses
system.cpu22.dcache.ReadReq_miss_latency::cpu22.data     52296454                       # number of ReadReq miss cycles
system.cpu22.dcache.ReadReq_miss_latency::total     52296454                       # number of ReadReq miss cycles
system.cpu22.dcache.WriteReq_miss_latency::cpu22.data      8606250                       # number of WriteReq miss cycles
system.cpu22.dcache.WriteReq_miss_latency::total      8606250                       # number of WriteReq miss cycles
system.cpu22.dcache.LoadLockedReq_miss_latency::cpu22.data       163414                       # number of LoadLockedReq miss cycles
system.cpu22.dcache.LoadLockedReq_miss_latency::total       163414                       # number of LoadLockedReq miss cycles
system.cpu22.dcache.StoreCondReq_miss_latency::cpu22.data        12000                       # number of StoreCondReq miss cycles
system.cpu22.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu22.dcache.StoreCondFailReq_miss_latency::cpu22.data        54000                       # number of StoreCondFailReq miss cycles
system.cpu22.dcache.StoreCondFailReq_miss_latency::total        54000                       # number of StoreCondFailReq miss cycles
system.cpu22.dcache.demand_miss_latency::cpu22.data     60902704                       # number of demand (read+write) miss cycles
system.cpu22.dcache.demand_miss_latency::total     60902704                       # number of demand (read+write) miss cycles
system.cpu22.dcache.overall_miss_latency::cpu22.data     60902704                       # number of overall miss cycles
system.cpu22.dcache.overall_miss_latency::total     60902704                       # number of overall miss cycles
system.cpu22.dcache.ReadReq_accesses::cpu22.data        36095                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.ReadReq_accesses::total        36095                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_accesses::cpu22.data          819                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_accesses::total          819                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_accesses::cpu22.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_accesses::cpu22.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_accesses::cpu22.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.demand_accesses::cpu22.data        36914                       # number of demand (read+write) accesses
system.cpu22.dcache.demand_accesses::total        36914                       # number of demand (read+write) accesses
system.cpu22.dcache.overall_accesses::cpu22.data        36917                       # number of overall (read+write) accesses
system.cpu22.dcache.overall_accesses::total        36917                       # number of overall (read+write) accesses
system.cpu22.dcache.ReadReq_miss_rate::cpu22.data     0.058568                       # miss rate for ReadReq accesses
system.cpu22.dcache.ReadReq_miss_rate::total     0.058568                       # miss rate for ReadReq accesses
system.cpu22.dcache.WriteReq_miss_rate::cpu22.data     0.339438                       # miss rate for WriteReq accesses
system.cpu22.dcache.WriteReq_miss_rate::total     0.339438                       # miss rate for WriteReq accesses
system.cpu22.dcache.SoftPFReq_miss_rate::cpu22.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.LoadLockedReq_miss_rate::cpu22.data            1                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.StoreCondReq_miss_rate::cpu22.data            1                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.demand_miss_rate::cpu22.data     0.064799                       # miss rate for demand accesses
system.cpu22.dcache.demand_miss_rate::total     0.064799                       # miss rate for demand accesses
system.cpu22.dcache.overall_miss_rate::cpu22.data     0.064821                       # miss rate for overall accesses
system.cpu22.dcache.overall_miss_rate::total     0.064821                       # miss rate for overall accesses
system.cpu22.dcache.ReadReq_avg_miss_latency::cpu22.data 24738.152318                       # average ReadReq miss latency
system.cpu22.dcache.ReadReq_avg_miss_latency::total 24738.152318                       # average ReadReq miss latency
system.cpu22.dcache.WriteReq_avg_miss_latency::cpu22.data 30957.733813                       # average WriteReq miss latency
system.cpu22.dcache.WriteReq_avg_miss_latency::total 30957.733813                       # average WriteReq miss latency
system.cpu22.dcache.LoadLockedReq_avg_miss_latency::cpu22.data 12570.307692                       # average LoadLockedReq miss latency
system.cpu22.dcache.LoadLockedReq_avg_miss_latency::total 12570.307692                       # average LoadLockedReq miss latency
system.cpu22.dcache.StoreCondReq_avg_miss_latency::cpu22.data         2000                       # average StoreCondReq miss latency
system.cpu22.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu22.dcache.StoreCondFailReq_avg_miss_latency::cpu22.data          inf                       # average StoreCondFailReq miss latency
system.cpu22.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu22.dcache.demand_avg_miss_latency::cpu22.data 25460.996656                       # average overall miss latency
system.cpu22.dcache.demand_avg_miss_latency::total 25460.996656                       # average overall miss latency
system.cpu22.dcache.overall_avg_miss_latency::cpu22.data 25450.356874                       # average overall miss latency
system.cpu22.dcache.overall_avg_miss_latency::total 25450.356874                       # average overall miss latency
system.cpu22.dcache.blocked_cycles::no_mshrs         9348                       # number of cycles access was blocked
system.cpu22.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_mshrs             478                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_mshrs    19.556485                       # average number of cycles each access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu22.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu22.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu22.dcache.writebacks::writebacks          192                       # number of writebacks
system.cpu22.dcache.writebacks::total             192                       # number of writebacks
system.cpu22.dcache.ReadReq_mshr_hits::cpu22.data         1347                       # number of ReadReq MSHR hits
system.cpu22.dcache.ReadReq_mshr_hits::total         1347                       # number of ReadReq MSHR hits
system.cpu22.dcache.WriteReq_mshr_hits::cpu22.data          143                       # number of WriteReq MSHR hits
system.cpu22.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu22.dcache.demand_mshr_hits::cpu22.data         1490                       # number of demand (read+write) MSHR hits
system.cpu22.dcache.demand_mshr_hits::total         1490                       # number of demand (read+write) MSHR hits
system.cpu22.dcache.overall_mshr_hits::cpu22.data         1490                       # number of overall MSHR hits
system.cpu22.dcache.overall_mshr_hits::total         1490                       # number of overall MSHR hits
system.cpu22.dcache.ReadReq_mshr_misses::cpu22.data          767                       # number of ReadReq MSHR misses
system.cpu22.dcache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu22.dcache.WriteReq_mshr_misses::cpu22.data          135                       # number of WriteReq MSHR misses
system.cpu22.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu22.dcache.SoftPFReq_mshr_misses::cpu22.data            1                       # number of SoftPFReq MSHR misses
system.cpu22.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu22.dcache.LoadLockedReq_mshr_misses::cpu22.data           13                       # number of LoadLockedReq MSHR misses
system.cpu22.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu22.dcache.StoreCondReq_mshr_misses::cpu22.data            6                       # number of StoreCondReq MSHR misses
system.cpu22.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu22.dcache.demand_mshr_misses::cpu22.data          902                       # number of demand (read+write) MSHR misses
system.cpu22.dcache.demand_mshr_misses::total          902                       # number of demand (read+write) MSHR misses
system.cpu22.dcache.overall_mshr_misses::cpu22.data          903                       # number of overall MSHR misses
system.cpu22.dcache.overall_mshr_misses::total          903                       # number of overall MSHR misses
system.cpu22.dcache.ReadReq_mshr_miss_latency::cpu22.data     23775009                       # number of ReadReq MSHR miss cycles
system.cpu22.dcache.ReadReq_mshr_miss_latency::total     23775009                       # number of ReadReq MSHR miss cycles
system.cpu22.dcache.WriteReq_mshr_miss_latency::cpu22.data      3133750                       # number of WriteReq MSHR miss cycles
system.cpu22.dcache.WriteReq_mshr_miss_latency::total      3133750                       # number of WriteReq MSHR miss cycles
system.cpu22.dcache.SoftPFReq_mshr_miss_latency::cpu22.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu22.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu22.dcache.LoadLockedReq_mshr_miss_latency::cpu22.data       134086                       # number of LoadLockedReq MSHR miss cycles
system.cpu22.dcache.LoadLockedReq_mshr_miss_latency::total       134086                       # number of LoadLockedReq MSHR miss cycles
system.cpu22.dcache.StoreCondReq_mshr_miss_latency::cpu22.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu22.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu22.dcache.StoreCondFailReq_mshr_miss_latency::cpu22.data        49500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu22.dcache.StoreCondFailReq_mshr_miss_latency::total        49500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu22.dcache.demand_mshr_miss_latency::cpu22.data     26908759                       # number of demand (read+write) MSHR miss cycles
system.cpu22.dcache.demand_mshr_miss_latency::total     26908759                       # number of demand (read+write) MSHR miss cycles
system.cpu22.dcache.overall_mshr_miss_latency::cpu22.data     26911259                       # number of overall MSHR miss cycles
system.cpu22.dcache.overall_mshr_miss_latency::total     26911259                       # number of overall MSHR miss cycles
system.cpu22.dcache.ReadReq_mshr_miss_rate::cpu22.data     0.021249                       # mshr miss rate for ReadReq accesses
system.cpu22.dcache.ReadReq_mshr_miss_rate::total     0.021249                       # mshr miss rate for ReadReq accesses
system.cpu22.dcache.WriteReq_mshr_miss_rate::cpu22.data     0.164835                       # mshr miss rate for WriteReq accesses
system.cpu22.dcache.WriteReq_mshr_miss_rate::total     0.164835                       # mshr miss rate for WriteReq accesses
system.cpu22.dcache.SoftPFReq_mshr_miss_rate::cpu22.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu22.dcache.LoadLockedReq_mshr_miss_rate::cpu22.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu22.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu22.dcache.StoreCondReq_mshr_miss_rate::cpu22.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu22.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu22.dcache.demand_mshr_miss_rate::cpu22.data     0.024435                       # mshr miss rate for demand accesses
system.cpu22.dcache.demand_mshr_miss_rate::total     0.024435                       # mshr miss rate for demand accesses
system.cpu22.dcache.overall_mshr_miss_rate::cpu22.data     0.024460                       # mshr miss rate for overall accesses
system.cpu22.dcache.overall_mshr_miss_rate::total     0.024460                       # mshr miss rate for overall accesses
system.cpu22.dcache.ReadReq_avg_mshr_miss_latency::cpu22.data 30997.404172                       # average ReadReq mshr miss latency
system.cpu22.dcache.ReadReq_avg_mshr_miss_latency::total 30997.404172                       # average ReadReq mshr miss latency
system.cpu22.dcache.WriteReq_avg_mshr_miss_latency::cpu22.data 23212.962963                       # average WriteReq mshr miss latency
system.cpu22.dcache.WriteReq_avg_mshr_miss_latency::total 23212.962963                       # average WriteReq mshr miss latency
system.cpu22.dcache.SoftPFReq_avg_mshr_miss_latency::cpu22.data         2500                       # average SoftPFReq mshr miss latency
system.cpu22.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu22.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu22.data 10314.307692                       # average LoadLockedReq mshr miss latency
system.cpu22.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10314.307692                       # average LoadLockedReq mshr miss latency
system.cpu22.dcache.StoreCondReq_avg_mshr_miss_latency::cpu22.data         1250                       # average StoreCondReq mshr miss latency
system.cpu22.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu22.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu22.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu22.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu22.dcache.demand_avg_mshr_miss_latency::cpu22.data 29832.327051                       # average overall mshr miss latency
system.cpu22.dcache.demand_avg_mshr_miss_latency::total 29832.327051                       # average overall mshr miss latency
system.cpu22.dcache.overall_avg_mshr_miss_latency::cpu22.data 29802.058693                       # average overall mshr miss latency
system.cpu22.dcache.overall_avg_mshr_miss_latency::total 29802.058693                       # average overall mshr miss latency
system.cpu22.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu22.icache.tags.replacements               0                       # number of replacements
system.cpu22.icache.tags.tagsinuse          12.624905                       # Cycle average of tags in use
system.cpu22.icache.tags.total_refs             18988                       # Total number of references to valid blocks.
system.cpu22.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu22.icache.tags.avg_refs          351.629630                       # Average number of references to valid blocks.
system.cpu22.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu22.icache.tags.occ_blocks::cpu22.inst    12.624905                       # Average occupied blocks per requestor
system.cpu22.icache.tags.occ_percent::cpu22.inst     0.024658                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_percent::total     0.024658                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu22.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu22.icache.tags.tag_accesses           38160                       # Number of tag accesses
system.cpu22.icache.tags.data_accesses          38160                       # Number of data accesses
system.cpu22.icache.ReadReq_hits::cpu22.inst        18988                       # number of ReadReq hits
system.cpu22.icache.ReadReq_hits::total         18988                       # number of ReadReq hits
system.cpu22.icache.demand_hits::cpu22.inst        18988                       # number of demand (read+write) hits
system.cpu22.icache.demand_hits::total          18988                       # number of demand (read+write) hits
system.cpu22.icache.overall_hits::cpu22.inst        18988                       # number of overall hits
system.cpu22.icache.overall_hits::total         18988                       # number of overall hits
system.cpu22.icache.ReadReq_misses::cpu22.inst           65                       # number of ReadReq misses
system.cpu22.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu22.icache.demand_misses::cpu22.inst           65                       # number of demand (read+write) misses
system.cpu22.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu22.icache.overall_misses::cpu22.inst           65                       # number of overall misses
system.cpu22.icache.overall_misses::total           65                       # number of overall misses
system.cpu22.icache.ReadReq_miss_latency::cpu22.inst      1997501                       # number of ReadReq miss cycles
system.cpu22.icache.ReadReq_miss_latency::total      1997501                       # number of ReadReq miss cycles
system.cpu22.icache.demand_miss_latency::cpu22.inst      1997501                       # number of demand (read+write) miss cycles
system.cpu22.icache.demand_miss_latency::total      1997501                       # number of demand (read+write) miss cycles
system.cpu22.icache.overall_miss_latency::cpu22.inst      1997501                       # number of overall miss cycles
system.cpu22.icache.overall_miss_latency::total      1997501                       # number of overall miss cycles
system.cpu22.icache.ReadReq_accesses::cpu22.inst        19053                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.ReadReq_accesses::total        19053                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.demand_accesses::cpu22.inst        19053                       # number of demand (read+write) accesses
system.cpu22.icache.demand_accesses::total        19053                       # number of demand (read+write) accesses
system.cpu22.icache.overall_accesses::cpu22.inst        19053                       # number of overall (read+write) accesses
system.cpu22.icache.overall_accesses::total        19053                       # number of overall (read+write) accesses
system.cpu22.icache.ReadReq_miss_rate::cpu22.inst     0.003412                       # miss rate for ReadReq accesses
system.cpu22.icache.ReadReq_miss_rate::total     0.003412                       # miss rate for ReadReq accesses
system.cpu22.icache.demand_miss_rate::cpu22.inst     0.003412                       # miss rate for demand accesses
system.cpu22.icache.demand_miss_rate::total     0.003412                       # miss rate for demand accesses
system.cpu22.icache.overall_miss_rate::cpu22.inst     0.003412                       # miss rate for overall accesses
system.cpu22.icache.overall_miss_rate::total     0.003412                       # miss rate for overall accesses
system.cpu22.icache.ReadReq_avg_miss_latency::cpu22.inst 30730.784615                       # average ReadReq miss latency
system.cpu22.icache.ReadReq_avg_miss_latency::total 30730.784615                       # average ReadReq miss latency
system.cpu22.icache.demand_avg_miss_latency::cpu22.inst 30730.784615                       # average overall miss latency
system.cpu22.icache.demand_avg_miss_latency::total 30730.784615                       # average overall miss latency
system.cpu22.icache.overall_avg_miss_latency::cpu22.inst 30730.784615                       # average overall miss latency
system.cpu22.icache.overall_avg_miss_latency::total 30730.784615                       # average overall miss latency
system.cpu22.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu22.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu22.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu22.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu22.icache.fast_writes                     0                       # number of fast writes performed
system.cpu22.icache.cache_copies                    0                       # number of cache copies performed
system.cpu22.icache.ReadReq_mshr_hits::cpu22.inst           11                       # number of ReadReq MSHR hits
system.cpu22.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu22.icache.demand_mshr_hits::cpu22.inst           11                       # number of demand (read+write) MSHR hits
system.cpu22.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu22.icache.overall_mshr_hits::cpu22.inst           11                       # number of overall MSHR hits
system.cpu22.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu22.icache.ReadReq_mshr_misses::cpu22.inst           54                       # number of ReadReq MSHR misses
system.cpu22.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu22.icache.demand_mshr_misses::cpu22.inst           54                       # number of demand (read+write) MSHR misses
system.cpu22.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu22.icache.overall_mshr_misses::cpu22.inst           54                       # number of overall MSHR misses
system.cpu22.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu22.icache.ReadReq_mshr_miss_latency::cpu22.inst      1776999                       # number of ReadReq MSHR miss cycles
system.cpu22.icache.ReadReq_mshr_miss_latency::total      1776999                       # number of ReadReq MSHR miss cycles
system.cpu22.icache.demand_mshr_miss_latency::cpu22.inst      1776999                       # number of demand (read+write) MSHR miss cycles
system.cpu22.icache.demand_mshr_miss_latency::total      1776999                       # number of demand (read+write) MSHR miss cycles
system.cpu22.icache.overall_mshr_miss_latency::cpu22.inst      1776999                       # number of overall MSHR miss cycles
system.cpu22.icache.overall_mshr_miss_latency::total      1776999                       # number of overall MSHR miss cycles
system.cpu22.icache.ReadReq_mshr_miss_rate::cpu22.inst     0.002834                       # mshr miss rate for ReadReq accesses
system.cpu22.icache.ReadReq_mshr_miss_rate::total     0.002834                       # mshr miss rate for ReadReq accesses
system.cpu22.icache.demand_mshr_miss_rate::cpu22.inst     0.002834                       # mshr miss rate for demand accesses
system.cpu22.icache.demand_mshr_miss_rate::total     0.002834                       # mshr miss rate for demand accesses
system.cpu22.icache.overall_mshr_miss_rate::cpu22.inst     0.002834                       # mshr miss rate for overall accesses
system.cpu22.icache.overall_mshr_miss_rate::total     0.002834                       # mshr miss rate for overall accesses
system.cpu22.icache.ReadReq_avg_mshr_miss_latency::cpu22.inst 32907.388889                       # average ReadReq mshr miss latency
system.cpu22.icache.ReadReq_avg_mshr_miss_latency::total 32907.388889                       # average ReadReq mshr miss latency
system.cpu22.icache.demand_avg_mshr_miss_latency::cpu22.inst 32907.388889                       # average overall mshr miss latency
system.cpu22.icache.demand_avg_mshr_miss_latency::total 32907.388889                       # average overall mshr miss latency
system.cpu22.icache.overall_avg_mshr_miss_latency::cpu22.inst 32907.388889                       # average overall mshr miss latency
system.cpu22.icache.overall_avg_mshr_miss_latency::total 32907.388889                       # average overall mshr miss latency
system.cpu22.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu23.branchPred.lookups                 15053                       # Number of BP lookups
system.cpu23.branchPred.condPredicted           14544                       # Number of conditional branches predicted
system.cpu23.branchPred.condIncorrect             257                       # Number of conditional branches incorrect
system.cpu23.branchPred.BTBLookups              13111                       # Number of BTB lookups
system.cpu23.branchPred.BTBHits                 12026                       # Number of BTB hits
system.cpu23.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu23.branchPred.BTBHitPct           91.724506                       # BTB Hit Percentage
system.cpu23.branchPred.usedRAS                   174                       # Number of times the RAS was used to get a target.
system.cpu23.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu23.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.inst_hits                          0                       # ITB inst hits
system.cpu23.dtb.inst_misses                        0                       # ITB inst misses
system.cpu23.dtb.read_hits                          0                       # DTB read hits
system.cpu23.dtb.read_misses                        0                       # DTB read misses
system.cpu23.dtb.write_hits                         0                       # DTB write hits
system.cpu23.dtb.write_misses                       0                       # DTB write misses
system.cpu23.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu23.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu23.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu23.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu23.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dtb.read_accesses                      0                       # DTB read accesses
system.cpu23.dtb.write_accesses                     0                       # DTB write accesses
system.cpu23.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.dtb.hits                               0                       # DTB hits
system.cpu23.dtb.misses                             0                       # DTB misses
system.cpu23.dtb.accesses                           0                       # DTB accesses
system.cpu23.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.itb.walker.walks                       0                       # Table walker walks requested
system.cpu23.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.inst_hits                          0                       # ITB inst hits
system.cpu23.itb.inst_misses                        0                       # ITB inst misses
system.cpu23.itb.read_hits                          0                       # DTB read hits
system.cpu23.itb.read_misses                        0                       # DTB read misses
system.cpu23.itb.write_hits                         0                       # DTB write hits
system.cpu23.itb.write_misses                       0                       # DTB write misses
system.cpu23.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu23.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu23.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu23.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu23.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.itb.read_accesses                      0                       # DTB read accesses
system.cpu23.itb.write_accesses                     0                       # DTB write accesses
system.cpu23.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.itb.hits                               0                       # DTB hits
system.cpu23.itb.misses                             0                       # DTB misses
system.cpu23.itb.accesses                           0                       # DTB accesses
system.cpu23.numCycles                          86443                       # number of cpu cycles simulated
system.cpu23.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu23.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu23.fetch.icacheStallCycles            20252                       # Number of cycles fetch is stalled on an Icache miss
system.cpu23.fetch.Insts                       162191                       # Number of instructions fetch has processed
system.cpu23.fetch.Branches                     15053                       # Number of branches that fetch encountered
system.cpu23.fetch.predictedBranches            12200                       # Number of branches that fetch has predicted taken
system.cpu23.fetch.Cycles                       63618                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu23.fetch.SquashCycles                   575                       # Number of cycles fetch has spent squashing
system.cpu23.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu23.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu23.fetch.CacheLines                   19168                       # Number of cache lines fetched
system.cpu23.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu23.fetch.rateDist::samples            84165                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::mean            1.951453                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::stdev           3.013238                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::0                  54505     64.76%     64.76% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::1                   2921      3.47%     68.23% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::2                   1916      2.28%     70.51% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::3                   2931      3.48%     73.99% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::4                   2155      2.56%     76.55% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::5                   2101      2.50%     79.05% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::6                   2371      2.82%     81.86% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::7                   6773      8.05%     89.91% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::8                   8492     10.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::total              84165                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.branchRate                0.174138                       # Number of branch fetches per cycle
system.cpu23.fetch.rate                      1.876277                       # Number of inst fetches per cycle
system.cpu23.decode.IdleCycles                   7900                       # Number of cycles decode is idle
system.cpu23.decode.BlockedCycles               55981                       # Number of cycles decode is blocked
system.cpu23.decode.RunCycles                    2833                       # Number of cycles decode is running
system.cpu23.decode.UnblockCycles               17193                       # Number of cycles decode is unblocking
system.cpu23.decode.SquashCycles                  258                       # Number of cycles decode is squashing
system.cpu23.decode.BranchResolved                225                       # Number of times decode resolved a branch
system.cpu23.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu23.decode.DecodedInsts               156864                       # Number of instructions handled by decode
system.cpu23.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu23.rename.SquashCycles                  258                       # Number of cycles rename is squashing
system.cpu23.rename.IdleCycles                  13033                       # Number of cycles rename is idle
system.cpu23.rename.BlockCycles                  9332                       # Number of cycles rename is blocking
system.cpu23.rename.serializeStallCycles         2653                       # count of cycles rename stalled for serializing inst
system.cpu23.rename.RunCycles                   14683                       # Number of cycles rename is running
system.cpu23.rename.UnblockCycles               44206                       # Number of cycles rename is unblocking
system.cpu23.rename.RenamedInsts               155813                       # Number of instructions processed by rename
system.cpu23.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu23.rename.IQFullEvents                42042                       # Number of times rename has blocked due to IQ full
system.cpu23.rename.LQFullEvents                  375                       # Number of times rename has blocked due to LQ full
system.cpu23.rename.RenamedOperands            215176                       # Number of destination operands rename has renamed
system.cpu23.rename.RenameLookups              766506                       # Number of register rename lookups that rename has made
system.cpu23.rename.int_rename_lookups         251305                       # Number of integer rename lookups
system.cpu23.rename.CommittedMaps              199990                       # Number of HB maps that are committed
system.cpu23.rename.UndoneMaps                  15183                       # Number of HB maps that are undone due to squashing
system.cpu23.rename.serializingInsts               77                       # count of serializing insts renamed
system.cpu23.rename.tempSerializingInsts           76                       # count of temporary serializing insts renamed
system.cpu23.rename.skidInsts                   83048                       # count of insts added to the skid buffer
system.cpu23.memDep0.insertedLoads              38581                       # Number of loads inserted to the mem dependence unit.
system.cpu23.memDep0.insertedStores              1340                       # Number of stores inserted to the mem dependence unit.
system.cpu23.memDep0.conflictingLoads             494                       # Number of conflicting loads.
system.cpu23.memDep0.conflictingStores            127                       # Number of conflicting stores.
system.cpu23.iq.iqInstsAdded                   154662                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu23.iq.iqNonSpecInstsAdded               106                       # Number of non-speculative instructions added to the IQ
system.cpu23.iq.iqInstsIssued                  150032                       # Number of instructions issued
system.cpu23.iq.iqSquashedInstsIssued             874                       # Number of squashed instructions issued
system.cpu23.iq.iqSquashedInstsExamined         10550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu23.iq.iqSquashedOperandsExamined        47851                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu23.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu23.iq.issued_per_cycle::samples        84165                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::mean       1.782594                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::stdev      0.603661                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::0              8175      9.71%      9.71% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::1              1948      2.31%     12.03% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::2             74042     87.97%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::total         84165                       # Number of insts issued each cycle
system.cpu23.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu23.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu23.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu23.iq.FU_type_0::IntAlu               83393     55.58%     55.58% # Type of FU issued
system.cpu23.iq.FU_type_0::IntMult              24580     16.38%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::IntDiv                   0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatAdd                 0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCmp                 0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCvt                 0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMult                0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatDiv                 0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatSqrt                0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAdd                  0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAddAcc               0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAlu                  0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCmp                  0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCvt                  0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMisc                 0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMult                 0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMultAcc              0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShift                0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSqrt                 0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMult            0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.97% # Type of FU issued
system.cpu23.iq.FU_type_0::MemRead              41107     27.40%     99.37% # Type of FU issued
system.cpu23.iq.FU_type_0::MemWrite               952      0.63%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::total               150032                       # Type of FU issued
system.cpu23.iq.rate                         1.735618                       # Inst issue rate
system.cpu23.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu23.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu23.iq.int_inst_queue_reads           385101                       # Number of integer instruction queue reads
system.cpu23.iq.int_inst_queue_writes          165326                       # Number of integer instruction queue writes
system.cpu23.iq.int_inst_queue_wakeup_accesses       144995                       # Number of integer instruction queue wakeup accesses
system.cpu23.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu23.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu23.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu23.iq.int_alu_accesses               150032                       # Number of integer alu accesses
system.cpu23.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu23.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu23.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu23.iew.lsq.thread0.squashedLoads         2545                       # Number of loads squashed
system.cpu23.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu23.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu23.iew.lsq.thread0.squashedStores          446                       # Number of stores squashed
system.cpu23.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu23.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu23.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu23.iew.lsq.thread0.cacheBlocked         4606                       # Number of times an access to memory failed due to the cache being blocked
system.cpu23.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu23.iew.iewSquashCycles                  258                       # Number of cycles IEW is squashing
system.cpu23.iew.iewBlockCycles                  3082                       # Number of cycles IEW is blocking
system.cpu23.iew.iewUnblockCycles                 313                       # Number of cycles IEW is unblocking
system.cpu23.iew.iewDispatchedInsts            154771                       # Number of instructions dispatched to IQ
system.cpu23.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu23.iew.iewDispLoadInsts               38581                       # Number of dispatched load instructions
system.cpu23.iew.iewDispStoreInsts               1340                       # Number of dispatched store instructions
system.cpu23.iew.iewDispNonSpecInsts               62                       # Number of dispatched non-speculative instructions
system.cpu23.iew.iewIQFullEvents                   22                       # Number of times the IQ has become full, causing a stall
system.cpu23.iew.iewLSQFullEvents                 112                       # Number of times the LSQ has become full, causing a stall
system.cpu23.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu23.iew.predictedTakenIncorrect          160                       # Number of branches that were predicted taken incorrectly
system.cpu23.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu23.iew.branchMispredicts                239                       # Number of branch mispredicts detected at execute
system.cpu23.iew.iewExecutedInsts              149833                       # Number of executed instructions
system.cpu23.iew.iewExecLoadInsts               40939                       # Number of load instructions executed
system.cpu23.iew.iewExecSquashedInsts             197                       # Number of squashed instructions skipped in execute
system.cpu23.iew.exec_swp                           0                       # number of swp insts executed
system.cpu23.iew.exec_nop                           3                       # number of nop insts executed
system.cpu23.iew.exec_refs                      41879                       # number of memory reference insts executed
system.cpu23.iew.exec_branches                  13050                       # Number of branches executed
system.cpu23.iew.exec_stores                      940                       # Number of stores executed
system.cpu23.iew.exec_rate                   1.733316                       # Inst execution rate
system.cpu23.iew.wb_sent                       145030                       # cumulative count of insts sent to commit
system.cpu23.iew.wb_count                      144995                       # cumulative count of insts written-back
system.cpu23.iew.wb_producers                  129129                       # num instructions producing a value
system.cpu23.iew.wb_consumers                  217732                       # num instructions consuming a value
system.cpu23.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu23.iew.wb_rate                     1.677348                       # insts written-back per cycle
system.cpu23.iew.wb_fanout                   0.593064                       # average fanout of values written-back
system.cpu23.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu23.commit.commitSquashedInsts         10486                       # The number of squashed insts skipped by commit
system.cpu23.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu23.commit.branchMispredicts             228                       # The number of times a branch was mispredicted
system.cpu23.commit.committed_per_cycle::samples        82699                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::mean     1.743890                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::stdev     2.333600                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::0        28700     34.70%     34.70% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::1        24898     30.11%     64.81% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::2        13043     15.77%     80.58% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::3         5425      6.56%     87.14% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::4          364      0.44%     87.58% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::5         2076      2.51%     90.09% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::6           96      0.12%     90.21% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::7          229      0.28%     90.49% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::8         7868      9.51%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::total        82699                       # Number of insts commited each cycle
system.cpu23.commit.committedInsts             143359                       # Number of instructions committed
system.cpu23.commit.committedOps               144218                       # Number of ops (including micro ops) committed
system.cpu23.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu23.commit.refs                        36930                       # Number of memory references committed
system.cpu23.commit.loads                       36036                       # Number of loads committed
system.cpu23.commit.membars                        32                       # Number of memory barriers committed
system.cpu23.commit.branches                    12958                       # Number of branches committed
system.cpu23.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu23.commit.int_insts                  131388                       # Number of committed integer instructions.
system.cpu23.commit.function_calls                 80                       # Number of function calls committed.
system.cpu23.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IntAlu          82709     57.35%     57.35% # Class of committed instruction
system.cpu23.commit.op_class_0::IntMult         24579     17.04%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::IntDiv              0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatAdd            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCmp            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCvt            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMult            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatDiv            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatSqrt            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAdd             0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAddAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAlu             0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCmp             0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCvt             0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMisc            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMult            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMultAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShift            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShiftAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSqrt            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAdd            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAlu            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCmp            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCvt            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatDiv            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMisc            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMult            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.39% # Class of committed instruction
system.cpu23.commit.op_class_0::MemRead         36036     24.99%     99.38% # Class of committed instruction
system.cpu23.commit.op_class_0::MemWrite          894      0.62%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::total          144218                       # Class of committed instruction
system.cpu23.commit.bw_lim_events                7868                       # number cycles where commit BW limit reached
system.cpu23.rob.rob_reads                     229249                       # The number of ROB reads
system.cpu23.rob.rob_writes                    310944                       # The number of ROB writes
system.cpu23.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu23.idleCycles                          2278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu23.quiesceCycles                     250517                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu23.committedInsts                    143359                       # Number of Instructions Simulated
system.cpu23.committedOps                      144218                       # Number of Ops (including micro ops) Simulated
system.cpu23.cpi                             0.602983                       # CPI: Cycles Per Instruction
system.cpu23.cpi_total                       0.602983                       # CPI: Total CPI of All Threads
system.cpu23.ipc                             1.658422                       # IPC: Instructions Per Cycle
system.cpu23.ipc_total                       1.658422                       # IPC: Total IPC of All Threads
system.cpu23.int_regfile_reads                 240155                       # number of integer regfile reads
system.cpu23.int_regfile_writes                124605                       # number of integer regfile writes
system.cpu23.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu23.cc_regfile_reads                  557991                       # number of cc regfile reads
system.cpu23.cc_regfile_writes                  76407                       # number of cc regfile writes
system.cpu23.misc_regfile_reads                 44643                       # number of misc regfile reads
system.cpu23.misc_regfile_writes                  133                       # number of misc regfile writes
system.cpu23.dcache.tags.replacements             337                       # number of replacements
system.cpu23.dcache.tags.tagsinuse         105.754902                       # Cycle average of tags in use
system.cpu23.dcache.tags.total_refs             35163                       # Total number of references to valid blocks.
system.cpu23.dcache.tags.sampled_refs             892                       # Sample count of references to valid blocks.
system.cpu23.dcache.tags.avg_refs           39.420404                       # Average number of references to valid blocks.
system.cpu23.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu23.dcache.tags.occ_blocks::cpu23.data   105.754902                       # Average occupied blocks per requestor
system.cpu23.dcache.tags.occ_percent::cpu23.data     0.103276                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_percent::total     0.103276                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::1          545                       # Occupied blocks per task id
system.cpu23.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu23.dcache.tags.tag_accesses           75331                       # Number of tag accesses
system.cpu23.dcache.tags.data_accesses          75331                       # Number of data accesses
system.cpu23.dcache.ReadReq_hits::cpu23.data        34572                       # number of ReadReq hits
system.cpu23.dcache.ReadReq_hits::total         34572                       # number of ReadReq hits
system.cpu23.dcache.WriteReq_hits::cpu23.data          584                       # number of WriteReq hits
system.cpu23.dcache.WriteReq_hits::total          584                       # number of WriteReq hits
system.cpu23.dcache.SoftPFReq_hits::cpu23.data            2                       # number of SoftPFReq hits
system.cpu23.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu23.dcache.LoadLockedReq_hits::cpu23.data            3                       # number of LoadLockedReq hits
system.cpu23.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu23.dcache.demand_hits::cpu23.data        35156                       # number of demand (read+write) hits
system.cpu23.dcache.demand_hits::total          35156                       # number of demand (read+write) hits
system.cpu23.dcache.overall_hits::cpu23.data        35158                       # number of overall hits
system.cpu23.dcache.overall_hits::total         35158                       # number of overall hits
system.cpu23.dcache.ReadReq_misses::cpu23.data         1718                       # number of ReadReq misses
system.cpu23.dcache.ReadReq_misses::total         1718                       # number of ReadReq misses
system.cpu23.dcache.WriteReq_misses::cpu23.data          276                       # number of WriteReq misses
system.cpu23.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu23.dcache.SoftPFReq_misses::cpu23.data            1                       # number of SoftPFReq misses
system.cpu23.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu23.dcache.LoadLockedReq_misses::cpu23.data           29                       # number of LoadLockedReq misses
system.cpu23.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu23.dcache.StoreCondReq_misses::cpu23.data           12                       # number of StoreCondReq misses
system.cpu23.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu23.dcache.demand_misses::cpu23.data         1994                       # number of demand (read+write) misses
system.cpu23.dcache.demand_misses::total         1994                       # number of demand (read+write) misses
system.cpu23.dcache.overall_misses::cpu23.data         1995                       # number of overall misses
system.cpu23.dcache.overall_misses::total         1995                       # number of overall misses
system.cpu23.dcache.ReadReq_miss_latency::cpu23.data     40848987                       # number of ReadReq miss cycles
system.cpu23.dcache.ReadReq_miss_latency::total     40848987                       # number of ReadReq miss cycles
system.cpu23.dcache.WriteReq_miss_latency::cpu23.data      7123500                       # number of WriteReq miss cycles
system.cpu23.dcache.WriteReq_miss_latency::total      7123500                       # number of WriteReq miss cycles
system.cpu23.dcache.LoadLockedReq_miss_latency::cpu23.data       284915                       # number of LoadLockedReq miss cycles
system.cpu23.dcache.LoadLockedReq_miss_latency::total       284915                       # number of LoadLockedReq miss cycles
system.cpu23.dcache.StoreCondReq_miss_latency::cpu23.data        12500                       # number of StoreCondReq miss cycles
system.cpu23.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu23.dcache.StoreCondFailReq_miss_latency::cpu23.data       136498                       # number of StoreCondFailReq miss cycles
system.cpu23.dcache.StoreCondFailReq_miss_latency::total       136498                       # number of StoreCondFailReq miss cycles
system.cpu23.dcache.demand_miss_latency::cpu23.data     47972487                       # number of demand (read+write) miss cycles
system.cpu23.dcache.demand_miss_latency::total     47972487                       # number of demand (read+write) miss cycles
system.cpu23.dcache.overall_miss_latency::cpu23.data     47972487                       # number of overall miss cycles
system.cpu23.dcache.overall_miss_latency::total     47972487                       # number of overall miss cycles
system.cpu23.dcache.ReadReq_accesses::cpu23.data        36290                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.ReadReq_accesses::total        36290                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_accesses::cpu23.data          860                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_accesses::total          860                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_accesses::cpu23.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_accesses::cpu23.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_accesses::cpu23.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.demand_accesses::cpu23.data        37150                       # number of demand (read+write) accesses
system.cpu23.dcache.demand_accesses::total        37150                       # number of demand (read+write) accesses
system.cpu23.dcache.overall_accesses::cpu23.data        37153                       # number of overall (read+write) accesses
system.cpu23.dcache.overall_accesses::total        37153                       # number of overall (read+write) accesses
system.cpu23.dcache.ReadReq_miss_rate::cpu23.data     0.047341                       # miss rate for ReadReq accesses
system.cpu23.dcache.ReadReq_miss_rate::total     0.047341                       # miss rate for ReadReq accesses
system.cpu23.dcache.WriteReq_miss_rate::cpu23.data     0.320930                       # miss rate for WriteReq accesses
system.cpu23.dcache.WriteReq_miss_rate::total     0.320930                       # miss rate for WriteReq accesses
system.cpu23.dcache.SoftPFReq_miss_rate::cpu23.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.LoadLockedReq_miss_rate::cpu23.data     0.906250                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.LoadLockedReq_miss_rate::total     0.906250                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.StoreCondReq_miss_rate::cpu23.data            1                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.demand_miss_rate::cpu23.data     0.053674                       # miss rate for demand accesses
system.cpu23.dcache.demand_miss_rate::total     0.053674                       # miss rate for demand accesses
system.cpu23.dcache.overall_miss_rate::cpu23.data     0.053697                       # miss rate for overall accesses
system.cpu23.dcache.overall_miss_rate::total     0.053697                       # miss rate for overall accesses
system.cpu23.dcache.ReadReq_avg_miss_latency::cpu23.data 23777.058789                       # average ReadReq miss latency
system.cpu23.dcache.ReadReq_avg_miss_latency::total 23777.058789                       # average ReadReq miss latency
system.cpu23.dcache.WriteReq_avg_miss_latency::cpu23.data 25809.782609                       # average WriteReq miss latency
system.cpu23.dcache.WriteReq_avg_miss_latency::total 25809.782609                       # average WriteReq miss latency
system.cpu23.dcache.LoadLockedReq_avg_miss_latency::cpu23.data  9824.655172                       # average LoadLockedReq miss latency
system.cpu23.dcache.LoadLockedReq_avg_miss_latency::total  9824.655172                       # average LoadLockedReq miss latency
system.cpu23.dcache.StoreCondReq_avg_miss_latency::cpu23.data  1041.666667                       # average StoreCondReq miss latency
system.cpu23.dcache.StoreCondReq_avg_miss_latency::total  1041.666667                       # average StoreCondReq miss latency
system.cpu23.dcache.StoreCondFailReq_avg_miss_latency::cpu23.data          inf                       # average StoreCondFailReq miss latency
system.cpu23.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu23.dcache.demand_avg_miss_latency::cpu23.data 24058.418756                       # average overall miss latency
system.cpu23.dcache.demand_avg_miss_latency::total 24058.418756                       # average overall miss latency
system.cpu23.dcache.overall_avg_miss_latency::cpu23.data 24046.359398                       # average overall miss latency
system.cpu23.dcache.overall_avg_miss_latency::total 24046.359398                       # average overall miss latency
system.cpu23.dcache.blocked_cycles::no_mshrs         7189                       # number of cycles access was blocked
system.cpu23.dcache.blocked_cycles::no_targets          199                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_mshrs             341                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_mshrs    21.082111                       # average number of cycles each access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_targets          199                       # average number of cycles each access was blocked
system.cpu23.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu23.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu23.dcache.writebacks::writebacks          134                       # number of writebacks
system.cpu23.dcache.writebacks::total             134                       # number of writebacks
system.cpu23.dcache.ReadReq_mshr_hits::cpu23.data          953                       # number of ReadReq MSHR hits
system.cpu23.dcache.ReadReq_mshr_hits::total          953                       # number of ReadReq MSHR hits
system.cpu23.dcache.WriteReq_mshr_hits::cpu23.data          142                       # number of WriteReq MSHR hits
system.cpu23.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu23.dcache.demand_mshr_hits::cpu23.data         1095                       # number of demand (read+write) MSHR hits
system.cpu23.dcache.demand_mshr_hits::total         1095                       # number of demand (read+write) MSHR hits
system.cpu23.dcache.overall_mshr_hits::cpu23.data         1095                       # number of overall MSHR hits
system.cpu23.dcache.overall_mshr_hits::total         1095                       # number of overall MSHR hits
system.cpu23.dcache.ReadReq_mshr_misses::cpu23.data          765                       # number of ReadReq MSHR misses
system.cpu23.dcache.ReadReq_mshr_misses::total          765                       # number of ReadReq MSHR misses
system.cpu23.dcache.WriteReq_mshr_misses::cpu23.data          134                       # number of WriteReq MSHR misses
system.cpu23.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu23.dcache.SoftPFReq_mshr_misses::cpu23.data            1                       # number of SoftPFReq MSHR misses
system.cpu23.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu23.dcache.LoadLockedReq_mshr_misses::cpu23.data           29                       # number of LoadLockedReq MSHR misses
system.cpu23.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu23.dcache.StoreCondReq_mshr_misses::cpu23.data           12                       # number of StoreCondReq MSHR misses
system.cpu23.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu23.dcache.demand_mshr_misses::cpu23.data          899                       # number of demand (read+write) MSHR misses
system.cpu23.dcache.demand_mshr_misses::total          899                       # number of demand (read+write) MSHR misses
system.cpu23.dcache.overall_mshr_misses::cpu23.data          900                       # number of overall MSHR misses
system.cpu23.dcache.overall_mshr_misses::total          900                       # number of overall MSHR misses
system.cpu23.dcache.ReadReq_mshr_miss_latency::cpu23.data     19191506                       # number of ReadReq MSHR miss cycles
system.cpu23.dcache.ReadReq_mshr_miss_latency::total     19191506                       # number of ReadReq MSHR miss cycles
system.cpu23.dcache.WriteReq_mshr_miss_latency::cpu23.data      2658500                       # number of WriteReq MSHR miss cycles
system.cpu23.dcache.WriteReq_mshr_miss_latency::total      2658500                       # number of WriteReq MSHR miss cycles
system.cpu23.dcache.SoftPFReq_mshr_miss_latency::cpu23.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu23.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu23.dcache.LoadLockedReq_mshr_miss_latency::cpu23.data       226585                       # number of LoadLockedReq MSHR miss cycles
system.cpu23.dcache.LoadLockedReq_mshr_miss_latency::total       226585                       # number of LoadLockedReq MSHR miss cycles
system.cpu23.dcache.StoreCondReq_mshr_miss_latency::cpu23.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu23.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu23.dcache.StoreCondFailReq_mshr_miss_latency::cpu23.data       121002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu23.dcache.StoreCondFailReq_mshr_miss_latency::total       121002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu23.dcache.demand_mshr_miss_latency::cpu23.data     21850006                       # number of demand (read+write) MSHR miss cycles
system.cpu23.dcache.demand_mshr_miss_latency::total     21850006                       # number of demand (read+write) MSHR miss cycles
system.cpu23.dcache.overall_mshr_miss_latency::cpu23.data     21852506                       # number of overall MSHR miss cycles
system.cpu23.dcache.overall_mshr_miss_latency::total     21852506                       # number of overall MSHR miss cycles
system.cpu23.dcache.ReadReq_mshr_miss_rate::cpu23.data     0.021080                       # mshr miss rate for ReadReq accesses
system.cpu23.dcache.ReadReq_mshr_miss_rate::total     0.021080                       # mshr miss rate for ReadReq accesses
system.cpu23.dcache.WriteReq_mshr_miss_rate::cpu23.data     0.155814                       # mshr miss rate for WriteReq accesses
system.cpu23.dcache.WriteReq_mshr_miss_rate::total     0.155814                       # mshr miss rate for WriteReq accesses
system.cpu23.dcache.SoftPFReq_mshr_miss_rate::cpu23.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu23.dcache.LoadLockedReq_mshr_miss_rate::cpu23.data     0.906250                       # mshr miss rate for LoadLockedReq accesses
system.cpu23.dcache.LoadLockedReq_mshr_miss_rate::total     0.906250                       # mshr miss rate for LoadLockedReq accesses
system.cpu23.dcache.StoreCondReq_mshr_miss_rate::cpu23.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu23.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu23.dcache.demand_mshr_miss_rate::cpu23.data     0.024199                       # mshr miss rate for demand accesses
system.cpu23.dcache.demand_mshr_miss_rate::total     0.024199                       # mshr miss rate for demand accesses
system.cpu23.dcache.overall_mshr_miss_rate::cpu23.data     0.024224                       # mshr miss rate for overall accesses
system.cpu23.dcache.overall_mshr_miss_rate::total     0.024224                       # mshr miss rate for overall accesses
system.cpu23.dcache.ReadReq_avg_mshr_miss_latency::cpu23.data 25086.935948                       # average ReadReq mshr miss latency
system.cpu23.dcache.ReadReq_avg_mshr_miss_latency::total 25086.935948                       # average ReadReq mshr miss latency
system.cpu23.dcache.WriteReq_avg_mshr_miss_latency::cpu23.data 19839.552239                       # average WriteReq mshr miss latency
system.cpu23.dcache.WriteReq_avg_mshr_miss_latency::total 19839.552239                       # average WriteReq mshr miss latency
system.cpu23.dcache.SoftPFReq_avg_mshr_miss_latency::cpu23.data         2500                       # average SoftPFReq mshr miss latency
system.cpu23.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu23.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu23.data  7813.275862                       # average LoadLockedReq mshr miss latency
system.cpu23.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7813.275862                       # average LoadLockedReq mshr miss latency
system.cpu23.dcache.StoreCondReq_avg_mshr_miss_latency::cpu23.data   666.666667                       # average StoreCondReq mshr miss latency
system.cpu23.dcache.StoreCondReq_avg_mshr_miss_latency::total   666.666667                       # average StoreCondReq mshr miss latency
system.cpu23.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu23.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu23.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu23.dcache.demand_avg_mshr_miss_latency::cpu23.data 24304.789766                       # average overall mshr miss latency
system.cpu23.dcache.demand_avg_mshr_miss_latency::total 24304.789766                       # average overall mshr miss latency
system.cpu23.dcache.overall_avg_mshr_miss_latency::cpu23.data 24280.562222                       # average overall mshr miss latency
system.cpu23.dcache.overall_avg_mshr_miss_latency::total 24280.562222                       # average overall mshr miss latency
system.cpu23.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu23.icache.tags.replacements               0                       # number of replacements
system.cpu23.icache.tags.tagsinuse          12.826377                       # Cycle average of tags in use
system.cpu23.icache.tags.total_refs             19095                       # Total number of references to valid blocks.
system.cpu23.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu23.icache.tags.avg_refs          340.982143                       # Average number of references to valid blocks.
system.cpu23.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu23.icache.tags.occ_blocks::cpu23.inst    12.826377                       # Average occupied blocks per requestor
system.cpu23.icache.tags.occ_percent::cpu23.inst     0.025052                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_percent::total     0.025052                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu23.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu23.icache.tags.tag_accesses           38392                       # Number of tag accesses
system.cpu23.icache.tags.data_accesses          38392                       # Number of data accesses
system.cpu23.icache.ReadReq_hits::cpu23.inst        19095                       # number of ReadReq hits
system.cpu23.icache.ReadReq_hits::total         19095                       # number of ReadReq hits
system.cpu23.icache.demand_hits::cpu23.inst        19095                       # number of demand (read+write) hits
system.cpu23.icache.demand_hits::total          19095                       # number of demand (read+write) hits
system.cpu23.icache.overall_hits::cpu23.inst        19095                       # number of overall hits
system.cpu23.icache.overall_hits::total         19095                       # number of overall hits
system.cpu23.icache.ReadReq_misses::cpu23.inst           73                       # number of ReadReq misses
system.cpu23.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu23.icache.demand_misses::cpu23.inst           73                       # number of demand (read+write) misses
system.cpu23.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu23.icache.overall_misses::cpu23.inst           73                       # number of overall misses
system.cpu23.icache.overall_misses::total           73                       # number of overall misses
system.cpu23.icache.ReadReq_miss_latency::cpu23.inst      2820423                       # number of ReadReq miss cycles
system.cpu23.icache.ReadReq_miss_latency::total      2820423                       # number of ReadReq miss cycles
system.cpu23.icache.demand_miss_latency::cpu23.inst      2820423                       # number of demand (read+write) miss cycles
system.cpu23.icache.demand_miss_latency::total      2820423                       # number of demand (read+write) miss cycles
system.cpu23.icache.overall_miss_latency::cpu23.inst      2820423                       # number of overall miss cycles
system.cpu23.icache.overall_miss_latency::total      2820423                       # number of overall miss cycles
system.cpu23.icache.ReadReq_accesses::cpu23.inst        19168                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.ReadReq_accesses::total        19168                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.demand_accesses::cpu23.inst        19168                       # number of demand (read+write) accesses
system.cpu23.icache.demand_accesses::total        19168                       # number of demand (read+write) accesses
system.cpu23.icache.overall_accesses::cpu23.inst        19168                       # number of overall (read+write) accesses
system.cpu23.icache.overall_accesses::total        19168                       # number of overall (read+write) accesses
system.cpu23.icache.ReadReq_miss_rate::cpu23.inst     0.003808                       # miss rate for ReadReq accesses
system.cpu23.icache.ReadReq_miss_rate::total     0.003808                       # miss rate for ReadReq accesses
system.cpu23.icache.demand_miss_rate::cpu23.inst     0.003808                       # miss rate for demand accesses
system.cpu23.icache.demand_miss_rate::total     0.003808                       # miss rate for demand accesses
system.cpu23.icache.overall_miss_rate::cpu23.inst     0.003808                       # miss rate for overall accesses
system.cpu23.icache.overall_miss_rate::total     0.003808                       # miss rate for overall accesses
system.cpu23.icache.ReadReq_avg_miss_latency::cpu23.inst 38635.931507                       # average ReadReq miss latency
system.cpu23.icache.ReadReq_avg_miss_latency::total 38635.931507                       # average ReadReq miss latency
system.cpu23.icache.demand_avg_miss_latency::cpu23.inst 38635.931507                       # average overall miss latency
system.cpu23.icache.demand_avg_miss_latency::total 38635.931507                       # average overall miss latency
system.cpu23.icache.overall_avg_miss_latency::cpu23.inst 38635.931507                       # average overall miss latency
system.cpu23.icache.overall_avg_miss_latency::total 38635.931507                       # average overall miss latency
system.cpu23.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu23.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu23.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu23.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu23.icache.fast_writes                     0                       # number of fast writes performed
system.cpu23.icache.cache_copies                    0                       # number of cache copies performed
system.cpu23.icache.ReadReq_mshr_hits::cpu23.inst           17                       # number of ReadReq MSHR hits
system.cpu23.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu23.icache.demand_mshr_hits::cpu23.inst           17                       # number of demand (read+write) MSHR hits
system.cpu23.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu23.icache.overall_mshr_hits::cpu23.inst           17                       # number of overall MSHR hits
system.cpu23.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu23.icache.ReadReq_mshr_misses::cpu23.inst           56                       # number of ReadReq MSHR misses
system.cpu23.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu23.icache.demand_mshr_misses::cpu23.inst           56                       # number of demand (read+write) MSHR misses
system.cpu23.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu23.icache.overall_mshr_misses::cpu23.inst           56                       # number of overall MSHR misses
system.cpu23.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu23.icache.ReadReq_mshr_miss_latency::cpu23.inst      1949543                       # number of ReadReq MSHR miss cycles
system.cpu23.icache.ReadReq_mshr_miss_latency::total      1949543                       # number of ReadReq MSHR miss cycles
system.cpu23.icache.demand_mshr_miss_latency::cpu23.inst      1949543                       # number of demand (read+write) MSHR miss cycles
system.cpu23.icache.demand_mshr_miss_latency::total      1949543                       # number of demand (read+write) MSHR miss cycles
system.cpu23.icache.overall_mshr_miss_latency::cpu23.inst      1949543                       # number of overall MSHR miss cycles
system.cpu23.icache.overall_mshr_miss_latency::total      1949543                       # number of overall MSHR miss cycles
system.cpu23.icache.ReadReq_mshr_miss_rate::cpu23.inst     0.002922                       # mshr miss rate for ReadReq accesses
system.cpu23.icache.ReadReq_mshr_miss_rate::total     0.002922                       # mshr miss rate for ReadReq accesses
system.cpu23.icache.demand_mshr_miss_rate::cpu23.inst     0.002922                       # mshr miss rate for demand accesses
system.cpu23.icache.demand_mshr_miss_rate::total     0.002922                       # mshr miss rate for demand accesses
system.cpu23.icache.overall_mshr_miss_rate::cpu23.inst     0.002922                       # mshr miss rate for overall accesses
system.cpu23.icache.overall_mshr_miss_rate::total     0.002922                       # mshr miss rate for overall accesses
system.cpu23.icache.ReadReq_avg_mshr_miss_latency::cpu23.inst 34813.267857                       # average ReadReq mshr miss latency
system.cpu23.icache.ReadReq_avg_mshr_miss_latency::total 34813.267857                       # average ReadReq mshr miss latency
system.cpu23.icache.demand_avg_mshr_miss_latency::cpu23.inst 34813.267857                       # average overall mshr miss latency
system.cpu23.icache.demand_avg_mshr_miss_latency::total 34813.267857                       # average overall mshr miss latency
system.cpu23.icache.overall_avg_mshr_miss_latency::cpu23.inst 34813.267857                       # average overall mshr miss latency
system.cpu23.icache.overall_avg_mshr_miss_latency::total 34813.267857                       # average overall mshr miss latency
system.cpu23.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu24.branchPred.lookups                 15158                       # Number of BP lookups
system.cpu24.branchPred.condPredicted           14653                       # Number of conditional branches predicted
system.cpu24.branchPred.condIncorrect             257                       # Number of conditional branches incorrect
system.cpu24.branchPred.BTBLookups              12998                       # Number of BTB lookups
system.cpu24.branchPred.BTBHits                 12041                       # Number of BTB hits
system.cpu24.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu24.branchPred.BTBHitPct           92.637329                       # BTB Hit Percentage
system.cpu24.branchPred.usedRAS                   172                       # Number of times the RAS was used to get a target.
system.cpu24.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu24.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.inst_hits                          0                       # ITB inst hits
system.cpu24.dtb.inst_misses                        0                       # ITB inst misses
system.cpu24.dtb.read_hits                          0                       # DTB read hits
system.cpu24.dtb.read_misses                        0                       # DTB read misses
system.cpu24.dtb.write_hits                         0                       # DTB write hits
system.cpu24.dtb.write_misses                       0                       # DTB write misses
system.cpu24.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu24.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu24.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu24.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu24.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dtb.read_accesses                      0                       # DTB read accesses
system.cpu24.dtb.write_accesses                     0                       # DTB write accesses
system.cpu24.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.dtb.hits                               0                       # DTB hits
system.cpu24.dtb.misses                             0                       # DTB misses
system.cpu24.dtb.accesses                           0                       # DTB accesses
system.cpu24.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.itb.walker.walks                       0                       # Table walker walks requested
system.cpu24.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.inst_hits                          0                       # ITB inst hits
system.cpu24.itb.inst_misses                        0                       # ITB inst misses
system.cpu24.itb.read_hits                          0                       # DTB read hits
system.cpu24.itb.read_misses                        0                       # DTB read misses
system.cpu24.itb.write_hits                         0                       # DTB write hits
system.cpu24.itb.write_misses                       0                       # DTB write misses
system.cpu24.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu24.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu24.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu24.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu24.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.itb.read_accesses                      0                       # DTB read accesses
system.cpu24.itb.write_accesses                     0                       # DTB write accesses
system.cpu24.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.itb.hits                               0                       # DTB hits
system.cpu24.itb.misses                             0                       # DTB misses
system.cpu24.itb.accesses                           0                       # DTB accesses
system.cpu24.numCycles                          85897                       # number of cpu cycles simulated
system.cpu24.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu24.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu24.fetch.icacheStallCycles            20109                       # Number of cycles fetch is stalled on an Icache miss
system.cpu24.fetch.Insts                       162380                       # Number of instructions fetch has processed
system.cpu24.fetch.Branches                     15158                       # Number of branches that fetch encountered
system.cpu24.fetch.predictedBranches            12213                       # Number of branches that fetch has predicted taken
system.cpu24.fetch.Cycles                       63280                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu24.fetch.SquashCycles                   575                       # Number of cycles fetch has spent squashing
system.cpu24.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu24.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu24.fetch.CacheLines                   19032                       # Number of cache lines fetched
system.cpu24.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu24.fetch.rateDist::samples            83684                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::mean            1.964689                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::stdev           3.045863                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::0                  54788     65.47%     65.47% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::1                   2430      2.90%     68.37% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::2                   1569      1.87%     70.25% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::3                   2934      3.51%     73.75% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::4                   2290      2.74%     76.49% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::5                   1743      2.08%     78.57% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::6                   2802      3.35%     81.92% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::7                   5668      6.77%     88.70% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::8                   9460     11.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::total              83684                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.branchRate                0.176467                       # Number of branch fetches per cycle
system.cpu24.fetch.rate                      1.890404                       # Number of inst fetches per cycle
system.cpu24.decode.IdleCycles                   8029                       # Number of cycles decode is idle
system.cpu24.decode.BlockedCycles               55218                       # Number of cycles decode is blocked
system.cpu24.decode.RunCycles                    2727                       # Number of cycles decode is running
system.cpu24.decode.UnblockCycles               17452                       # Number of cycles decode is unblocking
system.cpu24.decode.SquashCycles                  258                       # Number of cycles decode is squashing
system.cpu24.decode.BranchResolved                225                       # Number of times decode resolved a branch
system.cpu24.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu24.decode.DecodedInsts               157565                       # Number of instructions handled by decode
system.cpu24.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu24.rename.SquashCycles                  258                       # Number of cycles rename is squashing
system.cpu24.rename.IdleCycles                  13565                       # Number of cycles rename is idle
system.cpu24.rename.BlockCycles                  8568                       # Number of cycles rename is blocking
system.cpu24.rename.serializeStallCycles         2087                       # count of cycles rename stalled for serializing inst
system.cpu24.rename.RunCycles                   14384                       # Number of cycles rename is running
system.cpu24.rename.UnblockCycles               44822                       # Number of cycles rename is unblocking
system.cpu24.rename.RenamedInsts               156454                       # Number of instructions processed by rename
system.cpu24.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu24.rename.IQFullEvents                42491                       # Number of times rename has blocked due to IQ full
system.cpu24.rename.LQFullEvents                  424                       # Number of times rename has blocked due to LQ full
system.cpu24.rename.RenamedOperands            216508                       # Number of destination operands rename has renamed
system.cpu24.rename.RenameLookups              769599                       # Number of register rename lookups that rename has made
system.cpu24.rename.int_rename_lookups         252189                       # Number of integer rename lookups
system.cpu24.rename.CommittedMaps              201321                       # Number of HB maps that are committed
system.cpu24.rename.UndoneMaps                  15181                       # Number of HB maps that are undone due to squashing
system.cpu24.rename.serializingInsts               60                       # count of serializing insts renamed
system.cpu24.rename.tempSerializingInsts           59                       # count of temporary serializing insts renamed
system.cpu24.rename.skidInsts                   85192                       # count of insts added to the skid buffer
system.cpu24.memDep0.insertedLoads              38661                       # Number of loads inserted to the mem dependence unit.
system.cpu24.memDep0.insertedStores              1319                       # Number of stores inserted to the mem dependence unit.
system.cpu24.memDep0.conflictingLoads             501                       # Number of conflicting loads.
system.cpu24.memDep0.conflictingStores            127                       # Number of conflicting stores.
system.cpu24.iq.iqInstsAdded                   155365                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu24.iq.iqNonSpecInstsAdded                89                       # Number of non-speculative instructions added to the IQ
system.cpu24.iq.iqInstsIssued                  150517                       # Number of instructions issued
system.cpu24.iq.iqSquashedInstsIssued             938                       # Number of squashed instructions issued
system.cpu24.iq.iqSquashedInstsExamined         10557                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu24.iq.iqSquashedOperandsExamined        48117                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu24.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu24.iq.issued_per_cycle::samples        83684                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::mean       1.798635                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::stdev      0.583501                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::0              7517      8.98%      8.98% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::1              1817      2.17%     11.15% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::2             74350     88.85%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::total         83684                       # Number of insts issued each cycle
system.cpu24.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu24.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu24.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu24.iq.FU_type_0::IntAlu               83963     55.78%     55.78% # Type of FU issued
system.cpu24.iq.FU_type_0::IntMult              24580     16.33%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::IntDiv                   0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatAdd                 0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCmp                 0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCvt                 0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMult                0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatDiv                 0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatSqrt                0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAdd                  0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAddAcc               0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAlu                  0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCmp                  0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCvt                  0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMisc                 0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMult                 0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMultAcc              0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShift                0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSqrt                 0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMult            0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.11% # Type of FU issued
system.cpu24.iq.FU_type_0::MemRead              41038     27.26%     99.38% # Type of FU issued
system.cpu24.iq.FU_type_0::MemWrite               936      0.62%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::total               150517                       # Type of FU issued
system.cpu24.iq.rate                         1.752296                       # Inst issue rate
system.cpu24.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu24.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu24.iq.int_inst_queue_reads           385654                       # Number of integer instruction queue reads
system.cpu24.iq.int_inst_queue_writes          166019                       # Number of integer instruction queue writes
system.cpu24.iq.int_inst_queue_wakeup_accesses       145624                       # Number of integer instruction queue wakeup accesses
system.cpu24.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu24.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu24.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu24.iq.int_alu_accesses               150517                       # Number of integer alu accesses
system.cpu24.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu24.iew.lsq.thread0.forwLoads              5                       # Number of loads that had data forwarded from stores
system.cpu24.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu24.iew.lsq.thread0.squashedLoads         2547                       # Number of loads squashed
system.cpu24.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu24.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu24.iew.lsq.thread0.squashedStores          442                       # Number of stores squashed
system.cpu24.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu24.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu24.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu24.iew.lsq.thread0.cacheBlocked         4463                       # Number of times an access to memory failed due to the cache being blocked
system.cpu24.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu24.iew.iewSquashCycles                  258                       # Number of cycles IEW is squashing
system.cpu24.iew.iewBlockCycles                  2948                       # Number of cycles IEW is blocking
system.cpu24.iew.iewUnblockCycles                 314                       # Number of cycles IEW is unblocking
system.cpu24.iew.iewDispatchedInsts            155457                       # Number of instructions dispatched to IQ
system.cpu24.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu24.iew.iewDispLoadInsts               38661                       # Number of dispatched load instructions
system.cpu24.iew.iewDispStoreInsts               1319                       # Number of dispatched store instructions
system.cpu24.iew.iewDispNonSpecInsts               45                       # Number of dispatched non-speculative instructions
system.cpu24.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu24.iew.iewLSQFullEvents                 120                       # Number of times the LSQ has become full, causing a stall
system.cpu24.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu24.iew.predictedTakenIncorrect          160                       # Number of branches that were predicted taken incorrectly
system.cpu24.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu24.iew.branchMispredicts                239                       # Number of branch mispredicts detected at execute
system.cpu24.iew.iewExecutedInsts              150318                       # Number of executed instructions
system.cpu24.iew.iewExecLoadInsts               40871                       # Number of load instructions executed
system.cpu24.iew.iewExecSquashedInsts             197                       # Number of squashed instructions skipped in execute
system.cpu24.iew.exec_swp                           0                       # number of swp insts executed
system.cpu24.iew.exec_nop                           3                       # number of nop insts executed
system.cpu24.iew.exec_refs                      41795                       # number of memory reference insts executed
system.cpu24.iew.exec_branches                  13228                       # Number of branches executed
system.cpu24.iew.exec_stores                      924                       # Number of stores executed
system.cpu24.iew.exec_rate                   1.749980                       # Inst execution rate
system.cpu24.iew.wb_sent                       145658                       # cumulative count of insts sent to commit
system.cpu24.iew.wb_count                      145624                       # cumulative count of insts written-back
system.cpu24.iew.wb_producers                  129778                       # num instructions producing a value
system.cpu24.iew.wb_consumers                  219132                       # num instructions consuming a value
system.cpu24.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu24.iew.wb_rate                     1.695333                       # insts written-back per cycle
system.cpu24.iew.wb_fanout                   0.592237                       # average fanout of values written-back
system.cpu24.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu24.commit.commitSquashedInsts         10497                       # The number of squashed insts skipped by commit
system.cpu24.commit.commitNonSpecStalls            68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu24.commit.branchMispredicts             228                       # The number of times a branch was mispredicted
system.cpu24.commit.committed_per_cycle::samples        82220                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::mean     1.762308                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::stdev     2.334170                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::0        27874     33.90%     33.90% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::1        25030     30.44%     64.34% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::2        13130     15.97%     80.31% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::3         5542      6.74%     87.05% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::4          391      0.48%     87.53% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::5         2065      2.51%     90.04% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::6           75      0.09%     90.13% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::7          262      0.32%     90.45% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::8         7851      9.55%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::total        82220                       # Number of insts commited each cycle
system.cpu24.commit.committedInsts             144038                       # Number of instructions committed
system.cpu24.commit.committedOps               144897                       # Number of ops (including micro ops) committed
system.cpu24.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu24.commit.refs                        36991                       # Number of memory references committed
system.cpu24.commit.loads                       36114                       # Number of loads committed
system.cpu24.commit.membars                        32                       # Number of memory barriers committed
system.cpu24.commit.branches                    13132                       # Number of branches committed
system.cpu24.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu24.commit.int_insts                  131893                       # Number of committed integer instructions.
system.cpu24.commit.function_calls                 80                       # Number of function calls committed.
system.cpu24.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IntAlu          83327     57.51%     57.51% # Class of committed instruction
system.cpu24.commit.op_class_0::IntMult         24579     16.96%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::IntDiv              0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatAdd            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCmp            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCvt            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMult            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatDiv            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatSqrt            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAdd             0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAddAcc            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAlu             0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCmp             0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCvt             0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMisc            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMult            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMultAcc            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShift            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShiftAcc            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSqrt            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAdd            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAlu            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCmp            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCvt            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatDiv            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMisc            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMult            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.47% # Class of committed instruction
system.cpu24.commit.op_class_0::MemRead         36114     24.92%     99.39% # Class of committed instruction
system.cpu24.commit.op_class_0::MemWrite          877      0.61%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::total          144897                       # Class of committed instruction
system.cpu24.commit.bw_lim_events                7851                       # number cycles where commit BW limit reached
system.cpu24.rob.rob_reads                     229477                       # The number of ROB reads
system.cpu24.rob.rob_writes                    312318                       # The number of ROB writes
system.cpu24.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu24.idleCycles                          2213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu24.quiesceCycles                     251063                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu24.committedInsts                    144038                       # Number of Instructions Simulated
system.cpu24.committedOps                      144897                       # Number of Ops (including micro ops) Simulated
system.cpu24.cpi                             0.596350                       # CPI: Cycles Per Instruction
system.cpu24.cpi_total                       0.596350                       # CPI: Total CPI of All Threads
system.cpu24.ipc                             1.676869                       # IPC: Instructions Per Cycle
system.cpu24.ipc_total                       1.676869                       # IPC: Total IPC of All Threads
system.cpu24.int_regfile_reads                 240830                       # number of integer regfile reads
system.cpu24.int_regfile_writes                124776                       # number of integer regfile writes
system.cpu24.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu24.cc_regfile_reads                  559620                       # number of cc regfile reads
system.cpu24.cc_regfile_writes                  77535                       # number of cc regfile writes
system.cpu24.misc_regfile_reads                 44658                       # number of misc regfile reads
system.cpu24.misc_regfile_writes                   60                       # number of misc regfile writes
system.cpu24.dcache.tags.replacements             338                       # number of replacements
system.cpu24.dcache.tags.tagsinuse         105.667863                       # Cycle average of tags in use
system.cpu24.dcache.tags.total_refs             35340                       # Total number of references to valid blocks.
system.cpu24.dcache.tags.sampled_refs             893                       # Sample count of references to valid blocks.
system.cpu24.dcache.tags.avg_refs           39.574468                       # Average number of references to valid blocks.
system.cpu24.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu24.dcache.tags.occ_blocks::cpu24.data   105.667863                       # Average occupied blocks per requestor
system.cpu24.dcache.tags.occ_percent::cpu24.data     0.103191                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_percent::total     0.103191                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::1          545                       # Occupied blocks per task id
system.cpu24.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu24.dcache.tags.tag_accesses           75456                       # Number of tag accesses
system.cpu24.dcache.tags.data_accesses          75456                       # Number of data accesses
system.cpu24.dcache.ReadReq_hits::cpu24.data        34749                       # number of ReadReq hits
system.cpu24.dcache.ReadReq_hits::total         34749                       # number of ReadReq hits
system.cpu24.dcache.WriteReq_hits::cpu24.data          584                       # number of WriteReq hits
system.cpu24.dcache.WriteReq_hits::total          584                       # number of WriteReq hits
system.cpu24.dcache.SoftPFReq_hits::cpu24.data            2                       # number of SoftPFReq hits
system.cpu24.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu24.dcache.LoadLockedReq_hits::cpu24.data            1                       # number of LoadLockedReq hits
system.cpu24.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu24.dcache.demand_hits::cpu24.data        35333                       # number of demand (read+write) hits
system.cpu24.dcache.demand_hits::total          35333                       # number of demand (read+write) hits
system.cpu24.dcache.overall_hits::cpu24.data        35335                       # number of overall hits
system.cpu24.dcache.overall_hits::total         35335                       # number of overall hits
system.cpu24.dcache.ReadReq_misses::cpu24.data         1632                       # number of ReadReq misses
system.cpu24.dcache.ReadReq_misses::total         1632                       # number of ReadReq misses
system.cpu24.dcache.WriteReq_misses::cpu24.data          276                       # number of WriteReq misses
system.cpu24.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu24.dcache.SoftPFReq_misses::cpu24.data            1                       # number of SoftPFReq misses
system.cpu24.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu24.dcache.LoadLockedReq_misses::cpu24.data           14                       # number of LoadLockedReq misses
system.cpu24.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu24.dcache.StoreCondReq_misses::cpu24.data            9                       # number of StoreCondReq misses
system.cpu24.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu24.dcache.demand_misses::cpu24.data         1908                       # number of demand (read+write) misses
system.cpu24.dcache.demand_misses::total         1908                       # number of demand (read+write) misses
system.cpu24.dcache.overall_misses::cpu24.data         1909                       # number of overall misses
system.cpu24.dcache.overall_misses::total         1909                       # number of overall misses
system.cpu24.dcache.ReadReq_miss_latency::cpu24.data     38618482                       # number of ReadReq miss cycles
system.cpu24.dcache.ReadReq_miss_latency::total     38618482                       # number of ReadReq miss cycles
system.cpu24.dcache.WriteReq_miss_latency::cpu24.data      5783250                       # number of WriteReq miss cycles
system.cpu24.dcache.WriteReq_miss_latency::total      5783250                       # number of WriteReq miss cycles
system.cpu24.dcache.LoadLockedReq_miss_latency::cpu24.data       144401                       # number of LoadLockedReq miss cycles
system.cpu24.dcache.LoadLockedReq_miss_latency::total       144401                       # number of LoadLockedReq miss cycles
system.cpu24.dcache.StoreCondReq_miss_latency::cpu24.data        12000                       # number of StoreCondReq miss cycles
system.cpu24.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu24.dcache.StoreCondFailReq_miss_latency::cpu24.data       107000                       # number of StoreCondFailReq miss cycles
system.cpu24.dcache.StoreCondFailReq_miss_latency::total       107000                       # number of StoreCondFailReq miss cycles
system.cpu24.dcache.demand_miss_latency::cpu24.data     44401732                       # number of demand (read+write) miss cycles
system.cpu24.dcache.demand_miss_latency::total     44401732                       # number of demand (read+write) miss cycles
system.cpu24.dcache.overall_miss_latency::cpu24.data     44401732                       # number of overall miss cycles
system.cpu24.dcache.overall_miss_latency::total     44401732                       # number of overall miss cycles
system.cpu24.dcache.ReadReq_accesses::cpu24.data        36381                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.ReadReq_accesses::total        36381                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_accesses::cpu24.data          860                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_accesses::total          860                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_accesses::cpu24.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_accesses::cpu24.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_accesses::cpu24.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.demand_accesses::cpu24.data        37241                       # number of demand (read+write) accesses
system.cpu24.dcache.demand_accesses::total        37241                       # number of demand (read+write) accesses
system.cpu24.dcache.overall_accesses::cpu24.data        37244                       # number of overall (read+write) accesses
system.cpu24.dcache.overall_accesses::total        37244                       # number of overall (read+write) accesses
system.cpu24.dcache.ReadReq_miss_rate::cpu24.data     0.044859                       # miss rate for ReadReq accesses
system.cpu24.dcache.ReadReq_miss_rate::total     0.044859                       # miss rate for ReadReq accesses
system.cpu24.dcache.WriteReq_miss_rate::cpu24.data     0.320930                       # miss rate for WriteReq accesses
system.cpu24.dcache.WriteReq_miss_rate::total     0.320930                       # miss rate for WriteReq accesses
system.cpu24.dcache.SoftPFReq_miss_rate::cpu24.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.LoadLockedReq_miss_rate::cpu24.data     0.933333                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.LoadLockedReq_miss_rate::total     0.933333                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.StoreCondReq_miss_rate::cpu24.data            1                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.demand_miss_rate::cpu24.data     0.051234                       # miss rate for demand accesses
system.cpu24.dcache.demand_miss_rate::total     0.051234                       # miss rate for demand accesses
system.cpu24.dcache.overall_miss_rate::cpu24.data     0.051257                       # miss rate for overall accesses
system.cpu24.dcache.overall_miss_rate::total     0.051257                       # miss rate for overall accesses
system.cpu24.dcache.ReadReq_avg_miss_latency::cpu24.data 23663.285539                       # average ReadReq miss latency
system.cpu24.dcache.ReadReq_avg_miss_latency::total 23663.285539                       # average ReadReq miss latency
system.cpu24.dcache.WriteReq_avg_miss_latency::cpu24.data 20953.804348                       # average WriteReq miss latency
system.cpu24.dcache.WriteReq_avg_miss_latency::total 20953.804348                       # average WriteReq miss latency
system.cpu24.dcache.LoadLockedReq_avg_miss_latency::cpu24.data 10314.357143                       # average LoadLockedReq miss latency
system.cpu24.dcache.LoadLockedReq_avg_miss_latency::total 10314.357143                       # average LoadLockedReq miss latency
system.cpu24.dcache.StoreCondReq_avg_miss_latency::cpu24.data  1333.333333                       # average StoreCondReq miss latency
system.cpu24.dcache.StoreCondReq_avg_miss_latency::total  1333.333333                       # average StoreCondReq miss latency
system.cpu24.dcache.StoreCondFailReq_avg_miss_latency::cpu24.data          inf                       # average StoreCondFailReq miss latency
system.cpu24.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu24.dcache.demand_avg_miss_latency::cpu24.data 23271.348008                       # average overall miss latency
system.cpu24.dcache.demand_avg_miss_latency::total 23271.348008                       # average overall miss latency
system.cpu24.dcache.overall_avg_miss_latency::cpu24.data 23259.157674                       # average overall miss latency
system.cpu24.dcache.overall_avg_miss_latency::total 23259.157674                       # average overall miss latency
system.cpu24.dcache.blocked_cycles::no_mshrs         6919                       # number of cycles access was blocked
system.cpu24.dcache.blocked_cycles::no_targets          199                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_mshrs             337                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_mshrs    20.531157                       # average number of cycles each access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_targets          199                       # average number of cycles each access was blocked
system.cpu24.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu24.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu24.dcache.writebacks::writebacks          126                       # number of writebacks
system.cpu24.dcache.writebacks::total             126                       # number of writebacks
system.cpu24.dcache.ReadReq_mshr_hits::cpu24.data          866                       # number of ReadReq MSHR hits
system.cpu24.dcache.ReadReq_mshr_hits::total          866                       # number of ReadReq MSHR hits
system.cpu24.dcache.WriteReq_mshr_hits::cpu24.data          142                       # number of WriteReq MSHR hits
system.cpu24.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu24.dcache.demand_mshr_hits::cpu24.data         1008                       # number of demand (read+write) MSHR hits
system.cpu24.dcache.demand_mshr_hits::total         1008                       # number of demand (read+write) MSHR hits
system.cpu24.dcache.overall_mshr_hits::cpu24.data         1008                       # number of overall MSHR hits
system.cpu24.dcache.overall_mshr_hits::total         1008                       # number of overall MSHR hits
system.cpu24.dcache.ReadReq_mshr_misses::cpu24.data          766                       # number of ReadReq MSHR misses
system.cpu24.dcache.ReadReq_mshr_misses::total          766                       # number of ReadReq MSHR misses
system.cpu24.dcache.WriteReq_mshr_misses::cpu24.data          134                       # number of WriteReq MSHR misses
system.cpu24.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu24.dcache.SoftPFReq_mshr_misses::cpu24.data            1                       # number of SoftPFReq MSHR misses
system.cpu24.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu24.dcache.LoadLockedReq_mshr_misses::cpu24.data           14                       # number of LoadLockedReq MSHR misses
system.cpu24.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu24.dcache.StoreCondReq_mshr_misses::cpu24.data            9                       # number of StoreCondReq MSHR misses
system.cpu24.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu24.dcache.demand_mshr_misses::cpu24.data          900                       # number of demand (read+write) MSHR misses
system.cpu24.dcache.demand_mshr_misses::total          900                       # number of demand (read+write) MSHR misses
system.cpu24.dcache.overall_mshr_misses::cpu24.data          901                       # number of overall MSHR misses
system.cpu24.dcache.overall_mshr_misses::total          901                       # number of overall MSHR misses
system.cpu24.dcache.ReadReq_mshr_miss_latency::cpu24.data     18687510                       # number of ReadReq MSHR miss cycles
system.cpu24.dcache.ReadReq_mshr_miss_latency::total     18687510                       # number of ReadReq MSHR miss cycles
system.cpu24.dcache.WriteReq_mshr_miss_latency::cpu24.data      2206750                       # number of WriteReq MSHR miss cycles
system.cpu24.dcache.WriteReq_mshr_miss_latency::total      2206750                       # number of WriteReq MSHR miss cycles
system.cpu24.dcache.SoftPFReq_mshr_miss_latency::cpu24.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu24.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu24.dcache.LoadLockedReq_mshr_miss_latency::cpu24.data       114599                       # number of LoadLockedReq MSHR miss cycles
system.cpu24.dcache.LoadLockedReq_mshr_miss_latency::total       114599                       # number of LoadLockedReq MSHR miss cycles
system.cpu24.dcache.StoreCondReq_mshr_miss_latency::cpu24.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu24.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu24.dcache.StoreCondFailReq_mshr_miss_latency::cpu24.data        98000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu24.dcache.StoreCondFailReq_mshr_miss_latency::total        98000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu24.dcache.demand_mshr_miss_latency::cpu24.data     20894260                       # number of demand (read+write) MSHR miss cycles
system.cpu24.dcache.demand_mshr_miss_latency::total     20894260                       # number of demand (read+write) MSHR miss cycles
system.cpu24.dcache.overall_mshr_miss_latency::cpu24.data     20896760                       # number of overall MSHR miss cycles
system.cpu24.dcache.overall_mshr_miss_latency::total     20896760                       # number of overall MSHR miss cycles
system.cpu24.dcache.ReadReq_mshr_miss_rate::cpu24.data     0.021055                       # mshr miss rate for ReadReq accesses
system.cpu24.dcache.ReadReq_mshr_miss_rate::total     0.021055                       # mshr miss rate for ReadReq accesses
system.cpu24.dcache.WriteReq_mshr_miss_rate::cpu24.data     0.155814                       # mshr miss rate for WriteReq accesses
system.cpu24.dcache.WriteReq_mshr_miss_rate::total     0.155814                       # mshr miss rate for WriteReq accesses
system.cpu24.dcache.SoftPFReq_mshr_miss_rate::cpu24.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu24.dcache.LoadLockedReq_mshr_miss_rate::cpu24.data     0.933333                       # mshr miss rate for LoadLockedReq accesses
system.cpu24.dcache.LoadLockedReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for LoadLockedReq accesses
system.cpu24.dcache.StoreCondReq_mshr_miss_rate::cpu24.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu24.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu24.dcache.demand_mshr_miss_rate::cpu24.data     0.024167                       # mshr miss rate for demand accesses
system.cpu24.dcache.demand_mshr_miss_rate::total     0.024167                       # mshr miss rate for demand accesses
system.cpu24.dcache.overall_mshr_miss_rate::cpu24.data     0.024192                       # mshr miss rate for overall accesses
system.cpu24.dcache.overall_mshr_miss_rate::total     0.024192                       # mshr miss rate for overall accesses
system.cpu24.dcache.ReadReq_avg_mshr_miss_latency::cpu24.data 24396.227154                       # average ReadReq mshr miss latency
system.cpu24.dcache.ReadReq_avg_mshr_miss_latency::total 24396.227154                       # average ReadReq mshr miss latency
system.cpu24.dcache.WriteReq_avg_mshr_miss_latency::cpu24.data 16468.283582                       # average WriteReq mshr miss latency
system.cpu24.dcache.WriteReq_avg_mshr_miss_latency::total 16468.283582                       # average WriteReq mshr miss latency
system.cpu24.dcache.SoftPFReq_avg_mshr_miss_latency::cpu24.data         2500                       # average SoftPFReq mshr miss latency
system.cpu24.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu24.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu24.data  8185.642857                       # average LoadLockedReq mshr miss latency
system.cpu24.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8185.642857                       # average LoadLockedReq mshr miss latency
system.cpu24.dcache.StoreCondReq_avg_mshr_miss_latency::cpu24.data   833.333333                       # average StoreCondReq mshr miss latency
system.cpu24.dcache.StoreCondReq_avg_mshr_miss_latency::total   833.333333                       # average StoreCondReq mshr miss latency
system.cpu24.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu24.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu24.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu24.dcache.demand_avg_mshr_miss_latency::cpu24.data 23215.844444                       # average overall mshr miss latency
system.cpu24.dcache.demand_avg_mshr_miss_latency::total 23215.844444                       # average overall mshr miss latency
system.cpu24.dcache.overall_avg_mshr_miss_latency::cpu24.data 23192.852386                       # average overall mshr miss latency
system.cpu24.dcache.overall_avg_mshr_miss_latency::total 23192.852386                       # average overall mshr miss latency
system.cpu24.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu24.icache.tags.replacements               0                       # number of replacements
system.cpu24.icache.tags.tagsinuse          12.769563                       # Cycle average of tags in use
system.cpu24.icache.tags.total_refs             18960                       # Total number of references to valid blocks.
system.cpu24.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu24.icache.tags.avg_refs          338.571429                       # Average number of references to valid blocks.
system.cpu24.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu24.icache.tags.occ_blocks::cpu24.inst    12.769563                       # Average occupied blocks per requestor
system.cpu24.icache.tags.occ_percent::cpu24.inst     0.024941                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_percent::total     0.024941                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu24.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu24.icache.tags.tag_accesses           38120                       # Number of tag accesses
system.cpu24.icache.tags.data_accesses          38120                       # Number of data accesses
system.cpu24.icache.ReadReq_hits::cpu24.inst        18960                       # number of ReadReq hits
system.cpu24.icache.ReadReq_hits::total         18960                       # number of ReadReq hits
system.cpu24.icache.demand_hits::cpu24.inst        18960                       # number of demand (read+write) hits
system.cpu24.icache.demand_hits::total          18960                       # number of demand (read+write) hits
system.cpu24.icache.overall_hits::cpu24.inst        18960                       # number of overall hits
system.cpu24.icache.overall_hits::total         18960                       # number of overall hits
system.cpu24.icache.ReadReq_misses::cpu24.inst           72                       # number of ReadReq misses
system.cpu24.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu24.icache.demand_misses::cpu24.inst           72                       # number of demand (read+write) misses
system.cpu24.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu24.icache.overall_misses::cpu24.inst           72                       # number of overall misses
system.cpu24.icache.overall_misses::total           72                       # number of overall misses
system.cpu24.icache.ReadReq_miss_latency::cpu24.inst      3163467                       # number of ReadReq miss cycles
system.cpu24.icache.ReadReq_miss_latency::total      3163467                       # number of ReadReq miss cycles
system.cpu24.icache.demand_miss_latency::cpu24.inst      3163467                       # number of demand (read+write) miss cycles
system.cpu24.icache.demand_miss_latency::total      3163467                       # number of demand (read+write) miss cycles
system.cpu24.icache.overall_miss_latency::cpu24.inst      3163467                       # number of overall miss cycles
system.cpu24.icache.overall_miss_latency::total      3163467                       # number of overall miss cycles
system.cpu24.icache.ReadReq_accesses::cpu24.inst        19032                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.ReadReq_accesses::total        19032                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.demand_accesses::cpu24.inst        19032                       # number of demand (read+write) accesses
system.cpu24.icache.demand_accesses::total        19032                       # number of demand (read+write) accesses
system.cpu24.icache.overall_accesses::cpu24.inst        19032                       # number of overall (read+write) accesses
system.cpu24.icache.overall_accesses::total        19032                       # number of overall (read+write) accesses
system.cpu24.icache.ReadReq_miss_rate::cpu24.inst     0.003783                       # miss rate for ReadReq accesses
system.cpu24.icache.ReadReq_miss_rate::total     0.003783                       # miss rate for ReadReq accesses
system.cpu24.icache.demand_miss_rate::cpu24.inst     0.003783                       # miss rate for demand accesses
system.cpu24.icache.demand_miss_rate::total     0.003783                       # miss rate for demand accesses
system.cpu24.icache.overall_miss_rate::cpu24.inst     0.003783                       # miss rate for overall accesses
system.cpu24.icache.overall_miss_rate::total     0.003783                       # miss rate for overall accesses
system.cpu24.icache.ReadReq_avg_miss_latency::cpu24.inst 43937.041667                       # average ReadReq miss latency
system.cpu24.icache.ReadReq_avg_miss_latency::total 43937.041667                       # average ReadReq miss latency
system.cpu24.icache.demand_avg_miss_latency::cpu24.inst 43937.041667                       # average overall miss latency
system.cpu24.icache.demand_avg_miss_latency::total 43937.041667                       # average overall miss latency
system.cpu24.icache.overall_avg_miss_latency::cpu24.inst 43937.041667                       # average overall miss latency
system.cpu24.icache.overall_avg_miss_latency::total 43937.041667                       # average overall miss latency
system.cpu24.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu24.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu24.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu24.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu24.icache.fast_writes                     0                       # number of fast writes performed
system.cpu24.icache.cache_copies                    0                       # number of cache copies performed
system.cpu24.icache.ReadReq_mshr_hits::cpu24.inst           16                       # number of ReadReq MSHR hits
system.cpu24.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu24.icache.demand_mshr_hits::cpu24.inst           16                       # number of demand (read+write) MSHR hits
system.cpu24.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu24.icache.overall_mshr_hits::cpu24.inst           16                       # number of overall MSHR hits
system.cpu24.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu24.icache.ReadReq_mshr_misses::cpu24.inst           56                       # number of ReadReq MSHR misses
system.cpu24.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu24.icache.demand_mshr_misses::cpu24.inst           56                       # number of demand (read+write) MSHR misses
system.cpu24.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu24.icache.overall_mshr_misses::cpu24.inst           56                       # number of overall MSHR misses
system.cpu24.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu24.icache.ReadReq_mshr_miss_latency::cpu24.inst      1929537                       # number of ReadReq MSHR miss cycles
system.cpu24.icache.ReadReq_mshr_miss_latency::total      1929537                       # number of ReadReq MSHR miss cycles
system.cpu24.icache.demand_mshr_miss_latency::cpu24.inst      1929537                       # number of demand (read+write) MSHR miss cycles
system.cpu24.icache.demand_mshr_miss_latency::total      1929537                       # number of demand (read+write) MSHR miss cycles
system.cpu24.icache.overall_mshr_miss_latency::cpu24.inst      1929537                       # number of overall MSHR miss cycles
system.cpu24.icache.overall_mshr_miss_latency::total      1929537                       # number of overall MSHR miss cycles
system.cpu24.icache.ReadReq_mshr_miss_rate::cpu24.inst     0.002942                       # mshr miss rate for ReadReq accesses
system.cpu24.icache.ReadReq_mshr_miss_rate::total     0.002942                       # mshr miss rate for ReadReq accesses
system.cpu24.icache.demand_mshr_miss_rate::cpu24.inst     0.002942                       # mshr miss rate for demand accesses
system.cpu24.icache.demand_mshr_miss_rate::total     0.002942                       # mshr miss rate for demand accesses
system.cpu24.icache.overall_mshr_miss_rate::cpu24.inst     0.002942                       # mshr miss rate for overall accesses
system.cpu24.icache.overall_mshr_miss_rate::total     0.002942                       # mshr miss rate for overall accesses
system.cpu24.icache.ReadReq_avg_mshr_miss_latency::cpu24.inst 34456.017857                       # average ReadReq mshr miss latency
system.cpu24.icache.ReadReq_avg_mshr_miss_latency::total 34456.017857                       # average ReadReq mshr miss latency
system.cpu24.icache.demand_avg_mshr_miss_latency::cpu24.inst 34456.017857                       # average overall mshr miss latency
system.cpu24.icache.demand_avg_mshr_miss_latency::total 34456.017857                       # average overall mshr miss latency
system.cpu24.icache.overall_avg_mshr_miss_latency::cpu24.inst 34456.017857                       # average overall mshr miss latency
system.cpu24.icache.overall_avg_mshr_miss_latency::total 34456.017857                       # average overall mshr miss latency
system.cpu24.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu25.branchPred.lookups                 14614                       # Number of BP lookups
system.cpu25.branchPred.condPredicted           14169                       # Number of conditional branches predicted
system.cpu25.branchPred.condIncorrect             245                       # Number of conditional branches incorrect
system.cpu25.branchPred.BTBLookups              14381                       # Number of BTB lookups
system.cpu25.branchPred.BTBHits                 11768                       # Number of BTB hits
system.cpu25.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu25.branchPred.BTBHitPct           81.830193                       # BTB Hit Percentage
system.cpu25.branchPred.usedRAS                   156                       # Number of times the RAS was used to get a target.
system.cpu25.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu25.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.inst_hits                          0                       # ITB inst hits
system.cpu25.dtb.inst_misses                        0                       # ITB inst misses
system.cpu25.dtb.read_hits                          0                       # DTB read hits
system.cpu25.dtb.read_misses                        0                       # DTB read misses
system.cpu25.dtb.write_hits                         0                       # DTB write hits
system.cpu25.dtb.write_misses                       0                       # DTB write misses
system.cpu25.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu25.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu25.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu25.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu25.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dtb.read_accesses                      0                       # DTB read accesses
system.cpu25.dtb.write_accesses                     0                       # DTB write accesses
system.cpu25.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.dtb.hits                               0                       # DTB hits
system.cpu25.dtb.misses                             0                       # DTB misses
system.cpu25.dtb.accesses                           0                       # DTB accesses
system.cpu25.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.itb.walker.walks                       0                       # Table walker walks requested
system.cpu25.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.inst_hits                          0                       # ITB inst hits
system.cpu25.itb.inst_misses                        0                       # ITB inst misses
system.cpu25.itb.read_hits                          0                       # DTB read hits
system.cpu25.itb.read_misses                        0                       # DTB read misses
system.cpu25.itb.write_hits                         0                       # DTB write hits
system.cpu25.itb.write_misses                       0                       # DTB write misses
system.cpu25.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu25.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu25.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu25.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu25.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.itb.read_accesses                      0                       # DTB read accesses
system.cpu25.itb.write_accesses                     0                       # DTB write accesses
system.cpu25.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.itb.hits                               0                       # DTB hits
system.cpu25.itb.misses                             0                       # DTB misses
system.cpu25.itb.accesses                           0                       # DTB accesses
system.cpu25.numCycles                          85351                       # number of cpu cycles simulated
system.cpu25.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu25.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu25.fetch.icacheStallCycles            19979                       # Number of cycles fetch is stalled on an Icache miss
system.cpu25.fetch.Insts                       160119                       # Number of instructions fetch has processed
system.cpu25.fetch.Branches                     14614                       # Number of branches that fetch encountered
system.cpu25.fetch.predictedBranches            11924                       # Number of branches that fetch has predicted taken
system.cpu25.fetch.Cycles                       62854                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu25.fetch.SquashCycles                   549                       # Number of cycles fetch has spent squashing
system.cpu25.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu25.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu25.fetch.CacheLines                   18935                       # Number of cache lines fetched
system.cpu25.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu25.fetch.rateDist::samples            83115                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::mean            1.948301                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::stdev           3.039657                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::0                  54591     65.68%     65.68% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::1                   2540      3.06%     68.74% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::2                   1621      1.95%     70.69% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::3                   2733      3.29%     73.98% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::4                   2195      2.64%     76.62% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::5                   1658      1.99%     78.61% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::6                   2759      3.32%     81.93% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::7                   5816      7.00%     88.93% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::8                   9202     11.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::total              83115                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.branchRate                0.171222                       # Number of branch fetches per cycle
system.cpu25.fetch.rate                      1.876006                       # Number of inst fetches per cycle
system.cpu25.decode.IdleCycles                   7867                       # Number of cycles decode is idle
system.cpu25.decode.BlockedCycles               55083                       # Number of cycles decode is blocked
system.cpu25.decode.RunCycles                    2734                       # Number of cycles decode is running
system.cpu25.decode.UnblockCycles               17186                       # Number of cycles decode is unblocking
system.cpu25.decode.SquashCycles                  245                       # Number of cycles decode is squashing
system.cpu25.decode.BranchResolved                198                       # Number of times decode resolved a branch
system.cpu25.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu25.decode.DecodedInsts               155643                       # Number of instructions handled by decode
system.cpu25.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu25.rename.SquashCycles                  245                       # Number of cycles rename is squashing
system.cpu25.rename.IdleCycles                  13335                       # Number of cycles rename is idle
system.cpu25.rename.BlockCycles                  8514                       # Number of cycles rename is blocking
system.cpu25.rename.serializeStallCycles         2575                       # count of cycles rename stalled for serializing inst
system.cpu25.rename.RunCycles                   14193                       # Number of cycles rename is running
system.cpu25.rename.UnblockCycles               44253                       # Number of cycles rename is unblocking
system.cpu25.rename.RenamedInsts               154253                       # Number of instructions processed by rename
system.cpu25.rename.ROBFullEvents                   3                       # Number of times rename has blocked due to ROB full
system.cpu25.rename.IQFullEvents                41903                       # Number of times rename has blocked due to IQ full
system.cpu25.rename.LQFullEvents                  523                       # Number of times rename has blocked due to LQ full
system.cpu25.rename.RenamedOperands            212771                       # Number of destination operands rename has renamed
system.cpu25.rename.RenameLookups              758917                       # Number of register rename lookups that rename has made
system.cpu25.rename.int_rename_lookups         249255                       # Number of integer rename lookups
system.cpu25.rename.CommittedMaps              198234                       # Number of HB maps that are committed
system.cpu25.rename.UndoneMaps                  14534                       # Number of HB maps that are undone due to squashing
system.cpu25.rename.serializingInsts               67                       # count of serializing insts renamed
system.cpu25.rename.tempSerializingInsts           68                       # count of temporary serializing insts renamed
system.cpu25.rename.skidInsts                   84435                       # count of insts added to the skid buffer
system.cpu25.memDep0.insertedLoads              38380                       # Number of loads inserted to the mem dependence unit.
system.cpu25.memDep0.insertedStores              1236                       # Number of stores inserted to the mem dependence unit.
system.cpu25.memDep0.conflictingLoads             455                       # Number of conflicting loads.
system.cpu25.memDep0.conflictingStores            105                       # Number of conflicting stores.
system.cpu25.iq.iqInstsAdded                   153290                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu25.iq.iqNonSpecInstsAdded                91                       # Number of non-speculative instructions added to the IQ
system.cpu25.iq.iqInstsIssued                  148640                       # Number of instructions issued
system.cpu25.iq.iqSquashedInstsIssued             855                       # Number of squashed instructions issued
system.cpu25.iq.iqSquashedInstsExamined         10177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu25.iq.iqSquashedOperandsExamined        46942                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu25.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu25.iq.issued_per_cycle::samples        83115                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::mean       1.788366                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::stdev      0.597088                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::0              7882      9.48%      9.48% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::1              1826      2.20%     11.68% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::2             73407     88.32%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::total         83115                       # Number of insts issued each cycle
system.cpu25.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu25.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu25.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu25.iq.FU_type_0::IntAlu               82410     55.44%     55.44% # Type of FU issued
system.cpu25.iq.FU_type_0::IntMult              24580     16.54%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::IntDiv                   0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatAdd                 0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCmp                 0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCvt                 0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMult                0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatDiv                 0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatSqrt                0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAdd                  0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAddAcc               0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAlu                  0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCmp                  0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCvt                  0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMisc                 0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMult                 0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMultAcc              0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShift                0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSqrt                 0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMult            0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.98% # Type of FU issued
system.cpu25.iq.FU_type_0::MemRead              40740     27.41%     99.39% # Type of FU issued
system.cpu25.iq.FU_type_0::MemWrite               910      0.61%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::total               148640                       # Type of FU issued
system.cpu25.iq.rate                         1.741514                       # Inst issue rate
system.cpu25.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu25.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu25.iq.int_inst_queue_reads           381248                       # Number of integer instruction queue reads
system.cpu25.iq.int_inst_queue_writes          163566                       # Number of integer instruction queue writes
system.cpu25.iq.int_inst_queue_wakeup_accesses       143811                       # Number of integer instruction queue wakeup accesses
system.cpu25.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu25.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu25.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu25.iq.int_alu_accesses               148640                       # Number of integer alu accesses
system.cpu25.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu25.iew.lsq.thread0.forwLoads              4                       # Number of loads that had data forwarded from stores
system.cpu25.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu25.iew.lsq.thread0.squashedLoads         2499                       # Number of loads squashed
system.cpu25.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu25.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu25.iew.lsq.thread0.squashedStores          373                       # Number of stores squashed
system.cpu25.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu25.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu25.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu25.iew.lsq.thread0.cacheBlocked         4404                       # Number of times an access to memory failed due to the cache being blocked
system.cpu25.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu25.iew.iewSquashCycles                  245                       # Number of cycles IEW is squashing
system.cpu25.iew.iewBlockCycles                  2949                       # Number of cycles IEW is blocking
system.cpu25.iew.iewUnblockCycles                 312                       # Number of cycles IEW is unblocking
system.cpu25.iew.iewDispatchedInsts            153384                       # Number of instructions dispatched to IQ
system.cpu25.iew.iewDispSquashedInsts               3                       # Number of squashed instructions skipped by dispatch
system.cpu25.iew.iewDispLoadInsts               38380                       # Number of dispatched load instructions
system.cpu25.iew.iewDispStoreInsts               1236                       # Number of dispatched store instructions
system.cpu25.iew.iewDispNonSpecInsts               55                       # Number of dispatched non-speculative instructions
system.cpu25.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu25.iew.iewLSQFullEvents                 115                       # Number of times the LSQ has become full, causing a stall
system.cpu25.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu25.iew.predictedTakenIncorrect          154                       # Number of branches that were predicted taken incorrectly
system.cpu25.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu25.iew.branchMispredicts                220                       # Number of branch mispredicts detected at execute
system.cpu25.iew.iewExecutedInsts              148452                       # Number of executed instructions
system.cpu25.iew.iewExecLoadInsts               40577                       # Number of load instructions executed
system.cpu25.iew.iewExecSquashedInsts             186                       # Number of squashed instructions skipped in execute
system.cpu25.iew.exec_swp                           0                       # number of swp insts executed
system.cpu25.iew.exec_nop                           3                       # number of nop insts executed
system.cpu25.iew.exec_refs                      41477                       # number of memory reference insts executed
system.cpu25.iew.exec_branches                  12786                       # Number of branches executed
system.cpu25.iew.exec_stores                      900                       # Number of stores executed
system.cpu25.iew.exec_rate                   1.739312                       # Inst execution rate
system.cpu25.iew.wb_sent                       143846                       # cumulative count of insts sent to commit
system.cpu25.iew.wb_count                      143811                       # cumulative count of insts written-back
system.cpu25.iew.wb_producers                  128470                       # num instructions producing a value
system.cpu25.iew.wb_consumers                  216473                       # num instructions consuming a value
system.cpu25.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu25.iew.wb_rate                     1.684936                       # insts written-back per cycle
system.cpu25.iew.wb_fanout                   0.593469                       # average fanout of values written-back
system.cpu25.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu25.commit.commitSquashedInsts         10113                       # The number of squashed insts skipped by commit
system.cpu25.commit.commitNonSpecStalls            78                       # The number of times commit has been forced to stall to communicate backwards
system.cpu25.commit.branchMispredicts             216                       # The number of times a branch was mispredicted
system.cpu25.commit.committed_per_cycle::samples        81696                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::mean     1.752889                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::stdev     2.338760                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::0        28096     34.39%     34.39% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::1        24686     30.22%     64.61% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::2        12994     15.91%     80.51% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::3         5388      6.60%     87.11% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::4          472      0.58%     87.69% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::5         1865      2.28%     89.97% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::6           85      0.10%     90.07% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::7          237      0.29%     90.36% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::8         7873      9.64%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::total        81696                       # Number of insts commited each cycle
system.cpu25.commit.committedInsts             142392                       # Number of instructions committed
system.cpu25.commit.committedOps               143204                       # Number of ops (including micro ops) committed
system.cpu25.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu25.commit.refs                        36744                       # Number of memory references committed
system.cpu25.commit.loads                       35881                       # Number of loads committed
system.cpu25.commit.membars                        29                       # Number of memory barriers committed
system.cpu25.commit.branches                    12722                       # Number of branches committed
system.cpu25.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu25.commit.int_insts                  130603                       # Number of committed integer instructions.
system.cpu25.commit.function_calls                 75                       # Number of function calls committed.
system.cpu25.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IntAlu          81881     57.18%     57.18% # Class of committed instruction
system.cpu25.commit.op_class_0::IntMult         24579     17.16%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::IntDiv              0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatAdd            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCmp            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCvt            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMult            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatDiv            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAdd             0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAddAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAlu             0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCmp             0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCvt             0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMult            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMultAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShift            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShiftAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSqrt            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAdd            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAlu            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCmp            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCvt            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatDiv            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMult            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.cpu25.commit.op_class_0::MemRead         35881     25.06%     99.40% # Class of committed instruction
system.cpu25.commit.op_class_0::MemWrite          863      0.60%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::total          143204                       # Class of committed instruction
system.cpu25.commit.bw_lim_events                7873                       # number cycles where commit BW limit reached
system.cpu25.rob.rob_reads                     226867                       # The number of ROB reads
system.cpu25.rob.rob_writes                    308124                       # The number of ROB writes
system.cpu25.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu25.idleCycles                          2236                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu25.quiesceCycles                     251609                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu25.committedInsts                    142392                       # Number of Instructions Simulated
system.cpu25.committedOps                      143204                       # Number of Ops (including micro ops) Simulated
system.cpu25.cpi                             0.599409                       # CPI: Cycles Per Instruction
system.cpu25.cpi_total                       0.599409                       # CPI: Total CPI of All Threads
system.cpu25.ipc                             1.668311                       # IPC: Instructions Per Cycle
system.cpu25.ipc_total                       1.668311                       # IPC: Total IPC of All Threads
system.cpu25.int_regfile_reads                 238339                       # number of integer regfile reads
system.cpu25.int_regfile_writes                124057                       # number of integer regfile writes
system.cpu25.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu25.cc_regfile_reads                  553338                       # number of cc regfile reads
system.cpu25.cc_regfile_writes                  74973                       # number of cc regfile writes
system.cpu25.misc_regfile_reads                 44416                       # number of misc regfile reads
system.cpu25.misc_regfile_writes                  120                       # number of misc regfile writes
system.cpu25.dcache.tags.replacements             347                       # number of replacements
system.cpu25.dcache.tags.tagsinuse         105.424564                       # Cycle average of tags in use
system.cpu25.dcache.tags.total_refs             35042                       # Total number of references to valid blocks.
system.cpu25.dcache.tags.sampled_refs             900                       # Sample count of references to valid blocks.
system.cpu25.dcache.tags.avg_refs           38.935556                       # Average number of references to valid blocks.
system.cpu25.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu25.dcache.tags.occ_blocks::cpu25.data   105.424564                       # Average occupied blocks per requestor
system.cpu25.dcache.tags.occ_percent::cpu25.data     0.102954                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_percent::total     0.102954                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_task_id_blocks::1024          553                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.cpu25.dcache.tags.occ_task_id_percent::1024     0.540039                       # Percentage of cache occupancy per task id
system.cpu25.dcache.tags.tag_accesses           74962                       # Number of tag accesses
system.cpu25.dcache.tags.data_accesses          74962                       # Number of data accesses
system.cpu25.dcache.ReadReq_hits::cpu25.data        34479                       # number of ReadReq hits
system.cpu25.dcache.ReadReq_hits::total         34479                       # number of ReadReq hits
system.cpu25.dcache.WriteReq_hits::cpu25.data          556                       # number of WriteReq hits
system.cpu25.dcache.WriteReq_hits::total          556                       # number of WriteReq hits
system.cpu25.dcache.SoftPFReq_hits::cpu25.data            2                       # number of SoftPFReq hits
system.cpu25.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu25.dcache.demand_hits::cpu25.data        35035                       # number of demand (read+write) hits
system.cpu25.dcache.demand_hits::total          35035                       # number of demand (read+write) hits
system.cpu25.dcache.overall_hits::cpu25.data        35037                       # number of overall hits
system.cpu25.dcache.overall_hits::total         35037                       # number of overall hits
system.cpu25.dcache.ReadReq_misses::cpu25.data         1652                       # number of ReadReq misses
system.cpu25.dcache.ReadReq_misses::total         1652                       # number of ReadReq misses
system.cpu25.dcache.WriteReq_misses::cpu25.data          276                       # number of WriteReq misses
system.cpu25.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu25.dcache.SoftPFReq_misses::cpu25.data            1                       # number of SoftPFReq misses
system.cpu25.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu25.dcache.LoadLockedReq_misses::cpu25.data           29                       # number of LoadLockedReq misses
system.cpu25.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu25.dcache.StoreCondReq_misses::cpu25.data           13                       # number of StoreCondReq misses
system.cpu25.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu25.dcache.demand_misses::cpu25.data         1928                       # number of demand (read+write) misses
system.cpu25.dcache.demand_misses::total         1928                       # number of demand (read+write) misses
system.cpu25.dcache.overall_misses::cpu25.data         1929                       # number of overall misses
system.cpu25.dcache.overall_misses::total         1929                       # number of overall misses
system.cpu25.dcache.ReadReq_miss_latency::cpu25.data     39076988                       # number of ReadReq miss cycles
system.cpu25.dcache.ReadReq_miss_latency::total     39076988                       # number of ReadReq miss cycles
system.cpu25.dcache.WriteReq_miss_latency::cpu25.data      7293248                       # number of WriteReq miss cycles
system.cpu25.dcache.WriteReq_miss_latency::total      7293248                       # number of WriteReq miss cycles
system.cpu25.dcache.LoadLockedReq_miss_latency::cpu25.data       293408                       # number of LoadLockedReq miss cycles
system.cpu25.dcache.LoadLockedReq_miss_latency::total       293408                       # number of LoadLockedReq miss cycles
system.cpu25.dcache.StoreCondReq_miss_latency::cpu25.data        12500                       # number of StoreCondReq miss cycles
system.cpu25.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu25.dcache.StoreCondFailReq_miss_latency::cpu25.data       139500                       # number of StoreCondFailReq miss cycles
system.cpu25.dcache.StoreCondFailReq_miss_latency::total       139500                       # number of StoreCondFailReq miss cycles
system.cpu25.dcache.demand_miss_latency::cpu25.data     46370236                       # number of demand (read+write) miss cycles
system.cpu25.dcache.demand_miss_latency::total     46370236                       # number of demand (read+write) miss cycles
system.cpu25.dcache.overall_miss_latency::cpu25.data     46370236                       # number of overall miss cycles
system.cpu25.dcache.overall_miss_latency::total     46370236                       # number of overall miss cycles
system.cpu25.dcache.ReadReq_accesses::cpu25.data        36131                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.ReadReq_accesses::total        36131                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_accesses::cpu25.data          832                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_accesses::total          832                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_accesses::cpu25.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_accesses::cpu25.data           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_accesses::total           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_accesses::cpu25.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.demand_accesses::cpu25.data        36963                       # number of demand (read+write) accesses
system.cpu25.dcache.demand_accesses::total        36963                       # number of demand (read+write) accesses
system.cpu25.dcache.overall_accesses::cpu25.data        36966                       # number of overall (read+write) accesses
system.cpu25.dcache.overall_accesses::total        36966                       # number of overall (read+write) accesses
system.cpu25.dcache.ReadReq_miss_rate::cpu25.data     0.045723                       # miss rate for ReadReq accesses
system.cpu25.dcache.ReadReq_miss_rate::total     0.045723                       # miss rate for ReadReq accesses
system.cpu25.dcache.WriteReq_miss_rate::cpu25.data     0.331731                       # miss rate for WriteReq accesses
system.cpu25.dcache.WriteReq_miss_rate::total     0.331731                       # miss rate for WriteReq accesses
system.cpu25.dcache.SoftPFReq_miss_rate::cpu25.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.LoadLockedReq_miss_rate::cpu25.data            1                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.StoreCondReq_miss_rate::cpu25.data            1                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.demand_miss_rate::cpu25.data     0.052160                       # miss rate for demand accesses
system.cpu25.dcache.demand_miss_rate::total     0.052160                       # miss rate for demand accesses
system.cpu25.dcache.overall_miss_rate::cpu25.data     0.052183                       # miss rate for overall accesses
system.cpu25.dcache.overall_miss_rate::total     0.052183                       # miss rate for overall accesses
system.cpu25.dcache.ReadReq_avg_miss_latency::cpu25.data 23654.351090                       # average ReadReq miss latency
system.cpu25.dcache.ReadReq_avg_miss_latency::total 23654.351090                       # average ReadReq miss latency
system.cpu25.dcache.WriteReq_avg_miss_latency::cpu25.data 26424.811594                       # average WriteReq miss latency
system.cpu25.dcache.WriteReq_avg_miss_latency::total 26424.811594                       # average WriteReq miss latency
system.cpu25.dcache.LoadLockedReq_avg_miss_latency::cpu25.data 10117.517241                       # average LoadLockedReq miss latency
system.cpu25.dcache.LoadLockedReq_avg_miss_latency::total 10117.517241                       # average LoadLockedReq miss latency
system.cpu25.dcache.StoreCondReq_avg_miss_latency::cpu25.data   961.538462                       # average StoreCondReq miss latency
system.cpu25.dcache.StoreCondReq_avg_miss_latency::total   961.538462                       # average StoreCondReq miss latency
system.cpu25.dcache.StoreCondFailReq_avg_miss_latency::cpu25.data          inf                       # average StoreCondFailReq miss latency
system.cpu25.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu25.dcache.demand_avg_miss_latency::cpu25.data 24050.952282                       # average overall miss latency
system.cpu25.dcache.demand_avg_miss_latency::total 24050.952282                       # average overall miss latency
system.cpu25.dcache.overall_avg_miss_latency::cpu25.data 24038.484189                       # average overall miss latency
system.cpu25.dcache.overall_avg_miss_latency::total 24038.484189                       # average overall miss latency
system.cpu25.dcache.blocked_cycles::no_mshrs         6817                       # number of cycles access was blocked
system.cpu25.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_mshrs             320                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_mshrs    21.303125                       # average number of cycles each access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu25.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu25.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu25.dcache.writebacks::writebacks          126                       # number of writebacks
system.cpu25.dcache.writebacks::total             126                       # number of writebacks
system.cpu25.dcache.ReadReq_mshr_hits::cpu25.data          879                       # number of ReadReq MSHR hits
system.cpu25.dcache.ReadReq_mshr_hits::total          879                       # number of ReadReq MSHR hits
system.cpu25.dcache.WriteReq_mshr_hits::cpu25.data          142                       # number of WriteReq MSHR hits
system.cpu25.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu25.dcache.demand_mshr_hits::cpu25.data         1021                       # number of demand (read+write) MSHR hits
system.cpu25.dcache.demand_mshr_hits::total         1021                       # number of demand (read+write) MSHR hits
system.cpu25.dcache.overall_mshr_hits::cpu25.data         1021                       # number of overall MSHR hits
system.cpu25.dcache.overall_mshr_hits::total         1021                       # number of overall MSHR hits
system.cpu25.dcache.ReadReq_mshr_misses::cpu25.data          773                       # number of ReadReq MSHR misses
system.cpu25.dcache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu25.dcache.WriteReq_mshr_misses::cpu25.data          134                       # number of WriteReq MSHR misses
system.cpu25.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu25.dcache.SoftPFReq_mshr_misses::cpu25.data            1                       # number of SoftPFReq MSHR misses
system.cpu25.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu25.dcache.LoadLockedReq_mshr_misses::cpu25.data           29                       # number of LoadLockedReq MSHR misses
system.cpu25.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu25.dcache.StoreCondReq_mshr_misses::cpu25.data           13                       # number of StoreCondReq MSHR misses
system.cpu25.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu25.dcache.demand_mshr_misses::cpu25.data          907                       # number of demand (read+write) MSHR misses
system.cpu25.dcache.demand_mshr_misses::total          907                       # number of demand (read+write) MSHR misses
system.cpu25.dcache.overall_mshr_misses::cpu25.data          908                       # number of overall MSHR misses
system.cpu25.dcache.overall_mshr_misses::total          908                       # number of overall MSHR misses
system.cpu25.dcache.ReadReq_mshr_miss_latency::cpu25.data     18350506                       # number of ReadReq MSHR miss cycles
system.cpu25.dcache.ReadReq_mshr_miss_latency::total     18350506                       # number of ReadReq MSHR miss cycles
system.cpu25.dcache.WriteReq_mshr_miss_latency::cpu25.data      2720751                       # number of WriteReq MSHR miss cycles
system.cpu25.dcache.WriteReq_mshr_miss_latency::total      2720751                       # number of WriteReq MSHR miss cycles
system.cpu25.dcache.SoftPFReq_mshr_miss_latency::cpu25.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu25.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu25.dcache.LoadLockedReq_mshr_miss_latency::cpu25.data       236092                       # number of LoadLockedReq MSHR miss cycles
system.cpu25.dcache.LoadLockedReq_mshr_miss_latency::total       236092                       # number of LoadLockedReq MSHR miss cycles
system.cpu25.dcache.StoreCondReq_mshr_miss_latency::cpu25.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu25.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu25.dcache.StoreCondFailReq_mshr_miss_latency::cpu25.data       124500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu25.dcache.StoreCondFailReq_mshr_miss_latency::total       124500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu25.dcache.demand_mshr_miss_latency::cpu25.data     21071257                       # number of demand (read+write) MSHR miss cycles
system.cpu25.dcache.demand_mshr_miss_latency::total     21071257                       # number of demand (read+write) MSHR miss cycles
system.cpu25.dcache.overall_mshr_miss_latency::cpu25.data     21073757                       # number of overall MSHR miss cycles
system.cpu25.dcache.overall_mshr_miss_latency::total     21073757                       # number of overall MSHR miss cycles
system.cpu25.dcache.ReadReq_mshr_miss_rate::cpu25.data     0.021394                       # mshr miss rate for ReadReq accesses
system.cpu25.dcache.ReadReq_mshr_miss_rate::total     0.021394                       # mshr miss rate for ReadReq accesses
system.cpu25.dcache.WriteReq_mshr_miss_rate::cpu25.data     0.161058                       # mshr miss rate for WriteReq accesses
system.cpu25.dcache.WriteReq_mshr_miss_rate::total     0.161058                       # mshr miss rate for WriteReq accesses
system.cpu25.dcache.SoftPFReq_mshr_miss_rate::cpu25.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu25.dcache.LoadLockedReq_mshr_miss_rate::cpu25.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu25.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu25.dcache.StoreCondReq_mshr_miss_rate::cpu25.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu25.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu25.dcache.demand_mshr_miss_rate::cpu25.data     0.024538                       # mshr miss rate for demand accesses
system.cpu25.dcache.demand_mshr_miss_rate::total     0.024538                       # mshr miss rate for demand accesses
system.cpu25.dcache.overall_mshr_miss_rate::cpu25.data     0.024563                       # mshr miss rate for overall accesses
system.cpu25.dcache.overall_mshr_miss_rate::total     0.024563                       # mshr miss rate for overall accesses
system.cpu25.dcache.ReadReq_avg_mshr_miss_latency::cpu25.data 23739.335058                       # average ReadReq mshr miss latency
system.cpu25.dcache.ReadReq_avg_mshr_miss_latency::total 23739.335058                       # average ReadReq mshr miss latency
system.cpu25.dcache.WriteReq_avg_mshr_miss_latency::cpu25.data 20304.111940                       # average WriteReq mshr miss latency
system.cpu25.dcache.WriteReq_avg_mshr_miss_latency::total 20304.111940                       # average WriteReq mshr miss latency
system.cpu25.dcache.SoftPFReq_avg_mshr_miss_latency::cpu25.data         2500                       # average SoftPFReq mshr miss latency
system.cpu25.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu25.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu25.data  8141.103448                       # average LoadLockedReq mshr miss latency
system.cpu25.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8141.103448                       # average LoadLockedReq mshr miss latency
system.cpu25.dcache.StoreCondReq_avg_mshr_miss_latency::cpu25.data   615.384615                       # average StoreCondReq mshr miss latency
system.cpu25.dcache.StoreCondReq_avg_mshr_miss_latency::total   615.384615                       # average StoreCondReq mshr miss latency
system.cpu25.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu25.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu25.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu25.dcache.demand_avg_mshr_miss_latency::cpu25.data 23231.815877                       # average overall mshr miss latency
system.cpu25.dcache.demand_avg_mshr_miss_latency::total 23231.815877                       # average overall mshr miss latency
system.cpu25.dcache.overall_avg_mshr_miss_latency::cpu25.data 23208.983480                       # average overall mshr miss latency
system.cpu25.dcache.overall_avg_mshr_miss_latency::total 23208.983480                       # average overall mshr miss latency
system.cpu25.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu25.icache.tags.replacements               0                       # number of replacements
system.cpu25.icache.tags.tagsinuse          12.689523                       # Cycle average of tags in use
system.cpu25.icache.tags.total_refs             18862                       # Total number of references to valid blocks.
system.cpu25.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu25.icache.tags.avg_refs          342.945455                       # Average number of references to valid blocks.
system.cpu25.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu25.icache.tags.occ_blocks::cpu25.inst    12.689523                       # Average occupied blocks per requestor
system.cpu25.icache.tags.occ_percent::cpu25.inst     0.024784                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_percent::total     0.024784                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu25.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu25.icache.tags.tag_accesses           37925                       # Number of tag accesses
system.cpu25.icache.tags.data_accesses          37925                       # Number of data accesses
system.cpu25.icache.ReadReq_hits::cpu25.inst        18862                       # number of ReadReq hits
system.cpu25.icache.ReadReq_hits::total         18862                       # number of ReadReq hits
system.cpu25.icache.demand_hits::cpu25.inst        18862                       # number of demand (read+write) hits
system.cpu25.icache.demand_hits::total          18862                       # number of demand (read+write) hits
system.cpu25.icache.overall_hits::cpu25.inst        18862                       # number of overall hits
system.cpu25.icache.overall_hits::total         18862                       # number of overall hits
system.cpu25.icache.ReadReq_misses::cpu25.inst           73                       # number of ReadReq misses
system.cpu25.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu25.icache.demand_misses::cpu25.inst           73                       # number of demand (read+write) misses
system.cpu25.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu25.icache.overall_misses::cpu25.inst           73                       # number of overall misses
system.cpu25.icache.overall_misses::total           73                       # number of overall misses
system.cpu25.icache.ReadReq_miss_latency::cpu25.inst      2792679                       # number of ReadReq miss cycles
system.cpu25.icache.ReadReq_miss_latency::total      2792679                       # number of ReadReq miss cycles
system.cpu25.icache.demand_miss_latency::cpu25.inst      2792679                       # number of demand (read+write) miss cycles
system.cpu25.icache.demand_miss_latency::total      2792679                       # number of demand (read+write) miss cycles
system.cpu25.icache.overall_miss_latency::cpu25.inst      2792679                       # number of overall miss cycles
system.cpu25.icache.overall_miss_latency::total      2792679                       # number of overall miss cycles
system.cpu25.icache.ReadReq_accesses::cpu25.inst        18935                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.ReadReq_accesses::total        18935                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.demand_accesses::cpu25.inst        18935                       # number of demand (read+write) accesses
system.cpu25.icache.demand_accesses::total        18935                       # number of demand (read+write) accesses
system.cpu25.icache.overall_accesses::cpu25.inst        18935                       # number of overall (read+write) accesses
system.cpu25.icache.overall_accesses::total        18935                       # number of overall (read+write) accesses
system.cpu25.icache.ReadReq_miss_rate::cpu25.inst     0.003855                       # miss rate for ReadReq accesses
system.cpu25.icache.ReadReq_miss_rate::total     0.003855                       # miss rate for ReadReq accesses
system.cpu25.icache.demand_miss_rate::cpu25.inst     0.003855                       # miss rate for demand accesses
system.cpu25.icache.demand_miss_rate::total     0.003855                       # miss rate for demand accesses
system.cpu25.icache.overall_miss_rate::cpu25.inst     0.003855                       # miss rate for overall accesses
system.cpu25.icache.overall_miss_rate::total     0.003855                       # miss rate for overall accesses
system.cpu25.icache.ReadReq_avg_miss_latency::cpu25.inst 38255.876712                       # average ReadReq miss latency
system.cpu25.icache.ReadReq_avg_miss_latency::total 38255.876712                       # average ReadReq miss latency
system.cpu25.icache.demand_avg_miss_latency::cpu25.inst 38255.876712                       # average overall miss latency
system.cpu25.icache.demand_avg_miss_latency::total 38255.876712                       # average overall miss latency
system.cpu25.icache.overall_avg_miss_latency::cpu25.inst 38255.876712                       # average overall miss latency
system.cpu25.icache.overall_avg_miss_latency::total 38255.876712                       # average overall miss latency
system.cpu25.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu25.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu25.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu25.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu25.icache.fast_writes                     0                       # number of fast writes performed
system.cpu25.icache.cache_copies                    0                       # number of cache copies performed
system.cpu25.icache.ReadReq_mshr_hits::cpu25.inst           18                       # number of ReadReq MSHR hits
system.cpu25.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu25.icache.demand_mshr_hits::cpu25.inst           18                       # number of demand (read+write) MSHR hits
system.cpu25.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu25.icache.overall_mshr_hits::cpu25.inst           18                       # number of overall MSHR hits
system.cpu25.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu25.icache.ReadReq_mshr_misses::cpu25.inst           55                       # number of ReadReq MSHR misses
system.cpu25.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu25.icache.demand_mshr_misses::cpu25.inst           55                       # number of demand (read+write) MSHR misses
system.cpu25.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu25.icache.overall_mshr_misses::cpu25.inst           55                       # number of overall MSHR misses
system.cpu25.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu25.icache.ReadReq_mshr_miss_latency::cpu25.inst      1945283                       # number of ReadReq MSHR miss cycles
system.cpu25.icache.ReadReq_mshr_miss_latency::total      1945283                       # number of ReadReq MSHR miss cycles
system.cpu25.icache.demand_mshr_miss_latency::cpu25.inst      1945283                       # number of demand (read+write) MSHR miss cycles
system.cpu25.icache.demand_mshr_miss_latency::total      1945283                       # number of demand (read+write) MSHR miss cycles
system.cpu25.icache.overall_mshr_miss_latency::cpu25.inst      1945283                       # number of overall MSHR miss cycles
system.cpu25.icache.overall_mshr_miss_latency::total      1945283                       # number of overall MSHR miss cycles
system.cpu25.icache.ReadReq_mshr_miss_rate::cpu25.inst     0.002905                       # mshr miss rate for ReadReq accesses
system.cpu25.icache.ReadReq_mshr_miss_rate::total     0.002905                       # mshr miss rate for ReadReq accesses
system.cpu25.icache.demand_mshr_miss_rate::cpu25.inst     0.002905                       # mshr miss rate for demand accesses
system.cpu25.icache.demand_mshr_miss_rate::total     0.002905                       # mshr miss rate for demand accesses
system.cpu25.icache.overall_mshr_miss_rate::cpu25.inst     0.002905                       # mshr miss rate for overall accesses
system.cpu25.icache.overall_mshr_miss_rate::total     0.002905                       # mshr miss rate for overall accesses
system.cpu25.icache.ReadReq_avg_mshr_miss_latency::cpu25.inst 35368.781818                       # average ReadReq mshr miss latency
system.cpu25.icache.ReadReq_avg_mshr_miss_latency::total 35368.781818                       # average ReadReq mshr miss latency
system.cpu25.icache.demand_avg_mshr_miss_latency::cpu25.inst 35368.781818                       # average overall mshr miss latency
system.cpu25.icache.demand_avg_mshr_miss_latency::total 35368.781818                       # average overall mshr miss latency
system.cpu25.icache.overall_avg_mshr_miss_latency::cpu25.inst 35368.781818                       # average overall mshr miss latency
system.cpu25.icache.overall_avg_mshr_miss_latency::total 35368.781818                       # average overall mshr miss latency
system.cpu25.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu26.branchPred.lookups                 13549                       # Number of BP lookups
system.cpu26.branchPred.condPredicted           13093                       # Number of conditional branches predicted
system.cpu26.branchPred.condIncorrect             247                       # Number of conditional branches incorrect
system.cpu26.branchPred.BTBLookups              11977                       # Number of BTB lookups
system.cpu26.branchPred.BTBHits                 11215                       # Number of BTB hits
system.cpu26.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu26.branchPred.BTBHitPct           93.637806                       # BTB Hit Percentage
system.cpu26.branchPred.usedRAS                   146                       # Number of times the RAS was used to get a target.
system.cpu26.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu26.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.inst_hits                          0                       # ITB inst hits
system.cpu26.dtb.inst_misses                        0                       # ITB inst misses
system.cpu26.dtb.read_hits                          0                       # DTB read hits
system.cpu26.dtb.read_misses                        0                       # DTB read misses
system.cpu26.dtb.write_hits                         0                       # DTB write hits
system.cpu26.dtb.write_misses                       0                       # DTB write misses
system.cpu26.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu26.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu26.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu26.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu26.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dtb.read_accesses                      0                       # DTB read accesses
system.cpu26.dtb.write_accesses                     0                       # DTB write accesses
system.cpu26.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.dtb.hits                               0                       # DTB hits
system.cpu26.dtb.misses                             0                       # DTB misses
system.cpu26.dtb.accesses                           0                       # DTB accesses
system.cpu26.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.itb.walker.walks                       0                       # Table walker walks requested
system.cpu26.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.inst_hits                          0                       # ITB inst hits
system.cpu26.itb.inst_misses                        0                       # ITB inst misses
system.cpu26.itb.read_hits                          0                       # DTB read hits
system.cpu26.itb.read_misses                        0                       # DTB read misses
system.cpu26.itb.write_hits                         0                       # DTB write hits
system.cpu26.itb.write_misses                       0                       # DTB write misses
system.cpu26.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu26.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu26.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu26.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu26.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.itb.read_accesses                      0                       # DTB read accesses
system.cpu26.itb.write_accesses                     0                       # DTB write accesses
system.cpu26.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.itb.hits                               0                       # DTB hits
system.cpu26.itb.misses                             0                       # DTB misses
system.cpu26.itb.accesses                           0                       # DTB accesses
system.cpu26.numCycles                          84807                       # number of cpu cycles simulated
system.cpu26.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu26.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu26.fetch.icacheStallCycles            19945                       # Number of cycles fetch is stalled on an Icache miss
system.cpu26.fetch.Insts                       155966                       # Number of instructions fetch has processed
system.cpu26.fetch.Branches                     13549                       # Number of branches that fetch encountered
system.cpu26.fetch.predictedBranches            11361                       # Number of branches that fetch has predicted taken
system.cpu26.fetch.Cycles                       62516                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu26.fetch.SquashCycles                   545                       # Number of cycles fetch has spent squashing
system.cpu26.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu26.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu26.fetch.CacheLines                   19000                       # Number of cache lines fetched
system.cpu26.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu26.fetch.rateDist::samples            82741                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::mean            1.906552                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::stdev           2.988236                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::0                  54212     65.52%     65.52% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::1                   2796      3.38%     68.90% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::2                   1856      2.24%     71.14% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::3                   2748      3.32%     74.46% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::4                   2210      2.67%     77.13% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::5                   1896      2.29%     79.43% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::6                   2498      3.02%     82.45% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::7                   6510      7.87%     90.31% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::8                   8015      9.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::total              82741                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.branchRate                0.159763                       # Number of branch fetches per cycle
system.cpu26.fetch.rate                      1.839070                       # Number of inst fetches per cycle
system.cpu26.decode.IdleCycles                   7629                       # Number of cycles decode is idle
system.cpu26.decode.BlockedCycles               55531                       # Number of cycles decode is blocked
system.cpu26.decode.RunCycles                    2885                       # Number of cycles decode is running
system.cpu26.decode.UnblockCycles               16453                       # Number of cycles decode is unblocking
system.cpu26.decode.SquashCycles                  243                       # Number of cycles decode is squashing
system.cpu26.decode.BranchResolved                205                       # Number of times decode resolved a branch
system.cpu26.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu26.decode.DecodedInsts               151448                       # Number of instructions handled by decode
system.cpu26.decode.SquashedInsts                 110                       # Number of squashed instructions handled by decode
system.cpu26.rename.SquashCycles                  243                       # Number of cycles rename is squashing
system.cpu26.rename.IdleCycles                  12722                       # Number of cycles rename is idle
system.cpu26.rename.BlockCycles                 10939                       # Number of cycles rename is blocking
system.cpu26.rename.serializeStallCycles         1464                       # count of cycles rename stalled for serializing inst
system.cpu26.rename.RunCycles                   14004                       # Number of cycles rename is running
system.cpu26.rename.UnblockCycles               43369                       # Number of cycles rename is unblocking
system.cpu26.rename.RenamedInsts               150091                       # Number of instructions processed by rename
system.cpu26.rename.ROBFullEvents                  12                       # Number of times rename has blocked due to ROB full
system.cpu26.rename.IQFullEvents                40995                       # Number of times rename has blocked due to IQ full
system.cpu26.rename.LQFullEvents                  610                       # Number of times rename has blocked due to LQ full
system.cpu26.rename.RenamedOperands            204942                       # Number of destination operands rename has renamed
system.cpu26.rename.RenameLookups              738720                       # Number of register rename lookups that rename has made
system.cpu26.rename.int_rename_lookups         243624                       # Number of integer rename lookups
system.cpu26.rename.CommittedMaps              190384                       # Number of HB maps that are committed
system.cpu26.rename.UndoneMaps                  14554                       # Number of HB maps that are undone due to squashing
system.cpu26.rename.serializingInsts               46                       # count of serializing insts renamed
system.cpu26.rename.tempSerializingInsts           45                       # count of temporary serializing insts renamed
system.cpu26.rename.skidInsts                   80616                       # count of insts added to the skid buffer
system.cpu26.memDep0.insertedLoads              37830                       # Number of loads inserted to the mem dependence unit.
system.cpu26.memDep0.insertedStores              1220                       # Number of stores inserted to the mem dependence unit.
system.cpu26.memDep0.conflictingLoads             431                       # Number of conflicting loads.
system.cpu26.memDep0.conflictingStores             73                       # Number of conflicting stores.
system.cpu26.iq.iqInstsAdded                   149015                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu26.iq.iqNonSpecInstsAdded                61                       # Number of non-speculative instructions added to the IQ
system.cpu26.iq.iqInstsIssued                  146846                       # Number of instructions issued
system.cpu26.iq.iqSquashedInstsIssued             888                       # Number of squashed instructions issued
system.cpu26.iq.iqSquashedInstsExamined         10280                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu26.iq.iqSquashedOperandsExamined        46809                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu26.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu26.iq.issued_per_cycle::samples        82741                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::mean       1.774767                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::stdev      0.614038                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::0              8379     10.13%     10.13% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::1              1878      2.27%     12.40% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::2             72484     87.60%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::total         82741                       # Number of insts issued each cycle
system.cpu26.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu26.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu26.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu26.iq.FU_type_0::IntAlu               78797     53.66%     53.66% # Type of FU issued
system.cpu26.iq.FU_type_0::IntMult              24580     16.74%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::IntDiv                   0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatAdd                 0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCmp                 0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCvt                 0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMult                0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatDiv                 0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatSqrt                0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAdd                  0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAddAcc               0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAlu                  0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCmp                  0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCvt                  0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMisc                 0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMult                 0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMultAcc              0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShift                0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSqrt                 0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMult            0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.40% # Type of FU issued
system.cpu26.iq.FU_type_0::MemRead              42655     29.05%     99.45% # Type of FU issued
system.cpu26.iq.FU_type_0::MemWrite               814      0.55%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::total               146846                       # Type of FU issued
system.cpu26.iq.rate                         1.731532                       # Inst issue rate
system.cpu26.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu26.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu26.iq.int_inst_queue_reads           377319                       # Number of integer instruction queue reads
system.cpu26.iq.int_inst_queue_writes          159368                       # Number of integer instruction queue writes
system.cpu26.iq.int_inst_queue_wakeup_accesses       139524                       # Number of integer instruction queue wakeup accesses
system.cpu26.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu26.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu26.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu26.iq.int_alu_accesses               146846                       # Number of integer alu accesses
system.cpu26.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu26.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu26.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu26.iew.lsq.thread0.squashedLoads         2554                       # Number of loads squashed
system.cpu26.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu26.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu26.iew.lsq.thread0.squashedStores          462                       # Number of stores squashed
system.cpu26.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu26.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu26.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu26.iew.lsq.thread0.cacheBlocked         6903                       # Number of times an access to memory failed due to the cache being blocked
system.cpu26.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu26.iew.iewSquashCycles                  243                       # Number of cycles IEW is squashing
system.cpu26.iew.iewBlockCycles                  3173                       # Number of cycles IEW is blocking
system.cpu26.iew.iewUnblockCycles                1455                       # Number of cycles IEW is unblocking
system.cpu26.iew.iewDispatchedInsts            149079                       # Number of instructions dispatched to IQ
system.cpu26.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu26.iew.iewDispLoadInsts               37830                       # Number of dispatched load instructions
system.cpu26.iew.iewDispStoreInsts               1220                       # Number of dispatched store instructions
system.cpu26.iew.iewDispNonSpecInsts               31                       # Number of dispatched non-speculative instructions
system.cpu26.iew.iewIQFullEvents                   24                       # Number of times the IQ has become full, causing a stall
system.cpu26.iew.iewLSQFullEvents                1235                       # Number of times the LSQ has become full, causing a stall
system.cpu26.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu26.iew.predictedTakenIncorrect          152                       # Number of branches that were predicted taken incorrectly
system.cpu26.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu26.iew.branchMispredicts                227                       # Number of branch mispredicts detected at execute
system.cpu26.iew.iewExecutedInsts              146650                       # Number of executed instructions
system.cpu26.iew.iewExecLoadInsts               42490                       # Number of load instructions executed
system.cpu26.iew.iewExecSquashedInsts             194                       # Number of squashed instructions skipped in execute
system.cpu26.iew.exec_swp                           0                       # number of swp insts executed
system.cpu26.iew.exec_nop                           3                       # number of nop insts executed
system.cpu26.iew.exec_refs                      43293                       # number of memory reference insts executed
system.cpu26.iew.exec_branches                  11754                       # Number of branches executed
system.cpu26.iew.exec_stores                      803                       # Number of stores executed
system.cpu26.iew.exec_rate                   1.729220                       # Inst execution rate
system.cpu26.iew.wb_sent                       139559                       # cumulative count of insts sent to commit
system.cpu26.iew.wb_count                      139524                       # cumulative count of insts written-back
system.cpu26.iew.wb_producers                  125021                       # num instructions producing a value
system.cpu26.iew.wb_consumers                  209045                       # num instructions consuming a value
system.cpu26.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu26.iew.wb_rate                     1.645194                       # insts written-back per cycle
system.cpu26.iew.wb_fanout                   0.598058                       # average fanout of values written-back
system.cpu26.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu26.commit.commitSquashedInsts         10221                       # The number of squashed insts skipped by commit
system.cpu26.commit.commitNonSpecStalls            49                       # The number of times commit has been forced to stall to communicate backwards
system.cpu26.commit.branchMispredicts             218                       # The number of times a branch was mispredicted
system.cpu26.commit.committed_per_cycle::samples        81312                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::mean     1.706956                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::stdev     2.337447                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::0        29726     36.56%     36.56% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::1        23457     28.85%     65.41% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::2        12891     15.85%     81.26% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::3         5079      6.25%     87.51% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::4          310      0.38%     87.89% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::5         1776      2.18%     90.07% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::6           85      0.10%     90.18% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::7          214      0.26%     90.44% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::8         7774      9.56%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::total        81312                       # Number of insts commited each cycle
system.cpu26.commit.committedInsts             138120                       # Number of instructions committed
system.cpu26.commit.committedOps               138796                       # Number of ops (including micro ops) committed
system.cpu26.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu26.commit.refs                        36034                       # Number of memory references committed
system.cpu26.commit.loads                       35276                       # Number of loads committed
system.cpu26.commit.membars                        25                       # Number of memory barriers committed
system.cpu26.commit.branches                    11673                       # Number of branches committed
system.cpu26.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu26.commit.int_insts                  127220                       # Number of committed integer instructions.
system.cpu26.commit.function_calls                 61                       # Number of function calls committed.
system.cpu26.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IntAlu          78183     56.33%     56.33% # Class of committed instruction
system.cpu26.commit.op_class_0::IntMult         24579     17.71%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::IntDiv              0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCvt            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatDiv            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAdd             0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAddAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAlu             0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCmp             0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCvt             0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShift            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShiftAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAdd            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAlu            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCmp            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCvt            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatDiv            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMisc            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMult            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.04% # Class of committed instruction
system.cpu26.commit.op_class_0::MemRead         35276     25.42%     99.45% # Class of committed instruction
system.cpu26.commit.op_class_0::MemWrite          758      0.55%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::total          138796                       # Class of committed instruction
system.cpu26.commit.bw_lim_events                7774                       # number cycles where commit BW limit reached
system.cpu26.rob.rob_reads                     222347                       # The number of ROB reads
system.cpu26.rob.rob_writes                    299531                       # The number of ROB writes
system.cpu26.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu26.idleCycles                          2066                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu26.quiesceCycles                     252153                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu26.committedInsts                    138120                       # Number of Instructions Simulated
system.cpu26.committedOps                      138796                       # Number of Ops (including micro ops) Simulated
system.cpu26.cpi                             0.614010                       # CPI: Cycles Per Instruction
system.cpu26.cpi_total                       0.614010                       # CPI: Total CPI of All Threads
system.cpu26.ipc                             1.628639                       # IPC: Instructions Per Cycle
system.cpu26.ipc_total                       1.628639                       # IPC: Total IPC of All Threads
system.cpu26.int_regfile_reads                 235639                       # number of integer regfile reads
system.cpu26.int_regfile_writes                122332                       # number of integer regfile writes
system.cpu26.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu26.cc_regfile_reads                  546138                       # number of cc regfile reads
system.cpu26.cc_regfile_writes                  68971                       # number of cc regfile writes
system.cpu26.misc_regfile_reads                 43679                       # number of misc regfile reads
system.cpu26.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu26.dcache.tags.replacements             336                       # number of replacements
system.cpu26.dcache.tags.tagsinuse         103.674363                       # Cycle average of tags in use
system.cpu26.dcache.tags.total_refs             34370                       # Total number of references to valid blocks.
system.cpu26.dcache.tags.sampled_refs             892                       # Sample count of references to valid blocks.
system.cpu26.dcache.tags.avg_refs           38.531390                       # Average number of references to valid blocks.
system.cpu26.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu26.dcache.tags.occ_blocks::cpu26.data   103.674363                       # Average occupied blocks per requestor
system.cpu26.dcache.tags.occ_percent::cpu26.data     0.101244                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_percent::total     0.101244                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.cpu26.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu26.dcache.tags.tag_accesses           73547                       # Number of tag accesses
system.cpu26.dcache.tags.data_accesses          73547                       # Number of data accesses
system.cpu26.dcache.ReadReq_hits::cpu26.data        33894                       # number of ReadReq hits
system.cpu26.dcache.ReadReq_hits::total         33894                       # number of ReadReq hits
system.cpu26.dcache.WriteReq_hits::cpu26.data          469                       # number of WriteReq hits
system.cpu26.dcache.WriteReq_hits::total          469                       # number of WriteReq hits
system.cpu26.dcache.SoftPFReq_hits::cpu26.data            2                       # number of SoftPFReq hits
system.cpu26.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu26.dcache.demand_hits::cpu26.data        34363                       # number of demand (read+write) hits
system.cpu26.dcache.demand_hits::total          34363                       # number of demand (read+write) hits
system.cpu26.dcache.overall_hits::cpu26.data        34365                       # number of overall hits
system.cpu26.dcache.overall_hits::total         34365                       # number of overall hits
system.cpu26.dcache.ReadReq_misses::cpu26.data         1662                       # number of ReadReq misses
system.cpu26.dcache.ReadReq_misses::total         1662                       # number of ReadReq misses
system.cpu26.dcache.WriteReq_misses::cpu26.data          278                       # number of WriteReq misses
system.cpu26.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu26.dcache.SoftPFReq_misses::cpu26.data            1                       # number of SoftPFReq misses
system.cpu26.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu26.dcache.LoadLockedReq_misses::cpu26.data            9                       # number of LoadLockedReq misses
system.cpu26.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu26.dcache.StoreCondReq_misses::cpu26.data            4                       # number of StoreCondReq misses
system.cpu26.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu26.dcache.demand_misses::cpu26.data         1940                       # number of demand (read+write) misses
system.cpu26.dcache.demand_misses::total         1940                       # number of demand (read+write) misses
system.cpu26.dcache.overall_misses::cpu26.data         1941                       # number of overall misses
system.cpu26.dcache.overall_misses::total         1941                       # number of overall misses
system.cpu26.dcache.ReadReq_miss_latency::cpu26.data     46886496                       # number of ReadReq miss cycles
system.cpu26.dcache.ReadReq_miss_latency::total     46886496                       # number of ReadReq miss cycles
system.cpu26.dcache.WriteReq_miss_latency::cpu26.data      9398750                       # number of WriteReq miss cycles
system.cpu26.dcache.WriteReq_miss_latency::total      9398750                       # number of WriteReq miss cycles
system.cpu26.dcache.LoadLockedReq_miss_latency::cpu26.data        64482                       # number of LoadLockedReq miss cycles
system.cpu26.dcache.LoadLockedReq_miss_latency::total        64482                       # number of LoadLockedReq miss cycles
system.cpu26.dcache.StoreCondReq_miss_latency::cpu26.data        12500                       # number of StoreCondReq miss cycles
system.cpu26.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu26.dcache.StoreCondFailReq_miss_latency::cpu26.data        28000                       # number of StoreCondFailReq miss cycles
system.cpu26.dcache.StoreCondFailReq_miss_latency::total        28000                       # number of StoreCondFailReq miss cycles
system.cpu26.dcache.demand_miss_latency::cpu26.data     56285246                       # number of demand (read+write) miss cycles
system.cpu26.dcache.demand_miss_latency::total     56285246                       # number of demand (read+write) miss cycles
system.cpu26.dcache.overall_miss_latency::cpu26.data     56285246                       # number of overall miss cycles
system.cpu26.dcache.overall_miss_latency::total     56285246                       # number of overall miss cycles
system.cpu26.dcache.ReadReq_accesses::cpu26.data        35556                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.ReadReq_accesses::total        35556                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_accesses::cpu26.data          747                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_accesses::total          747                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_accesses::cpu26.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_accesses::cpu26.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_accesses::cpu26.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.demand_accesses::cpu26.data        36303                       # number of demand (read+write) accesses
system.cpu26.dcache.demand_accesses::total        36303                       # number of demand (read+write) accesses
system.cpu26.dcache.overall_accesses::cpu26.data        36306                       # number of overall (read+write) accesses
system.cpu26.dcache.overall_accesses::total        36306                       # number of overall (read+write) accesses
system.cpu26.dcache.ReadReq_miss_rate::cpu26.data     0.046743                       # miss rate for ReadReq accesses
system.cpu26.dcache.ReadReq_miss_rate::total     0.046743                       # miss rate for ReadReq accesses
system.cpu26.dcache.WriteReq_miss_rate::cpu26.data     0.372155                       # miss rate for WriteReq accesses
system.cpu26.dcache.WriteReq_miss_rate::total     0.372155                       # miss rate for WriteReq accesses
system.cpu26.dcache.SoftPFReq_miss_rate::cpu26.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.LoadLockedReq_miss_rate::cpu26.data            1                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.StoreCondReq_miss_rate::cpu26.data            1                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.demand_miss_rate::cpu26.data     0.053439                       # miss rate for demand accesses
system.cpu26.dcache.demand_miss_rate::total     0.053439                       # miss rate for demand accesses
system.cpu26.dcache.overall_miss_rate::cpu26.data     0.053462                       # miss rate for overall accesses
system.cpu26.dcache.overall_miss_rate::total     0.053462                       # miss rate for overall accesses
system.cpu26.dcache.ReadReq_avg_miss_latency::cpu26.data 28210.888087                       # average ReadReq miss latency
system.cpu26.dcache.ReadReq_avg_miss_latency::total 28210.888087                       # average ReadReq miss latency
system.cpu26.dcache.WriteReq_avg_miss_latency::cpu26.data 33808.453237                       # average WriteReq miss latency
system.cpu26.dcache.WriteReq_avg_miss_latency::total 33808.453237                       # average WriteReq miss latency
system.cpu26.dcache.LoadLockedReq_avg_miss_latency::cpu26.data  7164.666667                       # average LoadLockedReq miss latency
system.cpu26.dcache.LoadLockedReq_avg_miss_latency::total  7164.666667                       # average LoadLockedReq miss latency
system.cpu26.dcache.StoreCondReq_avg_miss_latency::cpu26.data         3125                       # average StoreCondReq miss latency
system.cpu26.dcache.StoreCondReq_avg_miss_latency::total         3125                       # average StoreCondReq miss latency
system.cpu26.dcache.StoreCondFailReq_avg_miss_latency::cpu26.data          inf                       # average StoreCondFailReq miss latency
system.cpu26.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu26.dcache.demand_avg_miss_latency::cpu26.data 29013.013402                       # average overall miss latency
system.cpu26.dcache.demand_avg_miss_latency::total 29013.013402                       # average overall miss latency
system.cpu26.dcache.overall_avg_miss_latency::cpu26.data 28998.065945                       # average overall miss latency
system.cpu26.dcache.overall_avg_miss_latency::total 28998.065945                       # average overall miss latency
system.cpu26.dcache.blocked_cycles::no_mshrs         9123                       # number of cycles access was blocked
system.cpu26.dcache.blocked_cycles::no_targets          197                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_mshrs             501                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_mshrs    18.209581                       # average number of cycles each access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_targets          197                       # average number of cycles each access was blocked
system.cpu26.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu26.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu26.dcache.writebacks::writebacks          134                       # number of writebacks
system.cpu26.dcache.writebacks::total             134                       # number of writebacks
system.cpu26.dcache.ReadReq_mshr_hits::cpu26.data          898                       # number of ReadReq MSHR hits
system.cpu26.dcache.ReadReq_mshr_hits::total          898                       # number of ReadReq MSHR hits
system.cpu26.dcache.WriteReq_mshr_hits::cpu26.data          143                       # number of WriteReq MSHR hits
system.cpu26.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu26.dcache.demand_mshr_hits::cpu26.data         1041                       # number of demand (read+write) MSHR hits
system.cpu26.dcache.demand_mshr_hits::total         1041                       # number of demand (read+write) MSHR hits
system.cpu26.dcache.overall_mshr_hits::cpu26.data         1041                       # number of overall MSHR hits
system.cpu26.dcache.overall_mshr_hits::total         1041                       # number of overall MSHR hits
system.cpu26.dcache.ReadReq_mshr_misses::cpu26.data          764                       # number of ReadReq MSHR misses
system.cpu26.dcache.ReadReq_mshr_misses::total          764                       # number of ReadReq MSHR misses
system.cpu26.dcache.WriteReq_mshr_misses::cpu26.data          135                       # number of WriteReq MSHR misses
system.cpu26.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu26.dcache.SoftPFReq_mshr_misses::cpu26.data            1                       # number of SoftPFReq MSHR misses
system.cpu26.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu26.dcache.LoadLockedReq_mshr_misses::cpu26.data            9                       # number of LoadLockedReq MSHR misses
system.cpu26.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu26.dcache.StoreCondReq_mshr_misses::cpu26.data            4                       # number of StoreCondReq MSHR misses
system.cpu26.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu26.dcache.demand_mshr_misses::cpu26.data          899                       # number of demand (read+write) MSHR misses
system.cpu26.dcache.demand_mshr_misses::total          899                       # number of demand (read+write) MSHR misses
system.cpu26.dcache.overall_mshr_misses::cpu26.data          900                       # number of overall MSHR misses
system.cpu26.dcache.overall_mshr_misses::total          900                       # number of overall MSHR misses
system.cpu26.dcache.ReadReq_mshr_miss_latency::cpu26.data     22808502                       # number of ReadReq MSHR miss cycles
system.cpu26.dcache.ReadReq_mshr_miss_latency::total     22808502                       # number of ReadReq MSHR miss cycles
system.cpu26.dcache.WriteReq_mshr_miss_latency::cpu26.data      3394250                       # number of WriteReq MSHR miss cycles
system.cpu26.dcache.WriteReq_mshr_miss_latency::total      3394250                       # number of WriteReq MSHR miss cycles
system.cpu26.dcache.SoftPFReq_mshr_miss_latency::cpu26.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu26.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu26.dcache.LoadLockedReq_mshr_miss_latency::cpu26.data        49018                       # number of LoadLockedReq MSHR miss cycles
system.cpu26.dcache.LoadLockedReq_mshr_miss_latency::total        49018                       # number of LoadLockedReq MSHR miss cycles
system.cpu26.dcache.StoreCondReq_mshr_miss_latency::cpu26.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu26.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu26.dcache.StoreCondFailReq_mshr_miss_latency::cpu26.data        26500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu26.dcache.StoreCondFailReq_mshr_miss_latency::total        26500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu26.dcache.demand_mshr_miss_latency::cpu26.data     26202752                       # number of demand (read+write) MSHR miss cycles
system.cpu26.dcache.demand_mshr_miss_latency::total     26202752                       # number of demand (read+write) MSHR miss cycles
system.cpu26.dcache.overall_mshr_miss_latency::cpu26.data     26205252                       # number of overall MSHR miss cycles
system.cpu26.dcache.overall_mshr_miss_latency::total     26205252                       # number of overall MSHR miss cycles
system.cpu26.dcache.ReadReq_mshr_miss_rate::cpu26.data     0.021487                       # mshr miss rate for ReadReq accesses
system.cpu26.dcache.ReadReq_mshr_miss_rate::total     0.021487                       # mshr miss rate for ReadReq accesses
system.cpu26.dcache.WriteReq_mshr_miss_rate::cpu26.data     0.180723                       # mshr miss rate for WriteReq accesses
system.cpu26.dcache.WriteReq_mshr_miss_rate::total     0.180723                       # mshr miss rate for WriteReq accesses
system.cpu26.dcache.SoftPFReq_mshr_miss_rate::cpu26.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu26.dcache.LoadLockedReq_mshr_miss_rate::cpu26.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu26.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu26.dcache.StoreCondReq_mshr_miss_rate::cpu26.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu26.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu26.dcache.demand_mshr_miss_rate::cpu26.data     0.024764                       # mshr miss rate for demand accesses
system.cpu26.dcache.demand_mshr_miss_rate::total     0.024764                       # mshr miss rate for demand accesses
system.cpu26.dcache.overall_mshr_miss_rate::cpu26.data     0.024789                       # mshr miss rate for overall accesses
system.cpu26.dcache.overall_mshr_miss_rate::total     0.024789                       # mshr miss rate for overall accesses
system.cpu26.dcache.ReadReq_avg_mshr_miss_latency::cpu26.data 29854.060209                       # average ReadReq mshr miss latency
system.cpu26.dcache.ReadReq_avg_mshr_miss_latency::total 29854.060209                       # average ReadReq mshr miss latency
system.cpu26.dcache.WriteReq_avg_mshr_miss_latency::cpu26.data 25142.592593                       # average WriteReq mshr miss latency
system.cpu26.dcache.WriteReq_avg_mshr_miss_latency::total 25142.592593                       # average WriteReq mshr miss latency
system.cpu26.dcache.SoftPFReq_avg_mshr_miss_latency::cpu26.data         2500                       # average SoftPFReq mshr miss latency
system.cpu26.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu26.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu26.data  5446.444444                       # average LoadLockedReq mshr miss latency
system.cpu26.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5446.444444                       # average LoadLockedReq mshr miss latency
system.cpu26.dcache.StoreCondReq_avg_mshr_miss_latency::cpu26.data         2000                       # average StoreCondReq mshr miss latency
system.cpu26.dcache.StoreCondReq_avg_mshr_miss_latency::total         2000                       # average StoreCondReq mshr miss latency
system.cpu26.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu26.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu26.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu26.dcache.demand_avg_mshr_miss_latency::cpu26.data 29146.553949                       # average overall mshr miss latency
system.cpu26.dcache.demand_avg_mshr_miss_latency::total 29146.553949                       # average overall mshr miss latency
system.cpu26.dcache.overall_avg_mshr_miss_latency::cpu26.data 29116.946667                       # average overall mshr miss latency
system.cpu26.dcache.overall_avg_mshr_miss_latency::total 29116.946667                       # average overall mshr miss latency
system.cpu26.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu26.icache.tags.replacements               0                       # number of replacements
system.cpu26.icache.tags.tagsinuse          12.189817                       # Cycle average of tags in use
system.cpu26.icache.tags.total_refs             18933                       # Total number of references to valid blocks.
system.cpu26.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu26.icache.tags.avg_refs          338.089286                       # Average number of references to valid blocks.
system.cpu26.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu26.icache.tags.occ_blocks::cpu26.inst    12.189817                       # Average occupied blocks per requestor
system.cpu26.icache.tags.occ_percent::cpu26.inst     0.023808                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_percent::total     0.023808                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu26.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu26.icache.tags.tag_accesses           38056                       # Number of tag accesses
system.cpu26.icache.tags.data_accesses          38056                       # Number of data accesses
system.cpu26.icache.ReadReq_hits::cpu26.inst        18933                       # number of ReadReq hits
system.cpu26.icache.ReadReq_hits::total         18933                       # number of ReadReq hits
system.cpu26.icache.demand_hits::cpu26.inst        18933                       # number of demand (read+write) hits
system.cpu26.icache.demand_hits::total          18933                       # number of demand (read+write) hits
system.cpu26.icache.overall_hits::cpu26.inst        18933                       # number of overall hits
system.cpu26.icache.overall_hits::total         18933                       # number of overall hits
system.cpu26.icache.ReadReq_misses::cpu26.inst           67                       # number of ReadReq misses
system.cpu26.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu26.icache.demand_misses::cpu26.inst           67                       # number of demand (read+write) misses
system.cpu26.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu26.icache.overall_misses::cpu26.inst           67                       # number of overall misses
system.cpu26.icache.overall_misses::total           67                       # number of overall misses
system.cpu26.icache.ReadReq_miss_latency::cpu26.inst      2092747                       # number of ReadReq miss cycles
system.cpu26.icache.ReadReq_miss_latency::total      2092747                       # number of ReadReq miss cycles
system.cpu26.icache.demand_miss_latency::cpu26.inst      2092747                       # number of demand (read+write) miss cycles
system.cpu26.icache.demand_miss_latency::total      2092747                       # number of demand (read+write) miss cycles
system.cpu26.icache.overall_miss_latency::cpu26.inst      2092747                       # number of overall miss cycles
system.cpu26.icache.overall_miss_latency::total      2092747                       # number of overall miss cycles
system.cpu26.icache.ReadReq_accesses::cpu26.inst        19000                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.ReadReq_accesses::total        19000                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.demand_accesses::cpu26.inst        19000                       # number of demand (read+write) accesses
system.cpu26.icache.demand_accesses::total        19000                       # number of demand (read+write) accesses
system.cpu26.icache.overall_accesses::cpu26.inst        19000                       # number of overall (read+write) accesses
system.cpu26.icache.overall_accesses::total        19000                       # number of overall (read+write) accesses
system.cpu26.icache.ReadReq_miss_rate::cpu26.inst     0.003526                       # miss rate for ReadReq accesses
system.cpu26.icache.ReadReq_miss_rate::total     0.003526                       # miss rate for ReadReq accesses
system.cpu26.icache.demand_miss_rate::cpu26.inst     0.003526                       # miss rate for demand accesses
system.cpu26.icache.demand_miss_rate::total     0.003526                       # miss rate for demand accesses
system.cpu26.icache.overall_miss_rate::cpu26.inst     0.003526                       # miss rate for overall accesses
system.cpu26.icache.overall_miss_rate::total     0.003526                       # miss rate for overall accesses
system.cpu26.icache.ReadReq_avg_miss_latency::cpu26.inst 31235.029851                       # average ReadReq miss latency
system.cpu26.icache.ReadReq_avg_miss_latency::total 31235.029851                       # average ReadReq miss latency
system.cpu26.icache.demand_avg_miss_latency::cpu26.inst 31235.029851                       # average overall miss latency
system.cpu26.icache.demand_avg_miss_latency::total 31235.029851                       # average overall miss latency
system.cpu26.icache.overall_avg_miss_latency::cpu26.inst 31235.029851                       # average overall miss latency
system.cpu26.icache.overall_avg_miss_latency::total 31235.029851                       # average overall miss latency
system.cpu26.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu26.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu26.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu26.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu26.icache.fast_writes                     0                       # number of fast writes performed
system.cpu26.icache.cache_copies                    0                       # number of cache copies performed
system.cpu26.icache.ReadReq_mshr_hits::cpu26.inst           11                       # number of ReadReq MSHR hits
system.cpu26.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu26.icache.demand_mshr_hits::cpu26.inst           11                       # number of demand (read+write) MSHR hits
system.cpu26.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu26.icache.overall_mshr_hits::cpu26.inst           11                       # number of overall MSHR hits
system.cpu26.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu26.icache.ReadReq_mshr_misses::cpu26.inst           56                       # number of ReadReq MSHR misses
system.cpu26.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu26.icache.demand_mshr_misses::cpu26.inst           56                       # number of demand (read+write) MSHR misses
system.cpu26.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu26.icache.overall_mshr_misses::cpu26.inst           56                       # number of overall MSHR misses
system.cpu26.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu26.icache.ReadReq_mshr_miss_latency::cpu26.inst      1928753                       # number of ReadReq MSHR miss cycles
system.cpu26.icache.ReadReq_mshr_miss_latency::total      1928753                       # number of ReadReq MSHR miss cycles
system.cpu26.icache.demand_mshr_miss_latency::cpu26.inst      1928753                       # number of demand (read+write) MSHR miss cycles
system.cpu26.icache.demand_mshr_miss_latency::total      1928753                       # number of demand (read+write) MSHR miss cycles
system.cpu26.icache.overall_mshr_miss_latency::cpu26.inst      1928753                       # number of overall MSHR miss cycles
system.cpu26.icache.overall_mshr_miss_latency::total      1928753                       # number of overall MSHR miss cycles
system.cpu26.icache.ReadReq_mshr_miss_rate::cpu26.inst     0.002947                       # mshr miss rate for ReadReq accesses
system.cpu26.icache.ReadReq_mshr_miss_rate::total     0.002947                       # mshr miss rate for ReadReq accesses
system.cpu26.icache.demand_mshr_miss_rate::cpu26.inst     0.002947                       # mshr miss rate for demand accesses
system.cpu26.icache.demand_mshr_miss_rate::total     0.002947                       # mshr miss rate for demand accesses
system.cpu26.icache.overall_mshr_miss_rate::cpu26.inst     0.002947                       # mshr miss rate for overall accesses
system.cpu26.icache.overall_mshr_miss_rate::total     0.002947                       # mshr miss rate for overall accesses
system.cpu26.icache.ReadReq_avg_mshr_miss_latency::cpu26.inst 34442.017857                       # average ReadReq mshr miss latency
system.cpu26.icache.ReadReq_avg_mshr_miss_latency::total 34442.017857                       # average ReadReq mshr miss latency
system.cpu26.icache.demand_avg_mshr_miss_latency::cpu26.inst 34442.017857                       # average overall mshr miss latency
system.cpu26.icache.demand_avg_mshr_miss_latency::total 34442.017857                       # average overall mshr miss latency
system.cpu26.icache.overall_avg_mshr_miss_latency::cpu26.inst 34442.017857                       # average overall mshr miss latency
system.cpu26.icache.overall_avg_mshr_miss_latency::total 34442.017857                       # average overall mshr miss latency
system.cpu26.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu27.branchPred.lookups                 13299                       # Number of BP lookups
system.cpu27.branchPred.condPredicted           12857                       # Number of conditional branches predicted
system.cpu27.branchPred.condIncorrect             247                       # Number of conditional branches incorrect
system.cpu27.branchPred.BTBLookups              11756                       # Number of BTB lookups
system.cpu27.branchPred.BTBHits                 11087                       # Number of BTB hits
system.cpu27.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu27.branchPred.BTBHitPct           94.309289                       # BTB Hit Percentage
system.cpu27.branchPred.usedRAS                   138                       # Number of times the RAS was used to get a target.
system.cpu27.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu27.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.inst_hits                          0                       # ITB inst hits
system.cpu27.dtb.inst_misses                        0                       # ITB inst misses
system.cpu27.dtb.read_hits                          0                       # DTB read hits
system.cpu27.dtb.read_misses                        0                       # DTB read misses
system.cpu27.dtb.write_hits                         0                       # DTB write hits
system.cpu27.dtb.write_misses                       0                       # DTB write misses
system.cpu27.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu27.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu27.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu27.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu27.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dtb.read_accesses                      0                       # DTB read accesses
system.cpu27.dtb.write_accesses                     0                       # DTB write accesses
system.cpu27.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.dtb.hits                               0                       # DTB hits
system.cpu27.dtb.misses                             0                       # DTB misses
system.cpu27.dtb.accesses                           0                       # DTB accesses
system.cpu27.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.itb.walker.walks                       0                       # Table walker walks requested
system.cpu27.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.inst_hits                          0                       # ITB inst hits
system.cpu27.itb.inst_misses                        0                       # ITB inst misses
system.cpu27.itb.read_hits                          0                       # DTB read hits
system.cpu27.itb.read_misses                        0                       # DTB read misses
system.cpu27.itb.write_hits                         0                       # DTB write hits
system.cpu27.itb.write_misses                       0                       # DTB write misses
system.cpu27.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu27.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu27.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu27.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu27.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.itb.read_accesses                      0                       # DTB read accesses
system.cpu27.itb.write_accesses                     0                       # DTB write accesses
system.cpu27.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.itb.hits                               0                       # DTB hits
system.cpu27.itb.misses                             0                       # DTB misses
system.cpu27.itb.accesses                           0                       # DTB accesses
system.cpu27.numCycles                          84263                       # number of cpu cycles simulated
system.cpu27.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu27.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu27.fetch.icacheStallCycles            19890                       # Number of cycles fetch is stalled on an Icache miss
system.cpu27.fetch.Insts                       155027                       # Number of instructions fetch has processed
system.cpu27.fetch.Branches                     13299                       # Number of branches that fetch encountered
system.cpu27.fetch.predictedBranches            11225                       # Number of branches that fetch has predicted taken
system.cpu27.fetch.Cycles                       61764                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu27.fetch.SquashCycles                   537                       # Number of cycles fetch has spent squashing
system.cpu27.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu27.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu27.fetch.CacheLines                   18957                       # Number of cache lines fetched
system.cpu27.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu27.fetch.rateDist::samples            81930                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::mean            1.913377                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::stdev           2.995866                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::0                  53692     65.53%     65.53% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::1                   2739      3.34%     68.88% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::2                   1720      2.10%     70.98% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::3                   2810      3.43%     74.41% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::4                   2197      2.68%     77.09% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::5                   1794      2.19%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::6                   2597      3.17%     82.45% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::7                   6234      7.61%     90.06% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::8                   8147      9.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::total              81930                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.branchRate                0.157827                       # Number of branch fetches per cycle
system.cpu27.fetch.rate                      1.839799                       # Number of inst fetches per cycle
system.cpu27.decode.IdleCycles                   7587                       # Number of cycles decode is idle
system.cpu27.decode.BlockedCycles               54855                       # Number of cycles decode is blocked
system.cpu27.decode.RunCycles                    2687                       # Number of cycles decode is running
system.cpu27.decode.UnblockCycles               16562                       # Number of cycles decode is unblocking
system.cpu27.decode.SquashCycles                  239                       # Number of cycles decode is squashing
system.cpu27.decode.BranchResolved                206                       # Number of times decode resolved a branch
system.cpu27.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu27.decode.DecodedInsts               150620                       # Number of instructions handled by decode
system.cpu27.decode.SquashedInsts                 110                       # Number of squashed instructions handled by decode
system.cpu27.rename.SquashCycles                  239                       # Number of cycles rename is squashing
system.cpu27.rename.IdleCycles                  12700                       # Number of cycles rename is idle
system.cpu27.rename.BlockCycles                 10596                       # Number of cycles rename is blocking
system.cpu27.rename.serializeStallCycles         1506                       # count of cycles rename stalled for serializing inst
system.cpu27.rename.RunCycles                   13881                       # Number of cycles rename is running
system.cpu27.rename.UnblockCycles               43008                       # Number of cycles rename is unblocking
system.cpu27.rename.RenamedInsts               149276                       # Number of instructions processed by rename
system.cpu27.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu27.rename.IQFullEvents                40767                       # Number of times rename has blocked due to IQ full
system.cpu27.rename.LQFullEvents                  436                       # Number of times rename has blocked due to LQ full
system.cpu27.rename.RenamedOperands            203402                       # Number of destination operands rename has renamed
system.cpu27.rename.RenameLookups              734749                       # Number of register rename lookups that rename has made
system.cpu27.rename.int_rename_lookups         242516                       # Number of integer rename lookups
system.cpu27.rename.CommittedMaps              188642                       # Number of HB maps that are committed
system.cpu27.rename.UndoneMaps                  14759                       # Number of HB maps that are undone due to squashing
system.cpu27.rename.serializingInsts               45                       # count of serializing insts renamed
system.cpu27.rename.tempSerializingInsts           46                       # count of temporary serializing insts renamed
system.cpu27.rename.skidInsts                   81190                       # count of insts added to the skid buffer
system.cpu27.memDep0.insertedLoads              37735                       # Number of loads inserted to the mem dependence unit.
system.cpu27.memDep0.insertedStores              1209                       # Number of stores inserted to the mem dependence unit.
system.cpu27.memDep0.conflictingLoads             417                       # Number of conflicting loads.
system.cpu27.memDep0.conflictingStores             68                       # Number of conflicting stores.
system.cpu27.iq.iqInstsAdded                   148224                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu27.iq.iqNonSpecInstsAdded                61                       # Number of non-speculative instructions added to the IQ
system.cpu27.iq.iqInstsIssued                  145846                       # Number of instructions issued
system.cpu27.iq.iqSquashedInstsIssued             911                       # Number of squashed instructions issued
system.cpu27.iq.iqSquashedInstsExamined         10461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu27.iq.iqSquashedOperandsExamined        47092                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu27.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu27.iq.issued_per_cycle::samples        81930                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::mean       1.780129                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::stdev      0.608452                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::0              8139      9.93%      9.93% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::1              1736      2.12%     12.05% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::2             72055     87.95%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::total         81930                       # Number of insts issued each cycle
system.cpu27.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu27.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu27.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu27.iq.FU_type_0::IntAlu               78070     53.53%     53.53% # Type of FU issued
system.cpu27.iq.FU_type_0::IntMult              24580     16.85%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::IntDiv                   0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatAdd                 0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCmp                 0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCvt                 0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMult                0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatDiv                 0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatSqrt                0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAdd                  0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAddAcc               0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAlu                  0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCmp                  0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCvt                  0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMisc                 0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMult                 0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMultAcc              0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShift                0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSqrt                 0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMult            0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.38% # Type of FU issued
system.cpu27.iq.FU_type_0::MemRead              42398     29.07%     99.45% # Type of FU issued
system.cpu27.iq.FU_type_0::MemWrite               798      0.55%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::total               145846                       # Type of FU issued
system.cpu27.iq.rate                         1.730843                       # Inst issue rate
system.cpu27.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu27.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu27.iq.int_inst_queue_reads           374531                       # Number of integer instruction queue reads
system.cpu27.iq.int_inst_queue_writes          158754                       # Number of integer instruction queue writes
system.cpu27.iq.int_inst_queue_wakeup_accesses       138663                       # Number of integer instruction queue wakeup accesses
system.cpu27.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu27.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu27.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu27.iq.int_alu_accesses               145846                       # Number of integer alu accesses
system.cpu27.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu27.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu27.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu27.iew.lsq.thread0.squashedLoads         2593                       # Number of loads squashed
system.cpu27.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu27.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu27.iew.lsq.thread0.squashedStores          470                       # Number of stores squashed
system.cpu27.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu27.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu27.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu27.iew.lsq.thread0.cacheBlocked         6763                       # Number of times an access to memory failed due to the cache being blocked
system.cpu27.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu27.iew.iewSquashCycles                  239                       # Number of cycles IEW is squashing
system.cpu27.iew.iewBlockCycles                  3208                       # Number of cycles IEW is blocking
system.cpu27.iew.iewUnblockCycles                1286                       # Number of cycles IEW is unblocking
system.cpu27.iew.iewDispatchedInsts            148288                       # Number of instructions dispatched to IQ
system.cpu27.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu27.iew.iewDispLoadInsts               37735                       # Number of dispatched load instructions
system.cpu27.iew.iewDispStoreInsts               1209                       # Number of dispatched store instructions
system.cpu27.iew.iewDispNonSpecInsts               30                       # Number of dispatched non-speculative instructions
system.cpu27.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu27.iew.iewLSQFullEvents                1081                       # Number of times the LSQ has become full, causing a stall
system.cpu27.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.cpu27.iew.predictedTakenIncorrect          151                       # Number of branches that were predicted taken incorrectly
system.cpu27.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu27.iew.branchMispredicts                227                       # Number of branch mispredicts detected at execute
system.cpu27.iew.iewExecutedInsts              145649                       # Number of executed instructions
system.cpu27.iew.iewExecLoadInsts               42233                       # Number of load instructions executed
system.cpu27.iew.iewExecSquashedInsts             195                       # Number of squashed instructions skipped in execute
system.cpu27.iew.exec_swp                           0                       # number of swp insts executed
system.cpu27.iew.exec_nop                           3                       # number of nop insts executed
system.cpu27.iew.exec_refs                      43020                       # number of memory reference insts executed
system.cpu27.iew.exec_branches                  11542                       # Number of branches executed
system.cpu27.iew.exec_stores                      787                       # Number of stores executed
system.cpu27.iew.exec_rate                   1.728505                       # Inst execution rate
system.cpu27.iew.wb_sent                       138696                       # cumulative count of insts sent to commit
system.cpu27.iew.wb_count                      138663                       # cumulative count of insts written-back
system.cpu27.iew.wb_producers                  124498                       # num instructions producing a value
system.cpu27.iew.wb_consumers                  208059                       # num instructions consuming a value
system.cpu27.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu27.iew.wb_rate                     1.645598                       # insts written-back per cycle
system.cpu27.iew.wb_fanout                   0.598378                       # average fanout of values written-back
system.cpu27.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu27.commit.commitSquashedInsts         10399                       # The number of squashed insts skipped by commit
system.cpu27.commit.commitNonSpecStalls            46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu27.commit.branchMispredicts             218                       # The number of times a branch was mispredicted
system.cpu27.commit.committed_per_cycle::samples        80484                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::mean     1.712440                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::stdev     2.338816                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::0        29198     36.28%     36.28% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::1        23292     28.94%     65.22% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::2        12916     16.05%     81.27% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::3         5058      6.28%     87.55% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::4          312      0.39%     87.94% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::5         1692      2.10%     90.04% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::6           59      0.07%     90.11% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::7          192      0.24%     90.35% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::8         7765      9.65%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::total        80484                       # Number of insts commited each cycle
system.cpu27.commit.committedInsts             137177                       # Number of instructions committed
system.cpu27.commit.committedOps               137824                       # Number of ops (including micro ops) committed
system.cpu27.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu27.commit.refs                        35881                       # Number of memory references committed
system.cpu27.commit.loads                       35142                       # Number of loads committed
system.cpu27.commit.membars                        24                       # Number of memory barriers committed
system.cpu27.commit.branches                    11441                       # Number of branches committed
system.cpu27.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu27.commit.int_insts                  126475                       # Number of committed integer instructions.
system.cpu27.commit.function_calls                 58                       # Number of function calls committed.
system.cpu27.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IntAlu          77364     56.13%     56.13% # Class of committed instruction
system.cpu27.commit.op_class_0::IntMult         24579     17.83%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::IntDiv              0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatAdd            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCmp            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCvt            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMult            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatDiv            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatSqrt            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAdd             0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAddAcc            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAlu             0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCmp             0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCvt             0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMisc            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMult            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMultAcc            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShift            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShiftAcc            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSqrt            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAdd            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAlu            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCmp            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCvt            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatDiv            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMisc            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMult            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.97% # Class of committed instruction
system.cpu27.commit.op_class_0::MemRead         35142     25.50%     99.46% # Class of committed instruction
system.cpu27.commit.op_class_0::MemWrite          739      0.54%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::total          137824                       # Class of committed instruction
system.cpu27.commit.bw_lim_events                7765                       # number cycles where commit BW limit reached
system.cpu27.rob.rob_reads                     220747                       # The number of ROB reads
system.cpu27.rob.rob_writes                    297959                       # The number of ROB writes
system.cpu27.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu27.idleCycles                          2333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu27.quiesceCycles                     252697                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu27.committedInsts                    137177                       # Number of Instructions Simulated
system.cpu27.committedOps                      137824                       # Number of Ops (including micro ops) Simulated
system.cpu27.cpi                             0.614265                       # CPI: Cycles Per Instruction
system.cpu27.cpi_total                       0.614265                       # CPI: Total CPI of All Threads
system.cpu27.ipc                             1.627962                       # IPC: Instructions Per Cycle
system.cpu27.ipc_total                       1.627962                       # IPC: Total IPC of All Threads
system.cpu27.int_regfile_reads                 234312                       # number of integer regfile reads
system.cpu27.int_regfile_writes                121980                       # number of integer regfile writes
system.cpu27.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu27.cc_regfile_reads                  542787                       # number of cc regfile reads
system.cpu27.cc_regfile_writes                  67810                       # number of cc regfile writes
system.cpu27.misc_regfile_reads                 43536                       # number of misc regfile reads
system.cpu27.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu27.dcache.tags.replacements             337                       # number of replacements
system.cpu27.dcache.tags.tagsinuse         104.065228                       # Cycle average of tags in use
system.cpu27.dcache.tags.total_refs             34297                       # Total number of references to valid blocks.
system.cpu27.dcache.tags.sampled_refs             895                       # Sample count of references to valid blocks.
system.cpu27.dcache.tags.avg_refs           38.320670                       # Average number of references to valid blocks.
system.cpu27.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu27.dcache.tags.occ_blocks::cpu27.data   104.065228                       # Average occupied blocks per requestor
system.cpu27.dcache.tags.occ_percent::cpu27.data     0.101626                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_percent::total     0.101626                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_task_id_blocks::1024          558                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::1          546                       # Occupied blocks per task id
system.cpu27.dcache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu27.dcache.tags.tag_accesses           73280                       # Number of tag accesses
system.cpu27.dcache.tags.data_accesses          73280                       # Number of data accesses
system.cpu27.dcache.ReadReq_hits::cpu27.data        33839                       # number of ReadReq hits
system.cpu27.dcache.ReadReq_hits::total         33839                       # number of ReadReq hits
system.cpu27.dcache.WriteReq_hits::cpu27.data          451                       # number of WriteReq hits
system.cpu27.dcache.WriteReq_hits::total          451                       # number of WriteReq hits
system.cpu27.dcache.SoftPFReq_hits::cpu27.data            2                       # number of SoftPFReq hits
system.cpu27.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu27.dcache.LoadLockedReq_hits::cpu27.data            1                       # number of LoadLockedReq hits
system.cpu27.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu27.dcache.demand_hits::cpu27.data        34290                       # number of demand (read+write) hits
system.cpu27.dcache.demand_hits::total          34290                       # number of demand (read+write) hits
system.cpu27.dcache.overall_hits::cpu27.data        34292                       # number of overall hits
system.cpu27.dcache.overall_hits::total         34292                       # number of overall hits
system.cpu27.dcache.ReadReq_misses::cpu27.data         1603                       # number of ReadReq misses
system.cpu27.dcache.ReadReq_misses::total         1603                       # number of ReadReq misses
system.cpu27.dcache.WriteReq_misses::cpu27.data          278                       # number of WriteReq misses
system.cpu27.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu27.dcache.SoftPFReq_misses::cpu27.data            1                       # number of SoftPFReq misses
system.cpu27.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu27.dcache.LoadLockedReq_misses::cpu27.data            7                       # number of LoadLockedReq misses
system.cpu27.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu27.dcache.StoreCondReq_misses::cpu27.data            4                       # number of StoreCondReq misses
system.cpu27.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu27.dcache.demand_misses::cpu27.data         1881                       # number of demand (read+write) misses
system.cpu27.dcache.demand_misses::total         1881                       # number of demand (read+write) misses
system.cpu27.dcache.overall_misses::cpu27.data         1882                       # number of overall misses
system.cpu27.dcache.overall_misses::total         1882                       # number of overall misses
system.cpu27.dcache.ReadReq_miss_latency::cpu27.data     44486487                       # number of ReadReq miss cycles
system.cpu27.dcache.ReadReq_miss_latency::total     44486487                       # number of ReadReq miss cycles
system.cpu27.dcache.WriteReq_miss_latency::cpu27.data      8017750                       # number of WriteReq miss cycles
system.cpu27.dcache.WriteReq_miss_latency::total      8017750                       # number of WriteReq miss cycles
system.cpu27.dcache.LoadLockedReq_miss_latency::cpu27.data        59480                       # number of LoadLockedReq miss cycles
system.cpu27.dcache.LoadLockedReq_miss_latency::total        59480                       # number of LoadLockedReq miss cycles
system.cpu27.dcache.StoreCondReq_miss_latency::cpu27.data        12000                       # number of StoreCondReq miss cycles
system.cpu27.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu27.dcache.StoreCondFailReq_miss_latency::cpu27.data        31500                       # number of StoreCondFailReq miss cycles
system.cpu27.dcache.StoreCondFailReq_miss_latency::total        31500                       # number of StoreCondFailReq miss cycles
system.cpu27.dcache.demand_miss_latency::cpu27.data     52504237                       # number of demand (read+write) miss cycles
system.cpu27.dcache.demand_miss_latency::total     52504237                       # number of demand (read+write) miss cycles
system.cpu27.dcache.overall_miss_latency::cpu27.data     52504237                       # number of overall miss cycles
system.cpu27.dcache.overall_miss_latency::total     52504237                       # number of overall miss cycles
system.cpu27.dcache.ReadReq_accesses::cpu27.data        35442                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.ReadReq_accesses::total        35442                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_accesses::cpu27.data          729                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_accesses::total          729                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_accesses::cpu27.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_accesses::cpu27.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_accesses::cpu27.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.demand_accesses::cpu27.data        36171                       # number of demand (read+write) accesses
system.cpu27.dcache.demand_accesses::total        36171                       # number of demand (read+write) accesses
system.cpu27.dcache.overall_accesses::cpu27.data        36174                       # number of overall (read+write) accesses
system.cpu27.dcache.overall_accesses::total        36174                       # number of overall (read+write) accesses
system.cpu27.dcache.ReadReq_miss_rate::cpu27.data     0.045229                       # miss rate for ReadReq accesses
system.cpu27.dcache.ReadReq_miss_rate::total     0.045229                       # miss rate for ReadReq accesses
system.cpu27.dcache.WriteReq_miss_rate::cpu27.data     0.381344                       # miss rate for WriteReq accesses
system.cpu27.dcache.WriteReq_miss_rate::total     0.381344                       # miss rate for WriteReq accesses
system.cpu27.dcache.SoftPFReq_miss_rate::cpu27.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.LoadLockedReq_miss_rate::cpu27.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.StoreCondReq_miss_rate::cpu27.data            1                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.demand_miss_rate::cpu27.data     0.052003                       # miss rate for demand accesses
system.cpu27.dcache.demand_miss_rate::total     0.052003                       # miss rate for demand accesses
system.cpu27.dcache.overall_miss_rate::cpu27.data     0.052026                       # miss rate for overall accesses
system.cpu27.dcache.overall_miss_rate::total     0.052026                       # miss rate for overall accesses
system.cpu27.dcache.ReadReq_avg_miss_latency::cpu27.data 27752.019339                       # average ReadReq miss latency
system.cpu27.dcache.ReadReq_avg_miss_latency::total 27752.019339                       # average ReadReq miss latency
system.cpu27.dcache.WriteReq_avg_miss_latency::cpu27.data 28840.827338                       # average WriteReq miss latency
system.cpu27.dcache.WriteReq_avg_miss_latency::total 28840.827338                       # average WriteReq miss latency
system.cpu27.dcache.LoadLockedReq_avg_miss_latency::cpu27.data  8497.142857                       # average LoadLockedReq miss latency
system.cpu27.dcache.LoadLockedReq_avg_miss_latency::total  8497.142857                       # average LoadLockedReq miss latency
system.cpu27.dcache.StoreCondReq_avg_miss_latency::cpu27.data         3000                       # average StoreCondReq miss latency
system.cpu27.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu27.dcache.StoreCondFailReq_avg_miss_latency::cpu27.data          inf                       # average StoreCondFailReq miss latency
system.cpu27.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu27.dcache.demand_avg_miss_latency::cpu27.data 27912.938331                       # average overall miss latency
system.cpu27.dcache.demand_avg_miss_latency::total 27912.938331                       # average overall miss latency
system.cpu27.dcache.overall_avg_miss_latency::cpu27.data 27898.106801                       # average overall miss latency
system.cpu27.dcache.overall_avg_miss_latency::total 27898.106801                       # average overall miss latency
system.cpu27.dcache.blocked_cycles::no_mshrs         8844                       # number of cycles access was blocked
system.cpu27.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_mshrs             495                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_mshrs    17.866667                       # average number of cycles each access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_targets          201                       # average number of cycles each access was blocked
system.cpu27.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu27.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu27.dcache.writebacks::writebacks          127                       # number of writebacks
system.cpu27.dcache.writebacks::total             127                       # number of writebacks
system.cpu27.dcache.ReadReq_mshr_hits::cpu27.data          838                       # number of ReadReq MSHR hits
system.cpu27.dcache.ReadReq_mshr_hits::total          838                       # number of ReadReq MSHR hits
system.cpu27.dcache.WriteReq_mshr_hits::cpu27.data          143                       # number of WriteReq MSHR hits
system.cpu27.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu27.dcache.demand_mshr_hits::cpu27.data          981                       # number of demand (read+write) MSHR hits
system.cpu27.dcache.demand_mshr_hits::total          981                       # number of demand (read+write) MSHR hits
system.cpu27.dcache.overall_mshr_hits::cpu27.data          981                       # number of overall MSHR hits
system.cpu27.dcache.overall_mshr_hits::total          981                       # number of overall MSHR hits
system.cpu27.dcache.ReadReq_mshr_misses::cpu27.data          765                       # number of ReadReq MSHR misses
system.cpu27.dcache.ReadReq_mshr_misses::total          765                       # number of ReadReq MSHR misses
system.cpu27.dcache.WriteReq_mshr_misses::cpu27.data          135                       # number of WriteReq MSHR misses
system.cpu27.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu27.dcache.SoftPFReq_mshr_misses::cpu27.data            1                       # number of SoftPFReq MSHR misses
system.cpu27.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu27.dcache.LoadLockedReq_mshr_misses::cpu27.data            7                       # number of LoadLockedReq MSHR misses
system.cpu27.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu27.dcache.StoreCondReq_mshr_misses::cpu27.data            4                       # number of StoreCondReq MSHR misses
system.cpu27.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu27.dcache.demand_mshr_misses::cpu27.data          900                       # number of demand (read+write) MSHR misses
system.cpu27.dcache.demand_mshr_misses::total          900                       # number of demand (read+write) MSHR misses
system.cpu27.dcache.overall_mshr_misses::cpu27.data          901                       # number of overall MSHR misses
system.cpu27.dcache.overall_mshr_misses::total          901                       # number of overall MSHR misses
system.cpu27.dcache.ReadReq_mshr_miss_latency::cpu27.data     21952007                       # number of ReadReq MSHR miss cycles
system.cpu27.dcache.ReadReq_mshr_miss_latency::total     21952007                       # number of ReadReq MSHR miss cycles
system.cpu27.dcache.WriteReq_mshr_miss_latency::cpu27.data      2942750                       # number of WriteReq MSHR miss cycles
system.cpu27.dcache.WriteReq_mshr_miss_latency::total      2942750                       # number of WriteReq MSHR miss cycles
system.cpu27.dcache.SoftPFReq_mshr_miss_latency::cpu27.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu27.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu27.dcache.LoadLockedReq_mshr_miss_latency::cpu27.data        47020                       # number of LoadLockedReq MSHR miss cycles
system.cpu27.dcache.LoadLockedReq_mshr_miss_latency::total        47020                       # number of LoadLockedReq MSHR miss cycles
system.cpu27.dcache.StoreCondReq_mshr_miss_latency::cpu27.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu27.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu27.dcache.StoreCondFailReq_mshr_miss_latency::cpu27.data        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu27.dcache.StoreCondFailReq_mshr_miss_latency::total        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu27.dcache.demand_mshr_miss_latency::cpu27.data     24894757                       # number of demand (read+write) MSHR miss cycles
system.cpu27.dcache.demand_mshr_miss_latency::total     24894757                       # number of demand (read+write) MSHR miss cycles
system.cpu27.dcache.overall_mshr_miss_latency::cpu27.data     24897257                       # number of overall MSHR miss cycles
system.cpu27.dcache.overall_mshr_miss_latency::total     24897257                       # number of overall MSHR miss cycles
system.cpu27.dcache.ReadReq_mshr_miss_rate::cpu27.data     0.021585                       # mshr miss rate for ReadReq accesses
system.cpu27.dcache.ReadReq_mshr_miss_rate::total     0.021585                       # mshr miss rate for ReadReq accesses
system.cpu27.dcache.WriteReq_mshr_miss_rate::cpu27.data     0.185185                       # mshr miss rate for WriteReq accesses
system.cpu27.dcache.WriteReq_mshr_miss_rate::total     0.185185                       # mshr miss rate for WriteReq accesses
system.cpu27.dcache.SoftPFReq_mshr_miss_rate::cpu27.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu27.dcache.LoadLockedReq_mshr_miss_rate::cpu27.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu27.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu27.dcache.StoreCondReq_mshr_miss_rate::cpu27.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu27.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu27.dcache.demand_mshr_miss_rate::cpu27.data     0.024882                       # mshr miss rate for demand accesses
system.cpu27.dcache.demand_mshr_miss_rate::total     0.024882                       # mshr miss rate for demand accesses
system.cpu27.dcache.overall_mshr_miss_rate::cpu27.data     0.024907                       # mshr miss rate for overall accesses
system.cpu27.dcache.overall_mshr_miss_rate::total     0.024907                       # mshr miss rate for overall accesses
system.cpu27.dcache.ReadReq_avg_mshr_miss_latency::cpu27.data 28695.433987                       # average ReadReq mshr miss latency
system.cpu27.dcache.ReadReq_avg_mshr_miss_latency::total 28695.433987                       # average ReadReq mshr miss latency
system.cpu27.dcache.WriteReq_avg_mshr_miss_latency::cpu27.data 21798.148148                       # average WriteReq mshr miss latency
system.cpu27.dcache.WriteReq_avg_mshr_miss_latency::total 21798.148148                       # average WriteReq mshr miss latency
system.cpu27.dcache.SoftPFReq_avg_mshr_miss_latency::cpu27.data         2500                       # average SoftPFReq mshr miss latency
system.cpu27.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu27.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu27.data  6717.142857                       # average LoadLockedReq mshr miss latency
system.cpu27.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6717.142857                       # average LoadLockedReq mshr miss latency
system.cpu27.dcache.StoreCondReq_avg_mshr_miss_latency::cpu27.data         1875                       # average StoreCondReq mshr miss latency
system.cpu27.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu27.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu27.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu27.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu27.dcache.demand_avg_mshr_miss_latency::cpu27.data 27660.841111                       # average overall mshr miss latency
system.cpu27.dcache.demand_avg_mshr_miss_latency::total 27660.841111                       # average overall mshr miss latency
system.cpu27.dcache.overall_avg_mshr_miss_latency::cpu27.data 27632.915649                       # average overall mshr miss latency
system.cpu27.dcache.overall_avg_mshr_miss_latency::total 27632.915649                       # average overall mshr miss latency
system.cpu27.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu27.icache.tags.replacements               0                       # number of replacements
system.cpu27.icache.tags.tagsinuse          12.118899                       # Cycle average of tags in use
system.cpu27.icache.tags.total_refs             18892                       # Total number of references to valid blocks.
system.cpu27.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu27.icache.tags.avg_refs          337.357143                       # Average number of references to valid blocks.
system.cpu27.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu27.icache.tags.occ_blocks::cpu27.inst    12.118899                       # Average occupied blocks per requestor
system.cpu27.icache.tags.occ_percent::cpu27.inst     0.023670                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_percent::total     0.023670                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu27.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu27.icache.tags.tag_accesses           37970                       # Number of tag accesses
system.cpu27.icache.tags.data_accesses          37970                       # Number of data accesses
system.cpu27.icache.ReadReq_hits::cpu27.inst        18892                       # number of ReadReq hits
system.cpu27.icache.ReadReq_hits::total         18892                       # number of ReadReq hits
system.cpu27.icache.demand_hits::cpu27.inst        18892                       # number of demand (read+write) hits
system.cpu27.icache.demand_hits::total          18892                       # number of demand (read+write) hits
system.cpu27.icache.overall_hits::cpu27.inst        18892                       # number of overall hits
system.cpu27.icache.overall_hits::total         18892                       # number of overall hits
system.cpu27.icache.ReadReq_misses::cpu27.inst           65                       # number of ReadReq misses
system.cpu27.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu27.icache.demand_misses::cpu27.inst           65                       # number of demand (read+write) misses
system.cpu27.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu27.icache.overall_misses::cpu27.inst           65                       # number of overall misses
system.cpu27.icache.overall_misses::total           65                       # number of overall misses
system.cpu27.icache.ReadReq_miss_latency::cpu27.inst      1996496                       # number of ReadReq miss cycles
system.cpu27.icache.ReadReq_miss_latency::total      1996496                       # number of ReadReq miss cycles
system.cpu27.icache.demand_miss_latency::cpu27.inst      1996496                       # number of demand (read+write) miss cycles
system.cpu27.icache.demand_miss_latency::total      1996496                       # number of demand (read+write) miss cycles
system.cpu27.icache.overall_miss_latency::cpu27.inst      1996496                       # number of overall miss cycles
system.cpu27.icache.overall_miss_latency::total      1996496                       # number of overall miss cycles
system.cpu27.icache.ReadReq_accesses::cpu27.inst        18957                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.ReadReq_accesses::total        18957                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.demand_accesses::cpu27.inst        18957                       # number of demand (read+write) accesses
system.cpu27.icache.demand_accesses::total        18957                       # number of demand (read+write) accesses
system.cpu27.icache.overall_accesses::cpu27.inst        18957                       # number of overall (read+write) accesses
system.cpu27.icache.overall_accesses::total        18957                       # number of overall (read+write) accesses
system.cpu27.icache.ReadReq_miss_rate::cpu27.inst     0.003429                       # miss rate for ReadReq accesses
system.cpu27.icache.ReadReq_miss_rate::total     0.003429                       # miss rate for ReadReq accesses
system.cpu27.icache.demand_miss_rate::cpu27.inst     0.003429                       # miss rate for demand accesses
system.cpu27.icache.demand_miss_rate::total     0.003429                       # miss rate for demand accesses
system.cpu27.icache.overall_miss_rate::cpu27.inst     0.003429                       # miss rate for overall accesses
system.cpu27.icache.overall_miss_rate::total     0.003429                       # miss rate for overall accesses
system.cpu27.icache.ReadReq_avg_miss_latency::cpu27.inst 30715.323077                       # average ReadReq miss latency
system.cpu27.icache.ReadReq_avg_miss_latency::total 30715.323077                       # average ReadReq miss latency
system.cpu27.icache.demand_avg_miss_latency::cpu27.inst 30715.323077                       # average overall miss latency
system.cpu27.icache.demand_avg_miss_latency::total 30715.323077                       # average overall miss latency
system.cpu27.icache.overall_avg_miss_latency::cpu27.inst 30715.323077                       # average overall miss latency
system.cpu27.icache.overall_avg_miss_latency::total 30715.323077                       # average overall miss latency
system.cpu27.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu27.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu27.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu27.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu27.icache.fast_writes                     0                       # number of fast writes performed
system.cpu27.icache.cache_copies                    0                       # number of cache copies performed
system.cpu27.icache.ReadReq_mshr_hits::cpu27.inst            9                       # number of ReadReq MSHR hits
system.cpu27.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu27.icache.demand_mshr_hits::cpu27.inst            9                       # number of demand (read+write) MSHR hits
system.cpu27.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu27.icache.overall_mshr_hits::cpu27.inst            9                       # number of overall MSHR hits
system.cpu27.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu27.icache.ReadReq_mshr_misses::cpu27.inst           56                       # number of ReadReq MSHR misses
system.cpu27.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu27.icache.demand_mshr_misses::cpu27.inst           56                       # number of demand (read+write) MSHR misses
system.cpu27.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu27.icache.overall_mshr_misses::cpu27.inst           56                       # number of overall MSHR misses
system.cpu27.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu27.icache.ReadReq_mshr_miss_latency::cpu27.inst      1843503                       # number of ReadReq MSHR miss cycles
system.cpu27.icache.ReadReq_mshr_miss_latency::total      1843503                       # number of ReadReq MSHR miss cycles
system.cpu27.icache.demand_mshr_miss_latency::cpu27.inst      1843503                       # number of demand (read+write) MSHR miss cycles
system.cpu27.icache.demand_mshr_miss_latency::total      1843503                       # number of demand (read+write) MSHR miss cycles
system.cpu27.icache.overall_mshr_miss_latency::cpu27.inst      1843503                       # number of overall MSHR miss cycles
system.cpu27.icache.overall_mshr_miss_latency::total      1843503                       # number of overall MSHR miss cycles
system.cpu27.icache.ReadReq_mshr_miss_rate::cpu27.inst     0.002954                       # mshr miss rate for ReadReq accesses
system.cpu27.icache.ReadReq_mshr_miss_rate::total     0.002954                       # mshr miss rate for ReadReq accesses
system.cpu27.icache.demand_mshr_miss_rate::cpu27.inst     0.002954                       # mshr miss rate for demand accesses
system.cpu27.icache.demand_mshr_miss_rate::total     0.002954                       # mshr miss rate for demand accesses
system.cpu27.icache.overall_mshr_miss_rate::cpu27.inst     0.002954                       # mshr miss rate for overall accesses
system.cpu27.icache.overall_mshr_miss_rate::total     0.002954                       # mshr miss rate for overall accesses
system.cpu27.icache.ReadReq_avg_mshr_miss_latency::cpu27.inst 32919.696429                       # average ReadReq mshr miss latency
system.cpu27.icache.ReadReq_avg_mshr_miss_latency::total 32919.696429                       # average ReadReq mshr miss latency
system.cpu27.icache.demand_avg_mshr_miss_latency::cpu27.inst 32919.696429                       # average overall mshr miss latency
system.cpu27.icache.demand_avg_mshr_miss_latency::total 32919.696429                       # average overall mshr miss latency
system.cpu27.icache.overall_avg_mshr_miss_latency::cpu27.inst 32919.696429                       # average overall mshr miss latency
system.cpu27.icache.overall_avg_mshr_miss_latency::total 32919.696429                       # average overall mshr miss latency
system.cpu27.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu28.branchPred.lookups                 13053                       # Number of BP lookups
system.cpu28.branchPred.condPredicted           12664                       # Number of conditional branches predicted
system.cpu28.branchPred.condIncorrect             255                       # Number of conditional branches incorrect
system.cpu28.branchPred.BTBLookups              11519                       # Number of BTB lookups
system.cpu28.branchPred.BTBHits                 10958                       # Number of BTB hits
system.cpu28.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu28.branchPred.BTBHitPct           95.129786                       # BTB Hit Percentage
system.cpu28.branchPred.usedRAS                   122                       # Number of times the RAS was used to get a target.
system.cpu28.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu28.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.inst_hits                          0                       # ITB inst hits
system.cpu28.dtb.inst_misses                        0                       # ITB inst misses
system.cpu28.dtb.read_hits                          0                       # DTB read hits
system.cpu28.dtb.read_misses                        0                       # DTB read misses
system.cpu28.dtb.write_hits                         0                       # DTB write hits
system.cpu28.dtb.write_misses                       0                       # DTB write misses
system.cpu28.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu28.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu28.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu28.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu28.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dtb.read_accesses                      0                       # DTB read accesses
system.cpu28.dtb.write_accesses                     0                       # DTB write accesses
system.cpu28.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.dtb.hits                               0                       # DTB hits
system.cpu28.dtb.misses                             0                       # DTB misses
system.cpu28.dtb.accesses                           0                       # DTB accesses
system.cpu28.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.itb.walker.walks                       0                       # Table walker walks requested
system.cpu28.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.inst_hits                          0                       # ITB inst hits
system.cpu28.itb.inst_misses                        0                       # ITB inst misses
system.cpu28.itb.read_hits                          0                       # DTB read hits
system.cpu28.itb.read_misses                        0                       # DTB read misses
system.cpu28.itb.write_hits                         0                       # DTB write hits
system.cpu28.itb.write_misses                       0                       # DTB write misses
system.cpu28.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu28.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu28.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu28.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu28.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.itb.read_accesses                      0                       # DTB read accesses
system.cpu28.itb.write_accesses                     0                       # DTB write accesses
system.cpu28.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.itb.hits                               0                       # DTB hits
system.cpu28.itb.misses                             0                       # DTB misses
system.cpu28.itb.accesses                           0                       # DTB accesses
system.cpu28.numCycles                          83717                       # number of cpu cycles simulated
system.cpu28.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu28.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu28.fetch.icacheStallCycles            19941                       # Number of cycles fetch is stalled on an Icache miss
system.cpu28.fetch.Insts                       154549                       # Number of instructions fetch has processed
system.cpu28.fetch.Branches                     13053                       # Number of branches that fetch encountered
system.cpu28.fetch.predictedBranches            11080                       # Number of branches that fetch has predicted taken
system.cpu28.fetch.Cycles                       61426                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu28.fetch.SquashCycles                   551                       # Number of cycles fetch has spent squashing
system.cpu28.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu28.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu28.fetch.CacheLines                   18963                       # Number of cache lines fetched
system.cpu28.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu28.fetch.rateDist::samples            81650                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::mean            1.911806                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::stdev           2.981180                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::0                  53168     65.12%     65.12% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::1                   2956      3.62%     68.74% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::2                   1837      2.25%     70.99% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::3                   2790      3.42%     74.40% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::4                   2167      2.65%     77.06% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::5                   1958      2.40%     79.46% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::6                   2387      2.92%     82.38% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::7                   6777      8.30%     90.68% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::8                   7610      9.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::total              81650                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.branchRate                0.155918                       # Number of branch fetches per cycle
system.cpu28.fetch.rate                      1.846089                       # Number of inst fetches per cycle
system.cpu28.decode.IdleCycles                   7548                       # Number of cycles decode is idle
system.cpu28.decode.BlockedCycles               54810                       # Number of cycles decode is blocked
system.cpu28.decode.RunCycles                    2710                       # Number of cycles decode is running
system.cpu28.decode.UnblockCycles               16336                       # Number of cycles decode is unblocking
system.cpu28.decode.SquashCycles                  246                       # Number of cycles decode is squashing
system.cpu28.decode.BranchResolved                174                       # Number of times decode resolved a branch
system.cpu28.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu28.decode.DecodedInsts               149406                       # Number of instructions handled by decode
system.cpu28.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu28.rename.SquashCycles                  246                       # Number of cycles rename is squashing
system.cpu28.rename.IdleCycles                  12507                       # Number of cycles rename is idle
system.cpu28.rename.BlockCycles                 10885                       # Number of cycles rename is blocking
system.cpu28.rename.serializeStallCycles         1520                       # count of cycles rename stalled for serializing inst
system.cpu28.rename.RunCycles                   13846                       # Number of cycles rename is running
system.cpu28.rename.UnblockCycles               42646                       # Number of cycles rename is unblocking
system.cpu28.rename.RenamedInsts               148264                       # Number of instructions processed by rename
system.cpu28.rename.ROBFullEvents                  36                       # Number of times rename has blocked due to ROB full
system.cpu28.rename.IQFullEvents                40447                       # Number of times rename has blocked due to IQ full
system.cpu28.rename.LQFullEvents                  394                       # Number of times rename has blocked due to LQ full
system.cpu28.rename.RenamedOperands            201654                       # Number of destination operands rename has renamed
system.cpu28.rename.RenameLookups              730015                       # Number of register rename lookups that rename has made
system.cpu28.rename.int_rename_lookups         241280                       # Number of integer rename lookups
system.cpu28.rename.CommittedMaps              187411                       # Number of HB maps that are committed
system.cpu28.rename.UndoneMaps                  14242                       # Number of HB maps that are undone due to squashing
system.cpu28.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu28.rename.tempSerializingInsts           38                       # count of temporary serializing insts renamed
system.cpu28.rename.skidInsts                   79364                       # count of insts added to the skid buffer
system.cpu28.memDep0.insertedLoads              37631                       # Number of loads inserted to the mem dependence unit.
system.cpu28.memDep0.insertedStores              1148                       # Number of stores inserted to the mem dependence unit.
system.cpu28.memDep0.conflictingLoads             409                       # Number of conflicting loads.
system.cpu28.memDep0.conflictingStores             56                       # Number of conflicting stores.
system.cpu28.iq.iqInstsAdded                   147172                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu28.iq.iqNonSpecInstsAdded                55                       # Number of non-speculative instructions added to the IQ
system.cpu28.iq.iqInstsIssued                  145093                       # Number of instructions issued
system.cpu28.iq.iqSquashedInstsIssued             871                       # Number of squashed instructions issued
system.cpu28.iq.iqSquashedInstsExamined         10136                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu28.iq.iqSquashedOperandsExamined        45890                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu28.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu28.iq.issued_per_cycle::samples        81650                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::mean       1.777012                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::stdev      0.611479                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::0              8191     10.03%     10.03% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::1              1825      2.24%     12.27% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::2             71634     87.73%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::total         81650                       # Number of insts issued each cycle
system.cpu28.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu28.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu28.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu28.iq.FU_type_0::IntAlu               77436     53.37%     53.37% # Type of FU issued
system.cpu28.iq.FU_type_0::IntMult              24580     16.94%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::IntDiv                   0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatAdd                 0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCmp                 0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCvt                 0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMult                0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatDiv                 0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatSqrt                0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAdd                  0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAddAcc               0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAlu                  0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCmp                  0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCvt                  0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMisc                 0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMult                 0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMultAcc              0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShift                0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSqrt                 0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMult            0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.31% # Type of FU issued
system.cpu28.iq.FU_type_0::MemRead              42325     29.17%     99.48% # Type of FU issued
system.cpu28.iq.FU_type_0::MemWrite               752      0.52%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::total               145093                       # Type of FU issued
system.cpu28.iq.rate                         1.733137                       # Inst issue rate
system.cpu28.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu28.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu28.iq.int_inst_queue_reads           372707                       # Number of integer instruction queue reads
system.cpu28.iq.int_inst_queue_writes          157372                       # Number of integer instruction queue writes
system.cpu28.iq.int_inst_queue_wakeup_accesses       137879                       # Number of integer instruction queue wakeup accesses
system.cpu28.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu28.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu28.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu28.iq.int_alu_accesses               145093                       # Number of integer alu accesses
system.cpu28.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu28.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu28.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu28.iew.lsq.thread0.squashedLoads         2603                       # Number of loads squashed
system.cpu28.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu28.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu28.iew.lsq.thread0.squashedStores          444                       # Number of stores squashed
system.cpu28.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu28.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu28.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu28.iew.lsq.thread0.cacheBlocked         6797                       # Number of times an access to memory failed due to the cache being blocked
system.cpu28.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu28.iew.iewSquashCycles                  246                       # Number of cycles IEW is squashing
system.cpu28.iew.iewBlockCycles                  3090                       # Number of cycles IEW is blocking
system.cpu28.iew.iewUnblockCycles                1223                       # Number of cycles IEW is unblocking
system.cpu28.iew.iewDispatchedInsts            147230                       # Number of instructions dispatched to IQ
system.cpu28.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu28.iew.iewDispLoadInsts               37631                       # Number of dispatched load instructions
system.cpu28.iew.iewDispStoreInsts               1148                       # Number of dispatched store instructions
system.cpu28.iew.iewDispNonSpecInsts               28                       # Number of dispatched non-speculative instructions
system.cpu28.iew.iewIQFullEvents                   14                       # Number of times the IQ has become full, causing a stall
system.cpu28.iew.iewLSQFullEvents                1026                       # Number of times the LSQ has become full, causing a stall
system.cpu28.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu28.iew.predictedTakenIncorrect          150                       # Number of branches that were predicted taken incorrectly
system.cpu28.iew.predictedNotTakenIncorrect           85                       # Number of branches that were predicted not taken incorrectly
system.cpu28.iew.branchMispredicts                235                       # Number of branch mispredicts detected at execute
system.cpu28.iew.iewExecutedInsts              144911                       # Number of executed instructions
system.cpu28.iew.iewExecLoadInsts               42174                       # Number of load instructions executed
system.cpu28.iew.iewExecSquashedInsts             182                       # Number of squashed instructions skipped in execute
system.cpu28.iew.exec_swp                           0                       # number of swp insts executed
system.cpu28.iew.exec_nop                           3                       # number of nop insts executed
system.cpu28.iew.exec_refs                      42915                       # number of memory reference insts executed
system.cpu28.iew.exec_branches                  11358                       # Number of branches executed
system.cpu28.iew.exec_stores                      741                       # Number of stores executed
system.cpu28.iew.exec_rate                   1.730963                       # Inst execution rate
system.cpu28.iew.wb_sent                       137914                       # cumulative count of insts sent to commit
system.cpu28.iew.wb_count                      137879                       # cumulative count of insts written-back
system.cpu28.iew.wb_producers                  123864                       # num instructions producing a value
system.cpu28.iew.wb_consumers                  206708                       # num instructions consuming a value
system.cpu28.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu28.iew.wb_rate                     1.646965                       # insts written-back per cycle
system.cpu28.iew.wb_fanout                   0.599222                       # average fanout of values written-back
system.cpu28.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu28.commit.commitSquashedInsts         10139                       # The number of squashed insts skipped by commit
system.cpu28.commit.commitNonSpecStalls            43                       # The number of times commit has been forced to stall to communicate backwards
system.cpu28.commit.branchMispredicts             226                       # The number of times a branch was mispredicted
system.cpu28.commit.committed_per_cycle::samples        80230                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::mean     1.708725                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::stdev     2.339862                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::0        29230     36.43%     36.43% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::1        23174     28.88%     65.32% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::2        12875     16.05%     81.36% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::3         4990      6.22%     87.58% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::4          315      0.39%     87.98% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::5         1646      2.05%     90.03% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::6           61      0.08%     90.10% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::7          171      0.21%     90.32% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::8         7768      9.68%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::total        80230                       # Number of insts commited each cycle
system.cpu28.commit.committedInsts             136502                       # Number of instructions committed
system.cpu28.commit.committedOps               137091                       # Number of ops (including micro ops) committed
system.cpu28.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu28.commit.refs                        35732                       # Number of memory references committed
system.cpu28.commit.loads                       35028                       # Number of loads committed
system.cpu28.commit.membars                        22                       # Number of memory barriers committed
system.cpu28.commit.branches                    11278                       # Number of branches committed
system.cpu28.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu28.commit.int_insts                  125895                       # Number of committed integer instructions.
system.cpu28.commit.function_calls                 52                       # Number of function calls committed.
system.cpu28.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IntAlu          76780     56.01%     56.01% # Class of committed instruction
system.cpu28.commit.op_class_0::IntMult         24579     17.93%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::IntDiv              0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatAdd            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCmp            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCvt            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMult            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatDiv            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatSqrt            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAdd             0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAddAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAlu             0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCmp             0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCvt             0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMisc            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMult            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMultAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShift            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShiftAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSqrt            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAdd            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAlu            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCmp            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCvt            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMult            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.94% # Class of committed instruction
system.cpu28.commit.op_class_0::MemRead         35028     25.55%     99.49% # Class of committed instruction
system.cpu28.commit.op_class_0::MemWrite          704      0.51%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::total          137091                       # Class of committed instruction
system.cpu28.commit.bw_lim_events                7768                       # number cycles where commit BW limit reached
system.cpu28.rob.rob_reads                     219523                       # The number of ROB reads
system.cpu28.rob.rob_writes                    295887                       # The number of ROB writes
system.cpu28.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu28.idleCycles                          2067                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu28.quiesceCycles                     253243                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu28.committedInsts                    136502                       # Number of Instructions Simulated
system.cpu28.committedOps                      137091                       # Number of Ops (including micro ops) Simulated
system.cpu28.cpi                             0.613302                       # CPI: Cycles Per Instruction
system.cpu28.cpi_total                       0.613302                       # CPI: Total CPI of All Threads
system.cpu28.ipc                             1.630517                       # IPC: Instructions Per Cycle
system.cpu28.ipc_total                       1.630517                       # IPC: Total IPC of All Threads
system.cpu28.int_regfile_reads                 233361                       # number of integer regfile reads
system.cpu28.int_regfile_writes                121651                       # number of integer regfile writes
system.cpu28.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu28.cc_regfile_reads                  540255                       # number of cc regfile reads
system.cpu28.cc_regfile_writes                  66760                       # number of cc regfile writes
system.cpu28.misc_regfile_reads                 43379                       # number of misc regfile reads
system.cpu28.misc_regfile_writes                   35                       # number of misc regfile writes
system.cpu28.dcache.tags.replacements             338                       # number of replacements
system.cpu28.dcache.tags.tagsinuse         103.893938                       # Cycle average of tags in use
system.cpu28.dcache.tags.total_refs             34128                       # Total number of references to valid blocks.
system.cpu28.dcache.tags.sampled_refs             894                       # Sample count of references to valid blocks.
system.cpu28.dcache.tags.avg_refs           38.174497                       # Average number of references to valid blocks.
system.cpu28.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu28.dcache.tags.occ_blocks::cpu28.data   103.893938                       # Average occupied blocks per requestor
system.cpu28.dcache.tags.occ_percent::cpu28.data     0.101459                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_percent::total     0.101459                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.cpu28.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu28.dcache.tags.tag_accesses           73006                       # Number of tag accesses
system.cpu28.dcache.tags.data_accesses          73006                       # Number of data accesses
system.cpu28.dcache.ReadReq_hits::cpu28.data        33706                       # number of ReadReq hits
system.cpu28.dcache.ReadReq_hits::total         33706                       # number of ReadReq hits
system.cpu28.dcache.WriteReq_hits::cpu28.data          415                       # number of WriteReq hits
system.cpu28.dcache.WriteReq_hits::total          415                       # number of WriteReq hits
system.cpu28.dcache.SoftPFReq_hits::cpu28.data            2                       # number of SoftPFReq hits
system.cpu28.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu28.dcache.demand_hits::cpu28.data        34121                       # number of demand (read+write) hits
system.cpu28.dcache.demand_hits::total          34121                       # number of demand (read+write) hits
system.cpu28.dcache.overall_hits::cpu28.data        34123                       # number of overall hits
system.cpu28.dcache.overall_hits::total         34123                       # number of overall hits
system.cpu28.dcache.ReadReq_misses::cpu28.data         1634                       # number of ReadReq misses
system.cpu28.dcache.ReadReq_misses::total         1634                       # number of ReadReq misses
system.cpu28.dcache.WriteReq_misses::cpu28.data          278                       # number of WriteReq misses
system.cpu28.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu28.dcache.SoftPFReq_misses::cpu28.data            1                       # number of SoftPFReq misses
system.cpu28.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu28.dcache.LoadLockedReq_misses::cpu28.data            9                       # number of LoadLockedReq misses
system.cpu28.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu28.dcache.StoreCondReq_misses::cpu28.data            3                       # number of StoreCondReq misses
system.cpu28.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu28.dcache.demand_misses::cpu28.data         1912                       # number of demand (read+write) misses
system.cpu28.dcache.demand_misses::total         1912                       # number of demand (read+write) misses
system.cpu28.dcache.overall_misses::cpu28.data         1913                       # number of overall misses
system.cpu28.dcache.overall_misses::total         1913                       # number of overall misses
system.cpu28.dcache.ReadReq_miss_latency::cpu28.data     46340991                       # number of ReadReq miss cycles
system.cpu28.dcache.ReadReq_miss_latency::total     46340991                       # number of ReadReq miss cycles
system.cpu28.dcache.WriteReq_miss_latency::cpu28.data      9346250                       # number of WriteReq miss cycles
system.cpu28.dcache.WriteReq_miss_latency::total      9346250                       # number of WriteReq miss cycles
system.cpu28.dcache.LoadLockedReq_miss_latency::cpu28.data       146466                       # number of LoadLockedReq miss cycles
system.cpu28.dcache.LoadLockedReq_miss_latency::total       146466                       # number of LoadLockedReq miss cycles
system.cpu28.dcache.StoreCondReq_miss_latency::cpu28.data        12500                       # number of StoreCondReq miss cycles
system.cpu28.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu28.dcache.demand_miss_latency::cpu28.data     55687241                       # number of demand (read+write) miss cycles
system.cpu28.dcache.demand_miss_latency::total     55687241                       # number of demand (read+write) miss cycles
system.cpu28.dcache.overall_miss_latency::cpu28.data     55687241                       # number of overall miss cycles
system.cpu28.dcache.overall_miss_latency::total     55687241                       # number of overall miss cycles
system.cpu28.dcache.ReadReq_accesses::cpu28.data        35340                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.ReadReq_accesses::total        35340                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_accesses::cpu28.data          693                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_accesses::total          693                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_accesses::cpu28.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_accesses::cpu28.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_accesses::cpu28.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.demand_accesses::cpu28.data        36033                       # number of demand (read+write) accesses
system.cpu28.dcache.demand_accesses::total        36033                       # number of demand (read+write) accesses
system.cpu28.dcache.overall_accesses::cpu28.data        36036                       # number of overall (read+write) accesses
system.cpu28.dcache.overall_accesses::total        36036                       # number of overall (read+write) accesses
system.cpu28.dcache.ReadReq_miss_rate::cpu28.data     0.046237                       # miss rate for ReadReq accesses
system.cpu28.dcache.ReadReq_miss_rate::total     0.046237                       # miss rate for ReadReq accesses
system.cpu28.dcache.WriteReq_miss_rate::cpu28.data     0.401154                       # miss rate for WriteReq accesses
system.cpu28.dcache.WriteReq_miss_rate::total     0.401154                       # miss rate for WriteReq accesses
system.cpu28.dcache.SoftPFReq_miss_rate::cpu28.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.LoadLockedReq_miss_rate::cpu28.data            1                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.StoreCondReq_miss_rate::cpu28.data            1                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.demand_miss_rate::cpu28.data     0.053062                       # miss rate for demand accesses
system.cpu28.dcache.demand_miss_rate::total     0.053062                       # miss rate for demand accesses
system.cpu28.dcache.overall_miss_rate::cpu28.data     0.053086                       # miss rate for overall accesses
system.cpu28.dcache.overall_miss_rate::total     0.053086                       # miss rate for overall accesses
system.cpu28.dcache.ReadReq_avg_miss_latency::cpu28.data 28360.459608                       # average ReadReq miss latency
system.cpu28.dcache.ReadReq_avg_miss_latency::total 28360.459608                       # average ReadReq miss latency
system.cpu28.dcache.WriteReq_avg_miss_latency::cpu28.data 33619.604317                       # average WriteReq miss latency
system.cpu28.dcache.WriteReq_avg_miss_latency::total 33619.604317                       # average WriteReq miss latency
system.cpu28.dcache.LoadLockedReq_avg_miss_latency::cpu28.data        16274                       # average LoadLockedReq miss latency
system.cpu28.dcache.LoadLockedReq_avg_miss_latency::total        16274                       # average LoadLockedReq miss latency
system.cpu28.dcache.StoreCondReq_avg_miss_latency::cpu28.data  4166.666667                       # average StoreCondReq miss latency
system.cpu28.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu28.dcache.demand_avg_miss_latency::cpu28.data 29125.126046                       # average overall miss latency
system.cpu28.dcache.demand_avg_miss_latency::total 29125.126046                       # average overall miss latency
system.cpu28.dcache.overall_avg_miss_latency::cpu28.data 29109.901202                       # average overall miss latency
system.cpu28.dcache.overall_avg_miss_latency::total 29109.901202                       # average overall miss latency
system.cpu28.dcache.blocked_cycles::no_mshrs         9017                       # number of cycles access was blocked
system.cpu28.dcache.blocked_cycles::no_targets          201                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_mshrs             494                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_mshrs    18.253036                       # average number of cycles each access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_targets          201                       # average number of cycles each access was blocked
system.cpu28.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu28.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu28.dcache.writebacks::writebacks          135                       # number of writebacks
system.cpu28.dcache.writebacks::total             135                       # number of writebacks
system.cpu28.dcache.ReadReq_mshr_hits::cpu28.data          868                       # number of ReadReq MSHR hits
system.cpu28.dcache.ReadReq_mshr_hits::total          868                       # number of ReadReq MSHR hits
system.cpu28.dcache.WriteReq_mshr_hits::cpu28.data          143                       # number of WriteReq MSHR hits
system.cpu28.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu28.dcache.demand_mshr_hits::cpu28.data         1011                       # number of demand (read+write) MSHR hits
system.cpu28.dcache.demand_mshr_hits::total         1011                       # number of demand (read+write) MSHR hits
system.cpu28.dcache.overall_mshr_hits::cpu28.data         1011                       # number of overall MSHR hits
system.cpu28.dcache.overall_mshr_hits::total         1011                       # number of overall MSHR hits
system.cpu28.dcache.ReadReq_mshr_misses::cpu28.data          766                       # number of ReadReq MSHR misses
system.cpu28.dcache.ReadReq_mshr_misses::total          766                       # number of ReadReq MSHR misses
system.cpu28.dcache.WriteReq_mshr_misses::cpu28.data          135                       # number of WriteReq MSHR misses
system.cpu28.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu28.dcache.SoftPFReq_mshr_misses::cpu28.data            1                       # number of SoftPFReq MSHR misses
system.cpu28.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu28.dcache.LoadLockedReq_mshr_misses::cpu28.data            9                       # number of LoadLockedReq MSHR misses
system.cpu28.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu28.dcache.StoreCondReq_mshr_misses::cpu28.data            3                       # number of StoreCondReq MSHR misses
system.cpu28.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu28.dcache.demand_mshr_misses::cpu28.data          901                       # number of demand (read+write) MSHR misses
system.cpu28.dcache.demand_mshr_misses::total          901                       # number of demand (read+write) MSHR misses
system.cpu28.dcache.overall_mshr_misses::cpu28.data          902                       # number of overall MSHR misses
system.cpu28.dcache.overall_mshr_misses::total          902                       # number of overall MSHR misses
system.cpu28.dcache.ReadReq_mshr_miss_latency::cpu28.data     22593505                       # number of ReadReq MSHR miss cycles
system.cpu28.dcache.ReadReq_mshr_miss_latency::total     22593505                       # number of ReadReq MSHR miss cycles
system.cpu28.dcache.WriteReq_mshr_miss_latency::cpu28.data      3439250                       # number of WriteReq MSHR miss cycles
system.cpu28.dcache.WriteReq_mshr_miss_latency::total      3439250                       # number of WriteReq MSHR miss cycles
system.cpu28.dcache.SoftPFReq_mshr_miss_latency::cpu28.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu28.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu28.dcache.LoadLockedReq_mshr_miss_latency::cpu28.data       127034                       # number of LoadLockedReq MSHR miss cycles
system.cpu28.dcache.LoadLockedReq_mshr_miss_latency::total       127034                       # number of LoadLockedReq MSHR miss cycles
system.cpu28.dcache.StoreCondReq_mshr_miss_latency::cpu28.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu28.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu28.dcache.demand_mshr_miss_latency::cpu28.data     26032755                       # number of demand (read+write) MSHR miss cycles
system.cpu28.dcache.demand_mshr_miss_latency::total     26032755                       # number of demand (read+write) MSHR miss cycles
system.cpu28.dcache.overall_mshr_miss_latency::cpu28.data     26035255                       # number of overall MSHR miss cycles
system.cpu28.dcache.overall_mshr_miss_latency::total     26035255                       # number of overall MSHR miss cycles
system.cpu28.dcache.ReadReq_mshr_miss_rate::cpu28.data     0.021675                       # mshr miss rate for ReadReq accesses
system.cpu28.dcache.ReadReq_mshr_miss_rate::total     0.021675                       # mshr miss rate for ReadReq accesses
system.cpu28.dcache.WriteReq_mshr_miss_rate::cpu28.data     0.194805                       # mshr miss rate for WriteReq accesses
system.cpu28.dcache.WriteReq_mshr_miss_rate::total     0.194805                       # mshr miss rate for WriteReq accesses
system.cpu28.dcache.SoftPFReq_mshr_miss_rate::cpu28.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu28.dcache.LoadLockedReq_mshr_miss_rate::cpu28.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu28.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu28.dcache.StoreCondReq_mshr_miss_rate::cpu28.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu28.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu28.dcache.demand_mshr_miss_rate::cpu28.data     0.025005                       # mshr miss rate for demand accesses
system.cpu28.dcache.demand_mshr_miss_rate::total     0.025005                       # mshr miss rate for demand accesses
system.cpu28.dcache.overall_mshr_miss_rate::cpu28.data     0.025031                       # mshr miss rate for overall accesses
system.cpu28.dcache.overall_mshr_miss_rate::total     0.025031                       # mshr miss rate for overall accesses
system.cpu28.dcache.ReadReq_avg_mshr_miss_latency::cpu28.data 29495.437337                       # average ReadReq mshr miss latency
system.cpu28.dcache.ReadReq_avg_mshr_miss_latency::total 29495.437337                       # average ReadReq mshr miss latency
system.cpu28.dcache.WriteReq_avg_mshr_miss_latency::cpu28.data 25475.925926                       # average WriteReq mshr miss latency
system.cpu28.dcache.WriteReq_avg_mshr_miss_latency::total 25475.925926                       # average WriteReq mshr miss latency
system.cpu28.dcache.SoftPFReq_avg_mshr_miss_latency::cpu28.data         2500                       # average SoftPFReq mshr miss latency
system.cpu28.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu28.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu28.data 14114.888889                       # average LoadLockedReq mshr miss latency
system.cpu28.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14114.888889                       # average LoadLockedReq mshr miss latency
system.cpu28.dcache.StoreCondReq_avg_mshr_miss_latency::cpu28.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu28.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu28.dcache.demand_avg_mshr_miss_latency::cpu28.data 28893.179800                       # average overall mshr miss latency
system.cpu28.dcache.demand_avg_mshr_miss_latency::total 28893.179800                       # average overall mshr miss latency
system.cpu28.dcache.overall_avg_mshr_miss_latency::cpu28.data 28863.919069                       # average overall mshr miss latency
system.cpu28.dcache.overall_avg_mshr_miss_latency::total 28863.919069                       # average overall mshr miss latency
system.cpu28.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu28.icache.tags.replacements               0                       # number of replacements
system.cpu28.icache.tags.tagsinuse          12.076303                       # Cycle average of tags in use
system.cpu28.icache.tags.total_refs             18896                       # Total number of references to valid blocks.
system.cpu28.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu28.icache.tags.avg_refs          337.428571                       # Average number of references to valid blocks.
system.cpu28.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu28.icache.tags.occ_blocks::cpu28.inst    12.076303                       # Average occupied blocks per requestor
system.cpu28.icache.tags.occ_percent::cpu28.inst     0.023587                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_percent::total     0.023587                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu28.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu28.icache.tags.tag_accesses           37982                       # Number of tag accesses
system.cpu28.icache.tags.data_accesses          37982                       # Number of data accesses
system.cpu28.icache.ReadReq_hits::cpu28.inst        18896                       # number of ReadReq hits
system.cpu28.icache.ReadReq_hits::total         18896                       # number of ReadReq hits
system.cpu28.icache.demand_hits::cpu28.inst        18896                       # number of demand (read+write) hits
system.cpu28.icache.demand_hits::total          18896                       # number of demand (read+write) hits
system.cpu28.icache.overall_hits::cpu28.inst        18896                       # number of overall hits
system.cpu28.icache.overall_hits::total         18896                       # number of overall hits
system.cpu28.icache.ReadReq_misses::cpu28.inst           67                       # number of ReadReq misses
system.cpu28.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu28.icache.demand_misses::cpu28.inst           67                       # number of demand (read+write) misses
system.cpu28.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu28.icache.overall_misses::cpu28.inst           67                       # number of overall misses
system.cpu28.icache.overall_misses::total           67                       # number of overall misses
system.cpu28.icache.ReadReq_miss_latency::cpu28.inst      2383498                       # number of ReadReq miss cycles
system.cpu28.icache.ReadReq_miss_latency::total      2383498                       # number of ReadReq miss cycles
system.cpu28.icache.demand_miss_latency::cpu28.inst      2383498                       # number of demand (read+write) miss cycles
system.cpu28.icache.demand_miss_latency::total      2383498                       # number of demand (read+write) miss cycles
system.cpu28.icache.overall_miss_latency::cpu28.inst      2383498                       # number of overall miss cycles
system.cpu28.icache.overall_miss_latency::total      2383498                       # number of overall miss cycles
system.cpu28.icache.ReadReq_accesses::cpu28.inst        18963                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.ReadReq_accesses::total        18963                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.demand_accesses::cpu28.inst        18963                       # number of demand (read+write) accesses
system.cpu28.icache.demand_accesses::total        18963                       # number of demand (read+write) accesses
system.cpu28.icache.overall_accesses::cpu28.inst        18963                       # number of overall (read+write) accesses
system.cpu28.icache.overall_accesses::total        18963                       # number of overall (read+write) accesses
system.cpu28.icache.ReadReq_miss_rate::cpu28.inst     0.003533                       # miss rate for ReadReq accesses
system.cpu28.icache.ReadReq_miss_rate::total     0.003533                       # miss rate for ReadReq accesses
system.cpu28.icache.demand_miss_rate::cpu28.inst     0.003533                       # miss rate for demand accesses
system.cpu28.icache.demand_miss_rate::total     0.003533                       # miss rate for demand accesses
system.cpu28.icache.overall_miss_rate::cpu28.inst     0.003533                       # miss rate for overall accesses
system.cpu28.icache.overall_miss_rate::total     0.003533                       # miss rate for overall accesses
system.cpu28.icache.ReadReq_avg_miss_latency::cpu28.inst 35574.597015                       # average ReadReq miss latency
system.cpu28.icache.ReadReq_avg_miss_latency::total 35574.597015                       # average ReadReq miss latency
system.cpu28.icache.demand_avg_miss_latency::cpu28.inst 35574.597015                       # average overall miss latency
system.cpu28.icache.demand_avg_miss_latency::total 35574.597015                       # average overall miss latency
system.cpu28.icache.overall_avg_miss_latency::cpu28.inst 35574.597015                       # average overall miss latency
system.cpu28.icache.overall_avg_miss_latency::total 35574.597015                       # average overall miss latency
system.cpu28.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu28.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu28.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu28.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu28.icache.fast_writes                     0                       # number of fast writes performed
system.cpu28.icache.cache_copies                    0                       # number of cache copies performed
system.cpu28.icache.ReadReq_mshr_hits::cpu28.inst           11                       # number of ReadReq MSHR hits
system.cpu28.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu28.icache.demand_mshr_hits::cpu28.inst           11                       # number of demand (read+write) MSHR hits
system.cpu28.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu28.icache.overall_mshr_hits::cpu28.inst           11                       # number of overall MSHR hits
system.cpu28.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu28.icache.ReadReq_mshr_misses::cpu28.inst           56                       # number of ReadReq MSHR misses
system.cpu28.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu28.icache.demand_mshr_misses::cpu28.inst           56                       # number of demand (read+write) MSHR misses
system.cpu28.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu28.icache.overall_mshr_misses::cpu28.inst           56                       # number of overall MSHR misses
system.cpu28.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu28.icache.ReadReq_mshr_miss_latency::cpu28.inst      1847502                       # number of ReadReq MSHR miss cycles
system.cpu28.icache.ReadReq_mshr_miss_latency::total      1847502                       # number of ReadReq MSHR miss cycles
system.cpu28.icache.demand_mshr_miss_latency::cpu28.inst      1847502                       # number of demand (read+write) MSHR miss cycles
system.cpu28.icache.demand_mshr_miss_latency::total      1847502                       # number of demand (read+write) MSHR miss cycles
system.cpu28.icache.overall_mshr_miss_latency::cpu28.inst      1847502                       # number of overall MSHR miss cycles
system.cpu28.icache.overall_mshr_miss_latency::total      1847502                       # number of overall MSHR miss cycles
system.cpu28.icache.ReadReq_mshr_miss_rate::cpu28.inst     0.002953                       # mshr miss rate for ReadReq accesses
system.cpu28.icache.ReadReq_mshr_miss_rate::total     0.002953                       # mshr miss rate for ReadReq accesses
system.cpu28.icache.demand_mshr_miss_rate::cpu28.inst     0.002953                       # mshr miss rate for demand accesses
system.cpu28.icache.demand_mshr_miss_rate::total     0.002953                       # mshr miss rate for demand accesses
system.cpu28.icache.overall_mshr_miss_rate::cpu28.inst     0.002953                       # mshr miss rate for overall accesses
system.cpu28.icache.overall_mshr_miss_rate::total     0.002953                       # mshr miss rate for overall accesses
system.cpu28.icache.ReadReq_avg_mshr_miss_latency::cpu28.inst 32991.107143                       # average ReadReq mshr miss latency
system.cpu28.icache.ReadReq_avg_mshr_miss_latency::total 32991.107143                       # average ReadReq mshr miss latency
system.cpu28.icache.demand_avg_mshr_miss_latency::cpu28.inst 32991.107143                       # average overall mshr miss latency
system.cpu28.icache.demand_avg_mshr_miss_latency::total 32991.107143                       # average overall mshr miss latency
system.cpu28.icache.overall_avg_mshr_miss_latency::cpu28.inst 32991.107143                       # average overall mshr miss latency
system.cpu28.icache.overall_avg_mshr_miss_latency::total 32991.107143                       # average overall mshr miss latency
system.cpu28.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu29.branchPred.lookups                 12944                       # Number of BP lookups
system.cpu29.branchPred.condPredicted           12530                       # Number of conditional branches predicted
system.cpu29.branchPred.condIncorrect             262                       # Number of conditional branches incorrect
system.cpu29.branchPred.BTBLookups              11269                       # Number of BTB lookups
system.cpu29.branchPred.BTBHits                 10885                       # Number of BTB hits
system.cpu29.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu29.branchPred.BTBHitPct           96.592422                       # BTB Hit Percentage
system.cpu29.branchPred.usedRAS                   129                       # Number of times the RAS was used to get a target.
system.cpu29.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu29.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.inst_hits                          0                       # ITB inst hits
system.cpu29.dtb.inst_misses                        0                       # ITB inst misses
system.cpu29.dtb.read_hits                          0                       # DTB read hits
system.cpu29.dtb.read_misses                        0                       # DTB read misses
system.cpu29.dtb.write_hits                         0                       # DTB write hits
system.cpu29.dtb.write_misses                       0                       # DTB write misses
system.cpu29.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu29.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu29.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu29.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu29.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dtb.read_accesses                      0                       # DTB read accesses
system.cpu29.dtb.write_accesses                     0                       # DTB write accesses
system.cpu29.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.dtb.hits                               0                       # DTB hits
system.cpu29.dtb.misses                             0                       # DTB misses
system.cpu29.dtb.accesses                           0                       # DTB accesses
system.cpu29.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.itb.walker.walks                       0                       # Table walker walks requested
system.cpu29.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.inst_hits                          0                       # ITB inst hits
system.cpu29.itb.inst_misses                        0                       # ITB inst misses
system.cpu29.itb.read_hits                          0                       # DTB read hits
system.cpu29.itb.read_misses                        0                       # DTB read misses
system.cpu29.itb.write_hits                         0                       # DTB write hits
system.cpu29.itb.write_misses                       0                       # DTB write misses
system.cpu29.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu29.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu29.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu29.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu29.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.itb.read_accesses                      0                       # DTB read accesses
system.cpu29.itb.write_accesses                     0                       # DTB write accesses
system.cpu29.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.itb.hits                               0                       # DTB hits
system.cpu29.itb.misses                             0                       # DTB misses
system.cpu29.itb.accesses                           0                       # DTB accesses
system.cpu29.numCycles                          83171                       # number of cpu cycles simulated
system.cpu29.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu29.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu29.fetch.icacheStallCycles            19931                       # Number of cycles fetch is stalled on an Icache miss
system.cpu29.fetch.Insts                       154231                       # Number of instructions fetch has processed
system.cpu29.fetch.Branches                     12944                       # Number of branches that fetch encountered
system.cpu29.fetch.predictedBranches            11014                       # Number of branches that fetch has predicted taken
system.cpu29.fetch.Cycles                       60622                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu29.fetch.SquashCycles                   565                       # Number of cycles fetch has spent squashing
system.cpu29.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu29.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu29.fetch.CacheLines                   19008                       # Number of cache lines fetched
system.cpu29.fetch.IcacheSquashes                  91                       # Number of outstanding Icache misses that were squashed
system.cpu29.fetch.rateDist::samples            80843                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::mean            1.928120                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::stdev           2.989867                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::0                  52438     64.86%     64.86% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::1                   2925      3.62%     68.48% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::2                   1788      2.21%     70.69% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::3                   2829      3.50%     74.19% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::4                   2209      2.73%     76.93% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::5                   1864      2.31%     79.23% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::6                   2505      3.10%     82.33% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::7                   6579      8.14%     90.47% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::8                   7706      9.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::total              80843                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.branchRate                0.155631                       # Number of branch fetches per cycle
system.cpu29.fetch.rate                      1.854384                       # Number of inst fetches per cycle
system.cpu29.decode.IdleCycles                   7603                       # Number of cycles decode is idle
system.cpu29.decode.BlockedCycles               53955                       # Number of cycles decode is blocked
system.cpu29.decode.RunCycles                    2609                       # Number of cycles decode is running
system.cpu29.decode.UnblockCycles               16424                       # Number of cycles decode is unblocking
system.cpu29.decode.SquashCycles                  252                       # Number of cycles decode is squashing
system.cpu29.decode.BranchResolved                187                       # Number of times decode resolved a branch
system.cpu29.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu29.decode.DecodedInsts               149153                       # Number of instructions handled by decode
system.cpu29.decode.SquashedInsts                 123                       # Number of squashed instructions handled by decode
system.cpu29.rename.SquashCycles                  252                       # Number of cycles rename is squashing
system.cpu29.rename.IdleCycles                  12553                       # Number of cycles rename is idle
system.cpu29.rename.BlockCycles                 10457                       # Number of cycles rename is blocking
system.cpu29.rename.serializeStallCycles         1261                       # count of cycles rename stalled for serializing inst
system.cpu29.rename.RunCycles                   13839                       # Number of cycles rename is running
system.cpu29.rename.UnblockCycles               42481                       # Number of cycles rename is unblocking
system.cpu29.rename.RenamedInsts               147952                       # Number of instructions processed by rename
system.cpu29.rename.ROBFullEvents                  51                       # Number of times rename has blocked due to ROB full
system.cpu29.rename.IQFullEvents                40325                       # Number of times rename has blocked due to IQ full
system.cpu29.rename.LQFullEvents                  376                       # Number of times rename has blocked due to LQ full
system.cpu29.rename.RenamedOperands            200814                       # Number of destination operands rename has renamed
system.cpu29.rename.RenameLookups              728444                       # Number of register rename lookups that rename has made
system.cpu29.rename.int_rename_lookups         240824                       # Number of integer rename lookups
system.cpu29.rename.CommittedMaps              186089                       # Number of HB maps that are committed
system.cpu29.rename.UndoneMaps                  14721                       # Number of HB maps that are undone due to squashing
system.cpu29.rename.serializingInsts               37                       # count of serializing insts renamed
system.cpu29.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.cpu29.rename.skidInsts                   79814                       # count of insts added to the skid buffer
system.cpu29.memDep0.insertedLoads              37614                       # Number of loads inserted to the mem dependence unit.
system.cpu29.memDep0.insertedStores              1197                       # Number of stores inserted to the mem dependence unit.
system.cpu29.memDep0.conflictingLoads             421                       # Number of conflicting loads.
system.cpu29.memDep0.conflictingStores             66                       # Number of conflicting stores.
system.cpu29.iq.iqInstsAdded                   146844                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu29.iq.iqNonSpecInstsAdded                53                       # Number of non-speculative instructions added to the IQ
system.cpu29.iq.iqInstsIssued                  144423                       # Number of instructions issued
system.cpu29.iq.iqSquashedInstsIssued             930                       # Number of squashed instructions issued
system.cpu29.iq.iqSquashedInstsExamined         10499                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu29.iq.iqSquashedOperandsExamined        47538                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu29.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu29.iq.issued_per_cycle::samples        80843                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::mean       1.786463                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::stdev      0.597724                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::0              7653      9.47%      9.47% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::1              1957      2.42%     11.89% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::2             71233     88.11%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::total         80843                       # Number of insts issued each cycle
system.cpu29.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu29.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu29.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu29.iq.FU_type_0::IntAlu               76843     53.21%     53.21% # Type of FU issued
system.cpu29.iq.FU_type_0::IntMult              24580     17.02%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::IntDiv                   0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatAdd                 0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCmp                 0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCvt                 0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMult                0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatDiv                 0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatSqrt                0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAdd                  0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAddAcc               0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAlu                  0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCmp                  0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCvt                  0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMisc                 0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMult                 0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMultAcc              0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShift                0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSqrt                 0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMult            0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.23% # Type of FU issued
system.cpu29.iq.FU_type_0::MemRead              42246     29.25%     99.48% # Type of FU issued
system.cpu29.iq.FU_type_0::MemWrite               754      0.52%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::total               144423                       # Type of FU issued
system.cpu29.iq.rate                         1.736459                       # Inst issue rate
system.cpu29.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu29.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu29.iq.int_inst_queue_reads           370617                       # Number of integer instruction queue reads
system.cpu29.iq.int_inst_queue_writes          157405                       # Number of integer instruction queue writes
system.cpu29.iq.int_inst_queue_wakeup_accesses       137210                       # Number of integer instruction queue wakeup accesses
system.cpu29.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu29.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu29.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu29.iq.int_alu_accesses               144423                       # Number of integer alu accesses
system.cpu29.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu29.iew.lsq.thread0.forwLoads             12                       # Number of loads that had data forwarded from stores
system.cpu29.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu29.iew.lsq.thread0.squashedLoads         2665                       # Number of loads squashed
system.cpu29.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu29.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu29.iew.lsq.thread0.squashedStores          491                       # Number of stores squashed
system.cpu29.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu29.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu29.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu29.iew.lsq.thread0.cacheBlocked         6794                       # Number of times an access to memory failed due to the cache being blocked
system.cpu29.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu29.iew.iewSquashCycles                  252                       # Number of cycles IEW is squashing
system.cpu29.iew.iewBlockCycles                  3295                       # Number of cycles IEW is blocking
system.cpu29.iew.iewUnblockCycles                 887                       # Number of cycles IEW is unblocking
system.cpu29.iew.iewDispatchedInsts            146900                       # Number of instructions dispatched to IQ
system.cpu29.iew.iewDispSquashedInsts               9                       # Number of squashed instructions skipped by dispatch
system.cpu29.iew.iewDispLoadInsts               37614                       # Number of dispatched load instructions
system.cpu29.iew.iewDispStoreInsts               1197                       # Number of dispatched store instructions
system.cpu29.iew.iewDispNonSpecInsts               24                       # Number of dispatched non-speculative instructions
system.cpu29.iew.iewIQFullEvents                   26                       # Number of times the IQ has become full, causing a stall
system.cpu29.iew.iewLSQFullEvents                 664                       # Number of times the LSQ has become full, causing a stall
system.cpu29.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu29.iew.predictedTakenIncorrect          150                       # Number of branches that were predicted taken incorrectly
system.cpu29.iew.predictedNotTakenIncorrect           93                       # Number of branches that were predicted not taken incorrectly
system.cpu29.iew.branchMispredicts                243                       # Number of branch mispredicts detected at execute
system.cpu29.iew.iewExecutedInsts              144235                       # Number of executed instructions
system.cpu29.iew.iewExecLoadInsts               42089                       # Number of load instructions executed
system.cpu29.iew.iewExecSquashedInsts             186                       # Number of squashed instructions skipped in execute
system.cpu29.iew.exec_swp                           0                       # number of swp insts executed
system.cpu29.iew.exec_nop                           3                       # number of nop insts executed
system.cpu29.iew.exec_refs                      42829                       # number of memory reference insts executed
system.cpu29.iew.exec_branches                  11190                       # Number of branches executed
system.cpu29.iew.exec_stores                      740                       # Number of stores executed
system.cpu29.iew.exec_rate                   1.734198                       # Inst execution rate
system.cpu29.iew.wb_sent                       137250                       # cumulative count of insts sent to commit
system.cpu29.iew.wb_count                      137210                       # cumulative count of insts written-back
system.cpu29.iew.wb_producers                  123325                       # num instructions producing a value
system.cpu29.iew.wb_consumers                  205617                       # num instructions consuming a value
system.cpu29.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu29.iew.wb_rate                     1.649734                       # insts written-back per cycle
system.cpu29.iew.wb_fanout                   0.599780                       # average fanout of values written-back
system.cpu29.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu29.commit.commitSquashedInsts         10439                       # The number of squashed insts skipped by commit
system.cpu29.commit.commitNonSpecStalls            41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu29.commit.branchMispredicts             232                       # The number of times a branch was mispredicted
system.cpu29.commit.committed_per_cycle::samples        79380                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::mean     1.718292                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::stdev     2.342246                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::0        28605     36.04%     36.04% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::1        23054     29.04%     65.08% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::2        12867     16.21%     81.29% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::3         4962      6.25%     87.54% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::4          349      0.44%     87.98% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::5         1575      1.98%     89.96% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::6           64      0.08%     90.04% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::7          163      0.21%     90.25% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::8         7741      9.75%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::total        79380                       # Number of insts commited each cycle
system.cpu29.commit.committedInsts             135800                       # Number of instructions committed
system.cpu29.commit.committedOps               136398                       # Number of ops (including micro ops) committed
system.cpu29.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu29.commit.refs                        35655                       # Number of memory references committed
system.cpu29.commit.loads                       34949                       # Number of loads committed
system.cpu29.commit.membars                        23                       # Number of memory barriers committed
system.cpu29.commit.branches                    11102                       # Number of branches committed
system.cpu29.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu29.commit.int_insts                  125379                       # Number of committed integer instructions.
system.cpu29.commit.function_calls                 53                       # Number of function calls committed.
system.cpu29.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IntAlu          76164     55.84%     55.84% # Class of committed instruction
system.cpu29.commit.op_class_0::IntMult         24579     18.02%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::IntDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAlu             0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMult            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu29.commit.op_class_0::MemRead         34949     25.62%     99.48% # Class of committed instruction
system.cpu29.commit.op_class_0::MemWrite          706      0.52%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::total          136398                       # Class of committed instruction
system.cpu29.commit.bw_lim_events                7741                       # number cycles where commit BW limit reached
system.cpu29.rob.rob_reads                     218307                       # The number of ROB reads
system.cpu29.rob.rob_writes                    295206                       # The number of ROB writes
system.cpu29.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu29.idleCycles                          2328                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu29.quiesceCycles                     253789                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu29.committedInsts                    135800                       # Number of Instructions Simulated
system.cpu29.committedOps                      136398                       # Number of Ops (including micro ops) Simulated
system.cpu29.cpi                             0.612452                       # CPI: Cycles Per Instruction
system.cpu29.cpi_total                       0.612452                       # CPI: Total CPI of All Threads
system.cpu29.ipc                             1.632781                       # IPC: Instructions Per Cycle
system.cpu29.ipc_total                       1.632781                       # IPC: Total IPC of All Threads
system.cpu29.int_regfile_reads                 232425                       # number of integer regfile reads
system.cpu29.int_regfile_writes                121416                       # number of integer regfile writes
system.cpu29.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu29.cc_regfile_reads                  537999                       # number of cc regfile reads
system.cpu29.cc_regfile_writes                  65764                       # number of cc regfile writes
system.cpu29.misc_regfile_reads                 43307                       # number of misc regfile reads
system.cpu29.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu29.dcache.tags.replacements             347                       # number of replacements
system.cpu29.dcache.tags.tagsinuse         103.825276                       # Cycle average of tags in use
system.cpu29.dcache.tags.total_refs             34078                       # Total number of references to valid blocks.
system.cpu29.dcache.tags.sampled_refs             903                       # Sample count of references to valid blocks.
system.cpu29.dcache.tags.avg_refs           37.738649                       # Average number of references to valid blocks.
system.cpu29.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu29.dcache.tags.occ_blocks::cpu29.data   103.825276                       # Average occupied blocks per requestor
system.cpu29.dcache.tags.occ_percent::cpu29.data     0.101392                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_percent::total     0.101392                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::1          544                       # Occupied blocks per task id
system.cpu29.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu29.dcache.tags.tag_accesses           72864                       # Number of tag accesses
system.cpu29.dcache.tags.data_accesses          72864                       # Number of data accesses
system.cpu29.dcache.ReadReq_hits::cpu29.data        33651                       # number of ReadReq hits
system.cpu29.dcache.ReadReq_hits::total         33651                       # number of ReadReq hits
system.cpu29.dcache.WriteReq_hits::cpu29.data          420                       # number of WriteReq hits
system.cpu29.dcache.WriteReq_hits::total          420                       # number of WriteReq hits
system.cpu29.dcache.SoftPFReq_hits::cpu29.data            2                       # number of SoftPFReq hits
system.cpu29.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu29.dcache.LoadLockedReq_hits::cpu29.data            1                       # number of LoadLockedReq hits
system.cpu29.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu29.dcache.demand_hits::cpu29.data        34071                       # number of demand (read+write) hits
system.cpu29.dcache.demand_hits::total          34071                       # number of demand (read+write) hits
system.cpu29.dcache.overall_hits::cpu29.data        34073                       # number of overall hits
system.cpu29.dcache.overall_hits::total         34073                       # number of overall hits
system.cpu29.dcache.ReadReq_misses::cpu29.data         1613                       # number of ReadReq misses
system.cpu29.dcache.ReadReq_misses::total         1613                       # number of ReadReq misses
system.cpu29.dcache.WriteReq_misses::cpu29.data          278                       # number of WriteReq misses
system.cpu29.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu29.dcache.SoftPFReq_misses::cpu29.data            1                       # number of SoftPFReq misses
system.cpu29.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu29.dcache.LoadLockedReq_misses::cpu29.data            5                       # number of LoadLockedReq misses
system.cpu29.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu29.dcache.StoreCondReq_misses::cpu29.data            3                       # number of StoreCondReq misses
system.cpu29.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu29.dcache.demand_misses::cpu29.data         1891                       # number of demand (read+write) misses
system.cpu29.dcache.demand_misses::total         1891                       # number of demand (read+write) misses
system.cpu29.dcache.overall_misses::cpu29.data         1892                       # number of overall misses
system.cpu29.dcache.overall_misses::total         1892                       # number of overall misses
system.cpu29.dcache.ReadReq_miss_latency::cpu29.data     45899993                       # number of ReadReq miss cycles
system.cpu29.dcache.ReadReq_miss_latency::total     45899993                       # number of ReadReq miss cycles
system.cpu29.dcache.WriteReq_miss_latency::cpu29.data      8831996                       # number of WriteReq miss cycles
system.cpu29.dcache.WriteReq_miss_latency::total      8831996                       # number of WriteReq miss cycles
system.cpu29.dcache.LoadLockedReq_miss_latency::cpu29.data        39986                       # number of LoadLockedReq miss cycles
system.cpu29.dcache.LoadLockedReq_miss_latency::total        39986                       # number of LoadLockedReq miss cycles
system.cpu29.dcache.StoreCondReq_miss_latency::cpu29.data        13000                       # number of StoreCondReq miss cycles
system.cpu29.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu29.dcache.demand_miss_latency::cpu29.data     54731989                       # number of demand (read+write) miss cycles
system.cpu29.dcache.demand_miss_latency::total     54731989                       # number of demand (read+write) miss cycles
system.cpu29.dcache.overall_miss_latency::cpu29.data     54731989                       # number of overall miss cycles
system.cpu29.dcache.overall_miss_latency::total     54731989                       # number of overall miss cycles
system.cpu29.dcache.ReadReq_accesses::cpu29.data        35264                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.ReadReq_accesses::total        35264                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_accesses::cpu29.data          698                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_accesses::total          698                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_accesses::cpu29.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_accesses::cpu29.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_accesses::cpu29.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.demand_accesses::cpu29.data        35962                       # number of demand (read+write) accesses
system.cpu29.dcache.demand_accesses::total        35962                       # number of demand (read+write) accesses
system.cpu29.dcache.overall_accesses::cpu29.data        35965                       # number of overall (read+write) accesses
system.cpu29.dcache.overall_accesses::total        35965                       # number of overall (read+write) accesses
system.cpu29.dcache.ReadReq_miss_rate::cpu29.data     0.045741                       # miss rate for ReadReq accesses
system.cpu29.dcache.ReadReq_miss_rate::total     0.045741                       # miss rate for ReadReq accesses
system.cpu29.dcache.WriteReq_miss_rate::cpu29.data     0.398281                       # miss rate for WriteReq accesses
system.cpu29.dcache.WriteReq_miss_rate::total     0.398281                       # miss rate for WriteReq accesses
system.cpu29.dcache.SoftPFReq_miss_rate::cpu29.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.LoadLockedReq_miss_rate::cpu29.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.StoreCondReq_miss_rate::cpu29.data            1                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.demand_miss_rate::cpu29.data     0.052583                       # miss rate for demand accesses
system.cpu29.dcache.demand_miss_rate::total     0.052583                       # miss rate for demand accesses
system.cpu29.dcache.overall_miss_rate::cpu29.data     0.052607                       # miss rate for overall accesses
system.cpu29.dcache.overall_miss_rate::total     0.052607                       # miss rate for overall accesses
system.cpu29.dcache.ReadReq_avg_miss_latency::cpu29.data 28456.288283                       # average ReadReq miss latency
system.cpu29.dcache.ReadReq_avg_miss_latency::total 28456.288283                       # average ReadReq miss latency
system.cpu29.dcache.WriteReq_avg_miss_latency::cpu29.data 31769.769784                       # average WriteReq miss latency
system.cpu29.dcache.WriteReq_avg_miss_latency::total 31769.769784                       # average WriteReq miss latency
system.cpu29.dcache.LoadLockedReq_avg_miss_latency::cpu29.data  7997.200000                       # average LoadLockedReq miss latency
system.cpu29.dcache.LoadLockedReq_avg_miss_latency::total  7997.200000                       # average LoadLockedReq miss latency
system.cpu29.dcache.StoreCondReq_avg_miss_latency::cpu29.data  4333.333333                       # average StoreCondReq miss latency
system.cpu29.dcache.StoreCondReq_avg_miss_latency::total  4333.333333                       # average StoreCondReq miss latency
system.cpu29.dcache.demand_avg_miss_latency::cpu29.data 28943.410365                       # average overall miss latency
system.cpu29.dcache.demand_avg_miss_latency::total 28943.410365                       # average overall miss latency
system.cpu29.dcache.overall_avg_miss_latency::cpu29.data 28928.112579                       # average overall miss latency
system.cpu29.dcache.overall_avg_miss_latency::total 28928.112579                       # average overall miss latency
system.cpu29.dcache.blocked_cycles::no_mshrs         9185                       # number of cycles access was blocked
system.cpu29.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_mshrs             500                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_mshrs    18.370000                       # average number of cycles each access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu29.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu29.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu29.dcache.writebacks::writebacks          127                       # number of writebacks
system.cpu29.dcache.writebacks::total             127                       # number of writebacks
system.cpu29.dcache.ReadReq_mshr_hits::cpu29.data          837                       # number of ReadReq MSHR hits
system.cpu29.dcache.ReadReq_mshr_hits::total          837                       # number of ReadReq MSHR hits
system.cpu29.dcache.WriteReq_mshr_hits::cpu29.data          143                       # number of WriteReq MSHR hits
system.cpu29.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu29.dcache.demand_mshr_hits::cpu29.data          980                       # number of demand (read+write) MSHR hits
system.cpu29.dcache.demand_mshr_hits::total          980                       # number of demand (read+write) MSHR hits
system.cpu29.dcache.overall_mshr_hits::cpu29.data          980                       # number of overall MSHR hits
system.cpu29.dcache.overall_mshr_hits::total          980                       # number of overall MSHR hits
system.cpu29.dcache.ReadReq_mshr_misses::cpu29.data          776                       # number of ReadReq MSHR misses
system.cpu29.dcache.ReadReq_mshr_misses::total          776                       # number of ReadReq MSHR misses
system.cpu29.dcache.WriteReq_mshr_misses::cpu29.data          135                       # number of WriteReq MSHR misses
system.cpu29.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu29.dcache.SoftPFReq_mshr_misses::cpu29.data            1                       # number of SoftPFReq MSHR misses
system.cpu29.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu29.dcache.LoadLockedReq_mshr_misses::cpu29.data            5                       # number of LoadLockedReq MSHR misses
system.cpu29.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu29.dcache.StoreCondReq_mshr_misses::cpu29.data            3                       # number of StoreCondReq MSHR misses
system.cpu29.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu29.dcache.demand_mshr_misses::cpu29.data          911                       # number of demand (read+write) MSHR misses
system.cpu29.dcache.demand_mshr_misses::total          911                       # number of demand (read+write) MSHR misses
system.cpu29.dcache.overall_mshr_misses::cpu29.data          912                       # number of overall MSHR misses
system.cpu29.dcache.overall_mshr_misses::total          912                       # number of overall MSHR misses
system.cpu29.dcache.ReadReq_mshr_miss_latency::cpu29.data     22957503                       # number of ReadReq MSHR miss cycles
system.cpu29.dcache.ReadReq_mshr_miss_latency::total     22957503                       # number of ReadReq MSHR miss cycles
system.cpu29.dcache.WriteReq_mshr_miss_latency::cpu29.data      3258502                       # number of WriteReq MSHR miss cycles
system.cpu29.dcache.WriteReq_mshr_miss_latency::total      3258502                       # number of WriteReq MSHR miss cycles
system.cpu29.dcache.SoftPFReq_mshr_miss_latency::cpu29.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu29.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu29.dcache.LoadLockedReq_mshr_miss_latency::cpu29.data        31514                       # number of LoadLockedReq MSHR miss cycles
system.cpu29.dcache.LoadLockedReq_mshr_miss_latency::total        31514                       # number of LoadLockedReq MSHR miss cycles
system.cpu29.dcache.StoreCondReq_mshr_miss_latency::cpu29.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu29.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu29.dcache.demand_mshr_miss_latency::cpu29.data     26216005                       # number of demand (read+write) MSHR miss cycles
system.cpu29.dcache.demand_mshr_miss_latency::total     26216005                       # number of demand (read+write) MSHR miss cycles
system.cpu29.dcache.overall_mshr_miss_latency::cpu29.data     26218505                       # number of overall MSHR miss cycles
system.cpu29.dcache.overall_mshr_miss_latency::total     26218505                       # number of overall MSHR miss cycles
system.cpu29.dcache.ReadReq_mshr_miss_rate::cpu29.data     0.022005                       # mshr miss rate for ReadReq accesses
system.cpu29.dcache.ReadReq_mshr_miss_rate::total     0.022005                       # mshr miss rate for ReadReq accesses
system.cpu29.dcache.WriteReq_mshr_miss_rate::cpu29.data     0.193410                       # mshr miss rate for WriteReq accesses
system.cpu29.dcache.WriteReq_mshr_miss_rate::total     0.193410                       # mshr miss rate for WriteReq accesses
system.cpu29.dcache.SoftPFReq_mshr_miss_rate::cpu29.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu29.dcache.LoadLockedReq_mshr_miss_rate::cpu29.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu29.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu29.dcache.StoreCondReq_mshr_miss_rate::cpu29.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu29.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu29.dcache.demand_mshr_miss_rate::cpu29.data     0.025332                       # mshr miss rate for demand accesses
system.cpu29.dcache.demand_mshr_miss_rate::total     0.025332                       # mshr miss rate for demand accesses
system.cpu29.dcache.overall_mshr_miss_rate::cpu29.data     0.025358                       # mshr miss rate for overall accesses
system.cpu29.dcache.overall_mshr_miss_rate::total     0.025358                       # mshr miss rate for overall accesses
system.cpu29.dcache.ReadReq_avg_mshr_miss_latency::cpu29.data 29584.411082                       # average ReadReq mshr miss latency
system.cpu29.dcache.ReadReq_avg_mshr_miss_latency::total 29584.411082                       # average ReadReq mshr miss latency
system.cpu29.dcache.WriteReq_avg_mshr_miss_latency::cpu29.data 24137.051852                       # average WriteReq mshr miss latency
system.cpu29.dcache.WriteReq_avg_mshr_miss_latency::total 24137.051852                       # average WriteReq mshr miss latency
system.cpu29.dcache.SoftPFReq_avg_mshr_miss_latency::cpu29.data         2500                       # average SoftPFReq mshr miss latency
system.cpu29.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu29.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu29.data  6302.800000                       # average LoadLockedReq mshr miss latency
system.cpu29.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6302.800000                       # average LoadLockedReq mshr miss latency
system.cpu29.dcache.StoreCondReq_avg_mshr_miss_latency::cpu29.data  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu29.dcache.StoreCondReq_avg_mshr_miss_latency::total  2833.333333                       # average StoreCondReq mshr miss latency
system.cpu29.dcache.demand_avg_mshr_miss_latency::cpu29.data 28777.173436                       # average overall mshr miss latency
system.cpu29.dcache.demand_avg_mshr_miss_latency::total 28777.173436                       # average overall mshr miss latency
system.cpu29.dcache.overall_avg_mshr_miss_latency::cpu29.data 28748.360746                       # average overall mshr miss latency
system.cpu29.dcache.overall_avg_mshr_miss_latency::total 28748.360746                       # average overall mshr miss latency
system.cpu29.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu29.icache.tags.replacements               0                       # number of replacements
system.cpu29.icache.tags.tagsinuse          12.039680                       # Cycle average of tags in use
system.cpu29.icache.tags.total_refs             18938                       # Total number of references to valid blocks.
system.cpu29.icache.tags.sampled_refs              58                       # Sample count of references to valid blocks.
system.cpu29.icache.tags.avg_refs          326.517241                       # Average number of references to valid blocks.
system.cpu29.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu29.icache.tags.occ_blocks::cpu29.inst    12.039680                       # Average occupied blocks per requestor
system.cpu29.icache.tags.occ_percent::cpu29.inst     0.023515                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_percent::total     0.023515                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu29.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu29.icache.tags.tag_accesses           38074                       # Number of tag accesses
system.cpu29.icache.tags.data_accesses          38074                       # Number of data accesses
system.cpu29.icache.ReadReq_hits::cpu29.inst        18938                       # number of ReadReq hits
system.cpu29.icache.ReadReq_hits::total         18938                       # number of ReadReq hits
system.cpu29.icache.demand_hits::cpu29.inst        18938                       # number of demand (read+write) hits
system.cpu29.icache.demand_hits::total          18938                       # number of demand (read+write) hits
system.cpu29.icache.overall_hits::cpu29.inst        18938                       # number of overall hits
system.cpu29.icache.overall_hits::total         18938                       # number of overall hits
system.cpu29.icache.ReadReq_misses::cpu29.inst           70                       # number of ReadReq misses
system.cpu29.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu29.icache.demand_misses::cpu29.inst           70                       # number of demand (read+write) misses
system.cpu29.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu29.icache.overall_misses::cpu29.inst           70                       # number of overall misses
system.cpu29.icache.overall_misses::total           70                       # number of overall misses
system.cpu29.icache.ReadReq_miss_latency::cpu29.inst      2695749                       # number of ReadReq miss cycles
system.cpu29.icache.ReadReq_miss_latency::total      2695749                       # number of ReadReq miss cycles
system.cpu29.icache.demand_miss_latency::cpu29.inst      2695749                       # number of demand (read+write) miss cycles
system.cpu29.icache.demand_miss_latency::total      2695749                       # number of demand (read+write) miss cycles
system.cpu29.icache.overall_miss_latency::cpu29.inst      2695749                       # number of overall miss cycles
system.cpu29.icache.overall_miss_latency::total      2695749                       # number of overall miss cycles
system.cpu29.icache.ReadReq_accesses::cpu29.inst        19008                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.ReadReq_accesses::total        19008                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.demand_accesses::cpu29.inst        19008                       # number of demand (read+write) accesses
system.cpu29.icache.demand_accesses::total        19008                       # number of demand (read+write) accesses
system.cpu29.icache.overall_accesses::cpu29.inst        19008                       # number of overall (read+write) accesses
system.cpu29.icache.overall_accesses::total        19008                       # number of overall (read+write) accesses
system.cpu29.icache.ReadReq_miss_rate::cpu29.inst     0.003683                       # miss rate for ReadReq accesses
system.cpu29.icache.ReadReq_miss_rate::total     0.003683                       # miss rate for ReadReq accesses
system.cpu29.icache.demand_miss_rate::cpu29.inst     0.003683                       # miss rate for demand accesses
system.cpu29.icache.demand_miss_rate::total     0.003683                       # miss rate for demand accesses
system.cpu29.icache.overall_miss_rate::cpu29.inst     0.003683                       # miss rate for overall accesses
system.cpu29.icache.overall_miss_rate::total     0.003683                       # miss rate for overall accesses
system.cpu29.icache.ReadReq_avg_miss_latency::cpu29.inst 38510.700000                       # average ReadReq miss latency
system.cpu29.icache.ReadReq_avg_miss_latency::total 38510.700000                       # average ReadReq miss latency
system.cpu29.icache.demand_avg_miss_latency::cpu29.inst 38510.700000                       # average overall miss latency
system.cpu29.icache.demand_avg_miss_latency::total 38510.700000                       # average overall miss latency
system.cpu29.icache.overall_avg_miss_latency::cpu29.inst 38510.700000                       # average overall miss latency
system.cpu29.icache.overall_avg_miss_latency::total 38510.700000                       # average overall miss latency
system.cpu29.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu29.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu29.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu29.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu29.icache.fast_writes                     0                       # number of fast writes performed
system.cpu29.icache.cache_copies                    0                       # number of cache copies performed
system.cpu29.icache.ReadReq_mshr_hits::cpu29.inst           12                       # number of ReadReq MSHR hits
system.cpu29.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu29.icache.demand_mshr_hits::cpu29.inst           12                       # number of demand (read+write) MSHR hits
system.cpu29.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu29.icache.overall_mshr_hits::cpu29.inst           12                       # number of overall MSHR hits
system.cpu29.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu29.icache.ReadReq_mshr_misses::cpu29.inst           58                       # number of ReadReq MSHR misses
system.cpu29.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu29.icache.demand_mshr_misses::cpu29.inst           58                       # number of demand (read+write) MSHR misses
system.cpu29.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu29.icache.overall_mshr_misses::cpu29.inst           58                       # number of overall MSHR misses
system.cpu29.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu29.icache.ReadReq_mshr_miss_latency::cpu29.inst      2018751                       # number of ReadReq MSHR miss cycles
system.cpu29.icache.ReadReq_mshr_miss_latency::total      2018751                       # number of ReadReq MSHR miss cycles
system.cpu29.icache.demand_mshr_miss_latency::cpu29.inst      2018751                       # number of demand (read+write) MSHR miss cycles
system.cpu29.icache.demand_mshr_miss_latency::total      2018751                       # number of demand (read+write) MSHR miss cycles
system.cpu29.icache.overall_mshr_miss_latency::cpu29.inst      2018751                       # number of overall MSHR miss cycles
system.cpu29.icache.overall_mshr_miss_latency::total      2018751                       # number of overall MSHR miss cycles
system.cpu29.icache.ReadReq_mshr_miss_rate::cpu29.inst     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu29.icache.ReadReq_mshr_miss_rate::total     0.003051                       # mshr miss rate for ReadReq accesses
system.cpu29.icache.demand_mshr_miss_rate::cpu29.inst     0.003051                       # mshr miss rate for demand accesses
system.cpu29.icache.demand_mshr_miss_rate::total     0.003051                       # mshr miss rate for demand accesses
system.cpu29.icache.overall_mshr_miss_rate::cpu29.inst     0.003051                       # mshr miss rate for overall accesses
system.cpu29.icache.overall_mshr_miss_rate::total     0.003051                       # mshr miss rate for overall accesses
system.cpu29.icache.ReadReq_avg_mshr_miss_latency::cpu29.inst 34806.051724                       # average ReadReq mshr miss latency
system.cpu29.icache.ReadReq_avg_mshr_miss_latency::total 34806.051724                       # average ReadReq mshr miss latency
system.cpu29.icache.demand_avg_mshr_miss_latency::cpu29.inst 34806.051724                       # average overall mshr miss latency
system.cpu29.icache.demand_avg_mshr_miss_latency::total 34806.051724                       # average overall mshr miss latency
system.cpu29.icache.overall_avg_mshr_miss_latency::cpu29.inst 34806.051724                       # average overall mshr miss latency
system.cpu29.icache.overall_avg_mshr_miss_latency::total 34806.051724                       # average overall mshr miss latency
system.cpu29.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu30.branchPred.lookups                 12395                       # Number of BP lookups
system.cpu30.branchPred.condPredicted           12092                       # Number of conditional branches predicted
system.cpu30.branchPred.condIncorrect             253                       # Number of conditional branches incorrect
system.cpu30.branchPred.BTBLookups              10934                       # Number of BTB lookups
system.cpu30.branchPred.BTBHits                 10674                       # Number of BTB hits
system.cpu30.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu30.branchPred.BTBHitPct           97.622096                       # BTB Hit Percentage
system.cpu30.branchPred.usedRAS                   115                       # Number of times the RAS was used to get a target.
system.cpu30.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu30.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.inst_hits                          0                       # ITB inst hits
system.cpu30.dtb.inst_misses                        0                       # ITB inst misses
system.cpu30.dtb.read_hits                          0                       # DTB read hits
system.cpu30.dtb.read_misses                        0                       # DTB read misses
system.cpu30.dtb.write_hits                         0                       # DTB write hits
system.cpu30.dtb.write_misses                       0                       # DTB write misses
system.cpu30.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu30.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu30.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu30.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu30.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dtb.read_accesses                      0                       # DTB read accesses
system.cpu30.dtb.write_accesses                     0                       # DTB write accesses
system.cpu30.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.dtb.hits                               0                       # DTB hits
system.cpu30.dtb.misses                             0                       # DTB misses
system.cpu30.dtb.accesses                           0                       # DTB accesses
system.cpu30.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.itb.walker.walks                       0                       # Table walker walks requested
system.cpu30.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.inst_hits                          0                       # ITB inst hits
system.cpu30.itb.inst_misses                        0                       # ITB inst misses
system.cpu30.itb.read_hits                          0                       # DTB read hits
system.cpu30.itb.read_misses                        0                       # DTB read misses
system.cpu30.itb.write_hits                         0                       # DTB write hits
system.cpu30.itb.write_misses                       0                       # DTB write misses
system.cpu30.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu30.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu30.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu30.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu30.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.itb.read_accesses                      0                       # DTB read accesses
system.cpu30.itb.write_accesses                     0                       # DTB write accesses
system.cpu30.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.itb.hits                               0                       # DTB hits
system.cpu30.itb.misses                             0                       # DTB misses
system.cpu30.itb.accesses                           0                       # DTB accesses
system.cpu30.numCycles                          82621                       # number of cpu cycles simulated
system.cpu30.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu30.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu30.fetch.icacheStallCycles            19812                       # Number of cycles fetch is stalled on an Icache miss
system.cpu30.fetch.Insts                       152481                       # Number of instructions fetch has processed
system.cpu30.fetch.Branches                     12395                       # Number of branches that fetch encountered
system.cpu30.fetch.predictedBranches            10789                       # Number of branches that fetch has predicted taken
system.cpu30.fetch.Cycles                       60189                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu30.fetch.SquashCycles                   541                       # Number of cycles fetch has spent squashing
system.cpu30.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu30.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu30.fetch.CacheLines                   18960                       # Number of cache lines fetched
system.cpu30.fetch.IcacheSquashes                 121                       # Number of outstanding Icache misses that were squashed
system.cpu30.fetch.rateDist::samples            80279                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::mean            1.915694                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::stdev           2.984329                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::0                  52372     65.24%     65.24% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::1                   2654      3.31%     68.54% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::2                   1808      2.25%     70.80% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::3                   2853      3.55%     74.35% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::4                   2220      2.77%     77.11% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::5                   1875      2.34%     79.45% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::6                   2436      3.03%     82.48% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::7                   6398      7.97%     90.45% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::8                   7663      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::total              80279                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.branchRate                0.150022                       # Number of branch fetches per cycle
system.cpu30.fetch.rate                      1.845548                       # Number of inst fetches per cycle
system.cpu30.decode.IdleCycles                   7569                       # Number of cycles decode is idle
system.cpu30.decode.BlockedCycles               53714                       # Number of cycles decode is blocked
system.cpu30.decode.RunCycles                    2571                       # Number of cycles decode is running
system.cpu30.decode.UnblockCycles               16184                       # Number of cycles decode is unblocking
system.cpu30.decode.SquashCycles                  241                       # Number of cycles decode is squashing
system.cpu30.decode.BranchResolved                138                       # Number of times decode resolved a branch
system.cpu30.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu30.decode.DecodedInsts               147165                       # Number of instructions handled by decode
system.cpu30.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu30.rename.SquashCycles                  241                       # Number of cycles rename is squashing
system.cpu30.rename.IdleCycles                  12398                       # Number of cycles rename is idle
system.cpu30.rename.BlockCycles                 10374                       # Number of cycles rename is blocking
system.cpu30.rename.serializeStallCycles         1834                       # count of cycles rename stalled for serializing inst
system.cpu30.rename.RunCycles                   13699                       # Number of cycles rename is running
system.cpu30.rename.UnblockCycles               41733                       # Number of cycles rename is unblocking
system.cpu30.rename.RenamedInsts               146055                       # Number of instructions processed by rename
system.cpu30.rename.ROBFullEvents                  40                       # Number of times rename has blocked due to ROB full
system.cpu30.rename.IQFullEvents                39540                       # Number of times rename has blocked due to IQ full
system.cpu30.rename.LQFullEvents                  404                       # Number of times rename has blocked due to LQ full
system.cpu30.rename.RenamedOperands            197604                       # Number of destination operands rename has renamed
system.cpu30.rename.RenameLookups              719422                       # Number of register rename lookups that rename has made
system.cpu30.rename.int_rename_lookups         238451                       # Number of integer rename lookups
system.cpu30.rename.CommittedMaps              183185                       # Number of HB maps that are committed
system.cpu30.rename.UndoneMaps                  14418                       # Number of HB maps that are undone due to squashing
system.cpu30.rename.serializingInsts               38                       # count of serializing insts renamed
system.cpu30.rename.tempSerializingInsts           38                       # count of temporary serializing insts renamed
system.cpu30.rename.skidInsts                   77935                       # count of insts added to the skid buffer
system.cpu30.memDep0.insertedLoads              37374                       # Number of loads inserted to the mem dependence unit.
system.cpu30.memDep0.insertedStores              1079                       # Number of stores inserted to the mem dependence unit.
system.cpu30.memDep0.conflictingLoads             429                       # Number of conflicting loads.
system.cpu30.memDep0.conflictingStores             73                       # Number of conflicting stores.
system.cpu30.iq.iqInstsAdded                   144849                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu30.iq.iqNonSpecInstsAdded                62                       # Number of non-speculative instructions added to the IQ
system.cpu30.iq.iqInstsIssued                  142448                       # Number of instructions issued
system.cpu30.iq.iqSquashedInstsIssued             890                       # Number of squashed instructions issued
system.cpu30.iq.iqSquashedInstsExamined         10155                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu30.iq.iqSquashedOperandsExamined        46517                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu30.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu30.iq.issued_per_cycle::samples        80279                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::mean       1.774412                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::stdev      0.613839                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::0              8112     10.10%     10.10% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::1              1886      2.35%     12.45% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::2             70281     87.55%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::total         80279                       # Number of insts issued each cycle
system.cpu30.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu30.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu30.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu30.iq.FU_type_0::IntAlu               75393     52.93%     52.93% # Type of FU issued
system.cpu30.iq.FU_type_0::IntMult              24580     17.26%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::IntDiv                   0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatAdd                 0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCmp                 0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCvt                 0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMult                0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatDiv                 0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatSqrt                0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAdd                  0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAddAcc               0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAlu                  0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCmp                  0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCvt                  0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMisc                 0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMult                 0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMultAcc              0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShift                0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSqrt                 0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMult            0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.18% # Type of FU issued
system.cpu30.iq.FU_type_0::MemRead              41784     29.33%     99.51% # Type of FU issued
system.cpu30.iq.FU_type_0::MemWrite               691      0.49%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::total               142448                       # Type of FU issued
system.cpu30.iq.rate                         1.724114                       # Inst issue rate
system.cpu30.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu30.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu30.iq.int_inst_queue_reads           366063                       # Number of integer instruction queue reads
system.cpu30.iq.int_inst_queue_writes          155075                       # Number of integer instruction queue writes
system.cpu30.iq.int_inst_queue_wakeup_accesses       135454                       # Number of integer instruction queue wakeup accesses
system.cpu30.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu30.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu30.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu30.iq.int_alu_accesses               142448                       # Number of integer alu accesses
system.cpu30.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu30.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu30.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu30.iew.lsq.thread0.squashedLoads         2660                       # Number of loads squashed
system.cpu30.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu30.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu30.iew.lsq.thread0.squashedStores          413                       # Number of stores squashed
system.cpu30.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu30.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu30.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu30.iew.lsq.thread0.cacheBlocked         6625                       # Number of times an access to memory failed due to the cache being blocked
system.cpu30.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu30.iew.iewSquashCycles                  241                       # Number of cycles IEW is squashing
system.cpu30.iew.iewBlockCycles                  2903                       # Number of cycles IEW is blocking
system.cpu30.iew.iewUnblockCycles                1200                       # Number of cycles IEW is unblocking
system.cpu30.iew.iewDispatchedInsts            144914                       # Number of instructions dispatched to IQ
system.cpu30.iew.iewDispSquashedInsts              15                       # Number of squashed instructions skipped by dispatch
system.cpu30.iew.iewDispLoadInsts               37374                       # Number of dispatched load instructions
system.cpu30.iew.iewDispStoreInsts               1079                       # Number of dispatched store instructions
system.cpu30.iew.iewDispNonSpecInsts               34                       # Number of dispatched non-speculative instructions
system.cpu30.iew.iewIQFullEvents                   21                       # Number of times the IQ has become full, causing a stall
system.cpu30.iew.iewLSQFullEvents                1013                       # Number of times the LSQ has become full, causing a stall
system.cpu30.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu30.iew.predictedTakenIncorrect          150                       # Number of branches that were predicted taken incorrectly
system.cpu30.iew.predictedNotTakenIncorrect           84                       # Number of branches that were predicted not taken incorrectly
system.cpu30.iew.branchMispredicts                234                       # Number of branch mispredicts detected at execute
system.cpu30.iew.iewExecutedInsts              142269                       # Number of executed instructions
system.cpu30.iew.iewExecLoadInsts               41633                       # Number of load instructions executed
system.cpu30.iew.iewExecSquashedInsts             177                       # Number of squashed instructions skipped in execute
system.cpu30.iew.exec_swp                           0                       # number of swp insts executed
system.cpu30.iew.exec_nop                           3                       # number of nop insts executed
system.cpu30.iew.exec_refs                      42316                       # number of memory reference insts executed
system.cpu30.iew.exec_branches                  10780                       # Number of branches executed
system.cpu30.iew.exec_stores                      683                       # Number of stores executed
system.cpu30.iew.exec_rate                   1.721947                       # Inst execution rate
system.cpu30.iew.wb_sent                       135500                       # cumulative count of insts sent to commit
system.cpu30.iew.wb_count                      135454                       # cumulative count of insts written-back
system.cpu30.iew.wb_producers                  122146                       # num instructions producing a value
system.cpu30.iew.wb_consumers                  203189                       # num instructions consuming a value
system.cpu30.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu30.iew.wb_rate                     1.639462                       # insts written-back per cycle
system.cpu30.iew.wb_fanout                   0.601145                       # average fanout of values written-back
system.cpu30.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu30.commit.commitSquashedInsts         10152                       # The number of squashed insts skipped by commit
system.cpu30.commit.commitNonSpecStalls            49                       # The number of times commit has been forced to stall to communicate backwards
system.cpu30.commit.branchMispredicts             224                       # The number of times a branch was mispredicted
system.cpu30.commit.committed_per_cycle::samples        78864                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::mean     1.708714                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::stdev     2.346332                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::0        28778     36.49%     36.49% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::1        22753     28.85%     65.34% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::2        12736     16.15%     81.49% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::3         4895      6.21%     87.70% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::4          293      0.37%     88.07% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::5         1441      1.83%     89.90% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::6           65      0.08%     89.98% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::7          145      0.18%     90.16% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::8         7758      9.84%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::total        78864                       # Number of insts commited each cycle
system.cpu30.commit.committedInsts             134245                       # Number of instructions committed
system.cpu30.commit.committedOps               134756                       # Number of ops (including micro ops) committed
system.cpu30.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu30.commit.refs                        35380                       # Number of memory references committed
system.cpu30.commit.loads                       34714                       # Number of loads committed
system.cpu30.commit.membars                        20                       # Number of memory barriers committed
system.cpu30.commit.branches                    10719                       # Number of branches committed
system.cpu30.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu30.commit.int_insts                  124105                       # Number of committed integer instructions.
system.cpu30.commit.function_calls                 44                       # Number of function calls committed.
system.cpu30.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IntAlu          74797     55.51%     55.51% # Class of committed instruction
system.cpu30.commit.op_class_0::IntMult         24579     18.24%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::IntDiv              0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatAdd            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCmp            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCvt            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMult            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatDiv            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatSqrt            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAdd             0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAddAcc            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAlu             0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCmp             0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCvt             0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMisc            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMult            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMultAcc            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShift            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShiftAcc            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSqrt            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAdd            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAlu            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCmp            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCvt            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatDiv            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMisc            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMult            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.75% # Class of committed instruction
system.cpu30.commit.op_class_0::MemRead         34714     25.76%     99.51% # Class of committed instruction
system.cpu30.commit.op_class_0::MemWrite          666      0.49%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::total          134756                       # Class of committed instruction
system.cpu30.commit.bw_lim_events                7758                       # number cycles where commit BW limit reached
system.cpu30.rob.rob_reads                     215884                       # The number of ROB reads
system.cpu30.rob.rob_writes                    291242                       # The number of ROB writes
system.cpu30.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu30.idleCycles                          2342                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu30.quiesceCycles                     254339                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu30.committedInsts                    134245                       # Number of Instructions Simulated
system.cpu30.committedOps                      134756                       # Number of Ops (including micro ops) Simulated
system.cpu30.cpi                             0.615449                       # CPI: Cycles Per Instruction
system.cpu30.cpi_total                       0.615449                       # CPI: Total CPI of All Threads
system.cpu30.ipc                             1.624829                       # IPC: Instructions Per Cycle
system.cpu30.ipc_total                       1.624829                       # IPC: Total IPC of All Threads
system.cpu30.int_regfile_reads                 229911                       # number of integer regfile reads
system.cpu30.int_regfile_writes                120637                       # number of integer regfile writes
system.cpu30.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu30.cc_regfile_reads                  531423                       # number of cc regfile reads
system.cpu30.cc_regfile_writes                  63511                       # number of cc regfile writes
system.cpu30.misc_regfile_reads                 42973                       # number of misc regfile reads
system.cpu30.misc_regfile_writes                   80                       # number of misc regfile writes
system.cpu30.dcache.tags.replacements             343                       # number of replacements
system.cpu30.dcache.tags.tagsinuse         103.257147                       # Cycle average of tags in use
system.cpu30.dcache.tags.total_refs             33754                       # Total number of references to valid blocks.
system.cpu30.dcache.tags.sampled_refs             898                       # Sample count of references to valid blocks.
system.cpu30.dcache.tags.avg_refs           37.587973                       # Average number of references to valid blocks.
system.cpu30.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu30.dcache.tags.occ_blocks::cpu30.data   103.257147                       # Average occupied blocks per requestor
system.cpu30.dcache.tags.occ_percent::cpu30.data     0.100837                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_percent::total     0.100837                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.cpu30.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu30.dcache.tags.tag_accesses           72212                       # Number of tag accesses
system.cpu30.dcache.tags.data_accesses          72212                       # Number of data accesses
system.cpu30.dcache.ReadReq_hits::cpu30.data        33381                       # number of ReadReq hits
system.cpu30.dcache.ReadReq_hits::total         33381                       # number of ReadReq hits
system.cpu30.dcache.WriteReq_hits::cpu30.data          366                       # number of WriteReq hits
system.cpu30.dcache.WriteReq_hits::total          366                       # number of WriteReq hits
system.cpu30.dcache.SoftPFReq_hits::cpu30.data            2                       # number of SoftPFReq hits
system.cpu30.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu30.dcache.demand_hits::cpu30.data        33747                       # number of demand (read+write) hits
system.cpu30.dcache.demand_hits::total          33747                       # number of demand (read+write) hits
system.cpu30.dcache.overall_hits::cpu30.data        33749                       # number of overall hits
system.cpu30.dcache.overall_hits::total         33749                       # number of overall hits
system.cpu30.dcache.ReadReq_misses::cpu30.data         1582                       # number of ReadReq misses
system.cpu30.dcache.ReadReq_misses::total         1582                       # number of ReadReq misses
system.cpu30.dcache.WriteReq_misses::cpu30.data          278                       # number of WriteReq misses
system.cpu30.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu30.dcache.SoftPFReq_misses::cpu30.data            1                       # number of SoftPFReq misses
system.cpu30.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu30.dcache.LoadLockedReq_misses::cpu30.data           20                       # number of LoadLockedReq misses
system.cpu30.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu30.dcache.StoreCondReq_misses::cpu30.data           10                       # number of StoreCondReq misses
system.cpu30.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu30.dcache.demand_misses::cpu30.data         1860                       # number of demand (read+write) misses
system.cpu30.dcache.demand_misses::total         1860                       # number of demand (read+write) misses
system.cpu30.dcache.overall_misses::cpu30.data         1861                       # number of overall misses
system.cpu30.dcache.overall_misses::total         1861                       # number of overall misses
system.cpu30.dcache.ReadReq_miss_latency::cpu30.data     42642491                       # number of ReadReq miss cycles
system.cpu30.dcache.ReadReq_miss_latency::total     42642491                       # number of ReadReq miss cycles
system.cpu30.dcache.WriteReq_miss_latency::cpu30.data      8222998                       # number of WriteReq miss cycles
system.cpu30.dcache.WriteReq_miss_latency::total      8222998                       # number of WriteReq miss cycles
system.cpu30.dcache.LoadLockedReq_miss_latency::cpu30.data       233898                       # number of LoadLockedReq miss cycles
system.cpu30.dcache.LoadLockedReq_miss_latency::total       233898                       # number of LoadLockedReq miss cycles
system.cpu30.dcache.StoreCondReq_miss_latency::cpu30.data        13000                       # number of StoreCondReq miss cycles
system.cpu30.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu30.dcache.StoreCondFailReq_miss_latency::cpu30.data        89500                       # number of StoreCondFailReq miss cycles
system.cpu30.dcache.StoreCondFailReq_miss_latency::total        89500                       # number of StoreCondFailReq miss cycles
system.cpu30.dcache.demand_miss_latency::cpu30.data     50865489                       # number of demand (read+write) miss cycles
system.cpu30.dcache.demand_miss_latency::total     50865489                       # number of demand (read+write) miss cycles
system.cpu30.dcache.overall_miss_latency::cpu30.data     50865489                       # number of overall miss cycles
system.cpu30.dcache.overall_miss_latency::total     50865489                       # number of overall miss cycles
system.cpu30.dcache.ReadReq_accesses::cpu30.data        34963                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.ReadReq_accesses::total        34963                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_accesses::cpu30.data          644                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_accesses::total          644                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_accesses::cpu30.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_accesses::cpu30.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_accesses::cpu30.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.demand_accesses::cpu30.data        35607                       # number of demand (read+write) accesses
system.cpu30.dcache.demand_accesses::total        35607                       # number of demand (read+write) accesses
system.cpu30.dcache.overall_accesses::cpu30.data        35610                       # number of overall (read+write) accesses
system.cpu30.dcache.overall_accesses::total        35610                       # number of overall (read+write) accesses
system.cpu30.dcache.ReadReq_miss_rate::cpu30.data     0.045248                       # miss rate for ReadReq accesses
system.cpu30.dcache.ReadReq_miss_rate::total     0.045248                       # miss rate for ReadReq accesses
system.cpu30.dcache.WriteReq_miss_rate::cpu30.data     0.431677                       # miss rate for WriteReq accesses
system.cpu30.dcache.WriteReq_miss_rate::total     0.431677                       # miss rate for WriteReq accesses
system.cpu30.dcache.SoftPFReq_miss_rate::cpu30.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.LoadLockedReq_miss_rate::cpu30.data            1                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.StoreCondReq_miss_rate::cpu30.data            1                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.demand_miss_rate::cpu30.data     0.052237                       # miss rate for demand accesses
system.cpu30.dcache.demand_miss_rate::total     0.052237                       # miss rate for demand accesses
system.cpu30.dcache.overall_miss_rate::cpu30.data     0.052261                       # miss rate for overall accesses
system.cpu30.dcache.overall_miss_rate::total     0.052261                       # miss rate for overall accesses
system.cpu30.dcache.ReadReq_avg_miss_latency::cpu30.data 26954.798357                       # average ReadReq miss latency
system.cpu30.dcache.ReadReq_avg_miss_latency::total 26954.798357                       # average ReadReq miss latency
system.cpu30.dcache.WriteReq_avg_miss_latency::cpu30.data 29579.129496                       # average WriteReq miss latency
system.cpu30.dcache.WriteReq_avg_miss_latency::total 29579.129496                       # average WriteReq miss latency
system.cpu30.dcache.LoadLockedReq_avg_miss_latency::cpu30.data 11694.900000                       # average LoadLockedReq miss latency
system.cpu30.dcache.LoadLockedReq_avg_miss_latency::total 11694.900000                       # average LoadLockedReq miss latency
system.cpu30.dcache.StoreCondReq_avg_miss_latency::cpu30.data         1300                       # average StoreCondReq miss latency
system.cpu30.dcache.StoreCondReq_avg_miss_latency::total         1300                       # average StoreCondReq miss latency
system.cpu30.dcache.StoreCondFailReq_avg_miss_latency::cpu30.data          inf                       # average StoreCondFailReq miss latency
system.cpu30.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu30.dcache.demand_avg_miss_latency::cpu30.data 27347.037097                       # average overall miss latency
system.cpu30.dcache.demand_avg_miss_latency::total 27347.037097                       # average overall miss latency
system.cpu30.dcache.overall_avg_miss_latency::cpu30.data 27332.342289                       # average overall miss latency
system.cpu30.dcache.overall_avg_miss_latency::total 27332.342289                       # average overall miss latency
system.cpu30.dcache.blocked_cycles::no_mshrs         8688                       # number of cycles access was blocked
system.cpu30.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_mshrs             498                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_mshrs    17.445783                       # average number of cycles each access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu30.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu30.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu30.dcache.writebacks::writebacks          127                       # number of writebacks
system.cpu30.dcache.writebacks::total             127                       # number of writebacks
system.cpu30.dcache.ReadReq_mshr_hits::cpu30.data          812                       # number of ReadReq MSHR hits
system.cpu30.dcache.ReadReq_mshr_hits::total          812                       # number of ReadReq MSHR hits
system.cpu30.dcache.WriteReq_mshr_hits::cpu30.data          143                       # number of WriteReq MSHR hits
system.cpu30.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu30.dcache.demand_mshr_hits::cpu30.data          955                       # number of demand (read+write) MSHR hits
system.cpu30.dcache.demand_mshr_hits::total          955                       # number of demand (read+write) MSHR hits
system.cpu30.dcache.overall_mshr_hits::cpu30.data          955                       # number of overall MSHR hits
system.cpu30.dcache.overall_mshr_hits::total          955                       # number of overall MSHR hits
system.cpu30.dcache.ReadReq_mshr_misses::cpu30.data          770                       # number of ReadReq MSHR misses
system.cpu30.dcache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu30.dcache.WriteReq_mshr_misses::cpu30.data          135                       # number of WriteReq MSHR misses
system.cpu30.dcache.WriteReq_mshr_misses::total          135                       # number of WriteReq MSHR misses
system.cpu30.dcache.SoftPFReq_mshr_misses::cpu30.data            1                       # number of SoftPFReq MSHR misses
system.cpu30.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu30.dcache.LoadLockedReq_mshr_misses::cpu30.data           20                       # number of LoadLockedReq MSHR misses
system.cpu30.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu30.dcache.StoreCondReq_mshr_misses::cpu30.data           10                       # number of StoreCondReq MSHR misses
system.cpu30.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu30.dcache.demand_mshr_misses::cpu30.data          905                       # number of demand (read+write) MSHR misses
system.cpu30.dcache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu30.dcache.overall_mshr_misses::cpu30.data          906                       # number of overall MSHR misses
system.cpu30.dcache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu30.dcache.ReadReq_mshr_miss_latency::cpu30.data     21575006                       # number of ReadReq MSHR miss cycles
system.cpu30.dcache.ReadReq_mshr_miss_latency::total     21575006                       # number of ReadReq MSHR miss cycles
system.cpu30.dcache.WriteReq_mshr_miss_latency::cpu30.data      3085751                       # number of WriteReq MSHR miss cycles
system.cpu30.dcache.WriteReq_mshr_miss_latency::total      3085751                       # number of WriteReq MSHR miss cycles
system.cpu30.dcache.SoftPFReq_mshr_miss_latency::cpu30.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu30.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu30.dcache.LoadLockedReq_mshr_miss_latency::cpu30.data       191102                       # number of LoadLockedReq MSHR miss cycles
system.cpu30.dcache.LoadLockedReq_mshr_miss_latency::total       191102                       # number of LoadLockedReq MSHR miss cycles
system.cpu30.dcache.StoreCondReq_mshr_miss_latency::cpu30.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu30.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu30.dcache.StoreCondFailReq_mshr_miss_latency::cpu30.data        79000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu30.dcache.StoreCondFailReq_mshr_miss_latency::total        79000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu30.dcache.demand_mshr_miss_latency::cpu30.data     24660757                       # number of demand (read+write) MSHR miss cycles
system.cpu30.dcache.demand_mshr_miss_latency::total     24660757                       # number of demand (read+write) MSHR miss cycles
system.cpu30.dcache.overall_mshr_miss_latency::cpu30.data     24663257                       # number of overall MSHR miss cycles
system.cpu30.dcache.overall_mshr_miss_latency::total     24663257                       # number of overall MSHR miss cycles
system.cpu30.dcache.ReadReq_mshr_miss_rate::cpu30.data     0.022023                       # mshr miss rate for ReadReq accesses
system.cpu30.dcache.ReadReq_mshr_miss_rate::total     0.022023                       # mshr miss rate for ReadReq accesses
system.cpu30.dcache.WriteReq_mshr_miss_rate::cpu30.data     0.209627                       # mshr miss rate for WriteReq accesses
system.cpu30.dcache.WriteReq_mshr_miss_rate::total     0.209627                       # mshr miss rate for WriteReq accesses
system.cpu30.dcache.SoftPFReq_mshr_miss_rate::cpu30.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu30.dcache.LoadLockedReq_mshr_miss_rate::cpu30.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu30.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu30.dcache.StoreCondReq_mshr_miss_rate::cpu30.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu30.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu30.dcache.demand_mshr_miss_rate::cpu30.data     0.025416                       # mshr miss rate for demand accesses
system.cpu30.dcache.demand_mshr_miss_rate::total     0.025416                       # mshr miss rate for demand accesses
system.cpu30.dcache.overall_mshr_miss_rate::cpu30.data     0.025442                       # mshr miss rate for overall accesses
system.cpu30.dcache.overall_mshr_miss_rate::total     0.025442                       # mshr miss rate for overall accesses
system.cpu30.dcache.ReadReq_avg_mshr_miss_latency::cpu30.data 28019.488312                       # average ReadReq mshr miss latency
system.cpu30.dcache.ReadReq_avg_mshr_miss_latency::total 28019.488312                       # average ReadReq mshr miss latency
system.cpu30.dcache.WriteReq_avg_mshr_miss_latency::cpu30.data 22857.414815                       # average WriteReq mshr miss latency
system.cpu30.dcache.WriteReq_avg_mshr_miss_latency::total 22857.414815                       # average WriteReq mshr miss latency
system.cpu30.dcache.SoftPFReq_avg_mshr_miss_latency::cpu30.data         2500                       # average SoftPFReq mshr miss latency
system.cpu30.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu30.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu30.data  9555.100000                       # average LoadLockedReq mshr miss latency
system.cpu30.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9555.100000                       # average LoadLockedReq mshr miss latency
system.cpu30.dcache.StoreCondReq_avg_mshr_miss_latency::cpu30.data          850                       # average StoreCondReq mshr miss latency
system.cpu30.dcache.StoreCondReq_avg_mshr_miss_latency::total          850                       # average StoreCondReq mshr miss latency
system.cpu30.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu30.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu30.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu30.dcache.demand_avg_mshr_miss_latency::cpu30.data 27249.455249                       # average overall mshr miss latency
system.cpu30.dcache.demand_avg_mshr_miss_latency::total 27249.455249                       # average overall mshr miss latency
system.cpu30.dcache.overall_avg_mshr_miss_latency::cpu30.data 27222.137969                       # average overall mshr miss latency
system.cpu30.dcache.overall_avg_mshr_miss_latency::total 27222.137969                       # average overall mshr miss latency
system.cpu30.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu30.icache.tags.replacements               0                       # number of replacements
system.cpu30.icache.tags.tagsinuse          11.017913                       # Cycle average of tags in use
system.cpu30.icache.tags.total_refs             18895                       # Total number of references to valid blocks.
system.cpu30.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu30.icache.tags.avg_refs          356.509434                       # Average number of references to valid blocks.
system.cpu30.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu30.icache.tags.occ_blocks::cpu30.inst    11.017913                       # Average occupied blocks per requestor
system.cpu30.icache.tags.occ_percent::cpu30.inst     0.021519                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_percent::total     0.021519                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu30.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu30.icache.tags.tag_accesses           37973                       # Number of tag accesses
system.cpu30.icache.tags.data_accesses          37973                       # Number of data accesses
system.cpu30.icache.ReadReq_hits::cpu30.inst        18895                       # number of ReadReq hits
system.cpu30.icache.ReadReq_hits::total         18895                       # number of ReadReq hits
system.cpu30.icache.demand_hits::cpu30.inst        18895                       # number of demand (read+write) hits
system.cpu30.icache.demand_hits::total          18895                       # number of demand (read+write) hits
system.cpu30.icache.overall_hits::cpu30.inst        18895                       # number of overall hits
system.cpu30.icache.overall_hits::total         18895                       # number of overall hits
system.cpu30.icache.ReadReq_misses::cpu30.inst           65                       # number of ReadReq misses
system.cpu30.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu30.icache.demand_misses::cpu30.inst           65                       # number of demand (read+write) misses
system.cpu30.icache.demand_misses::total           65                       # number of demand (read+write) misses
system.cpu30.icache.overall_misses::cpu30.inst           65                       # number of overall misses
system.cpu30.icache.overall_misses::total           65                       # number of overall misses
system.cpu30.icache.ReadReq_miss_latency::cpu30.inst      2118000                       # number of ReadReq miss cycles
system.cpu30.icache.ReadReq_miss_latency::total      2118000                       # number of ReadReq miss cycles
system.cpu30.icache.demand_miss_latency::cpu30.inst      2118000                       # number of demand (read+write) miss cycles
system.cpu30.icache.demand_miss_latency::total      2118000                       # number of demand (read+write) miss cycles
system.cpu30.icache.overall_miss_latency::cpu30.inst      2118000                       # number of overall miss cycles
system.cpu30.icache.overall_miss_latency::total      2118000                       # number of overall miss cycles
system.cpu30.icache.ReadReq_accesses::cpu30.inst        18960                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.ReadReq_accesses::total        18960                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.demand_accesses::cpu30.inst        18960                       # number of demand (read+write) accesses
system.cpu30.icache.demand_accesses::total        18960                       # number of demand (read+write) accesses
system.cpu30.icache.overall_accesses::cpu30.inst        18960                       # number of overall (read+write) accesses
system.cpu30.icache.overall_accesses::total        18960                       # number of overall (read+write) accesses
system.cpu30.icache.ReadReq_miss_rate::cpu30.inst     0.003428                       # miss rate for ReadReq accesses
system.cpu30.icache.ReadReq_miss_rate::total     0.003428                       # miss rate for ReadReq accesses
system.cpu30.icache.demand_miss_rate::cpu30.inst     0.003428                       # miss rate for demand accesses
system.cpu30.icache.demand_miss_rate::total     0.003428                       # miss rate for demand accesses
system.cpu30.icache.overall_miss_rate::cpu30.inst     0.003428                       # miss rate for overall accesses
system.cpu30.icache.overall_miss_rate::total     0.003428                       # miss rate for overall accesses
system.cpu30.icache.ReadReq_avg_miss_latency::cpu30.inst 32584.615385                       # average ReadReq miss latency
system.cpu30.icache.ReadReq_avg_miss_latency::total 32584.615385                       # average ReadReq miss latency
system.cpu30.icache.demand_avg_miss_latency::cpu30.inst 32584.615385                       # average overall miss latency
system.cpu30.icache.demand_avg_miss_latency::total 32584.615385                       # average overall miss latency
system.cpu30.icache.overall_avg_miss_latency::cpu30.inst 32584.615385                       # average overall miss latency
system.cpu30.icache.overall_avg_miss_latency::total 32584.615385                       # average overall miss latency
system.cpu30.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu30.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu30.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu30.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu30.icache.fast_writes                     0                       # number of fast writes performed
system.cpu30.icache.cache_copies                    0                       # number of cache copies performed
system.cpu30.icache.ReadReq_mshr_hits::cpu30.inst           12                       # number of ReadReq MSHR hits
system.cpu30.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu30.icache.demand_mshr_hits::cpu30.inst           12                       # number of demand (read+write) MSHR hits
system.cpu30.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu30.icache.overall_mshr_hits::cpu30.inst           12                       # number of overall MSHR hits
system.cpu30.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu30.icache.ReadReq_mshr_misses::cpu30.inst           53                       # number of ReadReq MSHR misses
system.cpu30.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu30.icache.demand_mshr_misses::cpu30.inst           53                       # number of demand (read+write) MSHR misses
system.cpu30.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu30.icache.overall_mshr_misses::cpu30.inst           53                       # number of overall MSHR misses
system.cpu30.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu30.icache.ReadReq_mshr_miss_latency::cpu30.inst      1793500                       # number of ReadReq MSHR miss cycles
system.cpu30.icache.ReadReq_mshr_miss_latency::total      1793500                       # number of ReadReq MSHR miss cycles
system.cpu30.icache.demand_mshr_miss_latency::cpu30.inst      1793500                       # number of demand (read+write) MSHR miss cycles
system.cpu30.icache.demand_mshr_miss_latency::total      1793500                       # number of demand (read+write) MSHR miss cycles
system.cpu30.icache.overall_mshr_miss_latency::cpu30.inst      1793500                       # number of overall MSHR miss cycles
system.cpu30.icache.overall_mshr_miss_latency::total      1793500                       # number of overall MSHR miss cycles
system.cpu30.icache.ReadReq_mshr_miss_rate::cpu30.inst     0.002795                       # mshr miss rate for ReadReq accesses
system.cpu30.icache.ReadReq_mshr_miss_rate::total     0.002795                       # mshr miss rate for ReadReq accesses
system.cpu30.icache.demand_mshr_miss_rate::cpu30.inst     0.002795                       # mshr miss rate for demand accesses
system.cpu30.icache.demand_mshr_miss_rate::total     0.002795                       # mshr miss rate for demand accesses
system.cpu30.icache.overall_mshr_miss_rate::cpu30.inst     0.002795                       # mshr miss rate for overall accesses
system.cpu30.icache.overall_mshr_miss_rate::total     0.002795                       # mshr miss rate for overall accesses
system.cpu30.icache.ReadReq_avg_mshr_miss_latency::cpu30.inst 33839.622642                       # average ReadReq mshr miss latency
system.cpu30.icache.ReadReq_avg_mshr_miss_latency::total 33839.622642                       # average ReadReq mshr miss latency
system.cpu30.icache.demand_avg_mshr_miss_latency::cpu30.inst 33839.622642                       # average overall mshr miss latency
system.cpu30.icache.demand_avg_mshr_miss_latency::total 33839.622642                       # average overall mshr miss latency
system.cpu30.icache.overall_avg_mshr_miss_latency::cpu30.inst 33839.622642                       # average overall mshr miss latency
system.cpu30.icache.overall_avg_mshr_miss_latency::total 33839.622642                       # average overall mshr miss latency
system.cpu30.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu31.branchPred.lookups                 12331                       # Number of BP lookups
system.cpu31.branchPred.condPredicted           11955                       # Number of conditional branches predicted
system.cpu31.branchPred.condIncorrect             250                       # Number of conditional branches incorrect
system.cpu31.branchPred.BTBLookups              12010                       # Number of BTB lookups
system.cpu31.branchPred.BTBHits                 10544                       # Number of BTB hits
system.cpu31.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu31.branchPred.BTBHitPct           87.793505                       # BTB Hit Percentage
system.cpu31.branchPred.usedRAS                   154                       # Number of times the RAS was used to get a target.
system.cpu31.branchPred.RASInCorrect                0                       # Number of incorrect RAS predictions.
system.cpu31.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.inst_hits                          0                       # ITB inst hits
system.cpu31.dtb.inst_misses                        0                       # ITB inst misses
system.cpu31.dtb.read_hits                          0                       # DTB read hits
system.cpu31.dtb.read_misses                        0                       # DTB read misses
system.cpu31.dtb.write_hits                         0                       # DTB write hits
system.cpu31.dtb.write_misses                       0                       # DTB write misses
system.cpu31.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu31.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu31.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu31.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu31.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dtb.read_accesses                      0                       # DTB read accesses
system.cpu31.dtb.write_accesses                     0                       # DTB write accesses
system.cpu31.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.dtb.hits                               0                       # DTB hits
system.cpu31.dtb.misses                             0                       # DTB misses
system.cpu31.dtb.accesses                           0                       # DTB accesses
system.cpu31.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.itb.walker.walks                       0                       # Table walker walks requested
system.cpu31.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.inst_hits                          0                       # ITB inst hits
system.cpu31.itb.inst_misses                        0                       # ITB inst misses
system.cpu31.itb.read_hits                          0                       # DTB read hits
system.cpu31.itb.read_misses                        0                       # DTB read misses
system.cpu31.itb.write_hits                         0                       # DTB write hits
system.cpu31.itb.write_misses                       0                       # DTB write misses
system.cpu31.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu31.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu31.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu31.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu31.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.itb.read_accesses                      0                       # DTB read accesses
system.cpu31.itb.write_accesses                     0                       # DTB write accesses
system.cpu31.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.itb.hits                               0                       # DTB hits
system.cpu31.itb.misses                             0                       # DTB misses
system.cpu31.itb.accesses                           0                       # DTB accesses
system.cpu31.numCycles                          82225                       # number of cpu cycles simulated
system.cpu31.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu31.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu31.fetch.icacheStallCycles            19709                       # Number of cycles fetch is stalled on an Icache miss
system.cpu31.fetch.Insts                       151097                       # Number of instructions fetch has processed
system.cpu31.fetch.Branches                     12331                       # Number of branches that fetch encountered
system.cpu31.fetch.predictedBranches            10698                       # Number of branches that fetch has predicted taken
system.cpu31.fetch.Cycles                       59805                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu31.fetch.SquashCycles                   541                       # Number of cycles fetch has spent squashing
system.cpu31.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu31.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu31.fetch.CacheLines                   18806                       # Number of cache lines fetched
system.cpu31.fetch.IcacheSquashes                  52                       # Number of outstanding Icache misses that were squashed
system.cpu31.fetch.rateDist::samples            79792                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::mean            1.911432                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::stdev           3.011621                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::0                  52774     66.14%     66.14% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::1                   2444      3.06%     69.20% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::2                   1409      1.77%     70.97% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::3                   2703      3.39%     74.36% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::4                   2291      2.87%     77.23% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::5                   1394      1.75%     78.97% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::6                   2819      3.53%     82.51% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::7                   5566      6.98%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::8                   8392     10.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::total              79792                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.branchRate                0.149967                       # Number of branch fetches per cycle
system.cpu31.fetch.rate                      1.837604                       # Number of inst fetches per cycle
system.cpu31.decode.IdleCycles                   7522                       # Number of cycles decode is idle
system.cpu31.decode.BlockedCycles               53376                       # Number of cycles decode is blocked
system.cpu31.decode.RunCycles                    2460                       # Number of cycles decode is running
system.cpu31.decode.UnblockCycles               16195                       # Number of cycles decode is unblocking
system.cpu31.decode.SquashCycles                  239                       # Number of cycles decode is squashing
system.cpu31.decode.BranchResolved                167                       # Number of times decode resolved a branch
system.cpu31.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu31.decode.DecodedInsts               145699                       # Number of instructions handled by decode
system.cpu31.decode.SquashedInsts                 112                       # Number of squashed instructions handled by decode
system.cpu31.rename.SquashCycles                  239                       # Number of cycles rename is squashing
system.cpu31.rename.IdleCycles                  12672                       # Number of cycles rename is idle
system.cpu31.rename.BlockCycles                  9132                       # Number of cycles rename is blocking
system.cpu31.rename.serializeStallCycles         2358                       # count of cycles rename stalled for serializing inst
system.cpu31.rename.RunCycles                   13247                       # Number of cycles rename is running
system.cpu31.rename.UnblockCycles               42144                       # Number of cycles rename is unblocking
system.cpu31.rename.RenamedInsts               144973                       # Number of instructions processed by rename
system.cpu31.rename.ROBFullEvents                  40                       # Number of times rename has blocked due to ROB full
system.cpu31.rename.IQFullEvents                39892                       # Number of times rename has blocked due to IQ full
system.cpu31.rename.LQFullEvents                  467                       # Number of times rename has blocked due to LQ full
system.cpu31.rename.RenamedOperands            196289                       # Number of destination operands rename has renamed
system.cpu31.rename.RenameLookups              714118                       # Number of register rename lookups that rename has made
system.cpu31.rename.int_rename_lookups         236634                       # Number of integer rename lookups
system.cpu31.rename.CommittedMaps              183220                       # Number of HB maps that are committed
system.cpu31.rename.UndoneMaps                  13069                       # Number of HB maps that are undone due to squashing
system.cpu31.rename.serializingInsts               46                       # count of serializing insts renamed
system.cpu31.rename.tempSerializingInsts           52                       # count of temporary serializing insts renamed
system.cpu31.rename.skidInsts                   80095                       # count of insts added to the skid buffer
system.cpu31.memDep0.insertedLoads              37363                       # Number of loads inserted to the mem dependence unit.
system.cpu31.memDep0.insertedStores              1040                       # Number of stores inserted to the mem dependence unit.
system.cpu31.memDep0.conflictingLoads             399                       # Number of conflicting loads.
system.cpu31.memDep0.conflictingStores             69                       # Number of conflicting stores.
system.cpu31.iq.iqInstsAdded                   143998                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu31.iq.iqNonSpecInstsAdded                78                       # Number of non-speculative instructions added to the IQ
system.cpu31.iq.iqInstsIssued                  142421                       # Number of instructions issued
system.cpu31.iq.iqSquashedInstsIssued             794                       # Number of squashed instructions issued
system.cpu31.iq.iqSquashedInstsExamined          9246                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu31.iq.iqSquashedOperandsExamined        41847                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu31.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu31.iq.issued_per_cycle::samples        79792                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::mean       1.784903                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::stdev      0.598793                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::0              7569      9.49%      9.49% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::1              2025      2.54%     12.02% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::2             70198     87.98%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::total         79792                       # Number of insts issued each cycle
system.cpu31.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu31.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu31.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu31.iq.FU_type_0::IntAlu               75379     52.93%     52.93% # Type of FU issued
system.cpu31.iq.FU_type_0::IntMult              24580     17.26%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::IntDiv                   0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatAdd                 0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCmp                 0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCvt                 0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMult                0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatDiv                 0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatSqrt                0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAdd                  0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAddAcc               0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAlu                  0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCmp                  0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCvt                  0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMisc                 0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMult                 0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMultAcc              0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShift                0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSqrt                 0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMult            0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.19% # Type of FU issued
system.cpu31.iq.FU_type_0::MemRead              41722     29.29%     99.48% # Type of FU issued
system.cpu31.iq.FU_type_0::MemWrite               740      0.52%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::total               142421                       # Type of FU issued
system.cpu31.iq.rate                         1.732089                       # Inst issue rate
system.cpu31.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu31.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu31.iq.int_inst_queue_reads           365426                       # Number of integer instruction queue reads
system.cpu31.iq.int_inst_queue_writes          153332                       # Number of integer instruction queue writes
system.cpu31.iq.int_inst_queue_wakeup_accesses       135512                       # Number of integer instruction queue wakeup accesses
system.cpu31.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu31.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu31.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu31.iq.int_alu_accesses               142421                       # Number of integer alu accesses
system.cpu31.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu31.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu31.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu31.iew.lsq.thread0.squashedLoads         2633                       # Number of loads squashed
system.cpu31.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu31.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu31.iew.lsq.thread0.squashedStores          342                       # Number of stores squashed
system.cpu31.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu31.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu31.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu31.iew.lsq.thread0.cacheBlocked         6458                       # Number of times an access to memory failed due to the cache being blocked
system.cpu31.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu31.iew.iewSquashCycles                  239                       # Number of cycles IEW is squashing
system.cpu31.iew.iewBlockCycles                  2713                       # Number of cycles IEW is blocking
system.cpu31.iew.iewUnblockCycles                 981                       # Number of cycles IEW is unblocking
system.cpu31.iew.iewDispatchedInsts            144079                       # Number of instructions dispatched to IQ
system.cpu31.iew.iewDispSquashedInsts              12                       # Number of squashed instructions skipped by dispatch
system.cpu31.iew.iewDispLoadInsts               37363                       # Number of dispatched load instructions
system.cpu31.iew.iewDispStoreInsts               1040                       # Number of dispatched store instructions
system.cpu31.iew.iewDispNonSpecInsts               40                       # Number of dispatched non-speculative instructions
system.cpu31.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu31.iew.iewLSQFullEvents                 795                       # Number of times the LSQ has become full, causing a stall
system.cpu31.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.cpu31.iew.predictedTakenIncorrect          143                       # Number of branches that were predicted taken incorrectly
system.cpu31.iew.predictedNotTakenIncorrect           82                       # Number of branches that were predicted not taken incorrectly
system.cpu31.iew.branchMispredicts                225                       # Number of branch mispredicts detected at execute
system.cpu31.iew.iewExecutedInsts              142268                       # Number of executed instructions
system.cpu31.iew.iewExecLoadInsts               41595                       # Number of load instructions executed
system.cpu31.iew.iewExecSquashedInsts             151                       # Number of squashed instructions skipped in execute
system.cpu31.iew.exec_swp                           0                       # number of swp insts executed
system.cpu31.iew.exec_nop                           3                       # number of nop insts executed
system.cpu31.iew.exec_refs                      42326                       # number of memory reference insts executed
system.cpu31.iew.exec_branches                  10761                       # Number of branches executed
system.cpu31.iew.exec_stores                      731                       # Number of stores executed
system.cpu31.iew.exec_rate                   1.730228                       # Inst execution rate
system.cpu31.iew.wb_sent                       135550                       # cumulative count of insts sent to commit
system.cpu31.iew.wb_count                      135512                       # cumulative count of insts written-back
system.cpu31.iew.wb_producers                  122253                       # num instructions producing a value
system.cpu31.iew.wb_consumers                  203141                       # num instructions consuming a value
system.cpu31.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu31.iew.wb_rate                     1.648063                       # insts written-back per cycle
system.cpu31.iew.wb_fanout                   0.601814                       # average fanout of values written-back
system.cpu31.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu31.commit.commitSquashedInsts          9195                       # The number of squashed insts skipped by commit
system.cpu31.commit.commitNonSpecStalls            54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu31.commit.branchMispredicts             219                       # The number of times a branch was mispredicted
system.cpu31.commit.committed_per_cycle::samples        78532                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::mean     1.716880                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::stdev     2.335617                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::0        28020     35.68%     35.68% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::1        22993     29.28%     64.96% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::2        12925     16.46%     81.42% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::3         5066      6.45%     87.87% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::4          257      0.33%     88.19% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::5         1345      1.71%     89.91% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::6           87      0.11%     90.02% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::7          198      0.25%     90.27% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::8         7641      9.73%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::total        78532                       # Number of insts commited each cycle
system.cpu31.commit.committedInsts             134271                       # Number of instructions committed
system.cpu31.commit.committedOps               134830                       # Number of ops (including micro ops) committed
system.cpu31.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu31.commit.refs                        35428                       # Number of memory references committed
system.cpu31.commit.loads                       34730                       # Number of loads committed
system.cpu31.commit.membars                        20                       # Number of memory barriers committed
system.cpu31.commit.branches                    10719                       # Number of branches committed
system.cpu31.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu31.commit.int_insts                  124188                       # Number of committed integer instructions.
system.cpu31.commit.function_calls                 48                       # Number of function calls committed.
system.cpu31.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IntAlu          74823     55.49%     55.49% # Class of committed instruction
system.cpu31.commit.op_class_0::IntMult         24579     18.23%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::IntDiv              0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatAdd            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCmp            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCvt            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMult            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatDiv            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatSqrt            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAdd             0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAddAcc            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAlu             0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCmp             0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCvt             0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMisc            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMult            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMultAcc            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShift            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShiftAcc            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSqrt            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAdd            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAlu            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCmp            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCvt            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatDiv            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMisc            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMult            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.72% # Class of committed instruction
system.cpu31.commit.op_class_0::MemRead         34730     25.76%     99.48% # Class of committed instruction
system.cpu31.commit.op_class_0::MemWrite          698      0.52%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::total          134830                       # Class of committed instruction
system.cpu31.commit.bw_lim_events                7641                       # number cycles where commit BW limit reached
system.cpu31.rob.rob_reads                     214747                       # The number of ROB reads
system.cpu31.rob.rob_writes                    289372                       # The number of ROB writes
system.cpu31.timesIdled                            28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu31.idleCycles                          2433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu31.quiesceCycles                     254735                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu31.committedInsts                    134271                       # Number of Instructions Simulated
system.cpu31.committedOps                      134830                       # Number of Ops (including micro ops) Simulated
system.cpu31.cpi                             0.612381                       # CPI: Cycles Per Instruction
system.cpu31.cpi_total                       0.612381                       # CPI: Total CPI of All Threads
system.cpu31.ipc                             1.632971                       # IPC: Instructions Per Cycle
system.cpu31.ipc_total                       1.632971                       # IPC: Total IPC of All Threads
system.cpu31.int_regfile_reads                 230018                       # number of integer regfile reads
system.cpu31.int_regfile_writes                120711                       # number of integer regfile writes
system.cpu31.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu31.cc_regfile_reads                  531474                       # number of cc regfile reads
system.cpu31.cc_regfile_writes                  63376                       # number of cc regfile writes
system.cpu31.misc_regfile_reads                 46913                       # number of misc regfile reads
system.cpu31.misc_regfile_writes                   83                       # number of misc regfile writes
system.cpu31.dcache.tags.replacements             348                       # number of replacements
system.cpu31.dcache.tags.tagsinuse         103.875817                       # Cycle average of tags in use
system.cpu31.dcache.tags.total_refs             33881                       # Total number of references to valid blocks.
system.cpu31.dcache.tags.sampled_refs             906                       # Sample count of references to valid blocks.
system.cpu31.dcache.tags.avg_refs           37.396247                       # Average number of references to valid blocks.
system.cpu31.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu31.dcache.tags.occ_blocks::cpu31.data   103.875817                       # Average occupied blocks per requestor
system.cpu31.dcache.tags.occ_percent::cpu31.data     0.101441                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_percent::total     0.101441                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_task_id_blocks::1024          558                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::1          541                       # Occupied blocks per task id
system.cpu31.dcache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu31.dcache.tags.tag_accesses           72562                       # Number of tag accesses
system.cpu31.dcache.tags.data_accesses          72562                       # Number of data accesses
system.cpu31.dcache.ReadReq_hits::cpu31.data        33476                       # number of ReadReq hits
system.cpu31.dcache.ReadReq_hits::total         33476                       # number of ReadReq hits
system.cpu31.dcache.WriteReq_hits::cpu31.data          397                       # number of WriteReq hits
system.cpu31.dcache.WriteReq_hits::total          397                       # number of WriteReq hits
system.cpu31.dcache.SoftPFReq_hits::cpu31.data            2                       # number of SoftPFReq hits
system.cpu31.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu31.dcache.LoadLockedReq_hits::cpu31.data            2                       # number of LoadLockedReq hits
system.cpu31.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu31.dcache.demand_hits::cpu31.data        33873                       # number of demand (read+write) hits
system.cpu31.dcache.demand_hits::total          33873                       # number of demand (read+write) hits
system.cpu31.dcache.overall_hits::cpu31.data        33875                       # number of overall hits
system.cpu31.dcache.overall_hits::total         33875                       # number of overall hits
system.cpu31.dcache.ReadReq_misses::cpu31.data         1625                       # number of ReadReq misses
system.cpu31.dcache.ReadReq_misses::total         1625                       # number of ReadReq misses
system.cpu31.dcache.WriteReq_misses::cpu31.data          278                       # number of WriteReq misses
system.cpu31.dcache.WriteReq_misses::total          278                       # number of WriteReq misses
system.cpu31.dcache.SoftPFReq_misses::cpu31.data            1                       # number of SoftPFReq misses
system.cpu31.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu31.dcache.LoadLockedReq_misses::cpu31.data           19                       # number of LoadLockedReq misses
system.cpu31.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu31.dcache.StoreCondReq_misses::cpu31.data           12                       # number of StoreCondReq misses
system.cpu31.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu31.dcache.demand_misses::cpu31.data         1903                       # number of demand (read+write) misses
system.cpu31.dcache.demand_misses::total         1903                       # number of demand (read+write) misses
system.cpu31.dcache.overall_misses::cpu31.data         1904                       # number of overall misses
system.cpu31.dcache.overall_misses::total         1904                       # number of overall misses
system.cpu31.dcache.ReadReq_miss_latency::cpu31.data     39636493                       # number of ReadReq miss cycles
system.cpu31.dcache.ReadReq_miss_latency::total     39636493                       # number of ReadReq miss cycles
system.cpu31.dcache.WriteReq_miss_latency::cpu31.data      6767248                       # number of WriteReq miss cycles
system.cpu31.dcache.WriteReq_miss_latency::total      6767248                       # number of WriteReq miss cycles
system.cpu31.dcache.LoadLockedReq_miss_latency::cpu31.data       205905                       # number of LoadLockedReq miss cycles
system.cpu31.dcache.LoadLockedReq_miss_latency::total       205905                       # number of LoadLockedReq miss cycles
system.cpu31.dcache.StoreCondReq_miss_latency::cpu31.data        12000                       # number of StoreCondReq miss cycles
system.cpu31.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu31.dcache.StoreCondFailReq_miss_latency::cpu31.data       130500                       # number of StoreCondFailReq miss cycles
system.cpu31.dcache.StoreCondFailReq_miss_latency::total       130500                       # number of StoreCondFailReq miss cycles
system.cpu31.dcache.demand_miss_latency::cpu31.data     46403741                       # number of demand (read+write) miss cycles
system.cpu31.dcache.demand_miss_latency::total     46403741                       # number of demand (read+write) miss cycles
system.cpu31.dcache.overall_miss_latency::cpu31.data     46403741                       # number of overall miss cycles
system.cpu31.dcache.overall_miss_latency::total     46403741                       # number of overall miss cycles
system.cpu31.dcache.ReadReq_accesses::cpu31.data        35101                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.ReadReq_accesses::total        35101                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_accesses::cpu31.data          675                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_accesses::total          675                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_accesses::cpu31.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_accesses::cpu31.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_accesses::cpu31.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.demand_accesses::cpu31.data        35776                       # number of demand (read+write) accesses
system.cpu31.dcache.demand_accesses::total        35776                       # number of demand (read+write) accesses
system.cpu31.dcache.overall_accesses::cpu31.data        35779                       # number of overall (read+write) accesses
system.cpu31.dcache.overall_accesses::total        35779                       # number of overall (read+write) accesses
system.cpu31.dcache.ReadReq_miss_rate::cpu31.data     0.046295                       # miss rate for ReadReq accesses
system.cpu31.dcache.ReadReq_miss_rate::total     0.046295                       # miss rate for ReadReq accesses
system.cpu31.dcache.WriteReq_miss_rate::cpu31.data     0.411852                       # miss rate for WriteReq accesses
system.cpu31.dcache.WriteReq_miss_rate::total     0.411852                       # miss rate for WriteReq accesses
system.cpu31.dcache.SoftPFReq_miss_rate::cpu31.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.LoadLockedReq_miss_rate::cpu31.data     0.904762                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.LoadLockedReq_miss_rate::total     0.904762                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.StoreCondReq_miss_rate::cpu31.data            1                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.demand_miss_rate::cpu31.data     0.053192                       # miss rate for demand accesses
system.cpu31.dcache.demand_miss_rate::total     0.053192                       # miss rate for demand accesses
system.cpu31.dcache.overall_miss_rate::cpu31.data     0.053216                       # miss rate for overall accesses
system.cpu31.dcache.overall_miss_rate::total     0.053216                       # miss rate for overall accesses
system.cpu31.dcache.ReadReq_avg_miss_latency::cpu31.data 24391.688000                       # average ReadReq miss latency
system.cpu31.dcache.ReadReq_avg_miss_latency::total 24391.688000                       # average ReadReq miss latency
system.cpu31.dcache.WriteReq_avg_miss_latency::cpu31.data 24342.618705                       # average WriteReq miss latency
system.cpu31.dcache.WriteReq_avg_miss_latency::total 24342.618705                       # average WriteReq miss latency
system.cpu31.dcache.LoadLockedReq_avg_miss_latency::cpu31.data 10837.105263                       # average LoadLockedReq miss latency
system.cpu31.dcache.LoadLockedReq_avg_miss_latency::total 10837.105263                       # average LoadLockedReq miss latency
system.cpu31.dcache.StoreCondReq_avg_miss_latency::cpu31.data         1000                       # average StoreCondReq miss latency
system.cpu31.dcache.StoreCondReq_avg_miss_latency::total         1000                       # average StoreCondReq miss latency
system.cpu31.dcache.StoreCondFailReq_avg_miss_latency::cpu31.data          inf                       # average StoreCondFailReq miss latency
system.cpu31.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu31.dcache.demand_avg_miss_latency::cpu31.data 24384.519706                       # average overall miss latency
system.cpu31.dcache.demand_avg_miss_latency::total 24384.519706                       # average overall miss latency
system.cpu31.dcache.overall_avg_miss_latency::cpu31.data 24371.712710                       # average overall miss latency
system.cpu31.dcache.overall_avg_miss_latency::total 24371.712710                       # average overall miss latency
system.cpu31.dcache.blocked_cycles::no_mshrs         8167                       # number of cycles access was blocked
system.cpu31.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_mshrs             480                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_mshrs    17.014583                       # average number of cycles each access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu31.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu31.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu31.dcache.writebacks::writebacks          136                       # number of writebacks
system.cpu31.dcache.writebacks::total             136                       # number of writebacks
system.cpu31.dcache.ReadReq_mshr_hits::cpu31.data          850                       # number of ReadReq MSHR hits
system.cpu31.dcache.ReadReq_mshr_hits::total          850                       # number of ReadReq MSHR hits
system.cpu31.dcache.WriteReq_mshr_hits::cpu31.data          142                       # number of WriteReq MSHR hits
system.cpu31.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu31.dcache.demand_mshr_hits::cpu31.data          992                       # number of demand (read+write) MSHR hits
system.cpu31.dcache.demand_mshr_hits::total          992                       # number of demand (read+write) MSHR hits
system.cpu31.dcache.overall_mshr_hits::cpu31.data          992                       # number of overall MSHR hits
system.cpu31.dcache.overall_mshr_hits::total          992                       # number of overall MSHR hits
system.cpu31.dcache.ReadReq_mshr_misses::cpu31.data          775                       # number of ReadReq MSHR misses
system.cpu31.dcache.ReadReq_mshr_misses::total          775                       # number of ReadReq MSHR misses
system.cpu31.dcache.WriteReq_mshr_misses::cpu31.data          136                       # number of WriteReq MSHR misses
system.cpu31.dcache.WriteReq_mshr_misses::total          136                       # number of WriteReq MSHR misses
system.cpu31.dcache.SoftPFReq_mshr_misses::cpu31.data            1                       # number of SoftPFReq MSHR misses
system.cpu31.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu31.dcache.LoadLockedReq_mshr_misses::cpu31.data           19                       # number of LoadLockedReq MSHR misses
system.cpu31.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu31.dcache.StoreCondReq_mshr_misses::cpu31.data           12                       # number of StoreCondReq MSHR misses
system.cpu31.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu31.dcache.demand_mshr_misses::cpu31.data          911                       # number of demand (read+write) MSHR misses
system.cpu31.dcache.demand_mshr_misses::total          911                       # number of demand (read+write) MSHR misses
system.cpu31.dcache.overall_mshr_misses::cpu31.data          912                       # number of overall MSHR misses
system.cpu31.dcache.overall_mshr_misses::total          912                       # number of overall MSHR misses
system.cpu31.dcache.ReadReq_mshr_miss_latency::cpu31.data     20726003                       # number of ReadReq MSHR miss cycles
system.cpu31.dcache.ReadReq_mshr_miss_latency::total     20726003                       # number of ReadReq MSHR miss cycles
system.cpu31.dcache.WriteReq_mshr_miss_latency::cpu31.data      2635748                       # number of WriteReq MSHR miss cycles
system.cpu31.dcache.WriteReq_mshr_miss_latency::total      2635748                       # number of WriteReq MSHR miss cycles
system.cpu31.dcache.SoftPFReq_mshr_miss_latency::cpu31.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu31.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu31.dcache.LoadLockedReq_mshr_miss_latency::cpu31.data       164595                       # number of LoadLockedReq MSHR miss cycles
system.cpu31.dcache.LoadLockedReq_mshr_miss_latency::total       164595                       # number of LoadLockedReq MSHR miss cycles
system.cpu31.dcache.StoreCondReq_mshr_miss_latency::cpu31.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu31.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu31.dcache.StoreCondFailReq_mshr_miss_latency::cpu31.data       117000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu31.dcache.StoreCondFailReq_mshr_miss_latency::total       117000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu31.dcache.demand_mshr_miss_latency::cpu31.data     23361751                       # number of demand (read+write) MSHR miss cycles
system.cpu31.dcache.demand_mshr_miss_latency::total     23361751                       # number of demand (read+write) MSHR miss cycles
system.cpu31.dcache.overall_mshr_miss_latency::cpu31.data     23364751                       # number of overall MSHR miss cycles
system.cpu31.dcache.overall_mshr_miss_latency::total     23364751                       # number of overall MSHR miss cycles
system.cpu31.dcache.ReadReq_mshr_miss_rate::cpu31.data     0.022079                       # mshr miss rate for ReadReq accesses
system.cpu31.dcache.ReadReq_mshr_miss_rate::total     0.022079                       # mshr miss rate for ReadReq accesses
system.cpu31.dcache.WriteReq_mshr_miss_rate::cpu31.data     0.201481                       # mshr miss rate for WriteReq accesses
system.cpu31.dcache.WriteReq_mshr_miss_rate::total     0.201481                       # mshr miss rate for WriteReq accesses
system.cpu31.dcache.SoftPFReq_mshr_miss_rate::cpu31.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu31.dcache.LoadLockedReq_mshr_miss_rate::cpu31.data     0.904762                       # mshr miss rate for LoadLockedReq accesses
system.cpu31.dcache.LoadLockedReq_mshr_miss_rate::total     0.904762                       # mshr miss rate for LoadLockedReq accesses
system.cpu31.dcache.StoreCondReq_mshr_miss_rate::cpu31.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu31.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu31.dcache.demand_mshr_miss_rate::cpu31.data     0.025464                       # mshr miss rate for demand accesses
system.cpu31.dcache.demand_mshr_miss_rate::total     0.025464                       # mshr miss rate for demand accesses
system.cpu31.dcache.overall_mshr_miss_rate::cpu31.data     0.025490                       # mshr miss rate for overall accesses
system.cpu31.dcache.overall_mshr_miss_rate::total     0.025490                       # mshr miss rate for overall accesses
system.cpu31.dcache.ReadReq_avg_mshr_miss_latency::cpu31.data 26743.229677                       # average ReadReq mshr miss latency
system.cpu31.dcache.ReadReq_avg_mshr_miss_latency::total 26743.229677                       # average ReadReq mshr miss latency
system.cpu31.dcache.WriteReq_avg_mshr_miss_latency::cpu31.data 19380.500000                       # average WriteReq mshr miss latency
system.cpu31.dcache.WriteReq_avg_mshr_miss_latency::total 19380.500000                       # average WriteReq mshr miss latency
system.cpu31.dcache.SoftPFReq_avg_mshr_miss_latency::cpu31.data         3000                       # average SoftPFReq mshr miss latency
system.cpu31.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu31.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu31.data  8662.894737                       # average LoadLockedReq mshr miss latency
system.cpu31.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8662.894737                       # average LoadLockedReq mshr miss latency
system.cpu31.dcache.StoreCondReq_avg_mshr_miss_latency::cpu31.data          625                       # average StoreCondReq mshr miss latency
system.cpu31.dcache.StoreCondReq_avg_mshr_miss_latency::total          625                       # average StoreCondReq mshr miss latency
system.cpu31.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu31.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu31.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu31.dcache.demand_avg_mshr_miss_latency::cpu31.data 25644.073546                       # average overall mshr miss latency
system.cpu31.dcache.demand_avg_mshr_miss_latency::total 25644.073546                       # average overall mshr miss latency
system.cpu31.dcache.overall_avg_mshr_miss_latency::cpu31.data 25619.244518                       # average overall mshr miss latency
system.cpu31.dcache.overall_avg_mshr_miss_latency::total 25619.244518                       # average overall mshr miss latency
system.cpu31.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu31.icache.tags.replacements               0                       # number of replacements
system.cpu31.icache.tags.tagsinuse          10.640728                       # Cycle average of tags in use
system.cpu31.icache.tags.total_refs             18746                       # Total number of references to valid blocks.
system.cpu31.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu31.icache.tags.avg_refs          367.568627                       # Average number of references to valid blocks.
system.cpu31.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu31.icache.tags.occ_blocks::cpu31.inst    10.640728                       # Average occupied blocks per requestor
system.cpu31.icache.tags.occ_percent::cpu31.inst     0.020783                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_percent::total     0.020783                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu31.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu31.icache.tags.tag_accesses           37663                       # Number of tag accesses
system.cpu31.icache.tags.data_accesses          37663                       # Number of data accesses
system.cpu31.icache.ReadReq_hits::cpu31.inst        18746                       # number of ReadReq hits
system.cpu31.icache.ReadReq_hits::total         18746                       # number of ReadReq hits
system.cpu31.icache.demand_hits::cpu31.inst        18746                       # number of demand (read+write) hits
system.cpu31.icache.demand_hits::total          18746                       # number of demand (read+write) hits
system.cpu31.icache.overall_hits::cpu31.inst        18746                       # number of overall hits
system.cpu31.icache.overall_hits::total         18746                       # number of overall hits
system.cpu31.icache.ReadReq_misses::cpu31.inst           60                       # number of ReadReq misses
system.cpu31.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu31.icache.demand_misses::cpu31.inst           60                       # number of demand (read+write) misses
system.cpu31.icache.demand_misses::total           60                       # number of demand (read+write) misses
system.cpu31.icache.overall_misses::cpu31.inst           60                       # number of overall misses
system.cpu31.icache.overall_misses::total           60                       # number of overall misses
system.cpu31.icache.ReadReq_miss_latency::cpu31.inst      3018250                       # number of ReadReq miss cycles
system.cpu31.icache.ReadReq_miss_latency::total      3018250                       # number of ReadReq miss cycles
system.cpu31.icache.demand_miss_latency::cpu31.inst      3018250                       # number of demand (read+write) miss cycles
system.cpu31.icache.demand_miss_latency::total      3018250                       # number of demand (read+write) miss cycles
system.cpu31.icache.overall_miss_latency::cpu31.inst      3018250                       # number of overall miss cycles
system.cpu31.icache.overall_miss_latency::total      3018250                       # number of overall miss cycles
system.cpu31.icache.ReadReq_accesses::cpu31.inst        18806                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.ReadReq_accesses::total        18806                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.demand_accesses::cpu31.inst        18806                       # number of demand (read+write) accesses
system.cpu31.icache.demand_accesses::total        18806                       # number of demand (read+write) accesses
system.cpu31.icache.overall_accesses::cpu31.inst        18806                       # number of overall (read+write) accesses
system.cpu31.icache.overall_accesses::total        18806                       # number of overall (read+write) accesses
system.cpu31.icache.ReadReq_miss_rate::cpu31.inst     0.003190                       # miss rate for ReadReq accesses
system.cpu31.icache.ReadReq_miss_rate::total     0.003190                       # miss rate for ReadReq accesses
system.cpu31.icache.demand_miss_rate::cpu31.inst     0.003190                       # miss rate for demand accesses
system.cpu31.icache.demand_miss_rate::total     0.003190                       # miss rate for demand accesses
system.cpu31.icache.overall_miss_rate::cpu31.inst     0.003190                       # miss rate for overall accesses
system.cpu31.icache.overall_miss_rate::total     0.003190                       # miss rate for overall accesses
system.cpu31.icache.ReadReq_avg_miss_latency::cpu31.inst 50304.166667                       # average ReadReq miss latency
system.cpu31.icache.ReadReq_avg_miss_latency::total 50304.166667                       # average ReadReq miss latency
system.cpu31.icache.demand_avg_miss_latency::cpu31.inst 50304.166667                       # average overall miss latency
system.cpu31.icache.demand_avg_miss_latency::total 50304.166667                       # average overall miss latency
system.cpu31.icache.overall_avg_miss_latency::cpu31.inst 50304.166667                       # average overall miss latency
system.cpu31.icache.overall_avg_miss_latency::total 50304.166667                       # average overall miss latency
system.cpu31.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu31.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu31.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu31.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu31.icache.fast_writes                     0                       # number of fast writes performed
system.cpu31.icache.cache_copies                    0                       # number of cache copies performed
system.cpu31.icache.ReadReq_mshr_hits::cpu31.inst            9                       # number of ReadReq MSHR hits
system.cpu31.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu31.icache.demand_mshr_hits::cpu31.inst            9                       # number of demand (read+write) MSHR hits
system.cpu31.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu31.icache.overall_mshr_hits::cpu31.inst            9                       # number of overall MSHR hits
system.cpu31.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu31.icache.ReadReq_mshr_misses::cpu31.inst           51                       # number of ReadReq MSHR misses
system.cpu31.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu31.icache.demand_mshr_misses::cpu31.inst           51                       # number of demand (read+write) MSHR misses
system.cpu31.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu31.icache.overall_mshr_misses::cpu31.inst           51                       # number of overall MSHR misses
system.cpu31.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu31.icache.ReadReq_mshr_miss_latency::cpu31.inst      2866250                       # number of ReadReq MSHR miss cycles
system.cpu31.icache.ReadReq_mshr_miss_latency::total      2866250                       # number of ReadReq MSHR miss cycles
system.cpu31.icache.demand_mshr_miss_latency::cpu31.inst      2866250                       # number of demand (read+write) MSHR miss cycles
system.cpu31.icache.demand_mshr_miss_latency::total      2866250                       # number of demand (read+write) MSHR miss cycles
system.cpu31.icache.overall_mshr_miss_latency::cpu31.inst      2866250                       # number of overall MSHR miss cycles
system.cpu31.icache.overall_mshr_miss_latency::total      2866250                       # number of overall MSHR miss cycles
system.cpu31.icache.ReadReq_mshr_miss_rate::cpu31.inst     0.002712                       # mshr miss rate for ReadReq accesses
system.cpu31.icache.ReadReq_mshr_miss_rate::total     0.002712                       # mshr miss rate for ReadReq accesses
system.cpu31.icache.demand_mshr_miss_rate::cpu31.inst     0.002712                       # mshr miss rate for demand accesses
system.cpu31.icache.demand_mshr_miss_rate::total     0.002712                       # mshr miss rate for demand accesses
system.cpu31.icache.overall_mshr_miss_rate::cpu31.inst     0.002712                       # mshr miss rate for overall accesses
system.cpu31.icache.overall_mshr_miss_rate::total     0.002712                       # mshr miss rate for overall accesses
system.cpu31.icache.ReadReq_avg_mshr_miss_latency::cpu31.inst 56200.980392                       # average ReadReq mshr miss latency
system.cpu31.icache.ReadReq_avg_mshr_miss_latency::total 56200.980392                       # average ReadReq mshr miss latency
system.cpu31.icache.demand_avg_mshr_miss_latency::cpu31.inst 56200.980392                       # average overall mshr miss latency
system.cpu31.icache.demand_avg_mshr_miss_latency::total 56200.980392                       # average overall mshr miss latency
system.cpu31.icache.overall_avg_mshr_miss_latency::cpu31.inst 56200.980392                       # average overall mshr miss latency
system.cpu31.icache.overall_avg_mshr_miss_latency::total 56200.980392                       # average overall mshr miss latency
system.cpu31.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                        16                       # number of replacements
system.l2.tags.tagsinuse                   860.333402                       # Cycle average of tags in use
system.l2.tags.total_refs                        7772                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1435                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.416028                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      376.973159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      385.675490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data       87.313522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst        6.598739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        0.286277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        0.285595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.286124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        0.231173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        1.209796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        0.027475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.461190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu23.inst        0.721176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu29.inst        0.022541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu31.inst        0.241143                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.011504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.011770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.002665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu23.inst       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu29.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu31.inst       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.026255                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1419                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          731                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          525                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.043304                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    148146                       # Number of tag accesses
system.l2.tags.data_accesses                   148146                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                102                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                318                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data                129                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 34                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data                140                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 40                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data                 74                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data                 30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data                 23                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data                 27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data                 20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data                 18                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data                 28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data                 18                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data                 39                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data                 13                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data                 29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data                 32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.data                 45                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu17.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu17.data                 38                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu18.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu18.data                 19                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu19.inst                 44                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu19.data                 37                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu20.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu20.data                 27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu21.inst                 46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu21.data                115                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu22.inst                 54                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu22.data                 99                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu23.inst                 48                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu23.data                 26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu24.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu24.data                 18                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu25.inst                 52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu25.data                 21                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu26.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu26.data                 28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu27.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu27.data                 23                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu28.inst                 56                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu28.data                 32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu29.inst                 56                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu29.data                 21                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu30.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu30.data                 20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu31.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu31.data                 32                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3193                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6553                       # number of Writeback hits
system.l2.Writeback_hits::total                  6553                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu13.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               91                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data              121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu16.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu17.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu18.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu19.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu20.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu21.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu22.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu23.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu24.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu25.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu26.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu27.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu28.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu29.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu30.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu31.data              128                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5008                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 102                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                1437                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 220                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  34                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 262                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  40                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 195                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 151                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 174                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 148                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 152                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 148                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  45                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 145                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 155                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 145                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 167                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 140                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 156                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 159                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.data                 172                       # number of demand (read+write) hits
system.l2.demand_hits::cpu17.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu17.data                 165                       # number of demand (read+write) hits
system.l2.demand_hits::cpu18.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu18.data                 146                       # number of demand (read+write) hits
system.l2.demand_hits::cpu19.inst                  44                       # number of demand (read+write) hits
system.l2.demand_hits::cpu19.data                 164                       # number of demand (read+write) hits
system.l2.demand_hits::cpu20.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu20.data                 154                       # number of demand (read+write) hits
system.l2.demand_hits::cpu21.inst                  46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu21.data                 242                       # number of demand (read+write) hits
system.l2.demand_hits::cpu22.inst                  54                       # number of demand (read+write) hits
system.l2.demand_hits::cpu22.data                 227                       # number of demand (read+write) hits
system.l2.demand_hits::cpu23.inst                  48                       # number of demand (read+write) hits
system.l2.demand_hits::cpu23.data                 153                       # number of demand (read+write) hits
system.l2.demand_hits::cpu24.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu24.data                 145                       # number of demand (read+write) hits
system.l2.demand_hits::cpu25.inst                  52                       # number of demand (read+write) hits
system.l2.demand_hits::cpu25.data                 148                       # number of demand (read+write) hits
system.l2.demand_hits::cpu26.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu26.data                 156                       # number of demand (read+write) hits
system.l2.demand_hits::cpu27.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu27.data                 151                       # number of demand (read+write) hits
system.l2.demand_hits::cpu28.inst                  56                       # number of demand (read+write) hits
system.l2.demand_hits::cpu28.data                 160                       # number of demand (read+write) hits
system.l2.demand_hits::cpu29.inst                  56                       # number of demand (read+write) hits
system.l2.demand_hits::cpu29.data                 149                       # number of demand (read+write) hits
system.l2.demand_hits::cpu30.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu30.data                 148                       # number of demand (read+write) hits
system.l2.demand_hits::cpu31.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu31.data                 160                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8201                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                102                       # number of overall hits
system.l2.overall_hits::cpu00.data               1437                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 28                       # number of overall hits
system.l2.overall_hits::cpu01.data                220                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 34                       # number of overall hits
system.l2.overall_hits::cpu02.data                262                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 40                       # number of overall hits
system.l2.overall_hits::cpu03.data                195                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu04.data                151                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu05.data                174                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu06.data                148                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu07.data                152                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 52                       # number of overall hits
system.l2.overall_hits::cpu08.data                148                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 45                       # number of overall hits
system.l2.overall_hits::cpu09.data                145                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu10.data                155                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu11.data                145                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu12.data                167                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu13.data                140                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu14.data                156                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu15.data                159                       # number of overall hits
system.l2.overall_hits::cpu16.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu16.data                172                       # number of overall hits
system.l2.overall_hits::cpu17.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu17.data                165                       # number of overall hits
system.l2.overall_hits::cpu18.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu18.data                146                       # number of overall hits
system.l2.overall_hits::cpu19.inst                 44                       # number of overall hits
system.l2.overall_hits::cpu19.data                164                       # number of overall hits
system.l2.overall_hits::cpu20.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu20.data                154                       # number of overall hits
system.l2.overall_hits::cpu21.inst                 46                       # number of overall hits
system.l2.overall_hits::cpu21.data                242                       # number of overall hits
system.l2.overall_hits::cpu22.inst                 54                       # number of overall hits
system.l2.overall_hits::cpu22.data                227                       # number of overall hits
system.l2.overall_hits::cpu23.inst                 48                       # number of overall hits
system.l2.overall_hits::cpu23.data                153                       # number of overall hits
system.l2.overall_hits::cpu24.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu24.data                145                       # number of overall hits
system.l2.overall_hits::cpu25.inst                 52                       # number of overall hits
system.l2.overall_hits::cpu25.data                148                       # number of overall hits
system.l2.overall_hits::cpu26.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu26.data                156                       # number of overall hits
system.l2.overall_hits::cpu27.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu27.data                151                       # number of overall hits
system.l2.overall_hits::cpu28.inst                 56                       # number of overall hits
system.l2.overall_hits::cpu28.data                160                       # number of overall hits
system.l2.overall_hits::cpu29.inst                 56                       # number of overall hits
system.l2.overall_hits::cpu29.data                149                       # number of overall hits
system.l2.overall_hits::cpu30.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu30.data                148                       # number of overall hits
system.l2.overall_hits::cpu31.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu31.data                160                       # number of overall hits
system.l2.overall_hits::total                    8201                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              509                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              124                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               18                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst               11                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu19.inst               10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu19.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu20.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu21.inst                9                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu23.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu24.inst                6                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu25.inst                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu26.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu27.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu29.inst                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu31.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   812                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           1771                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data              6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu16.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu17.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu18.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu19.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu20.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu21.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu22.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu23.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu24.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu25.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu26.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu27.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu28.data              5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu29.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu30.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu31.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1898                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               509                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              1895                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                 3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu17.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu18.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu19.inst                10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu19.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu20.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu20.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu21.inst                 9                       # number of demand (read+write) misses
system.l2.demand_misses::cpu21.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu22.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu23.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu23.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu24.inst                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu24.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu25.inst                 3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu25.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu26.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu26.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu27.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu27.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu28.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu29.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu29.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu30.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu31.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu31.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2710                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              509                       # number of overall misses
system.l2.overall_misses::cpu00.data             1895                       # number of overall misses
system.l2.overall_misses::cpu01.inst               24                       # number of overall misses
system.l2.overall_misses::cpu01.data                6                       # number of overall misses
system.l2.overall_misses::cpu02.inst               18                       # number of overall misses
system.l2.overall_misses::cpu02.data                5                       # number of overall misses
system.l2.overall_misses::cpu03.inst               11                       # number of overall misses
system.l2.overall_misses::cpu03.data                5                       # number of overall misses
system.l2.overall_misses::cpu04.inst                3                       # number of overall misses
system.l2.overall_misses::cpu04.data                4                       # number of overall misses
system.l2.overall_misses::cpu05.data                4                       # number of overall misses
system.l2.overall_misses::cpu06.inst               10                       # number of overall misses
system.l2.overall_misses::cpu06.data                5                       # number of overall misses
system.l2.overall_misses::cpu07.inst               10                       # number of overall misses
system.l2.overall_misses::cpu07.data                6                       # number of overall misses
system.l2.overall_misses::cpu08.inst                1                       # number of overall misses
system.l2.overall_misses::cpu08.data                4                       # number of overall misses
system.l2.overall_misses::cpu09.inst                9                       # number of overall misses
system.l2.overall_misses::cpu09.data                4                       # number of overall misses
system.l2.overall_misses::cpu10.data                4                       # number of overall misses
system.l2.overall_misses::cpu11.inst                1                       # number of overall misses
system.l2.overall_misses::cpu11.data                4                       # number of overall misses
system.l2.overall_misses::cpu12.data                6                       # number of overall misses
system.l2.overall_misses::cpu13.inst               10                       # number of overall misses
system.l2.overall_misses::cpu13.data                5                       # number of overall misses
system.l2.overall_misses::cpu14.inst               11                       # number of overall misses
system.l2.overall_misses::cpu14.data                5                       # number of overall misses
system.l2.overall_misses::cpu15.inst               10                       # number of overall misses
system.l2.overall_misses::cpu15.data                5                       # number of overall misses
system.l2.overall_misses::cpu16.data                4                       # number of overall misses
system.l2.overall_misses::cpu17.data                4                       # number of overall misses
system.l2.overall_misses::cpu18.data                4                       # number of overall misses
system.l2.overall_misses::cpu19.inst               10                       # number of overall misses
system.l2.overall_misses::cpu19.data                5                       # number of overall misses
system.l2.overall_misses::cpu20.inst                9                       # number of overall misses
system.l2.overall_misses::cpu20.data                4                       # number of overall misses
system.l2.overall_misses::cpu21.inst                9                       # number of overall misses
system.l2.overall_misses::cpu21.data                4                       # number of overall misses
system.l2.overall_misses::cpu22.data                4                       # number of overall misses
system.l2.overall_misses::cpu23.inst                8                       # number of overall misses
system.l2.overall_misses::cpu23.data                4                       # number of overall misses
system.l2.overall_misses::cpu24.inst                6                       # number of overall misses
system.l2.overall_misses::cpu24.data                4                       # number of overall misses
system.l2.overall_misses::cpu25.inst                3                       # number of overall misses
system.l2.overall_misses::cpu25.data                4                       # number of overall misses
system.l2.overall_misses::cpu26.inst                1                       # number of overall misses
system.l2.overall_misses::cpu26.data                4                       # number of overall misses
system.l2.overall_misses::cpu27.inst                1                       # number of overall misses
system.l2.overall_misses::cpu27.data                4                       # number of overall misses
system.l2.overall_misses::cpu28.data                5                       # number of overall misses
system.l2.overall_misses::cpu29.inst                2                       # number of overall misses
system.l2.overall_misses::cpu29.data                4                       # number of overall misses
system.l2.overall_misses::cpu30.data                4                       # number of overall misses
system.l2.overall_misses::cpu31.inst                1                       # number of overall misses
system.l2.overall_misses::cpu31.data                4                       # number of overall misses
system.l2.overall_misses::total                  2710                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     38929000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data      9775500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      1951000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       163000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      1101000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data        71000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst       804250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data        70500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst       252750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst      1076500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.data       261500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.inst       829500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data        66500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       134000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       788499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst        44250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst      1190000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.data       337000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst       973000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.data        26000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst      1013000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.data       202000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu19.inst       854500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu19.data        51500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu20.inst       800500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu21.inst       796500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu23.inst       763250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu24.inst       462500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu25.inst       235750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu26.inst        70000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu27.inst        20000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu29.inst       152250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu31.inst        96750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        64363249                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data    133130000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data      1299000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data      1381000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data      1225500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data      1368000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      1340250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data       889750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data       735000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data      1182000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data       541500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data      1035750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data       833498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      1441500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data       446500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data       782250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data       830500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu16.data       988000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu17.data      1026500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu18.data       853250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu19.data       686250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu20.data       891000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu21.data       812000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu22.data      1324750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu23.data       928500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu24.data       493750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu25.data       973250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu26.data      1334750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu27.data      1124750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu28.data      1406000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu29.data      1278000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu30.data      1149250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu31.data       772750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     164504748                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     38929000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data    142905500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      1951000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data      1462000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      1101000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data      1452000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst       804250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data      1296000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst       252750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data      1368000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data      1340250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      1076500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data      1151250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst       829500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data       801500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       134000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data      1182000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       788499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data       541500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data      1035750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst        44250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data       833498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data      1441500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      1190000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data       783500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst       973000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data       808250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      1013000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data      1032500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.data       988000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu17.data      1026500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu18.data       853250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu19.inst       854500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu19.data       737750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu20.inst       800500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu20.data       891000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu21.inst       796500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu21.data       812000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu22.data      1324750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu23.inst       763250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu23.data       928500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu24.inst       462500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu24.data       493750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu25.inst       235750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu25.data       973250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu26.inst        70000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu26.data      1334750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu27.inst        20000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu27.data      1124750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu28.data      1406000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu29.inst       152250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu29.data      1278000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu30.data      1149250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu31.inst        96750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu31.data       772750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        228867997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     38929000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data    142905500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      1951000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data      1462000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      1101000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data      1452000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst       804250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data      1296000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst       252750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data      1368000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data      1340250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      1076500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data      1151250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst       829500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data       801500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       134000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data      1182000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       788499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data       541500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data      1035750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst        44250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data       833498                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data      1441500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      1190000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data       783500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst       973000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data       808250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      1013000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data      1032500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.data       988000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu17.data      1026500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu18.data       853250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu19.inst       854500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu19.data       737750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu20.inst       800500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu20.data       891000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu21.inst       796500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu21.data       812000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu22.data      1324750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu23.inst       763250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu23.data       928500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu24.inst       462500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu24.data       493750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu25.inst       235750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu25.data       973250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu26.inst        70000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu26.data      1334750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu27.inst        20000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu27.data      1124750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu28.data      1406000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu29.inst       152250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu29.data      1278000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu30.data      1149250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu31.inst        96750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu31.data       772750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       228867997                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            611                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            442                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data            131                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data            141                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data             75                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data             30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data             47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data             24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data             29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data             20                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data             18                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data             28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data             18                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data             39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data             14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data             30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data             33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.data             45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu17.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu17.data             38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu18.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu18.data             19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu19.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu19.data             38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu20.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu20.data             27                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu21.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu21.data            115                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu22.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu22.data             99                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu23.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu23.data             26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu24.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu24.data             18                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu25.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu25.data             21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu26.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu26.data             28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu27.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu27.data             23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu28.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu28.data             32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu29.inst             58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu29.data             21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu30.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu30.data             20                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu31.inst             51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu31.data             32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4005                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6553                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6553                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         2890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data           95                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu16.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu17.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu18.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu19.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu20.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu21.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu22.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu23.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu24.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu25.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu26.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu27.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu28.data          133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu29.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu30.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu31.data          132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6906                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             611                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data            3332                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             226                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             267                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             200                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             155                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             178                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             153                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             158                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             152                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             149                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             159                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             149                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             173                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             145                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             161                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             164                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.data             176                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu17.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu17.data             169                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu18.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu18.data             150                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu19.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu19.data             169                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu20.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu20.data             158                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu21.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu21.data             246                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu22.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu22.data             231                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu23.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu23.data             157                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu24.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu24.data             149                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu25.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu25.data             152                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu26.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu26.data             160                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu27.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu27.data             155                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu28.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu28.data             165                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu29.inst              58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu29.data             153                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu30.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu30.data             152                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu31.inst              51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu31.data             164                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10911                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            611                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data           3332                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            226                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            267                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            200                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            155                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            178                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            153                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            158                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            152                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            149                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            159                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            149                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            173                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            145                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            161                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            164                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.data            176                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu17.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu17.data            169                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu18.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu18.data            150                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu19.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu19.data            169                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu20.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu20.data            158                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu21.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu21.data            246                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu22.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu22.data            231                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu23.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu23.data            157                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu24.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu24.data            149                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu25.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu25.data            152                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu26.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu26.data            160                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu27.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu27.data            155                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu28.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu28.data            165                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu29.inst             58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu29.data            153                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu30.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu30.data            152                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu31.inst             51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu31.data            164                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10911                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.833061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.280543                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.461538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.015267                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.346154                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.007092                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.215686                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.013333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.057692                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.185185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.data      0.041667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.inst      0.185185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.068966                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.018868                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.185185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.data      0.071429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.200000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.data      0.033333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.185185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.data      0.030303                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu19.inst      0.185185                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu19.data      0.026316                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu20.inst      0.163636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu21.inst      0.163636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu23.inst      0.142857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu24.inst      0.107143                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu25.inst      0.054545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu26.inst      0.017857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu27.inst      0.017857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu29.inst      0.034483                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu31.inst      0.019608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.202747                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.612803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.042105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.031746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.032000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.032000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.031008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.031008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.030303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.044776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu16.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu17.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu18.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu19.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu20.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu21.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu22.data     0.030303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu23.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu24.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu25.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu26.data     0.030303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu27.data     0.030303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu28.data     0.037594                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu29.data     0.030303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu30.data     0.030303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu31.data     0.030303                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.274833                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.833061                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.568727                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.461538                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.026549                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.346154                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.018727                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.215686                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.025000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.057692                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.025806                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.022472                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.185185                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.032680                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.185185                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.037975                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.018868                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.026316                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.026846                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.025157                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.026846                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.034682                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.185185                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.034483                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.031056                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.185185                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.030488                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.data       0.022727                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu17.data       0.023669                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu18.data       0.026667                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu19.inst       0.185185                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu19.data       0.029586                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu20.inst       0.163636                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu20.data       0.025316                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu21.inst       0.163636                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu21.data       0.016260                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu22.data       0.017316                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu23.inst       0.142857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu23.data       0.025478                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu24.inst       0.107143                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu24.data       0.026846                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu25.inst       0.054545                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu25.data       0.026316                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu26.inst       0.017857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu26.data       0.025000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu27.inst       0.017857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu27.data       0.025806                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu28.data       0.030303                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu29.inst       0.034483                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu29.data       0.026144                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu30.data       0.026316                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu31.inst       0.019608                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu31.data       0.024390                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.248373                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.833061                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.568727                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.461538                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.026549                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.346154                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.018727                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.215686                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.025000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.057692                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.025806                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.022472                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.185185                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.032680                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.185185                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.037975                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.018868                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.026316                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.026846                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.025157                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.026846                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.034682                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.185185                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.034483                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.031056                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.185185                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.030488                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.data      0.022727                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu17.data      0.023669                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu18.data      0.026667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu19.inst      0.185185                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu19.data      0.029586                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu20.inst      0.163636                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu20.data      0.025316                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu21.inst      0.163636                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu21.data      0.016260                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu22.data      0.017316                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu23.inst      0.142857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu23.data      0.025478                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu24.inst      0.107143                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu24.data      0.026846                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu25.inst      0.054545                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu25.data      0.026316                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu26.inst      0.017857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu26.data      0.025000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu27.inst      0.017857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu27.data      0.025806                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu28.data      0.030303                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu29.inst      0.034483                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu29.data      0.026144                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu30.data      0.026316                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu31.inst      0.019608                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu31.data      0.024390                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.248373                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 76481.335953                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 78834.677419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 81291.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data        81500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 61166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data        71000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 73113.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data        70500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst        84250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst       107650                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.data       261500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.inst        82950                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data        33250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst       134000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst        87611                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst        44250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst       119000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.data       337000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst 88454.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.data        26000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst       101300                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.data       202000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu19.inst        85450                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu19.data        51500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu20.inst 88944.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu21.inst        88500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu23.inst 95406.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu24.inst 77083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu25.inst 78583.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu26.inst        70000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu27.inst        20000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu29.inst        76125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu31.inst        96750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79265.084975                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 75172.219085                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data       324750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data       345250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       306375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data       342000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 335062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 222437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data       183750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data       295500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data       135375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 258937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 208374.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data       240250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data       111625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 195562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data       207625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu16.data       247000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu17.data       256625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu18.data 213312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu19.data 171562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu20.data       222750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu21.data       203000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu22.data 331187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu23.data       232125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu24.data 123437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu25.data 243312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu26.data 333687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu27.data 281187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu28.data       281200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu29.data       319500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu30.data 287312.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu31.data 193187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86672.680717                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 76481.335953                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 75411.873351                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 81291.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 243666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 61166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data       290400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 73113.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data       259200                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst        84250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data       342000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 335062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst       107650                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data       230250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst        82950                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 133583.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst       134000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data       295500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst        87611                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data       135375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 258937.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst        44250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 208374.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data       240250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst       119000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data       156700                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 88454.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data       161650                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst       101300                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data       206500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.data       247000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu17.data       256625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu18.data 213312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu19.inst        85450                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu19.data       147550                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu20.inst 88944.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu20.data       222750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu21.inst        88500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu21.data       203000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu22.data 331187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu23.inst 95406.250000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu23.data       232125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu24.inst 77083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu24.data 123437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu25.inst 78583.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu25.data 243312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu26.inst        70000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu26.data 333687.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu27.inst        20000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu27.data 281187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu28.data       281200                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu29.inst        76125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu29.data       319500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu30.data 287312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu31.inst        96750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu31.data 193187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84453.135424                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 76481.335953                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 75411.873351                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 81291.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 243666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 61166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data       290400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 73113.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data       259200                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst        84250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data       342000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 335062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst       107650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data       230250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst        82950                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 133583.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst       134000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data       295500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst        87611                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data       135375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 258937.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst        44250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 208374.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data       240250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst       119000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data       156700                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 88454.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data       161650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst       101300                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data       206500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.data       247000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu17.data       256625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu18.data 213312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu19.inst        85450                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu19.data       147550                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu20.inst 88944.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu20.data       222750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu21.inst        88500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu21.data       203000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu22.data 331187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu23.inst 95406.250000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu23.data       232125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu24.inst 77083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu24.data 123437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu25.inst 78583.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu25.data 243312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu26.inst        70000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu26.data 333687.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu27.inst        20000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu27.data 281187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu28.data       281200                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu29.inst        76125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu29.data       319500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu30.data 287312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu31.inst        96750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu31.data 193187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84453.135424                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                712                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1304                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         8                       # number of cycles access was blocked
system.l2.blocked::no_targets                       9                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             89                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   144.888889                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   16                       # number of writebacks
system.l2.writebacks::total                        16                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu07.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu19.inst            10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu19.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu20.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu21.inst             9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu23.inst             5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu24.inst             6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu25.inst             3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu26.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu27.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                160                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu19.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu19.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu20.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu21.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu23.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu24.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu25.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu26.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu27.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 160                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu19.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu19.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu20.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu21.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu23.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu24.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu25.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu26.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu27.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                160                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          501                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           23                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu02.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu13.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu14.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu23.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu29.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu31.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              652                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         1771                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu16.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu17.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu18.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu19.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu20.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu21.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu22.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu23.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu24.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu25.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu26.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu27.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu28.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu29.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu30.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu31.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1898                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         1880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           23                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu17.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu18.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu19.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu20.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu21.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu22.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu23.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu23.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu24.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu25.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu26.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu27.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu28.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu29.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu29.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu30.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu31.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu31.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2550                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         1880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           23                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu17.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu18.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu19.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu20.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu21.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu22.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu23.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu23.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu24.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu25.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu26.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu27.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu28.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu29.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu29.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu30.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu31.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu31.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2550                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     32069000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      7387250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      1572500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.data        59500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu02.inst        85000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst        56750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data        30000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.inst       884500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu13.data       325000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu14.inst       177250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu23.inst       168750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu29.inst       127250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu31.inst        83750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     43026500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       107506                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       107506                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data    111036000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data      1247500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      1331000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data      1175500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data      1317500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      1290250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data       838750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data       683500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data      1130500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data       489500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data       985250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data       782000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      1365000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data       394500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data       731750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data       779500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu16.data       936500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu17.data       975000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu18.data       802250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu19.data       634750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu20.data       841000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu21.data       761000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu22.data      1273750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu23.data       877000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu24.data       442750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu25.data       922250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu26.data      1284250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu27.data      1073750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu28.data      1343000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu29.data      1226000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu30.data      1098750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu31.data       722250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    140792250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     32069000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data    118423250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      1572500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data      1307000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst        85000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data      1331000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data      1175500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst        56750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data      1317500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data      1290250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data       838750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data       713500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data      1130500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data       489500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data       985250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data       782000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data      1365000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       884500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data       719500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       177250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data       731750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data       779500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.data       936500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu17.data       975000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu18.data       802250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu19.data       634750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu20.data       841000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu21.data       761000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu22.data      1273750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu23.inst       168750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu23.data       877000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu24.data       442750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu25.data       922250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu26.data      1284250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu27.data      1073750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu28.data      1343000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu29.inst       127250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu29.data      1226000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu30.data      1098750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu31.inst        83750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu31.data       722250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    183818750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     32069000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data    118423250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      1572500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data      1307000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst        85000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data      1331000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data      1175500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst        56750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data      1317500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data      1290250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data       838750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data       713500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data      1130500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data       489500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data       985250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data       782000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data      1365000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       884500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data       719500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       177250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data       731750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data       779500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.data       936500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu17.data       975000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu18.data       802250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu19.data       634750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu20.data       841000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu21.data       761000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu22.data      1273750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu23.inst       168750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu23.data       877000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu24.data       442750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu25.data       922250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu26.data      1284250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu27.data      1073750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu28.data      1343000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu29.inst       127250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu29.data      1226000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu30.data      1098750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu31.inst        83750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu31.data       722250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    183818750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.819967                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.246606                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.442308                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.data     0.007634                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu02.inst     0.019231                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.019231                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.034483                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.inst     0.111111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu13.data     0.071429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu14.inst     0.036364                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu23.inst     0.053571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu29.inst     0.034483                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu31.inst     0.019608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.162797                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.612803                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.042105                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.031746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.032000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.032000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.031008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.031008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.030303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.044776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu16.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu17.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu18.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu19.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu20.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu21.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu22.data     0.030303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu23.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu24.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu25.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu26.data     0.030303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu27.data     0.030303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu28.data     0.037594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu29.data     0.030303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu30.data     0.030303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu31.data     0.030303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.274833                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.819967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.564226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.442308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.022124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.019231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.014981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.020000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.019231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.025806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.022472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.026144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.031646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.026316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.026846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.025157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.026846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.034682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.111111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.034483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.036364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.024845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.024390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.data     0.022727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu17.data     0.023669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu18.data     0.026667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu19.data     0.023669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu20.data     0.025316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu21.data     0.016260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu22.data     0.017316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu23.inst     0.053571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu23.data     0.025478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu24.data     0.026846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu25.data     0.026316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu26.data     0.025000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu27.data     0.025806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu28.data     0.030303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu29.inst     0.034483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu29.data     0.026144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu30.data     0.026316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu31.inst     0.019608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu31.data     0.024390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.233709                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.819967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.564226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.442308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.022124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.019231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.014981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.020000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.019231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.025806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.022472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.026144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.031646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.026316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.026846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.025157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.026846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.034682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.111111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.034483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.036364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.024845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.024390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.data     0.022727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu17.data     0.023669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu18.data     0.026667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu19.data     0.023669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu20.data     0.025316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu21.data     0.016260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu22.data     0.017316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu23.inst     0.053571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu23.data     0.025478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu24.data     0.026846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu25.data     0.026316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu26.data     0.025000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu27.data     0.025806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu28.data     0.030303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu29.inst     0.034483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu29.data     0.026144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu30.data     0.026316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu31.inst     0.019608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu31.data     0.024390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.233709                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 64009.980040                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 67772.935780                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 68369.565217                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.data        59500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu02.inst        85000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data        30000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.inst 147416.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu13.data       325000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu14.inst        88625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu23.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu29.inst        63625                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu31.inst        83750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65991.564417                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 17917.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17917.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 62696.781479                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data       311875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data       332750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data       293875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data       329375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 322562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 209687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data       170875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data       282625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data       122375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 246312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data       195500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data       227500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data        98625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 182937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data       194875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu16.data       234125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu17.data       243750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu18.data 200562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu19.data 158687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu20.data       210250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu21.data       190250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu22.data 318437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu23.data       219250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu24.data 110687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu25.data 230562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu26.data 321062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu27.data 268437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu28.data       268600                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu29.data       306500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu30.data 274687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu31.data 180562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74179.267650                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 64009.980040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 62991.090426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 68369.565217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data       261400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst        85000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data       332750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data       293875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst        56750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data       329375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 322562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 209687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data       142700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data       282625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data       122375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 246312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data       195500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data       227500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 147416.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data       143900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst        88625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 182937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data       194875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.data       234125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu17.data       243750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu18.data 200562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu19.data 158687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu20.data       210250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu21.data       190250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu22.data 318437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu23.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu23.data       219250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu24.data 110687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu25.data 230562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu26.data 321062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu27.data 268437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu28.data       268600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu29.inst        63625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu29.data       306500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu30.data 274687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu31.inst        83750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu31.data 180562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72085.784314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 64009.980040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 62991.090426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 68369.565217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data       261400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst        85000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data       332750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data       293875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst        56750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data       329375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 322562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 209687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data       142700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data       282625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data       122375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 246312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data       195500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data       227500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 147416.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data       143900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst        88625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 182937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data       194875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.data       234125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu17.data       243750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu18.data 200562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu19.data 158687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu20.data       210250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu21.data       190250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu22.data 318437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu23.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu23.data       219250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu24.data 110687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu25.data 230562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu26.data 321062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu27.data 268437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu28.data       268600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu29.inst        63625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu29.data       306500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu30.data 274687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu31.inst        83750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu31.data 180562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72085.784314                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 651                       # Transaction distribution
system.membus.trans_dist::ReadResp                650                       # Transaction distribution
system.membus.trans_dist::Writeback                16                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               39                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             90                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               6                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1898                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1898                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       164096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  164096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              124                       # Total snoops (count)
system.membus.snoop_fanout::samples              2695                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2695    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2695                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2902501                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13482243                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              27235                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             27230                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6553                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              41                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            93                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            134                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          224                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6966                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6966                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         8808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         1271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side         1253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dcache.mem_side::system.l2.cpu_side         1249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side         1227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.dcache.mem_side::system.l2.cpu_side         1238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.dcache.mem_side::system.l2.cpu_side         1237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.dcache.mem_side::system.l2.cpu_side         1396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.dcache.mem_side::system.l2.cpu_side         1345                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.dcache.mem_side::system.l2.cpu_side         1232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.dcache.mem_side::system.l2.cpu_side         1199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.dcache.mem_side::system.l2.cpu_side         1228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.dcache.mem_side::system.l2.cpu_side         1207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.dcache.mem_side::system.l2.cpu_side         1194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.dcache.mem_side::system.l2.cpu_side         1214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.dcache.mem_side::system.l2.cpu_side         1200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.dcache.mem_side::system.l2.cpu_side         1215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.dcache.mem_side::system.l2.cpu_side         1243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 52032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        38976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side       348608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        26304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        31488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        23616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        18048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        21184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        18240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        18112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        17984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        17600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        18752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        17600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        20160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        17408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        18944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        19456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side        20736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dcache.mem_side::system.l2.cpu_side        19904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side        17664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.dcache.mem_side::system.l2.cpu_side        19904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.dcache.mem_side::system.l2.cpu_side        18688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.dcache.mem_side::system.l2.cpu_side        28992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.dcache.mem_side::system.l2.cpu_side        27072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.dcache.mem_side::system.l2.cpu_side        18624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.dcache.mem_side::system.l2.cpu_side        17600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.dcache.mem_side::system.l2.cpu_side        17792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.dcache.mem_side::system.l2.cpu_side        18816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.dcache.mem_side::system.l2.cpu_side        18048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.dcache.mem_side::system.l2.cpu_side        19200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.dcache.mem_side::system.l2.cpu_side        17920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.dcache.mem_side::system.l2.cpu_side        17856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.dcache.mem_side::system.l2.cpu_side        19200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1117568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23637                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41129                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  63                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::49                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::50                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::51                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::52                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::53                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::54                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::55                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::56                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::57                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::58                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::59                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::60                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::61                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::62                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::63                 41129    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::64                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             63                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             63                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41129                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           27124482                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1010960                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5421485                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             81997                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1292461                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             84977                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1403934                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            82717                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          1375725                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            79495                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          1434343                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            79500                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          1427180                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            85951                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          1439088                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            84951                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          1448758                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            79991                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy          1406913                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            85437                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy          1393921                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            82983                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy          1410646                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            84474                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy          1394431                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            79751                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy          1407688                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            82468                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy          1437349                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            86949                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy          1432587                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            85953                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy          1401861                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer64.occupancy            82487                       # Layer occupancy (ticks)
system.tol2bus.respLayer64.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer65.occupancy          1399409                       # Layer occupancy (ticks)
system.tol2bus.respLayer65.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer68.occupancy            82482                       # Layer occupancy (ticks)
system.tol2bus.respLayer68.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer69.occupancy          1416891                       # Layer occupancy (ticks)
system.tol2bus.respLayer69.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer72.occupancy            81994                       # Layer occupancy (ticks)
system.tol2bus.respLayer72.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer73.occupancy          1434545                       # Layer occupancy (ticks)
system.tol2bus.respLayer73.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer76.occupancy            85450                       # Layer occupancy (ticks)
system.tol2bus.respLayer76.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer77.occupancy          1398617                       # Layer occupancy (ticks)
system.tol2bus.respLayer77.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer80.occupancy            85954                       # Layer occupancy (ticks)
system.tol2bus.respLayer80.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer81.occupancy          1427355                       # Layer occupancy (ticks)
system.tol2bus.respLayer81.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer84.occupancy            86446                       # Layer occupancy (ticks)
system.tol2bus.respLayer84.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer85.occupancy          1424891                       # Layer occupancy (ticks)
system.tol2bus.respLayer85.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer88.occupancy            81001                       # Layer occupancy (ticks)
system.tol2bus.respLayer88.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer89.occupancy          1388155                       # Layer occupancy (ticks)
system.tol2bus.respLayer89.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer92.occupancy            87457                       # Layer occupancy (ticks)
system.tol2bus.respLayer92.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer93.occupancy          1419407                       # Layer occupancy (ticks)
system.tol2bus.respLayer93.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer96.occupancy            86463                       # Layer occupancy (ticks)
system.tol2bus.respLayer96.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer97.occupancy          1391141                       # Layer occupancy (ticks)
system.tol2bus.respLayer97.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer100.occupancy           85217                       # Layer occupancy (ticks)
system.tol2bus.respLayer100.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer101.occupancy         1432151                       # Layer occupancy (ticks)
system.tol2bus.respLayer101.utilization           0.9                       # Layer utilization (%)
system.tol2bus.respLayer104.occupancy           85247                       # Layer occupancy (ticks)
system.tol2bus.respLayer104.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer105.occupancy         1368230                       # Layer occupancy (ticks)
system.tol2bus.respLayer105.utilization           0.8                       # Layer utilization (%)
system.tol2bus.respLayer108.occupancy           84997                       # Layer occupancy (ticks)
system.tol2bus.respLayer108.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer109.occupancy         1368223                       # Layer occupancy (ticks)
system.tol2bus.respLayer109.utilization           0.8                       # Layer utilization (%)
system.tol2bus.respLayer112.occupancy           84998                       # Layer occupancy (ticks)
system.tol2bus.respLayer112.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer113.occupancy         1372211                       # Layer occupancy (ticks)
system.tol2bus.respLayer113.utilization           0.8                       # Layer utilization (%)
system.tol2bus.respLayer116.occupancy           87749                       # Layer occupancy (ticks)
system.tol2bus.respLayer116.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer117.occupancy         1379981                       # Layer occupancy (ticks)
system.tol2bus.respLayer117.utilization           0.8                       # Layer utilization (%)
system.tol2bus.respLayer120.occupancy           79500                       # Layer occupancy (ticks)
system.tol2bus.respLayer120.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer121.occupancy         1409641                       # Layer occupancy (ticks)
system.tol2bus.respLayer121.utilization           0.8                       # Layer utilization (%)
system.tol2bus.respLayer124.occupancy           76750                       # Layer occupancy (ticks)
system.tol2bus.respLayer124.utilization           0.0                       # Layer utilization (%)
system.tol2bus.respLayer125.occupancy         1418152                       # Layer occupancy (ticks)
system.tol2bus.respLayer125.utilization           0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
