Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Dec 29 17:33:39 2023
| Host         : ubuntu running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    5           
TIMING-20  Warning           Non-clocked latch               137         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12838)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3008)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12838)
----------------------------
 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/fir_DUT/ap_start_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/fir_DUT/sm_tvalid_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/fir_DUT/ss_cnt_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/fir_DUT/ss_cnt_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/fir_DUT/ss_cnt_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/ss_count_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/ss_count_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/ss_count_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/ss_count_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/ss_count_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/ss_count_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/user_fir/ss_count_reg[6]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[2]_rep/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[10]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[11]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[12]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[13]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[14]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[15]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[16]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[17]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[18]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[19]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[20]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[21]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[22]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[23]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[24]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[25]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[26]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[27]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[28]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[29]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[30]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[6]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[7]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[8]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[9]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_reg/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_reg/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[0]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[1]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/_zz_iBusWishbone_ADR_reg[2]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[10]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[11]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[12]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[13]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[14]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[15]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[16]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[17]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[18]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[19]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[1]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[20]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[21]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[22]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[23]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[24]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[25]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[26]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[27]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[28]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[29]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[2]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[30]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[31]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[3]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[4]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[5]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[6]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[7]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[8]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_address_reg[9]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_size_reg[0]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_size_reg[1]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rData_wr_reg/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/VexRiscv/dBus_cmd_rValid_reg_inv/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[10]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[11]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[12]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[13]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[14]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[15]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[16]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[17]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[18]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[19]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[1]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[20]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[21]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[22]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[23]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[24]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[25]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[26]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[27]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[28]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[29]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[2]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[3]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[4]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[5]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[6]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[7]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[8]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/dbg_uart_address_reg[9]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/uartwishbonebridge_state_reg[0]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/uartwishbonebridge_state_reg[1]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/uartwishbonebridge_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3008)
---------------------------------------------------
 There are 3008 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.079        0.000                      0                14733       -0.608       -1.190                      2                14733       11.250        0.000                       0                  6035  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          7.079        0.000                      0                14278       -0.608       -1.190                      2                14278       11.250        0.000                       0                  6035  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               9.944        0.000                      0                  455        0.387        0.000                      0                  455  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.079ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.608ns,  Total Violation       -1.190ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.685ns  (logic 3.654ns (21.900%)  route 13.031ns (78.100%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 27.769 - 25.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.666     2.960    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y41         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419     3.379 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=192, routed)         2.115     5.494    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X63Y47         LUT5 (Prop_lut5_I3_O)        0.327     5.821 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[23]_i_2/O
                         net (fo=17, routed)          1.361     7.183    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[25]
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.352     7.535 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9/O
                         net (fo=1, routed)           0.693     8.227    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.326     8.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3/O
                         net (fo=131, routed)         1.229     9.782    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.906 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/saved_addr_q[12]_i_2/O
                         net (fo=4, routed)           1.049    10.955    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    11.079 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.079    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.459 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.459    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.576    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.891 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__3/O[3]
                         net (fo=1, routed)           0.574    12.465    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff[21]
    SLICE_X41Y42         LUT4 (Prop_lut4_I2_O)        0.307    12.772 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/memory_to_writeBack_MEMORY_READ_DATA[16]_i_24/O
                         net (fo=1, routed)           0.573    13.345    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7_2
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124    13.469 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_13/O
                         net (fo=1, routed)           0.543    14.012    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[7]_i_5
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.136 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7/O
                         net (fo=46, routed)          1.316    15.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ready_q_reg
    SLICE_X57Y50         LUT6 (Prop_lut6_I3_O)        0.124    15.576 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=6, routed)           0.935    16.512    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/shared_ack
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.124    16.636 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.274    16.910    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.034 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.797    17.831    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    17.955 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.838    18.792    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I1_O)        0.119    18.911 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_5/O
                         net (fo=1, routed)           0.734    19.645    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[0]
    RAMB18_X3Y17         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.590    27.769    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X3Y17         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.129    27.898    
                         clock uncertainty           -0.377    27.521    
    RAMB18_X3Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.797    26.724    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         26.724    
                         arrival time                         -19.645    
  -------------------------------------------------------------------
                         slack                                  7.079    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.682ns  (logic 3.688ns (22.108%)  route 12.994ns (77.892%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 27.769 - 25.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.666     2.960    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y41         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419     3.379 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=192, routed)         2.115     5.494    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X63Y47         LUT5 (Prop_lut5_I3_O)        0.327     5.821 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[23]_i_2/O
                         net (fo=17, routed)          1.361     7.183    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[25]
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.352     7.535 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9/O
                         net (fo=1, routed)           0.693     8.227    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.326     8.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3/O
                         net (fo=131, routed)         1.229     9.782    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.906 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/saved_addr_q[12]_i_2/O
                         net (fo=4, routed)           1.049    10.955    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    11.079 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.079    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.459 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.459    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.576    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.891 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__3/O[3]
                         net (fo=1, routed)           0.574    12.465    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff[21]
    SLICE_X41Y42         LUT4 (Prop_lut4_I2_O)        0.307    12.772 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/memory_to_writeBack_MEMORY_READ_DATA[16]_i_24/O
                         net (fo=1, routed)           0.573    13.345    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7_2
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124    13.469 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_13/O
                         net (fo=1, routed)           0.543    14.012    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[7]_i_5
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.136 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7/O
                         net (fo=46, routed)          1.316    15.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ready_q_reg
    SLICE_X57Y50         LUT6 (Prop_lut6_I3_O)        0.124    15.576 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=6, routed)           0.935    16.512    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/shared_ack
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.124    16.636 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.274    16.910    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.034 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.797    17.831    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    17.955 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.811    18.766    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I1_O)        0.153    18.919 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_2/O
                         net (fo=1, routed)           0.723    19.642    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[3]
    RAMB18_X3Y16         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.590    27.769    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X3Y16         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.129    27.898    
                         clock uncertainty           -0.377    27.521    
    RAMB18_X3Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.773    26.748    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         26.748    
                         arrival time                         -19.642    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.666ns  (logic 3.655ns (21.931%)  route 13.011ns (78.069%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 27.769 - 25.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.666     2.960    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y41         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419     3.379 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=192, routed)         2.115     5.494    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X63Y47         LUT5 (Prop_lut5_I3_O)        0.327     5.821 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[23]_i_2/O
                         net (fo=17, routed)          1.361     7.183    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[25]
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.352     7.535 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9/O
                         net (fo=1, routed)           0.693     8.227    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.326     8.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3/O
                         net (fo=131, routed)         1.229     9.782    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.906 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/saved_addr_q[12]_i_2/O
                         net (fo=4, routed)           1.049    10.955    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    11.079 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.079    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.459 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.459    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.576    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.891 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__3/O[3]
                         net (fo=1, routed)           0.574    12.465    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff[21]
    SLICE_X41Y42         LUT4 (Prop_lut4_I2_O)        0.307    12.772 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/memory_to_writeBack_MEMORY_READ_DATA[16]_i_24/O
                         net (fo=1, routed)           0.573    13.345    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7_2
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124    13.469 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_13/O
                         net (fo=1, routed)           0.543    14.012    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[7]_i_5
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.136 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7/O
                         net (fo=46, routed)          1.316    15.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ready_q_reg
    SLICE_X57Y50         LUT6 (Prop_lut6_I3_O)        0.124    15.576 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=6, routed)           0.935    16.512    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/shared_ack
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.124    16.636 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.274    16.910    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.034 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.797    17.831    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    17.955 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.815    18.769    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X55Y40         LUT3 (Prop_lut3_I1_O)        0.120    18.889 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_1/O
                         net (fo=1, routed)           0.737    19.626    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[4]
    RAMB18_X3Y17         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.590    27.769    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X3Y17         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.129    27.898    
                         clock uncertainty           -0.377    27.521    
    RAMB18_X3Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.769    26.752    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         26.752    
                         arrival time                         -19.626    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.137ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.634ns  (logic 3.652ns (21.954%)  route 12.982ns (78.046%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 27.769 - 25.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.666     2.960    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y41         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419     3.379 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=192, routed)         2.115     5.494    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X63Y47         LUT5 (Prop_lut5_I3_O)        0.327     5.821 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[23]_i_2/O
                         net (fo=17, routed)          1.361     7.183    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[25]
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.352     7.535 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9/O
                         net (fo=1, routed)           0.693     8.227    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.326     8.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3/O
                         net (fo=131, routed)         1.229     9.782    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.906 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/saved_addr_q[12]_i_2/O
                         net (fo=4, routed)           1.049    10.955    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    11.079 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.079    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.459 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.459    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.576    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.891 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__3/O[3]
                         net (fo=1, routed)           0.574    12.465    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff[21]
    SLICE_X41Y42         LUT4 (Prop_lut4_I2_O)        0.307    12.772 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/memory_to_writeBack_MEMORY_READ_DATA[16]_i_24/O
                         net (fo=1, routed)           0.573    13.345    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7_2
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124    13.469 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_13/O
                         net (fo=1, routed)           0.543    14.012    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[7]_i_5
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.136 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7/O
                         net (fo=46, routed)          1.316    15.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ready_q_reg
    SLICE_X57Y50         LUT6 (Prop_lut6_I3_O)        0.124    15.576 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=6, routed)           0.935    16.512    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/shared_ack
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.124    16.636 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.274    16.910    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.034 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.797    17.831    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    17.955 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.786    18.740    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I1_O)        0.117    18.857 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_2/O
                         net (fo=1, routed)           0.737    19.594    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[3]
    RAMB18_X3Y17         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.590    27.769    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X3Y17         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.129    27.898    
                         clock uncertainty           -0.377    27.521    
    RAMB18_X3Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.790    26.731    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         26.731    
                         arrival time                         -19.594    
  -------------------------------------------------------------------
                         slack                                  7.137    

Slack (MET) :             7.187ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.604ns  (logic 3.651ns (21.988%)  route 12.953ns (78.012%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 27.769 - 25.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.666     2.960    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y41         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419     3.379 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=192, routed)         2.115     5.494    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X63Y47         LUT5 (Prop_lut5_I3_O)        0.327     5.821 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[23]_i_2/O
                         net (fo=17, routed)          1.361     7.183    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[25]
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.352     7.535 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9/O
                         net (fo=1, routed)           0.693     8.227    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.326     8.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3/O
                         net (fo=131, routed)         1.229     9.782    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.906 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/saved_addr_q[12]_i_2/O
                         net (fo=4, routed)           1.049    10.955    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    11.079 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.079    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.459 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.459    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.576    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.891 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__3/O[3]
                         net (fo=1, routed)           0.574    12.465    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff[21]
    SLICE_X41Y42         LUT4 (Prop_lut4_I2_O)        0.307    12.772 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/memory_to_writeBack_MEMORY_READ_DATA[16]_i_24/O
                         net (fo=1, routed)           0.573    13.345    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7_2
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124    13.469 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_13/O
                         net (fo=1, routed)           0.543    14.012    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[7]_i_5
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.136 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7/O
                         net (fo=46, routed)          1.316    15.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ready_q_reg
    SLICE_X57Y50         LUT6 (Prop_lut6_I3_O)        0.124    15.576 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=6, routed)           0.935    16.512    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/shared_ack
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.124    16.636 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.274    16.910    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.034 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.797    17.831    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    17.955 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.775    18.729    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I1_O)        0.116    18.845 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_4/O
                         net (fo=1, routed)           0.719    19.564    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[1]
    RAMB18_X3Y17         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.590    27.769    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X3Y17         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.129    27.898    
                         clock uncertainty           -0.377    27.521    
    RAMB18_X3Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.770    26.751    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         26.751    
                         arrival time                         -19.564    
  -------------------------------------------------------------------
                         slack                                  7.187    

Slack (MET) :             7.287ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.484ns  (logic 3.652ns (22.155%)  route 12.832ns (77.845%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 27.769 - 25.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.666     2.960    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y41         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419     3.379 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=192, routed)         2.115     5.494    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X63Y47         LUT5 (Prop_lut5_I3_O)        0.327     5.821 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[23]_i_2/O
                         net (fo=17, routed)          1.361     7.183    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[25]
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.352     7.535 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9/O
                         net (fo=1, routed)           0.693     8.227    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.326     8.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3/O
                         net (fo=131, routed)         1.229     9.782    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.906 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/saved_addr_q[12]_i_2/O
                         net (fo=4, routed)           1.049    10.955    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    11.079 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.079    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.459 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.459    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.576    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.891 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__3/O[3]
                         net (fo=1, routed)           0.574    12.465    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff[21]
    SLICE_X41Y42         LUT4 (Prop_lut4_I2_O)        0.307    12.772 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/memory_to_writeBack_MEMORY_READ_DATA[16]_i_24/O
                         net (fo=1, routed)           0.573    13.345    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7_2
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124    13.469 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_13/O
                         net (fo=1, routed)           0.543    14.012    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[7]_i_5
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.136 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7/O
                         net (fo=46, routed)          1.316    15.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ready_q_reg
    SLICE_X57Y50         LUT6 (Prop_lut6_I3_O)        0.124    15.576 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=6, routed)           0.935    16.512    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/shared_ack
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.124    16.636 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.274    16.910    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.034 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.797    17.831    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    17.955 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.776    18.731    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X54Y39         LUT3 (Prop_lut3_I1_O)        0.117    18.848 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_3/O
                         net (fo=1, routed)           0.596    19.444    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress2[2]
    RAMB18_X3Y17         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.590    27.769    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X3Y17         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.129    27.898    
                         clock uncertainty           -0.377    27.521    
    RAMB18_X3Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.790    26.731    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         26.731    
                         arrival time                         -19.444    
  -------------------------------------------------------------------
                         slack                                  7.287    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.658ns  (logic 3.659ns (21.965%)  route 12.999ns (78.035%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 27.769 - 25.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.666     2.960    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y41         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419     3.379 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=192, routed)         2.115     5.494    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X63Y47         LUT5 (Prop_lut5_I3_O)        0.327     5.821 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[23]_i_2/O
                         net (fo=17, routed)          1.361     7.183    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[25]
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.352     7.535 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9/O
                         net (fo=1, routed)           0.693     8.227    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.326     8.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3/O
                         net (fo=131, routed)         1.229     9.782    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.906 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/saved_addr_q[12]_i_2/O
                         net (fo=4, routed)           1.049    10.955    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    11.079 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.079    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.459 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.459    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.576    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.891 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__3/O[3]
                         net (fo=1, routed)           0.574    12.465    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff[21]
    SLICE_X41Y42         LUT4 (Prop_lut4_I2_O)        0.307    12.772 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/memory_to_writeBack_MEMORY_READ_DATA[16]_i_24/O
                         net (fo=1, routed)           0.573    13.345    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7_2
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124    13.469 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_13/O
                         net (fo=1, routed)           0.543    14.012    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[7]_i_5
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.136 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7/O
                         net (fo=46, routed)          1.316    15.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ready_q_reg
    SLICE_X57Y50         LUT6 (Prop_lut6_I3_O)        0.124    15.576 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=6, routed)           0.935    16.512    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/shared_ack
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.124    16.636 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.274    16.910    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.034 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.797    17.831    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    17.955 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.811    18.766    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I1_O)        0.124    18.890 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_4/O
                         net (fo=1, routed)           0.728    19.618    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[1]
    RAMB18_X3Y16         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.590    27.769    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X3Y16         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.129    27.898    
                         clock uncertainty           -0.377    27.521    
    RAMB18_X3Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    26.955    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         26.955    
                         arrival time                         -19.618    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.712ns  (logic 3.635ns (21.751%)  route 13.077ns (78.249%))
  Logic Levels:           14  (CARRY4=3 LUT2=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 27.646 - 25.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.666     2.960    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y41         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419     3.379 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=192, routed)         2.115     5.494    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X63Y47         LUT5 (Prop_lut5_I3_O)        0.327     5.821 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[23]_i_2/O
                         net (fo=17, routed)          1.361     7.183    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[25]
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.352     7.535 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9/O
                         net (fo=1, routed)           0.693     8.227    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.326     8.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3/O
                         net (fo=131, routed)         1.229     9.782    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.906 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/saved_addr_q[12]_i_2/O
                         net (fo=4, routed)           1.049    10.955    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    11.079 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.079    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.459 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.459    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.576    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.891 f  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__3/O[3]
                         net (fo=1, routed)           0.574    12.465    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff[21]
    SLICE_X41Y42         LUT4 (Prop_lut4_I2_O)        0.307    12.772 f  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/memory_to_writeBack_MEMORY_READ_DATA[16]_i_24/O
                         net (fo=1, routed)           0.573    13.345    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7_2
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124    13.469 f  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_13/O
                         net (fo=1, routed)           0.543    14.012    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[7]_i_5
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.136 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7/O
                         net (fo=46, routed)          1.316    15.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ready_q_reg
    SLICE_X57Y50         LUT6 (Prop_lut6_I3_O)        0.124    15.576 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=6, routed)           1.262    16.839    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/shared_ack
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.152    16.991 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_words_count[7]_i_4/O
                         net (fo=4, routed)           0.830    17.821    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_wishbone_ack
    SLICE_X61Y34         LUT4 (Prop_lut4_I2_O)        0.320    18.141 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[31]_i_3/O
                         net (fo=64, routed)          1.531    19.672    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_uartwishbonebridge_next_value_ce6
    SLICE_X50Y50         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.467    27.646    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[3]/C
                         clock pessimism              0.115    27.761    
                         clock uncertainty           -0.377    27.384    
    SLICE_X50Y50         FDRE (Setup_fdre_C_CE)      -0.371    27.013    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[3]
  -------------------------------------------------------------------
                         required time                         27.013    
                         arrival time                         -19.672    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.712ns  (logic 3.635ns (21.751%)  route 13.077ns (78.249%))
  Logic Levels:           14  (CARRY4=3 LUT2=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 27.646 - 25.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.666     2.960    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y41         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419     3.379 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=192, routed)         2.115     5.494    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X63Y47         LUT5 (Prop_lut5_I3_O)        0.327     5.821 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[23]_i_2/O
                         net (fo=17, routed)          1.361     7.183    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[25]
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.352     7.535 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9/O
                         net (fo=1, routed)           0.693     8.227    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.326     8.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3/O
                         net (fo=131, routed)         1.229     9.782    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.906 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/saved_addr_q[12]_i_2/O
                         net (fo=4, routed)           1.049    10.955    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    11.079 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.079    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.459 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.459    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.576    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.891 f  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__3/O[3]
                         net (fo=1, routed)           0.574    12.465    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff[21]
    SLICE_X41Y42         LUT4 (Prop_lut4_I2_O)        0.307    12.772 f  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/memory_to_writeBack_MEMORY_READ_DATA[16]_i_24/O
                         net (fo=1, routed)           0.573    13.345    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7_2
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124    13.469 f  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_13/O
                         net (fo=1, routed)           0.543    14.012    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[7]_i_5
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.136 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7/O
                         net (fo=46, routed)          1.316    15.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ready_q_reg
    SLICE_X57Y50         LUT6 (Prop_lut6_I3_O)        0.124    15.576 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=6, routed)           1.262    16.839    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/shared_ack
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.152    16.991 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_words_count[7]_i_4/O
                         net (fo=4, routed)           0.830    17.821    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_wishbone_ack
    SLICE_X61Y34         LUT4 (Prop_lut4_I2_O)        0.320    18.141 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[31]_i_3/O
                         net (fo=64, routed)          1.531    19.672    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_uartwishbonebridge_next_value_ce6
    SLICE_X50Y50         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.467    27.646    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[5]/C
                         clock pessimism              0.115    27.761    
                         clock uncertainty           -0.377    27.384    
    SLICE_X50Y50         FDRE (Setup_fdre_C_CE)      -0.371    27.013    design_1_i/caravel_0/inst/soc/core/dbg_uart_data_reg[5]
  -------------------------------------------------------------------
                         required time                         27.013    
                         arrival time                         -19.672    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.620ns  (logic 3.659ns (22.015%)  route 12.961ns (77.985%))
  Logic Levels:           16  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 27.769 - 25.000 ) 
    Source Clock Delay      (SCD):    2.960ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.666     2.960    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y41         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.419     3.379 r  design_1_i/caravel_0/inst/soc/core/FSM_onehot_grant_reg[1]/Q
                         net (fo=192, routed)         2.115     5.494    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/grant_reg[1]
    SLICE_X63Y47         LUT5 (Prop_lut5_I3_O)        0.327     5.821 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mgmtsoc_litespimmap_burst_adr[23]_i_2/O
                         net (fo=17, routed)          1.361     7.183    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/mprj_adr_o_core[25]
    SLICE_X63Y51         LUT4 (Prop_lut4_I3_O)        0.352     7.535 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9/O
                         net (fo=1, routed)           0.693     8.227    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_9_n_0
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.326     8.553 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3/O
                         net (fo=131, routed)         1.229     9.782    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/tap_Di[-1111111080]_i_3_n_0
    SLICE_X59Y42         LUT6 (Prop_lut6_I0_O)        0.124     9.906 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/saved_addr_q[12]_i_2/O
                         net (fo=4, routed)           1.049    10.955    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.124    11.079 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.079    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_i_2_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.459 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.459    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.576    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__2_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.891 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff_carry__3/O[3]
                         net (fo=1, routed)           0.574    12.465    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/diff[21]
    SLICE_X41Y42         LUT4 (Prop_lut4_I2_O)        0.307    12.772 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/memory_to_writeBack_MEMORY_READ_DATA[16]_i_24/O
                         net (fo=1, routed)           0.573    13.345    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7_2
    SLICE_X41Y42         LUT5 (Prop_lut5_I4_O)        0.124    13.469 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_sdram_controller/memory_to_writeBack_MEMORY_READ_DATA[16]_i_13/O
                         net (fo=1, routed)           0.543    14.012    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/dbg_uart_data[7]_i_5
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.124    14.136 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/memory_to_writeBack_MEMORY_READ_DATA[16]_i_7/O
                         net (fo=46, routed)          1.316    15.452    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/ready_q_reg
    SLICE_X57Y50         LUT6 (Prop_lut6_I3_O)        0.124    15.576 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/count[0]_i_4/O
                         net (fo=6, routed)           0.935    16.512    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/shared_ack
    SLICE_X59Y39         LUT6 (Prop_lut6_I3_O)        0.124    16.636 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5/O
                         net (fo=2, routed)           0.274    16.910    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_5_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I2_O)        0.124    17.034 f  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/decode_to_execute_DO_EBREAK_i_1/O
                         net (fo=116, routed)         0.797    17.831    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l909_1
    SLICE_X55Y36         LUT6 (Prop_lut6_I5_O)        0.124    17.955 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2/O
                         net (fo=16, routed)          0.786    18.740    design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/FSM_sequential_switch_Fetcher_l362[2]_i_2_n_0
    SLICE_X54Y40         LUT3 (Prop_lut3_I1_O)        0.124    18.864 r  design_1_i/caravel_0/inst/soc/core/VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_1_i_5/O
                         net (fo=1, routed)           0.716    19.580    design_1_i/caravel_0/inst/soc/core/VexRiscv/decode_RegFilePlugin_regFileReadAddress1[0]
    RAMB18_X3Y16         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.590    27.769    design_1_i/caravel_0/inst/soc/core/VexRiscv/clock
    RAMB18_X3Y16         RAMB18E1                                     r  design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
                         clock pessimism              0.129    27.898    
                         clock uncertainty           -0.377    27.521    
    RAMB18_X3Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    26.955    design_1_i/caravel_0/inst/soc/core/VexRiscv/RegFilePlugin_regFile_reg_1
  -------------------------------------------------------------------
                         required time                         26.955    
                         arrival time                         -19.580    
  -------------------------------------------------------------------
                         slack                                  7.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.608ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.071ns (6.615%)  route 1.002ns (93.385%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.692     1.028    design_1_i/caravel_0/inst/gpio_control_in_1[6]/clock
    SLICE_X46Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.073 r  design_1_i/caravel_0/inst/gpio_control_in_1[6]/mprj_o[14]_INST_0/O
                         net (fo=1, routed)           0.000     1.073    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[14]
    SLICE_X46Y84         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.818     1.184    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X46Y84         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]/C
                         clock pessimism              0.000     1.184    
                         clock uncertainty            0.377     1.561    
    SLICE_X46Y84         FDRE (Hold_fdre_C_D)         0.121     1.682    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                 -0.608    

Slack (VIOLATED) :        -0.581ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.071ns (6.622%)  route 1.001ns (93.378%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.691     1.027    design_1_i/caravel_0/inst/gpio_control_in_1[7]/clock
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.072 r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=1, routed)           0.000     1.072    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[15]
    SLICE_X44Y86         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.819     1.185    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X44Y86         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/C
                         clock pessimism              0.000     1.185    
                         clock uncertainty            0.377     1.562    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.092     1.654    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 -0.581    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/BUS0_addr_read_reg_150_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.814%)  route 0.219ns (57.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.596     0.932    design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/ap_clk
    SLICE_X8Y43          FDRE                                         r  design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/BUS0_addr_read_reg_150_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.095 r  design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/BUS0_addr_read_reg_150_reg[31]/Q
                         net (fo=1, routed)           0.219     1.315    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[15]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.902     1.268    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.985    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296     1.281    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/bdi_reg[2][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank2/RAM_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.791     1.127    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.172 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.261     1.433    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.459 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.564     2.023    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Sys_clk
    SLICE_X33Y43         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/bdi_reg[2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.141     2.164 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/bdi_reg[2][17]/Q
                         net (fo=1, routed)           0.107     2.271    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank2/RAM_reg_0[17]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank2/RAM_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.112     1.478    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.534 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.295     1.829    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.858 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.872     2.730    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank2/Sys_clk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank2/RAM_reg/CLKARDCLK
                         clock pessimism             -0.649     2.081    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155     2.236    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank2/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/bdi_reg[2][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank2/RAM_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.791     1.127    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.172 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.261     1.433    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.459 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.564     2.023    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Sys_clk
    SLICE_X33Y43         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/bdi_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDCE (Prop_fdce_C_Q)         0.141     2.164 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/bdi_reg[2][5]/Q
                         net (fo=1, routed)           0.107     2.271    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank2/RAM_reg_0[5]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank2/RAM_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.112     1.478    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.534 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.295     1.829    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.858 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.872     2.730    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank2/Sys_clk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank2/RAM_reg/CLKARDCLK
                         clock pessimism             -0.649     2.081    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     2.236    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank2/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/BUS0_addr_read_reg_150_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.702%)  route 0.220ns (57.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.596     0.932    design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/ap_clk
    SLICE_X8Y43          FDRE                                         r  design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/BUS0_addr_read_reg_150_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.095 r  design_1_i/read_romcode_0/inst/grp_read_romcode_Pipeline_VITIS_LOOP_31_1_fu_84/BUS0_addr_read_reg_150_reg[27]/Q
                         net (fo=1, routed)           0.220     1.316    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[11]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.902     1.268    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.283     0.985    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296     1.281    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/bdi_reg[3][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank3/RAM_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.791     1.127    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.172 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.261     1.433    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.459 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.562     2.021    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Sys_clk
    SLICE_X33Y38         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/bdi_reg[3][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.141     2.162 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/bdi_reg[3][19]/Q
                         net (fo=1, routed)           0.108     2.270    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank3/RAM_reg_0[19]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank3/RAM_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.112     1.478    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.534 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.295     1.829    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.858 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.870     2.728    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank3/Sys_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank3/RAM_reg/CLKARDCLK
                         clock pessimism             -0.649     2.079    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.155     2.234    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank3/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/bdi_reg[3][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank3/RAM_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.791     1.127    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.172 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.261     1.433    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026     1.459 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.562     2.021    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Sys_clk
    SLICE_X33Y38         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/bdi_reg[3][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDCE (Prop_fdce_C_Q)         0.141     2.162 r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/bdi_reg[3][21]/Q
                         net (fo=1, routed)           0.108     2.270    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank3/RAM_reg_0[21]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank3/RAM_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.112     1.478    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.534 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.295     1.829    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.858 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.870     2.728    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank3/Sys_clk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank3/RAM_reg/CLKARDCLK
                         clock pessimism             -0.649     2.079    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     2.234    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank3/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.551     0.887    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y66         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     1.246    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y66         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.817     1.183    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X42Y66         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.283     0.900    
    SLICE_X42Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.210    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.551     0.887    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y66         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/caravel_0/inst/soc/core/uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     1.246    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/ADDRD0
    SLICE_X42Y66         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.817     1.183    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/WCLK
    SLICE_X42Y66         RAMD32                                       r  design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.283     0.900    
    SLICE_X42Y66         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.210    design_1_i/caravel_0/inst/soc/core/storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X3Y6   design_1_i/caravel_0/inst/mprj/mprj/user_fir/data_ram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X3Y7   design_1_i/caravel_0/inst/mprj/mprj/user_fir/tap_ram/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y8   design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank0/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y7   design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y8   design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank2/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X2Y7   design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Bank3/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y20  design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y20  design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y21  design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB18_X3Y21  design_1_i/caravel_0/inst/soc/core/RAM256/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y54  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y54  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y54  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y54  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y63  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y63  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y63  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y63  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y63  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y63  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y54  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y54  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y54  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X32Y54  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y63  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y63  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y63  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y63  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y63  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y63  design_1_i/caravel_0/inst/soc/core/storage_1_reg_0_15_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.944ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/iCKe_f_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 fall@12.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.638ns (15.803%)  route 3.399ns (84.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.486ns = ( 17.986 - 12.500 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          2.682     6.338    design_1_i/caravel_0/inst/housekeeping/hkspi/resetb
    SLICE_X48Y54         LUT4 (Prop_lut4_I1_O)        0.120     6.458 f  design_1_i/caravel_0/inst/housekeeping/hkspi/state_q[3]_i_1/O
                         net (fo=265, routed)         0.718     7.175    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/SR[0]
    SLICE_X39Y50         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/iCKe_f_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.588    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    13.679 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        2.015    15.694    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.100    15.794 f  design_1_i/caravel_0/inst/soc/core/state_q[3]_i_4/O
                         net (fo=1, routed)           0.621    16.415    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    16.506 f  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=332, routed)         1.480    17.986    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/clk
    SLICE_X39Y50         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/iCKe_f_reg/C  (IS_INVERTED)
                         clock pessimism              0.115    18.101    
                         clock uncertainty           -0.377    17.724    
    SLICE_X39Y50         FDCE (Recov_fdce_C_CLR)     -0.605    17.119    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/iCKe_f_reg
  -------------------------------------------------------------------
                         required time                         17.119    
                         arrival time                          -7.175    
  -------------------------------------------------------------------
                         slack                                  9.944    

Slack (MET) :             16.078ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 0.642ns (8.193%)  route 7.194ns (91.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 27.705 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          1.681     5.337    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.461 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         5.513    10.974    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X61Y77         FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.526    27.705    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X61Y77         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[5]/C
                         clock pessimism              0.129    27.834    
                         clock uncertainty           -0.377    27.457    
    SLICE_X61Y77         FDCE (Recov_fdce_C_CLR)     -0.405    27.052    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[5]
  -------------------------------------------------------------------
                         required time                         27.052    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                 16.078    

Slack (MET) :             16.078ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 0.642ns (8.193%)  route 7.194ns (91.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 27.705 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          1.681     5.337    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.461 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         5.513    10.974    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X61Y77         FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.526    27.705    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X61Y77         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[6]/C
                         clock pessimism              0.129    27.834    
                         clock uncertainty           -0.377    27.457    
    SLICE_X61Y77         FDCE (Recov_fdce_C_CLR)     -0.405    27.052    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[6]
  -------------------------------------------------------------------
                         required time                         27.052    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                 16.078    

Slack (MET) :             16.078ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 0.642ns (8.193%)  route 7.194ns (91.807%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 27.705 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          1.681     5.337    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.461 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         5.513    10.974    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X61Y77         FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.526    27.705    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X61Y77         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[7]/C
                         clock pessimism              0.129    27.834    
                         clock uncertainty           -0.377    27.457    
    SLICE_X61Y77         FDCE (Recov_fdce_C_CLR)     -0.405    27.052    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[7]
  -------------------------------------------------------------------
                         required time                         27.052    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                 16.078    

Slack (MET) :             16.253ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 0.642ns (8.465%)  route 6.942ns (91.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 27.628 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          1.681     5.337    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.461 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         5.261    10.722    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X52Y75         FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.449    27.628    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X52Y75         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[2]/C
                         clock pessimism              0.129    27.757    
                         clock uncertainty           -0.377    27.380    
    SLICE_X52Y75         FDCE (Recov_fdce_C_CLR)     -0.405    26.975    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[2]
  -------------------------------------------------------------------
                         required time                         26.975    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                 16.253    

Slack (MET) :             16.253ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 0.642ns (8.465%)  route 6.942ns (91.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 27.628 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          1.681     5.337    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.461 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         5.261    10.722    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X52Y75         FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.449    27.628    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X52Y75         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[3]/C
                         clock pessimism              0.129    27.757    
                         clock uncertainty           -0.377    27.380    
    SLICE_X52Y75         FDCE (Recov_fdce_C_CLR)     -0.405    26.975    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[3]
  -------------------------------------------------------------------
                         required time                         26.975    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                 16.253    

Slack (MET) :             16.253ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 0.642ns (8.465%)  route 6.942ns (91.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 27.628 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          1.681     5.337    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.461 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         5.261    10.722    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X52Y75         FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.449    27.628    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X52Y75         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[4]/C
                         clock pessimism              0.129    27.757    
                         clock uncertainty           -0.377    27.380    
    SLICE_X52Y75         FDCE (Recov_fdce_C_CLR)     -0.405    26.975    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[4]
  -------------------------------------------------------------------
                         required time                         26.975    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                 16.253    

Slack (MET) :             16.253ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 0.642ns (8.465%)  route 6.942ns (91.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.628ns = ( 27.628 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          1.681     5.337    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.461 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         5.261    10.722    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X52Y75         FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.449    27.628    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X52Y75         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[8]/C
                         clock pessimism              0.129    27.757    
                         clock uncertainty           -0.377    27.380    
    SLICE_X52Y75         FDCE (Recov_fdce_C_CLR)     -0.405    26.975    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_1_reg[8]
  -------------------------------------------------------------------
                         required time                         26.975    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                 16.253    

Slack (MET) :             16.562ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.355ns  (logic 0.642ns (8.728%)  route 6.713ns (91.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 27.708 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          1.681     5.337    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.461 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         5.032    10.493    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X61Y79         FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.529    27.708    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X61Y79         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[5]/C
                         clock pessimism              0.129    27.837    
                         clock uncertainty           -0.377    27.460    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.405    27.055    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[5]
  -------------------------------------------------------------------
                         required time                         27.055    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                 16.562    

Slack (MET) :             16.562ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.355ns  (logic 0.642ns (8.728%)  route 6.713ns (91.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 27.708 - 25.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.844     3.138    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X42Y101        FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y101        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          1.681     5.337    design_1_i/caravel_0/inst/housekeeping/resetb
    SLICE_X48Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.461 f  design_1_i/caravel_0/inst/housekeeping/FSM_sequential_xfer_state[0]_i_2/O
                         net (fo=662, routed)         5.032    10.493    design_1_i/caravel_0/inst/housekeeping/pad_flash_csb_oeb0
    SLICE_X61Y79         FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    26.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.529    27.708    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X61Y79         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[6]/C
                         clock pessimism              0.129    27.837    
                         clock uncertainty           -0.377    27.460    
    SLICE_X61Y79         FDCE (Recov_fdce_C_CLR)     -0.405    27.055    design_1_i/caravel_0/inst/housekeeping/serial_data_staging_2_reg[6]
  -------------------------------------------------------------------
                         required time                         27.055    
                         arrival time                         -10.493    
  -------------------------------------------------------------------
                         slack                                 16.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.184ns (9.105%)  route 1.837ns (90.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.556     0.892    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y55         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.682     1.715    design_1_i/caravel_0/inst/housekeeping/hkspi/dq_en_q_reg_1[0]
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.043     1.758 f  design_1_i/caravel_0/inst/housekeeping/hkspi/state_q[3]_i_1/O
                         net (fo=265, routed)         1.155     2.912    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/SR[0]
    SLICE_X34Y46         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.112     1.478    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.534 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.295     1.829    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.858 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.830     2.688    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Sys_clk
    SLICE_X34Y46         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[0]/C
                         clock pessimism             -0.030     2.658    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.132     2.526    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.184ns (9.105%)  route 1.837ns (90.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.556     0.892    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y55         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.682     1.715    design_1_i/caravel_0/inst/housekeeping/hkspi/dq_en_q_reg_1[0]
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.043     1.758 f  design_1_i/caravel_0/inst/housekeeping/hkspi/state_q[3]_i_1/O
                         net (fo=265, routed)         1.155     2.912    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/SR[0]
    SLICE_X34Y46         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.112     1.478    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.534 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.295     1.829    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.858 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.830     2.688    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Sys_clk
    SLICE_X34Y46         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[16]/C
                         clock pessimism             -0.030     2.658    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.132     2.526    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.184ns (9.105%)  route 1.837ns (90.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.556     0.892    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y55         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.682     1.715    design_1_i/caravel_0/inst/housekeeping/hkspi/dq_en_q_reg_1[0]
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.043     1.758 f  design_1_i/caravel_0/inst/housekeeping/hkspi/state_q[3]_i_1/O
                         net (fo=265, routed)         1.155     2.912    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/SR[0]
    SLICE_X34Y46         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.112     1.478    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.534 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.295     1.829    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.858 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.830     2.688    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Sys_clk
    SLICE_X34Y46         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[17]/C
                         clock pessimism             -0.030     2.658    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.132     2.526    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.184ns (9.105%)  route 1.837ns (90.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.556     0.892    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y55         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.682     1.715    design_1_i/caravel_0/inst/housekeeping/hkspi/dq_en_q_reg_1[0]
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.043     1.758 f  design_1_i/caravel_0/inst/housekeeping/hkspi/state_q[3]_i_1/O
                         net (fo=265, routed)         1.155     2.912    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/SR[0]
    SLICE_X34Y46         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.112     1.478    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.534 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.295     1.829    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.858 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.830     2.688    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Sys_clk
    SLICE_X34Y46         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[1]/C
                         clock pessimism             -0.030     2.658    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.132     2.526    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.184ns (9.105%)  route 1.837ns (90.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.556     0.892    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y55         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.682     1.715    design_1_i/caravel_0/inst/housekeeping/hkspi/dq_en_q_reg_1[0]
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.043     1.758 f  design_1_i/caravel_0/inst/housekeeping/hkspi/state_q[3]_i_1/O
                         net (fo=265, routed)         1.155     2.912    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/SR[0]
    SLICE_X34Y46         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.112     1.478    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.534 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.295     1.829    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.858 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.830     2.688    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Sys_clk
    SLICE_X34Y46         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[2]/C
                         clock pessimism             -0.030     2.658    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.132     2.526    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.184ns (9.105%)  route 1.837ns (90.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.556     0.892    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y55         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.682     1.715    design_1_i/caravel_0/inst/housekeeping/hkspi/dq_en_q_reg_1[0]
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.043     1.758 f  design_1_i/caravel_0/inst/housekeeping/hkspi/state_q[3]_i_1/O
                         net (fo=265, routed)         1.155     2.912    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/SR[0]
    SLICE_X34Y46         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.112     1.478    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.534 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.295     1.829    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.858 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.830     2.688    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Sys_clk
    SLICE_X34Y46         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[3]/C
                         clock pessimism             -0.030     2.658    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.132     2.526    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.184ns (9.105%)  route 1.837ns (90.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.556     0.892    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y55         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.682     1.715    design_1_i/caravel_0/inst/housekeeping/hkspi/dq_en_q_reg_1[0]
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.043     1.758 f  design_1_i/caravel_0/inst/housekeeping/hkspi/state_q[3]_i_1/O
                         net (fo=265, routed)         1.155     2.912    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/SR[0]
    SLICE_X34Y46         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.112     1.478    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.534 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.295     1.829    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.858 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.830     2.688    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Sys_clk
    SLICE_X34Y46         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[4]/C
                         clock pessimism             -0.030     2.658    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.132     2.526    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.184ns (9.105%)  route 1.837ns (90.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.556     0.892    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y55         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.682     1.715    design_1_i/caravel_0/inst/housekeeping/hkspi/dq_en_q_reg_1[0]
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.043     1.758 f  design_1_i/caravel_0/inst/housekeeping/hkspi/state_q[3]_i_1/O
                         net (fo=265, routed)         1.155     2.912    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/SR[0]
    SLICE_X34Y46         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.112     1.478    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT4 (Prop_lut4_I2_O)        0.056     1.534 r  design_1_i/caravel_0/inst/soc/core/RAM_reg_i_1__6/O
                         net (fo=1, routed)           0.295     1.829    design_1_i/caravel_0/inst/soc/core/Sys_clk
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.858 r  design_1_i/caravel_0/inst/soc/core/Sys_clk_BUFG_inst/O
                         net (fo=231, routed)         0.830     2.688    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Sys_clk
    SLICE_X34Y46         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[5]/C
                         clock pessimism             -0.030     2.658    
    SLICE_X34Y46         FDCE (Remov_fdce_C_CLR)     -0.132     2.526    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/Dq_dqm_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/iCKe_r_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.184ns (8.964%)  route 1.869ns (91.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.556     0.892    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X43Y55         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.682     1.715    design_1_i/caravel_0/inst/housekeeping/hkspi/dq_en_q_reg_1[0]
    SLICE_X48Y54         LUT4 (Prop_lut4_I3_O)        0.043     1.758 f  design_1_i/caravel_0/inst/housekeeping/hkspi/state_q[3]_i_1/O
                         net (fo=265, routed)         1.187     2.944    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/SR[0]
    SLICE_X39Y47         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/iCKe_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        1.112     1.478    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X49Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.534 r  design_1_i/caravel_0/inst/soc/core/state_q[3]_i_4/O
                         net (fo=1, routed)           0.296     1.829    design_1_i/caravel_0/inst/soc/core/clk
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     1.858 r  design_1_i/caravel_0/inst/soc/core/clk_BUFG_inst/O
                         net (fo=332, routed)         0.830     2.688    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/clk
    SLICE_X39Y47         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/iCKe_r_reg/C
                         clock pessimism             -0.030     2.658    
    SLICE_X39Y47         FDCE (Remov_fdce_C_CLR)     -0.157     2.501    design_1_i/caravel_0/inst/mprj/mprj/user_sdram/user_bram/iCKe_r_reg
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.227ns (26.089%)  route 0.643ns (73.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.576     0.912    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y53         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.040 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.120     1.159    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X31Y54         LUT3 (Prop_lut3_I2_O)        0.099     1.258 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=33, routed)          0.523     1.782    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X32Y49         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5475, routed)        0.831     1.197    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X32Y49         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.100    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.682    





