

================================================================
== Vivado HLS Report for 'lec8Ex1'
================================================================
* Date:           Tue May  9 13:50:23 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hw4_lat
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.756 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      301|      301| 3.010 us | 3.010 us |  301|  301|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- for_Loop  |      300|      300|         5|          -|          -|    60|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.49>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i32]* %in_r) nounwind, !map !19"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %a) nounwind, !map !25"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %b) nounwind, !map !31"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %c) nounwind, !map !35"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i32]* %out_r) nounwind, !map !39"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @lec8Ex1_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c) nounwind" [lat_lec8Ex1.c:4]   --->   Operation 13 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %b) nounwind" [lat_lec8Ex1.c:4]   --->   Operation 14 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%a_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %a) nounwind" [lat_lec8Ex1.c:4]   --->   Operation 15 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i16 %a_read to i32" [lat_lec8Ex1.c:22]   --->   Operation 16 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i16 %b_read to i17" [lat_lec8Ex1.c:31->lat_lec8Ex1.c:22]   --->   Operation 17 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (5.49ns)   --->   "%res = mul i32 %c_read, %c_read" [lat_lec8Ex1.c:31->lat_lec8Ex1.c:22]   --->   Operation 18 'mul' 'res' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.34ns)   --->   "%add_ln22_1 = add i17 %sext_ln31, 39" [lat_lec8Ex1.c:22]   --->   Operation 19 'add' 'add_ln22_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i17 %add_ln22_1 to i32" [lat_lec8Ex1.c:22]   --->   Operation 20 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.87ns)   --->   "br label %1" [lat_lec8Ex1.c:14]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %for_Loop ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.90ns)   --->   "%icmp_ln14 = icmp eq i6 %i_0, -4" [lat_lec8Ex1.c:14]   --->   Operation 23 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60) nounwind"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.18ns)   --->   "%i = add i6 %i_0, 1" [lat_lec8Ex1.c:14]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %2, label %for_Loop" [lat_lec8Ex1.c:14]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [lat_lec8Ex1.c:14]   --->   Operation 27 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i6 %i_0 to i64" [lat_lec8Ex1.c:17]   --->   Operation 28 'zext' 'zext_ln17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [60 x i32]* %in_r, i64 0, i64 %zext_ln17" [lat_lec8Ex1.c:17]   --->   Operation 29 'getelementptr' 'in_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.26ns)   --->   "%x = load i32* %in_addr, align 4" [lat_lec8Ex1.c:17]   --->   Operation 30 'load' 'x' <Predicate = (!icmp_ln14)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [lat_lec8Ex1.c:26]   --->   Operation 31 'ret' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.75>
ST_3 : Operation 32 [1/2] (2.26ns)   --->   "%x = load i32* %in_addr, align 4" [lat_lec8Ex1.c:17]   --->   Operation 32 'load' 'x' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 33 [1/1] (5.49ns)   --->   "%mul_ln22 = mul i32 %x, %sext_ln22" [lat_lec8Ex1.c:22]   --->   Operation 33 'mul' 'mul_ln22' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.52>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22 = add i32 %mul_ln22, %res" [lat_lec8Ex1.c:22]   --->   Operation 34 'add' 'add_ln22' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%y = add i32 %sext_ln22_1, %add_ln22" [lat_lec8Ex1.c:22]   --->   Operation 35 'add' 'y' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [60 x i32]* %out_r, i64 0, i64 %zext_ln17" [lat_lec8Ex1.c:24]   --->   Operation 36 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (2.26ns)   --->   "store i32 %y, i32* %out_addr, align 4" [lat_lec8Ex1.c:24]   --->   Operation 37 'store' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 5 <SV = 4> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [lat_lec8Ex1.c:14]   --->   Operation 38 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 4, i32 65535, [1 x i8]* @p_str1) nounwind" [lat_lec8Ex1.c:15]   --->   Operation 39 'speclatency' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_1) nounwind" [lat_lec8Ex1.c:25]   --->   Operation 40 'specregionend' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [lat_lec8Ex1.c:14]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
c_read            (read             ) [ 0000000]
b_read            (read             ) [ 0000000]
a_read            (read             ) [ 0000000]
sext_ln22         (sext             ) [ 0011111]
sext_ln31         (sext             ) [ 0000000]
res               (mul              ) [ 0011111]
add_ln22_1        (add              ) [ 0000000]
sext_ln22_1       (sext             ) [ 0011111]
br_ln14           (br               ) [ 0111111]
i_0               (phi              ) [ 0010000]
icmp_ln14         (icmp             ) [ 0011111]
empty             (speclooptripcount) [ 0000000]
i                 (add              ) [ 0111111]
br_ln14           (br               ) [ 0000000]
tmp_1             (specregionbegin  ) [ 0001111]
zext_ln17         (zext             ) [ 0001100]
in_addr           (getelementptr    ) [ 0001000]
ret_ln26          (ret              ) [ 0000000]
x                 (load             ) [ 0000000]
mul_ln22          (mul              ) [ 0000100]
add_ln22          (add              ) [ 0000000]
y                 (add              ) [ 0000000]
out_addr          (getelementptr    ) [ 0000000]
store_ln24        (store            ) [ 0000000]
specloopname_ln14 (specloopname     ) [ 0000000]
speclatency_ln15  (speclatency      ) [ 0000000]
empty_2           (specregionend    ) [ 0000000]
br_ln14           (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lec8Ex1_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="c_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="b_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="a_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="in_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="out_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="6" slack="2"/>
<pin id="85" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln24_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/4 "/>
</bind>
</comp>

<comp id="94" class="1005" name="i_0_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="1"/>
<pin id="96" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_0_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="6" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sext_ln22_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="sext_ln31_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="res_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="res/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="add_ln22_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="7" slack="0"/>
<pin id="122" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="sext_ln22_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="17" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln14_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="3" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln17_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="mul_ln22_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="2"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln22/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln22_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="0" index="1" bw="32" slack="3"/>
<pin id="154" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="y_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="17" slack="3"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="sext_ln22_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2"/>
<pin id="163" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln22 "/>
</bind>
</comp>

<comp id="166" class="1005" name="res_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="3"/>
<pin id="168" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

<comp id="171" class="1005" name="sext_ln22_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="3"/>
<pin id="173" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln22_1 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="184" class="1005" name="zext_ln17_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="2"/>
<pin id="186" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="189" class="1005" name="in_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="6" slack="1"/>
<pin id="191" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="194" class="1005" name="mul_ln22_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="36" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="36" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="62" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="56" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="50" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="50" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="109" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="98" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="98" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="98" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="150"><net_src comp="75" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="159"><net_src comp="151" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="160"><net_src comp="155" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="164"><net_src comp="105" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="169"><net_src comp="113" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="174"><net_src comp="125" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="182"><net_src comp="135" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="187"><net_src comp="141" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="192"><net_src comp="68" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="197"><net_src comp="146" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="151" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {4 }
 - Input state : 
	Port: lec8Ex1 : in_r | {2 3 }
	Port: lec8Ex1 : a | {1 }
	Port: lec8Ex1 : b | {1 }
	Port: lec8Ex1 : c | {1 }
  - Chain level:
	State 1
		add_ln22_1 : 1
		sext_ln22_1 : 2
	State 2
		icmp_ln14 : 1
		i : 1
		br_ln14 : 2
		zext_ln17 : 1
		in_addr : 2
		x : 3
	State 3
		mul_ln22 : 1
	State 4
		y : 1
		store_ln24 : 2
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |  add_ln22_1_fu_119 |    0    |    0    |    23   |
|    add   |      i_fu_135      |    0    |    0    |    15   |
|          |   add_ln22_fu_151  |    0    |    0    |    32   |
|          |      y_fu_155      |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    mul   |     res_fu_113     |    3    |    0    |    21   |
|          |   mul_ln22_fu_146  |    2    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|   icmp   |  icmp_ln14_fu_129  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|          |  c_read_read_fu_50 |    0    |    0    |    0    |
|   read   |  b_read_read_fu_56 |    0    |    0    |    0    |
|          |  a_read_read_fu_62 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln22_fu_105  |    0    |    0    |    0    |
|   sext   |  sext_ln31_fu_109  |    0    |    0    |    0    |
|          | sext_ln22_1_fu_125 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |  zext_ln17_fu_141  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |    0    |   155   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_0_reg_94    |    6   |
|     i_reg_179     |    6   |
|  in_addr_reg_189  |    6   |
|  mul_ln22_reg_194 |   32   |
|    res_reg_166    |   32   |
|sext_ln22_1_reg_171|   32   |
| sext_ln22_reg_161 |   32   |
| zext_ln17_reg_184 |   64   |
+-------------------+--------+
|       Total       |   210  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  0.872  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   155  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   210  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    0   |   210  |   164  |
+-----------+--------+--------+--------+--------+
