Loading plugins phase: Elapsed time ==> 0s.188ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Led_PWM_meter.cydsn\Led_PWM_meter.cyprj -d CY8C4245AXI-483 -s D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Led_PWM_meter.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.481ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.052ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Led_PWM_meter.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Led_PWM_meter.cydsn\Led_PWM_meter.cyprj -dcpsoc3 Led_PWM_meter.v -verilog
======================================================================

======================================================================
Compiling:  Led_PWM_meter.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Led_PWM_meter.cydsn\Led_PWM_meter.cyprj -dcpsoc3 Led_PWM_meter.v -verilog
======================================================================

======================================================================
Compiling:  Led_PWM_meter.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Led_PWM_meter.cydsn\Led_PWM_meter.cyprj -dcpsoc3 -verilog Led_PWM_meter.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jul 16 13:05:58 2020


======================================================================
Compiling:  Led_PWM_meter.v
Program  :   vpp
Options  :    -yv2 -q10 Led_PWM_meter.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jul 16 13:05:58 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Led_PWM_meter.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Led_PWM_meter.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Led_PWM_meter.cydsn\Led_PWM_meter.cyprj -dcpsoc3 -verilog Led_PWM_meter.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jul 16 13:05:58 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Led_PWM_meter.cydsn\codegentemp\Led_PWM_meter.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Led_PWM_meter.cydsn\codegentemp\Led_PWM_meter.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Led_PWM_meter.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Led_PWM_meter.cydsn\Led_PWM_meter.cyprj -dcpsoc3 -verilog Led_PWM_meter.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jul 16 13:05:59 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Led_PWM_meter.cydsn\codegentemp\Led_PWM_meter.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Led_PWM_meter.cydsn\codegentemp\Led_PWM_meter.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_3:PWMUDB:km_run\
	\PWM_3:PWMUDB:ctrl_cmpmode2_2\
	\PWM_3:PWMUDB:ctrl_cmpmode2_1\
	\PWM_3:PWMUDB:ctrl_cmpmode2_0\
	\PWM_3:PWMUDB:ctrl_cmpmode1_2\
	\PWM_3:PWMUDB:ctrl_cmpmode1_1\
	\PWM_3:PWMUDB:ctrl_cmpmode1_0\
	\PWM_3:PWMUDB:capt_rising\
	\PWM_3:PWMUDB:capt_falling\
	\PWM_3:PWMUDB:trig_rise\
	\PWM_3:PWMUDB:trig_fall\
	\PWM_3:PWMUDB:sc_kill\
	\PWM_3:PWMUDB:min_kill\
	\PWM_3:PWMUDB:db_tc\
	\PWM_3:PWMUDB:dith_sel\
	\PWM_3:PWMUDB:compare2\
	Net_1393
	Net_1394
	Net_1395
	\PWM_3:PWMUDB:MODULE_1:b_31\
	\PWM_3:PWMUDB:MODULE_1:b_30\
	\PWM_3:PWMUDB:MODULE_1:b_29\
	\PWM_3:PWMUDB:MODULE_1:b_28\
	\PWM_3:PWMUDB:MODULE_1:b_27\
	\PWM_3:PWMUDB:MODULE_1:b_26\
	\PWM_3:PWMUDB:MODULE_1:b_25\
	\PWM_3:PWMUDB:MODULE_1:b_24\
	\PWM_3:PWMUDB:MODULE_1:b_23\
	\PWM_3:PWMUDB:MODULE_1:b_22\
	\PWM_3:PWMUDB:MODULE_1:b_21\
	\PWM_3:PWMUDB:MODULE_1:b_20\
	\PWM_3:PWMUDB:MODULE_1:b_19\
	\PWM_3:PWMUDB:MODULE_1:b_18\
	\PWM_3:PWMUDB:MODULE_1:b_17\
	\PWM_3:PWMUDB:MODULE_1:b_16\
	\PWM_3:PWMUDB:MODULE_1:b_15\
	\PWM_3:PWMUDB:MODULE_1:b_14\
	\PWM_3:PWMUDB:MODULE_1:b_13\
	\PWM_3:PWMUDB:MODULE_1:b_12\
	\PWM_3:PWMUDB:MODULE_1:b_11\
	\PWM_3:PWMUDB:MODULE_1:b_10\
	\PWM_3:PWMUDB:MODULE_1:b_9\
	\PWM_3:PWMUDB:MODULE_1:b_8\
	\PWM_3:PWMUDB:MODULE_1:b_7\
	\PWM_3:PWMUDB:MODULE_1:b_6\
	\PWM_3:PWMUDB:MODULE_1:b_5\
	\PWM_3:PWMUDB:MODULE_1:b_4\
	\PWM_3:PWMUDB:MODULE_1:b_3\
	\PWM_3:PWMUDB:MODULE_1:b_2\
	\PWM_3:PWMUDB:MODULE_1:b_1\
	\PWM_3:PWMUDB:MODULE_1:b_0\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_3:Net_139\
	\PWM_3:Net_138\
	\PWM_3:Net_183\
	\PWM_3:Net_181\
	\PWM_2:PWMUDB:km_run\
	\PWM_2:PWMUDB:ctrl_cmpmode2_2\
	\PWM_2:PWMUDB:ctrl_cmpmode2_1\
	\PWM_2:PWMUDB:ctrl_cmpmode2_0\
	\PWM_2:PWMUDB:ctrl_cmpmode1_2\
	\PWM_2:PWMUDB:ctrl_cmpmode1_1\
	\PWM_2:PWMUDB:ctrl_cmpmode1_0\
	\PWM_2:PWMUDB:capt_rising\
	\PWM_2:PWMUDB:capt_falling\
	\PWM_2:PWMUDB:trig_rise\
	\PWM_2:PWMUDB:trig_fall\
	\PWM_2:PWMUDB:sc_kill\
	\PWM_2:PWMUDB:min_kill\
	\PWM_2:PWMUDB:db_tc\
	\PWM_2:PWMUDB:dith_sel\
	\PWM_2:PWMUDB:compare2\
	Net_1381
	Net_1382
	Net_1383
	\PWM_2:PWMUDB:MODULE_2:b_31\
	\PWM_2:PWMUDB:MODULE_2:b_30\
	\PWM_2:PWMUDB:MODULE_2:b_29\
	\PWM_2:PWMUDB:MODULE_2:b_28\
	\PWM_2:PWMUDB:MODULE_2:b_27\
	\PWM_2:PWMUDB:MODULE_2:b_26\
	\PWM_2:PWMUDB:MODULE_2:b_25\
	\PWM_2:PWMUDB:MODULE_2:b_24\
	\PWM_2:PWMUDB:MODULE_2:b_23\
	\PWM_2:PWMUDB:MODULE_2:b_22\
	\PWM_2:PWMUDB:MODULE_2:b_21\
	\PWM_2:PWMUDB:MODULE_2:b_20\
	\PWM_2:PWMUDB:MODULE_2:b_19\
	\PWM_2:PWMUDB:MODULE_2:b_18\
	\PWM_2:PWMUDB:MODULE_2:b_17\
	\PWM_2:PWMUDB:MODULE_2:b_16\
	\PWM_2:PWMUDB:MODULE_2:b_15\
	\PWM_2:PWMUDB:MODULE_2:b_14\
	\PWM_2:PWMUDB:MODULE_2:b_13\
	\PWM_2:PWMUDB:MODULE_2:b_12\
	\PWM_2:PWMUDB:MODULE_2:b_11\
	\PWM_2:PWMUDB:MODULE_2:b_10\
	\PWM_2:PWMUDB:MODULE_2:b_9\
	\PWM_2:PWMUDB:MODULE_2:b_8\
	\PWM_2:PWMUDB:MODULE_2:b_7\
	\PWM_2:PWMUDB:MODULE_2:b_6\
	\PWM_2:PWMUDB:MODULE_2:b_5\
	\PWM_2:PWMUDB:MODULE_2:b_4\
	\PWM_2:PWMUDB:MODULE_2:b_3\
	\PWM_2:PWMUDB:MODULE_2:b_2\
	\PWM_2:PWMUDB:MODULE_2:b_1\
	\PWM_2:PWMUDB:MODULE_2:b_0\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_2:Net_139\
	\PWM_2:Net_138\
	\PWM_2:Net_183\
	\PWM_2:Net_181\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	Net_1357
	Net_1358
	Net_1359
	\PWM_1:PWMUDB:MODULE_3:b_31\
	\PWM_1:PWMUDB:MODULE_3:b_30\
	\PWM_1:PWMUDB:MODULE_3:b_29\
	\PWM_1:PWMUDB:MODULE_3:b_28\
	\PWM_1:PWMUDB:MODULE_3:b_27\
	\PWM_1:PWMUDB:MODULE_3:b_26\
	\PWM_1:PWMUDB:MODULE_3:b_25\
	\PWM_1:PWMUDB:MODULE_3:b_24\
	\PWM_1:PWMUDB:MODULE_3:b_23\
	\PWM_1:PWMUDB:MODULE_3:b_22\
	\PWM_1:PWMUDB:MODULE_3:b_21\
	\PWM_1:PWMUDB:MODULE_3:b_20\
	\PWM_1:PWMUDB:MODULE_3:b_19\
	\PWM_1:PWMUDB:MODULE_3:b_18\
	\PWM_1:PWMUDB:MODULE_3:b_17\
	\PWM_1:PWMUDB:MODULE_3:b_16\
	\PWM_1:PWMUDB:MODULE_3:b_15\
	\PWM_1:PWMUDB:MODULE_3:b_14\
	\PWM_1:PWMUDB:MODULE_3:b_13\
	\PWM_1:PWMUDB:MODULE_3:b_12\
	\PWM_1:PWMUDB:MODULE_3:b_11\
	\PWM_1:PWMUDB:MODULE_3:b_10\
	\PWM_1:PWMUDB:MODULE_3:b_9\
	\PWM_1:PWMUDB:MODULE_3:b_8\
	\PWM_1:PWMUDB:MODULE_3:b_7\
	\PWM_1:PWMUDB:MODULE_3:b_6\
	\PWM_1:PWMUDB:MODULE_3:b_5\
	\PWM_1:PWMUDB:MODULE_3:b_4\
	\PWM_1:PWMUDB:MODULE_3:b_3\
	\PWM_1:PWMUDB:MODULE_3:b_2\
	\PWM_1:PWMUDB:MODULE_3:b_1\
	\PWM_1:PWMUDB:MODULE_3:b_0\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_1:Net_139\
	\PWM_1:Net_138\
	\PWM_1:Net_183\
	\PWM_1:Net_181\
	\CapSense:Net_545\
	\CapSense:Net_544\
	\PWM_0:PWMUDB:km_run\
	\PWM_0:PWMUDB:ctrl_cmpmode2_2\
	\PWM_0:PWMUDB:ctrl_cmpmode2_1\
	\PWM_0:PWMUDB:ctrl_cmpmode2_0\
	\PWM_0:PWMUDB:ctrl_cmpmode1_2\
	\PWM_0:PWMUDB:ctrl_cmpmode1_1\
	\PWM_0:PWMUDB:ctrl_cmpmode1_0\
	\PWM_0:PWMUDB:capt_rising\
	\PWM_0:PWMUDB:capt_falling\
	\PWM_0:PWMUDB:trig_rise\
	\PWM_0:PWMUDB:trig_fall\
	\PWM_0:PWMUDB:sc_kill\
	\PWM_0:PWMUDB:min_kill\
	\PWM_0:PWMUDB:db_tc\
	\PWM_0:PWMUDB:dith_sel\
	\PWM_0:PWMUDB:compare2\
	Net_219
	Net_220
	Net_221
	\PWM_0:PWMUDB:MODULE_4:b_31\
	\PWM_0:PWMUDB:MODULE_4:b_30\
	\PWM_0:PWMUDB:MODULE_4:b_29\
	\PWM_0:PWMUDB:MODULE_4:b_28\
	\PWM_0:PWMUDB:MODULE_4:b_27\
	\PWM_0:PWMUDB:MODULE_4:b_26\
	\PWM_0:PWMUDB:MODULE_4:b_25\
	\PWM_0:PWMUDB:MODULE_4:b_24\
	\PWM_0:PWMUDB:MODULE_4:b_23\
	\PWM_0:PWMUDB:MODULE_4:b_22\
	\PWM_0:PWMUDB:MODULE_4:b_21\
	\PWM_0:PWMUDB:MODULE_4:b_20\
	\PWM_0:PWMUDB:MODULE_4:b_19\
	\PWM_0:PWMUDB:MODULE_4:b_18\
	\PWM_0:PWMUDB:MODULE_4:b_17\
	\PWM_0:PWMUDB:MODULE_4:b_16\
	\PWM_0:PWMUDB:MODULE_4:b_15\
	\PWM_0:PWMUDB:MODULE_4:b_14\
	\PWM_0:PWMUDB:MODULE_4:b_13\
	\PWM_0:PWMUDB:MODULE_4:b_12\
	\PWM_0:PWMUDB:MODULE_4:b_11\
	\PWM_0:PWMUDB:MODULE_4:b_10\
	\PWM_0:PWMUDB:MODULE_4:b_9\
	\PWM_0:PWMUDB:MODULE_4:b_8\
	\PWM_0:PWMUDB:MODULE_4:b_7\
	\PWM_0:PWMUDB:MODULE_4:b_6\
	\PWM_0:PWMUDB:MODULE_4:b_5\
	\PWM_0:PWMUDB:MODULE_4:b_4\
	\PWM_0:PWMUDB:MODULE_4:b_3\
	\PWM_0:PWMUDB:MODULE_4:b_2\
	\PWM_0:PWMUDB:MODULE_4:b_1\
	\PWM_0:PWMUDB:MODULE_4:b_0\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_0:Net_139\
	\PWM_0:Net_138\
	\PWM_0:Net_183\
	\PWM_0:Net_181\

    Synthesized names
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_3:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_2:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_2\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWM_0:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 530 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_3:Net_180\ to zero
Aliasing \PWM_3:PWMUDB:hwCapture\ to zero
Aliasing \PWM_3:Net_178\ to zero
Aliasing \PWM_3:PWMUDB:trig_out\ to one
Aliasing \PWM_3:Net_186\ to zero
Aliasing \PWM_3:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_3:Net_179\ to one
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:km_tc\ to zero
Aliasing \PWM_3:PWMUDB:min_kill_reg\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:final_kill\ to one
Aliasing \PWM_3:PWMUDB:dith_count_1\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_3:PWMUDB:dith_count_0\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_3:PWMUDB:status_6\ to zero
Aliasing \PWM_3:PWMUDB:status_4\ to zero
Aliasing \PWM_3:PWMUDB:cmp2\ to zero
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:final_kill_reg\\R\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_3:PWMUDB:cs_addr_0\ to \PWM_3:PWMUDB:runmode_enable\\R\
Aliasing \PWM_3:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_3:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_2:Net_68\ to \PWM_3:Net_68\
Aliasing \PWM_2:Net_180\ to zero
Aliasing \PWM_2:PWMUDB:hwCapture\ to zero
Aliasing \PWM_2:Net_178\ to zero
Aliasing \PWM_2:PWMUDB:trig_out\ to one
Aliasing \PWM_2:Net_186\ to zero
Aliasing \PWM_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_2:Net_179\ to one
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:km_tc\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill\ to one
Aliasing \PWM_2:PWMUDB:dith_count_1\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_2:PWMUDB:dith_count_0\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_2:PWMUDB:status_6\ to zero
Aliasing \PWM_2:PWMUDB:status_4\ to zero
Aliasing \PWM_2:PWMUDB:cmp2\ to zero
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:final_kill_reg\\R\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_2:PWMUDB:cs_addr_0\ to \PWM_2:PWMUDB:runmode_enable\\R\
Aliasing \PWM_2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_1:Net_68\ to \PWM_3:Net_68\
Aliasing \PWM_1:Net_180\ to zero
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:Net_178\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to one
Aliasing \PWM_1:Net_186\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:Net_179\ to one
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:km_tc\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to one
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \PWM_1:PWMUDB:runmode_enable\\R\
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Led_A_net_0 to one
Aliasing tmpOE__Led_B_net_0 to one
Aliasing tmpOE__Led_C_net_0 to one
Aliasing tmpOE__Led_D_net_0 to one
Aliasing \CapSense:Net_104\ to zero
Aliasing \CapSense:Net_312\ to zero
Aliasing \CapSense:tmpOE__Cmod_net_0\ to one
Aliasing \CapSense:IDAC2:Net_3\ to one
Aliasing \CapSense:tmpOE__Sns_net_4\ to one
Aliasing \CapSense:tmpOE__Sns_net_3\ to one
Aliasing \CapSense:tmpOE__Sns_net_2\ to one
Aliasing \CapSense:tmpOE__Sns_net_1\ to one
Aliasing \CapSense:tmpOE__Sns_net_0\ to one
Aliasing \CapSense:IDAC1:Net_3\ to one
Aliasing \PWM_0:Net_68\ to \PWM_3:Net_68\
Aliasing \PWM_0:Net_180\ to zero
Aliasing \PWM_0:PWMUDB:hwCapture\ to zero
Aliasing \PWM_0:Net_178\ to zero
Aliasing \PWM_0:PWMUDB:trig_out\ to one
Aliasing \PWM_0:Net_186\ to zero
Aliasing \PWM_0:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_0:Net_179\ to one
Aliasing \PWM_0:PWMUDB:ltch_kill_reg\\R\ to \PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \PWM_0:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_0:PWMUDB:km_tc\ to zero
Aliasing \PWM_0:PWMUDB:min_kill_reg\\R\ to \PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \PWM_0:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_0:PWMUDB:final_kill\ to one
Aliasing \PWM_0:PWMUDB:dith_count_1\\R\ to \PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \PWM_0:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_0:PWMUDB:dith_count_0\\R\ to \PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \PWM_0:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_0:PWMUDB:status_6\ to zero
Aliasing \PWM_0:PWMUDB:status_4\ to zero
Aliasing \PWM_0:PWMUDB:cmp2\ to zero
Aliasing \PWM_0:PWMUDB:cmp1_status_reg\\R\ to \PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \PWM_0:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_0:PWMUDB:cmp2_status_reg\\R\ to \PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \PWM_0:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_0:PWMUDB:final_kill_reg\\R\ to \PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \PWM_0:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_0:PWMUDB:cs_addr_0\ to \PWM_0:PWMUDB:runmode_enable\\R\
Aliasing \PWM_0:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_0:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PWM_3:PWMUDB:prevCompare1\\D\ to \PWM_3:PWMUDB:pwm_temp\
Aliasing \PWM_3:PWMUDB:tc_i_reg\\D\ to \PWM_3:PWMUDB:status_2\
Aliasing \PWM_2:PWMUDB:prevCompare1\\D\ to \PWM_2:PWMUDB:pwm_temp\
Aliasing \PWM_2:PWMUDB:tc_i_reg\\D\ to \PWM_2:PWMUDB:status_2\
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Aliasing \PWM_0:PWMUDB:prevCompare1\\D\ to \PWM_0:PWMUDB:pwm_temp\
Aliasing \PWM_0:PWMUDB:tc_i_reg\\D\ to \PWM_0:PWMUDB:status_2\
Removing Lhs of wire \PWM_3:Net_68\[3] = Net_218[333]
Removing Lhs of wire \PWM_3:PWMUDB:ctrl_enable\[16] = \PWM_3:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_3:Net_180\[24] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:hwCapture\[27] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:hwEnable\[28] = \PWM_3:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_3:Net_178\[30] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:trig_out\[33] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\R\[35] = zero[7]
Removing Lhs of wire \PWM_3:Net_186\[36] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\S\[37] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:final_enable\[38] = \PWM_3:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \PWM_3:Net_179\[41] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\R\[43] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\S\[44] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:km_tc\[45] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\R\[46] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\S\[47] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill\[50] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_1_1\[53] = \PWM_3:PWMUDB:MODULE_1:g2:a0:s_1\[292]
Removing Lhs of wire \PWM_3:PWMUDB:add_vi_vv_MODGEN_1_0\[55] = \PWM_3:PWMUDB:MODULE_1:g2:a0:s_0\[293]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\R\[56] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_1\\S\[57] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\R\[58] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:dith_count_0\\S\[59] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:status_6\[62] = zero[7]
Removing Rhs of wire \PWM_3:PWMUDB:status_5\[63] = \PWM_3:PWMUDB:final_kill_reg\[77]
Removing Lhs of wire \PWM_3:PWMUDB:status_4\[64] = zero[7]
Removing Rhs of wire \PWM_3:PWMUDB:status_3\[65] = \PWM_3:PWMUDB:fifo_full\[84]
Removing Rhs of wire \PWM_3:PWMUDB:status_1\[67] = \PWM_3:PWMUDB:cmp2_status_reg\[76]
Removing Rhs of wire \PWM_3:PWMUDB:status_0\[68] = \PWM_3:PWMUDB:cmp1_status_reg\[75]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status\[73] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2\[74] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\R\[78] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\S\[79] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\R\[80] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\S\[81] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\R\[82] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\S\[83] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_2\[85] = \PWM_3:PWMUDB:tc_i\[40]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_1\[86] = \PWM_3:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \PWM_3:PWMUDB:cs_addr_0\[87] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i\[125] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i\[127] = zero[7]
Removing Rhs of wire Net_738[130] = \PWM_3:PWMUDB:pwm_i_reg\[122]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_temp\[133] = \PWM_3:PWMUDB:cmp1\[71]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_23\[174] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_22\[175] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_21\[176] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_20\[177] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_19\[178] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_18\[179] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_17\[180] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_16\[181] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_15\[182] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_14\[183] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_13\[184] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_12\[185] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_11\[186] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_10\[187] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_9\[188] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_8\[189] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_7\[190] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_6\[191] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_5\[192] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_4\[193] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_3\[194] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_2\[195] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_1\[196] = \PWM_3:PWMUDB:MODIN1_1\[197]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN1_1\[197] = \PWM_3:PWMUDB:dith_count_1\[52]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:a_0\[198] = \PWM_3:PWMUDB:MODIN1_0\[199]
Removing Lhs of wire \PWM_3:PWMUDB:MODIN1_0\[199] = \PWM_3:PWMUDB:dith_count_0\[54]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[331] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[332] = one[4]
Removing Lhs of wire \PWM_2:Net_68\[342] = Net_218[333]
Removing Lhs of wire \PWM_2:PWMUDB:ctrl_enable\[353] = \PWM_2:PWMUDB:control_7\[345]
Removing Lhs of wire \PWM_2:Net_180\[361] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:hwCapture\[364] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:hwEnable\[365] = \PWM_2:PWMUDB:control_7\[345]
Removing Lhs of wire \PWM_2:Net_178\[367] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:trig_out\[370] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\R\[372] = zero[7]
Removing Lhs of wire \PWM_2:Net_186\[373] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\S\[374] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:final_enable\[375] = \PWM_2:PWMUDB:runmode_enable\[371]
Removing Lhs of wire \PWM_2:Net_179\[378] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\R\[380] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\S\[381] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:km_tc\[382] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\R\[383] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\S\[384] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill\[387] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_1\[390] = \PWM_2:PWMUDB:MODULE_2:g2:a0:s_1\[629]
Removing Lhs of wire \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_0\[392] = \PWM_2:PWMUDB:MODULE_2:g2:a0:s_0\[630]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\R\[393] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_1\\S\[394] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\R\[395] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:dith_count_0\\S\[396] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:status_6\[399] = zero[7]
Removing Rhs of wire \PWM_2:PWMUDB:status_5\[400] = \PWM_2:PWMUDB:final_kill_reg\[414]
Removing Lhs of wire \PWM_2:PWMUDB:status_4\[401] = zero[7]
Removing Rhs of wire \PWM_2:PWMUDB:status_3\[402] = \PWM_2:PWMUDB:fifo_full\[421]
Removing Rhs of wire \PWM_2:PWMUDB:status_1\[404] = \PWM_2:PWMUDB:cmp2_status_reg\[413]
Removing Rhs of wire \PWM_2:PWMUDB:status_0\[405] = \PWM_2:PWMUDB:cmp1_status_reg\[412]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status\[410] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2\[411] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\R\[415] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\S\[416] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\R\[417] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\S\[418] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\R\[419] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\S\[420] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_2\[422] = \PWM_2:PWMUDB:tc_i\[377]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_1\[423] = \PWM_2:PWMUDB:runmode_enable\[371]
Removing Lhs of wire \PWM_2:PWMUDB:cs_addr_0\[424] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i\[462] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i\[464] = zero[7]
Removing Rhs of wire Net_711[467] = \PWM_2:PWMUDB:pwm_i_reg\[459]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_temp\[470] = \PWM_2:PWMUDB:cmp1\[408]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_23\[511] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_22\[512] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_21\[513] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_20\[514] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_19\[515] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_18\[516] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_17\[517] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_16\[518] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_15\[519] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_14\[520] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_13\[521] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_12\[522] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_11\[523] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_10\[524] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_9\[525] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_8\[526] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_7\[527] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_6\[528] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_5\[529] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_4\[530] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_3\[531] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_2\[532] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_1\[533] = \PWM_2:PWMUDB:MODIN2_1\[534]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN2_1\[534] = \PWM_2:PWMUDB:dith_count_1\[389]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:a_0\[535] = \PWM_2:PWMUDB:MODIN2_0\[536]
Removing Lhs of wire \PWM_2:PWMUDB:MODIN2_0\[536] = \PWM_2:PWMUDB:dith_count_0\[391]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[668] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[669] = one[4]
Removing Lhs of wire \PWM_1:Net_68\[678] = Net_218[333]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[689] = \PWM_1:PWMUDB:control_7\[681]
Removing Lhs of wire \PWM_1:Net_180\[697] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[700] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[701] = \PWM_1:PWMUDB:control_7\[681]
Removing Lhs of wire \PWM_1:Net_178\[703] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[706] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[708] = zero[7]
Removing Lhs of wire \PWM_1:Net_186\[709] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[710] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[711] = \PWM_1:PWMUDB:runmode_enable\[707]
Removing Lhs of wire \PWM_1:Net_179\[714] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[716] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[717] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:km_tc\[718] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[719] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[720] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[723] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_1\[726] = \PWM_1:PWMUDB:MODULE_3:g2:a0:s_1\[965]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_0\[728] = \PWM_1:PWMUDB:MODULE_3:g2:a0:s_0\[966]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[729] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[730] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[731] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[732] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[735] = zero[7]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[736] = \PWM_1:PWMUDB:final_kill_reg\[750]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[737] = zero[7]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[738] = \PWM_1:PWMUDB:fifo_full\[757]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[740] = \PWM_1:PWMUDB:cmp2_status_reg\[749]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[741] = \PWM_1:PWMUDB:cmp1_status_reg\[748]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[746] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[747] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[751] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[752] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[753] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[754] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[755] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[756] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[758] = \PWM_1:PWMUDB:tc_i\[713]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[759] = \PWM_1:PWMUDB:runmode_enable\[707]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[760] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[798] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[800] = zero[7]
Removing Rhs of wire Net_683[803] = \PWM_1:PWMUDB:pwm_i_reg\[795]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[806] = \PWM_1:PWMUDB:cmp1\[744]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_23\[847] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_22\[848] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_21\[849] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_20\[850] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_19\[851] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_18\[852] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_17\[853] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_16\[854] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_15\[855] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_14\[856] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_13\[857] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_12\[858] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_11\[859] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_10\[860] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_9\[861] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_8\[862] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_7\[863] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_6\[864] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_5\[865] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_4\[866] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_3\[867] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_2\[868] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_1\[869] = \PWM_1:PWMUDB:MODIN3_1\[870]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN3_1\[870] = \PWM_1:PWMUDB:dith_count_1\[725]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_0\[871] = \PWM_1:PWMUDB:MODIN3_0\[872]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN3_0\[872] = \PWM_1:PWMUDB:dith_count_0\[727]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1004] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1005] = one[4]
Removing Lhs of wire tmpOE__Led_A_net_0[1012] = one[4]
Removing Rhs of wire Net_228[1013] = \PWM_0:PWMUDB:pwm_i_reg\[1206]
Removing Lhs of wire tmpOE__Led_B_net_0[1019] = one[4]
Removing Lhs of wire tmpOE__Led_C_net_0[1025] = one[4]
Removing Lhs of wire tmpOE__Led_D_net_0[1031] = one[4]
Removing Lhs of wire \CapSense:Net_104\[1048] = zero[7]
Removing Lhs of wire \CapSense:Net_312\[1052] = zero[7]
Removing Lhs of wire \CapSense:tmpOE__Cmod_net_0\[1055] = one[4]
Removing Lhs of wire \CapSense:IDAC2:Net_3\[1062] = one[4]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_4\[1064] = one[4]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_3\[1065] = one[4]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_2\[1066] = one[4]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_1\[1067] = one[4]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_0\[1068] = one[4]
Removing Lhs of wire \CapSense:IDAC1:Net_3\[1082] = one[4]
Removing Lhs of wire \PWM_0:Net_68\[1089] = Net_218[333]
Removing Lhs of wire \PWM_0:PWMUDB:ctrl_enable\[1100] = \PWM_0:PWMUDB:control_7\[1092]
Removing Lhs of wire \PWM_0:Net_180\[1108] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:hwCapture\[1111] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:hwEnable\[1112] = \PWM_0:PWMUDB:control_7\[1092]
Removing Lhs of wire \PWM_0:Net_178\[1114] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:trig_out\[1117] = one[4]
Removing Lhs of wire \PWM_0:PWMUDB:runmode_enable\\R\[1119] = zero[7]
Removing Lhs of wire \PWM_0:Net_186\[1120] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:runmode_enable\\S\[1121] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:final_enable\[1122] = \PWM_0:PWMUDB:runmode_enable\[1118]
Removing Lhs of wire \PWM_0:Net_179\[1125] = one[4]
Removing Lhs of wire \PWM_0:PWMUDB:ltch_kill_reg\\R\[1127] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:ltch_kill_reg\\S\[1128] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:km_tc\[1129] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:min_kill_reg\\R\[1130] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:min_kill_reg\\S\[1131] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:final_kill\[1134] = one[4]
Removing Lhs of wire \PWM_0:PWMUDB:add_vi_vv_MODGEN_4_1\[1137] = \PWM_0:PWMUDB:MODULE_4:g2:a0:s_1\[1375]
Removing Lhs of wire \PWM_0:PWMUDB:add_vi_vv_MODGEN_4_0\[1139] = \PWM_0:PWMUDB:MODULE_4:g2:a0:s_0\[1376]
Removing Lhs of wire \PWM_0:PWMUDB:dith_count_1\\R\[1140] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:dith_count_1\\S\[1141] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:dith_count_0\\R\[1142] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:dith_count_0\\S\[1143] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:status_6\[1146] = zero[7]
Removing Rhs of wire \PWM_0:PWMUDB:status_5\[1147] = \PWM_0:PWMUDB:final_kill_reg\[1161]
Removing Lhs of wire \PWM_0:PWMUDB:status_4\[1148] = zero[7]
Removing Rhs of wire \PWM_0:PWMUDB:status_3\[1149] = \PWM_0:PWMUDB:fifo_full\[1168]
Removing Rhs of wire \PWM_0:PWMUDB:status_1\[1151] = \PWM_0:PWMUDB:cmp2_status_reg\[1160]
Removing Rhs of wire \PWM_0:PWMUDB:status_0\[1152] = \PWM_0:PWMUDB:cmp1_status_reg\[1159]
Removing Lhs of wire \PWM_0:PWMUDB:cmp2_status\[1157] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:cmp2\[1158] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:cmp1_status_reg\\R\[1162] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:cmp1_status_reg\\S\[1163] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:cmp2_status_reg\\R\[1164] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:cmp2_status_reg\\S\[1165] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:final_kill_reg\\R\[1166] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:final_kill_reg\\S\[1167] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:cs_addr_2\[1169] = \PWM_0:PWMUDB:tc_i\[1124]
Removing Lhs of wire \PWM_0:PWMUDB:cs_addr_1\[1170] = \PWM_0:PWMUDB:runmode_enable\[1118]
Removing Lhs of wire \PWM_0:PWMUDB:cs_addr_0\[1171] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:pwm1_i\[1209] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:pwm2_i\[1211] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:pwm_temp\[1216] = \PWM_0:PWMUDB:cmp1\[1155]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_23\[1257] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_22\[1258] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_21\[1259] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_20\[1260] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_19\[1261] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_18\[1262] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_17\[1263] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_16\[1264] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_15\[1265] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_14\[1266] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_13\[1267] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_12\[1268] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_11\[1269] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_10\[1270] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_9\[1271] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_8\[1272] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_7\[1273] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_6\[1274] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_5\[1275] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_4\[1276] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_3\[1277] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_2\[1278] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_1\[1279] = \PWM_0:PWMUDB:MODIN4_1\[1280]
Removing Lhs of wire \PWM_0:PWMUDB:MODIN4_1\[1280] = \PWM_0:PWMUDB:dith_count_1\[1136]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:a_0\[1281] = \PWM_0:PWMUDB:MODIN4_0\[1282]
Removing Lhs of wire \PWM_0:PWMUDB:MODIN4_0\[1282] = \PWM_0:PWMUDB:dith_count_0\[1138]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1414] = one[4]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1415] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:prevCapture\\D\[1423] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:trig_last\\D\[1424] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:prevCompare1\\D\[1430] = \PWM_3:PWMUDB:cmp1\[71]
Removing Lhs of wire \PWM_3:PWMUDB:cmp1_status_reg\\D\[1431] = \PWM_3:PWMUDB:cmp1_status\[72]
Removing Lhs of wire \PWM_3:PWMUDB:cmp2_status_reg\\D\[1432] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:pwm_i_reg\\D\[1434] = \PWM_3:PWMUDB:pwm_i\[123]
Removing Lhs of wire \PWM_3:PWMUDB:pwm1_i_reg\\D\[1435] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:pwm2_i_reg\\D\[1436] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:tc_i_reg\\D\[1437] = \PWM_3:PWMUDB:status_2\[66]
Removing Lhs of wire \PWM_2:PWMUDB:prevCapture\\D\[1439] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:trig_last\\D\[1440] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:prevCompare1\\D\[1446] = \PWM_2:PWMUDB:cmp1\[408]
Removing Lhs of wire \PWM_2:PWMUDB:cmp1_status_reg\\D\[1447] = \PWM_2:PWMUDB:cmp1_status\[409]
Removing Lhs of wire \PWM_2:PWMUDB:cmp2_status_reg\\D\[1448] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:pwm_i_reg\\D\[1450] = \PWM_2:PWMUDB:pwm_i\[460]
Removing Lhs of wire \PWM_2:PWMUDB:pwm1_i_reg\\D\[1451] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:pwm2_i_reg\\D\[1452] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:tc_i_reg\\D\[1453] = \PWM_2:PWMUDB:status_2\[403]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[1455] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[1456] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[1462] = \PWM_1:PWMUDB:cmp1\[744]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[1463] = \PWM_1:PWMUDB:cmp1_status\[745]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[1464] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[1466] = \PWM_1:PWMUDB:pwm_i\[796]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[1467] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[1468] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[1469] = \PWM_1:PWMUDB:status_2\[739]
Removing Lhs of wire \PWM_0:PWMUDB:prevCapture\\D\[1471] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:trig_last\\D\[1472] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:prevCompare1\\D\[1478] = \PWM_0:PWMUDB:cmp1\[1155]
Removing Lhs of wire \PWM_0:PWMUDB:cmp1_status_reg\\D\[1479] = \PWM_0:PWMUDB:cmp1_status\[1156]
Removing Lhs of wire \PWM_0:PWMUDB:cmp2_status_reg\\D\[1480] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:pwm_i_reg\\D\[1482] = \PWM_0:PWMUDB:pwm_i\[1207]
Removing Lhs of wire \PWM_0:PWMUDB:pwm1_i_reg\\D\[1483] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:pwm2_i_reg\\D\[1484] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:tc_i_reg\\D\[1485] = \PWM_0:PWMUDB:status_2\[1150]

------------------------------------------------------
Aliased 0 equations, 342 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:compare1\' (cost = 2):
\PWM_3:PWMUDB:compare1\ <= (\PWM_3:PWMUDB:cmp1_less\
	OR \PWM_3:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:compare1\' (cost = 2):
\PWM_2:PWMUDB:compare1\ <= (\PWM_2:PWMUDB:cmp1_less\
	OR \PWM_2:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:compare1\' (cost = 2):
\PWM_1:PWMUDB:compare1\ <= (\PWM_1:PWMUDB:cmp1_less\
	OR \PWM_1:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:compare1\' (cost = 2):
\PWM_0:PWMUDB:compare1\ <= (\PWM_0:PWMUDB:cmp1_less\
	OR \PWM_0:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_0:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWM_0:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_0:PWMUDB:dith_count_1\ and \PWM_0:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:cmp1\' (cost = 4):
\PWM_3:PWMUDB:cmp1\ <= (\PWM_3:PWMUDB:cmp1_less\
	OR \PWM_3:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_3:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_3:PWMUDB:dith_count_0\ and \PWM_3:PWMUDB:dith_count_1\)
	OR (not \PWM_3:PWMUDB:dith_count_1\ and \PWM_3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:cmp1\' (cost = 4):
\PWM_2:PWMUDB:cmp1\ <= (\PWM_2:PWMUDB:cmp1_less\
	OR \PWM_2:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_2:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 4):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\
	OR \PWM_1:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:cmp1\' (cost = 4):
\PWM_0:PWMUDB:cmp1\ <= (\PWM_0:PWMUDB:cmp1_less\
	OR \PWM_0:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWM_0:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWM_0:PWMUDB:dith_count_0\ and \PWM_0:PWMUDB:dith_count_1\)
	OR (not \PWM_0:PWMUDB:dith_count_1\ and \PWM_0:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 102 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_3:PWMUDB:final_capture\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_2:PWMUDB:final_capture\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_0:PWMUDB:final_capture\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_3:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_3:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_3:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_2:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_2:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_0:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_0:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_0:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_3:PWMUDB:final_capture\[89] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[302] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[312] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[322] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:final_capture\[426] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[639] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[649] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[659] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[762] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[975] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[985] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[995] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:final_capture\[1173] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1385] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1395] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1405] = zero[7]
Removing Lhs of wire \PWM_3:PWMUDB:min_kill_reg\\D\[1422] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:runmode_enable\\D\[1425] = \PWM_3:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_3:PWMUDB:ltch_kill_reg\\D\[1427] = one[4]
Removing Lhs of wire \PWM_3:PWMUDB:final_kill_reg\\D\[1433] = zero[7]
Removing Lhs of wire \PWM_2:PWMUDB:min_kill_reg\\D\[1438] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:runmode_enable\\D\[1441] = \PWM_2:PWMUDB:control_7\[345]
Removing Lhs of wire \PWM_2:PWMUDB:ltch_kill_reg\\D\[1443] = one[4]
Removing Lhs of wire \PWM_2:PWMUDB:final_kill_reg\\D\[1449] = zero[7]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[1454] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[1457] = \PWM_1:PWMUDB:control_7\[681]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[1459] = one[4]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[1465] = zero[7]
Removing Lhs of wire \PWM_0:PWMUDB:min_kill_reg\\D\[1470] = one[4]
Removing Lhs of wire \PWM_0:PWMUDB:runmode_enable\\D\[1473] = \PWM_0:PWMUDB:control_7\[1092]
Removing Lhs of wire \PWM_0:PWMUDB:ltch_kill_reg\\D\[1475] = one[4]
Removing Lhs of wire \PWM_0:PWMUDB:final_kill_reg\\D\[1481] = zero[7]

------------------------------------------------------
Aliased 0 equations, 32 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Led_PWM_meter.cydsn\Led_PWM_meter.cyprj" -dcpsoc3 Led_PWM_meter.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.018ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Thursday, 16 July 2020 13:06:00
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Users\jagumiel\Documents\PSoC Creator\PSoC-101\PSoC-101\TrainingProjects\Led_PWM_meter.cydsn\Led_PWM_meter.cyprj -d CY8C4245AXI-483 Led_PWM_meter.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_3:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_0:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_3:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_0:PWMUDB:pwm2_i_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 6: Automatic-assigning  clock 'CapSense_SampleClk'. Signal=\CapSense:Net_420_ff6\
    Fixed Function Clock 5: Automatic-assigning  clock 'CapSense_SenseClk'. Signal=\CapSense:Net_429_ff5\
    Digital Clock 0: Automatic-assigning  clock 'Clock_1MHz_1'. Fanout=4, Signal=Net_218_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PWM_0:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFClk
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Led_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Led_A(0)__PA ,
            pin_input => Net_228 ,
            pad => Led_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Led_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Led_B(0)__PA ,
            pin_input => Net_683 ,
            pad => Led_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Led_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Led_C(0)__PA ,
            pin_input => Net_711 ,
            pad => Led_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Led_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Led_D(0)__PA ,
            pin_input => Net_738 ,
            pad => Led_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CapSense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Cmod(0)\__PA ,
            analog_term => \CapSense:Net_398\ ,
            pad => \CapSense:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(0)\
        Attributes:
            Alias: LinearSlider0_e0__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(0)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(1)\
        Attributes:
            Alias: LinearSlider0_e1__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(1)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(2)\
        Attributes:
            Alias: LinearSlider0_e2__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(2)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(3)\
        Attributes:
            Alias: LinearSlider0_e3__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(3)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(4)\
        Attributes:
            Alias: LinearSlider0_e4__LS
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(4)\__PA ,
            analog_term => \CapSense:Net_245_0\ ,
            pad => \CapSense:Sns(4)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_0:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:runmode_enable\ * \PWM_0:PWMUDB:tc_i\
        );
        Output = \PWM_0:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_3:PWMUDB:cmp1_eq\ * !\PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_eq\
            + !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_738, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_eq\
            + \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_738 (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_2:PWMUDB:cmp1_eq\ * !\PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_eq\
            + !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_711, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_eq\
            + \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_711 (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_1:PWMUDB:cmp1_eq\ * !\PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_eq\
            + !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_683, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_eq\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_683 (fanout=1)

    MacroCell: Name=\PWM_0:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:control_7\
        );
        Output = \PWM_0:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_0:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_0:PWMUDB:cmp1_eq\ * !\PWM_0:PWMUDB:cmp1_less\
        );
        Output = \PWM_0:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_0:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_0:PWMUDB:prevCompare1\ * \PWM_0:PWMUDB:cmp1_eq\
            + !\PWM_0:PWMUDB:prevCompare1\ * \PWM_0:PWMUDB:cmp1_less\
        );
        Output = \PWM_0:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_228, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_0:PWMUDB:runmode_enable\ * \PWM_0:PWMUDB:cmp1_eq\
            + \PWM_0:PWMUDB:runmode_enable\ * \PWM_0:PWMUDB:cmp1_less\
        );
        Output = Net_228 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_3:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_218_digital ,
            cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_3:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_3:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_218_digital ,
            cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_2:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_218_digital ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_1:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_0:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_218_digital ,
            cs_addr_2 => \PWM_0:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_0:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_0:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_0:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_0:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_0:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_218_digital ,
            status_3 => \PWM_3:PWMUDB:status_3\ ,
            status_2 => \PWM_3:PWMUDB:status_2\ ,
            status_0 => \PWM_3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_218_digital ,
            status_3 => \PWM_2:PWMUDB:status_3\ ,
            status_2 => \PWM_2:PWMUDB:status_2\ ,
            status_0 => \PWM_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_218_digital ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_0:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_218_digital ,
            status_3 => \PWM_0:PWMUDB:status_3\ ,
            status_2 => \PWM_0:PWMUDB:status_2\ ,
            status_0 => \PWM_0:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_218_digital ,
            control_7 => \PWM_3:PWMUDB:control_7\ ,
            control_6 => \PWM_3:PWMUDB:control_6\ ,
            control_5 => \PWM_3:PWMUDB:control_5\ ,
            control_4 => \PWM_3:PWMUDB:control_4\ ,
            control_3 => \PWM_3:PWMUDB:control_3\ ,
            control_2 => \PWM_3:PWMUDB:control_2\ ,
            control_1 => \PWM_3:PWMUDB:control_1\ ,
            control_0 => \PWM_3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_218_digital ,
            control_7 => \PWM_2:PWMUDB:control_7\ ,
            control_6 => \PWM_2:PWMUDB:control_6\ ,
            control_5 => \PWM_2:PWMUDB:control_5\ ,
            control_4 => \PWM_2:PWMUDB:control_4\ ,
            control_3 => \PWM_2:PWMUDB:control_3\ ,
            control_2 => \PWM_2:PWMUDB:control_2\ ,
            control_1 => \PWM_2:PWMUDB:control_1\ ,
            control_0 => \PWM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_218_digital ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_0:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_218_digital ,
            control_7 => \PWM_0:PWMUDB:control_7\ ,
            control_6 => \PWM_0:PWMUDB:control_6\ ,
            control_5 => \PWM_0:PWMUDB:control_5\ ,
            control_4 => \PWM_0:PWMUDB:control_4\ ,
            control_3 => \PWM_0:PWMUDB:control_3\ ,
            control_2 => \PWM_0:PWMUDB:control_2\ ,
            control_1 => \PWM_0:PWMUDB:control_1\ ,
            control_0 => \PWM_0:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_248\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   12 :   24 :   36 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   21 :   11 :   32 : 65.63 %
  Unique P-terms              :   28 :   36 :   64 : 43.75 %
  Total P-terms               :   28 :      :      :        
  Datapath Cells              :    4 :    0 :    4 : 100.00 %
  Status Cells                :    4 :    0 :    4 : 100.00 %
    StatusI Registers         :    4 :      :      :        
  Control Cells               :    4 :    0 :    4 : 100.00 %
    Control Registers         :    4 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    1 :    0 :    1 : 100.00 %
  8-bit IDAC                  :    1 :    0 :    1 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.323ms
Tech Mapping phase: Elapsed time ==> 0s.341ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
Led_A(0)                            : [IOP=(0)][IoId=(4)]                
Led_B(0)                            : [IOP=(0)][IoId=(5)]                
Led_C(0)                            : [IOP=(0)][IoId=(7)]                
Led_D(0)                            : [IOP=(3)][IoId=(7)]                
\CapSense:Cmod(0)\                  : [IOP=(4)][IoId=(2)]                
\CapSense:Sns(0)\                   : [IOP=(1)][IoId=(1)]                
\CapSense:Sns(1)\                   : [IOP=(1)][IoId=(2)]                
\CapSense:Sns(2)\                   : [IOP=(1)][IoId=(3)]                
\CapSense:Sns(3)\                   : [IOP=(1)][IoId=(4)]                
\CapSense:Sns(4)\                   : [IOP=(1)][IoId=(5)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\CapSense:CSD_FFB\                  : CSD_[FFB(CSD,0)]                   
\CapSense:IDAC2:cy_psoc4_idac\      : CSIDAC7_[FFB(CSIDAC7,0)]           
\CapSense:IDAC1:cy_psoc4_idac\      : CSIDAC8_[FFB(CSIDAC8,0)]           

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1150969s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.283ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0062568 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CapSense:Net_245_0\ {
    source
    swhv_3
    amuxbusa
    P1_P41
    p1_1
    P1_P42
    p1_2
    P1_P43
    p1_3
    P1_P44
    p1_4
    P1_P45
    p1_5
    idac0_out
    swhv_1
  }
  Net: \CapSense:Net_398\ {
    Net_2110
    swh_2
    p4_2
    P4_P42
  }
}
Map of item to net {
  source                                           -> \CapSense:Net_245_0\
  swhv_3                                           -> \CapSense:Net_245_0\
  amuxbusa                                         -> \CapSense:Net_245_0\
  P1_P41                                           -> \CapSense:Net_245_0\
  p1_1                                             -> \CapSense:Net_245_0\
  P1_P42                                           -> \CapSense:Net_245_0\
  p1_2                                             -> \CapSense:Net_245_0\
  P1_P43                                           -> \CapSense:Net_245_0\
  p1_3                                             -> \CapSense:Net_245_0\
  P1_P44                                           -> \CapSense:Net_245_0\
  p1_4                                             -> \CapSense:Net_245_0\
  P1_P45                                           -> \CapSense:Net_245_0\
  p1_5                                             -> \CapSense:Net_245_0\
  idac0_out                                        -> \CapSense:Net_245_0\
  swhv_1                                           -> \CapSense:Net_245_0\
  Net_2110                                         -> \CapSense:Net_398\
  swh_2                                            -> \CapSense:Net_398\
  p4_2                                             -> \CapSense:Net_398\
  P4_P42                                           -> \CapSense:Net_398\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.50
                   Pterms :            3.50
               Macrocells :            2.63
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       6.00 :       5.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_738, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_eq\
            + \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = Net_738 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_3:PWMUDB:cmp1_eq\ * !\PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_eq\
            + !\PWM_3:PWMUDB:prevCompare1\ * \PWM_3:PWMUDB:cmp1_less\
        );
        Output = \PWM_3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:control_7\
        );
        Output = \PWM_3:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_3:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_3:PWMUDB:runmode_enable\ * \PWM_3:PWMUDB:tc_i\
        );
        Output = \PWM_3:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_3:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_218_digital ,
        cs_addr_2 => \PWM_3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_3:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_3:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_3:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_3:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_218_digital ,
        status_3 => \PWM_3:PWMUDB:status_3\ ,
        status_2 => \PWM_3:PWMUDB:status_2\ ,
        status_0 => \PWM_3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_218_digital ,
        control_7 => \PWM_3:PWMUDB:control_7\ ,
        control_6 => \PWM_3:PWMUDB:control_6\ ,
        control_5 => \PWM_3:PWMUDB:control_5\ ,
        control_4 => \PWM_3:PWMUDB:control_4\ ,
        control_3 => \PWM_3:PWMUDB:control_3\ ,
        control_2 => \PWM_3:PWMUDB:control_2\ ,
        control_1 => \PWM_3:PWMUDB:control_1\ ,
        control_0 => \PWM_3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_683, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_eq\
            + \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_683 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_1:PWMUDB:cmp1_eq\ * !\PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_eq\
            + !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_218_digital ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_1:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_218_digital ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_218_digital ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_711, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_eq\
            + \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_711 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_2:PWMUDB:cmp1_eq\ * !\PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_eq\
            + !\PWM_2:PWMUDB:prevCompare1\ * \PWM_2:PWMUDB:cmp1_less\
        );
        Output = \PWM_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:control_7\
        );
        Output = \PWM_2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_2:PWMUDB:runmode_enable\ * \PWM_2:PWMUDB:tc_i\
        );
        Output = \PWM_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_218_digital ,
        cs_addr_2 => \PWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_2:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_2:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_218_digital ,
        status_3 => \PWM_2:PWMUDB:status_3\ ,
        status_2 => \PWM_2:PWMUDB:status_2\ ,
        status_0 => \PWM_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_218_digital ,
        control_7 => \PWM_2:PWMUDB:control_7\ ,
        control_6 => \PWM_2:PWMUDB:control_6\ ,
        control_5 => \PWM_2:PWMUDB:control_5\ ,
        control_4 => \PWM_2:PWMUDB:control_4\ ,
        control_3 => \PWM_2:PWMUDB:control_3\ ,
        control_2 => \PWM_2:PWMUDB:control_2\ ,
        control_1 => \PWM_2:PWMUDB:control_1\ ,
        control_0 => \PWM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_228, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_0:PWMUDB:runmode_enable\ * \PWM_0:PWMUDB:cmp1_eq\
            + \PWM_0:PWMUDB:runmode_enable\ * \PWM_0:PWMUDB:cmp1_less\
        );
        Output = Net_228 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_0:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\PWM_0:PWMUDB:cmp1_eq\ * !\PWM_0:PWMUDB:cmp1_less\
        );
        Output = \PWM_0:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_0:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\PWM_0:PWMUDB:prevCompare1\ * \PWM_0:PWMUDB:cmp1_eq\
            + !\PWM_0:PWMUDB:prevCompare1\ * \PWM_0:PWMUDB:cmp1_less\
        );
        Output = \PWM_0:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_0:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_218_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:control_7\
        );
        Output = \PWM_0:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_0:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_0:PWMUDB:runmode_enable\ * \PWM_0:PWMUDB:tc_i\
        );
        Output = \PWM_0:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_0:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_218_digital ,
        cs_addr_2 => \PWM_0:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_0:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_0:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_0:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_0:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_0:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_0:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_218_digital ,
        status_3 => \PWM_0:PWMUDB:status_3\ ,
        status_2 => \PWM_0:PWMUDB:status_2\ ,
        status_0 => \PWM_0:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_0:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_218_digital ,
        control_7 => \PWM_0:PWMUDB:control_7\ ,
        control_6 => \PWM_0:PWMUDB:control_6\ ,
        control_5 => \PWM_0:PWMUDB:control_5\ ,
        control_4 => \PWM_0:PWMUDB:control_4\ ,
        control_3 => \PWM_0:PWMUDB:control_3\ ,
        control_2 => \PWM_0:PWMUDB:control_2\ ,
        control_1 => \PWM_0:PWMUDB:control_1\ ,
        control_0 => \PWM_0:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_248\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = Led_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Led_A(0)__PA ,
        pin_input => Net_228 ,
        pad => Led_A(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Led_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Led_B(0)__PA ,
        pin_input => Net_683 ,
        pad => Led_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Led_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Led_C(0)__PA ,
        pin_input => Net_711 ,
        pad => Led_C(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=1]: 
Pin : Name = \CapSense:Sns(0)\
    Attributes:
        Alias: LinearSlider0_e0__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(0)\__PA ,
        pad => \CapSense:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense:Sns(1)\
    Attributes:
        Alias: LinearSlider0_e1__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(1)\__PA ,
        pad => \CapSense:Sns(1)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense:Sns(2)\
    Attributes:
        Alias: LinearSlider0_e2__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(2)\__PA ,
        pad => \CapSense:Sns(2)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:Sns(3)\
    Attributes:
        Alias: LinearSlider0_e3__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(3)\__PA ,
        pad => \CapSense:Sns(3)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense:Sns(4)\
    Attributes:
        Alias: LinearSlider0_e4__LS
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(4)\__PA ,
        pad => \CapSense:Sns(4)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=7]: 
Pin : Name = Led_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Led_D(0)__PA ,
        pin_input => Net_738 ,
        pad => Led_D(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = \CapSense:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: NONE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Cmod(0)\__PA ,
        analog_term => \CapSense:Net_398\ ,
        pad => \CapSense:Cmod(0)_PAD\ ,
        pin_input => __ONE__ );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_6 => \CapSense:Net_420_ff6\ ,
            ff_div_5 => \CapSense:Net_429_ff5\ ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: empty
CSD group 0: 
    CapSense @ F(CSD,0): 
    p4csdcell: Name =\CapSense:CSD_FFB\
        PORT MAP (
            shield => \CapSense:Net_241\ ,
            csh => \CapSense:Net_246\ ,
            cmod => \CapSense:Net_398\ ,
            sense_out => \CapSense:Net_329\ ,
            sample_out => \CapSense:Net_328\ ,
            clk1 => \CapSense:Net_429_ff5\ ,
            clk2 => \CapSense:Net_420_ff6\ ,
            irq => \CapSense:Net_248\ );
        Properties:
        {
            cy_registers = ""
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            sensors_count = 5
            shield_count = 1
        }
CSIDAC8 group 0: 
    8-bit IDAC @ F(CSIDAC8,0): 
    p4csidac8cell: Name =\CapSense:IDAC1:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
CSIDAC7 group 0: 
    7-bit IDAC @ F(CSIDAC7,0): 
    p4csidac7cell: Name =\CapSense:IDAC2:cy_psoc4_idac\
        PORT MAP (
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 7
        }
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_218_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------
   0 |   4 |     * |      NONE |         CMOS_OUT |           Led_A(0) | In(Net_228)
     |   5 |     * |      NONE |         CMOS_OUT |           Led_B(0) | In(Net_683)
     |   7 |     * |      NONE |         CMOS_OUT |           Led_C(0) | In(Net_711)
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------
   1 |   1 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(0)\ | 
     |   2 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(1)\ | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(2)\ | 
     |   4 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(3)\ | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(4)\ | 
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------
   3 |   7 |     * |      NONE |         CMOS_OUT |           Led_D(0) | In(Net_738)
-----+-----+-------+-----------+------------------+--------------------+----------------------------------------
   4 |   2 |     * |      NONE |      HI_Z_ANALOG | \CapSense:Cmod(0)\ | In(__ONE__), Analog(\CapSense:Net_398\)
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.022ms
Digital Placement phase: Elapsed time ==> 1s.086ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "Led_PWM_meter_r.vh2" --pcf-path "Led_PWM_meter.pco" --des-name "Led_PWM_meter" --dsf-path "Led_PWM_meter.dsf" --sdc-path "Led_PWM_meter.sdc" --lib-path "Led_PWM_meter_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.844ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.166ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Led_PWM_meter_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.652ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.168ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.654ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.655ms
API generation phase: Elapsed time ==> 1s.500ms
Dependency generation phase: Elapsed time ==> 0s.023ms
Cleanup phase: Elapsed time ==> 0s.003ms
