/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [17:0] _01_;
  reg [37:0] _02_;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire [12:0] celloutsig_0_33z;
  wire [14:0] celloutsig_0_34z;
  wire [22:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [22:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_43z;
  wire celloutsig_0_47z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire [6:0] celloutsig_0_77z;
  reg [23:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_76z = _00_ ? celloutsig_0_53z : celloutsig_0_47z;
  assign celloutsig_1_3z = celloutsig_1_0z ? in_data[145] : in_data[116];
  assign celloutsig_0_53z = celloutsig_0_14z[1] | ~(celloutsig_0_47z);
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 38'h0000000000;
    else _02_ <= in_data[45:8];
  reg [17:0] _07_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _07_ <= 18'h00000;
    else _07_ <= { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z };
  assign { _01_[17:16], _00_, _01_[14:0] } = _07_;
  assign celloutsig_0_30z = celloutsig_0_7z[8:5] / { 1'h1, celloutsig_0_5z[3:2], celloutsig_0_10z };
  assign celloutsig_0_33z = celloutsig_0_7z[12:0] / { 1'h1, celloutsig_0_7z[8:5], celloutsig_0_21z };
  assign celloutsig_0_43z = celloutsig_0_7z[20:14] / { 1'h1, celloutsig_0_19z[2], celloutsig_0_22z, celloutsig_0_41z };
  assign celloutsig_0_19z = _02_[33:28] / { 1'h1, celloutsig_0_14z[4:0] };
  assign celloutsig_0_20z = { celloutsig_0_12z[1:0], celloutsig_0_12z } / { 1'h1, _02_[9:5], celloutsig_0_15z };
  assign celloutsig_0_3z = in_data[82:77] / { 1'h1, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_21z = { _01_[16], celloutsig_0_20z } / { 1'h1, in_data[82:76] };
  assign celloutsig_0_37z = { celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_31z } == celloutsig_0_13z[2:0];
  assign celloutsig_0_47z = { celloutsig_0_42z[15:8], celloutsig_0_43z } == { celloutsig_0_43z[6:1], celloutsig_0_1z, celloutsig_0_43z, celloutsig_0_41z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z } == { celloutsig_0_4z[1:0], celloutsig_0_4z };
  assign celloutsig_1_4z = { in_data[144:135], celloutsig_1_0z } == { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_11z[5:1], celloutsig_1_6z, celloutsig_1_8z } == celloutsig_1_11z;
  assign celloutsig_0_10z = celloutsig_0_7z[23:12] == { celloutsig_0_5z[5:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_27z = { celloutsig_0_21z[5:3], celloutsig_0_26z } == { _01_[4:2], celloutsig_0_1z };
  assign celloutsig_0_41z = celloutsig_0_14z === { celloutsig_0_32z, celloutsig_0_9z, celloutsig_0_37z };
  assign celloutsig_0_9z = in_data[8:4] === _02_[10:6];
  assign celloutsig_0_28z = celloutsig_0_19z[5:2] === { celloutsig_0_5z[2:0], celloutsig_0_24z };
  assign celloutsig_1_6z = { celloutsig_1_5z[8], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z } <= in_data[181:178];
  assign celloutsig_1_7z = { celloutsig_1_5z[8:3], celloutsig_1_0z, celloutsig_1_0z } <= { celloutsig_1_5z[5:0], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_15z = { in_data[31:23], celloutsig_0_6z } <= in_data[39:30];
  assign celloutsig_1_2z = in_data[188:172] && in_data[140:124];
  assign celloutsig_0_1z = in_data[82:80] && _02_[21:19];
  assign celloutsig_1_1z = in_data[149] & ~(celloutsig_1_0z);
  assign celloutsig_1_8z = in_data[179] & ~(celloutsig_1_2z);
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z } % { 1'h1, celloutsig_1_3z, in_data[96] };
  assign celloutsig_0_2z = { _02_[27:26], celloutsig_0_1z } % { 1'h1, _02_[28:27] };
  assign celloutsig_0_18z = celloutsig_0_13z * celloutsig_0_11z[3:0];
  assign celloutsig_0_25z = celloutsig_0_2z != celloutsig_0_7z[5:3];
  assign celloutsig_0_4z = ~ celloutsig_0_3z[4:2];
  assign celloutsig_0_14z = ~ { celloutsig_0_5z[7], celloutsig_0_3z };
  assign celloutsig_0_42z = { celloutsig_0_11z[3:1], celloutsig_0_34z, celloutsig_0_18z, celloutsig_0_27z } | { _02_[35:21], celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_1z };
  assign celloutsig_0_12z = { in_data[76], celloutsig_0_4z, celloutsig_0_10z } | celloutsig_0_3z[5:1];
  assign celloutsig_0_13z = celloutsig_0_7z[18:15] | celloutsig_0_7z[23:20];
  assign celloutsig_0_31z = & { celloutsig_0_28z, celloutsig_0_14z, celloutsig_0_5z[7:1] };
  assign celloutsig_1_0z = & in_data[152:137];
  assign celloutsig_0_35z = { celloutsig_0_33z[11:1], celloutsig_0_14z, celloutsig_0_32z } >> { celloutsig_0_2z[0], celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_32z, celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_25z };
  assign celloutsig_0_5z = in_data[15:7] >> { in_data[44:42], celloutsig_0_3z };
  assign celloutsig_1_5z = { in_data[179:170], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z } >> in_data[161:144];
  assign celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_1z } >> { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_18z = in_data[148:146] >> in_data[125:123];
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z } >> { _00_, _01_[14:9], celloutsig_0_2z };
  assign celloutsig_0_32z = celloutsig_0_3z[4:0] >>> { celloutsig_0_13z[0], celloutsig_0_22z };
  assign celloutsig_0_34z = { celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_27z } >>> { celloutsig_0_5z[8:5], celloutsig_0_30z, celloutsig_0_31z, celloutsig_0_19z };
  assign celloutsig_0_77z = celloutsig_0_35z[20:14] >>> { celloutsig_0_3z[5:3], celloutsig_0_22z };
  assign celloutsig_0_22z = celloutsig_0_11z[7:4] >>> { _02_[4:2], celloutsig_0_9z };
  always_latch
    if (clkin_data[32]) celloutsig_0_7z = 24'h000000;
    else if (celloutsig_1_19z) celloutsig_0_7z = { in_data[60:43], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_23z = ~((celloutsig_0_2z[0] & celloutsig_0_22z[1]) | (in_data[18] & celloutsig_0_14z[2]));
  assign celloutsig_0_24z = ~((celloutsig_0_11z[7] & celloutsig_0_18z[0]) | (celloutsig_0_13z[2] & celloutsig_0_5z[8]));
  assign celloutsig_0_26z = ~((celloutsig_0_19z[4] & _01_[13]) | (celloutsig_0_7z[8] & celloutsig_0_13z[3]));
  assign _01_[15] = _00_;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
