#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n10737.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1397.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10737.clk[0] (.latch)                                           1.014     1.014
n10737.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10715.in[0] (.names)                                            1.014     2.070
n10715.out[0] (.names)                                           0.261     2.331
n10738.in[0] (.names)                                            1.014     3.344
n10738.out[0] (.names)                                           0.261     3.605
n11438.in[2] (.names)                                            1.014     4.619
n11438.out[0] (.names)                                           0.261     4.880
n11439.in[3] (.names)                                            1.014     5.894
n11439.out[0] (.names)                                           0.261     6.155
n11442.in[1] (.names)                                            1.014     7.169
n11442.out[0] (.names)                                           0.261     7.430
n11443.in[1] (.names)                                            1.014     8.444
n11443.out[0] (.names)                                           0.261     8.705
n11444.in[0] (.names)                                            1.014     9.719
n11444.out[0] (.names)                                           0.261     9.980
n11543.in[0] (.names)                                            1.014    10.993
n11543.out[0] (.names)                                           0.261    11.254
n11553.in[0] (.names)                                            1.014    12.268
n11553.out[0] (.names)                                           0.261    12.529
n11554.in[0] (.names)                                            1.014    13.543
n11554.out[0] (.names)                                           0.261    13.804
n11556.in[0] (.names)                                            1.014    14.818
n11556.out[0] (.names)                                           0.261    15.079
n11548.in[0] (.names)                                            1.014    16.093
n11548.out[0] (.names)                                           0.261    16.354
n11549.in[1] (.names)                                            1.014    17.367
n11549.out[0] (.names)                                           0.261    17.628
n11521.in[0] (.names)                                            1.014    18.642
n11521.out[0] (.names)                                           0.261    18.903
n11422.in[0] (.names)                                            1.014    19.917
n11422.out[0] (.names)                                           0.261    20.178
n11273.in[1] (.names)                                            1.014    21.192
n11273.out[0] (.names)                                           0.261    21.453
n11494.in[0] (.names)                                            1.014    22.467
n11494.out[0] (.names)                                           0.261    22.728
n11495.in[0] (.names)                                            1.014    23.742
n11495.out[0] (.names)                                           0.261    24.003
n11496.in[0] (.names)                                            1.014    25.016
n11496.out[0] (.names)                                           0.261    25.277
n11498.in[0] (.names)                                            1.014    26.291
n11498.out[0] (.names)                                           0.261    26.552
n11499.in[0] (.names)                                            1.014    27.566
n11499.out[0] (.names)                                           0.261    27.827
n11032.in[0] (.names)                                            1.014    28.841
n11032.out[0] (.names)                                           0.261    29.102
n11033.in[1] (.names)                                            1.014    30.116
n11033.out[0] (.names)                                           0.261    30.377
n11030.in[0] (.names)                                            1.014    31.390
n11030.out[0] (.names)                                           0.261    31.651
n11031.in[0] (.names)                                            1.014    32.665
n11031.out[0] (.names)                                           0.261    32.926
n10040.in[1] (.names)                                            1.014    33.940
n10040.out[0] (.names)                                           0.261    34.201
n10041.in[0] (.names)                                            1.014    35.215
n10041.out[0] (.names)                                           0.261    35.476
n10042.in[0] (.names)                                            1.014    36.490
n10042.out[0] (.names)                                           0.261    36.751
n10045.in[0] (.names)                                            1.014    37.765
n10045.out[0] (.names)                                           0.261    38.026
n10047.in[0] (.names)                                            1.014    39.039
n10047.out[0] (.names)                                           0.261    39.300
n10049.in[0] (.names)                                            1.014    40.314
n10049.out[0] (.names)                                           0.261    40.575
n10052.in[2] (.names)                                            1.014    41.589
n10052.out[0] (.names)                                           0.261    41.850
n10053.in[0] (.names)                                            1.014    42.864
n10053.out[0] (.names)                                           0.261    43.125
n10059.in[2] (.names)                                            1.014    44.139
n10059.out[0] (.names)                                           0.261    44.400
n10056.in[0] (.names)                                            1.014    45.413
n10056.out[0] (.names)                                           0.261    45.674
n10057.in[0] (.names)                                            1.014    46.688
n10057.out[0] (.names)                                           0.261    46.949
n10060.in[1] (.names)                                            1.014    47.963
n10060.out[0] (.names)                                           0.261    48.224
n10061.in[2] (.names)                                            1.014    49.238
n10061.out[0] (.names)                                           0.261    49.499
n10058.in[0] (.names)                                            1.014    50.513
n10058.out[0] (.names)                                           0.261    50.774
n1397.in[0] (.names)                                             1.014    51.787
n1397.out[0] (.names)                                            0.261    52.048
out:n1397.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n1439.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1811.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1439.clk[0] (.latch)                                            1.014     1.014
n1439.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11725.in[1] (.names)                                            1.014     2.070
n11725.out[0] (.names)                                           0.261     2.331
n11726.in[1] (.names)                                            1.014     3.344
n11726.out[0] (.names)                                           0.261     3.605
n11727.in[2] (.names)                                            1.014     4.619
n11727.out[0] (.names)                                           0.261     4.880
n11730.in[1] (.names)                                            1.014     5.894
n11730.out[0] (.names)                                           0.261     6.155
n11731.in[1] (.names)                                            1.014     7.169
n11731.out[0] (.names)                                           0.261     7.430
n11732.in[0] (.names)                                            1.014     8.444
n11732.out[0] (.names)                                           0.261     8.705
n1841.in[0] (.names)                                             1.014     9.719
n1841.out[0] (.names)                                            0.261     9.980
n1827.in[0] (.names)                                             1.014    10.993
n1827.out[0] (.names)                                            0.261    11.254
n10392.in[1] (.names)                                            1.014    12.268
n10392.out[0] (.names)                                           0.261    12.529
n10393.in[1] (.names)                                            1.014    13.543
n10393.out[0] (.names)                                           0.261    13.804
n10394.in[0] (.names)                                            1.014    14.818
n10394.out[0] (.names)                                           0.261    15.079
n10149.in[0] (.names)                                            1.014    16.093
n10149.out[0] (.names)                                           0.261    16.354
n10395.in[0] (.names)                                            1.014    17.367
n10395.out[0] (.names)                                           0.261    17.628
n10396.in[1] (.names)                                            1.014    18.642
n10396.out[0] (.names)                                           0.261    18.903
n10231.in[0] (.names)                                            1.014    19.917
n10231.out[0] (.names)                                           0.261    20.178
n10233.in[2] (.names)                                            1.014    21.192
n10233.out[0] (.names)                                           0.261    21.453
n10238.in[0] (.names)                                            1.014    22.467
n10238.out[0] (.names)                                           0.261    22.728
n10239.in[0] (.names)                                            1.014    23.742
n10239.out[0] (.names)                                           0.261    24.003
n10241.in[2] (.names)                                            1.014    25.016
n10241.out[0] (.names)                                           0.261    25.277
n10243.in[0] (.names)                                            1.014    26.291
n10243.out[0] (.names)                                           0.261    26.552
n10247.in[1] (.names)                                            1.014    27.566
n10247.out[0] (.names)                                           0.261    27.827
n10248.in[1] (.names)                                            1.014    28.841
n10248.out[0] (.names)                                           0.261    29.102
n10242.in[0] (.names)                                            1.014    30.116
n10242.out[0] (.names)                                           0.261    30.377
n9941.in[0] (.names)                                             1.014    31.390
n9941.out[0] (.names)                                            0.261    31.651
n10254.in[1] (.names)                                            1.014    32.665
n10254.out[0] (.names)                                           0.261    32.926
n10265.in[0] (.names)                                            1.014    33.940
n10265.out[0] (.names)                                           0.261    34.201
n10275.in[0] (.names)                                            1.014    35.215
n10275.out[0] (.names)                                           0.261    35.476
n10276.in[0] (.names)                                            1.014    36.490
n10276.out[0] (.names)                                           0.261    36.751
n10290.in[0] (.names)                                            1.014    37.765
n10290.out[0] (.names)                                           0.261    38.026
n10300.in[0] (.names)                                            1.014    39.039
n10300.out[0] (.names)                                           0.261    39.300
n10302.in[0] (.names)                                            1.014    40.314
n10302.out[0] (.names)                                           0.261    40.575
n10305.in[0] (.names)                                            1.014    41.589
n10305.out[0] (.names)                                           0.261    41.850
n1555.in[0] (.names)                                             1.014    42.864
n1555.out[0] (.names)                                            0.261    43.125
n10311.in[0] (.names)                                            1.014    44.139
n10311.out[0] (.names)                                           0.261    44.400
n10312.in[0] (.names)                                            1.014    45.413
n10312.out[0] (.names)                                           0.261    45.674
n10313.in[0] (.names)                                            1.014    46.688
n10313.out[0] (.names)                                           0.261    46.949
n10331.in[1] (.names)                                            1.014    47.963
n10331.out[0] (.names)                                           0.261    48.224
n10333.in[0] (.names)                                            1.014    49.238
n10333.out[0] (.names)                                           0.261    49.499
n10216.in[0] (.names)                                            1.014    50.513
n10216.out[0] (.names)                                           0.261    50.774
n1811.in[0] (.names)                                             1.014    51.787
n1811.out[0] (.names)                                            0.261    52.048
out:n1811.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 3
Startpoint: n2985.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1426.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2985.clk[0] (.latch)                                            1.014     1.014
n2985.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3790.in[1] (.names)                                             1.014     2.070
n3790.out[0] (.names)                                            0.261     2.331
n3803.in[0] (.names)                                             1.014     3.344
n3803.out[0] (.names)                                            0.261     3.605
n2939.in[0] (.names)                                             1.014     4.619
n2939.out[0] (.names)                                            0.261     4.880
n3990.in[0] (.names)                                             1.014     5.894
n3990.out[0] (.names)                                            0.261     6.155
n3096.in[0] (.names)                                             1.014     7.169
n3096.out[0] (.names)                                            0.261     7.430
n9393.in[2] (.names)                                             1.014     8.444
n9393.out[0] (.names)                                            0.261     8.705
n9395.in[0] (.names)                                             1.014     9.719
n9395.out[0] (.names)                                            0.261     9.980
n9397.in[0] (.names)                                             1.014    10.993
n9397.out[0] (.names)                                            0.261    11.254
n9368.in[1] (.names)                                             1.014    12.268
n9368.out[0] (.names)                                            0.261    12.529
n9335.in[0] (.names)                                             1.014    13.543
n9335.out[0] (.names)                                            0.261    13.804
n9336.in[1] (.names)                                             1.014    14.818
n9336.out[0] (.names)                                            0.261    15.079
n9355.in[0] (.names)                                             1.014    16.093
n9355.out[0] (.names)                                            0.261    16.354
n9237.in[2] (.names)                                             1.014    17.367
n9237.out[0] (.names)                                            0.261    17.628
n9223.in[2] (.names)                                             1.014    18.642
n9223.out[0] (.names)                                            0.261    18.903
n9225.in[1] (.names)                                             1.014    19.917
n9225.out[0] (.names)                                            0.261    20.178
n9839.in[0] (.names)                                             1.014    21.192
n9839.out[0] (.names)                                            0.261    21.453
n9844.in[0] (.names)                                             1.014    22.467
n9844.out[0] (.names)                                            0.261    22.728
n9797.in[0] (.names)                                             1.014    23.742
n9797.out[0] (.names)                                            0.261    24.003
n9798.in[3] (.names)                                             1.014    25.016
n9798.out[0] (.names)                                            0.261    25.277
n9802.in[0] (.names)                                             1.014    26.291
n9802.out[0] (.names)                                            0.261    26.552
n9805.in[1] (.names)                                             1.014    27.566
n9805.out[0] (.names)                                            0.261    27.827
n9806.in[0] (.names)                                             1.014    28.841
n9806.out[0] (.names)                                            0.261    29.102
n9807.in[0] (.names)                                             1.014    30.116
n9807.out[0] (.names)                                            0.261    30.377
n8502.in[1] (.names)                                             1.014    31.390
n8502.out[0] (.names)                                            0.261    31.651
n9808.in[0] (.names)                                             1.014    32.665
n9808.out[0] (.names)                                            0.261    32.926
n9852.in[0] (.names)                                             1.014    33.940
n9852.out[0] (.names)                                            0.261    34.201
n9848.in[1] (.names)                                             1.014    35.215
n9848.out[0] (.names)                                            0.261    35.476
n9849.in[0] (.names)                                             1.014    36.490
n9849.out[0] (.names)                                            0.261    36.751
n9865.in[1] (.names)                                             1.014    37.765
n9865.out[0] (.names)                                            0.261    38.026
n9867.in[2] (.names)                                             1.014    39.039
n9867.out[0] (.names)                                            0.261    39.300
n9868.in[0] (.names)                                             1.014    40.314
n9868.out[0] (.names)                                            0.261    40.575
n9815.in[0] (.names)                                             1.014    41.589
n9815.out[0] (.names)                                            0.261    41.850
n9816.in[2] (.names)                                             1.014    42.864
n9816.out[0] (.names)                                            0.261    43.125
n8545.in[0] (.names)                                             1.014    44.139
n8545.out[0] (.names)                                            0.261    44.400
n9071.in[0] (.names)                                             1.014    45.413
n9071.out[0] (.names)                                            0.261    45.674
n9871.in[0] (.names)                                             1.014    46.688
n9871.out[0] (.names)                                            0.261    46.949
n9872.in[0] (.names)                                             1.014    47.963
n9872.out[0] (.names)                                            0.261    48.224
n9072.in[0] (.names)                                             1.014    49.238
n9072.out[0] (.names)                                            0.261    49.499
n2003.in[0] (.names)                                             1.014    50.513
n2003.out[0] (.names)                                            0.261    50.774
n1426.in[0] (.names)                                             1.014    51.787
n1426.out[0] (.names)                                            0.261    52.048
out:n1426.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 4
Startpoint: n1669.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1738.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1669.clk[0] (.latch)                                            1.014     1.014
n1669.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10776.in[1] (.names)                                            1.014     2.070
n10776.out[0] (.names)                                           0.261     2.331
n10780.in[0] (.names)                                            1.014     3.344
n10780.out[0] (.names)                                           0.261     3.605
n10915.in[1] (.names)                                            1.014     4.619
n10915.out[0] (.names)                                           0.261     4.880
n10932.in[2] (.names)                                            1.014     5.894
n10932.out[0] (.names)                                           0.261     6.155
n10933.in[0] (.names)                                            1.014     7.169
n10933.out[0] (.names)                                           0.261     7.430
n10927.in[0] (.names)                                            1.014     8.444
n10927.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10937.in[0] (.names)                                            1.014    10.993
n10937.out[0] (.names)                                           0.261    11.254
n10938.in[0] (.names)                                            1.014    12.268
n10938.out[0] (.names)                                           0.261    12.529
n10945.in[0] (.names)                                            1.014    13.543
n10945.out[0] (.names)                                           0.261    13.804
n10949.in[0] (.names)                                            1.014    14.818
n10949.out[0] (.names)                                           0.261    15.079
n10916.in[2] (.names)                                            1.014    16.093
n10916.out[0] (.names)                                           0.261    16.354
n10917.in[0] (.names)                                            1.014    17.367
n10917.out[0] (.names)                                           0.261    17.628
n10887.in[0] (.names)                                            1.014    18.642
n10887.out[0] (.names)                                           0.261    18.903
n10954.in[0] (.names)                                            1.014    19.917
n10954.out[0] (.names)                                           0.261    20.178
n10837.in[2] (.names)                                            1.014    21.192
n10837.out[0] (.names)                                           0.261    21.453
n10975.in[2] (.names)                                            1.014    22.467
n10975.out[0] (.names)                                           0.261    22.728
n1373.in[0] (.names)                                             1.014    23.742
n1373.out[0] (.names)                                            0.261    24.003
n4900.in[0] (.names)                                             1.014    25.016
n4900.out[0] (.names)                                            0.261    25.277
n4901.in[0] (.names)                                             1.014    26.291
n4901.out[0] (.names)                                            0.261    26.552
n4902.in[0] (.names)                                             1.014    27.566
n4902.out[0] (.names)                                            0.261    27.827
n4951.in[1] (.names)                                             1.014    28.841
n4951.out[0] (.names)                                            0.261    29.102
n4945.in[0] (.names)                                             1.014    30.116
n4945.out[0] (.names)                                            0.261    30.377
n4952.in[0] (.names)                                             1.014    31.390
n4952.out[0] (.names)                                            0.261    31.651
n4953.in[0] (.names)                                             1.014    32.665
n4953.out[0] (.names)                                            0.261    32.926
n4923.in[2] (.names)                                             1.014    33.940
n4923.out[0] (.names)                                            0.261    34.201
n4946.in[0] (.names)                                             1.014    35.215
n4946.out[0] (.names)                                            0.261    35.476
n4948.in[0] (.names)                                             1.014    36.490
n4948.out[0] (.names)                                            0.261    36.751
n1913.in[0] (.names)                                             1.014    37.765
n1913.out[0] (.names)                                            0.261    38.026
n4906.in[2] (.names)                                             1.014    39.039
n4906.out[0] (.names)                                            0.261    39.300
n4920.in[0] (.names)                                             1.014    40.314
n4920.out[0] (.names)                                            0.261    40.575
n4776.in[2] (.names)                                             1.014    41.589
n4776.out[0] (.names)                                            0.261    41.850
n4924.in[0] (.names)                                             1.014    42.864
n4924.out[0] (.names)                                            0.261    43.125
n4925.in[0] (.names)                                             1.014    44.139
n4925.out[0] (.names)                                            0.261    44.400
n4465.in[0] (.names)                                             1.014    45.413
n4465.out[0] (.names)                                            0.261    45.674
n4976.in[0] (.names)                                             1.014    46.688
n4976.out[0] (.names)                                            0.261    46.949
n4987.in[0] (.names)                                             1.014    47.963
n4987.out[0] (.names)                                            0.261    48.224
n4990.in[1] (.names)                                             1.014    49.238
n4990.out[0] (.names)                                            0.261    49.499
n4485.in[0] (.names)                                             1.014    50.513
n4485.out[0] (.names)                                            0.261    50.774
n1738.in[0] (.names)                                             1.014    51.787
n1738.out[0] (.names)                                            0.261    52.048
out:n1738.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 5
Startpoint: n1769.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1885.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1769.clk[0] (.latch)                                            1.014     1.014
n1769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1701.in[0] (.names)                                             1.014     2.070
n1701.out[0] (.names)                                            0.261     2.331
n5360.in[0] (.names)                                             1.014     3.344
n5360.out[0] (.names)                                            0.261     3.605
n6051.in[0] (.names)                                             1.014     4.619
n6051.out[0] (.names)                                            0.261     4.880
n5401.in[0] (.names)                                             1.014     5.894
n5401.out[0] (.names)                                            0.261     6.155
n2927.in[1] (.names)                                             1.014     7.169
n2927.out[0] (.names)                                            0.261     7.430
n2917.in[1] (.names)                                             1.014     8.444
n2917.out[0] (.names)                                            0.261     8.705
n2867.in[0] (.names)                                             1.014     9.719
n2867.out[0] (.names)                                            0.261     9.980
n2868.in[1] (.names)                                             1.014    10.993
n2868.out[0] (.names)                                            0.261    11.254
n2857.in[0] (.names)                                             1.014    12.268
n2857.out[0] (.names)                                            0.261    12.529
n3737.in[1] (.names)                                             1.014    13.543
n3737.out[0] (.names)                                            0.261    13.804
n3744.in[2] (.names)                                             1.014    14.818
n3744.out[0] (.names)                                            0.261    15.079
n3748.in[2] (.names)                                             1.014    16.093
n3748.out[0] (.names)                                            0.261    16.354
n3459.in[0] (.names)                                             1.014    17.367
n3459.out[0] (.names)                                            0.261    17.628
n3460.in[0] (.names)                                             1.014    18.642
n3460.out[0] (.names)                                            0.261    18.903
n3441.in[0] (.names)                                             1.014    19.917
n3441.out[0] (.names)                                            0.261    20.178
n3438.in[0] (.names)                                             1.014    21.192
n3438.out[0] (.names)                                            0.261    21.453
n3432.in[0] (.names)                                             1.014    22.467
n3432.out[0] (.names)                                            0.261    22.728
n3433.in[3] (.names)                                             1.014    23.742
n3433.out[0] (.names)                                            0.261    24.003
n3434.in[0] (.names)                                             1.014    25.016
n3434.out[0] (.names)                                            0.261    25.277
n3442.in[1] (.names)                                             1.014    26.291
n3442.out[0] (.names)                                            0.261    26.552
n3372.in[0] (.names)                                             1.014    27.566
n3372.out[0] (.names)                                            0.261    27.827
n3373.in[2] (.names)                                             1.014    28.841
n3373.out[0] (.names)                                            0.261    29.102
n3374.in[1] (.names)                                             1.014    30.116
n3374.out[0] (.names)                                            0.261    30.377
n3375.in[1] (.names)                                             1.014    31.390
n3375.out[0] (.names)                                            0.261    31.651
n3376.in[0] (.names)                                             1.014    32.665
n3376.out[0] (.names)                                            0.261    32.926
n3377.in[0] (.names)                                             1.014    33.940
n3377.out[0] (.names)                                            0.261    34.201
n1440.in[0] (.names)                                             1.014    35.215
n1440.out[0] (.names)                                            0.261    35.476
n8947.in[1] (.names)                                             1.014    36.490
n8947.out[0] (.names)                                            0.261    36.751
n8949.in[1] (.names)                                             1.014    37.765
n8949.out[0] (.names)                                            0.261    38.026
n8950.in[0] (.names)                                             1.014    39.039
n8950.out[0] (.names)                                            0.261    39.300
n8757.in[0] (.names)                                             1.014    40.314
n8757.out[0] (.names)                                            0.261    40.575
n8848.in[1] (.names)                                             1.014    41.589
n8848.out[0] (.names)                                            0.261    41.850
n8849.in[2] (.names)                                             1.014    42.864
n8849.out[0] (.names)                                            0.261    43.125
n8621.in[0] (.names)                                             1.014    44.139
n8621.out[0] (.names)                                            0.261    44.400
n8592.in[3] (.names)                                             1.014    45.413
n8592.out[0] (.names)                                            0.261    45.674
n8626.in[0] (.names)                                             1.014    46.688
n8626.out[0] (.names)                                            0.261    46.949
n9005.in[1] (.names)                                             1.014    47.963
n9005.out[0] (.names)                                            0.261    48.224
n8514.in[1] (.names)                                             1.014    49.238
n8514.out[0] (.names)                                            0.261    49.499
n1929.in[0] (.names)                                             1.014    50.513
n1929.out[0] (.names)                                            0.261    50.774
n1885.in[0] (.names)                                             1.014    51.787
n1885.out[0] (.names)                                            0.261    52.048
out:n1885.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 6
Startpoint: n7821.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1799.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7821.clk[0] (.latch)                                            1.014     1.014
n7821.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7822.in[1] (.names)                                             1.014     2.070
n7822.out[0] (.names)                                            0.261     2.331
n7759.in[0] (.names)                                             1.014     3.344
n7759.out[0] (.names)                                            0.261     3.605
n8197.in[3] (.names)                                             1.014     4.619
n8197.out[0] (.names)                                            0.261     4.880
n8198.in[0] (.names)                                             1.014     5.894
n8198.out[0] (.names)                                            0.261     6.155
n8199.in[1] (.names)                                             1.014     7.169
n8199.out[0] (.names)                                            0.261     7.430
n8203.in[2] (.names)                                             1.014     8.444
n8203.out[0] (.names)                                            0.261     8.705
n8200.in[0] (.names)                                             1.014     9.719
n8200.out[0] (.names)                                            0.261     9.980
n8202.in[0] (.names)                                             1.014    10.993
n8202.out[0] (.names)                                            0.261    11.254
n8204.in[0] (.names)                                             1.014    12.268
n8204.out[0] (.names)                                            0.261    12.529
n6338.in[1] (.names)                                             1.014    13.543
n6338.out[0] (.names)                                            0.261    13.804
n8159.in[0] (.names)                                             1.014    14.818
n8159.out[0] (.names)                                            0.261    15.079
n7901.in[0] (.names)                                             1.014    16.093
n7901.out[0] (.names)                                            0.261    16.354
n8246.in[2] (.names)                                             1.014    17.367
n8246.out[0] (.names)                                            0.261    17.628
n8248.in[1] (.names)                                             1.014    18.642
n8248.out[0] (.names)                                            0.261    18.903
n8252.in[0] (.names)                                             1.014    19.917
n8252.out[0] (.names)                                            0.261    20.178
n8253.in[0] (.names)                                             1.014    21.192
n8253.out[0] (.names)                                            0.261    21.453
n5020.in[0] (.names)                                             1.014    22.467
n5020.out[0] (.names)                                            0.261    22.728
n6567.in[2] (.names)                                             1.014    23.742
n6567.out[0] (.names)                                            0.261    24.003
n6592.in[1] (.names)                                             1.014    25.016
n6592.out[0] (.names)                                            0.261    25.277
n6594.in[1] (.names)                                             1.014    26.291
n6594.out[0] (.names)                                            0.261    26.552
n6541.in[0] (.names)                                             1.014    27.566
n6541.out[0] (.names)                                            0.261    27.827
n6542.in[0] (.names)                                             1.014    28.841
n6542.out[0] (.names)                                            0.261    29.102
n6532.in[0] (.names)                                             1.014    30.116
n6532.out[0] (.names)                                            0.261    30.377
n6516.in[1] (.names)                                             1.014    31.390
n6516.out[0] (.names)                                            0.261    31.651
n6506.in[0] (.names)                                             1.014    32.665
n6506.out[0] (.names)                                            0.261    32.926
n6508.in[0] (.names)                                             1.014    33.940
n6508.out[0] (.names)                                            0.261    34.201
n6509.in[1] (.names)                                             1.014    35.215
n6509.out[0] (.names)                                            0.261    35.476
n6510.in[0] (.names)                                             1.014    36.490
n6510.out[0] (.names)                                            0.261    36.751
n6515.in[2] (.names)                                             1.014    37.765
n6515.out[0] (.names)                                            0.261    38.026
n2131.in[0] (.names)                                             1.014    39.039
n2131.out[0] (.names)                                            0.261    39.300
n6497.in[0] (.names)                                             1.014    40.314
n6497.out[0] (.names)                                            0.261    40.575
n6416.in[0] (.names)                                             1.014    41.589
n6416.out[0] (.names)                                            0.261    41.850
n6407.in[1] (.names)                                             1.014    42.864
n6407.out[0] (.names)                                            0.261    43.125
n6550.in[0] (.names)                                             1.014    44.139
n6550.out[0] (.names)                                            0.261    44.400
n6389.in[0] (.names)                                             1.014    45.413
n6389.out[0] (.names)                                            0.261    45.674
n6360.in[0] (.names)                                             1.014    46.688
n6360.out[0] (.names)                                            0.261    46.949
n6551.in[0] (.names)                                             1.014    47.963
n6551.out[0] (.names)                                            0.261    48.224
n5033.in[1] (.names)                                             1.014    49.238
n5033.out[0] (.names)                                            0.261    49.499
n2021.in[0] (.names)                                             1.014    50.513
n2021.out[0] (.names)                                            0.261    50.774
n1799.in[0] (.names)                                             1.014    51.787
n1799.out[0] (.names)                                            0.261    52.048
out:n1799.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 7
Startpoint: n7202.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1521.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7202.clk[0] (.latch)                                            1.014     1.014
n7202.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6892.in[1] (.names)                                             1.014     2.070
n6892.out[0] (.names)                                            0.261     2.331
n7054.in[0] (.names)                                             1.014     3.344
n7054.out[0] (.names)                                            0.261     3.605
n7057.in[0] (.names)                                             1.014     4.619
n7057.out[0] (.names)                                            0.261     4.880
n7188.in[2] (.names)                                             1.014     5.894
n7188.out[0] (.names)                                            0.261     6.155
n6452.in[0] (.names)                                             1.014     7.169
n6452.out[0] (.names)                                            0.261     7.430
n6453.in[1] (.names)                                             1.014     8.444
n6453.out[0] (.names)                                            0.261     8.705
n6427.in[0] (.names)                                             1.014     9.719
n6427.out[0] (.names)                                            0.261     9.980
n6429.in[0] (.names)                                             1.014    10.993
n6429.out[0] (.names)                                            0.261    11.254
n6436.in[0] (.names)                                             1.014    12.268
n6436.out[0] (.names)                                            0.261    12.529
n6437.in[1] (.names)                                             1.014    13.543
n6437.out[0] (.names)                                            0.261    13.804
n6438.in[0] (.names)                                             1.014    14.818
n6438.out[0] (.names)                                            0.261    15.079
n6442.in[0] (.names)                                             1.014    16.093
n6442.out[0] (.names)                                            0.261    16.354
n6443.in[0] (.names)                                             1.014    17.367
n6443.out[0] (.names)                                            0.261    17.628
n6444.in[0] (.names)                                             1.014    18.642
n6444.out[0] (.names)                                            0.261    18.903
n6446.in[0] (.names)                                             1.014    19.917
n6446.out[0] (.names)                                            0.261    20.178
n6447.in[1] (.names)                                             1.014    21.192
n6447.out[0] (.names)                                            0.261    21.453
n6448.in[0] (.names)                                             1.014    22.467
n6448.out[0] (.names)                                            0.261    22.728
n6456.in[2] (.names)                                             1.014    23.742
n6456.out[0] (.names)                                            0.261    24.003
n6457.in[0] (.names)                                             1.014    25.016
n6457.out[0] (.names)                                            0.261    25.277
n7633.in[2] (.names)                                             1.014    26.291
n7633.out[0] (.names)                                            0.261    26.552
n7635.in[2] (.names)                                             1.014    27.566
n7635.out[0] (.names)                                            0.261    27.827
n7689.in[1] (.names)                                             1.014    28.841
n7689.out[0] (.names)                                            0.261    29.102
n7654.in[1] (.names)                                             1.014    30.116
n7654.out[0] (.names)                                            0.261    30.377
n7653.in[0] (.names)                                             1.014    31.390
n7653.out[0] (.names)                                            0.261    31.651
n7655.in[0] (.names)                                             1.014    32.665
n7655.out[0] (.names)                                            0.261    32.926
n7608.in[1] (.names)                                             1.014    33.940
n7608.out[0] (.names)                                            0.261    34.201
n7604.in[0] (.names)                                             1.014    35.215
n7604.out[0] (.names)                                            0.261    35.476
n7597.in[0] (.names)                                             1.014    36.490
n7597.out[0] (.names)                                            0.261    36.751
n7599.in[2] (.names)                                             1.014    37.765
n7599.out[0] (.names)                                            0.261    38.026
n7600.in[0] (.names)                                             1.014    39.039
n7600.out[0] (.names)                                            0.261    39.300
n7602.in[1] (.names)                                             1.014    40.314
n7602.out[0] (.names)                                            0.261    40.575
n7612.in[1] (.names)                                             1.014    41.589
n7612.out[0] (.names)                                            0.261    41.850
n7613.in[2] (.names)                                             1.014    42.864
n7613.out[0] (.names)                                            0.261    43.125
n7603.in[0] (.names)                                             1.014    44.139
n7603.out[0] (.names)                                            0.261    44.400
n7614.in[0] (.names)                                             1.014    45.413
n7614.out[0] (.names)                                            0.261    45.674
n7616.in[0] (.names)                                             1.014    46.688
n7616.out[0] (.names)                                            0.261    46.949
n7617.in[0] (.names)                                             1.014    47.963
n7617.out[0] (.names)                                            0.261    48.224
n7618.in[0] (.names)                                             1.014    49.238
n7618.out[0] (.names)                                            0.261    49.499
n7619.in[0] (.names)                                             1.014    50.513
n7619.out[0] (.names)                                            0.261    50.774
n1521.in[0] (.names)                                             1.014    51.787
n1521.out[0] (.names)                                            0.261    52.048
out:n1521.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 8
Startpoint: n1669.Q[0] (.latch clocked by pclk)
Endpoint  : out:n1768.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1669.clk[0] (.latch)                                            1.014     1.014
n1669.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10776.in[1] (.names)                                            1.014     2.070
n10776.out[0] (.names)                                           0.261     2.331
n10780.in[0] (.names)                                            1.014     3.344
n10780.out[0] (.names)                                           0.261     3.605
n10915.in[1] (.names)                                            1.014     4.619
n10915.out[0] (.names)                                           0.261     4.880
n10932.in[2] (.names)                                            1.014     5.894
n10932.out[0] (.names)                                           0.261     6.155
n10933.in[0] (.names)                                            1.014     7.169
n10933.out[0] (.names)                                           0.261     7.430
n10927.in[0] (.names)                                            1.014     8.444
n10927.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10937.in[0] (.names)                                            1.014    10.993
n10937.out[0] (.names)                                           0.261    11.254
n10938.in[0] (.names)                                            1.014    12.268
n10938.out[0] (.names)                                           0.261    12.529
n10945.in[0] (.names)                                            1.014    13.543
n10945.out[0] (.names)                                           0.261    13.804
n10949.in[0] (.names)                                            1.014    14.818
n10949.out[0] (.names)                                           0.261    15.079
n10916.in[2] (.names)                                            1.014    16.093
n10916.out[0] (.names)                                           0.261    16.354
n10917.in[0] (.names)                                            1.014    17.367
n10917.out[0] (.names)                                           0.261    17.628
n10887.in[0] (.names)                                            1.014    18.642
n10887.out[0] (.names)                                           0.261    18.903
n10954.in[0] (.names)                                            1.014    19.917
n10954.out[0] (.names)                                           0.261    20.178
n10837.in[2] (.names)                                            1.014    21.192
n10837.out[0] (.names)                                           0.261    21.453
n10975.in[2] (.names)                                            1.014    22.467
n10975.out[0] (.names)                                           0.261    22.728
n10971.in[0] (.names)                                            1.014    23.742
n10971.out[0] (.names)                                           0.261    24.003
n10877.in[0] (.names)                                            1.014    25.016
n10877.out[0] (.names)                                           0.261    25.277
n10878.in[0] (.names)                                            1.014    26.291
n10878.out[0] (.names)                                           0.261    26.552
n10879.in[0] (.names)                                            1.014    27.566
n10879.out[0] (.names)                                           0.261    27.827
n10713.in[1] (.names)                                            1.014    28.841
n10713.out[0] (.names)                                           0.261    29.102
n10881.in[0] (.names)                                            1.014    30.116
n10881.out[0] (.names)                                           0.261    30.377
n10882.in[0] (.names)                                            1.014    31.390
n10882.out[0] (.names)                                           0.261    31.651
n10883.in[0] (.names)                                            1.014    32.665
n10883.out[0] (.names)                                           0.261    32.926
n10958.in[3] (.names)                                            1.014    33.940
n10958.out[0] (.names)                                           0.261    34.201
n1708.in[0] (.names)                                             1.014    35.215
n1708.out[0] (.names)                                            0.261    35.476
n10911.in[0] (.names)                                            1.014    36.490
n10911.out[0] (.names)                                           0.261    36.751
n10517.in[1] (.names)                                            1.014    37.765
n10517.out[0] (.names)                                           0.261    38.026
n10212.in[1] (.names)                                            1.014    39.039
n10212.out[0] (.names)                                           0.261    39.300
n10519.in[0] (.names)                                            1.014    40.314
n10519.out[0] (.names)                                           0.261    40.575
n10317.in[0] (.names)                                            1.014    41.589
n10317.out[0] (.names)                                           0.261    41.850
n1475.in[1] (.names)                                             1.014    42.864
n1475.out[0] (.names)                                            0.261    43.125
n10642.in[1] (.names)                                            1.014    44.139
n10642.out[0] (.names)                                           0.261    44.400
n10621.in[0] (.names)                                            1.014    45.413
n10621.out[0] (.names)                                           0.261    45.674
n10643.in[0] (.names)                                            1.014    46.688
n10643.out[0] (.names)                                           0.261    46.949
n10410.in[1] (.names)                                            1.014    47.963
n10410.out[0] (.names)                                           0.261    48.224
n10411.in[0] (.names)                                            1.014    49.238
n10411.out[0] (.names)                                           0.261    49.499
n8488.in[0] (.names)                                             1.014    50.513
n8488.out[0] (.names)                                            0.261    50.774
n1768.in[0] (.names)                                             1.014    51.787
n1768.out[0] (.names)                                            0.261    52.048
out:n1768.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 9
Startpoint: n7924.Q[0] (.latch clocked by pclk)
Endpoint  : n2090.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7924.clk[0] (.latch)                                            1.014     1.014
n7924.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7933.in[0] (.names)                                             1.014     2.070
n7933.out[0] (.names)                                            0.261     2.331
n1739.in[1] (.names)                                             1.014     3.344
n1739.out[0] (.names)                                            0.261     3.605
n7738.in[0] (.names)                                             1.014     4.619
n7738.out[0] (.names)                                            0.261     4.880
n4649.in[0] (.names)                                             1.014     5.894
n4649.out[0] (.names)                                            0.261     6.155
n7696.in[0] (.names)                                             1.014     7.169
n7696.out[0] (.names)                                            0.261     7.430
n1831.in[0] (.names)                                             1.014     8.444
n1831.out[0] (.names)                                            0.261     8.705
n7690.in[0] (.names)                                             1.014     9.719
n7690.out[0] (.names)                                            0.261     9.980
n7691.in[1] (.names)                                             1.014    10.993
n7691.out[0] (.names)                                            0.261    11.254
n7692.in[0] (.names)                                             1.014    12.268
n7692.out[0] (.names)                                            0.261    12.529
n8388.in[0] (.names)                                             1.014    13.543
n8388.out[0] (.names)                                            0.261    13.804
n1480.in[0] (.names)                                             1.014    14.818
n1480.out[0] (.names)                                            0.261    15.079
n5769.in[0] (.names)                                             1.014    16.093
n5769.out[0] (.names)                                            0.261    16.354
n8451.in[2] (.names)                                             1.014    17.367
n8451.out[0] (.names)                                            0.261    17.628
n8439.in[2] (.names)                                             1.014    18.642
n8439.out[0] (.names)                                            0.261    18.903
n7986.in[0] (.names)                                             1.014    19.917
n7986.out[0] (.names)                                            0.261    20.178
n8466.in[1] (.names)                                             1.014    21.192
n8466.out[0] (.names)                                            0.261    21.453
n8467.in[0] (.names)                                             1.014    22.467
n8467.out[0] (.names)                                            0.261    22.728
n8462.in[0] (.names)                                             1.014    23.742
n8462.out[0] (.names)                                            0.261    24.003
n8463.in[0] (.names)                                             1.014    25.016
n8463.out[0] (.names)                                            0.261    25.277
n2418.in[0] (.names)                                             1.014    26.291
n2418.out[0] (.names)                                            0.261    26.552
n2419.in[0] (.names)                                             1.014    27.566
n2419.out[0] (.names)                                            0.261    27.827
n2422.in[1] (.names)                                             1.014    28.841
n2422.out[0] (.names)                                            0.261    29.102
n2392.in[1] (.names)                                             1.014    30.116
n2392.out[0] (.names)                                            0.261    30.377
n2394.in[2] (.names)                                             1.014    31.390
n2394.out[0] (.names)                                            0.261    31.651
n2396.in[2] (.names)                                             1.014    32.665
n2396.out[0] (.names)                                            0.261    32.926
n2399.in[2] (.names)                                             1.014    33.940
n2399.out[0] (.names)                                            0.261    34.201
n2494.in[2] (.names)                                             1.014    35.215
n2494.out[0] (.names)                                            0.261    35.476
n2484.in[0] (.names)                                             1.014    36.490
n2484.out[0] (.names)                                            0.261    36.751
n2485.in[0] (.names)                                             1.014    37.765
n2485.out[0] (.names)                                            0.261    38.026
n2471.in[0] (.names)                                             1.014    39.039
n2471.out[0] (.names)                                            0.261    39.300
n2487.in[1] (.names)                                             1.014    40.314
n2487.out[0] (.names)                                            0.261    40.575
n2489.in[0] (.names)                                             1.014    41.589
n2489.out[0] (.names)                                            0.261    41.850
n2465.in[0] (.names)                                             1.014    42.864
n2465.out[0] (.names)                                            0.261    43.125
n1625.in[2] (.names)                                             1.014    44.139
n1625.out[0] (.names)                                            0.261    44.400
n2490.in[0] (.names)                                             1.014    45.413
n2490.out[0] (.names)                                            0.261    45.674
n2424.in[0] (.names)                                             1.014    46.688
n2424.out[0] (.names)                                            0.261    46.949
n2386.in[1] (.names)                                             1.014    47.963
n2386.out[0] (.names)                                            0.261    48.224
n2283.in[3] (.names)                                             1.014    49.238
n2283.out[0] (.names)                                            0.261    49.499
n2009.in[1] (.names)                                             1.014    50.513
n2009.out[0] (.names)                                            0.261    50.774
n2089.in[0] (.names)                                             1.014    51.787
n2089.out[0] (.names)                                            0.261    52.048
n2090.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2090.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 10
Startpoint: n7821.Q[0] (.latch clocked by pclk)
Endpoint  : n4969.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7821.clk[0] (.latch)                                            1.014     1.014
n7821.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7822.in[1] (.names)                                             1.014     2.070
n7822.out[0] (.names)                                            0.261     2.331
n7759.in[0] (.names)                                             1.014     3.344
n7759.out[0] (.names)                                            0.261     3.605
n8197.in[3] (.names)                                             1.014     4.619
n8197.out[0] (.names)                                            0.261     4.880
n8198.in[0] (.names)                                             1.014     5.894
n8198.out[0] (.names)                                            0.261     6.155
n8199.in[1] (.names)                                             1.014     7.169
n8199.out[0] (.names)                                            0.261     7.430
n8203.in[2] (.names)                                             1.014     8.444
n8203.out[0] (.names)                                            0.261     8.705
n8200.in[0] (.names)                                             1.014     9.719
n8200.out[0] (.names)                                            0.261     9.980
n8202.in[0] (.names)                                             1.014    10.993
n8202.out[0] (.names)                                            0.261    11.254
n8204.in[0] (.names)                                             1.014    12.268
n8204.out[0] (.names)                                            0.261    12.529
n6338.in[1] (.names)                                             1.014    13.543
n6338.out[0] (.names)                                            0.261    13.804
n8159.in[0] (.names)                                             1.014    14.818
n8159.out[0] (.names)                                            0.261    15.079
n7901.in[0] (.names)                                             1.014    16.093
n7901.out[0] (.names)                                            0.261    16.354
n8246.in[2] (.names)                                             1.014    17.367
n8246.out[0] (.names)                                            0.261    17.628
n8248.in[1] (.names)                                             1.014    18.642
n8248.out[0] (.names)                                            0.261    18.903
n8252.in[0] (.names)                                             1.014    19.917
n8252.out[0] (.names)                                            0.261    20.178
n8253.in[0] (.names)                                             1.014    21.192
n8253.out[0] (.names)                                            0.261    21.453
n5020.in[0] (.names)                                             1.014    22.467
n5020.out[0] (.names)                                            0.261    22.728
n6567.in[2] (.names)                                             1.014    23.742
n6567.out[0] (.names)                                            0.261    24.003
n6592.in[1] (.names)                                             1.014    25.016
n6592.out[0] (.names)                                            0.261    25.277
n6594.in[1] (.names)                                             1.014    26.291
n6594.out[0] (.names)                                            0.261    26.552
n6541.in[0] (.names)                                             1.014    27.566
n6541.out[0] (.names)                                            0.261    27.827
n6512.in[0] (.names)                                             1.014    28.841
n6512.out[0] (.names)                                            0.261    29.102
n1931.in[1] (.names)                                             1.014    30.116
n1931.out[0] (.names)                                            0.261    30.377
n6372.in[0] (.names)                                             1.014    31.390
n6372.out[0] (.names)                                            0.261    31.651
n6462.in[0] (.names)                                             1.014    32.665
n6462.out[0] (.names)                                            0.261    32.926
n6463.in[0] (.names)                                             1.014    33.940
n6463.out[0] (.names)                                            0.261    34.201
n6464.in[0] (.names)                                             1.014    35.215
n6464.out[0] (.names)                                            0.261    35.476
n6471.in[2] (.names)                                             1.014    36.490
n6471.out[0] (.names)                                            0.261    36.751
n5026.in[0] (.names)                                             1.014    37.765
n5026.out[0] (.names)                                            0.261    38.026
n6385.in[1] (.names)                                             1.014    39.039
n6385.out[0] (.names)                                            0.261    39.300
n5017.in[0] (.names)                                             1.014    40.314
n5017.out[0] (.names)                                            0.261    40.575
n7240.in[2] (.names)                                             1.014    41.589
n7240.out[0] (.names)                                            0.261    41.850
n7243.in[1] (.names)                                             1.014    42.864
n7243.out[0] (.names)                                            0.261    43.125
n6975.in[1] (.names)                                             1.014    44.139
n6975.out[0] (.names)                                            0.261    44.400
n6615.in[1] (.names)                                             1.014    45.413
n6615.out[0] (.names)                                            0.261    45.674
n6402.in[0] (.names)                                             1.014    46.688
n6402.out[0] (.names)                                            0.261    46.949
n7245.in[0] (.names)                                             1.014    47.963
n7245.out[0] (.names)                                            0.261    48.224
n7222.in[0] (.names)                                             1.014    49.238
n7222.out[0] (.names)                                            0.261    49.499
n6974.in[0] (.names)                                             1.014    50.513
n6974.out[0] (.names)                                            0.261    50.774
n6410.in[0] (.names)                                             1.014    51.787
n6410.out[0] (.names)                                            0.261    52.048
n4969.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4969.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 11
Startpoint: n7924.Q[0] (.latch clocked by pclk)
Endpoint  : n6825.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7924.clk[0] (.latch)                                            1.014     1.014
n7924.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7933.in[0] (.names)                                             1.014     2.070
n7933.out[0] (.names)                                            0.261     2.331
n1739.in[1] (.names)                                             1.014     3.344
n1739.out[0] (.names)                                            0.261     3.605
n7738.in[0] (.names)                                             1.014     4.619
n7738.out[0] (.names)                                            0.261     4.880
n4649.in[0] (.names)                                             1.014     5.894
n4649.out[0] (.names)                                            0.261     6.155
n7696.in[0] (.names)                                             1.014     7.169
n7696.out[0] (.names)                                            0.261     7.430
n1831.in[0] (.names)                                             1.014     8.444
n1831.out[0] (.names)                                            0.261     8.705
n7690.in[0] (.names)                                             1.014     9.719
n7690.out[0] (.names)                                            0.261     9.980
n7691.in[1] (.names)                                             1.014    10.993
n7691.out[0] (.names)                                            0.261    11.254
n7692.in[0] (.names)                                             1.014    12.268
n7692.out[0] (.names)                                            0.261    12.529
n8388.in[0] (.names)                                             1.014    13.543
n8388.out[0] (.names)                                            0.261    13.804
n1480.in[0] (.names)                                             1.014    14.818
n1480.out[0] (.names)                                            0.261    15.079
n5769.in[0] (.names)                                             1.014    16.093
n5769.out[0] (.names)                                            0.261    16.354
n8329.in[0] (.names)                                             1.014    17.367
n8329.out[0] (.names)                                            0.261    17.628
n8330.in[1] (.names)                                             1.014    18.642
n8330.out[0] (.names)                                            0.261    18.903
n8331.in[0] (.names)                                             1.014    19.917
n8331.out[0] (.names)                                            0.261    20.178
n8332.in[0] (.names)                                             1.014    21.192
n8332.out[0] (.names)                                            0.261    21.453
n8333.in[0] (.names)                                             1.014    22.467
n8333.out[0] (.names)                                            0.261    22.728
n8335.in[1] (.names)                                             1.014    23.742
n8335.out[0] (.names)                                            0.261    24.003
n8356.in[0] (.names)                                             1.014    25.016
n8356.out[0] (.names)                                            0.261    25.277
n8349.in[0] (.names)                                             1.014    26.291
n8349.out[0] (.names)                                            0.261    26.552
n8358.in[1] (.names)                                             1.014    27.566
n8358.out[0] (.names)                                            0.261    27.827
n8352.in[3] (.names)                                             1.014    28.841
n8352.out[0] (.names)                                            0.261    29.102
n8363.in[2] (.names)                                             1.014    30.116
n8363.out[0] (.names)                                            0.261    30.377
n8366.in[0] (.names)                                             1.014    31.390
n8366.out[0] (.names)                                            0.261    31.651
n8367.in[0] (.names)                                             1.014    32.665
n8367.out[0] (.names)                                            0.261    32.926
n8369.in[0] (.names)                                             1.014    33.940
n8369.out[0] (.names)                                            0.261    34.201
n8361.in[1] (.names)                                             1.014    35.215
n8361.out[0] (.names)                                            0.261    35.476
n8336.in[2] (.names)                                             1.014    36.490
n8336.out[0] (.names)                                            0.261    36.751
n6292.in[0] (.names)                                             1.014    37.765
n6292.out[0] (.names)                                            0.261    38.026
n8342.in[0] (.names)                                             1.014    39.039
n8342.out[0] (.names)                                            0.261    39.300
n8346.in[0] (.names)                                             1.014    40.314
n8346.out[0] (.names)                                            0.261    40.575
n7352.in[0] (.names)                                             1.014    41.589
n7352.out[0] (.names)                                            0.261    41.850
n7349.in[0] (.names)                                             1.014    42.864
n7349.out[0] (.names)                                            0.261    43.125
n7350.in[0] (.names)                                             1.014    44.139
n7350.out[0] (.names)                                            0.261    44.400
n7351.in[2] (.names)                                             1.014    45.413
n7351.out[0] (.names)                                            0.261    45.674
n6635.in[1] (.names)                                             1.014    46.688
n6635.out[0] (.names)                                            0.261    46.949
n7354.in[1] (.names)                                             1.014    47.963
n7354.out[0] (.names)                                            0.261    48.224
n1911.in[0] (.names)                                             1.014    49.238
n1911.out[0] (.names)                                            0.261    49.499
n7155.in[0] (.names)                                             1.014    50.513
n7155.out[0] (.names)                                            0.261    50.774
n6308.in[2] (.names)                                             1.014    51.787
n6308.out[0] (.names)                                            0.261    52.048
n6825.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6825.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 12
Startpoint: n7924.Q[0] (.latch clocked by pclk)
Endpoint  : n6309.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7924.clk[0] (.latch)                                            1.014     1.014
n7924.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7933.in[0] (.names)                                             1.014     2.070
n7933.out[0] (.names)                                            0.261     2.331
n1739.in[1] (.names)                                             1.014     3.344
n1739.out[0] (.names)                                            0.261     3.605
n7738.in[0] (.names)                                             1.014     4.619
n7738.out[0] (.names)                                            0.261     4.880
n4649.in[0] (.names)                                             1.014     5.894
n4649.out[0] (.names)                                            0.261     6.155
n7696.in[0] (.names)                                             1.014     7.169
n7696.out[0] (.names)                                            0.261     7.430
n1831.in[0] (.names)                                             1.014     8.444
n1831.out[0] (.names)                                            0.261     8.705
n7690.in[0] (.names)                                             1.014     9.719
n7690.out[0] (.names)                                            0.261     9.980
n7691.in[1] (.names)                                             1.014    10.993
n7691.out[0] (.names)                                            0.261    11.254
n7692.in[0] (.names)                                             1.014    12.268
n7692.out[0] (.names)                                            0.261    12.529
n8388.in[0] (.names)                                             1.014    13.543
n8388.out[0] (.names)                                            0.261    13.804
n1480.in[0] (.names)                                             1.014    14.818
n1480.out[0] (.names)                                            0.261    15.079
n5769.in[0] (.names)                                             1.014    16.093
n5769.out[0] (.names)                                            0.261    16.354
n8329.in[0] (.names)                                             1.014    17.367
n8329.out[0] (.names)                                            0.261    17.628
n8330.in[1] (.names)                                             1.014    18.642
n8330.out[0] (.names)                                            0.261    18.903
n8331.in[0] (.names)                                             1.014    19.917
n8331.out[0] (.names)                                            0.261    20.178
n8332.in[0] (.names)                                             1.014    21.192
n8332.out[0] (.names)                                            0.261    21.453
n8333.in[0] (.names)                                             1.014    22.467
n8333.out[0] (.names)                                            0.261    22.728
n8335.in[1] (.names)                                             1.014    23.742
n8335.out[0] (.names)                                            0.261    24.003
n8356.in[0] (.names)                                             1.014    25.016
n8356.out[0] (.names)                                            0.261    25.277
n8349.in[0] (.names)                                             1.014    26.291
n8349.out[0] (.names)                                            0.261    26.552
n8358.in[1] (.names)                                             1.014    27.566
n8358.out[0] (.names)                                            0.261    27.827
n8352.in[3] (.names)                                             1.014    28.841
n8352.out[0] (.names)                                            0.261    29.102
n8363.in[2] (.names)                                             1.014    30.116
n8363.out[0] (.names)                                            0.261    30.377
n8366.in[0] (.names)                                             1.014    31.390
n8366.out[0] (.names)                                            0.261    31.651
n8367.in[0] (.names)                                             1.014    32.665
n8367.out[0] (.names)                                            0.261    32.926
n8369.in[0] (.names)                                             1.014    33.940
n8369.out[0] (.names)                                            0.261    34.201
n8361.in[1] (.names)                                             1.014    35.215
n8361.out[0] (.names)                                            0.261    35.476
n8336.in[2] (.names)                                             1.014    36.490
n8336.out[0] (.names)                                            0.261    36.751
n6292.in[0] (.names)                                             1.014    37.765
n6292.out[0] (.names)                                            0.261    38.026
n8342.in[0] (.names)                                             1.014    39.039
n8342.out[0] (.names)                                            0.261    39.300
n8346.in[0] (.names)                                             1.014    40.314
n8346.out[0] (.names)                                            0.261    40.575
n7352.in[0] (.names)                                             1.014    41.589
n7352.out[0] (.names)                                            0.261    41.850
n7349.in[0] (.names)                                             1.014    42.864
n7349.out[0] (.names)                                            0.261    43.125
n7350.in[0] (.names)                                             1.014    44.139
n7350.out[0] (.names)                                            0.261    44.400
n7351.in[2] (.names)                                             1.014    45.413
n7351.out[0] (.names)                                            0.261    45.674
n6635.in[1] (.names)                                             1.014    46.688
n6635.out[0] (.names)                                            0.261    46.949
n7354.in[1] (.names)                                             1.014    47.963
n7354.out[0] (.names)                                            0.261    48.224
n1911.in[0] (.names)                                             1.014    49.238
n1911.out[0] (.names)                                            0.261    49.499
n7155.in[0] (.names)                                             1.014    50.513
n7155.out[0] (.names)                                            0.261    50.774
n6308.in[2] (.names)                                             1.014    51.787
n6308.out[0] (.names)                                            0.261    52.048
n6309.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6309.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 13
Startpoint: n7924.Q[0] (.latch clocked by pclk)
Endpoint  : n2194.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7924.clk[0] (.latch)                                            1.014     1.014
n7924.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7933.in[0] (.names)                                             1.014     2.070
n7933.out[0] (.names)                                            0.261     2.331
n1739.in[1] (.names)                                             1.014     3.344
n1739.out[0] (.names)                                            0.261     3.605
n7738.in[0] (.names)                                             1.014     4.619
n7738.out[0] (.names)                                            0.261     4.880
n4649.in[0] (.names)                                             1.014     5.894
n4649.out[0] (.names)                                            0.261     6.155
n7696.in[0] (.names)                                             1.014     7.169
n7696.out[0] (.names)                                            0.261     7.430
n1831.in[0] (.names)                                             1.014     8.444
n1831.out[0] (.names)                                            0.261     8.705
n7690.in[0] (.names)                                             1.014     9.719
n7690.out[0] (.names)                                            0.261     9.980
n7691.in[1] (.names)                                             1.014    10.993
n7691.out[0] (.names)                                            0.261    11.254
n7692.in[0] (.names)                                             1.014    12.268
n7692.out[0] (.names)                                            0.261    12.529
n8388.in[0] (.names)                                             1.014    13.543
n8388.out[0] (.names)                                            0.261    13.804
n1480.in[0] (.names)                                             1.014    14.818
n1480.out[0] (.names)                                            0.261    15.079
n5769.in[0] (.names)                                             1.014    16.093
n5769.out[0] (.names)                                            0.261    16.354
n8451.in[2] (.names)                                             1.014    17.367
n8451.out[0] (.names)                                            0.261    17.628
n8439.in[2] (.names)                                             1.014    18.642
n8439.out[0] (.names)                                            0.261    18.903
n7986.in[0] (.names)                                             1.014    19.917
n7986.out[0] (.names)                                            0.261    20.178
n8466.in[1] (.names)                                             1.014    21.192
n8466.out[0] (.names)                                            0.261    21.453
n8467.in[0] (.names)                                             1.014    22.467
n8467.out[0] (.names)                                            0.261    22.728
n8462.in[0] (.names)                                             1.014    23.742
n8462.out[0] (.names)                                            0.261    24.003
n8463.in[0] (.names)                                             1.014    25.016
n8463.out[0] (.names)                                            0.261    25.277
n2418.in[0] (.names)                                             1.014    26.291
n2418.out[0] (.names)                                            0.261    26.552
n2419.in[0] (.names)                                             1.014    27.566
n2419.out[0] (.names)                                            0.261    27.827
n2422.in[1] (.names)                                             1.014    28.841
n2422.out[0] (.names)                                            0.261    29.102
n2392.in[1] (.names)                                             1.014    30.116
n2392.out[0] (.names)                                            0.261    30.377
n2394.in[2] (.names)                                             1.014    31.390
n2394.out[0] (.names)                                            0.261    31.651
n2396.in[2] (.names)                                             1.014    32.665
n2396.out[0] (.names)                                            0.261    32.926
n2399.in[2] (.names)                                             1.014    33.940
n2399.out[0] (.names)                                            0.261    34.201
n2494.in[2] (.names)                                             1.014    35.215
n2494.out[0] (.names)                                            0.261    35.476
n2484.in[0] (.names)                                             1.014    36.490
n2484.out[0] (.names)                                            0.261    36.751
n2485.in[0] (.names)                                             1.014    37.765
n2485.out[0] (.names)                                            0.261    38.026
n2471.in[0] (.names)                                             1.014    39.039
n2471.out[0] (.names)                                            0.261    39.300
n2487.in[1] (.names)                                             1.014    40.314
n2487.out[0] (.names)                                            0.261    40.575
n2489.in[0] (.names)                                             1.014    41.589
n2489.out[0] (.names)                                            0.261    41.850
n2465.in[0] (.names)                                             1.014    42.864
n2465.out[0] (.names)                                            0.261    43.125
n1625.in[2] (.names)                                             1.014    44.139
n1625.out[0] (.names)                                            0.261    44.400
n2490.in[0] (.names)                                             1.014    45.413
n2490.out[0] (.names)                                            0.261    45.674
n2424.in[0] (.names)                                             1.014    46.688
n2424.out[0] (.names)                                            0.261    46.949
n2386.in[1] (.names)                                             1.014    47.963
n2386.out[0] (.names)                                            0.261    48.224
n2283.in[3] (.names)                                             1.014    49.238
n2283.out[0] (.names)                                            0.261    49.499
n2569.in[0] (.names)                                             1.014    50.513
n2569.out[0] (.names)                                            0.261    50.774
n2193.in[1] (.names)                                             1.014    51.787
n2193.out[0] (.names)                                            0.261    52.048
n2194.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2194.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 14
Startpoint: n9107.Q[0] (.latch clocked by pclk)
Endpoint  : n8555.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9107.clk[0] (.latch)                                            1.014     1.014
n9107.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1668.in[0] (.names)                                             1.014     2.070
n1668.out[0] (.names)                                            0.261     2.331
n8834.in[0] (.names)                                             1.014     3.344
n8834.out[0] (.names)                                            0.261     3.605
n1713.in[0] (.names)                                             1.014     4.619
n1713.out[0] (.names)                                            0.261     4.880
n8671.in[1] (.names)                                             1.014     5.894
n8671.out[0] (.names)                                            0.261     6.155
n8672.in[0] (.names)                                             1.014     7.169
n8672.out[0] (.names)                                            0.261     7.430
n8673.in[0] (.names)                                             1.014     8.444
n8673.out[0] (.names)                                            0.261     8.705
n8674.in[0] (.names)                                             1.014     9.719
n8674.out[0] (.names)                                            0.261     9.980
n8676.in[0] (.names)                                             1.014    10.993
n8676.out[0] (.names)                                            0.261    11.254
n8677.in[0] (.names)                                             1.014    12.268
n8677.out[0] (.names)                                            0.261    12.529
n8632.in[0] (.names)                                             1.014    13.543
n8632.out[0] (.names)                                            0.261    13.804
n8666.in[1] (.names)                                             1.014    14.818
n8666.out[0] (.names)                                            0.261    15.079
n8675.in[0] (.names)                                             1.014    16.093
n8675.out[0] (.names)                                            0.261    16.354
n1714.in[2] (.names)                                             1.014    17.367
n1714.out[0] (.names)                                            0.261    17.628
n8963.in[1] (.names)                                             1.014    18.642
n8963.out[0] (.names)                                            0.261    18.903
n8964.in[0] (.names)                                             1.014    19.917
n8964.out[0] (.names)                                            0.261    20.178
n8965.in[0] (.names)                                             1.014    21.192
n8965.out[0] (.names)                                            0.261    21.453
n8967.in[1] (.names)                                             1.014    22.467
n8967.out[0] (.names)                                            0.261    22.728
n8971.in[0] (.names)                                             1.014    23.742
n8971.out[0] (.names)                                            0.261    24.003
n8979.in[1] (.names)                                             1.014    25.016
n8979.out[0] (.names)                                            0.261    25.277
n8981.in[0] (.names)                                             1.014    26.291
n8981.out[0] (.names)                                            0.261    26.552
n1938.in[2] (.names)                                             1.014    27.566
n1938.out[0] (.names)                                            0.261    27.827
n8973.in[0] (.names)                                             1.014    28.841
n8973.out[0] (.names)                                            0.261    29.102
n8974.in[1] (.names)                                             1.014    30.116
n8974.out[0] (.names)                                            0.261    30.377
n8968.in[0] (.names)                                             1.014    31.390
n8968.out[0] (.names)                                            0.261    31.651
n8969.in[0] (.names)                                             1.014    32.665
n8969.out[0] (.names)                                            0.261    32.926
n1770.in[1] (.names)                                             1.014    33.940
n1770.out[0] (.names)                                            0.261    34.201
n8982.in[1] (.names)                                             1.014    35.215
n8982.out[0] (.names)                                            0.261    35.476
n9045.in[2] (.names)                                             1.014    36.490
n9045.out[0] (.names)                                            0.261    36.751
n9046.in[2] (.names)                                             1.014    37.765
n9046.out[0] (.names)                                            0.261    38.026
n9047.in[0] (.names)                                             1.014    39.039
n9047.out[0] (.names)                                            0.261    39.300
n9048.in[0] (.names)                                             1.014    40.314
n9048.out[0] (.names)                                            0.261    40.575
n8504.in[2] (.names)                                             1.014    41.589
n8504.out[0] (.names)                                            0.261    41.850
n9041.in[1] (.names)                                             1.014    42.864
n9041.out[0] (.names)                                            0.261    43.125
n2019.in[2] (.names)                                             1.014    44.139
n2019.out[0] (.names)                                            0.261    44.400
n8745.in[0] (.names)                                             1.014    45.413
n8745.out[0] (.names)                                            0.261    45.674
n1905.in[0] (.names)                                             1.014    46.688
n1905.out[0] (.names)                                            0.261    46.949
n9055.in[0] (.names)                                             1.014    47.963
n9055.out[0] (.names)                                            0.261    48.224
n1967.in[2] (.names)                                             1.014    49.238
n1967.out[0] (.names)                                            0.261    49.499
n8553.in[1] (.names)                                             1.014    50.513
n8553.out[0] (.names)                                            0.261    50.774
n8554.in[0] (.names)                                             1.014    51.787
n8554.out[0] (.names)                                            0.261    52.048
n8555.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8555.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 15
Startpoint: n7924.Q[0] (.latch clocked by pclk)
Endpoint  : n2409.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7924.clk[0] (.latch)                                            1.014     1.014
n7924.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7933.in[0] (.names)                                             1.014     2.070
n7933.out[0] (.names)                                            0.261     2.331
n1739.in[1] (.names)                                             1.014     3.344
n1739.out[0] (.names)                                            0.261     3.605
n7738.in[0] (.names)                                             1.014     4.619
n7738.out[0] (.names)                                            0.261     4.880
n4649.in[0] (.names)                                             1.014     5.894
n4649.out[0] (.names)                                            0.261     6.155
n7696.in[0] (.names)                                             1.014     7.169
n7696.out[0] (.names)                                            0.261     7.430
n1831.in[0] (.names)                                             1.014     8.444
n1831.out[0] (.names)                                            0.261     8.705
n7690.in[0] (.names)                                             1.014     9.719
n7690.out[0] (.names)                                            0.261     9.980
n7691.in[1] (.names)                                             1.014    10.993
n7691.out[0] (.names)                                            0.261    11.254
n7692.in[0] (.names)                                             1.014    12.268
n7692.out[0] (.names)                                            0.261    12.529
n8388.in[0] (.names)                                             1.014    13.543
n8388.out[0] (.names)                                            0.261    13.804
n1480.in[0] (.names)                                             1.014    14.818
n1480.out[0] (.names)                                            0.261    15.079
n5769.in[0] (.names)                                             1.014    16.093
n5769.out[0] (.names)                                            0.261    16.354
n8451.in[2] (.names)                                             1.014    17.367
n8451.out[0] (.names)                                            0.261    17.628
n8439.in[2] (.names)                                             1.014    18.642
n8439.out[0] (.names)                                            0.261    18.903
n7986.in[0] (.names)                                             1.014    19.917
n7986.out[0] (.names)                                            0.261    20.178
n8466.in[1] (.names)                                             1.014    21.192
n8466.out[0] (.names)                                            0.261    21.453
n8467.in[0] (.names)                                             1.014    22.467
n8467.out[0] (.names)                                            0.261    22.728
n8462.in[0] (.names)                                             1.014    23.742
n8462.out[0] (.names)                                            0.261    24.003
n8463.in[0] (.names)                                             1.014    25.016
n8463.out[0] (.names)                                            0.261    25.277
n2418.in[0] (.names)                                             1.014    26.291
n2418.out[0] (.names)                                            0.261    26.552
n2419.in[0] (.names)                                             1.014    27.566
n2419.out[0] (.names)                                            0.261    27.827
n2422.in[1] (.names)                                             1.014    28.841
n2422.out[0] (.names)                                            0.261    29.102
n2392.in[1] (.names)                                             1.014    30.116
n2392.out[0] (.names)                                            0.261    30.377
n2394.in[2] (.names)                                             1.014    31.390
n2394.out[0] (.names)                                            0.261    31.651
n2396.in[2] (.names)                                             1.014    32.665
n2396.out[0] (.names)                                            0.261    32.926
n2399.in[2] (.names)                                             1.014    33.940
n2399.out[0] (.names)                                            0.261    34.201
n2494.in[2] (.names)                                             1.014    35.215
n2494.out[0] (.names)                                            0.261    35.476
n2484.in[0] (.names)                                             1.014    36.490
n2484.out[0] (.names)                                            0.261    36.751
n2485.in[0] (.names)                                             1.014    37.765
n2485.out[0] (.names)                                            0.261    38.026
n2471.in[0] (.names)                                             1.014    39.039
n2471.out[0] (.names)                                            0.261    39.300
n2487.in[1] (.names)                                             1.014    40.314
n2487.out[0] (.names)                                            0.261    40.575
n2489.in[0] (.names)                                             1.014    41.589
n2489.out[0] (.names)                                            0.261    41.850
n2465.in[0] (.names)                                             1.014    42.864
n2465.out[0] (.names)                                            0.261    43.125
n1625.in[2] (.names)                                             1.014    44.139
n1625.out[0] (.names)                                            0.261    44.400
n2490.in[0] (.names)                                             1.014    45.413
n2490.out[0] (.names)                                            0.261    45.674
n2424.in[0] (.names)                                             1.014    46.688
n2424.out[0] (.names)                                            0.261    46.949
n2386.in[1] (.names)                                             1.014    47.963
n2386.out[0] (.names)                                            0.261    48.224
n2283.in[3] (.names)                                             1.014    49.238
n2283.out[0] (.names)                                            0.261    49.499
n1955.in[1] (.names)                                             1.014    50.513
n1955.out[0] (.names)                                            0.261    50.774
n2408.in[0] (.names)                                             1.014    51.787
n2408.out[0] (.names)                                            0.261    52.048
n2409.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2409.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 16
Startpoint: n7924.Q[0] (.latch clocked by pclk)
Endpoint  : n9156.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7924.clk[0] (.latch)                                            1.014     1.014
n7924.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7933.in[0] (.names)                                             1.014     2.070
n7933.out[0] (.names)                                            0.261     2.331
n1739.in[1] (.names)                                             1.014     3.344
n1739.out[0] (.names)                                            0.261     3.605
n7738.in[0] (.names)                                             1.014     4.619
n7738.out[0] (.names)                                            0.261     4.880
n4649.in[0] (.names)                                             1.014     5.894
n4649.out[0] (.names)                                            0.261     6.155
n7696.in[0] (.names)                                             1.014     7.169
n7696.out[0] (.names)                                            0.261     7.430
n1831.in[0] (.names)                                             1.014     8.444
n1831.out[0] (.names)                                            0.261     8.705
n7690.in[0] (.names)                                             1.014     9.719
n7690.out[0] (.names)                                            0.261     9.980
n7691.in[1] (.names)                                             1.014    10.993
n7691.out[0] (.names)                                            0.261    11.254
n7692.in[0] (.names)                                             1.014    12.268
n7692.out[0] (.names)                                            0.261    12.529
n8388.in[0] (.names)                                             1.014    13.543
n8388.out[0] (.names)                                            0.261    13.804
n1480.in[0] (.names)                                             1.014    14.818
n1480.out[0] (.names)                                            0.261    15.079
n5769.in[0] (.names)                                             1.014    16.093
n5769.out[0] (.names)                                            0.261    16.354
n8329.in[0] (.names)                                             1.014    17.367
n8329.out[0] (.names)                                            0.261    17.628
n8330.in[1] (.names)                                             1.014    18.642
n8330.out[0] (.names)                                            0.261    18.903
n8331.in[0] (.names)                                             1.014    19.917
n8331.out[0] (.names)                                            0.261    20.178
n8332.in[0] (.names)                                             1.014    21.192
n8332.out[0] (.names)                                            0.261    21.453
n8333.in[0] (.names)                                             1.014    22.467
n8333.out[0] (.names)                                            0.261    22.728
n8335.in[1] (.names)                                             1.014    23.742
n8335.out[0] (.names)                                            0.261    24.003
n8356.in[0] (.names)                                             1.014    25.016
n8356.out[0] (.names)                                            0.261    25.277
n8349.in[0] (.names)                                             1.014    26.291
n8349.out[0] (.names)                                            0.261    26.552
n8358.in[1] (.names)                                             1.014    27.566
n8358.out[0] (.names)                                            0.261    27.827
n8352.in[3] (.names)                                             1.014    28.841
n8352.out[0] (.names)                                            0.261    29.102
n8363.in[2] (.names)                                             1.014    30.116
n8363.out[0] (.names)                                            0.261    30.377
n8366.in[0] (.names)                                             1.014    31.390
n8366.out[0] (.names)                                            0.261    31.651
n8367.in[0] (.names)                                             1.014    32.665
n8367.out[0] (.names)                                            0.261    32.926
n8369.in[0] (.names)                                             1.014    33.940
n8369.out[0] (.names)                                            0.261    34.201
n8361.in[1] (.names)                                             1.014    35.215
n8361.out[0] (.names)                                            0.261    35.476
n8336.in[2] (.names)                                             1.014    36.490
n8336.out[0] (.names)                                            0.261    36.751
n6292.in[0] (.names)                                             1.014    37.765
n6292.out[0] (.names)                                            0.261    38.026
n8418.in[3] (.names)                                             1.014    39.039
n8418.out[0] (.names)                                            0.261    39.300
n8401.in[0] (.names)                                             1.014    40.314
n8401.out[0] (.names)                                            0.261    40.575
n7881.in[0] (.names)                                             1.014    41.589
n7881.out[0] (.names)                                            0.261    41.850
n8511.in[0] (.names)                                             1.014    42.864
n8511.out[0] (.names)                                            0.261    43.125
n8550.in[2] (.names)                                             1.014    44.139
n8550.out[0] (.names)                                            0.261    44.400
n9102.in[1] (.names)                                             1.014    45.413
n9102.out[0] (.names)                                            0.261    45.674
n9214.in[0] (.names)                                             1.014    46.688
n9214.out[0] (.names)                                            0.261    46.949
n9111.in[3] (.names)                                             1.014    47.963
n9111.out[0] (.names)                                            0.261    48.224
n9115.in[2] (.names)                                             1.014    49.238
n9115.out[0] (.names)                                            0.261    49.499
n9235.in[1] (.names)                                             1.014    50.513
n9235.out[0] (.names)                                            0.261    50.774
n9155.in[1] (.names)                                             1.014    51.787
n9155.out[0] (.names)                                            0.261    52.048
n9156.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9156.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 17
Startpoint: n7924.Q[0] (.latch clocked by pclk)
Endpoint  : n8441.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7924.clk[0] (.latch)                                            1.014     1.014
n7924.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7933.in[0] (.names)                                             1.014     2.070
n7933.out[0] (.names)                                            0.261     2.331
n1739.in[1] (.names)                                             1.014     3.344
n1739.out[0] (.names)                                            0.261     3.605
n7738.in[0] (.names)                                             1.014     4.619
n7738.out[0] (.names)                                            0.261     4.880
n4649.in[0] (.names)                                             1.014     5.894
n4649.out[0] (.names)                                            0.261     6.155
n7696.in[0] (.names)                                             1.014     7.169
n7696.out[0] (.names)                                            0.261     7.430
n1831.in[0] (.names)                                             1.014     8.444
n1831.out[0] (.names)                                            0.261     8.705
n7690.in[0] (.names)                                             1.014     9.719
n7690.out[0] (.names)                                            0.261     9.980
n7691.in[1] (.names)                                             1.014    10.993
n7691.out[0] (.names)                                            0.261    11.254
n7692.in[0] (.names)                                             1.014    12.268
n7692.out[0] (.names)                                            0.261    12.529
n8388.in[0] (.names)                                             1.014    13.543
n8388.out[0] (.names)                                            0.261    13.804
n1480.in[0] (.names)                                             1.014    14.818
n1480.out[0] (.names)                                            0.261    15.079
n5769.in[0] (.names)                                             1.014    16.093
n5769.out[0] (.names)                                            0.261    16.354
n8329.in[0] (.names)                                             1.014    17.367
n8329.out[0] (.names)                                            0.261    17.628
n8330.in[1] (.names)                                             1.014    18.642
n8330.out[0] (.names)                                            0.261    18.903
n8331.in[0] (.names)                                             1.014    19.917
n8331.out[0] (.names)                                            0.261    20.178
n8332.in[0] (.names)                                             1.014    21.192
n8332.out[0] (.names)                                            0.261    21.453
n8333.in[0] (.names)                                             1.014    22.467
n8333.out[0] (.names)                                            0.261    22.728
n8335.in[1] (.names)                                             1.014    23.742
n8335.out[0] (.names)                                            0.261    24.003
n8356.in[0] (.names)                                             1.014    25.016
n8356.out[0] (.names)                                            0.261    25.277
n8349.in[0] (.names)                                             1.014    26.291
n8349.out[0] (.names)                                            0.261    26.552
n8358.in[1] (.names)                                             1.014    27.566
n8358.out[0] (.names)                                            0.261    27.827
n8352.in[3] (.names)                                             1.014    28.841
n8352.out[0] (.names)                                            0.261    29.102
n8363.in[2] (.names)                                             1.014    30.116
n8363.out[0] (.names)                                            0.261    30.377
n8366.in[0] (.names)                                             1.014    31.390
n8366.out[0] (.names)                                            0.261    31.651
n8367.in[0] (.names)                                             1.014    32.665
n8367.out[0] (.names)                                            0.261    32.926
n8369.in[0] (.names)                                             1.014    33.940
n8369.out[0] (.names)                                            0.261    34.201
n8361.in[1] (.names)                                             1.014    35.215
n8361.out[0] (.names)                                            0.261    35.476
n8336.in[2] (.names)                                             1.014    36.490
n8336.out[0] (.names)                                            0.261    36.751
n6292.in[0] (.names)                                             1.014    37.765
n6292.out[0] (.names)                                            0.261    38.026
n8418.in[3] (.names)                                             1.014    39.039
n8418.out[0] (.names)                                            0.261    39.300
n6298.in[1] (.names)                                             1.014    40.314
n6298.out[0] (.names)                                            0.261    40.575
n8443.in[0] (.names)                                             1.014    41.589
n8443.out[0] (.names)                                            0.261    41.850
n8446.in[1] (.names)                                             1.014    42.864
n8446.out[0] (.names)                                            0.261    43.125
n8447.in[0] (.names)                                             1.014    44.139
n8447.out[0] (.names)                                            0.261    44.400
n6314.in[0] (.names)                                             1.014    45.413
n6314.out[0] (.names)                                            0.261    45.674
n8411.in[0] (.names)                                             1.014    46.688
n8411.out[0] (.names)                                            0.261    46.949
n8448.in[0] (.names)                                             1.014    47.963
n8448.out[0] (.names)                                            0.261    48.224
n8475.in[2] (.names)                                             1.014    49.238
n8475.out[0] (.names)                                            0.261    49.499
n6316.in[1] (.names)                                             1.014    50.513
n6316.out[0] (.names)                                            0.261    50.774
n6310.in[0] (.names)                                             1.014    51.787
n6310.out[0] (.names)                                            0.261    52.048
n8441.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8441.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n7924.Q[0] (.latch clocked by pclk)
Endpoint  : n1863.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7924.clk[0] (.latch)                                            1.014     1.014
n7924.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7933.in[0] (.names)                                             1.014     2.070
n7933.out[0] (.names)                                            0.261     2.331
n1739.in[1] (.names)                                             1.014     3.344
n1739.out[0] (.names)                                            0.261     3.605
n7738.in[0] (.names)                                             1.014     4.619
n7738.out[0] (.names)                                            0.261     4.880
n4649.in[0] (.names)                                             1.014     5.894
n4649.out[0] (.names)                                            0.261     6.155
n7696.in[0] (.names)                                             1.014     7.169
n7696.out[0] (.names)                                            0.261     7.430
n1831.in[0] (.names)                                             1.014     8.444
n1831.out[0] (.names)                                            0.261     8.705
n7690.in[0] (.names)                                             1.014     9.719
n7690.out[0] (.names)                                            0.261     9.980
n7691.in[1] (.names)                                             1.014    10.993
n7691.out[0] (.names)                                            0.261    11.254
n7692.in[0] (.names)                                             1.014    12.268
n7692.out[0] (.names)                                            0.261    12.529
n8388.in[0] (.names)                                             1.014    13.543
n8388.out[0] (.names)                                            0.261    13.804
n1480.in[0] (.names)                                             1.014    14.818
n1480.out[0] (.names)                                            0.261    15.079
n5769.in[0] (.names)                                             1.014    16.093
n5769.out[0] (.names)                                            0.261    16.354
n8329.in[0] (.names)                                             1.014    17.367
n8329.out[0] (.names)                                            0.261    17.628
n8330.in[1] (.names)                                             1.014    18.642
n8330.out[0] (.names)                                            0.261    18.903
n8331.in[0] (.names)                                             1.014    19.917
n8331.out[0] (.names)                                            0.261    20.178
n8332.in[0] (.names)                                             1.014    21.192
n8332.out[0] (.names)                                            0.261    21.453
n8333.in[0] (.names)                                             1.014    22.467
n8333.out[0] (.names)                                            0.261    22.728
n8335.in[1] (.names)                                             1.014    23.742
n8335.out[0] (.names)                                            0.261    24.003
n8356.in[0] (.names)                                             1.014    25.016
n8356.out[0] (.names)                                            0.261    25.277
n8349.in[0] (.names)                                             1.014    26.291
n8349.out[0] (.names)                                            0.261    26.552
n8358.in[1] (.names)                                             1.014    27.566
n8358.out[0] (.names)                                            0.261    27.827
n8352.in[3] (.names)                                             1.014    28.841
n8352.out[0] (.names)                                            0.261    29.102
n8363.in[2] (.names)                                             1.014    30.116
n8363.out[0] (.names)                                            0.261    30.377
n8366.in[0] (.names)                                             1.014    31.390
n8366.out[0] (.names)                                            0.261    31.651
n8367.in[0] (.names)                                             1.014    32.665
n8367.out[0] (.names)                                            0.261    32.926
n8369.in[0] (.names)                                             1.014    33.940
n8369.out[0] (.names)                                            0.261    34.201
n8361.in[1] (.names)                                             1.014    35.215
n8361.out[0] (.names)                                            0.261    35.476
n8336.in[2] (.names)                                             1.014    36.490
n8336.out[0] (.names)                                            0.261    36.751
n6292.in[0] (.names)                                             1.014    37.765
n6292.out[0] (.names)                                            0.261    38.026
n8418.in[3] (.names)                                             1.014    39.039
n8418.out[0] (.names)                                            0.261    39.300
n6298.in[1] (.names)                                             1.014    40.314
n6298.out[0] (.names)                                            0.261    40.575
n8443.in[0] (.names)                                             1.014    41.589
n8443.out[0] (.names)                                            0.261    41.850
n8446.in[1] (.names)                                             1.014    42.864
n8446.out[0] (.names)                                            0.261    43.125
n8447.in[0] (.names)                                             1.014    44.139
n8447.out[0] (.names)                                            0.261    44.400
n6314.in[0] (.names)                                             1.014    45.413
n6314.out[0] (.names)                                            0.261    45.674
n8411.in[0] (.names)                                             1.014    46.688
n8411.out[0] (.names)                                            0.261    46.949
n8448.in[0] (.names)                                             1.014    47.963
n8448.out[0] (.names)                                            0.261    48.224
n8475.in[2] (.names)                                             1.014    49.238
n8475.out[0] (.names)                                            0.261    49.499
n6316.in[1] (.names)                                             1.014    50.513
n6316.out[0] (.names)                                            0.261    50.774
n6310.in[0] (.names)                                             1.014    51.787
n6310.out[0] (.names)                                            0.261    52.048
n1863.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1863.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n7924.Q[0] (.latch clocked by pclk)
Endpoint  : n6319.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7924.clk[0] (.latch)                                            1.014     1.014
n7924.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7933.in[0] (.names)                                             1.014     2.070
n7933.out[0] (.names)                                            0.261     2.331
n1739.in[1] (.names)                                             1.014     3.344
n1739.out[0] (.names)                                            0.261     3.605
n7738.in[0] (.names)                                             1.014     4.619
n7738.out[0] (.names)                                            0.261     4.880
n4649.in[0] (.names)                                             1.014     5.894
n4649.out[0] (.names)                                            0.261     6.155
n7696.in[0] (.names)                                             1.014     7.169
n7696.out[0] (.names)                                            0.261     7.430
n1831.in[0] (.names)                                             1.014     8.444
n1831.out[0] (.names)                                            0.261     8.705
n7690.in[0] (.names)                                             1.014     9.719
n7690.out[0] (.names)                                            0.261     9.980
n7691.in[1] (.names)                                             1.014    10.993
n7691.out[0] (.names)                                            0.261    11.254
n7692.in[0] (.names)                                             1.014    12.268
n7692.out[0] (.names)                                            0.261    12.529
n8388.in[0] (.names)                                             1.014    13.543
n8388.out[0] (.names)                                            0.261    13.804
n1480.in[0] (.names)                                             1.014    14.818
n1480.out[0] (.names)                                            0.261    15.079
n5769.in[0] (.names)                                             1.014    16.093
n5769.out[0] (.names)                                            0.261    16.354
n8329.in[0] (.names)                                             1.014    17.367
n8329.out[0] (.names)                                            0.261    17.628
n8330.in[1] (.names)                                             1.014    18.642
n8330.out[0] (.names)                                            0.261    18.903
n8331.in[0] (.names)                                             1.014    19.917
n8331.out[0] (.names)                                            0.261    20.178
n8332.in[0] (.names)                                             1.014    21.192
n8332.out[0] (.names)                                            0.261    21.453
n8333.in[0] (.names)                                             1.014    22.467
n8333.out[0] (.names)                                            0.261    22.728
n8335.in[1] (.names)                                             1.014    23.742
n8335.out[0] (.names)                                            0.261    24.003
n8356.in[0] (.names)                                             1.014    25.016
n8356.out[0] (.names)                                            0.261    25.277
n8349.in[0] (.names)                                             1.014    26.291
n8349.out[0] (.names)                                            0.261    26.552
n8358.in[1] (.names)                                             1.014    27.566
n8358.out[0] (.names)                                            0.261    27.827
n8352.in[3] (.names)                                             1.014    28.841
n8352.out[0] (.names)                                            0.261    29.102
n8363.in[2] (.names)                                             1.014    30.116
n8363.out[0] (.names)                                            0.261    30.377
n8366.in[0] (.names)                                             1.014    31.390
n8366.out[0] (.names)                                            0.261    31.651
n8367.in[0] (.names)                                             1.014    32.665
n8367.out[0] (.names)                                            0.261    32.926
n8369.in[0] (.names)                                             1.014    33.940
n8369.out[0] (.names)                                            0.261    34.201
n8361.in[1] (.names)                                             1.014    35.215
n8361.out[0] (.names)                                            0.261    35.476
n8362.in[0] (.names)                                             1.014    36.490
n8362.out[0] (.names)                                            0.261    36.751
n8364.in[1] (.names)                                             1.014    37.765
n8364.out[0] (.names)                                            0.261    38.026
n8373.in[1] (.names)                                             1.014    39.039
n8373.out[0] (.names)                                            0.261    39.300
n8374.in[1] (.names)                                             1.014    40.314
n8374.out[0] (.names)                                            0.261    40.575
n8382.in[2] (.names)                                             1.014    41.589
n8382.out[0] (.names)                                            0.261    41.850
n8378.in[0] (.names)                                             1.014    42.864
n8378.out[0] (.names)                                            0.261    43.125
n8375.in[0] (.names)                                             1.014    44.139
n8375.out[0] (.names)                                            0.261    44.400
n6305.in[1] (.names)                                             1.014    45.413
n6305.out[0] (.names)                                            0.261    45.674
n8385.in[1] (.names)                                             1.014    46.688
n8385.out[0] (.names)                                            0.261    46.949
n5066.in[1] (.names)                                             1.014    47.963
n5066.out[0] (.names)                                            0.261    48.224
n8380.in[0] (.names)                                             1.014    49.238
n8380.out[0] (.names)                                            0.261    49.499
n6290.in[0] (.names)                                             1.014    50.513
n6290.out[0] (.names)                                            0.261    50.774
n6318.in[1] (.names)                                             1.014    51.787
n6318.out[0] (.names)                                            0.261    52.048
n6319.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6319.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n7924.Q[0] (.latch clocked by pclk)
Endpoint  : n8167.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7924.clk[0] (.latch)                                            1.014     1.014
n7924.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7933.in[0] (.names)                                             1.014     2.070
n7933.out[0] (.names)                                            0.261     2.331
n1739.in[1] (.names)                                             1.014     3.344
n1739.out[0] (.names)                                            0.261     3.605
n7738.in[0] (.names)                                             1.014     4.619
n7738.out[0] (.names)                                            0.261     4.880
n4649.in[0] (.names)                                             1.014     5.894
n4649.out[0] (.names)                                            0.261     6.155
n7696.in[0] (.names)                                             1.014     7.169
n7696.out[0] (.names)                                            0.261     7.430
n7468.in[1] (.names)                                             1.014     8.444
n7468.out[0] (.names)                                            0.261     8.705
n7555.in[3] (.names)                                             1.014     9.719
n7555.out[0] (.names)                                            0.261     9.980
n7684.in[0] (.names)                                             1.014    10.993
n7684.out[0] (.names)                                            0.261    11.254
n7687.in[0] (.names)                                             1.014    12.268
n7687.out[0] (.names)                                            0.261    12.529
n7685.in[2] (.names)                                             1.014    13.543
n7685.out[0] (.names)                                            0.261    13.804
n7686.in[0] (.names)                                             1.014    14.818
n7686.out[0] (.names)                                            0.261    15.079
n7724.in[3] (.names)                                             1.014    16.093
n7724.out[0] (.names)                                            0.261    16.354
n7725.in[1] (.names)                                             1.014    17.367
n7725.out[0] (.names)                                            0.261    17.628
n7732.in[2] (.names)                                             1.014    18.642
n7732.out[0] (.names)                                            0.261    18.903
n7710.in[0] (.names)                                             1.014    19.917
n7710.out[0] (.names)                                            0.261    20.178
n7720.in[1] (.names)                                             1.014    21.192
n7720.out[0] (.names)                                            0.261    21.453
n7722.in[0] (.names)                                             1.014    22.467
n7722.out[0] (.names)                                            0.261    22.728
n7734.in[0] (.names)                                             1.014    23.742
n7734.out[0] (.names)                                            0.261    24.003
n7735.in[0] (.names)                                             1.014    25.016
n7735.out[0] (.names)                                            0.261    25.277
n7709.in[0] (.names)                                             1.014    26.291
n7709.out[0] (.names)                                            0.261    26.552
n7712.in[0] (.names)                                             1.014    27.566
n7712.out[0] (.names)                                            0.261    27.827
n7714.in[0] (.names)                                             1.014    28.841
n7714.out[0] (.names)                                            0.261    29.102
n7715.in[0] (.names)                                             1.014    30.116
n7715.out[0] (.names)                                            0.261    30.377
n7716.in[0] (.names)                                             1.014    31.390
n7716.out[0] (.names)                                            0.261    31.651
n7718.in[1] (.names)                                             1.014    32.665
n7718.out[0] (.names)                                            0.261    32.926
n7707.in[0] (.names)                                             1.014    33.940
n7707.out[0] (.names)                                            0.261    34.201
n7705.in[0] (.names)                                             1.014    35.215
n7705.out[0] (.names)                                            0.261    35.476
n1728.in[0] (.names)                                             1.014    36.490
n1728.out[0] (.names)                                            0.261    36.751
n8173.in[3] (.names)                                             1.014    37.765
n8173.out[0] (.names)                                            0.261    38.026
n8174.in[1] (.names)                                             1.014    39.039
n8174.out[0] (.names)                                            0.261    39.300
n6356.in[1] (.names)                                             1.014    40.314
n6356.out[0] (.names)                                            0.261    40.575
n8176.in[0] (.names)                                             1.014    41.589
n8176.out[0] (.names)                                            0.261    41.850
n8178.in[0] (.names)                                             1.014    42.864
n8178.out[0] (.names)                                            0.261    43.125
n8180.in[1] (.names)                                             1.014    44.139
n8180.out[0] (.names)                                            0.261    44.400
n6285.in[1] (.names)                                             1.014    45.413
n6285.out[0] (.names)                                            0.261    45.674
n8181.in[0] (.names)                                             1.014    46.688
n8181.out[0] (.names)                                            0.261    46.949
n8187.in[0] (.names)                                             1.014    47.963
n8187.out[0] (.names)                                            0.261    48.224
n8119.in[2] (.names)                                             1.014    49.238
n8119.out[0] (.names)                                            0.261    49.499
n8118.in[1] (.names)                                             1.014    50.513
n8118.out[0] (.names)                                            0.261    50.774
n8120.in[2] (.names)                                             1.014    51.787
n8120.out[0] (.names)                                            0.261    52.048
n8167.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8167.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n7821.Q[0] (.latch clocked by pclk)
Endpoint  : n6964.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7821.clk[0] (.latch)                                            1.014     1.014
n7821.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7822.in[1] (.names)                                             1.014     2.070
n7822.out[0] (.names)                                            0.261     2.331
n7759.in[0] (.names)                                             1.014     3.344
n7759.out[0] (.names)                                            0.261     3.605
n8197.in[3] (.names)                                             1.014     4.619
n8197.out[0] (.names)                                            0.261     4.880
n8198.in[0] (.names)                                             1.014     5.894
n8198.out[0] (.names)                                            0.261     6.155
n8199.in[1] (.names)                                             1.014     7.169
n8199.out[0] (.names)                                            0.261     7.430
n8203.in[2] (.names)                                             1.014     8.444
n8203.out[0] (.names)                                            0.261     8.705
n8200.in[0] (.names)                                             1.014     9.719
n8200.out[0] (.names)                                            0.261     9.980
n8202.in[0] (.names)                                             1.014    10.993
n8202.out[0] (.names)                                            0.261    11.254
n8204.in[0] (.names)                                             1.014    12.268
n8204.out[0] (.names)                                            0.261    12.529
n6338.in[1] (.names)                                             1.014    13.543
n6338.out[0] (.names)                                            0.261    13.804
n8159.in[0] (.names)                                             1.014    14.818
n8159.out[0] (.names)                                            0.261    15.079
n7901.in[0] (.names)                                             1.014    16.093
n7901.out[0] (.names)                                            0.261    16.354
n8246.in[2] (.names)                                             1.014    17.367
n8246.out[0] (.names)                                            0.261    17.628
n8248.in[1] (.names)                                             1.014    18.642
n8248.out[0] (.names)                                            0.261    18.903
n8252.in[0] (.names)                                             1.014    19.917
n8252.out[0] (.names)                                            0.261    20.178
n8253.in[0] (.names)                                             1.014    21.192
n8253.out[0] (.names)                                            0.261    21.453
n5020.in[0] (.names)                                             1.014    22.467
n5020.out[0] (.names)                                            0.261    22.728
n6567.in[2] (.names)                                             1.014    23.742
n6567.out[0] (.names)                                            0.261    24.003
n6592.in[1] (.names)                                             1.014    25.016
n6592.out[0] (.names)                                            0.261    25.277
n6594.in[1] (.names)                                             1.014    26.291
n6594.out[0] (.names)                                            0.261    26.552
n6541.in[0] (.names)                                             1.014    27.566
n6541.out[0] (.names)                                            0.261    27.827
n6512.in[0] (.names)                                             1.014    28.841
n6512.out[0] (.names)                                            0.261    29.102
n1931.in[1] (.names)                                             1.014    30.116
n1931.out[0] (.names)                                            0.261    30.377
n6372.in[0] (.names)                                             1.014    31.390
n6372.out[0] (.names)                                            0.261    31.651
n6462.in[0] (.names)                                             1.014    32.665
n6462.out[0] (.names)                                            0.261    32.926
n6463.in[0] (.names)                                             1.014    33.940
n6463.out[0] (.names)                                            0.261    34.201
n6464.in[0] (.names)                                             1.014    35.215
n6464.out[0] (.names)                                            0.261    35.476
n6471.in[2] (.names)                                             1.014    36.490
n6471.out[0] (.names)                                            0.261    36.751
n5026.in[0] (.names)                                             1.014    37.765
n5026.out[0] (.names)                                            0.261    38.026
n6385.in[1] (.names)                                             1.014    39.039
n6385.out[0] (.names)                                            0.261    39.300
n5017.in[0] (.names)                                             1.014    40.314
n5017.out[0] (.names)                                            0.261    40.575
n7240.in[2] (.names)                                             1.014    41.589
n7240.out[0] (.names)                                            0.261    41.850
n7243.in[1] (.names)                                             1.014    42.864
n7243.out[0] (.names)                                            0.261    43.125
n6975.in[1] (.names)                                             1.014    44.139
n6975.out[0] (.names)                                            0.261    44.400
n6615.in[1] (.names)                                             1.014    45.413
n6615.out[0] (.names)                                            0.261    45.674
n6402.in[0] (.names)                                             1.014    46.688
n6402.out[0] (.names)                                            0.261    46.949
n7245.in[0] (.names)                                             1.014    47.963
n7245.out[0] (.names)                                            0.261    48.224
n7222.in[0] (.names)                                             1.014    49.238
n7222.out[0] (.names)                                            0.261    49.499
n6974.in[0] (.names)                                             1.014    50.513
n6974.out[0] (.names)                                            0.261    50.774
n6410.in[0] (.names)                                             1.014    51.787
n6410.out[0] (.names)                                            0.261    52.048
n6964.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6964.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n1769.Q[0] (.latch clocked by pclk)
Endpoint  : n2804.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1769.clk[0] (.latch)                                            1.014     1.014
n1769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1701.in[0] (.names)                                             1.014     2.070
n1701.out[0] (.names)                                            0.261     2.331
n5360.in[0] (.names)                                             1.014     3.344
n5360.out[0] (.names)                                            0.261     3.605
n6051.in[0] (.names)                                             1.014     4.619
n6051.out[0] (.names)                                            0.261     4.880
n5401.in[0] (.names)                                             1.014     5.894
n5401.out[0] (.names)                                            0.261     6.155
n2927.in[1] (.names)                                             1.014     7.169
n2927.out[0] (.names)                                            0.261     7.430
n2917.in[1] (.names)                                             1.014     8.444
n2917.out[0] (.names)                                            0.261     8.705
n2867.in[0] (.names)                                             1.014     9.719
n2867.out[0] (.names)                                            0.261     9.980
n2868.in[1] (.names)                                             1.014    10.993
n2868.out[0] (.names)                                            0.261    11.254
n2857.in[0] (.names)                                             1.014    12.268
n2857.out[0] (.names)                                            0.261    12.529
n3737.in[1] (.names)                                             1.014    13.543
n3737.out[0] (.names)                                            0.261    13.804
n3744.in[2] (.names)                                             1.014    14.818
n3744.out[0] (.names)                                            0.261    15.079
n3748.in[2] (.names)                                             1.014    16.093
n3748.out[0] (.names)                                            0.261    16.354
n3459.in[0] (.names)                                             1.014    17.367
n3459.out[0] (.names)                                            0.261    17.628
n3460.in[0] (.names)                                             1.014    18.642
n3460.out[0] (.names)                                            0.261    18.903
n3441.in[0] (.names)                                             1.014    19.917
n3441.out[0] (.names)                                            0.261    20.178
n3438.in[0] (.names)                                             1.014    21.192
n3438.out[0] (.names)                                            0.261    21.453
n3461.in[0] (.names)                                             1.014    22.467
n3461.out[0] (.names)                                            0.261    22.728
n2791.in[0] (.names)                                             1.014    23.742
n2791.out[0] (.names)                                            0.261    24.003
n3759.in[1] (.names)                                             1.014    25.016
n3759.out[0] (.names)                                            0.261    25.277
n3761.in[0] (.names)                                             1.014    26.291
n3761.out[0] (.names)                                            0.261    26.552
n3605.in[0] (.names)                                             1.014    27.566
n3605.out[0] (.names)                                            0.261    27.827
n3762.in[3] (.names)                                             1.014    28.841
n3762.out[0] (.names)                                            0.261    29.102
n3509.in[2] (.names)                                             1.014    30.116
n3509.out[0] (.names)                                            0.261    30.377
n3501.in[0] (.names)                                             1.014    31.390
n3501.out[0] (.names)                                            0.261    31.651
n3510.in[1] (.names)                                             1.014    32.665
n3510.out[0] (.names)                                            0.261    32.926
n3511.in[0] (.names)                                             1.014    33.940
n3511.out[0] (.names)                                            0.261    34.201
n3513.in[1] (.names)                                             1.014    35.215
n3513.out[0] (.names)                                            0.261    35.476
n3514.in[2] (.names)                                             1.014    36.490
n3514.out[0] (.names)                                            0.261    36.751
n3534.in[0] (.names)                                             1.014    37.765
n3534.out[0] (.names)                                            0.261    38.026
n3544.in[1] (.names)                                             1.014    39.039
n3544.out[0] (.names)                                            0.261    39.300
n3545.in[0] (.names)                                             1.014    40.314
n3545.out[0] (.names)                                            0.261    40.575
n3529.in[2] (.names)                                             1.014    41.589
n3529.out[0] (.names)                                            0.261    41.850
n3531.in[1] (.names)                                             1.014    42.864
n3531.out[0] (.names)                                            0.261    43.125
n3535.in[1] (.names)                                             1.014    44.139
n3535.out[0] (.names)                                            0.261    44.400
n2087.in[0] (.names)                                             1.014    45.413
n2087.out[0] (.names)                                            0.261    45.674
n3540.in[1] (.names)                                             1.014    46.688
n3540.out[0] (.names)                                            0.261    46.949
n3532.in[0] (.names)                                             1.014    47.963
n3532.out[0] (.names)                                            0.261    48.224
n2801.in[0] (.names)                                             1.014    49.238
n2801.out[0] (.names)                                            0.261    49.499
n2802.in[1] (.names)                                             1.014    50.513
n2802.out[0] (.names)                                            0.261    50.774
n2803.in[1] (.names)                                             1.014    51.787
n2803.out[0] (.names)                                            0.261    52.048
n2804.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2804.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n4849.Q[0] (.latch clocked by pclk)
Endpoint  : n1915.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4849.clk[0] (.latch)                                            1.014     1.014
n4849.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4850.in[0] (.names)                                             1.014     2.070
n4850.out[0] (.names)                                            0.261     2.331
n1572.in[0] (.names)                                             1.014     3.344
n1572.out[0] (.names)                                            0.261     3.605
n4851.in[0] (.names)                                             1.014     4.619
n4851.out[0] (.names)                                            0.261     4.880
n8561.in[0] (.names)                                             1.014     5.894
n8561.out[0] (.names)                                            0.261     6.155
n8578.in[1] (.names)                                             1.014     7.169
n8578.out[0] (.names)                                            0.261     7.430
n8581.in[0] (.names)                                             1.014     8.444
n8581.out[0] (.names)                                            0.261     8.705
n8596.in[2] (.names)                                             1.014     9.719
n8596.out[0] (.names)                                            0.261     9.980
n1465.in[0] (.names)                                             1.014    10.993
n1465.out[0] (.names)                                            0.261    11.254
n8598.in[0] (.names)                                             1.014    12.268
n8598.out[0] (.names)                                            0.261    12.529
n8600.in[0] (.names)                                             1.014    13.543
n8600.out[0] (.names)                                            0.261    13.804
n8601.in[0] (.names)                                             1.014    14.818
n8601.out[0] (.names)                                            0.261    15.079
n8602.in[0] (.names)                                             1.014    16.093
n8602.out[0] (.names)                                            0.261    16.354
n8603.in[0] (.names)                                             1.014    17.367
n8603.out[0] (.names)                                            0.261    17.628
n8604.in[0] (.names)                                             1.014    18.642
n8604.out[0] (.names)                                            0.261    18.903
n8888.in[0] (.names)                                             1.014    19.917
n8888.out[0] (.names)                                            0.261    20.178
n8890.in[2] (.names)                                             1.014    21.192
n8890.out[0] (.names)                                            0.261    21.453
n8896.in[1] (.names)                                             1.014    22.467
n8896.out[0] (.names)                                            0.261    22.728
n8897.in[1] (.names)                                             1.014    23.742
n8897.out[0] (.names)                                            0.261    24.003
n8898.in[0] (.names)                                             1.014    25.016
n8898.out[0] (.names)                                            0.261    25.277
n1582.in[0] (.names)                                             1.014    26.291
n1582.out[0] (.names)                                            0.261    26.552
n8710.in[1] (.names)                                             1.014    27.566
n8710.out[0] (.names)                                            0.261    27.827
n8712.in[2] (.names)                                             1.014    28.841
n8712.out[0] (.names)                                            0.261    29.102
n8713.in[0] (.names)                                             1.014    30.116
n8713.out[0] (.names)                                            0.261    30.377
n8721.in[1] (.names)                                             1.014    31.390
n8721.out[0] (.names)                                            0.261    31.651
n8655.in[2] (.names)                                             1.014    32.665
n8655.out[0] (.names)                                            0.261    32.926
n8718.in[0] (.names)                                             1.014    33.940
n8718.out[0] (.names)                                            0.261    34.201
n8719.in[1] (.names)                                             1.014    35.215
n8719.out[0] (.names)                                            0.261    35.476
n8722.in[2] (.names)                                             1.014    36.490
n8722.out[0] (.names)                                            0.261    36.751
n8523.in[0] (.names)                                             1.014    37.765
n8523.out[0] (.names)                                            0.261    38.026
n8716.in[0] (.names)                                             1.014    39.039
n8716.out[0] (.names)                                            0.261    39.300
n8724.in[0] (.names)                                             1.014    40.314
n8724.out[0] (.names)                                            0.261    40.575
n8748.in[0] (.names)                                             1.014    41.589
n8748.out[0] (.names)                                            0.261    41.850
n8750.in[3] (.names)                                             1.014    42.864
n8750.out[0] (.names)                                            0.261    43.125
n8751.in[1] (.names)                                             1.014    44.139
n8751.out[0] (.names)                                            0.261    44.400
n1788.in[0] (.names)                                             1.014    45.413
n1788.out[0] (.names)                                            0.261    45.674
n8744.in[0] (.names)                                             1.014    46.688
n8744.out[0] (.names)                                            0.261    46.949
n8747.in[0] (.names)                                             1.014    47.963
n8747.out[0] (.names)                                            0.261    48.224
n1982.in[0] (.names)                                             1.014    49.238
n1982.out[0] (.names)                                            0.261    49.499
n2011.in[0] (.names)                                             1.014    50.513
n2011.out[0] (.names)                                            0.261    50.774
n1914.in[0] (.names)                                             1.014    51.787
n1914.out[0] (.names)                                            0.261    52.048
n1915.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1915.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n2040.Q[0] (.latch clocked by pclk)
Endpoint  : n9180.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2040.clk[0] (.latch)                                            1.014     1.014
n2040.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3717.in[0] (.names)                                             1.014     2.070
n3717.out[0] (.names)                                            0.261     2.331
n3569.in[1] (.names)                                             1.014     3.344
n3569.out[0] (.names)                                            0.261     3.605
n3718.in[0] (.names)                                             1.014     4.619
n3718.out[0] (.names)                                            0.261     4.880
n3676.in[0] (.names)                                             1.014     5.894
n3676.out[0] (.names)                                            0.261     6.155
n2787.in[0] (.names)                                             1.014     7.169
n2787.out[0] (.names)                                            0.261     7.430
n2790.in[0] (.names)                                             1.014     8.444
n2790.out[0] (.names)                                            0.261     8.705
n2836.in[1] (.names)                                             1.014     9.719
n2836.out[0] (.names)                                            0.261     9.980
n1539.in[1] (.names)                                             1.014    10.993
n1539.out[0] (.names)                                            0.261    11.254
n11659.in[0] (.names)                                            1.014    12.268
n11659.out[0] (.names)                                           0.261    12.529
n11661.in[3] (.names)                                            1.014    13.543
n11661.out[0] (.names)                                           0.261    13.804
n11662.in[0] (.names)                                            1.014    14.818
n11662.out[0] (.names)                                           0.261    15.079
n11645.in[0] (.names)                                            1.014    16.093
n11645.out[0] (.names)                                           0.261    16.354
n11065.in[1] (.names)                                            1.014    17.367
n11065.out[0] (.names)                                           0.261    17.628
n11302.in[0] (.names)                                            1.014    18.642
n11302.out[0] (.names)                                           0.261    18.903
n11300.in[2] (.names)                                            1.014    19.917
n11300.out[0] (.names)                                           0.261    20.178
n11288.in[1] (.names)                                            1.014    21.192
n11288.out[0] (.names)                                           0.261    21.453
n11290.in[2] (.names)                                            1.014    22.467
n11290.out[0] (.names)                                           0.261    22.728
n11285.in[2] (.names)                                            1.014    23.742
n11285.out[0] (.names)                                           0.261    24.003
n11306.in[2] (.names)                                            1.014    25.016
n11306.out[0] (.names)                                           0.261    25.277
n11304.in[0] (.names)                                            1.014    26.291
n11304.out[0] (.names)                                           0.261    26.552
n11274.in[0] (.names)                                            1.014    27.566
n11274.out[0] (.names)                                           0.261    27.827
n9531.in[1] (.names)                                             1.014    28.841
n9531.out[0] (.names)                                            0.261    29.102
n9532.in[1] (.names)                                             1.014    30.116
n9532.out[0] (.names)                                            0.261    30.377
n9550.in[1] (.names)                                             1.014    31.390
n9550.out[0] (.names)                                            0.261    31.651
n9556.in[0] (.names)                                             1.014    32.665
n9556.out[0] (.names)                                            0.261    32.926
n9557.in[0] (.names)                                             1.014    33.940
n9557.out[0] (.names)                                            0.261    34.201
n9558.in[2] (.names)                                             1.014    35.215
n9558.out[0] (.names)                                            0.261    35.476
n9564.in[0] (.names)                                             1.014    36.490
n9564.out[0] (.names)                                            0.261    36.751
n9565.in[1] (.names)                                             1.014    37.765
n9565.out[0] (.names)                                            0.261    38.026
n9566.in[0] (.names)                                             1.014    39.039
n9566.out[0] (.names)                                            0.261    39.300
n9421.in[0] (.names)                                             1.014    40.314
n9421.out[0] (.names)                                            0.261    40.575
n1564.in[2] (.names)                                             1.014    41.589
n1564.out[0] (.names)                                            0.261    41.850
n1994.in[3] (.names)                                             1.014    42.864
n1994.out[0] (.names)                                            0.261    43.125
n9418.in[0] (.names)                                             1.014    44.139
n9418.out[0] (.names)                                            0.261    44.400
n9424.in[2] (.names)                                             1.014    45.413
n9424.out[0] (.names)                                            0.261    45.674
n9082.in[2] (.names)                                             1.014    46.688
n9082.out[0] (.names)                                            0.261    46.949
n9075.in[0] (.names)                                             1.014    47.963
n9075.out[0] (.names)                                            0.261    48.224
n9088.in[1] (.names)                                             1.014    49.238
n9088.out[0] (.names)                                            0.261    49.499
n1393.in[0] (.names)                                             1.014    50.513
n1393.out[0] (.names)                                            0.261    50.774
n9240.in[2] (.names)                                             1.014    51.787
n9240.out[0] (.names)                                            0.261    52.048
n9180.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9180.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n7821.Q[0] (.latch clocked by pclk)
Endpoint  : n1425.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7821.clk[0] (.latch)                                            1.014     1.014
n7821.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7822.in[1] (.names)                                             1.014     2.070
n7822.out[0] (.names)                                            0.261     2.331
n7759.in[0] (.names)                                             1.014     3.344
n7759.out[0] (.names)                                            0.261     3.605
n8197.in[3] (.names)                                             1.014     4.619
n8197.out[0] (.names)                                            0.261     4.880
n8198.in[0] (.names)                                             1.014     5.894
n8198.out[0] (.names)                                            0.261     6.155
n8199.in[1] (.names)                                             1.014     7.169
n8199.out[0] (.names)                                            0.261     7.430
n8203.in[2] (.names)                                             1.014     8.444
n8203.out[0] (.names)                                            0.261     8.705
n8200.in[0] (.names)                                             1.014     9.719
n8200.out[0] (.names)                                            0.261     9.980
n8202.in[0] (.names)                                             1.014    10.993
n8202.out[0] (.names)                                            0.261    11.254
n8204.in[0] (.names)                                             1.014    12.268
n8204.out[0] (.names)                                            0.261    12.529
n6338.in[1] (.names)                                             1.014    13.543
n6338.out[0] (.names)                                            0.261    13.804
n8159.in[0] (.names)                                             1.014    14.818
n8159.out[0] (.names)                                            0.261    15.079
n7901.in[0] (.names)                                             1.014    16.093
n7901.out[0] (.names)                                            0.261    16.354
n8160.in[1] (.names)                                             1.014    17.367
n8160.out[0] (.names)                                            0.261    17.628
n8162.in[0] (.names)                                             1.014    18.642
n8162.out[0] (.names)                                            0.261    18.903
n8135.in[0] (.names)                                             1.014    19.917
n8135.out[0] (.names)                                            0.261    20.178
n8121.in[0] (.names)                                             1.014    21.192
n8121.out[0] (.names)                                            0.261    21.453
n8122.in[0] (.names)                                             1.014    22.467
n8122.out[0] (.names)                                            0.261    22.728
n8125.in[3] (.names)                                             1.014    23.742
n8125.out[0] (.names)                                            0.261    24.003
n8117.in[1] (.names)                                             1.014    25.016
n8117.out[0] (.names)                                            0.261    25.277
n8325.in[1] (.names)                                             1.014    26.291
n8325.out[0] (.names)                                            0.261    26.552
n8326.in[1] (.names)                                             1.014    27.566
n8326.out[0] (.names)                                            0.261    27.827
n8319.in[1] (.names)                                             1.014    28.841
n8319.out[0] (.names)                                            0.261    29.102
n4455.in[1] (.names)                                             1.014    30.116
n4455.out[0] (.names)                                            0.261    30.377
n8320.in[1] (.names)                                             1.014    31.390
n8320.out[0] (.names)                                            0.261    31.651
n7802.in[1] (.names)                                             1.014    32.665
n7802.out[0] (.names)                                            0.261    32.926
n7803.in[0] (.names)                                             1.014    33.940
n7803.out[0] (.names)                                            0.261    34.201
n7791.in[1] (.names)                                             1.014    35.215
n7791.out[0] (.names)                                            0.261    35.476
n7794.in[0] (.names)                                             1.014    36.490
n7794.out[0] (.names)                                            0.261    36.751
n7797.in[1] (.names)                                             1.014    37.765
n7797.out[0] (.names)                                            0.261    38.026
n7813.in[2] (.names)                                             1.014    39.039
n7813.out[0] (.names)                                            0.261    39.300
n7823.in[0] (.names)                                             1.014    40.314
n7823.out[0] (.names)                                            0.261    40.575
n7824.in[0] (.names)                                             1.014    41.589
n7824.out[0] (.names)                                            0.261    41.850
n6352.in[0] (.names)                                             1.014    42.864
n6352.out[0] (.names)                                            0.261    43.125
n7850.in[0] (.names)                                             1.014    44.139
n7850.out[0] (.names)                                            0.261    44.400
n7857.in[2] (.names)                                             1.014    45.413
n7857.out[0] (.names)                                            0.261    45.674
n7864.in[0] (.names)                                             1.014    46.688
n7864.out[0] (.names)                                            0.261    46.949
n7865.in[0] (.names)                                             1.014    47.963
n7865.out[0] (.names)                                            0.261    48.224
n7866.in[0] (.names)                                             1.014    49.238
n7866.out[0] (.names)                                            0.261    49.499
n5064.in[1] (.names)                                             1.014    50.513
n5064.out[0] (.names)                                            0.261    50.774
n7367.in[0] (.names)                                             1.014    51.787
n7367.out[0] (.names)                                            0.261    52.048
n1425.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1425.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n8555.Q[0] (.latch clocked by pclk)
Endpoint  : n1451.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8555.clk[0] (.latch)                                            1.014     1.014
n8555.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9408.in[1] (.names)                                             1.014     2.070
n9408.out[0] (.names)                                            0.261     2.331
n9410.in[0] (.names)                                             1.014     3.344
n9410.out[0] (.names)                                            0.261     3.605
n9402.in[2] (.names)                                             1.014     4.619
n9402.out[0] (.names)                                            0.261     4.880
n9404.in[0] (.names)                                             1.014     5.894
n9404.out[0] (.names)                                            0.261     6.155
n9415.in[1] (.names)                                             1.014     7.169
n9415.out[0] (.names)                                            0.261     7.430
n9412.in[0] (.names)                                             1.014     8.444
n9412.out[0] (.names)                                            0.261     8.705
n9002.in[3] (.names)                                             1.014     9.719
n9002.out[0] (.names)                                            0.261     9.980
n8957.in[0] (.names)                                             1.014    10.993
n8957.out[0] (.names)                                            0.261    11.254
n8958.in[1] (.names)                                             1.014    12.268
n8958.out[0] (.names)                                            0.261    12.529
n8680.in[3] (.names)                                             1.014    13.543
n8680.out[0] (.names)                                            0.261    13.804
n3993.in[1] (.names)                                             1.014    14.818
n3993.out[0] (.names)                                            0.261    15.079
n8966.in[0] (.names)                                             1.014    16.093
n8966.out[0] (.names)                                            0.261    16.354
n8791.in[0] (.names)                                             1.014    17.367
n8791.out[0] (.names)                                            0.261    17.628
n8925.in[0] (.names)                                             1.014    18.642
n8925.out[0] (.names)                                            0.261    18.903
n4512.in[1] (.names)                                             1.014    19.917
n4512.out[0] (.names)                                            0.261    20.178
n4514.in[0] (.names)                                             1.014    21.192
n4514.out[0] (.names)                                            0.261    21.453
n1505.in[2] (.names)                                             1.014    22.467
n1505.out[0] (.names)                                            0.261    22.728
n4515.in[1] (.names)                                             1.014    23.742
n4515.out[0] (.names)                                            0.261    24.003
n4516.in[0] (.names)                                             1.014    25.016
n4516.out[0] (.names)                                            0.261    25.277
n4517.in[1] (.names)                                             1.014    26.291
n4517.out[0] (.names)                                            0.261    26.552
n4437.in[2] (.names)                                             1.014    27.566
n4437.out[0] (.names)                                            0.261    27.827
n4492.in[0] (.names)                                             1.014    28.841
n4492.out[0] (.names)                                            0.261    29.102
n4518.in[0] (.names)                                             1.014    30.116
n4518.out[0] (.names)                                            0.261    30.377
n4519.in[1] (.names)                                             1.014    31.390
n4519.out[0] (.names)                                            0.261    31.651
n4520.in[0] (.names)                                             1.014    32.665
n4520.out[0] (.names)                                            0.261    32.926
n4502.in[2] (.names)                                             1.014    33.940
n4502.out[0] (.names)                                            0.261    34.201
n4504.in[1] (.names)                                             1.014    35.215
n4504.out[0] (.names)                                            0.261    35.476
n4523.in[1] (.names)                                             1.014    36.490
n4523.out[0] (.names)                                            0.261    36.751
n4548.in[0] (.names)                                             1.014    37.765
n4548.out[0] (.names)                                            0.261    38.026
n4549.in[0] (.names)                                             1.014    39.039
n4549.out[0] (.names)                                            0.261    39.300
n7492.in[1] (.names)                                             1.014    40.314
n7492.out[0] (.names)                                            0.261    40.575
n6404.in[0] (.names)                                             1.014    41.589
n6404.out[0] (.names)                                            0.261    41.850
n7520.in[0] (.names)                                             1.014    42.864
n7520.out[0] (.names)                                            0.261    43.125
n7523.in[1] (.names)                                             1.014    44.139
n7523.out[0] (.names)                                            0.261    44.400
n1610.in[2] (.names)                                             1.014    45.413
n1610.out[0] (.names)                                            0.261    45.674
n7524.in[0] (.names)                                             1.014    46.688
n7524.out[0] (.names)                                            0.261    46.949
n7525.in[0] (.names)                                             1.014    47.963
n7525.out[0] (.names)                                            0.261    48.224
n7754.in[1] (.names)                                             1.014    49.238
n7754.out[0] (.names)                                            0.261    49.499
n7726.in[1] (.names)                                             1.014    50.513
n7726.out[0] (.names)                                            0.261    50.774
n6302.in[1] (.names)                                             1.014    51.787
n6302.out[0] (.names)                                            0.261    52.048
n1451.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1451.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n8555.Q[0] (.latch clocked by pclk)
Endpoint  : n7723.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8555.clk[0] (.latch)                                            1.014     1.014
n8555.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9408.in[1] (.names)                                             1.014     2.070
n9408.out[0] (.names)                                            0.261     2.331
n9410.in[0] (.names)                                             1.014     3.344
n9410.out[0] (.names)                                            0.261     3.605
n9402.in[2] (.names)                                             1.014     4.619
n9402.out[0] (.names)                                            0.261     4.880
n9404.in[0] (.names)                                             1.014     5.894
n9404.out[0] (.names)                                            0.261     6.155
n9415.in[1] (.names)                                             1.014     7.169
n9415.out[0] (.names)                                            0.261     7.430
n9412.in[0] (.names)                                             1.014     8.444
n9412.out[0] (.names)                                            0.261     8.705
n9002.in[3] (.names)                                             1.014     9.719
n9002.out[0] (.names)                                            0.261     9.980
n8957.in[0] (.names)                                             1.014    10.993
n8957.out[0] (.names)                                            0.261    11.254
n8958.in[1] (.names)                                             1.014    12.268
n8958.out[0] (.names)                                            0.261    12.529
n8680.in[3] (.names)                                             1.014    13.543
n8680.out[0] (.names)                                            0.261    13.804
n3993.in[1] (.names)                                             1.014    14.818
n3993.out[0] (.names)                                            0.261    15.079
n8966.in[0] (.names)                                             1.014    16.093
n8966.out[0] (.names)                                            0.261    16.354
n8791.in[0] (.names)                                             1.014    17.367
n8791.out[0] (.names)                                            0.261    17.628
n8925.in[0] (.names)                                             1.014    18.642
n8925.out[0] (.names)                                            0.261    18.903
n4512.in[1] (.names)                                             1.014    19.917
n4512.out[0] (.names)                                            0.261    20.178
n4514.in[0] (.names)                                             1.014    21.192
n4514.out[0] (.names)                                            0.261    21.453
n1505.in[2] (.names)                                             1.014    22.467
n1505.out[0] (.names)                                            0.261    22.728
n4515.in[1] (.names)                                             1.014    23.742
n4515.out[0] (.names)                                            0.261    24.003
n4516.in[0] (.names)                                             1.014    25.016
n4516.out[0] (.names)                                            0.261    25.277
n4517.in[1] (.names)                                             1.014    26.291
n4517.out[0] (.names)                                            0.261    26.552
n4437.in[2] (.names)                                             1.014    27.566
n4437.out[0] (.names)                                            0.261    27.827
n4492.in[0] (.names)                                             1.014    28.841
n4492.out[0] (.names)                                            0.261    29.102
n4518.in[0] (.names)                                             1.014    30.116
n4518.out[0] (.names)                                            0.261    30.377
n4519.in[1] (.names)                                             1.014    31.390
n4519.out[0] (.names)                                            0.261    31.651
n4520.in[0] (.names)                                             1.014    32.665
n4520.out[0] (.names)                                            0.261    32.926
n4502.in[2] (.names)                                             1.014    33.940
n4502.out[0] (.names)                                            0.261    34.201
n4504.in[1] (.names)                                             1.014    35.215
n4504.out[0] (.names)                                            0.261    35.476
n4523.in[1] (.names)                                             1.014    36.490
n4523.out[0] (.names)                                            0.261    36.751
n4548.in[0] (.names)                                             1.014    37.765
n4548.out[0] (.names)                                            0.261    38.026
n4549.in[0] (.names)                                             1.014    39.039
n4549.out[0] (.names)                                            0.261    39.300
n7492.in[1] (.names)                                             1.014    40.314
n7492.out[0] (.names)                                            0.261    40.575
n6404.in[0] (.names)                                             1.014    41.589
n6404.out[0] (.names)                                            0.261    41.850
n7520.in[0] (.names)                                             1.014    42.864
n7520.out[0] (.names)                                            0.261    43.125
n7523.in[1] (.names)                                             1.014    44.139
n7523.out[0] (.names)                                            0.261    44.400
n1610.in[2] (.names)                                             1.014    45.413
n1610.out[0] (.names)                                            0.261    45.674
n7524.in[0] (.names)                                             1.014    46.688
n7524.out[0] (.names)                                            0.261    46.949
n7525.in[0] (.names)                                             1.014    47.963
n7525.out[0] (.names)                                            0.261    48.224
n7754.in[1] (.names)                                             1.014    49.238
n7754.out[0] (.names)                                            0.261    49.499
n7726.in[1] (.names)                                             1.014    50.513
n7726.out[0] (.names)                                            0.261    50.774
n6302.in[1] (.names)                                             1.014    51.787
n6302.out[0] (.names)                                            0.261    52.048
n7723.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7723.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n8555.Q[0] (.latch clocked by pclk)
Endpoint  : n7446.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8555.clk[0] (.latch)                                            1.014     1.014
n8555.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9408.in[1] (.names)                                             1.014     2.070
n9408.out[0] (.names)                                            0.261     2.331
n9410.in[0] (.names)                                             1.014     3.344
n9410.out[0] (.names)                                            0.261     3.605
n9402.in[2] (.names)                                             1.014     4.619
n9402.out[0] (.names)                                            0.261     4.880
n9404.in[0] (.names)                                             1.014     5.894
n9404.out[0] (.names)                                            0.261     6.155
n9415.in[1] (.names)                                             1.014     7.169
n9415.out[0] (.names)                                            0.261     7.430
n9412.in[0] (.names)                                             1.014     8.444
n9412.out[0] (.names)                                            0.261     8.705
n9002.in[3] (.names)                                             1.014     9.719
n9002.out[0] (.names)                                            0.261     9.980
n8957.in[0] (.names)                                             1.014    10.993
n8957.out[0] (.names)                                            0.261    11.254
n8958.in[1] (.names)                                             1.014    12.268
n8958.out[0] (.names)                                            0.261    12.529
n8680.in[3] (.names)                                             1.014    13.543
n8680.out[0] (.names)                                            0.261    13.804
n3993.in[1] (.names)                                             1.014    14.818
n3993.out[0] (.names)                                            0.261    15.079
n8966.in[0] (.names)                                             1.014    16.093
n8966.out[0] (.names)                                            0.261    16.354
n8791.in[0] (.names)                                             1.014    17.367
n8791.out[0] (.names)                                            0.261    17.628
n8925.in[0] (.names)                                             1.014    18.642
n8925.out[0] (.names)                                            0.261    18.903
n4512.in[1] (.names)                                             1.014    19.917
n4512.out[0] (.names)                                            0.261    20.178
n4514.in[0] (.names)                                             1.014    21.192
n4514.out[0] (.names)                                            0.261    21.453
n1505.in[2] (.names)                                             1.014    22.467
n1505.out[0] (.names)                                            0.261    22.728
n4515.in[1] (.names)                                             1.014    23.742
n4515.out[0] (.names)                                            0.261    24.003
n4516.in[0] (.names)                                             1.014    25.016
n4516.out[0] (.names)                                            0.261    25.277
n4517.in[1] (.names)                                             1.014    26.291
n4517.out[0] (.names)                                            0.261    26.552
n4437.in[2] (.names)                                             1.014    27.566
n4437.out[0] (.names)                                            0.261    27.827
n4492.in[0] (.names)                                             1.014    28.841
n4492.out[0] (.names)                                            0.261    29.102
n4518.in[0] (.names)                                             1.014    30.116
n4518.out[0] (.names)                                            0.261    30.377
n4519.in[1] (.names)                                             1.014    31.390
n4519.out[0] (.names)                                            0.261    31.651
n4520.in[0] (.names)                                             1.014    32.665
n4520.out[0] (.names)                                            0.261    32.926
n4502.in[2] (.names)                                             1.014    33.940
n4502.out[0] (.names)                                            0.261    34.201
n4504.in[1] (.names)                                             1.014    35.215
n4504.out[0] (.names)                                            0.261    35.476
n4523.in[1] (.names)                                             1.014    36.490
n4523.out[0] (.names)                                            0.261    36.751
n4548.in[0] (.names)                                             1.014    37.765
n4548.out[0] (.names)                                            0.261    38.026
n4549.in[0] (.names)                                             1.014    39.039
n4549.out[0] (.names)                                            0.261    39.300
n7492.in[1] (.names)                                             1.014    40.314
n7492.out[0] (.names)                                            0.261    40.575
n6404.in[0] (.names)                                             1.014    41.589
n6404.out[0] (.names)                                            0.261    41.850
n7662.in[0] (.names)                                             1.014    42.864
n7662.out[0] (.names)                                            0.261    43.125
n7396.in[1] (.names)                                             1.014    44.139
n7396.out[0] (.names)                                            0.261    44.400
n7658.in[0] (.names)                                             1.014    45.413
n7658.out[0] (.names)                                            0.261    45.674
n7659.in[0] (.names)                                             1.014    46.688
n7659.out[0] (.names)                                            0.261    46.949
n7660.in[0] (.names)                                             1.014    47.963
n7660.out[0] (.names)                                            0.261    48.224
n7443.in[0] (.names)                                             1.014    49.238
n7443.out[0] (.names)                                            0.261    49.499
n7444.in[1] (.names)                                             1.014    50.513
n7444.out[0] (.names)                                            0.261    50.774
n7445.in[1] (.names)                                             1.014    51.787
n7445.out[0] (.names)                                            0.261    52.048
n7446.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7446.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n1398.Q[0] (.latch clocked by pclk)
Endpoint  : n2177.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1398.clk[0] (.latch)                                            1.014     1.014
n1398.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8141.in[0] (.names)                                             1.014     2.070
n8141.out[0] (.names)                                            0.261     2.331
n8213.in[2] (.names)                                             1.014     3.344
n8213.out[0] (.names)                                            0.261     3.605
n8201.in[1] (.names)                                             1.014     4.619
n8201.out[0] (.names)                                            0.261     4.880
n1492.in[0] (.names)                                             1.014     5.894
n1492.out[0] (.names)                                            0.261     6.155
n12067.in[0] (.names)                                            1.014     7.169
n12067.out[0] (.names)                                           0.261     7.430
n12068.in[2] (.names)                                            1.014     8.444
n12068.out[0] (.names)                                           0.261     8.705
n12025.in[1] (.names)                                            1.014     9.719
n12025.out[0] (.names)                                           0.261     9.980
n12023.in[2] (.names)                                            1.014    10.993
n12023.out[0] (.names)                                           0.261    11.254
n12024.in[0] (.names)                                            1.014    12.268
n12024.out[0] (.names)                                           0.261    12.529
n11845.in[0] (.names)                                            1.014    13.543
n11845.out[0] (.names)                                           0.261    13.804
n12026.in[0] (.names)                                            1.014    14.818
n12026.out[0] (.names)                                           0.261    15.079
n8386.in[3] (.names)                                             1.014    16.093
n8386.out[0] (.names)                                            0.261    16.354
n11909.in[0] (.names)                                            1.014    17.367
n11909.out[0] (.names)                                           0.261    17.628
n11915.in[2] (.names)                                            1.014    18.642
n11915.out[0] (.names)                                           0.261    18.903
n11917.in[2] (.names)                                            1.014    19.917
n11917.out[0] (.names)                                           0.261    20.178
n11865.in[1] (.names)                                            1.014    21.192
n11865.out[0] (.names)                                           0.261    21.453
n11919.in[0] (.names)                                            1.014    22.467
n11919.out[0] (.names)                                           0.261    22.728
n11924.in[0] (.names)                                            1.014    23.742
n11924.out[0] (.names)                                           0.261    24.003
n11925.in[0] (.names)                                            1.014    25.016
n11925.out[0] (.names)                                           0.261    25.277
n11923.in[0] (.names)                                            1.014    26.291
n11923.out[0] (.names)                                           0.261    26.552
n11926.in[2] (.names)                                            1.014    27.566
n11926.out[0] (.names)                                           0.261    27.827
n11927.in[0] (.names)                                            1.014    28.841
n11927.out[0] (.names)                                           0.261    29.102
n11928.in[1] (.names)                                            1.014    30.116
n11928.out[0] (.names)                                           0.261    30.377
n11929.in[0] (.names)                                            1.014    31.390
n11929.out[0] (.names)                                           0.261    31.651
n11784.in[0] (.names)                                            1.014    32.665
n11784.out[0] (.names)                                           0.261    32.926
n1824.in[0] (.names)                                             1.014    33.940
n1824.out[0] (.names)                                            0.261    34.201
n2731.in[0] (.names)                                             1.014    35.215
n2731.out[0] (.names)                                            0.261    35.476
n3069.in[0] (.names)                                             1.014    36.490
n3069.out[0] (.names)                                            0.261    36.751
n3066.in[0] (.names)                                             1.014    37.765
n3066.out[0] (.names)                                            0.261    38.026
n3060.in[1] (.names)                                             1.014    39.039
n3060.out[0] (.names)                                            0.261    39.300
n3061.in[0] (.names)                                             1.014    40.314
n3061.out[0] (.names)                                            0.261    40.575
n2990.in[0] (.names)                                             1.014    41.589
n2990.out[0] (.names)                                            0.261    41.850
n2963.in[0] (.names)                                             1.014    42.864
n2963.out[0] (.names)                                            0.261    43.125
n3062.in[1] (.names)                                             1.014    44.139
n3062.out[0] (.names)                                            0.261    44.400
n3164.in[2] (.names)                                             1.014    45.413
n3164.out[0] (.names)                                            0.261    45.674
n3184.in[0] (.names)                                             1.014    46.688
n3184.out[0] (.names)                                            0.261    46.949
n2103.in[0] (.names)                                             1.014    47.963
n2103.out[0] (.names)                                            0.261    48.224
n3186.in[0] (.names)                                             1.014    49.238
n3186.out[0] (.names)                                            0.261    49.499
n3187.in[1] (.names)                                             1.014    50.513
n3187.out[0] (.names)                                            0.261    50.774
n2176.in[1] (.names)                                             1.014    51.787
n2176.out[0] (.names)                                            0.261    52.048
n2177.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2177.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n2985.Q[0] (.latch clocked by pclk)
Endpoint  : n9057.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2985.clk[0] (.latch)                                            1.014     1.014
n2985.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3790.in[1] (.names)                                             1.014     2.070
n3790.out[0] (.names)                                            0.261     2.331
n3803.in[0] (.names)                                             1.014     3.344
n3803.out[0] (.names)                                            0.261     3.605
n2939.in[0] (.names)                                             1.014     4.619
n2939.out[0] (.names)                                            0.261     4.880
n3990.in[0] (.names)                                             1.014     5.894
n3990.out[0] (.names)                                            0.261     6.155
n3096.in[0] (.names)                                             1.014     7.169
n3096.out[0] (.names)                                            0.261     7.430
n9393.in[2] (.names)                                             1.014     8.444
n9393.out[0] (.names)                                            0.261     8.705
n9395.in[0] (.names)                                             1.014     9.719
n9395.out[0] (.names)                                            0.261     9.980
n9397.in[0] (.names)                                             1.014    10.993
n9397.out[0] (.names)                                            0.261    11.254
n9368.in[1] (.names)                                             1.014    12.268
n9368.out[0] (.names)                                            0.261    12.529
n9335.in[0] (.names)                                             1.014    13.543
n9335.out[0] (.names)                                            0.261    13.804
n9336.in[1] (.names)                                             1.014    14.818
n9336.out[0] (.names)                                            0.261    15.079
n9355.in[0] (.names)                                             1.014    16.093
n9355.out[0] (.names)                                            0.261    16.354
n9237.in[2] (.names)                                             1.014    17.367
n9237.out[0] (.names)                                            0.261    17.628
n9223.in[2] (.names)                                             1.014    18.642
n9223.out[0] (.names)                                            0.261    18.903
n9225.in[1] (.names)                                             1.014    19.917
n9225.out[0] (.names)                                            0.261    20.178
n9839.in[0] (.names)                                             1.014    21.192
n9839.out[0] (.names)                                            0.261    21.453
n9844.in[0] (.names)                                             1.014    22.467
n9844.out[0] (.names)                                            0.261    22.728
n9797.in[0] (.names)                                             1.014    23.742
n9797.out[0] (.names)                                            0.261    24.003
n9798.in[3] (.names)                                             1.014    25.016
n9798.out[0] (.names)                                            0.261    25.277
n9802.in[0] (.names)                                             1.014    26.291
n9802.out[0] (.names)                                            0.261    26.552
n9805.in[1] (.names)                                             1.014    27.566
n9805.out[0] (.names)                                            0.261    27.827
n9806.in[0] (.names)                                             1.014    28.841
n9806.out[0] (.names)                                            0.261    29.102
n9807.in[0] (.names)                                             1.014    30.116
n9807.out[0] (.names)                                            0.261    30.377
n8502.in[1] (.names)                                             1.014    31.390
n8502.out[0] (.names)                                            0.261    31.651
n9808.in[0] (.names)                                             1.014    32.665
n9808.out[0] (.names)                                            0.261    32.926
n9873.in[1] (.names)                                             1.014    33.940
n9873.out[0] (.names)                                            0.261    34.201
n9878.in[1] (.names)                                             1.014    35.215
n9878.out[0] (.names)                                            0.261    35.476
n6496.in[1] (.names)                                             1.014    36.490
n6496.out[0] (.names)                                            0.261    36.751
n9880.in[1] (.names)                                             1.014    37.765
n9880.out[0] (.names)                                            0.261    38.026
n9814.in[1] (.names)                                             1.014    39.039
n9814.out[0] (.names)                                            0.261    39.300
n9800.in[0] (.names)                                             1.014    40.314
n9800.out[0] (.names)                                            0.261    40.575
n9801.in[2] (.names)                                             1.014    41.589
n9801.out[0] (.names)                                            0.261    41.850
n9794.in[1] (.names)                                             1.014    42.864
n9794.out[0] (.names)                                            0.261    43.125
n9804.in[0] (.names)                                             1.014    44.139
n9804.out[0] (.names)                                            0.261    44.400
n9820.in[1] (.names)                                             1.014    45.413
n9820.out[0] (.names)                                            0.261    45.674
n9755.in[0] (.names)                                             1.014    46.688
n9755.out[0] (.names)                                            0.261    46.949
n9821.in[0] (.names)                                             1.014    47.963
n9821.out[0] (.names)                                            0.261    48.224
n8534.in[1] (.names)                                             1.014    49.238
n8534.out[0] (.names)                                            0.261    49.499
n1893.in[0] (.names)                                             1.014    50.513
n1893.out[0] (.names)                                            0.261    50.774
n9056.in[0] (.names)                                             1.014    51.787
n9056.out[0] (.names)                                            0.261    52.048
n9057.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9057.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n2985.Q[0] (.latch clocked by pclk)
Endpoint  : n9766.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2985.clk[0] (.latch)                                            1.014     1.014
n2985.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3790.in[1] (.names)                                             1.014     2.070
n3790.out[0] (.names)                                            0.261     2.331
n3803.in[0] (.names)                                             1.014     3.344
n3803.out[0] (.names)                                            0.261     3.605
n2939.in[0] (.names)                                             1.014     4.619
n2939.out[0] (.names)                                            0.261     4.880
n3990.in[0] (.names)                                             1.014     5.894
n3990.out[0] (.names)                                            0.261     6.155
n3096.in[0] (.names)                                             1.014     7.169
n3096.out[0] (.names)                                            0.261     7.430
n9393.in[2] (.names)                                             1.014     8.444
n9393.out[0] (.names)                                            0.261     8.705
n9395.in[0] (.names)                                             1.014     9.719
n9395.out[0] (.names)                                            0.261     9.980
n9397.in[0] (.names)                                             1.014    10.993
n9397.out[0] (.names)                                            0.261    11.254
n9368.in[1] (.names)                                             1.014    12.268
n9368.out[0] (.names)                                            0.261    12.529
n9335.in[0] (.names)                                             1.014    13.543
n9335.out[0] (.names)                                            0.261    13.804
n9336.in[1] (.names)                                             1.014    14.818
n9336.out[0] (.names)                                            0.261    15.079
n9355.in[0] (.names)                                             1.014    16.093
n9355.out[0] (.names)                                            0.261    16.354
n9237.in[2] (.names)                                             1.014    17.367
n9237.out[0] (.names)                                            0.261    17.628
n9223.in[2] (.names)                                             1.014    18.642
n9223.out[0] (.names)                                            0.261    18.903
n9225.in[1] (.names)                                             1.014    19.917
n9225.out[0] (.names)                                            0.261    20.178
n9839.in[0] (.names)                                             1.014    21.192
n9839.out[0] (.names)                                            0.261    21.453
n9844.in[0] (.names)                                             1.014    22.467
n9844.out[0] (.names)                                            0.261    22.728
n9797.in[0] (.names)                                             1.014    23.742
n9797.out[0] (.names)                                            0.261    24.003
n9798.in[3] (.names)                                             1.014    25.016
n9798.out[0] (.names)                                            0.261    25.277
n9802.in[0] (.names)                                             1.014    26.291
n9802.out[0] (.names)                                            0.261    26.552
n9805.in[1] (.names)                                             1.014    27.566
n9805.out[0] (.names)                                            0.261    27.827
n9806.in[0] (.names)                                             1.014    28.841
n9806.out[0] (.names)                                            0.261    29.102
n9807.in[0] (.names)                                             1.014    30.116
n9807.out[0] (.names)                                            0.261    30.377
n8502.in[1] (.names)                                             1.014    31.390
n8502.out[0] (.names)                                            0.261    31.651
n9808.in[0] (.names)                                             1.014    32.665
n9808.out[0] (.names)                                            0.261    32.926
n9873.in[1] (.names)                                             1.014    33.940
n9873.out[0] (.names)                                            0.261    34.201
n9878.in[1] (.names)                                             1.014    35.215
n9878.out[0] (.names)                                            0.261    35.476
n6496.in[1] (.names)                                             1.014    36.490
n6496.out[0] (.names)                                            0.261    36.751
n9880.in[1] (.names)                                             1.014    37.765
n9880.out[0] (.names)                                            0.261    38.026
n9814.in[1] (.names)                                             1.014    39.039
n9814.out[0] (.names)                                            0.261    39.300
n9800.in[0] (.names)                                             1.014    40.314
n9800.out[0] (.names)                                            0.261    40.575
n9801.in[2] (.names)                                             1.014    41.589
n9801.out[0] (.names)                                            0.261    41.850
n9794.in[1] (.names)                                             1.014    42.864
n9794.out[0] (.names)                                            0.261    43.125
n9804.in[0] (.names)                                             1.014    44.139
n9804.out[0] (.names)                                            0.261    44.400
n9820.in[1] (.names)                                             1.014    45.413
n9820.out[0] (.names)                                            0.261    45.674
n9755.in[0] (.names)                                             1.014    46.688
n9755.out[0] (.names)                                            0.261    46.949
n9821.in[0] (.names)                                             1.014    47.963
n9821.out[0] (.names)                                            0.261    48.224
n8534.in[1] (.names)                                             1.014    49.238
n8534.out[0] (.names)                                            0.261    49.499
n1893.in[0] (.names)                                             1.014    50.513
n1893.out[0] (.names)                                            0.261    50.774
n9056.in[0] (.names)                                             1.014    51.787
n9056.out[0] (.names)                                            0.261    52.048
n9766.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9766.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n1439.Q[0] (.latch clocked by pclk)
Endpoint  : n11297.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1439.clk[0] (.latch)                                            1.014     1.014
n1439.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11725.in[1] (.names)                                            1.014     2.070
n11725.out[0] (.names)                                           0.261     2.331
n11726.in[1] (.names)                                            1.014     3.344
n11726.out[0] (.names)                                           0.261     3.605
n11727.in[2] (.names)                                            1.014     4.619
n11727.out[0] (.names)                                           0.261     4.880
n11730.in[1] (.names)                                            1.014     5.894
n11730.out[0] (.names)                                           0.261     6.155
n11731.in[1] (.names)                                            1.014     7.169
n11731.out[0] (.names)                                           0.261     7.430
n11732.in[0] (.names)                                            1.014     8.444
n11732.out[0] (.names)                                           0.261     8.705
n1841.in[0] (.names)                                             1.014     9.719
n1841.out[0] (.names)                                            0.261     9.980
n1827.in[0] (.names)                                             1.014    10.993
n1827.out[0] (.names)                                            0.261    11.254
n10392.in[1] (.names)                                            1.014    12.268
n10392.out[0] (.names)                                           0.261    12.529
n10393.in[1] (.names)                                            1.014    13.543
n10393.out[0] (.names)                                           0.261    13.804
n10394.in[0] (.names)                                            1.014    14.818
n10394.out[0] (.names)                                           0.261    15.079
n10149.in[0] (.names)                                            1.014    16.093
n10149.out[0] (.names)                                           0.261    16.354
n10395.in[0] (.names)                                            1.014    17.367
n10395.out[0] (.names)                                           0.261    17.628
n10396.in[1] (.names)                                            1.014    18.642
n10396.out[0] (.names)                                           0.261    18.903
n10259.in[1] (.names)                                            1.014    19.917
n10259.out[0] (.names)                                           0.261    20.178
n10460.in[0] (.names)                                            1.014    21.192
n10460.out[0] (.names)                                           0.261    21.453
n10228.in[0] (.names)                                            1.014    22.467
n10228.out[0] (.names)                                           0.261    22.728
n10295.in[0] (.names)                                            1.014    23.742
n10295.out[0] (.names)                                           0.261    24.003
n10461.in[0] (.names)                                            1.014    25.016
n10461.out[0] (.names)                                           0.261    25.277
n10466.in[2] (.names)                                            1.014    26.291
n10466.out[0] (.names)                                           0.261    26.552
n10470.in[0] (.names)                                            1.014    27.566
n10470.out[0] (.names)                                           0.261    27.827
n10474.in[2] (.names)                                            1.014    28.841
n10474.out[0] (.names)                                           0.261    29.102
n10452.in[1] (.names)                                            1.014    30.116
n10452.out[0] (.names)                                           0.261    30.377
n10475.in[0] (.names)                                            1.014    31.390
n10475.out[0] (.names)                                           0.261    31.651
n10476.in[0] (.names)                                            1.014    32.665
n10476.out[0] (.names)                                           0.261    32.926
n10481.in[0] (.names)                                            1.014    33.940
n10481.out[0] (.names)                                           0.261    34.201
n10304.in[1] (.names)                                            1.014    35.215
n10304.out[0] (.names)                                           0.261    35.476
n11250.in[0] (.names)                                            1.014    36.490
n11250.out[0] (.names)                                           0.261    36.751
n11251.in[0] (.names)                                            1.014    37.765
n11251.out[0] (.names)                                           0.261    38.026
n11253.in[2] (.names)                                            1.014    39.039
n11253.out[0] (.names)                                           0.261    39.300
n11254.in[1] (.names)                                            1.014    40.314
n11254.out[0] (.names)                                           0.261    40.575
n11255.in[0] (.names)                                            1.014    41.589
n11255.out[0] (.names)                                           0.261    41.850
n11280.in[1] (.names)                                            1.014    42.864
n11280.out[0] (.names)                                           0.261    43.125
n11281.in[0] (.names)                                            1.014    44.139
n11281.out[0] (.names)                                           0.261    44.400
n11283.in[0] (.names)                                            1.014    45.413
n11283.out[0] (.names)                                           0.261    45.674
n11284.in[0] (.names)                                            1.014    46.688
n11284.out[0] (.names)                                           0.261    46.949
n11312.in[2] (.names)                                            1.014    47.963
n11312.out[0] (.names)                                           0.261    48.224
n11314.in[2] (.names)                                            1.014    49.238
n11314.out[0] (.names)                                           0.261    49.499
n11295.in[0] (.names)                                            1.014    50.513
n11295.out[0] (.names)                                           0.261    50.774
n11296.in[1] (.names)                                            1.014    51.787
n11296.out[0] (.names)                                           0.261    52.048
n11297.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11297.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n1439.Q[0] (.latch clocked by pclk)
Endpoint  : n10659.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1439.clk[0] (.latch)                                            1.014     1.014
n1439.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11725.in[1] (.names)                                            1.014     2.070
n11725.out[0] (.names)                                           0.261     2.331
n11726.in[1] (.names)                                            1.014     3.344
n11726.out[0] (.names)                                           0.261     3.605
n11727.in[2] (.names)                                            1.014     4.619
n11727.out[0] (.names)                                           0.261     4.880
n11730.in[1] (.names)                                            1.014     5.894
n11730.out[0] (.names)                                           0.261     6.155
n11731.in[1] (.names)                                            1.014     7.169
n11731.out[0] (.names)                                           0.261     7.430
n11732.in[0] (.names)                                            1.014     8.444
n11732.out[0] (.names)                                           0.261     8.705
n1841.in[0] (.names)                                             1.014     9.719
n1841.out[0] (.names)                                            0.261     9.980
n1827.in[0] (.names)                                             1.014    10.993
n1827.out[0] (.names)                                            0.261    11.254
n10392.in[1] (.names)                                            1.014    12.268
n10392.out[0] (.names)                                           0.261    12.529
n10393.in[1] (.names)                                            1.014    13.543
n10393.out[0] (.names)                                           0.261    13.804
n10394.in[0] (.names)                                            1.014    14.818
n10394.out[0] (.names)                                           0.261    15.079
n10149.in[0] (.names)                                            1.014    16.093
n10149.out[0] (.names)                                           0.261    16.354
n10395.in[0] (.names)                                            1.014    17.367
n10395.out[0] (.names)                                           0.261    17.628
n10396.in[1] (.names)                                            1.014    18.642
n10396.out[0] (.names)                                           0.261    18.903
n10259.in[1] (.names)                                            1.014    19.917
n10259.out[0] (.names)                                           0.261    20.178
n10460.in[0] (.names)                                            1.014    21.192
n10460.out[0] (.names)                                           0.261    21.453
n10228.in[0] (.names)                                            1.014    22.467
n10228.out[0] (.names)                                           0.261    22.728
n10295.in[0] (.names)                                            1.014    23.742
n10295.out[0] (.names)                                           0.261    24.003
n10461.in[0] (.names)                                            1.014    25.016
n10461.out[0] (.names)                                           0.261    25.277
n10466.in[2] (.names)                                            1.014    26.291
n10466.out[0] (.names)                                           0.261    26.552
n10470.in[0] (.names)                                            1.014    27.566
n10470.out[0] (.names)                                           0.261    27.827
n10474.in[2] (.names)                                            1.014    28.841
n10474.out[0] (.names)                                           0.261    29.102
n10452.in[1] (.names)                                            1.014    30.116
n10452.out[0] (.names)                                           0.261    30.377
n10475.in[0] (.names)                                            1.014    31.390
n10475.out[0] (.names)                                           0.261    31.651
n10476.in[0] (.names)                                            1.014    32.665
n10476.out[0] (.names)                                           0.261    32.926
n10481.in[0] (.names)                                            1.014    33.940
n10481.out[0] (.names)                                           0.261    34.201
n10304.in[1] (.names)                                            1.014    35.215
n10304.out[0] (.names)                                           0.261    35.476
n11250.in[0] (.names)                                            1.014    36.490
n11250.out[0] (.names)                                           0.261    36.751
n11251.in[0] (.names)                                            1.014    37.765
n11251.out[0] (.names)                                           0.261    38.026
n11253.in[2] (.names)                                            1.014    39.039
n11253.out[0] (.names)                                           0.261    39.300
n11254.in[1] (.names)                                            1.014    40.314
n11254.out[0] (.names)                                           0.261    40.575
n11255.in[0] (.names)                                            1.014    41.589
n11255.out[0] (.names)                                           0.261    41.850
n11280.in[1] (.names)                                            1.014    42.864
n11280.out[0] (.names)                                           0.261    43.125
n11281.in[0] (.names)                                            1.014    44.139
n11281.out[0] (.names)                                           0.261    44.400
n11283.in[0] (.names)                                            1.014    45.413
n11283.out[0] (.names)                                           0.261    45.674
n11284.in[0] (.names)                                            1.014    46.688
n11284.out[0] (.names)                                           0.261    46.949
n11312.in[2] (.names)                                            1.014    47.963
n11312.out[0] (.names)                                           0.261    48.224
n11314.in[2] (.names)                                            1.014    49.238
n11314.out[0] (.names)                                           0.261    49.499
n11295.in[0] (.names)                                            1.014    50.513
n11295.out[0] (.names)                                           0.261    50.774
n10658.in[1] (.names)                                            1.014    51.787
n10658.out[0] (.names)                                           0.261    52.048
n10659.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10659.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n1868.Q[0] (.latch clocked by pclk)
Endpoint  : n1533.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1868.clk[0] (.latch)                                            1.014     1.014
n1868.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5777.in[0] (.names)                                             1.014     2.070
n5777.out[0] (.names)                                            0.261     2.331
n5771.in[1] (.names)                                             1.014     3.344
n5771.out[0] (.names)                                            0.261     3.605
n5773.in[0] (.names)                                             1.014     4.619
n5773.out[0] (.names)                                            0.261     4.880
n5774.in[2] (.names)                                             1.014     5.894
n5774.out[0] (.names)                                            0.261     6.155
n5778.in[0] (.names)                                             1.014     7.169
n5778.out[0] (.names)                                            0.261     7.430
n1849.in[0] (.names)                                             1.014     8.444
n1849.out[0] (.names)                                            0.261     8.705
n5190.in[1] (.names)                                             1.014     9.719
n5190.out[0] (.names)                                            0.261     9.980
n5145.in[1] (.names)                                             1.014    10.993
n5145.out[0] (.names)                                            0.261    11.254
n5146.in[0] (.names)                                             1.014    12.268
n5146.out[0] (.names)                                            0.261    12.529
n5159.in[0] (.names)                                             1.014    13.543
n5159.out[0] (.names)                                            0.261    13.804
n5163.in[0] (.names)                                             1.014    14.818
n5163.out[0] (.names)                                            0.261    15.079
n5176.in[1] (.names)                                             1.014    16.093
n5176.out[0] (.names)                                            0.261    16.354
n5173.in[1] (.names)                                             1.014    17.367
n5173.out[0] (.names)                                            0.261    17.628
n5155.in[0] (.names)                                             1.014    18.642
n5155.out[0] (.names)                                            0.261    18.903
n5157.in[0] (.names)                                             1.014    19.917
n5157.out[0] (.names)                                            0.261    20.178
n5158.in[1] (.names)                                             1.014    21.192
n5158.out[0] (.names)                                            0.261    21.453
n5160.in[0] (.names)                                             1.014    22.467
n5160.out[0] (.names)                                            0.261    22.728
n5162.in[0] (.names)                                             1.014    23.742
n5162.out[0] (.names)                                            0.261    24.003
n5148.in[0] (.names)                                             1.014    25.016
n5148.out[0] (.names)                                            0.261    25.277
n5151.in[1] (.names)                                             1.014    26.291
n5151.out[0] (.names)                                            0.261    26.552
n5147.in[0] (.names)                                             1.014    27.566
n5147.out[0] (.names)                                            0.261    27.827
n5150.in[0] (.names)                                             1.014    28.841
n5150.out[0] (.names)                                            0.261    29.102
n5168.in[0] (.names)                                             1.014    30.116
n5168.out[0] (.names)                                            0.261    30.377
n5179.in[0] (.names)                                             1.014    31.390
n5179.out[0] (.names)                                            0.261    31.651
n5501.in[0] (.names)                                             1.014    32.665
n5501.out[0] (.names)                                            0.261    32.926
n5502.in[2] (.names)                                             1.014    33.940
n5502.out[0] (.names)                                            0.261    34.201
n5503.in[0] (.names)                                             1.014    35.215
n5503.out[0] (.names)                                            0.261    35.476
n5504.in[0] (.names)                                             1.014    36.490
n5504.out[0] (.names)                                            0.261    36.751
n5513.in[1] (.names)                                             1.014    37.765
n5513.out[0] (.names)                                            0.261    38.026
n5515.in[0] (.names)                                             1.014    39.039
n5515.out[0] (.names)                                            0.261    39.300
n5141.in[0] (.names)                                             1.014    40.314
n5141.out[0] (.names)                                            0.261    40.575
n5516.in[0] (.names)                                             1.014    41.589
n5516.out[0] (.names)                                            0.261    41.850
n5517.in[0] (.names)                                             1.014    42.864
n5517.out[0] (.names)                                            0.261    43.125
n5537.in[0] (.names)                                             1.014    44.139
n5537.out[0] (.names)                                            0.261    44.400
n1916.in[2] (.names)                                             1.014    45.413
n1916.out[0] (.names)                                            0.261    45.674
n5488.in[0] (.names)                                             1.014    46.688
n5488.out[0] (.names)                                            0.261    46.949
n5119.in[1] (.names)                                             1.014    47.963
n5119.out[0] (.names)                                            0.261    48.224
n5263.in[2] (.names)                                             1.014    49.238
n5263.out[0] (.names)                                            0.261    49.499
n5117.in[0] (.names)                                             1.014    50.513
n5117.out[0] (.names)                                            0.261    50.774
n5128.in[0] (.names)                                             1.014    51.787
n5128.out[0] (.names)                                            0.261    52.048
n1533.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1533.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n1868.Q[0] (.latch clocked by pclk)
Endpoint  : n5164.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1868.clk[0] (.latch)                                            1.014     1.014
n1868.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5777.in[0] (.names)                                             1.014     2.070
n5777.out[0] (.names)                                            0.261     2.331
n5771.in[1] (.names)                                             1.014     3.344
n5771.out[0] (.names)                                            0.261     3.605
n5773.in[0] (.names)                                             1.014     4.619
n5773.out[0] (.names)                                            0.261     4.880
n5774.in[2] (.names)                                             1.014     5.894
n5774.out[0] (.names)                                            0.261     6.155
n5778.in[0] (.names)                                             1.014     7.169
n5778.out[0] (.names)                                            0.261     7.430
n1849.in[0] (.names)                                             1.014     8.444
n1849.out[0] (.names)                                            0.261     8.705
n5781.in[1] (.names)                                             1.014     9.719
n5781.out[0] (.names)                                            0.261     9.980
n5685.in[0] (.names)                                             1.014    10.993
n5685.out[0] (.names)                                            0.261    11.254
n5686.in[3] (.names)                                             1.014    12.268
n5686.out[0] (.names)                                            0.261    12.529
n5695.in[2] (.names)                                             1.014    13.543
n5695.out[0] (.names)                                            0.261    13.804
n5698.in[0] (.names)                                             1.014    14.818
n5698.out[0] (.names)                                            0.261    15.079
n5701.in[0] (.names)                                             1.014    16.093
n5701.out[0] (.names)                                            0.261    16.354
n5702.in[0] (.names)                                             1.014    17.367
n5702.out[0] (.names)                                            0.261    17.628
n5692.in[0] (.names)                                             1.014    18.642
n5692.out[0] (.names)                                            0.261    18.903
n5693.in[1] (.names)                                             1.014    19.917
n5693.out[0] (.names)                                            0.261    20.178
n5705.in[2] (.names)                                             1.014    21.192
n5705.out[0] (.names)                                            0.261    21.453
n5706.in[1] (.names)                                             1.014    22.467
n5706.out[0] (.names)                                            0.261    22.728
n5707.in[0] (.names)                                             1.014    23.742
n5707.out[0] (.names)                                            0.261    24.003
n5708.in[0] (.names)                                             1.014    25.016
n5708.out[0] (.names)                                            0.261    25.277
n5710.in[0] (.names)                                             1.014    26.291
n5710.out[0] (.names)                                            0.261    26.552
n5711.in[0] (.names)                                             1.014    27.566
n5711.out[0] (.names)                                            0.261    27.827
n5669.in[0] (.names)                                             1.014    28.841
n5669.out[0] (.names)                                            0.261    29.102
n5024.in[0] (.names)                                             1.014    30.116
n5024.out[0] (.names)                                            0.261    30.377
n5737.in[2] (.names)                                             1.014    31.390
n5737.out[0] (.names)                                            0.261    31.651
n5738.in[0] (.names)                                             1.014    32.665
n5738.out[0] (.names)                                            0.261    32.926
n5740.in[1] (.names)                                             1.014    33.940
n5740.out[0] (.names)                                            0.261    34.201
n5788.in[2] (.names)                                             1.014    35.215
n5788.out[0] (.names)                                            0.261    35.476
n5472.in[1] (.names)                                             1.014    36.490
n5472.out[0] (.names)                                            0.261    36.751
n5792.in[1] (.names)                                             1.014    37.765
n5792.out[0] (.names)                                            0.261    38.026
n5664.in[0] (.names)                                             1.014    39.039
n5664.out[0] (.names)                                            0.261    39.300
n5794.in[1] (.names)                                             1.014    40.314
n5794.out[0] (.names)                                            0.261    40.575
n5107.in[0] (.names)                                             1.014    41.589
n5107.out[0] (.names)                                            0.261    41.850
n5213.in[0] (.names)                                             1.014    42.864
n5213.out[0] (.names)                                            0.261    43.125
n5216.in[0] (.names)                                             1.014    44.139
n5216.out[0] (.names)                                            0.261    44.400
n5111.in[0] (.names)                                             1.014    45.413
n5111.out[0] (.names)                                            0.261    45.674
n5223.in[3] (.names)                                             1.014    46.688
n5223.out[0] (.names)                                            0.261    46.949
n5233.in[0] (.names)                                             1.014    47.963
n5233.out[0] (.names)                                            0.261    48.224
n5108.in[0] (.names)                                             1.014    49.238
n5108.out[0] (.names)                                            0.261    49.499
n5234.in[0] (.names)                                             1.014    50.513
n5234.out[0] (.names)                                            0.261    50.774
n5238.in[0] (.names)                                             1.014    51.787
n5238.out[0] (.names)                                            0.261    52.048
n5164.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5164.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n1868.Q[0] (.latch clocked by pclk)
Endpoint  : n5660.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1868.clk[0] (.latch)                                            1.014     1.014
n1868.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5777.in[0] (.names)                                             1.014     2.070
n5777.out[0] (.names)                                            0.261     2.331
n5771.in[1] (.names)                                             1.014     3.344
n5771.out[0] (.names)                                            0.261     3.605
n5773.in[0] (.names)                                             1.014     4.619
n5773.out[0] (.names)                                            0.261     4.880
n5774.in[2] (.names)                                             1.014     5.894
n5774.out[0] (.names)                                            0.261     6.155
n5778.in[0] (.names)                                             1.014     7.169
n5778.out[0] (.names)                                            0.261     7.430
n1849.in[0] (.names)                                             1.014     8.444
n1849.out[0] (.names)                                            0.261     8.705
n5781.in[1] (.names)                                             1.014     9.719
n5781.out[0] (.names)                                            0.261     9.980
n5685.in[0] (.names)                                             1.014    10.993
n5685.out[0] (.names)                                            0.261    11.254
n5686.in[3] (.names)                                             1.014    12.268
n5686.out[0] (.names)                                            0.261    12.529
n5695.in[2] (.names)                                             1.014    13.543
n5695.out[0] (.names)                                            0.261    13.804
n5698.in[0] (.names)                                             1.014    14.818
n5698.out[0] (.names)                                            0.261    15.079
n5701.in[0] (.names)                                             1.014    16.093
n5701.out[0] (.names)                                            0.261    16.354
n5702.in[0] (.names)                                             1.014    17.367
n5702.out[0] (.names)                                            0.261    17.628
n5692.in[0] (.names)                                             1.014    18.642
n5692.out[0] (.names)                                            0.261    18.903
n5693.in[1] (.names)                                             1.014    19.917
n5693.out[0] (.names)                                            0.261    20.178
n5705.in[2] (.names)                                             1.014    21.192
n5705.out[0] (.names)                                            0.261    21.453
n5706.in[1] (.names)                                             1.014    22.467
n5706.out[0] (.names)                                            0.261    22.728
n5707.in[0] (.names)                                             1.014    23.742
n5707.out[0] (.names)                                            0.261    24.003
n5708.in[0] (.names)                                             1.014    25.016
n5708.out[0] (.names)                                            0.261    25.277
n5710.in[0] (.names)                                             1.014    26.291
n5710.out[0] (.names)                                            0.261    26.552
n5711.in[0] (.names)                                             1.014    27.566
n5711.out[0] (.names)                                            0.261    27.827
n5669.in[0] (.names)                                             1.014    28.841
n5669.out[0] (.names)                                            0.261    29.102
n5024.in[0] (.names)                                             1.014    30.116
n5024.out[0] (.names)                                            0.261    30.377
n5737.in[2] (.names)                                             1.014    31.390
n5737.out[0] (.names)                                            0.261    31.651
n5738.in[0] (.names)                                             1.014    32.665
n5738.out[0] (.names)                                            0.261    32.926
n5740.in[1] (.names)                                             1.014    33.940
n5740.out[0] (.names)                                            0.261    34.201
n5788.in[2] (.names)                                             1.014    35.215
n5788.out[0] (.names)                                            0.261    35.476
n5472.in[1] (.names)                                             1.014    36.490
n5472.out[0] (.names)                                            0.261    36.751
n5792.in[1] (.names)                                             1.014    37.765
n5792.out[0] (.names)                                            0.261    38.026
n5664.in[0] (.names)                                             1.014    39.039
n5664.out[0] (.names)                                            0.261    39.300
n5794.in[1] (.names)                                             1.014    40.314
n5794.out[0] (.names)                                            0.261    40.575
n6188.in[2] (.names)                                             1.014    41.589
n6188.out[0] (.names)                                            0.261    41.850
n6189.in[1] (.names)                                             1.014    42.864
n6189.out[0] (.names)                                            0.261    43.125
n2115.in[0] (.names)                                             1.014    44.139
n2115.out[0] (.names)                                            0.261    44.400
n1545.in[1] (.names)                                             1.014    45.413
n1545.out[0] (.names)                                            0.261    45.674
n5749.in[0] (.names)                                             1.014    46.688
n5749.out[0] (.names)                                            0.261    46.949
n5751.in[0] (.names)                                             1.014    47.963
n5751.out[0] (.names)                                            0.261    48.224
n1998.in[1] (.names)                                             1.014    49.238
n1998.out[0] (.names)                                            0.261    49.499
n5680.in[1] (.names)                                             1.014    50.513
n5680.out[0] (.names)                                            0.261    50.774
n5681.in[0] (.names)                                             1.014    51.787
n5681.out[0] (.names)                                            0.261    52.048
n5660.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5660.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n3173.Q[0] (.latch clocked by pclk)
Endpoint  : n2981.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3173.clk[0] (.latch)                                            1.014     1.014
n3173.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3174.in[0] (.names)                                             1.014     2.070
n3174.out[0] (.names)                                            0.261     2.331
n3175.in[0] (.names)                                             1.014     3.344
n3175.out[0] (.names)                                            0.261     3.605
n3176.in[1] (.names)                                             1.014     4.619
n3176.out[0] (.names)                                            0.261     4.880
n3177.in[0] (.names)                                             1.014     5.894
n3177.out[0] (.names)                                            0.261     6.155
n3178.in[0] (.names)                                             1.014     7.169
n3178.out[0] (.names)                                            0.261     7.430
n3179.in[0] (.names)                                             1.014     8.444
n3179.out[0] (.names)                                            0.261     8.705
n3313.in[0] (.names)                                             1.014     9.719
n3313.out[0] (.names)                                            0.261     9.980
n3325.in[3] (.names)                                             1.014    10.993
n3325.out[0] (.names)                                            0.261    11.254
n3231.in[1] (.names)                                             1.014    12.268
n3231.out[0] (.names)                                            0.261    12.529
n3328.in[0] (.names)                                             1.014    13.543
n3328.out[0] (.names)                                            0.261    13.804
n3269.in[0] (.names)                                             1.014    14.818
n3269.out[0] (.names)                                            0.261    15.079
n3292.in[0] (.names)                                             1.014    16.093
n3292.out[0] (.names)                                            0.261    16.354
n3324.in[1] (.names)                                             1.014    17.367
n3324.out[0] (.names)                                            0.261    17.628
n3257.in[1] (.names)                                             1.014    18.642
n3257.out[0] (.names)                                            0.261    18.903
n3258.in[2] (.names)                                             1.014    19.917
n3258.out[0] (.names)                                            0.261    20.178
n3259.in[1] (.names)                                             1.014    21.192
n3259.out[0] (.names)                                            0.261    21.453
n3260.in[0] (.names)                                             1.014    22.467
n3260.out[0] (.names)                                            0.261    22.728
n3261.in[0] (.names)                                             1.014    23.742
n3261.out[0] (.names)                                            0.261    24.003
n3267.in[1] (.names)                                             1.014    25.016
n3267.out[0] (.names)                                            0.261    25.277
n3268.in[0] (.names)                                             1.014    26.291
n3268.out[0] (.names)                                            0.261    26.552
n3270.in[0] (.names)                                             1.014    27.566
n3270.out[0] (.names)                                            0.261    27.827
n3272.in[2] (.names)                                             1.014    28.841
n3272.out[0] (.names)                                            0.261    29.102
n3274.in[1] (.names)                                             1.014    30.116
n3274.out[0] (.names)                                            0.261    30.377
n3262.in[0] (.names)                                             1.014    31.390
n3262.out[0] (.names)                                            0.261    31.651
n3263.in[0] (.names)                                             1.014    32.665
n3263.out[0] (.names)                                            0.261    32.926
n3499.in[1] (.names)                                             1.014    33.940
n3499.out[0] (.names)                                            0.261    34.201
n3500.in[0] (.names)                                             1.014    35.215
n3500.out[0] (.names)                                            0.261    35.476
n3517.in[0] (.names)                                             1.014    36.490
n3517.out[0] (.names)                                            0.261    36.751
n3518.in[0] (.names)                                             1.014    37.765
n3518.out[0] (.names)                                            0.261    38.026
n3521.in[0] (.names)                                             1.014    39.039
n3521.out[0] (.names)                                            0.261    39.300
n3526.in[1] (.names)                                             1.014    40.314
n3526.out[0] (.names)                                            0.261    40.575
n3519.in[0] (.names)                                             1.014    41.589
n3519.out[0] (.names)                                            0.261    41.850
n3520.in[0] (.names)                                             1.014    42.864
n3520.out[0] (.names)                                            0.261    43.125
n3522.in[1] (.names)                                             1.014    44.139
n3522.out[0] (.names)                                            0.261    44.400
n3631.in[0] (.names)                                             1.014    45.413
n3631.out[0] (.names)                                            0.261    45.674
n3632.in[0] (.names)                                             1.014    46.688
n3632.out[0] (.names)                                            0.261    46.949
n2219.in[1] (.names)                                             1.014    47.963
n2219.out[0] (.names)                                            0.261    48.224
n3582.in[2] (.names)                                             1.014    49.238
n3582.out[0] (.names)                                            0.261    49.499
n2986.in[0] (.names)                                             1.014    50.513
n2986.out[0] (.names)                                            0.261    50.774
n2980.in[0] (.names)                                             1.014    51.787
n2980.out[0] (.names)                                            0.261    52.048
n2981.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2981.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n3173.Q[0] (.latch clocked by pclk)
Endpoint  : n3699.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3173.clk[0] (.latch)                                            1.014     1.014
n3173.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3174.in[0] (.names)                                             1.014     2.070
n3174.out[0] (.names)                                            0.261     2.331
n3175.in[0] (.names)                                             1.014     3.344
n3175.out[0] (.names)                                            0.261     3.605
n3176.in[1] (.names)                                             1.014     4.619
n3176.out[0] (.names)                                            0.261     4.880
n3177.in[0] (.names)                                             1.014     5.894
n3177.out[0] (.names)                                            0.261     6.155
n3178.in[0] (.names)                                             1.014     7.169
n3178.out[0] (.names)                                            0.261     7.430
n3179.in[0] (.names)                                             1.014     8.444
n3179.out[0] (.names)                                            0.261     8.705
n3313.in[0] (.names)                                             1.014     9.719
n3313.out[0] (.names)                                            0.261     9.980
n3325.in[3] (.names)                                             1.014    10.993
n3325.out[0] (.names)                                            0.261    11.254
n3231.in[1] (.names)                                             1.014    12.268
n3231.out[0] (.names)                                            0.261    12.529
n3328.in[0] (.names)                                             1.014    13.543
n3328.out[0] (.names)                                            0.261    13.804
n3269.in[0] (.names)                                             1.014    14.818
n3269.out[0] (.names)                                            0.261    15.079
n3292.in[0] (.names)                                             1.014    16.093
n3292.out[0] (.names)                                            0.261    16.354
n3324.in[1] (.names)                                             1.014    17.367
n3324.out[0] (.names)                                            0.261    17.628
n3257.in[1] (.names)                                             1.014    18.642
n3257.out[0] (.names)                                            0.261    18.903
n3258.in[2] (.names)                                             1.014    19.917
n3258.out[0] (.names)                                            0.261    20.178
n3259.in[1] (.names)                                             1.014    21.192
n3259.out[0] (.names)                                            0.261    21.453
n3260.in[0] (.names)                                             1.014    22.467
n3260.out[0] (.names)                                            0.261    22.728
n3261.in[0] (.names)                                             1.014    23.742
n3261.out[0] (.names)                                            0.261    24.003
n3267.in[1] (.names)                                             1.014    25.016
n3267.out[0] (.names)                                            0.261    25.277
n3268.in[0] (.names)                                             1.014    26.291
n3268.out[0] (.names)                                            0.261    26.552
n3270.in[0] (.names)                                             1.014    27.566
n3270.out[0] (.names)                                            0.261    27.827
n3272.in[2] (.names)                                             1.014    28.841
n3272.out[0] (.names)                                            0.261    29.102
n3274.in[1] (.names)                                             1.014    30.116
n3274.out[0] (.names)                                            0.261    30.377
n3262.in[0] (.names)                                             1.014    31.390
n3262.out[0] (.names)                                            0.261    31.651
n3263.in[0] (.names)                                             1.014    32.665
n3263.out[0] (.names)                                            0.261    32.926
n3499.in[1] (.names)                                             1.014    33.940
n3499.out[0] (.names)                                            0.261    34.201
n3500.in[0] (.names)                                             1.014    35.215
n3500.out[0] (.names)                                            0.261    35.476
n3517.in[0] (.names)                                             1.014    36.490
n3517.out[0] (.names)                                            0.261    36.751
n3518.in[0] (.names)                                             1.014    37.765
n3518.out[0] (.names)                                            0.261    38.026
n3521.in[0] (.names)                                             1.014    39.039
n3521.out[0] (.names)                                            0.261    39.300
n3526.in[1] (.names)                                             1.014    40.314
n3526.out[0] (.names)                                            0.261    40.575
n3519.in[0] (.names)                                             1.014    41.589
n3519.out[0] (.names)                                            0.261    41.850
n3520.in[0] (.names)                                             1.014    42.864
n3520.out[0] (.names)                                            0.261    43.125
n3522.in[1] (.names)                                             1.014    44.139
n3522.out[0] (.names)                                            0.261    44.400
n3631.in[0] (.names)                                             1.014    45.413
n3631.out[0] (.names)                                            0.261    45.674
n3632.in[0] (.names)                                             1.014    46.688
n3632.out[0] (.names)                                            0.261    46.949
n2219.in[1] (.names)                                             1.014    47.963
n2219.out[0] (.names)                                            0.261    48.224
n3582.in[2] (.names)                                             1.014    49.238
n3582.out[0] (.names)                                            0.261    49.499
n2955.in[2] (.names)                                             1.014    50.513
n2955.out[0] (.names)                                            0.261    50.774
n3668.in[1] (.names)                                             1.014    51.787
n3668.out[0] (.names)                                            0.261    52.048
n3699.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3699.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n2495.Q[0] (.latch clocked by pclk)
Endpoint  : n6998.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2495.clk[0] (.latch)                                            1.014     1.014
n2495.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2496.in[1] (.names)                                             1.014     2.070
n2496.out[0] (.names)                                            0.261     2.331
n2498.in[0] (.names)                                             1.014     3.344
n2498.out[0] (.names)                                            0.261     3.605
n2316.in[0] (.names)                                             1.014     4.619
n2316.out[0] (.names)                                            0.261     4.880
n2502.in[0] (.names)                                             1.014     5.894
n2502.out[0] (.names)                                            0.261     6.155
n2473.in[0] (.names)                                             1.014     7.169
n2473.out[0] (.names)                                            0.261     7.430
n2467.in[0] (.names)                                             1.014     8.444
n2467.out[0] (.names)                                            0.261     8.705
n2508.in[3] (.names)                                             1.014     9.719
n2508.out[0] (.names)                                            0.261     9.980
n2512.in[1] (.names)                                             1.014    10.993
n2512.out[0] (.names)                                            0.261    11.254
n2343.in[1] (.names)                                             1.014    12.268
n2343.out[0] (.names)                                            0.261    12.529
n2514.in[0] (.names)                                             1.014    13.543
n2514.out[0] (.names)                                            0.261    13.804
n2518.in[1] (.names)                                             1.014    14.818
n2518.out[0] (.names)                                            0.261    15.079
n2520.in[2] (.names)                                             1.014    16.093
n2520.out[0] (.names)                                            0.261    16.354
n2521.in[1] (.names)                                             1.014    17.367
n2521.out[0] (.names)                                            0.261    17.628
n2522.in[0] (.names)                                             1.014    18.642
n2522.out[0] (.names)                                            0.261    18.903
n2523.in[0] (.names)                                             1.014    19.917
n2523.out[0] (.names)                                            0.261    20.178
n2549.in[2] (.names)                                             1.014    21.192
n2549.out[0] (.names)                                            0.261    21.453
n2550.in[0] (.names)                                             1.014    22.467
n2550.out[0] (.names)                                            0.261    22.728
n2551.in[0] (.names)                                             1.014    23.742
n2551.out[0] (.names)                                            0.261    24.003
n2561.in[1] (.names)                                             1.014    25.016
n2561.out[0] (.names)                                            0.261    25.277
n2166.in[0] (.names)                                             1.014    26.291
n2166.out[0] (.names)                                            0.261    26.552
n2572.in[0] (.names)                                             1.014    27.566
n2572.out[0] (.names)                                            0.261    27.827
n2299.in[1] (.names)                                             1.014    28.841
n2299.out[0] (.names)                                            0.261    29.102
n2574.in[0] (.names)                                             1.014    30.116
n2574.out[0] (.names)                                            0.261    30.377
n2554.in[1] (.names)                                             1.014    31.390
n2554.out[0] (.names)                                            0.261    31.651
n2555.in[1] (.names)                                             1.014    32.665
n2555.out[0] (.names)                                            0.261    32.926
n1996.in[0] (.names)                                             1.014    33.940
n1996.out[0] (.names)                                            0.261    34.201
n1402.in[0] (.names)                                             1.014    35.215
n1402.out[0] (.names)                                            0.261    35.476
n2014.in[0] (.names)                                             1.014    36.490
n2014.out[0] (.names)                                            0.261    36.751
n7000.in[2] (.names)                                             1.014    37.765
n7000.out[0] (.names)                                            0.261    38.026
n6391.in[1] (.names)                                             1.014    39.039
n6391.out[0] (.names)                                            0.261    39.300
n6997.in[1] (.names)                                             1.014    40.314
n6997.out[0] (.names)                                            0.261    40.575
n7012.in[1] (.names)                                             1.014    41.589
n7012.out[0] (.names)                                            0.261    41.850
n6638.in[1] (.names)                                             1.014    42.864
n6638.out[0] (.names)                                            0.261    43.125
n6745.in[1] (.names)                                             1.014    44.139
n6745.out[0] (.names)                                            0.261    44.400
n6743.in[2] (.names)                                             1.014    45.413
n6743.out[0] (.names)                                            0.261    45.674
n6420.in[1] (.names)                                             1.014    46.688
n6420.out[0] (.names)                                            0.261    46.949
n6747.in[1] (.names)                                             1.014    47.963
n6747.out[0] (.names)                                            0.261    48.224
n6750.in[1] (.names)                                             1.014    49.238
n6750.out[0] (.names)                                            0.261    49.499
n7005.in[3] (.names)                                             1.014    50.513
n7005.out[0] (.names)                                            0.261    50.774
n7006.in[2] (.names)                                             1.014    51.787
n7006.out[0] (.names)                                            0.261    52.048
n6998.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6998.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 40
Startpoint: n2495.Q[0] (.latch clocked by pclk)
Endpoint  : n4436.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2495.clk[0] (.latch)                                            1.014     1.014
n2495.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2496.in[1] (.names)                                             1.014     2.070
n2496.out[0] (.names)                                            0.261     2.331
n2498.in[0] (.names)                                             1.014     3.344
n2498.out[0] (.names)                                            0.261     3.605
n2316.in[0] (.names)                                             1.014     4.619
n2316.out[0] (.names)                                            0.261     4.880
n2502.in[0] (.names)                                             1.014     5.894
n2502.out[0] (.names)                                            0.261     6.155
n2473.in[0] (.names)                                             1.014     7.169
n2473.out[0] (.names)                                            0.261     7.430
n2467.in[0] (.names)                                             1.014     8.444
n2467.out[0] (.names)                                            0.261     8.705
n2508.in[3] (.names)                                             1.014     9.719
n2508.out[0] (.names)                                            0.261     9.980
n2512.in[1] (.names)                                             1.014    10.993
n2512.out[0] (.names)                                            0.261    11.254
n2343.in[1] (.names)                                             1.014    12.268
n2343.out[0] (.names)                                            0.261    12.529
n2514.in[0] (.names)                                             1.014    13.543
n2514.out[0] (.names)                                            0.261    13.804
n2518.in[1] (.names)                                             1.014    14.818
n2518.out[0] (.names)                                            0.261    15.079
n2520.in[2] (.names)                                             1.014    16.093
n2520.out[0] (.names)                                            0.261    16.354
n2521.in[1] (.names)                                             1.014    17.367
n2521.out[0] (.names)                                            0.261    17.628
n2522.in[0] (.names)                                             1.014    18.642
n2522.out[0] (.names)                                            0.261    18.903
n2523.in[0] (.names)                                             1.014    19.917
n2523.out[0] (.names)                                            0.261    20.178
n2549.in[2] (.names)                                             1.014    21.192
n2549.out[0] (.names)                                            0.261    21.453
n2550.in[0] (.names)                                             1.014    22.467
n2550.out[0] (.names)                                            0.261    22.728
n2551.in[0] (.names)                                             1.014    23.742
n2551.out[0] (.names)                                            0.261    24.003
n2561.in[1] (.names)                                             1.014    25.016
n2561.out[0] (.names)                                            0.261    25.277
n2166.in[0] (.names)                                             1.014    26.291
n2166.out[0] (.names)                                            0.261    26.552
n2572.in[0] (.names)                                             1.014    27.566
n2572.out[0] (.names)                                            0.261    27.827
n2299.in[1] (.names)                                             1.014    28.841
n2299.out[0] (.names)                                            0.261    29.102
n2574.in[0] (.names)                                             1.014    30.116
n2574.out[0] (.names)                                            0.261    30.377
n2554.in[1] (.names)                                             1.014    31.390
n2554.out[0] (.names)                                            0.261    31.651
n2555.in[1] (.names)                                             1.014    32.665
n2555.out[0] (.names)                                            0.261    32.926
n1996.in[0] (.names)                                             1.014    33.940
n1996.out[0] (.names)                                            0.261    34.201
n1402.in[0] (.names)                                             1.014    35.215
n1402.out[0] (.names)                                            0.261    35.476
n4494.in[0] (.names)                                             1.014    36.490
n4494.out[0] (.names)                                            0.261    36.751
n4495.in[0] (.names)                                             1.014    37.765
n4495.out[0] (.names)                                            0.261    38.026
n4543.in[1] (.names)                                             1.014    39.039
n4543.out[0] (.names)                                            0.261    39.300
n4546.in[0] (.names)                                             1.014    40.314
n4546.out[0] (.names)                                            0.261    40.575
n4547.in[2] (.names)                                             1.014    41.589
n4547.out[0] (.names)                                            0.261    41.850
n2082.in[1] (.names)                                             1.014    42.864
n2082.out[0] (.names)                                            0.261    43.125
n4550.in[1] (.names)                                             1.014    44.139
n4550.out[0] (.names)                                            0.261    44.400
n4560.in[2] (.names)                                             1.014    45.413
n4560.out[0] (.names)                                            0.261    45.674
n4562.in[1] (.names)                                             1.014    46.688
n4562.out[0] (.names)                                            0.261    46.949
n4563.in[1] (.names)                                             1.014    47.963
n4563.out[0] (.names)                                            0.261    48.224
n4428.in[2] (.names)                                             1.014    49.238
n4428.out[0] (.names)                                            0.261    49.499
n2129.in[0] (.names)                                             1.014    50.513
n2129.out[0] (.names)                                            0.261    50.774
n4435.in[0] (.names)                                             1.014    51.787
n4435.out[0] (.names)                                            0.261    52.048
n4436.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4436.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 41
Startpoint: n2495.Q[0] (.latch clocked by pclk)
Endpoint  : n1378.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2495.clk[0] (.latch)                                            1.014     1.014
n2495.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2496.in[1] (.names)                                             1.014     2.070
n2496.out[0] (.names)                                            0.261     2.331
n2498.in[0] (.names)                                             1.014     3.344
n2498.out[0] (.names)                                            0.261     3.605
n2316.in[0] (.names)                                             1.014     4.619
n2316.out[0] (.names)                                            0.261     4.880
n2502.in[0] (.names)                                             1.014     5.894
n2502.out[0] (.names)                                            0.261     6.155
n2473.in[0] (.names)                                             1.014     7.169
n2473.out[0] (.names)                                            0.261     7.430
n2467.in[0] (.names)                                             1.014     8.444
n2467.out[0] (.names)                                            0.261     8.705
n2508.in[3] (.names)                                             1.014     9.719
n2508.out[0] (.names)                                            0.261     9.980
n2512.in[1] (.names)                                             1.014    10.993
n2512.out[0] (.names)                                            0.261    11.254
n2343.in[1] (.names)                                             1.014    12.268
n2343.out[0] (.names)                                            0.261    12.529
n2514.in[0] (.names)                                             1.014    13.543
n2514.out[0] (.names)                                            0.261    13.804
n2518.in[1] (.names)                                             1.014    14.818
n2518.out[0] (.names)                                            0.261    15.079
n2520.in[2] (.names)                                             1.014    16.093
n2520.out[0] (.names)                                            0.261    16.354
n2521.in[1] (.names)                                             1.014    17.367
n2521.out[0] (.names)                                            0.261    17.628
n2528.in[1] (.names)                                             1.014    18.642
n2528.out[0] (.names)                                            0.261    18.903
n2924.in[1] (.names)                                             1.014    19.917
n2924.out[0] (.names)                                            0.261    20.178
n2847.in[1] (.names)                                             1.014    21.192
n2847.out[0] (.names)                                            0.261    21.453
n2850.in[0] (.names)                                             1.014    22.467
n2850.out[0] (.names)                                            0.261    22.728
n2717.in[0] (.names)                                             1.014    23.742
n2717.out[0] (.names)                                            0.261    24.003
n2885.in[0] (.names)                                             1.014    25.016
n2885.out[0] (.names)                                            0.261    25.277
n2886.in[0] (.names)                                             1.014    26.291
n2886.out[0] (.names)                                            0.261    26.552
n2047.in[0] (.names)                                             1.014    27.566
n2047.out[0] (.names)                                            0.261    27.827
n2918.in[0] (.names)                                             1.014    28.841
n2918.out[0] (.names)                                            0.261    29.102
n2898.in[1] (.names)                                             1.014    30.116
n2898.out[0] (.names)                                            0.261    30.377
n2919.in[0] (.names)                                             1.014    31.390
n2919.out[0] (.names)                                            0.261    31.651
n2920.in[0] (.names)                                             1.014    32.665
n2920.out[0] (.names)                                            0.261    32.926
n2928.in[0] (.names)                                             1.014    33.940
n2928.out[0] (.names)                                            0.261    34.201
n2929.in[0] (.names)                                             1.014    35.215
n2929.out[0] (.names)                                            0.261    35.476
n2921.in[0] (.names)                                             1.014    36.490
n2921.out[0] (.names)                                            0.261    36.751
n2180.in[0] (.names)                                             1.014    37.765
n2180.out[0] (.names)                                            0.261    38.026
n2922.in[0] (.names)                                             1.014    39.039
n2922.out[0] (.names)                                            0.261    39.300
n2837.in[0] (.names)                                             1.014    40.314
n2837.out[0] (.names)                                            0.261    40.575
n2778.in[0] (.names)                                             1.014    41.589
n2778.out[0] (.names)                                            0.261    41.850
n2091.in[1] (.names)                                             1.014    42.864
n2091.out[0] (.names)                                            0.261    43.125
n1789.in[0] (.names)                                             1.014    44.139
n1789.out[0] (.names)                                            0.261    44.400
n2890.in[0] (.names)                                             1.014    45.413
n2890.out[0] (.names)                                            0.261    45.674
n2899.in[0] (.names)                                             1.014    46.688
n2899.out[0] (.names)                                            0.261    46.949
n2900.in[0] (.names)                                             1.014    47.963
n2900.out[0] (.names)                                            0.261    48.224
n2873.in[0] (.names)                                             1.014    49.238
n2873.out[0] (.names)                                            0.261    49.499
n2782.in[0] (.names)                                             1.014    50.513
n2782.out[0] (.names)                                            0.261    50.774
n2744.in[0] (.names)                                             1.014    51.787
n2744.out[0] (.names)                                            0.261    52.048
n1378.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1378.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 42
Startpoint: n2495.Q[0] (.latch clocked by pclk)
Endpoint  : n3139.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2495.clk[0] (.latch)                                            1.014     1.014
n2495.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2496.in[1] (.names)                                             1.014     2.070
n2496.out[0] (.names)                                            0.261     2.331
n2498.in[0] (.names)                                             1.014     3.344
n2498.out[0] (.names)                                            0.261     3.605
n2316.in[0] (.names)                                             1.014     4.619
n2316.out[0] (.names)                                            0.261     4.880
n2502.in[0] (.names)                                             1.014     5.894
n2502.out[0] (.names)                                            0.261     6.155
n2473.in[0] (.names)                                             1.014     7.169
n2473.out[0] (.names)                                            0.261     7.430
n2467.in[0] (.names)                                             1.014     8.444
n2467.out[0] (.names)                                            0.261     8.705
n2508.in[3] (.names)                                             1.014     9.719
n2508.out[0] (.names)                                            0.261     9.980
n2512.in[1] (.names)                                             1.014    10.993
n2512.out[0] (.names)                                            0.261    11.254
n2343.in[1] (.names)                                             1.014    12.268
n2343.out[0] (.names)                                            0.261    12.529
n2514.in[0] (.names)                                             1.014    13.543
n2514.out[0] (.names)                                            0.261    13.804
n2518.in[1] (.names)                                             1.014    14.818
n2518.out[0] (.names)                                            0.261    15.079
n2520.in[2] (.names)                                             1.014    16.093
n2520.out[0] (.names)                                            0.261    16.354
n2521.in[1] (.names)                                             1.014    17.367
n2521.out[0] (.names)                                            0.261    17.628
n2528.in[1] (.names)                                             1.014    18.642
n2528.out[0] (.names)                                            0.261    18.903
n2924.in[1] (.names)                                             1.014    19.917
n2924.out[0] (.names)                                            0.261    20.178
n2847.in[1] (.names)                                             1.014    21.192
n2847.out[0] (.names)                                            0.261    21.453
n2850.in[0] (.names)                                             1.014    22.467
n2850.out[0] (.names)                                            0.261    22.728
n2717.in[0] (.names)                                             1.014    23.742
n2717.out[0] (.names)                                            0.261    24.003
n2885.in[0] (.names)                                             1.014    25.016
n2885.out[0] (.names)                                            0.261    25.277
n2886.in[0] (.names)                                             1.014    26.291
n2886.out[0] (.names)                                            0.261    26.552
n2047.in[0] (.names)                                             1.014    27.566
n2047.out[0] (.names)                                            0.261    27.827
n2918.in[0] (.names)                                             1.014    28.841
n2918.out[0] (.names)                                            0.261    29.102
n2898.in[1] (.names)                                             1.014    30.116
n2898.out[0] (.names)                                            0.261    30.377
n2919.in[0] (.names)                                             1.014    31.390
n2919.out[0] (.names)                                            0.261    31.651
n2920.in[0] (.names)                                             1.014    32.665
n2920.out[0] (.names)                                            0.261    32.926
n2928.in[0] (.names)                                             1.014    33.940
n2928.out[0] (.names)                                            0.261    34.201
n2929.in[0] (.names)                                             1.014    35.215
n2929.out[0] (.names)                                            0.261    35.476
n2921.in[0] (.names)                                             1.014    36.490
n2921.out[0] (.names)                                            0.261    36.751
n2930.in[0] (.names)                                             1.014    37.765
n2930.out[0] (.names)                                            0.261    38.026
n2896.in[0] (.names)                                             1.014    39.039
n2896.out[0] (.names)                                            0.261    39.300
n2897.in[0] (.names)                                             1.014    40.314
n2897.out[0] (.names)                                            0.261    40.575
n3080.in[1] (.names)                                             1.014    41.589
n3080.out[0] (.names)                                            0.261    41.850
n3079.in[2] (.names)                                             1.014    42.864
n3079.out[0] (.names)                                            0.261    43.125
n2984.in[1] (.names)                                             1.014    44.139
n2984.out[0] (.names)                                            0.261    44.400
n3195.in[1] (.names)                                             1.014    45.413
n3195.out[0] (.names)                                            0.261    45.674
n3127.in[0] (.names)                                             1.014    46.688
n3127.out[0] (.names)                                            0.261    46.949
n1974.in[0] (.names)                                             1.014    47.963
n1974.out[0] (.names)                                            0.261    48.224
n3162.in[3] (.names)                                             1.014    49.238
n3162.out[0] (.names)                                            0.261    49.499
n3165.in[2] (.names)                                             1.014    50.513
n3165.out[0] (.names)                                            0.261    50.774
n3166.in[1] (.names)                                             1.014    51.787
n3166.out[0] (.names)                                            0.261    52.048
n3139.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3139.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 43
Startpoint: n4849.Q[0] (.latch clocked by pclk)
Endpoint  : n1910.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4849.clk[0] (.latch)                                            1.014     1.014
n4849.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4850.in[0] (.names)                                             1.014     2.070
n4850.out[0] (.names)                                            0.261     2.331
n1572.in[0] (.names)                                             1.014     3.344
n1572.out[0] (.names)                                            0.261     3.605
n4851.in[0] (.names)                                             1.014     4.619
n4851.out[0] (.names)                                            0.261     4.880
n8561.in[0] (.names)                                             1.014     5.894
n8561.out[0] (.names)                                            0.261     6.155
n8578.in[1] (.names)                                             1.014     7.169
n8578.out[0] (.names)                                            0.261     7.430
n8581.in[0] (.names)                                             1.014     8.444
n8581.out[0] (.names)                                            0.261     8.705
n8596.in[2] (.names)                                             1.014     9.719
n8596.out[0] (.names)                                            0.261     9.980
n1465.in[0] (.names)                                             1.014    10.993
n1465.out[0] (.names)                                            0.261    11.254
n8598.in[0] (.names)                                             1.014    12.268
n8598.out[0] (.names)                                            0.261    12.529
n8600.in[0] (.names)                                             1.014    13.543
n8600.out[0] (.names)                                            0.261    13.804
n8601.in[0] (.names)                                             1.014    14.818
n8601.out[0] (.names)                                            0.261    15.079
n8602.in[0] (.names)                                             1.014    16.093
n8602.out[0] (.names)                                            0.261    16.354
n8603.in[0] (.names)                                             1.014    17.367
n8603.out[0] (.names)                                            0.261    17.628
n8604.in[0] (.names)                                             1.014    18.642
n8604.out[0] (.names)                                            0.261    18.903
n8888.in[0] (.names)                                             1.014    19.917
n8888.out[0] (.names)                                            0.261    20.178
n8890.in[2] (.names)                                             1.014    21.192
n8890.out[0] (.names)                                            0.261    21.453
n8896.in[1] (.names)                                             1.014    22.467
n8896.out[0] (.names)                                            0.261    22.728
n8917.in[2] (.names)                                             1.014    23.742
n8917.out[0] (.names)                                            0.261    24.003
n1725.in[0] (.names)                                             1.014    25.016
n1725.out[0] (.names)                                            0.261    25.277
n1359.in[0] (.names)                                             1.014    26.291
n1359.out[0] (.names)                                            0.261    26.552
n8926.in[0] (.names)                                             1.014    27.566
n8926.out[0] (.names)                                            0.261    27.827
n8927.in[0] (.names)                                             1.014    28.841
n8927.out[0] (.names)                                            0.261    29.102
n8865.in[0] (.names)                                             1.014    30.116
n8865.out[0] (.names)                                            0.261    30.377
n8930.in[0] (.names)                                             1.014    31.390
n8930.out[0] (.names)                                            0.261    31.651
n8931.in[0] (.names)                                             1.014    32.665
n8931.out[0] (.names)                                            0.261    32.926
n8934.in[0] (.names)                                             1.014    33.940
n8934.out[0] (.names)                                            0.261    34.201
n8845.in[1] (.names)                                             1.014    35.215
n8845.out[0] (.names)                                            0.261    35.476
n8936.in[0] (.names)                                             1.014    36.490
n8936.out[0] (.names)                                            0.261    36.751
n8937.in[0] (.names)                                             1.014    37.765
n8937.out[0] (.names)                                            0.261    38.026
n8939.in[1] (.names)                                             1.014    39.039
n8939.out[0] (.names)                                            0.261    39.300
n1518.in[0] (.names)                                             1.014    40.314
n1518.out[0] (.names)                                            0.261    40.575
n8574.in[1] (.names)                                             1.014    41.589
n8574.out[0] (.names)                                            0.261    41.850
n8486.in[1] (.names)                                             1.014    42.864
n8486.out[0] (.names)                                            0.261    43.125
n8573.in[0] (.names)                                             1.014    44.139
n8573.out[0] (.names)                                            0.261    44.400
n8576.in[1] (.names)                                             1.014    45.413
n8576.out[0] (.names)                                            0.261    45.674
n8583.in[0] (.names)                                             1.014    46.688
n8583.out[0] (.names)                                            0.261    46.949
n8584.in[0] (.names)                                             1.014    47.963
n8584.out[0] (.names)                                            0.261    48.224
n8510.in[1] (.names)                                             1.014    49.238
n8510.out[0] (.names)                                            0.261    49.499
n1948.in[2] (.names)                                             1.014    50.513
n1948.out[0] (.names)                                            0.261    50.774
n1909.in[1] (.names)                                             1.014    51.787
n1909.out[0] (.names)                                            0.261    52.048
n1910.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1910.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 44
Startpoint: n4849.Q[0] (.latch clocked by pclk)
Endpoint  : n1822.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4849.clk[0] (.latch)                                            1.014     1.014
n4849.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4850.in[0] (.names)                                             1.014     2.070
n4850.out[0] (.names)                                            0.261     2.331
n1572.in[0] (.names)                                             1.014     3.344
n1572.out[0] (.names)                                            0.261     3.605
n4851.in[0] (.names)                                             1.014     4.619
n4851.out[0] (.names)                                            0.261     4.880
n8561.in[0] (.names)                                             1.014     5.894
n8561.out[0] (.names)                                            0.261     6.155
n8578.in[1] (.names)                                             1.014     7.169
n8578.out[0] (.names)                                            0.261     7.430
n8581.in[0] (.names)                                             1.014     8.444
n8581.out[0] (.names)                                            0.261     8.705
n8596.in[2] (.names)                                             1.014     9.719
n8596.out[0] (.names)                                            0.261     9.980
n1465.in[0] (.names)                                             1.014    10.993
n1465.out[0] (.names)                                            0.261    11.254
n8598.in[0] (.names)                                             1.014    12.268
n8598.out[0] (.names)                                            0.261    12.529
n8600.in[0] (.names)                                             1.014    13.543
n8600.out[0] (.names)                                            0.261    13.804
n8601.in[0] (.names)                                             1.014    14.818
n8601.out[0] (.names)                                            0.261    15.079
n8602.in[0] (.names)                                             1.014    16.093
n8602.out[0] (.names)                                            0.261    16.354
n8603.in[0] (.names)                                             1.014    17.367
n8603.out[0] (.names)                                            0.261    17.628
n8604.in[0] (.names)                                             1.014    18.642
n8604.out[0] (.names)                                            0.261    18.903
n8888.in[0] (.names)                                             1.014    19.917
n8888.out[0] (.names)                                            0.261    20.178
n8890.in[2] (.names)                                             1.014    21.192
n8890.out[0] (.names)                                            0.261    21.453
n8896.in[1] (.names)                                             1.014    22.467
n8896.out[0] (.names)                                            0.261    22.728
n8917.in[2] (.names)                                             1.014    23.742
n8917.out[0] (.names)                                            0.261    24.003
n1725.in[0] (.names)                                             1.014    25.016
n1725.out[0] (.names)                                            0.261    25.277
n1359.in[0] (.names)                                             1.014    26.291
n1359.out[0] (.names)                                            0.261    26.552
n8926.in[0] (.names)                                             1.014    27.566
n8926.out[0] (.names)                                            0.261    27.827
n8927.in[0] (.names)                                             1.014    28.841
n8927.out[0] (.names)                                            0.261    29.102
n8865.in[0] (.names)                                             1.014    30.116
n8865.out[0] (.names)                                            0.261    30.377
n8930.in[0] (.names)                                             1.014    31.390
n8930.out[0] (.names)                                            0.261    31.651
n8931.in[0] (.names)                                             1.014    32.665
n8931.out[0] (.names)                                            0.261    32.926
n8934.in[0] (.names)                                             1.014    33.940
n8934.out[0] (.names)                                            0.261    34.201
n8845.in[1] (.names)                                             1.014    35.215
n8845.out[0] (.names)                                            0.261    35.476
n8936.in[0] (.names)                                             1.014    36.490
n8936.out[0] (.names)                                            0.261    36.751
n8937.in[0] (.names)                                             1.014    37.765
n8937.out[0] (.names)                                            0.261    38.026
n8939.in[1] (.names)                                             1.014    39.039
n8939.out[0] (.names)                                            0.261    39.300
n1518.in[0] (.names)                                             1.014    40.314
n1518.out[0] (.names)                                            0.261    40.575
n8574.in[1] (.names)                                             1.014    41.589
n8574.out[0] (.names)                                            0.261    41.850
n8486.in[1] (.names)                                             1.014    42.864
n8486.out[0] (.names)                                            0.261    43.125
n8573.in[0] (.names)                                             1.014    44.139
n8573.out[0] (.names)                                            0.261    44.400
n8576.in[1] (.names)                                             1.014    45.413
n8576.out[0] (.names)                                            0.261    45.674
n8583.in[0] (.names)                                             1.014    46.688
n8583.out[0] (.names)                                            0.261    46.949
n8584.in[0] (.names)                                             1.014    47.963
n8584.out[0] (.names)                                            0.261    48.224
n8510.in[1] (.names)                                             1.014    49.238
n8510.out[0] (.names)                                            0.261    49.499
n1948.in[2] (.names)                                             1.014    50.513
n1948.out[0] (.names)                                            0.261    50.774
n1909.in[1] (.names)                                             1.014    51.787
n1909.out[0] (.names)                                            0.261    52.048
n1822.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1822.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 45
Startpoint: n4849.Q[0] (.latch clocked by pclk)
Endpoint  : n1343.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4849.clk[0] (.latch)                                            1.014     1.014
n4849.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4850.in[0] (.names)                                             1.014     2.070
n4850.out[0] (.names)                                            0.261     2.331
n1572.in[0] (.names)                                             1.014     3.344
n1572.out[0] (.names)                                            0.261     3.605
n4851.in[0] (.names)                                             1.014     4.619
n4851.out[0] (.names)                                            0.261     4.880
n8561.in[0] (.names)                                             1.014     5.894
n8561.out[0] (.names)                                            0.261     6.155
n8578.in[1] (.names)                                             1.014     7.169
n8578.out[0] (.names)                                            0.261     7.430
n8581.in[0] (.names)                                             1.014     8.444
n8581.out[0] (.names)                                            0.261     8.705
n8596.in[2] (.names)                                             1.014     9.719
n8596.out[0] (.names)                                            0.261     9.980
n1465.in[0] (.names)                                             1.014    10.993
n1465.out[0] (.names)                                            0.261    11.254
n8598.in[0] (.names)                                             1.014    12.268
n8598.out[0] (.names)                                            0.261    12.529
n8600.in[0] (.names)                                             1.014    13.543
n8600.out[0] (.names)                                            0.261    13.804
n8601.in[0] (.names)                                             1.014    14.818
n8601.out[0] (.names)                                            0.261    15.079
n8602.in[0] (.names)                                             1.014    16.093
n8602.out[0] (.names)                                            0.261    16.354
n8603.in[0] (.names)                                             1.014    17.367
n8603.out[0] (.names)                                            0.261    17.628
n8604.in[0] (.names)                                             1.014    18.642
n8604.out[0] (.names)                                            0.261    18.903
n8888.in[0] (.names)                                             1.014    19.917
n8888.out[0] (.names)                                            0.261    20.178
n8890.in[2] (.names)                                             1.014    21.192
n8890.out[0] (.names)                                            0.261    21.453
n8896.in[1] (.names)                                             1.014    22.467
n8896.out[0] (.names)                                            0.261    22.728
n8917.in[2] (.names)                                             1.014    23.742
n8917.out[0] (.names)                                            0.261    24.003
n1725.in[0] (.names)                                             1.014    25.016
n1725.out[0] (.names)                                            0.261    25.277
n1359.in[0] (.names)                                             1.014    26.291
n1359.out[0] (.names)                                            0.261    26.552
n8926.in[0] (.names)                                             1.014    27.566
n8926.out[0] (.names)                                            0.261    27.827
n8927.in[0] (.names)                                             1.014    28.841
n8927.out[0] (.names)                                            0.261    29.102
n8865.in[0] (.names)                                             1.014    30.116
n8865.out[0] (.names)                                            0.261    30.377
n8930.in[0] (.names)                                             1.014    31.390
n8930.out[0] (.names)                                            0.261    31.651
n8931.in[0] (.names)                                             1.014    32.665
n8931.out[0] (.names)                                            0.261    32.926
n8934.in[0] (.names)                                             1.014    33.940
n8934.out[0] (.names)                                            0.261    34.201
n8845.in[1] (.names)                                             1.014    35.215
n8845.out[0] (.names)                                            0.261    35.476
n8936.in[0] (.names)                                             1.014    36.490
n8936.out[0] (.names)                                            0.261    36.751
n8937.in[0] (.names)                                             1.014    37.765
n8937.out[0] (.names)                                            0.261    38.026
n8939.in[1] (.names)                                             1.014    39.039
n8939.out[0] (.names)                                            0.261    39.300
n1518.in[0] (.names)                                             1.014    40.314
n1518.out[0] (.names)                                            0.261    40.575
n8944.in[0] (.names)                                             1.014    41.589
n8944.out[0] (.names)                                            0.261    41.850
n8906.in[1] (.names)                                             1.014    42.864
n8906.out[0] (.names)                                            0.261    43.125
n8907.in[1] (.names)                                             1.014    44.139
n8907.out[0] (.names)                                            0.261    44.400
n1992.in[1] (.names)                                             1.014    45.413
n1992.out[0] (.names)                                            0.261    45.674
n8904.in[0] (.names)                                             1.014    46.688
n8904.out[0] (.names)                                            0.261    46.949
n1746.in[0] (.names)                                             1.014    47.963
n1746.out[0] (.names)                                            0.261    48.224
n8785.in[0] (.names)                                             1.014    49.238
n8785.out[0] (.names)                                            0.261    49.499
n8787.in[1] (.names)                                             1.014    50.513
n8787.out[0] (.names)                                            0.261    50.774
n8533.in[0] (.names)                                             1.014    51.787
n8533.out[0] (.names)                                            0.261    52.048
n1343.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1343.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 46
Startpoint: n4849.Q[0] (.latch clocked by pclk)
Endpoint  : n8652.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4849.clk[0] (.latch)                                            1.014     1.014
n4849.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4850.in[0] (.names)                                             1.014     2.070
n4850.out[0] (.names)                                            0.261     2.331
n1572.in[0] (.names)                                             1.014     3.344
n1572.out[0] (.names)                                            0.261     3.605
n4851.in[0] (.names)                                             1.014     4.619
n4851.out[0] (.names)                                            0.261     4.880
n8561.in[0] (.names)                                             1.014     5.894
n8561.out[0] (.names)                                            0.261     6.155
n8578.in[1] (.names)                                             1.014     7.169
n8578.out[0] (.names)                                            0.261     7.430
n8581.in[0] (.names)                                             1.014     8.444
n8581.out[0] (.names)                                            0.261     8.705
n8596.in[2] (.names)                                             1.014     9.719
n8596.out[0] (.names)                                            0.261     9.980
n1465.in[0] (.names)                                             1.014    10.993
n1465.out[0] (.names)                                            0.261    11.254
n8598.in[0] (.names)                                             1.014    12.268
n8598.out[0] (.names)                                            0.261    12.529
n8600.in[0] (.names)                                             1.014    13.543
n8600.out[0] (.names)                                            0.261    13.804
n8601.in[0] (.names)                                             1.014    14.818
n8601.out[0] (.names)                                            0.261    15.079
n8602.in[0] (.names)                                             1.014    16.093
n8602.out[0] (.names)                                            0.261    16.354
n8603.in[0] (.names)                                             1.014    17.367
n8603.out[0] (.names)                                            0.261    17.628
n8604.in[0] (.names)                                             1.014    18.642
n8604.out[0] (.names)                                            0.261    18.903
n8888.in[0] (.names)                                             1.014    19.917
n8888.out[0] (.names)                                            0.261    20.178
n8890.in[2] (.names)                                             1.014    21.192
n8890.out[0] (.names)                                            0.261    21.453
n8896.in[1] (.names)                                             1.014    22.467
n8896.out[0] (.names)                                            0.261    22.728
n8917.in[2] (.names)                                             1.014    23.742
n8917.out[0] (.names)                                            0.261    24.003
n1725.in[0] (.names)                                             1.014    25.016
n1725.out[0] (.names)                                            0.261    25.277
n1359.in[0] (.names)                                             1.014    26.291
n1359.out[0] (.names)                                            0.261    26.552
n8926.in[0] (.names)                                             1.014    27.566
n8926.out[0] (.names)                                            0.261    27.827
n8927.in[0] (.names)                                             1.014    28.841
n8927.out[0] (.names)                                            0.261    29.102
n8865.in[0] (.names)                                             1.014    30.116
n8865.out[0] (.names)                                            0.261    30.377
n8930.in[0] (.names)                                             1.014    31.390
n8930.out[0] (.names)                                            0.261    31.651
n8931.in[0] (.names)                                             1.014    32.665
n8931.out[0] (.names)                                            0.261    32.926
n8934.in[0] (.names)                                             1.014    33.940
n8934.out[0] (.names)                                            0.261    34.201
n8845.in[1] (.names)                                             1.014    35.215
n8845.out[0] (.names)                                            0.261    35.476
n8936.in[0] (.names)                                             1.014    36.490
n8936.out[0] (.names)                                            0.261    36.751
n8937.in[0] (.names)                                             1.014    37.765
n8937.out[0] (.names)                                            0.261    38.026
n8939.in[1] (.names)                                             1.014    39.039
n8939.out[0] (.names)                                            0.261    39.300
n1518.in[0] (.names)                                             1.014    40.314
n1518.out[0] (.names)                                            0.261    40.575
n8944.in[0] (.names)                                             1.014    41.589
n8944.out[0] (.names)                                            0.261    41.850
n8906.in[1] (.names)                                             1.014    42.864
n8906.out[0] (.names)                                            0.261    43.125
n8907.in[1] (.names)                                             1.014    44.139
n8907.out[0] (.names)                                            0.261    44.400
n1992.in[1] (.names)                                             1.014    45.413
n1992.out[0] (.names)                                            0.261    45.674
n8904.in[0] (.names)                                             1.014    46.688
n8904.out[0] (.names)                                            0.261    46.949
n1746.in[0] (.names)                                             1.014    47.963
n1746.out[0] (.names)                                            0.261    48.224
n8785.in[0] (.names)                                             1.014    49.238
n8785.out[0] (.names)                                            0.261    49.499
n8787.in[1] (.names)                                             1.014    50.513
n8787.out[0] (.names)                                            0.261    50.774
n8651.in[1] (.names)                                             1.014    51.787
n8651.out[0] (.names)                                            0.261    52.048
n8652.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8652.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 47
Startpoint: n4849.Q[0] (.latch clocked by pclk)
Endpoint  : n8780.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4849.clk[0] (.latch)                                            1.014     1.014
n4849.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4850.in[0] (.names)                                             1.014     2.070
n4850.out[0] (.names)                                            0.261     2.331
n1572.in[0] (.names)                                             1.014     3.344
n1572.out[0] (.names)                                            0.261     3.605
n4851.in[0] (.names)                                             1.014     4.619
n4851.out[0] (.names)                                            0.261     4.880
n8561.in[0] (.names)                                             1.014     5.894
n8561.out[0] (.names)                                            0.261     6.155
n8578.in[1] (.names)                                             1.014     7.169
n8578.out[0] (.names)                                            0.261     7.430
n8581.in[0] (.names)                                             1.014     8.444
n8581.out[0] (.names)                                            0.261     8.705
n8596.in[2] (.names)                                             1.014     9.719
n8596.out[0] (.names)                                            0.261     9.980
n1465.in[0] (.names)                                             1.014    10.993
n1465.out[0] (.names)                                            0.261    11.254
n8598.in[0] (.names)                                             1.014    12.268
n8598.out[0] (.names)                                            0.261    12.529
n8600.in[0] (.names)                                             1.014    13.543
n8600.out[0] (.names)                                            0.261    13.804
n8601.in[0] (.names)                                             1.014    14.818
n8601.out[0] (.names)                                            0.261    15.079
n8602.in[0] (.names)                                             1.014    16.093
n8602.out[0] (.names)                                            0.261    16.354
n8603.in[0] (.names)                                             1.014    17.367
n8603.out[0] (.names)                                            0.261    17.628
n8604.in[0] (.names)                                             1.014    18.642
n8604.out[0] (.names)                                            0.261    18.903
n8888.in[0] (.names)                                             1.014    19.917
n8888.out[0] (.names)                                            0.261    20.178
n8890.in[2] (.names)                                             1.014    21.192
n8890.out[0] (.names)                                            0.261    21.453
n8896.in[1] (.names)                                             1.014    22.467
n8896.out[0] (.names)                                            0.261    22.728
n8917.in[2] (.names)                                             1.014    23.742
n8917.out[0] (.names)                                            0.261    24.003
n1725.in[0] (.names)                                             1.014    25.016
n1725.out[0] (.names)                                            0.261    25.277
n1359.in[0] (.names)                                             1.014    26.291
n1359.out[0] (.names)                                            0.261    26.552
n8926.in[0] (.names)                                             1.014    27.566
n8926.out[0] (.names)                                            0.261    27.827
n8927.in[0] (.names)                                             1.014    28.841
n8927.out[0] (.names)                                            0.261    29.102
n8865.in[0] (.names)                                             1.014    30.116
n8865.out[0] (.names)                                            0.261    30.377
n8930.in[0] (.names)                                             1.014    31.390
n8930.out[0] (.names)                                            0.261    31.651
n8931.in[0] (.names)                                             1.014    32.665
n8931.out[0] (.names)                                            0.261    32.926
n8934.in[0] (.names)                                             1.014    33.940
n8934.out[0] (.names)                                            0.261    34.201
n8845.in[1] (.names)                                             1.014    35.215
n8845.out[0] (.names)                                            0.261    35.476
n8936.in[0] (.names)                                             1.014    36.490
n8936.out[0] (.names)                                            0.261    36.751
n8937.in[0] (.names)                                             1.014    37.765
n8937.out[0] (.names)                                            0.261    38.026
n8939.in[1] (.names)                                             1.014    39.039
n8939.out[0] (.names)                                            0.261    39.300
n1518.in[0] (.names)                                             1.014    40.314
n1518.out[0] (.names)                                            0.261    40.575
n8944.in[0] (.names)                                             1.014    41.589
n8944.out[0] (.names)                                            0.261    41.850
n8906.in[1] (.names)                                             1.014    42.864
n8906.out[0] (.names)                                            0.261    43.125
n8907.in[1] (.names)                                             1.014    44.139
n8907.out[0] (.names)                                            0.261    44.400
n1992.in[1] (.names)                                             1.014    45.413
n1992.out[0] (.names)                                            0.261    45.674
n8904.in[0] (.names)                                             1.014    46.688
n8904.out[0] (.names)                                            0.261    46.949
n1746.in[0] (.names)                                             1.014    47.963
n1746.out[0] (.names)                                            0.261    48.224
n8785.in[0] (.names)                                             1.014    49.238
n8785.out[0] (.names)                                            0.261    49.499
n8787.in[1] (.names)                                             1.014    50.513
n8787.out[0] (.names)                                            0.261    50.774
n8651.in[1] (.names)                                             1.014    51.787
n8651.out[0] (.names)                                            0.261    52.048
n8780.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8780.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 48
Startpoint: n7924.Q[0] (.latch clocked by pclk)
Endpoint  : n8126.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7924.clk[0] (.latch)                                            1.014     1.014
n7924.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7933.in[0] (.names)                                             1.014     2.070
n7933.out[0] (.names)                                            0.261     2.331
n1739.in[1] (.names)                                             1.014     3.344
n1739.out[0] (.names)                                            0.261     3.605
n7738.in[0] (.names)                                             1.014     4.619
n7738.out[0] (.names)                                            0.261     4.880
n4649.in[0] (.names)                                             1.014     5.894
n4649.out[0] (.names)                                            0.261     6.155
n7696.in[0] (.names)                                             1.014     7.169
n7696.out[0] (.names)                                            0.261     7.430
n7468.in[1] (.names)                                             1.014     8.444
n7468.out[0] (.names)                                            0.261     8.705
n7555.in[3] (.names)                                             1.014     9.719
n7555.out[0] (.names)                                            0.261     9.980
n7684.in[0] (.names)                                             1.014    10.993
n7684.out[0] (.names)                                            0.261    11.254
n7687.in[0] (.names)                                             1.014    12.268
n7687.out[0] (.names)                                            0.261    12.529
n7685.in[2] (.names)                                             1.014    13.543
n7685.out[0] (.names)                                            0.261    13.804
n7686.in[0] (.names)                                             1.014    14.818
n7686.out[0] (.names)                                            0.261    15.079
n7724.in[3] (.names)                                             1.014    16.093
n7724.out[0] (.names)                                            0.261    16.354
n7725.in[1] (.names)                                             1.014    17.367
n7725.out[0] (.names)                                            0.261    17.628
n7732.in[2] (.names)                                             1.014    18.642
n7732.out[0] (.names)                                            0.261    18.903
n7710.in[0] (.names)                                             1.014    19.917
n7710.out[0] (.names)                                            0.261    20.178
n7720.in[1] (.names)                                             1.014    21.192
n7720.out[0] (.names)                                            0.261    21.453
n7722.in[0] (.names)                                             1.014    22.467
n7722.out[0] (.names)                                            0.261    22.728
n7734.in[0] (.names)                                             1.014    23.742
n7734.out[0] (.names)                                            0.261    24.003
n7735.in[0] (.names)                                             1.014    25.016
n7735.out[0] (.names)                                            0.261    25.277
n7709.in[0] (.names)                                             1.014    26.291
n7709.out[0] (.names)                                            0.261    26.552
n7712.in[0] (.names)                                             1.014    27.566
n7712.out[0] (.names)                                            0.261    27.827
n7714.in[0] (.names)                                             1.014    28.841
n7714.out[0] (.names)                                            0.261    29.102
n7715.in[0] (.names)                                             1.014    30.116
n7715.out[0] (.names)                                            0.261    30.377
n7716.in[0] (.names)                                             1.014    31.390
n7716.out[0] (.names)                                            0.261    31.651
n7718.in[1] (.names)                                             1.014    32.665
n7718.out[0] (.names)                                            0.261    32.926
n7707.in[0] (.names)                                             1.014    33.940
n7707.out[0] (.names)                                            0.261    34.201
n7705.in[0] (.names)                                             1.014    35.215
n7705.out[0] (.names)                                            0.261    35.476
n1728.in[0] (.names)                                             1.014    36.490
n1728.out[0] (.names)                                            0.261    36.751
n8173.in[3] (.names)                                             1.014    37.765
n8173.out[0] (.names)                                            0.261    38.026
n8174.in[1] (.names)                                             1.014    39.039
n8174.out[0] (.names)                                            0.261    39.300
n6356.in[1] (.names)                                             1.014    40.314
n6356.out[0] (.names)                                            0.261    40.575
n8176.in[0] (.names)                                             1.014    41.589
n8176.out[0] (.names)                                            0.261    41.850
n8178.in[0] (.names)                                             1.014    42.864
n8178.out[0] (.names)                                            0.261    43.125
n8180.in[1] (.names)                                             1.014    44.139
n8180.out[0] (.names)                                            0.261    44.400
n6285.in[1] (.names)                                             1.014    45.413
n6285.out[0] (.names)                                            0.261    45.674
n8181.in[0] (.names)                                             1.014    46.688
n8181.out[0] (.names)                                            0.261    46.949
n8187.in[0] (.names)                                             1.014    47.963
n8187.out[0] (.names)                                            0.261    48.224
n8119.in[2] (.names)                                             1.014    49.238
n8119.out[0] (.names)                                            0.261    49.499
n8118.in[1] (.names)                                             1.014    50.513
n8118.out[0] (.names)                                            0.261    50.774
n8120.in[2] (.names)                                             1.014    51.787
n8120.out[0] (.names)                                            0.261    52.048
n8126.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8126.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 49
Startpoint: n3525.Q[0] (.latch clocked by pclk)
Endpoint  : n5625.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3525.clk[0] (.latch)                                            1.014     1.014
n3525.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3542.in[0] (.names)                                             1.014     2.070
n3542.out[0] (.names)                                            0.261     2.331
n3543.in[0] (.names)                                             1.014     3.344
n3543.out[0] (.names)                                            0.261     3.605
n2401.in[1] (.names)                                             1.014     4.619
n2401.out[0] (.names)                                            0.261     4.880
n2402.in[1] (.names)                                             1.014     5.894
n2402.out[0] (.names)                                            0.261     6.155
n2397.in[0] (.names)                                             1.014     7.169
n2397.out[0] (.names)                                            0.261     7.430
n2398.in[0] (.names)                                             1.014     8.444
n2398.out[0] (.names)                                            0.261     8.705
n2640.in[0] (.names)                                             1.014     9.719
n2640.out[0] (.names)                                            0.261     9.980
n5286.in[1] (.names)                                             1.014    10.993
n5286.out[0] (.names)                                            0.261    11.254
n5288.in[2] (.names)                                             1.014    12.268
n5288.out[0] (.names)                                            0.261    12.529
n5279.in[1] (.names)                                             1.014    13.543
n5279.out[0] (.names)                                            0.261    13.804
n5284.in[0] (.names)                                             1.014    14.818
n5284.out[0] (.names)                                            0.261    15.079
n5280.in[2] (.names)                                             1.014    16.093
n5280.out[0] (.names)                                            0.261    16.354
n5281.in[1] (.names)                                             1.014    17.367
n5281.out[0] (.names)                                            0.261    17.628
n5285.in[0] (.names)                                             1.014    18.642
n5285.out[0] (.names)                                            0.261    18.903
n5265.in[0] (.names)                                             1.014    19.917
n5265.out[0] (.names)                                            0.261    20.178
n5267.in[1] (.names)                                             1.014    21.192
n5267.out[0] (.names)                                            0.261    21.453
n5289.in[0] (.names)                                             1.014    22.467
n5289.out[0] (.names)                                            0.261    22.728
n5290.in[1] (.names)                                             1.014    23.742
n5290.out[0] (.names)                                            0.261    24.003
n5256.in[1] (.names)                                             1.014    25.016
n5256.out[0] (.names)                                            0.261    25.277
n5295.in[1] (.names)                                             1.014    26.291
n5295.out[0] (.names)                                            0.261    26.552
n5582.in[2] (.names)                                             1.014    27.566
n5582.out[0] (.names)                                            0.261    27.827
n5583.in[1] (.names)                                             1.014    28.841
n5583.out[0] (.names)                                            0.261    29.102
n5585.in[0] (.names)                                             1.014    30.116
n5585.out[0] (.names)                                            0.261    30.377
n5586.in[0] (.names)                                             1.014    31.390
n5586.out[0] (.names)                                            0.261    31.651
n5589.in[0] (.names)                                             1.014    32.665
n5589.out[0] (.names)                                            0.261    32.926
n5591.in[1] (.names)                                             1.014    33.940
n5591.out[0] (.names)                                            0.261    34.201
n5592.in[0] (.names)                                             1.014    35.215
n5592.out[0] (.names)                                            0.261    35.476
n5593.in[1] (.names)                                             1.014    36.490
n5593.out[0] (.names)                                            0.261    36.751
n5596.in[2] (.names)                                             1.014    37.765
n5596.out[0] (.names)                                            0.261    38.026
n5597.in[0] (.names)                                             1.014    39.039
n5597.out[0] (.names)                                            0.261    39.300
n5606.in[0] (.names)                                             1.014    40.314
n5606.out[0] (.names)                                            0.261    40.575
n5607.in[1] (.names)                                             1.014    41.589
n5607.out[0] (.names)                                            0.261    41.850
n5609.in[0] (.names)                                             1.014    42.864
n5609.out[0] (.names)                                            0.261    43.125
n5139.in[0] (.names)                                             1.014    44.139
n5139.out[0] (.names)                                            0.261    44.400
n5610.in[0] (.names)                                             1.014    45.413
n5610.out[0] (.names)                                            0.261    45.674
n4478.in[0] (.names)                                             1.014    46.688
n4478.out[0] (.names)                                            0.261    46.949
n5258.in[1] (.names)                                             1.014    47.963
n5258.out[0] (.names)                                            0.261    48.224
n5614.in[0] (.names)                                             1.014    49.238
n5614.out[0] (.names)                                            0.261    49.499
n5143.in[0] (.names)                                             1.014    50.513
n5143.out[0] (.names)                                            0.261    50.774
n5615.in[0] (.names)                                             1.014    51.787
n5615.out[0] (.names)                                            0.261    52.048
n5625.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5625.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 50
Startpoint: n5748.Q[0] (.latch clocked by pclk)
Endpoint  : n1332.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5748.clk[0] (.latch)                                            1.014     1.014
n5748.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5662.in[0] (.names)                                             1.014     2.070
n5662.out[0] (.names)                                            0.261     2.331
n5752.in[0] (.names)                                             1.014     3.344
n5752.out[0] (.names)                                            0.261     3.605
n5753.in[0] (.names)                                             1.014     4.619
n5753.out[0] (.names)                                            0.261     4.880
n5762.in[2] (.names)                                             1.014     5.894
n5762.out[0] (.names)                                            0.261     6.155
n5763.in[1] (.names)                                             1.014     7.169
n5763.out[0] (.names)                                            0.261     7.430
n5727.in[1] (.names)                                             1.014     8.444
n5727.out[0] (.names)                                            0.261     8.705
n5750.in[2] (.names)                                             1.014     9.719
n5750.out[0] (.names)                                            0.261     9.980
n5768.in[0] (.names)                                             1.014    10.993
n5768.out[0] (.names)                                            0.261    11.254
n5743.in[0] (.names)                                             1.014    12.268
n5743.out[0] (.names)                                            0.261    12.529
n5729.in[0] (.names)                                             1.014    13.543
n5729.out[0] (.names)                                            0.261    13.804
n5756.in[1] (.names)                                             1.014    14.818
n5756.out[0] (.names)                                            0.261    15.079
n5380.in[2] (.names)                                             1.014    16.093
n5380.out[0] (.names)                                            0.261    16.354
n5154.in[0] (.names)                                             1.014    17.367
n5154.out[0] (.names)                                            0.261    17.628
n5648.in[0] (.names)                                             1.014    18.642
n5648.out[0] (.names)                                            0.261    18.903
n5658.in[1] (.names)                                             1.014    19.917
n5658.out[0] (.names)                                            0.261    20.178
n5659.in[0] (.names)                                             1.014    21.192
n5659.out[0] (.names)                                            0.261    21.453
n5282.in[0] (.names)                                             1.014    22.467
n5282.out[0] (.names)                                            0.261    22.728
n5328.in[1] (.names)                                             1.014    23.742
n5328.out[0] (.names)                                            0.261    24.003
n5663.in[1] (.names)                                             1.014    25.016
n5663.out[0] (.names)                                            0.261    25.277
n1678.in[0] (.names)                                             1.014    26.291
n1678.out[0] (.names)                                            0.261    26.552
n6279.in[0] (.names)                                             1.014    27.566
n6279.out[0] (.names)                                            0.261    27.827
n6281.in[0] (.names)                                             1.014    28.841
n6281.out[0] (.names)                                            0.261    29.102
n6283.in[0] (.names)                                             1.014    30.116
n6283.out[0] (.names)                                            0.261    30.377
n2037.in[2] (.names)                                             1.014    31.390
n2037.out[0] (.names)                                            0.261    31.651
n5968.in[0] (.names)                                             1.014    32.665
n5968.out[0] (.names)                                            0.261    32.926
n6270.in[0] (.names)                                             1.014    33.940
n6270.out[0] (.names)                                            0.261    34.201
n6191.in[1] (.names)                                             1.014    35.215
n6191.out[0] (.names)                                            0.261    35.476
n6192.in[2] (.names)                                             1.014    36.490
n6192.out[0] (.names)                                            0.261    36.751
n6217.in[0] (.names)                                             1.014    37.765
n6217.out[0] (.names)                                            0.261    38.026
n6185.in[0] (.names)                                             1.014    39.039
n6185.out[0] (.names)                                            0.261    39.300
n6183.in[0] (.names)                                             1.014    40.314
n6183.out[0] (.names)                                            0.261    40.575
n6128.in[0] (.names)                                             1.014    41.589
n6128.out[0] (.names)                                            0.261    41.850
n6184.in[0] (.names)                                             1.014    42.864
n6184.out[0] (.names)                                            0.261    43.125
n4426.in[1] (.names)                                             1.014    44.139
n4426.out[0] (.names)                                            0.261    44.400
n6216.in[0] (.names)                                             1.014    45.413
n6216.out[0] (.names)                                            0.261    45.674
n6118.in[0] (.names)                                             1.014    46.688
n6118.out[0] (.names)                                            0.261    46.949
n6119.in[3] (.names)                                             1.014    47.963
n6119.out[0] (.names)                                            0.261    48.224
n2146.in[0] (.names)                                             1.014    49.238
n2146.out[0] (.names)                                            0.261    49.499
n5076.in[0] (.names)                                             1.014    50.513
n5076.out[0] (.names)                                            0.261    50.774
n5050.in[1] (.names)                                             1.014    51.787
n5050.out[0] (.names)                                            0.261    52.048
n1332.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1332.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 51
Startpoint: n5748.Q[0] (.latch clocked by pclk)
Endpoint  : n6112.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5748.clk[0] (.latch)                                            1.014     1.014
n5748.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5662.in[0] (.names)                                             1.014     2.070
n5662.out[0] (.names)                                            0.261     2.331
n5752.in[0] (.names)                                             1.014     3.344
n5752.out[0] (.names)                                            0.261     3.605
n5753.in[0] (.names)                                             1.014     4.619
n5753.out[0] (.names)                                            0.261     4.880
n5762.in[2] (.names)                                             1.014     5.894
n5762.out[0] (.names)                                            0.261     6.155
n5763.in[1] (.names)                                             1.014     7.169
n5763.out[0] (.names)                                            0.261     7.430
n5727.in[1] (.names)                                             1.014     8.444
n5727.out[0] (.names)                                            0.261     8.705
n5750.in[2] (.names)                                             1.014     9.719
n5750.out[0] (.names)                                            0.261     9.980
n5768.in[0] (.names)                                             1.014    10.993
n5768.out[0] (.names)                                            0.261    11.254
n5743.in[0] (.names)                                             1.014    12.268
n5743.out[0] (.names)                                            0.261    12.529
n5729.in[0] (.names)                                             1.014    13.543
n5729.out[0] (.names)                                            0.261    13.804
n5756.in[1] (.names)                                             1.014    14.818
n5756.out[0] (.names)                                            0.261    15.079
n5380.in[2] (.names)                                             1.014    16.093
n5380.out[0] (.names)                                            0.261    16.354
n5154.in[0] (.names)                                             1.014    17.367
n5154.out[0] (.names)                                            0.261    17.628
n5648.in[0] (.names)                                             1.014    18.642
n5648.out[0] (.names)                                            0.261    18.903
n5658.in[1] (.names)                                             1.014    19.917
n5658.out[0] (.names)                                            0.261    20.178
n5659.in[0] (.names)                                             1.014    21.192
n5659.out[0] (.names)                                            0.261    21.453
n5282.in[0] (.names)                                             1.014    22.467
n5282.out[0] (.names)                                            0.261    22.728
n5328.in[1] (.names)                                             1.014    23.742
n5328.out[0] (.names)                                            0.261    24.003
n5663.in[1] (.names)                                             1.014    25.016
n5663.out[0] (.names)                                            0.261    25.277
n1678.in[0] (.names)                                             1.014    26.291
n1678.out[0] (.names)                                            0.261    26.552
n6279.in[0] (.names)                                             1.014    27.566
n6279.out[0] (.names)                                            0.261    27.827
n6281.in[0] (.names)                                             1.014    28.841
n6281.out[0] (.names)                                            0.261    29.102
n6283.in[0] (.names)                                             1.014    30.116
n6283.out[0] (.names)                                            0.261    30.377
n2037.in[2] (.names)                                             1.014    31.390
n2037.out[0] (.names)                                            0.261    31.651
n5968.in[0] (.names)                                             1.014    32.665
n5968.out[0] (.names)                                            0.261    32.926
n6270.in[0] (.names)                                             1.014    33.940
n6270.out[0] (.names)                                            0.261    34.201
n6191.in[1] (.names)                                             1.014    35.215
n6191.out[0] (.names)                                            0.261    35.476
n6192.in[2] (.names)                                             1.014    36.490
n6192.out[0] (.names)                                            0.261    36.751
n6217.in[0] (.names)                                             1.014    37.765
n6217.out[0] (.names)                                            0.261    38.026
n6185.in[0] (.names)                                             1.014    39.039
n6185.out[0] (.names)                                            0.261    39.300
n6183.in[0] (.names)                                             1.014    40.314
n6183.out[0] (.names)                                            0.261    40.575
n6128.in[0] (.names)                                             1.014    41.589
n6128.out[0] (.names)                                            0.261    41.850
n6184.in[0] (.names)                                             1.014    42.864
n6184.out[0] (.names)                                            0.261    43.125
n4426.in[1] (.names)                                             1.014    44.139
n4426.out[0] (.names)                                            0.261    44.400
n6216.in[0] (.names)                                             1.014    45.413
n6216.out[0] (.names)                                            0.261    45.674
n6118.in[0] (.names)                                             1.014    46.688
n6118.out[0] (.names)                                            0.261    46.949
n6119.in[3] (.names)                                             1.014    47.963
n6119.out[0] (.names)                                            0.261    48.224
n2146.in[0] (.names)                                             1.014    49.238
n2146.out[0] (.names)                                            0.261    49.499
n5076.in[0] (.names)                                             1.014    50.513
n5076.out[0] (.names)                                            0.261    50.774
n5050.in[1] (.names)                                             1.014    51.787
n5050.out[0] (.names)                                            0.261    52.048
n6112.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6112.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 52
Startpoint: n2139.Q[0] (.latch clocked by pclk)
Endpoint  : n6618.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2139.clk[0] (.latch)                                            1.014     1.014
n2139.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7040.in[0] (.names)                                             1.014     2.070
n7040.out[0] (.names)                                            0.261     2.331
n7041.in[0] (.names)                                             1.014     3.344
n7041.out[0] (.names)                                            0.261     3.605
n7032.in[0] (.names)                                             1.014     4.619
n7032.out[0] (.names)                                            0.261     4.880
n7046.in[0] (.names)                                             1.014     5.894
n7046.out[0] (.names)                                            0.261     6.155
n7048.in[0] (.names)                                             1.014     7.169
n7048.out[0] (.names)                                            0.261     7.430
n7049.in[1] (.names)                                             1.014     8.444
n7049.out[0] (.names)                                            0.261     8.705
n3558.in[0] (.names)                                             1.014     9.719
n3558.out[0] (.names)                                            0.261     9.980
n7052.in[0] (.names)                                             1.014    10.993
n7052.out[0] (.names)                                            0.261    11.254
n7053.in[1] (.names)                                             1.014    12.268
n7053.out[0] (.names)                                            0.261    12.529
n7055.in[1] (.names)                                             1.014    13.543
n7055.out[0] (.names)                                            0.261    13.804
n7060.in[0] (.names)                                             1.014    14.818
n7060.out[0] (.names)                                            0.261    15.079
n7191.in[1] (.names)                                             1.014    16.093
n7191.out[0] (.names)                                            0.261    16.354
n7215.in[1] (.names)                                             1.014    17.367
n7215.out[0] (.names)                                            0.261    17.628
n6398.in[0] (.names)                                             1.014    18.642
n6398.out[0] (.names)                                            0.261    18.903
n6713.in[2] (.names)                                             1.014    19.917
n6713.out[0] (.names)                                            0.261    20.178
n6694.in[1] (.names)                                             1.014    21.192
n6694.out[0] (.names)                                            0.261    21.453
n6688.in[0] (.names)                                             1.014    22.467
n6688.out[0] (.names)                                            0.261    22.728
n6695.in[0] (.names)                                             1.014    23.742
n6695.out[0] (.names)                                            0.261    24.003
n6677.in[0] (.names)                                             1.014    25.016
n6677.out[0] (.names)                                            0.261    25.277
n6678.in[1] (.names)                                             1.014    26.291
n6678.out[0] (.names)                                            0.261    26.552
n6633.in[1] (.names)                                             1.014    27.566
n6633.out[0] (.names)                                            0.261    27.827
n6673.in[1] (.names)                                             1.014    28.841
n6673.out[0] (.names)                                            0.261    29.102
n6675.in[0] (.names)                                             1.014    30.116
n6675.out[0] (.names)                                            0.261    30.377
n6679.in[1] (.names)                                             1.014    31.390
n6679.out[0] (.names)                                            0.261    31.651
n6687.in[1] (.names)                                             1.014    32.665
n6687.out[0] (.names)                                            0.261    32.926
n6707.in[0] (.names)                                             1.014    33.940
n6707.out[0] (.names)                                            0.261    34.201
n6948.in[1] (.names)                                             1.014    35.215
n6948.out[0] (.names)                                            0.261    35.476
n6950.in[2] (.names)                                             1.014    36.490
n6950.out[0] (.names)                                            0.261    36.751
n6951.in[0] (.names)                                             1.014    37.765
n6951.out[0] (.names)                                            0.261    38.026
n6953.in[0] (.names)                                             1.014    39.039
n6953.out[0] (.names)                                            0.261    39.300
n6931.in[1] (.names)                                             1.014    40.314
n6931.out[0] (.names)                                            0.261    40.575
n6643.in[0] (.names)                                             1.014    41.589
n6643.out[0] (.names)                                            0.261    41.850
n6955.in[0] (.names)                                             1.014    42.864
n6955.out[0] (.names)                                            0.261    43.125
n6746.in[0] (.names)                                             1.014    44.139
n6746.out[0] (.names)                                            0.261    44.400
n6956.in[0] (.names)                                             1.014    45.413
n6956.out[0] (.names)                                            0.261    45.674
n6957.in[0] (.names)                                             1.014    46.688
n6957.out[0] (.names)                                            0.261    46.949
n6958.in[0] (.names)                                             1.014    47.963
n6958.out[0] (.names)                                            0.261    48.224
n6960.in[0] (.names)                                             1.014    49.238
n6960.out[0] (.names)                                            0.261    49.499
n6330.in[0] (.names)                                             1.014    50.513
n6330.out[0] (.names)                                            0.261    50.774
n6617.in[0] (.names)                                             1.014    51.787
n6617.out[0] (.names)                                            0.261    52.048
n6618.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6618.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 53
Startpoint: n6791.Q[0] (.latch clocked by pclk)
Endpoint  : n2934.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6791.clk[0] (.latch)                                            1.014     1.014
n6791.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7532.in[0] (.names)                                             1.014     2.070
n7532.out[0] (.names)                                            0.261     2.331
n7534.in[1] (.names)                                             1.014     3.344
n7534.out[0] (.names)                                            0.261     3.605
n7530.in[1] (.names)                                             1.014     4.619
n7530.out[0] (.names)                                            0.261     4.880
n7531.in[0] (.names)                                             1.014     5.894
n7531.out[0] (.names)                                            0.261     6.155
n7533.in[0] (.names)                                             1.014     7.169
n7533.out[0] (.names)                                            0.261     7.430
n1680.in[1] (.names)                                             1.014     8.444
n1680.out[0] (.names)                                            0.261     8.705
n7506.in[1] (.names)                                             1.014     9.719
n7506.out[0] (.names)                                            0.261     9.980
n7535.in[0] (.names)                                             1.014    10.993
n7535.out[0] (.names)                                            0.261    11.254
n7536.in[0] (.names)                                             1.014    12.268
n7536.out[0] (.names)                                            0.261    12.529
n7503.in[0] (.names)                                             1.014    13.543
n7503.out[0] (.names)                                            0.261    13.804
n7504.in[1] (.names)                                             1.014    14.818
n7504.out[0] (.names)                                            0.261    15.079
n7508.in[2] (.names)                                             1.014    16.093
n7508.out[0] (.names)                                            0.261    16.354
n7511.in[0] (.names)                                             1.014    17.367
n7511.out[0] (.names)                                            0.261    17.628
n7512.in[0] (.names)                                             1.014    18.642
n7512.out[0] (.names)                                            0.261    18.903
n7516.in[1] (.names)                                             1.014    19.917
n7516.out[0] (.names)                                            0.261    20.178
n7537.in[1] (.names)                                             1.014    21.192
n7537.out[0] (.names)                                            0.261    21.453
n7538.in[0] (.names)                                             1.014    22.467
n7538.out[0] (.names)                                            0.261    22.728
n7539.in[0] (.names)                                             1.014    23.742
n7539.out[0] (.names)                                            0.261    24.003
n7540.in[2] (.names)                                             1.014    25.016
n7540.out[0] (.names)                                            0.261    25.277
n7528.in[0] (.names)                                             1.014    26.291
n7528.out[0] (.names)                                            0.261    26.552
n7529.in[0] (.names)                                             1.014    27.566
n7529.out[0] (.names)                                            0.261    27.827
n7356.in[1] (.names)                                             1.014    28.841
n7356.out[0] (.names)                                            0.261    29.102
n7518.in[0] (.names)                                             1.014    30.116
n7518.out[0] (.names)                                            0.261    30.377
n7541.in[0] (.names)                                             1.014    31.390
n7541.out[0] (.names)                                            0.261    31.651
n7491.in[0] (.names)                                             1.014    32.665
n7491.out[0] (.names)                                            0.261    32.926
n7903.in[0] (.names)                                             1.014    33.940
n7903.out[0] (.names)                                            0.261    34.201
n7923.in[0] (.names)                                             1.014    35.215
n7923.out[0] (.names)                                            0.261    35.476
n7939.in[2] (.names)                                             1.014    36.490
n7939.out[0] (.names)                                            0.261    36.751
n7940.in[0] (.names)                                             1.014    37.765
n7940.out[0] (.names)                                            0.261    38.026
n8022.in[1] (.names)                                             1.014    39.039
n8022.out[0] (.names)                                            0.261    39.300
n8023.in[2] (.names)                                             1.014    40.314
n8023.out[0] (.names)                                            0.261    40.575
n8024.in[1] (.names)                                             1.014    41.589
n8024.out[0] (.names)                                            0.261    41.850
n8025.in[1] (.names)                                             1.014    42.864
n8025.out[0] (.names)                                            0.261    43.125
n8026.in[2] (.names)                                             1.014    44.139
n8026.out[0] (.names)                                            0.261    44.400
n7371.in[2] (.names)                                             1.014    45.413
n7371.out[0] (.names)                                            0.261    45.674
n8027.in[3] (.names)                                             1.014    46.688
n8027.out[0] (.names)                                            0.261    46.949
n8028.in[3] (.names)                                             1.014    47.963
n8028.out[0] (.names)                                            0.261    48.224
n6387.in[0] (.names)                                             1.014    49.238
n6387.out[0] (.names)                                            0.261    49.499
n6380.in[0] (.names)                                             1.014    50.513
n6380.out[0] (.names)                                            0.261    50.774
n7357.in[0] (.names)                                             1.014    51.787
n7357.out[0] (.names)                                            0.261    52.048
n2934.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2934.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 54
Startpoint: n7202.Q[0] (.latch clocked by pclk)
Endpoint  : n7571.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7202.clk[0] (.latch)                                            1.014     1.014
n7202.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6892.in[1] (.names)                                             1.014     2.070
n6892.out[0] (.names)                                            0.261     2.331
n7054.in[0] (.names)                                             1.014     3.344
n7054.out[0] (.names)                                            0.261     3.605
n7057.in[0] (.names)                                             1.014     4.619
n7057.out[0] (.names)                                            0.261     4.880
n7188.in[2] (.names)                                             1.014     5.894
n7188.out[0] (.names)                                            0.261     6.155
n6452.in[0] (.names)                                             1.014     7.169
n6452.out[0] (.names)                                            0.261     7.430
n6453.in[1] (.names)                                             1.014     8.444
n6453.out[0] (.names)                                            0.261     8.705
n6427.in[0] (.names)                                             1.014     9.719
n6427.out[0] (.names)                                            0.261     9.980
n6429.in[0] (.names)                                             1.014    10.993
n6429.out[0] (.names)                                            0.261    11.254
n6436.in[0] (.names)                                             1.014    12.268
n6436.out[0] (.names)                                            0.261    12.529
n6437.in[1] (.names)                                             1.014    13.543
n6437.out[0] (.names)                                            0.261    13.804
n6438.in[0] (.names)                                             1.014    14.818
n6438.out[0] (.names)                                            0.261    15.079
n6442.in[0] (.names)                                             1.014    16.093
n6442.out[0] (.names)                                            0.261    16.354
n6443.in[0] (.names)                                             1.014    17.367
n6443.out[0] (.names)                                            0.261    17.628
n6444.in[0] (.names)                                             1.014    18.642
n6444.out[0] (.names)                                            0.261    18.903
n6446.in[0] (.names)                                             1.014    19.917
n6446.out[0] (.names)                                            0.261    20.178
n6447.in[1] (.names)                                             1.014    21.192
n6447.out[0] (.names)                                            0.261    21.453
n6448.in[0] (.names)                                             1.014    22.467
n6448.out[0] (.names)                                            0.261    22.728
n6456.in[2] (.names)                                             1.014    23.742
n6456.out[0] (.names)                                            0.261    24.003
n6457.in[0] (.names)                                             1.014    25.016
n6457.out[0] (.names)                                            0.261    25.277
n7633.in[2] (.names)                                             1.014    26.291
n7633.out[0] (.names)                                            0.261    26.552
n7635.in[2] (.names)                                             1.014    27.566
n7635.out[0] (.names)                                            0.261    27.827
n7689.in[1] (.names)                                             1.014    28.841
n7689.out[0] (.names)                                            0.261    29.102
n7654.in[1] (.names)                                             1.014    30.116
n7654.out[0] (.names)                                            0.261    30.377
n7653.in[0] (.names)                                             1.014    31.390
n7653.out[0] (.names)                                            0.261    31.651
n7655.in[0] (.names)                                             1.014    32.665
n7655.out[0] (.names)                                            0.261    32.926
n7608.in[1] (.names)                                             1.014    33.940
n7608.out[0] (.names)                                            0.261    34.201
n7604.in[0] (.names)                                             1.014    35.215
n7604.out[0] (.names)                                            0.261    35.476
n7597.in[0] (.names)                                             1.014    36.490
n7597.out[0] (.names)                                            0.261    36.751
n7599.in[2] (.names)                                             1.014    37.765
n7599.out[0] (.names)                                            0.261    38.026
n7600.in[0] (.names)                                             1.014    39.039
n7600.out[0] (.names)                                            0.261    39.300
n7602.in[1] (.names)                                             1.014    40.314
n7602.out[0] (.names)                                            0.261    40.575
n7612.in[1] (.names)                                             1.014    41.589
n7612.out[0] (.names)                                            0.261    41.850
n7613.in[2] (.names)                                             1.014    42.864
n7613.out[0] (.names)                                            0.261    43.125
n7603.in[0] (.names)                                             1.014    44.139
n7603.out[0] (.names)                                            0.261    44.400
n7614.in[0] (.names)                                             1.014    45.413
n7614.out[0] (.names)                                            0.261    45.674
n7616.in[0] (.names)                                             1.014    46.688
n7616.out[0] (.names)                                            0.261    46.949
n7617.in[0] (.names)                                             1.014    47.963
n7617.out[0] (.names)                                            0.261    48.224
n7618.in[0] (.names)                                             1.014    49.238
n7618.out[0] (.names)                                            0.261    49.499
n7619.in[0] (.names)                                             1.014    50.513
n7619.out[0] (.names)                                            0.261    50.774
n1521.in[0] (.names)                                             1.014    51.787
n1521.out[0] (.names)                                            0.261    52.048
n7571.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7571.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 55
Startpoint: n7821.Q[0] (.latch clocked by pclk)
Endpoint  : n4689.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7821.clk[0] (.latch)                                            1.014     1.014
n7821.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7822.in[1] (.names)                                             1.014     2.070
n7822.out[0] (.names)                                            0.261     2.331
n7759.in[0] (.names)                                             1.014     3.344
n7759.out[0] (.names)                                            0.261     3.605
n8197.in[3] (.names)                                             1.014     4.619
n8197.out[0] (.names)                                            0.261     4.880
n8198.in[0] (.names)                                             1.014     5.894
n8198.out[0] (.names)                                            0.261     6.155
n8199.in[1] (.names)                                             1.014     7.169
n8199.out[0] (.names)                                            0.261     7.430
n8203.in[2] (.names)                                             1.014     8.444
n8203.out[0] (.names)                                            0.261     8.705
n8200.in[0] (.names)                                             1.014     9.719
n8200.out[0] (.names)                                            0.261     9.980
n8202.in[0] (.names)                                             1.014    10.993
n8202.out[0] (.names)                                            0.261    11.254
n8204.in[0] (.names)                                             1.014    12.268
n8204.out[0] (.names)                                            0.261    12.529
n6338.in[1] (.names)                                             1.014    13.543
n6338.out[0] (.names)                                            0.261    13.804
n8159.in[0] (.names)                                             1.014    14.818
n8159.out[0] (.names)                                            0.261    15.079
n7901.in[0] (.names)                                             1.014    16.093
n7901.out[0] (.names)                                            0.261    16.354
n8246.in[2] (.names)                                             1.014    17.367
n8246.out[0] (.names)                                            0.261    17.628
n8248.in[1] (.names)                                             1.014    18.642
n8248.out[0] (.names)                                            0.261    18.903
n8252.in[0] (.names)                                             1.014    19.917
n8252.out[0] (.names)                                            0.261    20.178
n8253.in[0] (.names)                                             1.014    21.192
n8253.out[0] (.names)                                            0.261    21.453
n5020.in[0] (.names)                                             1.014    22.467
n5020.out[0] (.names)                                            0.261    22.728
n6567.in[2] (.names)                                             1.014    23.742
n6567.out[0] (.names)                                            0.261    24.003
n6592.in[1] (.names)                                             1.014    25.016
n6592.out[0] (.names)                                            0.261    25.277
n6490.in[0] (.names)                                             1.014    26.291
n6490.out[0] (.names)                                            0.261    26.552
n6481.in[1] (.names)                                             1.014    27.566
n6481.out[0] (.names)                                            0.261    27.827
n6482.in[1] (.names)                                             1.014    28.841
n6482.out[0] (.names)                                            0.261    29.102
n2071.in[1] (.names)                                             1.014    30.116
n2071.out[0] (.names)                                            0.261    30.377
n8231.in[0] (.names)                                             1.014    31.390
n8231.out[0] (.names)                                            0.261    31.651
n8100.in[0] (.names)                                             1.014    32.665
n8100.out[0] (.names)                                            0.261    32.926
n8091.in[0] (.names)                                             1.014    33.940
n8091.out[0] (.names)                                            0.261    34.201
n8092.in[3] (.names)                                             1.014    35.215
n8092.out[0] (.names)                                            0.261    35.476
n8097.in[0] (.names)                                             1.014    36.490
n8097.out[0] (.names)                                            0.261    36.751
n8098.in[0] (.names)                                             1.014    37.765
n8098.out[0] (.names)                                            0.261    38.026
n2049.in[0] (.names)                                             1.014    39.039
n2049.out[0] (.names)                                            0.261    39.300
n4759.in[0] (.names)                                             1.014    40.314
n4759.out[0] (.names)                                            0.261    40.575
n4760.in[2] (.names)                                             1.014    41.589
n4760.out[0] (.names)                                            0.261    41.850
n4544.in[1] (.names)                                             1.014    42.864
n4544.out[0] (.names)                                            0.261    43.125
n4751.in[0] (.names)                                             1.014    44.139
n4751.out[0] (.names)                                            0.261    44.400
n4752.in[0] (.names)                                             1.014    45.413
n4752.out[0] (.names)                                            0.261    45.674
n4659.in[1] (.names)                                             1.014    46.688
n4659.out[0] (.names)                                            0.261    46.949
n4644.in[3] (.names)                                             1.014    47.963
n4644.out[0] (.names)                                            0.261    48.224
n4674.in[1] (.names)                                             1.014    49.238
n4674.out[0] (.names)                                            0.261    49.499
n4687.in[3] (.names)                                             1.014    50.513
n4687.out[0] (.names)                                            0.261    50.774
n4688.in[0] (.names)                                             1.014    51.787
n4688.out[0] (.names)                                            0.261    52.048
n4689.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4689.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 56
Startpoint: n7821.Q[0] (.latch clocked by pclk)
Endpoint  : n5714.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7821.clk[0] (.latch)                                            1.014     1.014
n7821.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7822.in[1] (.names)                                             1.014     2.070
n7822.out[0] (.names)                                            0.261     2.331
n7759.in[0] (.names)                                             1.014     3.344
n7759.out[0] (.names)                                            0.261     3.605
n8197.in[3] (.names)                                             1.014     4.619
n8197.out[0] (.names)                                            0.261     4.880
n8198.in[0] (.names)                                             1.014     5.894
n8198.out[0] (.names)                                            0.261     6.155
n8199.in[1] (.names)                                             1.014     7.169
n8199.out[0] (.names)                                            0.261     7.430
n8203.in[2] (.names)                                             1.014     8.444
n8203.out[0] (.names)                                            0.261     8.705
n8200.in[0] (.names)                                             1.014     9.719
n8200.out[0] (.names)                                            0.261     9.980
n8202.in[0] (.names)                                             1.014    10.993
n8202.out[0] (.names)                                            0.261    11.254
n8204.in[0] (.names)                                             1.014    12.268
n8204.out[0] (.names)                                            0.261    12.529
n6338.in[1] (.names)                                             1.014    13.543
n6338.out[0] (.names)                                            0.261    13.804
n8159.in[0] (.names)                                             1.014    14.818
n8159.out[0] (.names)                                            0.261    15.079
n7901.in[0] (.names)                                             1.014    16.093
n7901.out[0] (.names)                                            0.261    16.354
n8246.in[2] (.names)                                             1.014    17.367
n8246.out[0] (.names)                                            0.261    17.628
n8248.in[1] (.names)                                             1.014    18.642
n8248.out[0] (.names)                                            0.261    18.903
n8252.in[0] (.names)                                             1.014    19.917
n8252.out[0] (.names)                                            0.261    20.178
n8253.in[0] (.names)                                             1.014    21.192
n8253.out[0] (.names)                                            0.261    21.453
n5020.in[0] (.names)                                             1.014    22.467
n5020.out[0] (.names)                                            0.261    22.728
n6567.in[2] (.names)                                             1.014    23.742
n6567.out[0] (.names)                                            0.261    24.003
n6592.in[1] (.names)                                             1.014    25.016
n6592.out[0] (.names)                                            0.261    25.277
n6490.in[0] (.names)                                             1.014    26.291
n6490.out[0] (.names)                                            0.261    26.552
n6481.in[1] (.names)                                             1.014    27.566
n6481.out[0] (.names)                                            0.261    27.827
n6482.in[1] (.names)                                             1.014    28.841
n6482.out[0] (.names)                                            0.261    29.102
n2071.in[1] (.names)                                             1.014    30.116
n2071.out[0] (.names)                                            0.261    30.377
n8231.in[0] (.names)                                             1.014    31.390
n8231.out[0] (.names)                                            0.261    31.651
n8100.in[0] (.names)                                             1.014    32.665
n8100.out[0] (.names)                                            0.261    32.926
n8091.in[0] (.names)                                             1.014    33.940
n8091.out[0] (.names)                                            0.261    34.201
n8092.in[3] (.names)                                             1.014    35.215
n8092.out[0] (.names)                                            0.261    35.476
n8097.in[0] (.names)                                             1.014    36.490
n8097.out[0] (.names)                                            0.261    36.751
n8098.in[0] (.names)                                             1.014    37.765
n8098.out[0] (.names)                                            0.261    38.026
n2049.in[0] (.names)                                             1.014    39.039
n2049.out[0] (.names)                                            0.261    39.300
n4759.in[0] (.names)                                             1.014    40.314
n4759.out[0] (.names)                                            0.261    40.575
n4760.in[2] (.names)                                             1.014    41.589
n4760.out[0] (.names)                                            0.261    41.850
n4544.in[1] (.names)                                             1.014    42.864
n4544.out[0] (.names)                                            0.261    43.125
n8400.in[1] (.names)                                             1.014    44.139
n8400.out[0] (.names)                                            0.261    44.400
n8408.in[1] (.names)                                             1.014    45.413
n8408.out[0] (.names)                                            0.261    45.674
n8409.in[0] (.names)                                             1.014    46.688
n8409.out[0] (.names)                                            0.261    46.949
n1345.in[1] (.names)                                             1.014    47.963
n1345.out[0] (.names)                                            0.261    48.224
n5689.in[3] (.names)                                             1.014    49.238
n5689.out[0] (.names)                                            0.261    49.499
n5717.in[2] (.names)                                             1.014    50.513
n5717.out[0] (.names)                                            0.261    50.774
n5718.in[0] (.names)                                             1.014    51.787
n5718.out[0] (.names)                                            0.261    52.048
n5714.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5714.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 57
Startpoint: n1769.Q[0] (.latch clocked by pclk)
Endpoint  : n2721.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1769.clk[0] (.latch)                                            1.014     1.014
n1769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1701.in[0] (.names)                                             1.014     2.070
n1701.out[0] (.names)                                            0.261     2.331
n5360.in[0] (.names)                                             1.014     3.344
n5360.out[0] (.names)                                            0.261     3.605
n6051.in[0] (.names)                                             1.014     4.619
n6051.out[0] (.names)                                            0.261     4.880
n5401.in[0] (.names)                                             1.014     5.894
n5401.out[0] (.names)                                            0.261     6.155
n2927.in[1] (.names)                                             1.014     7.169
n2927.out[0] (.names)                                            0.261     7.430
n2917.in[1] (.names)                                             1.014     8.444
n2917.out[0] (.names)                                            0.261     8.705
n2867.in[0] (.names)                                             1.014     9.719
n2867.out[0] (.names)                                            0.261     9.980
n2868.in[1] (.names)                                             1.014    10.993
n2868.out[0] (.names)                                            0.261    11.254
n2857.in[0] (.names)                                             1.014    12.268
n2857.out[0] (.names)                                            0.261    12.529
n3737.in[1] (.names)                                             1.014    13.543
n3737.out[0] (.names)                                            0.261    13.804
n3744.in[2] (.names)                                             1.014    14.818
n3744.out[0] (.names)                                            0.261    15.079
n3748.in[2] (.names)                                             1.014    16.093
n3748.out[0] (.names)                                            0.261    16.354
n3459.in[0] (.names)                                             1.014    17.367
n3459.out[0] (.names)                                            0.261    17.628
n3460.in[0] (.names)                                             1.014    18.642
n3460.out[0] (.names)                                            0.261    18.903
n3441.in[0] (.names)                                             1.014    19.917
n3441.out[0] (.names)                                            0.261    20.178
n3438.in[0] (.names)                                             1.014    21.192
n3438.out[0] (.names)                                            0.261    21.453
n3432.in[0] (.names)                                             1.014    22.467
n3432.out[0] (.names)                                            0.261    22.728
n3433.in[3] (.names)                                             1.014    23.742
n3433.out[0] (.names)                                            0.261    24.003
n3434.in[0] (.names)                                             1.014    25.016
n3434.out[0] (.names)                                            0.261    25.277
n3442.in[1] (.names)                                             1.014    26.291
n3442.out[0] (.names)                                            0.261    26.552
n3372.in[0] (.names)                                             1.014    27.566
n3372.out[0] (.names)                                            0.261    27.827
n3131.in[0] (.names)                                             1.014    28.841
n3131.out[0] (.names)                                            0.261    29.102
n2157.in[0] (.names)                                             1.014    30.116
n2157.out[0] (.names)                                            0.261    30.377
n3310.in[2] (.names)                                             1.014    31.390
n3310.out[0] (.names)                                            0.261    31.651
n3308.in[0] (.names)                                             1.014    32.665
n3308.out[0] (.names)                                            0.261    32.926
n3296.in[1] (.names)                                             1.014    33.940
n3296.out[0] (.names)                                            0.261    34.201
n3252.in[0] (.names)                                             1.014    35.215
n3252.out[0] (.names)                                            0.261    35.476
n3295.in[0] (.names)                                             1.014    36.490
n3295.out[0] (.names)                                            0.261    36.751
n3279.in[0] (.names)                                             1.014    37.765
n3279.out[0] (.names)                                            0.261    38.026
n3280.in[1] (.names)                                             1.014    39.039
n3280.out[0] (.names)                                            0.261    39.300
n3282.in[2] (.names)                                             1.014    40.314
n3282.out[0] (.names)                                            0.261    40.575
n2952.in[0] (.names)                                             1.014    41.589
n2952.out[0] (.names)                                            0.261    41.850
n2723.in[1] (.names)                                             1.014    42.864
n2723.out[0] (.names)                                            0.261    43.125
n3616.in[0] (.names)                                             1.014    44.139
n3616.out[0] (.names)                                            0.261    44.400
n3617.in[0] (.names)                                             1.014    45.413
n3617.out[0] (.names)                                            0.261    45.674
n3619.in[0] (.names)                                             1.014    46.688
n3619.out[0] (.names)                                            0.261    46.949
n1566.in[1] (.names)                                             1.014    47.963
n1566.out[0] (.names)                                            0.261    48.224
n2968.in[1] (.names)                                             1.014    49.238
n2968.out[0] (.names)                                            0.261    49.499
n1365.in[0] (.names)                                             1.014    50.513
n1365.out[0] (.names)                                            0.261    50.774
n2720.in[0] (.names)                                             1.014    51.787
n2720.out[0] (.names)                                            0.261    52.048
n2721.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2721.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 58
Startpoint: n1769.Q[0] (.latch clocked by pclk)
Endpoint  : n2743.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1769.clk[0] (.latch)                                            1.014     1.014
n1769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1701.in[0] (.names)                                             1.014     2.070
n1701.out[0] (.names)                                            0.261     2.331
n5360.in[0] (.names)                                             1.014     3.344
n5360.out[0] (.names)                                            0.261     3.605
n6051.in[0] (.names)                                             1.014     4.619
n6051.out[0] (.names)                                            0.261     4.880
n5401.in[0] (.names)                                             1.014     5.894
n5401.out[0] (.names)                                            0.261     6.155
n2927.in[1] (.names)                                             1.014     7.169
n2927.out[0] (.names)                                            0.261     7.430
n2917.in[1] (.names)                                             1.014     8.444
n2917.out[0] (.names)                                            0.261     8.705
n2867.in[0] (.names)                                             1.014     9.719
n2867.out[0] (.names)                                            0.261     9.980
n2868.in[1] (.names)                                             1.014    10.993
n2868.out[0] (.names)                                            0.261    11.254
n2857.in[0] (.names)                                             1.014    12.268
n2857.out[0] (.names)                                            0.261    12.529
n3737.in[1] (.names)                                             1.014    13.543
n3737.out[0] (.names)                                            0.261    13.804
n3744.in[2] (.names)                                             1.014    14.818
n3744.out[0] (.names)                                            0.261    15.079
n3748.in[2] (.names)                                             1.014    16.093
n3748.out[0] (.names)                                            0.261    16.354
n3459.in[0] (.names)                                             1.014    17.367
n3459.out[0] (.names)                                            0.261    17.628
n3460.in[0] (.names)                                             1.014    18.642
n3460.out[0] (.names)                                            0.261    18.903
n3441.in[0] (.names)                                             1.014    19.917
n3441.out[0] (.names)                                            0.261    20.178
n3438.in[0] (.names)                                             1.014    21.192
n3438.out[0] (.names)                                            0.261    21.453
n3461.in[0] (.names)                                             1.014    22.467
n3461.out[0] (.names)                                            0.261    22.728
n2791.in[0] (.names)                                             1.014    23.742
n2791.out[0] (.names)                                            0.261    24.003
n3759.in[1] (.names)                                             1.014    25.016
n3759.out[0] (.names)                                            0.261    25.277
n3761.in[0] (.names)                                             1.014    26.291
n3761.out[0] (.names)                                            0.261    26.552
n3605.in[0] (.names)                                             1.014    27.566
n3605.out[0] (.names)                                            0.261    27.827
n3762.in[3] (.names)                                             1.014    28.841
n3762.out[0] (.names)                                            0.261    29.102
n3509.in[2] (.names)                                             1.014    30.116
n3509.out[0] (.names)                                            0.261    30.377
n3501.in[0] (.names)                                             1.014    31.390
n3501.out[0] (.names)                                            0.261    31.651
n3510.in[1] (.names)                                             1.014    32.665
n3510.out[0] (.names)                                            0.261    32.926
n3511.in[0] (.names)                                             1.014    33.940
n3511.out[0] (.names)                                            0.261    34.201
n3513.in[1] (.names)                                             1.014    35.215
n3513.out[0] (.names)                                            0.261    35.476
n3514.in[2] (.names)                                             1.014    36.490
n3514.out[0] (.names)                                            0.261    36.751
n3534.in[0] (.names)                                             1.014    37.765
n3534.out[0] (.names)                                            0.261    38.026
n3544.in[1] (.names)                                             1.014    39.039
n3544.out[0] (.names)                                            0.261    39.300
n3545.in[0] (.names)                                             1.014    40.314
n3545.out[0] (.names)                                            0.261    40.575
n3529.in[2] (.names)                                             1.014    41.589
n3529.out[0] (.names)                                            0.261    41.850
n3531.in[1] (.names)                                             1.014    42.864
n3531.out[0] (.names)                                            0.261    43.125
n3535.in[1] (.names)                                             1.014    44.139
n3535.out[0] (.names)                                            0.261    44.400
n2087.in[0] (.names)                                             1.014    45.413
n2087.out[0] (.names)                                            0.261    45.674
n3540.in[1] (.names)                                             1.014    46.688
n3540.out[0] (.names)                                            0.261    46.949
n3532.in[0] (.names)                                             1.014    47.963
n3532.out[0] (.names)                                            0.261    48.224
n3527.in[1] (.names)                                             1.014    49.238
n3527.out[0] (.names)                                            0.261    49.499
n1408.in[0] (.names)                                             1.014    50.513
n1408.out[0] (.names)                                            0.261    50.774
n2742.in[0] (.names)                                             1.014    51.787
n2742.out[0] (.names)                                            0.261    52.048
n2743.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2743.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 59
Startpoint: n10929.Q[0] (.latch clocked by pclk)
Endpoint  : n10664.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10929.clk[0] (.latch)                                           1.014     1.014
n10929.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11071.in[1] (.names)                                            1.014     2.070
n11071.out[0] (.names)                                           0.261     2.331
n11073.in[0] (.names)                                            1.014     3.344
n11073.out[0] (.names)                                           0.261     3.605
n11074.in[0] (.names)                                            1.014     4.619
n11074.out[0] (.names)                                           0.261     4.880
n11075.in[0] (.names)                                            1.014     5.894
n11075.out[0] (.names)                                           0.261     6.155
n11076.in[0] (.names)                                            1.014     7.169
n11076.out[0] (.names)                                           0.261     7.430
n11178.in[1] (.names)                                            1.014     8.444
n11178.out[0] (.names)                                           0.261     8.705
n11175.in[0] (.names)                                            1.014     9.719
n11175.out[0] (.names)                                           0.261     9.980
n11177.in[0] (.names)                                            1.014    10.993
n11177.out[0] (.names)                                           0.261    11.254
n11181.in[2] (.names)                                            1.014    12.268
n11181.out[0] (.names)                                           0.261    12.529
n11182.in[0] (.names)                                            1.014    13.543
n11182.out[0] (.names)                                           0.261    13.804
n11183.in[0] (.names)                                            1.014    14.818
n11183.out[0] (.names)                                           0.261    15.079
n11343.in[1] (.names)                                            1.014    16.093
n11343.out[0] (.names)                                           0.261    16.354
n1766.in[0] (.names)                                             1.014    17.367
n1766.out[0] (.names)                                            0.261    17.628
n11345.in[0] (.names)                                            1.014    18.642
n11345.out[0] (.names)                                           0.261    18.903
n11346.in[0] (.names)                                            1.014    19.917
n11346.out[0] (.names)                                           0.261    20.178
n11423.in[0] (.names)                                            1.014    21.192
n11423.out[0] (.names)                                           0.261    21.453
n11425.in[0] (.names)                                            1.014    22.467
n11425.out[0] (.names)                                           0.261    22.728
n11427.in[0] (.names)                                            1.014    23.742
n11427.out[0] (.names)                                           0.261    24.003
n11428.in[0] (.names)                                            1.014    25.016
n11428.out[0] (.names)                                           0.261    25.277
n11430.in[0] (.names)                                            1.014    26.291
n11430.out[0] (.names)                                           0.261    26.552
n11431.in[0] (.names)                                            1.014    27.566
n11431.out[0] (.names)                                           0.261    27.827
n11433.in[1] (.names)                                            1.014    28.841
n11433.out[0] (.names)                                           0.261    29.102
n10956.in[0] (.names)                                            1.014    30.116
n10956.out[0] (.names)                                           0.261    30.377
n11434.in[0] (.names)                                            1.014    31.390
n11434.out[0] (.names)                                           0.261    31.651
n11450.in[1] (.names)                                            1.014    32.665
n11450.out[0] (.names)                                           0.261    32.926
n11446.in[0] (.names)                                            1.014    33.940
n11446.out[0] (.names)                                           0.261    34.201
n11447.in[0] (.names)                                            1.014    35.215
n11447.out[0] (.names)                                           0.261    35.476
n11448.in[2] (.names)                                            1.014    36.490
n11448.out[0] (.names)                                           0.261    36.751
n11452.in[0] (.names)                                            1.014    37.765
n11452.out[0] (.names)                                           0.261    38.026
n11453.in[0] (.names)                                            1.014    39.039
n11453.out[0] (.names)                                           0.261    39.300
n11509.in[1] (.names)                                            1.014    40.314
n11509.out[0] (.names)                                           0.261    40.575
n10224.in[0] (.names)                                            1.014    41.589
n10224.out[0] (.names)                                           0.261    41.850
n11511.in[2] (.names)                                            1.014    42.864
n11511.out[0] (.names)                                           0.261    43.125
n11514.in[2] (.names)                                            1.014    44.139
n11514.out[0] (.names)                                           0.261    44.400
n11512.in[0] (.names)                                            1.014    45.413
n11512.out[0] (.names)                                           0.261    45.674
n11513.in[0] (.names)                                            1.014    46.688
n11513.out[0] (.names)                                           0.261    46.949
n11516.in[0] (.names)                                            1.014    47.963
n11516.out[0] (.names)                                           0.261    48.224
n11517.in[0] (.names)                                            1.014    49.238
n11517.out[0] (.names)                                           0.261    49.499
n11518.in[1] (.names)                                            1.014    50.513
n11518.out[0] (.names)                                           0.261    50.774
n10663.in[0] (.names)                                            1.014    51.787
n10663.out[0] (.names)                                           0.261    52.048
n10664.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10664.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 60
Startpoint: n7924.Q[0] (.latch clocked by pclk)
Endpoint  : n7981.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7924.clk[0] (.latch)                                            1.014     1.014
n7924.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7933.in[0] (.names)                                             1.014     2.070
n7933.out[0] (.names)                                            0.261     2.331
n1739.in[1] (.names)                                             1.014     3.344
n1739.out[0] (.names)                                            0.261     3.605
n7738.in[0] (.names)                                             1.014     4.619
n7738.out[0] (.names)                                            0.261     4.880
n4649.in[0] (.names)                                             1.014     5.894
n4649.out[0] (.names)                                            0.261     6.155
n7696.in[0] (.names)                                             1.014     7.169
n7696.out[0] (.names)                                            0.261     7.430
n7468.in[1] (.names)                                             1.014     8.444
n7468.out[0] (.names)                                            0.261     8.705
n7555.in[3] (.names)                                             1.014     9.719
n7555.out[0] (.names)                                            0.261     9.980
n7684.in[0] (.names)                                             1.014    10.993
n7684.out[0] (.names)                                            0.261    11.254
n7687.in[0] (.names)                                             1.014    12.268
n7687.out[0] (.names)                                            0.261    12.529
n7685.in[2] (.names)                                             1.014    13.543
n7685.out[0] (.names)                                            0.261    13.804
n7686.in[0] (.names)                                             1.014    14.818
n7686.out[0] (.names)                                            0.261    15.079
n7724.in[3] (.names)                                             1.014    16.093
n7724.out[0] (.names)                                            0.261    16.354
n7725.in[1] (.names)                                             1.014    17.367
n7725.out[0] (.names)                                            0.261    17.628
n7732.in[2] (.names)                                             1.014    18.642
n7732.out[0] (.names)                                            0.261    18.903
n7710.in[0] (.names)                                             1.014    19.917
n7710.out[0] (.names)                                            0.261    20.178
n7720.in[1] (.names)                                             1.014    21.192
n7720.out[0] (.names)                                            0.261    21.453
n7722.in[0] (.names)                                             1.014    22.467
n7722.out[0] (.names)                                            0.261    22.728
n7734.in[0] (.names)                                             1.014    23.742
n7734.out[0] (.names)                                            0.261    24.003
n7735.in[0] (.names)                                             1.014    25.016
n7735.out[0] (.names)                                            0.261    25.277
n7709.in[0] (.names)                                             1.014    26.291
n7709.out[0] (.names)                                            0.261    26.552
n7712.in[0] (.names)                                             1.014    27.566
n7712.out[0] (.names)                                            0.261    27.827
n7714.in[0] (.names)                                             1.014    28.841
n7714.out[0] (.names)                                            0.261    29.102
n7715.in[0] (.names)                                             1.014    30.116
n7715.out[0] (.names)                                            0.261    30.377
n7716.in[0] (.names)                                             1.014    31.390
n7716.out[0] (.names)                                            0.261    31.651
n7718.in[1] (.names)                                             1.014    32.665
n7718.out[0] (.names)                                            0.261    32.926
n7707.in[0] (.names)                                             1.014    33.940
n7707.out[0] (.names)                                            0.261    34.201
n7705.in[0] (.names)                                             1.014    35.215
n7705.out[0] (.names)                                            0.261    35.476
n1728.in[0] (.names)                                             1.014    36.490
n1728.out[0] (.names)                                            0.261    36.751
n7717.in[0] (.names)                                             1.014    37.765
n7717.out[0] (.names)                                            0.261    38.026
n7360.in[0] (.names)                                             1.014    39.039
n7360.out[0] (.names)                                            0.261    39.300
n7708.in[0] (.names)                                             1.014    40.314
n7708.out[0] (.names)                                            0.261    40.575
n7560.in[1] (.names)                                             1.014    41.589
n7560.out[0] (.names)                                            0.261    41.850
n7582.in[2] (.names)                                             1.014    42.864
n7582.out[0] (.names)                                            0.261    43.125
n7694.in[0] (.names)                                             1.014    44.139
n7694.out[0] (.names)                                            0.261    44.400
n7695.in[2] (.names)                                             1.014    45.413
n7695.out[0] (.names)                                            0.261    45.674
n7698.in[1] (.names)                                             1.014    46.688
n7698.out[0] (.names)                                            0.261    46.949
n7700.in[1] (.names)                                             1.014    47.963
n7700.out[0] (.names)                                            0.261    48.224
n7701.in[1] (.names)                                             1.014    49.238
n7701.out[0] (.names)                                            0.261    49.499
n7955.in[0] (.names)                                             1.014    50.513
n7955.out[0] (.names)                                            0.261    50.774
n7959.in[1] (.names)                                             1.014    51.787
n7959.out[0] (.names)                                            0.261    52.048
n7981.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7981.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 61
Startpoint: n1439.Q[0] (.latch clocked by pclk)
Endpoint  : n10334.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1439.clk[0] (.latch)                                            1.014     1.014
n1439.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11725.in[1] (.names)                                            1.014     2.070
n11725.out[0] (.names)                                           0.261     2.331
n11726.in[1] (.names)                                            1.014     3.344
n11726.out[0] (.names)                                           0.261     3.605
n11727.in[2] (.names)                                            1.014     4.619
n11727.out[0] (.names)                                           0.261     4.880
n11730.in[1] (.names)                                            1.014     5.894
n11730.out[0] (.names)                                           0.261     6.155
n11731.in[1] (.names)                                            1.014     7.169
n11731.out[0] (.names)                                           0.261     7.430
n11732.in[0] (.names)                                            1.014     8.444
n11732.out[0] (.names)                                           0.261     8.705
n1841.in[0] (.names)                                             1.014     9.719
n1841.out[0] (.names)                                            0.261     9.980
n1827.in[0] (.names)                                             1.014    10.993
n1827.out[0] (.names)                                            0.261    11.254
n10392.in[1] (.names)                                            1.014    12.268
n10392.out[0] (.names)                                           0.261    12.529
n10393.in[1] (.names)                                            1.014    13.543
n10393.out[0] (.names)                                           0.261    13.804
n10394.in[0] (.names)                                            1.014    14.818
n10394.out[0] (.names)                                           0.261    15.079
n10149.in[0] (.names)                                            1.014    16.093
n10149.out[0] (.names)                                           0.261    16.354
n10395.in[0] (.names)                                            1.014    17.367
n10395.out[0] (.names)                                           0.261    17.628
n10396.in[1] (.names)                                            1.014    18.642
n10396.out[0] (.names)                                           0.261    18.903
n10231.in[0] (.names)                                            1.014    19.917
n10231.out[0] (.names)                                           0.261    20.178
n10233.in[2] (.names)                                            1.014    21.192
n10233.out[0] (.names)                                           0.261    21.453
n10238.in[0] (.names)                                            1.014    22.467
n10238.out[0] (.names)                                           0.261    22.728
n10239.in[0] (.names)                                            1.014    23.742
n10239.out[0] (.names)                                           0.261    24.003
n10241.in[2] (.names)                                            1.014    25.016
n10241.out[0] (.names)                                           0.261    25.277
n10243.in[0] (.names)                                            1.014    26.291
n10243.out[0] (.names)                                           0.261    26.552
n10247.in[1] (.names)                                            1.014    27.566
n10247.out[0] (.names)                                           0.261    27.827
n10248.in[1] (.names)                                            1.014    28.841
n10248.out[0] (.names)                                           0.261    29.102
n10242.in[0] (.names)                                            1.014    30.116
n10242.out[0] (.names)                                           0.261    30.377
n9941.in[0] (.names)                                             1.014    31.390
n9941.out[0] (.names)                                            0.261    31.651
n10254.in[1] (.names)                                            1.014    32.665
n10254.out[0] (.names)                                           0.261    32.926
n10265.in[0] (.names)                                            1.014    33.940
n10265.out[0] (.names)                                           0.261    34.201
n10275.in[0] (.names)                                            1.014    35.215
n10275.out[0] (.names)                                           0.261    35.476
n10276.in[0] (.names)                                            1.014    36.490
n10276.out[0] (.names)                                           0.261    36.751
n10290.in[0] (.names)                                            1.014    37.765
n10290.out[0] (.names)                                           0.261    38.026
n10300.in[0] (.names)                                            1.014    39.039
n10300.out[0] (.names)                                           0.261    39.300
n10302.in[0] (.names)                                            1.014    40.314
n10302.out[0] (.names)                                           0.261    40.575
n10305.in[0] (.names)                                            1.014    41.589
n10305.out[0] (.names)                                           0.261    41.850
n1555.in[0] (.names)                                             1.014    42.864
n1555.out[0] (.names)                                            0.261    43.125
n10311.in[0] (.names)                                            1.014    44.139
n10311.out[0] (.names)                                           0.261    44.400
n10312.in[0] (.names)                                            1.014    45.413
n10312.out[0] (.names)                                           0.261    45.674
n10313.in[0] (.names)                                            1.014    46.688
n10313.out[0] (.names)                                           0.261    46.949
n10331.in[1] (.names)                                            1.014    47.963
n10331.out[0] (.names)                                           0.261    48.224
n10333.in[0] (.names)                                            1.014    49.238
n10333.out[0] (.names)                                           0.261    49.499
n10216.in[0] (.names)                                            1.014    50.513
n10216.out[0] (.names)                                           0.261    50.774
n1811.in[0] (.names)                                             1.014    51.787
n1811.out[0] (.names)                                            0.261    52.048
n10334.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10334.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 62
Startpoint: n2725.Q[0] (.latch clocked by pclk)
Endpoint  : n1387.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2725.clk[0] (.latch)                                            1.014     1.014
n2725.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2793.in[1] (.names)                                             1.014     2.070
n2793.out[0] (.names)                                            0.261     2.331
n1741.in[0] (.names)                                             1.014     3.344
n1741.out[0] (.names)                                            0.261     3.605
n3639.in[1] (.names)                                             1.014     4.619
n3639.out[0] (.names)                                            0.261     4.880
n3402.in[0] (.names)                                             1.014     5.894
n3402.out[0] (.names)                                            0.261     6.155
n3722.in[1] (.names)                                             1.014     7.169
n3722.out[0] (.names)                                            0.261     7.430
n3705.in[0] (.names)                                             1.014     8.444
n3705.out[0] (.names)                                            0.261     8.705
n1852.in[0] (.names)                                             1.014     9.719
n1852.out[0] (.names)                                            0.261     9.980
n3713.in[0] (.names)                                             1.014    10.993
n3713.out[0] (.names)                                            0.261    11.254
n3707.in[0] (.names)                                             1.014    12.268
n3707.out[0] (.names)                                            0.261    12.529
n3637.in[0] (.names)                                             1.014    13.543
n3637.out[0] (.names)                                            0.261    13.804
n3708.in[1] (.names)                                             1.014    14.818
n3708.out[0] (.names)                                            0.261    15.079
n3710.in[1] (.names)                                             1.014    16.093
n3710.out[0] (.names)                                            0.261    16.354
n1454.in[1] (.names)                                             1.014    17.367
n1454.out[0] (.names)                                            0.261    17.628
n3336.in[0] (.names)                                             1.014    18.642
n3336.out[0] (.names)                                            0.261    18.903
n3337.in[2] (.names)                                             1.014    19.917
n3337.out[0] (.names)                                            0.261    20.178
n3329.in[1] (.names)                                             1.014    21.192
n3329.out[0] (.names)                                            0.261    21.453
n3330.in[1] (.names)                                             1.014    22.467
n3330.out[0] (.names)                                            0.261    22.728
n3332.in[0] (.names)                                             1.014    23.742
n3332.out[0] (.names)                                            0.261    24.003
n3271.in[2] (.names)                                             1.014    25.016
n3271.out[0] (.names)                                            0.261    25.277
n3663.in[0] (.names)                                             1.014    26.291
n3663.out[0] (.names)                                            0.261    26.552
n3669.in[0] (.names)                                             1.014    27.566
n3669.out[0] (.names)                                            0.261    27.827
n2779.in[0] (.names)                                             1.014    28.841
n2779.out[0] (.names)                                            0.261    29.102
n2478.in[0] (.names)                                             1.014    30.116
n2478.out[0] (.names)                                            0.261    30.377
n2479.in[0] (.names)                                             1.014    31.390
n2479.out[0] (.names)                                            0.261    31.651
n2207.in[0] (.names)                                             1.014    32.665
n2207.out[0] (.names)                                            0.261    32.926
n2101.in[1] (.names)                                             1.014    33.940
n2101.out[0] (.names)                                            0.261    34.201
n2439.in[0] (.names)                                             1.014    35.215
n2439.out[0] (.names)                                            0.261    35.476
n2350.in[2] (.names)                                             1.014    36.490
n2350.out[0] (.names)                                            0.261    36.751
n2351.in[1] (.names)                                             1.014    37.765
n2351.out[0] (.names)                                            0.261    38.026
n2353.in[1] (.names)                                             1.014    39.039
n2353.out[0] (.names)                                            0.261    39.300
n2380.in[1] (.names)                                             1.014    40.314
n2380.out[0] (.names)                                            0.261    40.575
n2381.in[1] (.names)                                             1.014    41.589
n2381.out[0] (.names)                                            0.261    41.850
n2382.in[0] (.names)                                             1.014    42.864
n2382.out[0] (.names)                                            0.261    43.125
n2544.in[3] (.names)                                             1.014    44.139
n2544.out[0] (.names)                                            0.261    44.400
n2556.in[0] (.names)                                             1.014    45.413
n2556.out[0] (.names)                                            0.261    45.674
n2702.in[0] (.names)                                             1.014    46.688
n2702.out[0] (.names)                                            0.261    46.949
n2704.in[3] (.names)                                             1.014    47.963
n2704.out[0] (.names)                                            0.261    48.224
n2705.in[0] (.names)                                             1.014    49.238
n2705.out[0] (.names)                                            0.261    49.499
n2197.in[1] (.names)                                             1.014    50.513
n2197.out[0] (.names)                                            0.261    50.774
n2189.in[0] (.names)                                             1.014    51.787
n2189.out[0] (.names)                                            0.261    52.048
n1387.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1387.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 63
Startpoint: n2725.Q[0] (.latch clocked by pclk)
Endpoint  : n8280.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2725.clk[0] (.latch)                                            1.014     1.014
n2725.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2793.in[1] (.names)                                             1.014     2.070
n2793.out[0] (.names)                                            0.261     2.331
n1741.in[0] (.names)                                             1.014     3.344
n1741.out[0] (.names)                                            0.261     3.605
n3639.in[1] (.names)                                             1.014     4.619
n3639.out[0] (.names)                                            0.261     4.880
n3402.in[0] (.names)                                             1.014     5.894
n3402.out[0] (.names)                                            0.261     6.155
n3722.in[1] (.names)                                             1.014     7.169
n3722.out[0] (.names)                                            0.261     7.430
n3705.in[0] (.names)                                             1.014     8.444
n3705.out[0] (.names)                                            0.261     8.705
n1852.in[0] (.names)                                             1.014     9.719
n1852.out[0] (.names)                                            0.261     9.980
n3713.in[0] (.names)                                             1.014    10.993
n3713.out[0] (.names)                                            0.261    11.254
n3707.in[0] (.names)                                             1.014    12.268
n3707.out[0] (.names)                                            0.261    12.529
n3637.in[0] (.names)                                             1.014    13.543
n3637.out[0] (.names)                                            0.261    13.804
n3708.in[1] (.names)                                             1.014    14.818
n3708.out[0] (.names)                                            0.261    15.079
n3710.in[1] (.names)                                             1.014    16.093
n3710.out[0] (.names)                                            0.261    16.354
n1454.in[1] (.names)                                             1.014    17.367
n1454.out[0] (.names)                                            0.261    17.628
n3336.in[0] (.names)                                             1.014    18.642
n3336.out[0] (.names)                                            0.261    18.903
n3337.in[2] (.names)                                             1.014    19.917
n3337.out[0] (.names)                                            0.261    20.178
n3329.in[1] (.names)                                             1.014    21.192
n3329.out[0] (.names)                                            0.261    21.453
n3330.in[1] (.names)                                             1.014    22.467
n3330.out[0] (.names)                                            0.261    22.728
n3332.in[0] (.names)                                             1.014    23.742
n3332.out[0] (.names)                                            0.261    24.003
n3271.in[2] (.names)                                             1.014    25.016
n3271.out[0] (.names)                                            0.261    25.277
n3663.in[0] (.names)                                             1.014    26.291
n3663.out[0] (.names)                                            0.261    26.552
n3669.in[0] (.names)                                             1.014    27.566
n3669.out[0] (.names)                                            0.261    27.827
n2779.in[0] (.names)                                             1.014    28.841
n2779.out[0] (.names)                                            0.261    29.102
n2478.in[0] (.names)                                             1.014    30.116
n2478.out[0] (.names)                                            0.261    30.377
n2479.in[0] (.names)                                             1.014    31.390
n2479.out[0] (.names)                                            0.261    31.651
n2207.in[0] (.names)                                             1.014    32.665
n2207.out[0] (.names)                                            0.261    32.926
n2101.in[1] (.names)                                             1.014    33.940
n2101.out[0] (.names)                                            0.261    34.201
n2439.in[0] (.names)                                             1.014    35.215
n2439.out[0] (.names)                                            0.261    35.476
n2350.in[2] (.names)                                             1.014    36.490
n2350.out[0] (.names)                                            0.261    36.751
n2351.in[1] (.names)                                             1.014    37.765
n2351.out[0] (.names)                                            0.261    38.026
n2353.in[1] (.names)                                             1.014    39.039
n2353.out[0] (.names)                                            0.261    39.300
n2380.in[1] (.names)                                             1.014    40.314
n2380.out[0] (.names)                                            0.261    40.575
n2381.in[1] (.names)                                             1.014    41.589
n2381.out[0] (.names)                                            0.261    41.850
n2382.in[0] (.names)                                             1.014    42.864
n2382.out[0] (.names)                                            0.261    43.125
n2544.in[3] (.names)                                             1.014    44.139
n2544.out[0] (.names)                                            0.261    44.400
n2556.in[0] (.names)                                             1.014    45.413
n2556.out[0] (.names)                                            0.261    45.674
n2702.in[0] (.names)                                             1.014    46.688
n2702.out[0] (.names)                                            0.261    46.949
n2704.in[3] (.names)                                             1.014    47.963
n2704.out[0] (.names)                                            0.261    48.224
n2705.in[0] (.names)                                             1.014    49.238
n2705.out[0] (.names)                                            0.261    49.499
n8278.in[2] (.names)                                             1.014    50.513
n8278.out[0] (.names)                                            0.261    50.774
n8279.in[3] (.names)                                             1.014    51.787
n8279.out[0] (.names)                                            0.261    52.048
n8280.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8280.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 64
Startpoint: n2040.Q[0] (.latch clocked by pclk)
Endpoint  : n9319.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2040.clk[0] (.latch)                                            1.014     1.014
n2040.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3717.in[0] (.names)                                             1.014     2.070
n3717.out[0] (.names)                                            0.261     2.331
n3569.in[1] (.names)                                             1.014     3.344
n3569.out[0] (.names)                                            0.261     3.605
n3718.in[0] (.names)                                             1.014     4.619
n3718.out[0] (.names)                                            0.261     4.880
n3676.in[0] (.names)                                             1.014     5.894
n3676.out[0] (.names)                                            0.261     6.155
n2787.in[0] (.names)                                             1.014     7.169
n2787.out[0] (.names)                                            0.261     7.430
n2790.in[0] (.names)                                             1.014     8.444
n2790.out[0] (.names)                                            0.261     8.705
n2836.in[1] (.names)                                             1.014     9.719
n2836.out[0] (.names)                                            0.261     9.980
n1539.in[1] (.names)                                             1.014    10.993
n1539.out[0] (.names)                                            0.261    11.254
n11659.in[0] (.names)                                            1.014    12.268
n11659.out[0] (.names)                                           0.261    12.529
n11661.in[3] (.names)                                            1.014    13.543
n11661.out[0] (.names)                                           0.261    13.804
n11662.in[0] (.names)                                            1.014    14.818
n11662.out[0] (.names)                                           0.261    15.079
n11645.in[0] (.names)                                            1.014    16.093
n11645.out[0] (.names)                                           0.261    16.354
n11065.in[1] (.names)                                            1.014    17.367
n11065.out[0] (.names)                                           0.261    17.628
n11302.in[0] (.names)                                            1.014    18.642
n11302.out[0] (.names)                                           0.261    18.903
n11300.in[2] (.names)                                            1.014    19.917
n11300.out[0] (.names)                                           0.261    20.178
n11288.in[1] (.names)                                            1.014    21.192
n11288.out[0] (.names)                                           0.261    21.453
n11290.in[2] (.names)                                            1.014    22.467
n11290.out[0] (.names)                                           0.261    22.728
n11285.in[2] (.names)                                            1.014    23.742
n11285.out[0] (.names)                                           0.261    24.003
n11306.in[2] (.names)                                            1.014    25.016
n11306.out[0] (.names)                                           0.261    25.277
n11304.in[0] (.names)                                            1.014    26.291
n11304.out[0] (.names)                                           0.261    26.552
n11274.in[0] (.names)                                            1.014    27.566
n11274.out[0] (.names)                                           0.261    27.827
n9531.in[1] (.names)                                             1.014    28.841
n9531.out[0] (.names)                                            0.261    29.102
n9532.in[1] (.names)                                             1.014    30.116
n9532.out[0] (.names)                                            0.261    30.377
n9550.in[1] (.names)                                             1.014    31.390
n9550.out[0] (.names)                                            0.261    31.651
n9556.in[0] (.names)                                             1.014    32.665
n9556.out[0] (.names)                                            0.261    32.926
n9557.in[0] (.names)                                             1.014    33.940
n9557.out[0] (.names)                                            0.261    34.201
n9558.in[2] (.names)                                             1.014    35.215
n9558.out[0] (.names)                                            0.261    35.476
n9564.in[0] (.names)                                             1.014    36.490
n9564.out[0] (.names)                                            0.261    36.751
n9565.in[1] (.names)                                             1.014    37.765
n9565.out[0] (.names)                                            0.261    38.026
n9566.in[0] (.names)                                             1.014    39.039
n9566.out[0] (.names)                                            0.261    39.300
n9421.in[0] (.names)                                             1.014    40.314
n9421.out[0] (.names)                                            0.261    40.575
n1564.in[2] (.names)                                             1.014    41.589
n1564.out[0] (.names)                                            0.261    41.850
n1994.in[3] (.names)                                             1.014    42.864
n1994.out[0] (.names)                                            0.261    43.125
n9265.in[1] (.names)                                             1.014    44.139
n9265.out[0] (.names)                                            0.261    44.400
n9269.in[0] (.names)                                             1.014    45.413
n9269.out[0] (.names)                                            0.261    45.674
n9096.in[0] (.names)                                             1.014    46.688
n9096.out[0] (.names)                                            0.261    46.949
n9299.in[0] (.names)                                             1.014    47.963
n9299.out[0] (.names)                                            0.261    48.224
n9303.in[0] (.names)                                             1.014    49.238
n9303.out[0] (.names)                                            0.261    49.499
n9306.in[1] (.names)                                             1.014    50.513
n9306.out[0] (.names)                                            0.261    50.774
n9314.in[0] (.names)                                             1.014    51.787
n9314.out[0] (.names)                                            0.261    52.048
n9319.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9319.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 65
Startpoint: n10929.Q[0] (.latch clocked by pclk)
Endpoint  : n9110.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10929.clk[0] (.latch)                                           1.014     1.014
n10929.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11071.in[1] (.names)                                            1.014     2.070
n11071.out[0] (.names)                                           0.261     2.331
n11073.in[0] (.names)                                            1.014     3.344
n11073.out[0] (.names)                                           0.261     3.605
n11074.in[0] (.names)                                            1.014     4.619
n11074.out[0] (.names)                                           0.261     4.880
n11075.in[0] (.names)                                            1.014     5.894
n11075.out[0] (.names)                                           0.261     6.155
n11076.in[0] (.names)                                            1.014     7.169
n11076.out[0] (.names)                                           0.261     7.430
n1563.in[0] (.names)                                             1.014     8.444
n1563.out[0] (.names)                                            0.261     8.705
n9535.in[1] (.names)                                             1.014     9.719
n9535.out[0] (.names)                                            0.261     9.980
n9502.in[0] (.names)                                             1.014    10.993
n9502.out[0] (.names)                                            0.261    11.254
n9503.in[2] (.names)                                             1.014    12.268
n9503.out[0] (.names)                                            0.261    12.529
n9509.in[2] (.names)                                             1.014    13.543
n9509.out[0] (.names)                                            0.261    13.804
n9510.in[0] (.names)                                             1.014    14.818
n9510.out[0] (.names)                                            0.261    15.079
n9511.in[0] (.names)                                             1.014    16.093
n9511.out[0] (.names)                                            0.261    16.354
n9512.in[2] (.names)                                             1.014    17.367
n9512.out[0] (.names)                                            0.261    17.628
n9513.in[2] (.names)                                             1.014    18.642
n9513.out[0] (.names)                                            0.261    18.903
n9514.in[2] (.names)                                             1.014    19.917
n9514.out[0] (.names)                                            0.261    20.178
n9515.in[0] (.names)                                             1.014    21.192
n9515.out[0] (.names)                                            0.261    21.453
n9442.in[0] (.names)                                             1.014    22.467
n9442.out[0] (.names)                                            0.261    22.728
n9659.in[1] (.names)                                             1.014    23.742
n9659.out[0] (.names)                                            0.261    24.003
n1870.in[0] (.names)                                             1.014    25.016
n1870.out[0] (.names)                                            0.261    25.277
n9181.in[0] (.names)                                             1.014    26.291
n9181.out[0] (.names)                                            0.261    26.552
n9187.in[1] (.names)                                             1.014    27.566
n9187.out[0] (.names)                                            0.261    27.827
n9449.in[0] (.names)                                             1.014    28.841
n9449.out[0] (.names)                                            0.261    29.102
n9417.in[0] (.names)                                             1.014    30.116
n9417.out[0] (.names)                                            0.261    30.377
n9450.in[0] (.names)                                             1.014    31.390
n9450.out[0] (.names)                                            0.261    31.651
n9406.in[0] (.names)                                             1.014    32.665
n9406.out[0] (.names)                                            0.261    32.926
n9106.in[1] (.names)                                             1.014    33.940
n9106.out[0] (.names)                                            0.261    34.201
n9469.in[1] (.names)                                             1.014    35.215
n9469.out[0] (.names)                                            0.261    35.476
n9460.in[0] (.names)                                             1.014    36.490
n9460.out[0] (.names)                                            0.261    36.751
n9470.in[0] (.names)                                             1.014    37.765
n9470.out[0] (.names)                                            0.261    38.026
n9471.in[0] (.names)                                             1.014    39.039
n9471.out[0] (.names)                                            0.261    39.300
n9452.in[2] (.names)                                             1.014    40.314
n9452.out[0] (.names)                                            0.261    40.575
n9453.in[0] (.names)                                             1.014    41.589
n9453.out[0] (.names)                                            0.261    41.850
n9462.in[1] (.names)                                             1.014    42.864
n9462.out[0] (.names)                                            0.261    43.125
n9337.in[0] (.names)                                             1.014    44.139
n9337.out[0] (.names)                                            0.261    44.400
n2013.in[0] (.names)                                             1.014    45.413
n2013.out[0] (.names)                                            0.261    45.674
n9087.in[3] (.names)                                             1.014    46.688
n9087.out[0] (.names)                                            0.261    46.949
n9455.in[0] (.names)                                             1.014    47.963
n9455.out[0] (.names)                                            0.261    48.224
n9459.in[0] (.names)                                             1.014    49.238
n9459.out[0] (.names)                                            0.261    49.499
n9461.in[2] (.names)                                             1.014    50.513
n9461.out[0] (.names)                                            0.261    50.774
n9109.in[1] (.names)                                             1.014    51.787
n9109.out[0] (.names)                                            0.261    52.048
n9110.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9110.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 66
Startpoint: n10929.Q[0] (.latch clocked by pclk)
Endpoint  : n9457.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10929.clk[0] (.latch)                                           1.014     1.014
n10929.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11071.in[1] (.names)                                            1.014     2.070
n11071.out[0] (.names)                                           0.261     2.331
n11073.in[0] (.names)                                            1.014     3.344
n11073.out[0] (.names)                                           0.261     3.605
n11074.in[0] (.names)                                            1.014     4.619
n11074.out[0] (.names)                                           0.261     4.880
n11075.in[0] (.names)                                            1.014     5.894
n11075.out[0] (.names)                                           0.261     6.155
n11076.in[0] (.names)                                            1.014     7.169
n11076.out[0] (.names)                                           0.261     7.430
n1563.in[0] (.names)                                             1.014     8.444
n1563.out[0] (.names)                                            0.261     8.705
n9535.in[1] (.names)                                             1.014     9.719
n9535.out[0] (.names)                                            0.261     9.980
n9502.in[0] (.names)                                             1.014    10.993
n9502.out[0] (.names)                                            0.261    11.254
n9503.in[2] (.names)                                             1.014    12.268
n9503.out[0] (.names)                                            0.261    12.529
n9509.in[2] (.names)                                             1.014    13.543
n9509.out[0] (.names)                                            0.261    13.804
n9510.in[0] (.names)                                             1.014    14.818
n9510.out[0] (.names)                                            0.261    15.079
n9511.in[0] (.names)                                             1.014    16.093
n9511.out[0] (.names)                                            0.261    16.354
n9512.in[2] (.names)                                             1.014    17.367
n9512.out[0] (.names)                                            0.261    17.628
n9513.in[2] (.names)                                             1.014    18.642
n9513.out[0] (.names)                                            0.261    18.903
n9514.in[2] (.names)                                             1.014    19.917
n9514.out[0] (.names)                                            0.261    20.178
n9515.in[0] (.names)                                             1.014    21.192
n9515.out[0] (.names)                                            0.261    21.453
n9442.in[0] (.names)                                             1.014    22.467
n9442.out[0] (.names)                                            0.261    22.728
n9659.in[1] (.names)                                             1.014    23.742
n9659.out[0] (.names)                                            0.261    24.003
n1870.in[0] (.names)                                             1.014    25.016
n1870.out[0] (.names)                                            0.261    25.277
n9181.in[0] (.names)                                             1.014    26.291
n9181.out[0] (.names)                                            0.261    26.552
n9187.in[1] (.names)                                             1.014    27.566
n9187.out[0] (.names)                                            0.261    27.827
n9449.in[0] (.names)                                             1.014    28.841
n9449.out[0] (.names)                                            0.261    29.102
n9417.in[0] (.names)                                             1.014    30.116
n9417.out[0] (.names)                                            0.261    30.377
n9450.in[0] (.names)                                             1.014    31.390
n9450.out[0] (.names)                                            0.261    31.651
n9406.in[0] (.names)                                             1.014    32.665
n9406.out[0] (.names)                                            0.261    32.926
n9106.in[1] (.names)                                             1.014    33.940
n9106.out[0] (.names)                                            0.261    34.201
n9469.in[1] (.names)                                             1.014    35.215
n9469.out[0] (.names)                                            0.261    35.476
n9460.in[0] (.names)                                             1.014    36.490
n9460.out[0] (.names)                                            0.261    36.751
n9470.in[0] (.names)                                             1.014    37.765
n9470.out[0] (.names)                                            0.261    38.026
n9471.in[0] (.names)                                             1.014    39.039
n9471.out[0] (.names)                                            0.261    39.300
n9452.in[2] (.names)                                             1.014    40.314
n9452.out[0] (.names)                                            0.261    40.575
n9453.in[0] (.names)                                             1.014    41.589
n9453.out[0] (.names)                                            0.261    41.850
n9462.in[1] (.names)                                             1.014    42.864
n9462.out[0] (.names)                                            0.261    43.125
n9337.in[0] (.names)                                             1.014    44.139
n9337.out[0] (.names)                                            0.261    44.400
n2013.in[0] (.names)                                             1.014    45.413
n2013.out[0] (.names)                                            0.261    45.674
n9087.in[3] (.names)                                             1.014    46.688
n9087.out[0] (.names)                                            0.261    46.949
n9455.in[0] (.names)                                             1.014    47.963
n9455.out[0] (.names)                                            0.261    48.224
n9459.in[0] (.names)                                             1.014    49.238
n9459.out[0] (.names)                                            0.261    49.499
n9461.in[2] (.names)                                             1.014    50.513
n9461.out[0] (.names)                                            0.261    50.774
n9109.in[1] (.names)                                             1.014    51.787
n9109.out[0] (.names)                                            0.261    52.048
n9457.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9457.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 67
Startpoint: n10929.Q[0] (.latch clocked by pclk)
Endpoint  : n9084.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10929.clk[0] (.latch)                                           1.014     1.014
n10929.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11071.in[1] (.names)                                            1.014     2.070
n11071.out[0] (.names)                                           0.261     2.331
n11073.in[0] (.names)                                            1.014     3.344
n11073.out[0] (.names)                                           0.261     3.605
n11074.in[0] (.names)                                            1.014     4.619
n11074.out[0] (.names)                                           0.261     4.880
n11075.in[0] (.names)                                            1.014     5.894
n11075.out[0] (.names)                                           0.261     6.155
n11076.in[0] (.names)                                            1.014     7.169
n11076.out[0] (.names)                                           0.261     7.430
n1563.in[0] (.names)                                             1.014     8.444
n1563.out[0] (.names)                                            0.261     8.705
n9535.in[1] (.names)                                             1.014     9.719
n9535.out[0] (.names)                                            0.261     9.980
n9502.in[0] (.names)                                             1.014    10.993
n9502.out[0] (.names)                                            0.261    11.254
n9503.in[2] (.names)                                             1.014    12.268
n9503.out[0] (.names)                                            0.261    12.529
n9509.in[2] (.names)                                             1.014    13.543
n9509.out[0] (.names)                                            0.261    13.804
n9510.in[0] (.names)                                             1.014    14.818
n9510.out[0] (.names)                                            0.261    15.079
n9511.in[0] (.names)                                             1.014    16.093
n9511.out[0] (.names)                                            0.261    16.354
n9512.in[2] (.names)                                             1.014    17.367
n9512.out[0] (.names)                                            0.261    17.628
n9513.in[2] (.names)                                             1.014    18.642
n9513.out[0] (.names)                                            0.261    18.903
n9514.in[2] (.names)                                             1.014    19.917
n9514.out[0] (.names)                                            0.261    20.178
n9515.in[0] (.names)                                             1.014    21.192
n9515.out[0] (.names)                                            0.261    21.453
n9442.in[0] (.names)                                             1.014    22.467
n9442.out[0] (.names)                                            0.261    22.728
n9659.in[1] (.names)                                             1.014    23.742
n9659.out[0] (.names)                                            0.261    24.003
n1870.in[0] (.names)                                             1.014    25.016
n1870.out[0] (.names)                                            0.261    25.277
n9181.in[0] (.names)                                             1.014    26.291
n9181.out[0] (.names)                                            0.261    26.552
n9187.in[1] (.names)                                             1.014    27.566
n9187.out[0] (.names)                                            0.261    27.827
n9449.in[0] (.names)                                             1.014    28.841
n9449.out[0] (.names)                                            0.261    29.102
n9417.in[0] (.names)                                             1.014    30.116
n9417.out[0] (.names)                                            0.261    30.377
n9450.in[0] (.names)                                             1.014    31.390
n9450.out[0] (.names)                                            0.261    31.651
n9406.in[0] (.names)                                             1.014    32.665
n9406.out[0] (.names)                                            0.261    32.926
n9106.in[1] (.names)                                             1.014    33.940
n9106.out[0] (.names)                                            0.261    34.201
n9469.in[1] (.names)                                             1.014    35.215
n9469.out[0] (.names)                                            0.261    35.476
n9460.in[0] (.names)                                             1.014    36.490
n9460.out[0] (.names)                                            0.261    36.751
n9470.in[0] (.names)                                             1.014    37.765
n9470.out[0] (.names)                                            0.261    38.026
n9471.in[0] (.names)                                             1.014    39.039
n9471.out[0] (.names)                                            0.261    39.300
n9452.in[2] (.names)                                             1.014    40.314
n9452.out[0] (.names)                                            0.261    40.575
n9453.in[0] (.names)                                             1.014    41.589
n9453.out[0] (.names)                                            0.261    41.850
n9462.in[1] (.names)                                             1.014    42.864
n9462.out[0] (.names)                                            0.261    43.125
n9337.in[0] (.names)                                             1.014    44.139
n9337.out[0] (.names)                                            0.261    44.400
n2013.in[0] (.names)                                             1.014    45.413
n2013.out[0] (.names)                                            0.261    45.674
n9087.in[3] (.names)                                             1.014    46.688
n9087.out[0] (.names)                                            0.261    46.949
n9458.in[1] (.names)                                             1.014    47.963
n9458.out[0] (.names)                                            0.261    48.224
n9113.in[1] (.names)                                             1.014    49.238
n9113.out[0] (.names)                                            0.261    49.499
n8522.in[1] (.names)                                             1.014    50.513
n8522.out[0] (.names)                                            0.261    50.774
n9083.in[0] (.names)                                             1.014    51.787
n9083.out[0] (.names)                                            0.261    52.048
n9084.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9084.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 68
Startpoint: n3525.Q[0] (.latch clocked by pclk)
Endpoint  : n5071.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3525.clk[0] (.latch)                                            1.014     1.014
n3525.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3542.in[0] (.names)                                             1.014     2.070
n3542.out[0] (.names)                                            0.261     2.331
n3543.in[0] (.names)                                             1.014     3.344
n3543.out[0] (.names)                                            0.261     3.605
n2401.in[1] (.names)                                             1.014     4.619
n2401.out[0] (.names)                                            0.261     4.880
n2402.in[1] (.names)                                             1.014     5.894
n2402.out[0] (.names)                                            0.261     6.155
n2397.in[0] (.names)                                             1.014     7.169
n2397.out[0] (.names)                                            0.261     7.430
n2398.in[0] (.names)                                             1.014     8.444
n2398.out[0] (.names)                                            0.261     8.705
n2640.in[0] (.names)                                             1.014     9.719
n2640.out[0] (.names)                                            0.261     9.980
n5286.in[1] (.names)                                             1.014    10.993
n5286.out[0] (.names)                                            0.261    11.254
n5288.in[2] (.names)                                             1.014    12.268
n5288.out[0] (.names)                                            0.261    12.529
n5279.in[1] (.names)                                             1.014    13.543
n5279.out[0] (.names)                                            0.261    13.804
n5284.in[0] (.names)                                             1.014    14.818
n5284.out[0] (.names)                                            0.261    15.079
n5280.in[2] (.names)                                             1.014    16.093
n5280.out[0] (.names)                                            0.261    16.354
n5281.in[1] (.names)                                             1.014    17.367
n5281.out[0] (.names)                                            0.261    17.628
n5285.in[0] (.names)                                             1.014    18.642
n5285.out[0] (.names)                                            0.261    18.903
n5265.in[0] (.names)                                             1.014    19.917
n5265.out[0] (.names)                                            0.261    20.178
n5267.in[1] (.names)                                             1.014    21.192
n5267.out[0] (.names)                                            0.261    21.453
n5289.in[0] (.names)                                             1.014    22.467
n5289.out[0] (.names)                                            0.261    22.728
n5290.in[1] (.names)                                             1.014    23.742
n5290.out[0] (.names)                                            0.261    24.003
n5256.in[1] (.names)                                             1.014    25.016
n5256.out[0] (.names)                                            0.261    25.277
n5295.in[1] (.names)                                             1.014    26.291
n5295.out[0] (.names)                                            0.261    26.552
n5582.in[2] (.names)                                             1.014    27.566
n5582.out[0] (.names)                                            0.261    27.827
n5583.in[1] (.names)                                             1.014    28.841
n5583.out[0] (.names)                                            0.261    29.102
n5585.in[0] (.names)                                             1.014    30.116
n5585.out[0] (.names)                                            0.261    30.377
n5586.in[0] (.names)                                             1.014    31.390
n5586.out[0] (.names)                                            0.261    31.651
n5589.in[0] (.names)                                             1.014    32.665
n5589.out[0] (.names)                                            0.261    32.926
n5591.in[1] (.names)                                             1.014    33.940
n5591.out[0] (.names)                                            0.261    34.201
n5592.in[0] (.names)                                             1.014    35.215
n5592.out[0] (.names)                                            0.261    35.476
n5593.in[1] (.names)                                             1.014    36.490
n5593.out[0] (.names)                                            0.261    36.751
n5596.in[2] (.names)                                             1.014    37.765
n5596.out[0] (.names)                                            0.261    38.026
n5597.in[0] (.names)                                             1.014    39.039
n5597.out[0] (.names)                                            0.261    39.300
n5606.in[0] (.names)                                             1.014    40.314
n5606.out[0] (.names)                                            0.261    40.575
n5385.in[1] (.names)                                             1.014    41.589
n5385.out[0] (.names)                                            0.261    41.850
n5386.in[3] (.names)                                             1.014    42.864
n5386.out[0] (.names)                                            0.261    43.125
n5390.in[0] (.names)                                             1.014    44.139
n5390.out[0] (.names)                                            0.261    44.400
n5391.in[0] (.names)                                             1.014    45.413
n5391.out[0] (.names)                                            0.261    45.674
n1791.in[0] (.names)                                             1.014    46.688
n1791.out[0] (.names)                                            0.261    46.949
n5255.in[0] (.names)                                             1.014    47.963
n5255.out[0] (.names)                                            0.261    48.224
n5257.in[0] (.names)                                             1.014    49.238
n5257.out[0] (.names)                                            0.261    49.499
n5260.in[2] (.names)                                             1.014    50.513
n5260.out[0] (.names)                                            0.261    50.774
n5070.in[0] (.names)                                             1.014    51.787
n5070.out[0] (.names)                                            0.261    52.048
n5071.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5071.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 69
Startpoint: n3525.Q[0] (.latch clocked by pclk)
Endpoint  : n5251.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3525.clk[0] (.latch)                                            1.014     1.014
n3525.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3542.in[0] (.names)                                             1.014     2.070
n3542.out[0] (.names)                                            0.261     2.331
n3543.in[0] (.names)                                             1.014     3.344
n3543.out[0] (.names)                                            0.261     3.605
n2401.in[1] (.names)                                             1.014     4.619
n2401.out[0] (.names)                                            0.261     4.880
n2402.in[1] (.names)                                             1.014     5.894
n2402.out[0] (.names)                                            0.261     6.155
n2397.in[0] (.names)                                             1.014     7.169
n2397.out[0] (.names)                                            0.261     7.430
n2398.in[0] (.names)                                             1.014     8.444
n2398.out[0] (.names)                                            0.261     8.705
n2640.in[0] (.names)                                             1.014     9.719
n2640.out[0] (.names)                                            0.261     9.980
n5286.in[1] (.names)                                             1.014    10.993
n5286.out[0] (.names)                                            0.261    11.254
n5288.in[2] (.names)                                             1.014    12.268
n5288.out[0] (.names)                                            0.261    12.529
n5279.in[1] (.names)                                             1.014    13.543
n5279.out[0] (.names)                                            0.261    13.804
n5284.in[0] (.names)                                             1.014    14.818
n5284.out[0] (.names)                                            0.261    15.079
n5280.in[2] (.names)                                             1.014    16.093
n5280.out[0] (.names)                                            0.261    16.354
n5281.in[1] (.names)                                             1.014    17.367
n5281.out[0] (.names)                                            0.261    17.628
n5285.in[0] (.names)                                             1.014    18.642
n5285.out[0] (.names)                                            0.261    18.903
n5265.in[0] (.names)                                             1.014    19.917
n5265.out[0] (.names)                                            0.261    20.178
n5267.in[1] (.names)                                             1.014    21.192
n5267.out[0] (.names)                                            0.261    21.453
n5289.in[0] (.names)                                             1.014    22.467
n5289.out[0] (.names)                                            0.261    22.728
n5290.in[1] (.names)                                             1.014    23.742
n5290.out[0] (.names)                                            0.261    24.003
n5256.in[1] (.names)                                             1.014    25.016
n5256.out[0] (.names)                                            0.261    25.277
n5295.in[1] (.names)                                             1.014    26.291
n5295.out[0] (.names)                                            0.261    26.552
n5582.in[2] (.names)                                             1.014    27.566
n5582.out[0] (.names)                                            0.261    27.827
n5583.in[1] (.names)                                             1.014    28.841
n5583.out[0] (.names)                                            0.261    29.102
n5585.in[0] (.names)                                             1.014    30.116
n5585.out[0] (.names)                                            0.261    30.377
n5586.in[0] (.names)                                             1.014    31.390
n5586.out[0] (.names)                                            0.261    31.651
n5589.in[0] (.names)                                             1.014    32.665
n5589.out[0] (.names)                                            0.261    32.926
n5591.in[1] (.names)                                             1.014    33.940
n5591.out[0] (.names)                                            0.261    34.201
n5592.in[0] (.names)                                             1.014    35.215
n5592.out[0] (.names)                                            0.261    35.476
n5593.in[1] (.names)                                             1.014    36.490
n5593.out[0] (.names)                                            0.261    36.751
n5596.in[2] (.names)                                             1.014    37.765
n5596.out[0] (.names)                                            0.261    38.026
n5597.in[0] (.names)                                             1.014    39.039
n5597.out[0] (.names)                                            0.261    39.300
n5606.in[0] (.names)                                             1.014    40.314
n5606.out[0] (.names)                                            0.261    40.575
n5385.in[1] (.names)                                             1.014    41.589
n5385.out[0] (.names)                                            0.261    41.850
n5386.in[3] (.names)                                             1.014    42.864
n5386.out[0] (.names)                                            0.261    43.125
n5390.in[0] (.names)                                             1.014    44.139
n5390.out[0] (.names)                                            0.261    44.400
n5391.in[0] (.names)                                             1.014    45.413
n5391.out[0] (.names)                                            0.261    45.674
n1791.in[0] (.names)                                             1.014    46.688
n1791.out[0] (.names)                                            0.261    46.949
n5255.in[0] (.names)                                             1.014    47.963
n5255.out[0] (.names)                                            0.261    48.224
n5257.in[0] (.names)                                             1.014    49.238
n5257.out[0] (.names)                                            0.261    49.499
n5260.in[2] (.names)                                             1.014    50.513
n5260.out[0] (.names)                                            0.261    50.774
n5070.in[0] (.names)                                             1.014    51.787
n5070.out[0] (.names)                                            0.261    52.048
n5251.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5251.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 70
Startpoint: n10929.Q[0] (.latch clocked by pclk)
Endpoint  : n1612.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10929.clk[0] (.latch)                                           1.014     1.014
n10929.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11071.in[1] (.names)                                            1.014     2.070
n11071.out[0] (.names)                                           0.261     2.331
n11073.in[0] (.names)                                            1.014     3.344
n11073.out[0] (.names)                                           0.261     3.605
n11074.in[0] (.names)                                            1.014     4.619
n11074.out[0] (.names)                                           0.261     4.880
n11075.in[0] (.names)                                            1.014     5.894
n11075.out[0] (.names)                                           0.261     6.155
n11076.in[0] (.names)                                            1.014     7.169
n11076.out[0] (.names)                                           0.261     7.430
n1563.in[0] (.names)                                             1.014     8.444
n1563.out[0] (.names)                                            0.261     8.705
n9535.in[1] (.names)                                             1.014     9.719
n9535.out[0] (.names)                                            0.261     9.980
n9502.in[0] (.names)                                             1.014    10.993
n9502.out[0] (.names)                                            0.261    11.254
n9503.in[2] (.names)                                             1.014    12.268
n9503.out[0] (.names)                                            0.261    12.529
n9509.in[2] (.names)                                             1.014    13.543
n9509.out[0] (.names)                                            0.261    13.804
n9510.in[0] (.names)                                             1.014    14.818
n9510.out[0] (.names)                                            0.261    15.079
n9511.in[0] (.names)                                             1.014    16.093
n9511.out[0] (.names)                                            0.261    16.354
n9687.in[0] (.names)                                             1.014    17.367
n9687.out[0] (.names)                                            0.261    17.628
n9688.in[0] (.names)                                             1.014    18.642
n9688.out[0] (.names)                                            0.261    18.903
n9689.in[0] (.names)                                             1.014    19.917
n9689.out[0] (.names)                                            0.261    20.178
n9674.in[1] (.names)                                             1.014    21.192
n9674.out[0] (.names)                                            0.261    21.453
n9692.in[0] (.names)                                             1.014    22.467
n9692.out[0] (.names)                                            0.261    22.728
n9472.in[0] (.names)                                             1.014    23.742
n9472.out[0] (.names)                                            0.261    24.003
n9696.in[0] (.names)                                             1.014    25.016
n9696.out[0] (.names)                                            0.261    25.277
n9697.in[0] (.names)                                             1.014    26.291
n9697.out[0] (.names)                                            0.261    26.552
n9551.in[0] (.names)                                             1.014    27.566
n9551.out[0] (.names)                                            0.261    27.827
n9698.in[0] (.names)                                             1.014    28.841
n9698.out[0] (.names)                                            0.261    29.102
n9699.in[0] (.names)                                             1.014    30.116
n9699.out[0] (.names)                                            0.261    30.377
n9678.in[0] (.names)                                             1.014    31.390
n9678.out[0] (.names)                                            0.261    31.651
n9666.in[0] (.names)                                             1.014    32.665
n9666.out[0] (.names)                                            0.261    32.926
n9667.in[0] (.names)                                             1.014    33.940
n9667.out[0] (.names)                                            0.261    34.201
n9671.in[0] (.names)                                             1.014    35.215
n9671.out[0] (.names)                                            0.261    35.476
n9677.in[1] (.names)                                             1.014    36.490
n9677.out[0] (.names)                                            0.261    36.751
n9673.in[0] (.names)                                             1.014    37.765
n9673.out[0] (.names)                                            0.261    38.026
n9675.in[0] (.names)                                             1.014    39.039
n9675.out[0] (.names)                                            0.261    39.300
n9680.in[0] (.names)                                             1.014    40.314
n9680.out[0] (.names)                                            0.261    40.575
n9685.in[0] (.names)                                             1.014    41.589
n9685.out[0] (.names)                                            0.261    41.850
n9690.in[0] (.names)                                             1.014    42.864
n9690.out[0] (.names)                                            0.261    43.125
n9630.in[1] (.names)                                             1.014    44.139
n9630.out[0] (.names)                                            0.261    44.400
n9339.in[0] (.names)                                             1.014    45.413
n9339.out[0] (.names)                                            0.261    45.674
n9693.in[0] (.names)                                             1.014    46.688
n9693.out[0] (.names)                                            0.261    46.949
n9695.in[2] (.names)                                             1.014    47.963
n9695.out[0] (.names)                                            0.261    48.224
n1803.in[1] (.names)                                             1.014    49.238
n1803.out[0] (.names)                                            0.261    49.499
n2048.in[0] (.names)                                             1.014    50.513
n2048.out[0] (.names)                                            0.261    50.774
n8537.in[0] (.names)                                             1.014    51.787
n8537.out[0] (.names)                                            0.261    52.048
n1612.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1612.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 71
Startpoint: n10737.Q[0] (.latch clocked by pclk)
Endpoint  : n9970.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10737.clk[0] (.latch)                                           1.014     1.014
n10737.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10715.in[0] (.names)                                            1.014     2.070
n10715.out[0] (.names)                                           0.261     2.331
n10738.in[0] (.names)                                            1.014     3.344
n10738.out[0] (.names)                                           0.261     3.605
n11438.in[2] (.names)                                            1.014     4.619
n11438.out[0] (.names)                                           0.261     4.880
n11439.in[3] (.names)                                            1.014     5.894
n11439.out[0] (.names)                                           0.261     6.155
n11442.in[1] (.names)                                            1.014     7.169
n11442.out[0] (.names)                                           0.261     7.430
n11443.in[1] (.names)                                            1.014     8.444
n11443.out[0] (.names)                                           0.261     8.705
n11444.in[0] (.names)                                            1.014     9.719
n11444.out[0] (.names)                                           0.261     9.980
n11543.in[0] (.names)                                            1.014    10.993
n11543.out[0] (.names)                                           0.261    11.254
n11553.in[0] (.names)                                            1.014    12.268
n11553.out[0] (.names)                                           0.261    12.529
n11554.in[0] (.names)                                            1.014    13.543
n11554.out[0] (.names)                                           0.261    13.804
n11556.in[0] (.names)                                            1.014    14.818
n11556.out[0] (.names)                                           0.261    15.079
n11548.in[0] (.names)                                            1.014    16.093
n11548.out[0] (.names)                                           0.261    16.354
n11549.in[1] (.names)                                            1.014    17.367
n11549.out[0] (.names)                                           0.261    17.628
n11521.in[0] (.names)                                            1.014    18.642
n11521.out[0] (.names)                                           0.261    18.903
n11422.in[0] (.names)                                            1.014    19.917
n11422.out[0] (.names)                                           0.261    20.178
n11273.in[1] (.names)                                            1.014    21.192
n11273.out[0] (.names)                                           0.261    21.453
n11494.in[0] (.names)                                            1.014    22.467
n11494.out[0] (.names)                                           0.261    22.728
n11495.in[0] (.names)                                            1.014    23.742
n11495.out[0] (.names)                                           0.261    24.003
n11496.in[0] (.names)                                            1.014    25.016
n11496.out[0] (.names)                                           0.261    25.277
n11498.in[0] (.names)                                            1.014    26.291
n11498.out[0] (.names)                                           0.261    26.552
n11499.in[0] (.names)                                            1.014    27.566
n11499.out[0] (.names)                                           0.261    27.827
n11032.in[0] (.names)                                            1.014    28.841
n11032.out[0] (.names)                                           0.261    29.102
n11033.in[1] (.names)                                            1.014    30.116
n11033.out[0] (.names)                                           0.261    30.377
n11030.in[0] (.names)                                            1.014    31.390
n11030.out[0] (.names)                                           0.261    31.651
n11031.in[0] (.names)                                            1.014    32.665
n11031.out[0] (.names)                                           0.261    32.926
n10040.in[1] (.names)                                            1.014    33.940
n10040.out[0] (.names)                                           0.261    34.201
n10041.in[0] (.names)                                            1.014    35.215
n10041.out[0] (.names)                                           0.261    35.476
n10042.in[0] (.names)                                            1.014    36.490
n10042.out[0] (.names)                                           0.261    36.751
n10045.in[0] (.names)                                            1.014    37.765
n10045.out[0] (.names)                                           0.261    38.026
n10047.in[0] (.names)                                            1.014    39.039
n10047.out[0] (.names)                                           0.261    39.300
n10049.in[0] (.names)                                            1.014    40.314
n10049.out[0] (.names)                                           0.261    40.575
n10052.in[2] (.names)                                            1.014    41.589
n10052.out[0] (.names)                                           0.261    41.850
n10053.in[0] (.names)                                            1.014    42.864
n10053.out[0] (.names)                                           0.261    43.125
n10059.in[2] (.names)                                            1.014    44.139
n10059.out[0] (.names)                                           0.261    44.400
n10056.in[0] (.names)                                            1.014    45.413
n10056.out[0] (.names)                                           0.261    45.674
n10057.in[0] (.names)                                            1.014    46.688
n10057.out[0] (.names)                                           0.261    46.949
n10060.in[1] (.names)                                            1.014    47.963
n10060.out[0] (.names)                                           0.261    48.224
n10061.in[2] (.names)                                            1.014    49.238
n10061.out[0] (.names)                                           0.261    49.499
n10058.in[0] (.names)                                            1.014    50.513
n10058.out[0] (.names)                                           0.261    50.774
n9969.in[1] (.names)                                             1.014    51.787
n9969.out[0] (.names)                                            0.261    52.048
n9970.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9970.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 72
Startpoint: n10737.Q[0] (.latch clocked by pclk)
Endpoint  : n1626.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10737.clk[0] (.latch)                                           1.014     1.014
n10737.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10715.in[0] (.names)                                            1.014     2.070
n10715.out[0] (.names)                                           0.261     2.331
n10738.in[0] (.names)                                            1.014     3.344
n10738.out[0] (.names)                                           0.261     3.605
n11438.in[2] (.names)                                            1.014     4.619
n11438.out[0] (.names)                                           0.261     4.880
n11439.in[3] (.names)                                            1.014     5.894
n11439.out[0] (.names)                                           0.261     6.155
n11442.in[1] (.names)                                            1.014     7.169
n11442.out[0] (.names)                                           0.261     7.430
n11443.in[1] (.names)                                            1.014     8.444
n11443.out[0] (.names)                                           0.261     8.705
n11444.in[0] (.names)                                            1.014     9.719
n11444.out[0] (.names)                                           0.261     9.980
n11543.in[0] (.names)                                            1.014    10.993
n11543.out[0] (.names)                                           0.261    11.254
n11553.in[0] (.names)                                            1.014    12.268
n11553.out[0] (.names)                                           0.261    12.529
n11554.in[0] (.names)                                            1.014    13.543
n11554.out[0] (.names)                                           0.261    13.804
n11556.in[0] (.names)                                            1.014    14.818
n11556.out[0] (.names)                                           0.261    15.079
n11548.in[0] (.names)                                            1.014    16.093
n11548.out[0] (.names)                                           0.261    16.354
n11549.in[1] (.names)                                            1.014    17.367
n11549.out[0] (.names)                                           0.261    17.628
n11521.in[0] (.names)                                            1.014    18.642
n11521.out[0] (.names)                                           0.261    18.903
n11422.in[0] (.names)                                            1.014    19.917
n11422.out[0] (.names)                                           0.261    20.178
n11273.in[1] (.names)                                            1.014    21.192
n11273.out[0] (.names)                                           0.261    21.453
n11494.in[0] (.names)                                            1.014    22.467
n11494.out[0] (.names)                                           0.261    22.728
n11495.in[0] (.names)                                            1.014    23.742
n11495.out[0] (.names)                                           0.261    24.003
n11496.in[0] (.names)                                            1.014    25.016
n11496.out[0] (.names)                                           0.261    25.277
n11498.in[0] (.names)                                            1.014    26.291
n11498.out[0] (.names)                                           0.261    26.552
n11499.in[0] (.names)                                            1.014    27.566
n11499.out[0] (.names)                                           0.261    27.827
n11032.in[0] (.names)                                            1.014    28.841
n11032.out[0] (.names)                                           0.261    29.102
n11033.in[1] (.names)                                            1.014    30.116
n11033.out[0] (.names)                                           0.261    30.377
n11030.in[0] (.names)                                            1.014    31.390
n11030.out[0] (.names)                                           0.261    31.651
n11031.in[0] (.names)                                            1.014    32.665
n11031.out[0] (.names)                                           0.261    32.926
n10040.in[1] (.names)                                            1.014    33.940
n10040.out[0] (.names)                                           0.261    34.201
n10041.in[0] (.names)                                            1.014    35.215
n10041.out[0] (.names)                                           0.261    35.476
n10042.in[0] (.names)                                            1.014    36.490
n10042.out[0] (.names)                                           0.261    36.751
n10045.in[0] (.names)                                            1.014    37.765
n10045.out[0] (.names)                                           0.261    38.026
n10047.in[0] (.names)                                            1.014    39.039
n10047.out[0] (.names)                                           0.261    39.300
n10049.in[0] (.names)                                            1.014    40.314
n10049.out[0] (.names)                                           0.261    40.575
n10052.in[2] (.names)                                            1.014    41.589
n10052.out[0] (.names)                                           0.261    41.850
n10053.in[0] (.names)                                            1.014    42.864
n10053.out[0] (.names)                                           0.261    43.125
n10059.in[2] (.names)                                            1.014    44.139
n10059.out[0] (.names)                                           0.261    44.400
n10056.in[0] (.names)                                            1.014    45.413
n10056.out[0] (.names)                                           0.261    45.674
n10057.in[0] (.names)                                            1.014    46.688
n10057.out[0] (.names)                                           0.261    46.949
n10060.in[1] (.names)                                            1.014    47.963
n10060.out[0] (.names)                                           0.261    48.224
n10061.in[2] (.names)                                            1.014    49.238
n10061.out[0] (.names)                                           0.261    49.499
n10058.in[0] (.names)                                            1.014    50.513
n10058.out[0] (.names)                                           0.261    50.774
n9945.in[0] (.names)                                             1.014    51.787
n9945.out[0] (.names)                                            0.261    52.048
n1626.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1626.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 73
Startpoint: n10737.Q[0] (.latch clocked by pclk)
Endpoint  : n10054.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10737.clk[0] (.latch)                                           1.014     1.014
n10737.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10715.in[0] (.names)                                            1.014     2.070
n10715.out[0] (.names)                                           0.261     2.331
n10738.in[0] (.names)                                            1.014     3.344
n10738.out[0] (.names)                                           0.261     3.605
n11438.in[2] (.names)                                            1.014     4.619
n11438.out[0] (.names)                                           0.261     4.880
n11439.in[3] (.names)                                            1.014     5.894
n11439.out[0] (.names)                                           0.261     6.155
n11442.in[1] (.names)                                            1.014     7.169
n11442.out[0] (.names)                                           0.261     7.430
n11443.in[1] (.names)                                            1.014     8.444
n11443.out[0] (.names)                                           0.261     8.705
n11444.in[0] (.names)                                            1.014     9.719
n11444.out[0] (.names)                                           0.261     9.980
n11543.in[0] (.names)                                            1.014    10.993
n11543.out[0] (.names)                                           0.261    11.254
n11553.in[0] (.names)                                            1.014    12.268
n11553.out[0] (.names)                                           0.261    12.529
n11554.in[0] (.names)                                            1.014    13.543
n11554.out[0] (.names)                                           0.261    13.804
n11556.in[0] (.names)                                            1.014    14.818
n11556.out[0] (.names)                                           0.261    15.079
n11548.in[0] (.names)                                            1.014    16.093
n11548.out[0] (.names)                                           0.261    16.354
n11549.in[1] (.names)                                            1.014    17.367
n11549.out[0] (.names)                                           0.261    17.628
n11521.in[0] (.names)                                            1.014    18.642
n11521.out[0] (.names)                                           0.261    18.903
n11422.in[0] (.names)                                            1.014    19.917
n11422.out[0] (.names)                                           0.261    20.178
n11273.in[1] (.names)                                            1.014    21.192
n11273.out[0] (.names)                                           0.261    21.453
n11494.in[0] (.names)                                            1.014    22.467
n11494.out[0] (.names)                                           0.261    22.728
n11495.in[0] (.names)                                            1.014    23.742
n11495.out[0] (.names)                                           0.261    24.003
n11496.in[0] (.names)                                            1.014    25.016
n11496.out[0] (.names)                                           0.261    25.277
n11498.in[0] (.names)                                            1.014    26.291
n11498.out[0] (.names)                                           0.261    26.552
n11499.in[0] (.names)                                            1.014    27.566
n11499.out[0] (.names)                                           0.261    27.827
n11032.in[0] (.names)                                            1.014    28.841
n11032.out[0] (.names)                                           0.261    29.102
n11033.in[1] (.names)                                            1.014    30.116
n11033.out[0] (.names)                                           0.261    30.377
n11030.in[0] (.names)                                            1.014    31.390
n11030.out[0] (.names)                                           0.261    31.651
n11031.in[0] (.names)                                            1.014    32.665
n11031.out[0] (.names)                                           0.261    32.926
n10040.in[1] (.names)                                            1.014    33.940
n10040.out[0] (.names)                                           0.261    34.201
n10041.in[0] (.names)                                            1.014    35.215
n10041.out[0] (.names)                                           0.261    35.476
n10042.in[0] (.names)                                            1.014    36.490
n10042.out[0] (.names)                                           0.261    36.751
n10045.in[0] (.names)                                            1.014    37.765
n10045.out[0] (.names)                                           0.261    38.026
n10047.in[0] (.names)                                            1.014    39.039
n10047.out[0] (.names)                                           0.261    39.300
n10049.in[0] (.names)                                            1.014    40.314
n10049.out[0] (.names)                                           0.261    40.575
n10052.in[2] (.names)                                            1.014    41.589
n10052.out[0] (.names)                                           0.261    41.850
n10053.in[0] (.names)                                            1.014    42.864
n10053.out[0] (.names)                                           0.261    43.125
n10059.in[2] (.names)                                            1.014    44.139
n10059.out[0] (.names)                                           0.261    44.400
n10056.in[0] (.names)                                            1.014    45.413
n10056.out[0] (.names)                                           0.261    45.674
n10057.in[0] (.names)                                            1.014    46.688
n10057.out[0] (.names)                                           0.261    46.949
n10060.in[1] (.names)                                            1.014    47.963
n10060.out[0] (.names)                                           0.261    48.224
n10061.in[2] (.names)                                            1.014    49.238
n10061.out[0] (.names)                                           0.261    49.499
n10058.in[0] (.names)                                            1.014    50.513
n10058.out[0] (.names)                                           0.261    50.774
n9945.in[0] (.names)                                             1.014    51.787
n9945.out[0] (.names)                                            0.261    52.048
n10054.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10054.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 74
Startpoint: n10737.Q[0] (.latch clocked by pclk)
Endpoint  : n10067.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10737.clk[0] (.latch)                                           1.014     1.014
n10737.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10715.in[0] (.names)                                            1.014     2.070
n10715.out[0] (.names)                                           0.261     2.331
n10738.in[0] (.names)                                            1.014     3.344
n10738.out[0] (.names)                                           0.261     3.605
n11438.in[2] (.names)                                            1.014     4.619
n11438.out[0] (.names)                                           0.261     4.880
n11439.in[3] (.names)                                            1.014     5.894
n11439.out[0] (.names)                                           0.261     6.155
n11442.in[1] (.names)                                            1.014     7.169
n11442.out[0] (.names)                                           0.261     7.430
n11443.in[1] (.names)                                            1.014     8.444
n11443.out[0] (.names)                                           0.261     8.705
n11444.in[0] (.names)                                            1.014     9.719
n11444.out[0] (.names)                                           0.261     9.980
n11543.in[0] (.names)                                            1.014    10.993
n11543.out[0] (.names)                                           0.261    11.254
n11553.in[0] (.names)                                            1.014    12.268
n11553.out[0] (.names)                                           0.261    12.529
n11554.in[0] (.names)                                            1.014    13.543
n11554.out[0] (.names)                                           0.261    13.804
n11556.in[0] (.names)                                            1.014    14.818
n11556.out[0] (.names)                                           0.261    15.079
n11548.in[0] (.names)                                            1.014    16.093
n11548.out[0] (.names)                                           0.261    16.354
n11549.in[1] (.names)                                            1.014    17.367
n11549.out[0] (.names)                                           0.261    17.628
n11521.in[0] (.names)                                            1.014    18.642
n11521.out[0] (.names)                                           0.261    18.903
n11422.in[0] (.names)                                            1.014    19.917
n11422.out[0] (.names)                                           0.261    20.178
n11273.in[1] (.names)                                            1.014    21.192
n11273.out[0] (.names)                                           0.261    21.453
n11494.in[0] (.names)                                            1.014    22.467
n11494.out[0] (.names)                                           0.261    22.728
n11495.in[0] (.names)                                            1.014    23.742
n11495.out[0] (.names)                                           0.261    24.003
n11496.in[0] (.names)                                            1.014    25.016
n11496.out[0] (.names)                                           0.261    25.277
n11498.in[0] (.names)                                            1.014    26.291
n11498.out[0] (.names)                                           0.261    26.552
n11499.in[0] (.names)                                            1.014    27.566
n11499.out[0] (.names)                                           0.261    27.827
n11032.in[0] (.names)                                            1.014    28.841
n11032.out[0] (.names)                                           0.261    29.102
n11033.in[1] (.names)                                            1.014    30.116
n11033.out[0] (.names)                                           0.261    30.377
n11030.in[0] (.names)                                            1.014    31.390
n11030.out[0] (.names)                                           0.261    31.651
n11031.in[0] (.names)                                            1.014    32.665
n11031.out[0] (.names)                                           0.261    32.926
n10040.in[1] (.names)                                            1.014    33.940
n10040.out[0] (.names)                                           0.261    34.201
n10041.in[0] (.names)                                            1.014    35.215
n10041.out[0] (.names)                                           0.261    35.476
n10042.in[0] (.names)                                            1.014    36.490
n10042.out[0] (.names)                                           0.261    36.751
n10045.in[0] (.names)                                            1.014    37.765
n10045.out[0] (.names)                                           0.261    38.026
n10047.in[0] (.names)                                            1.014    39.039
n10047.out[0] (.names)                                           0.261    39.300
n10049.in[0] (.names)                                            1.014    40.314
n10049.out[0] (.names)                                           0.261    40.575
n10052.in[2] (.names)                                            1.014    41.589
n10052.out[0] (.names)                                           0.261    41.850
n10053.in[0] (.names)                                            1.014    42.864
n10053.out[0] (.names)                                           0.261    43.125
n10059.in[2] (.names)                                            1.014    44.139
n10059.out[0] (.names)                                           0.261    44.400
n10056.in[0] (.names)                                            1.014    45.413
n10056.out[0] (.names)                                           0.261    45.674
n10057.in[0] (.names)                                            1.014    46.688
n10057.out[0] (.names)                                           0.261    46.949
n10060.in[1] (.names)                                            1.014    47.963
n10060.out[0] (.names)                                           0.261    48.224
n10061.in[2] (.names)                                            1.014    49.238
n10061.out[0] (.names)                                           0.261    49.499
n10058.in[0] (.names)                                            1.014    50.513
n10058.out[0] (.names)                                           0.261    50.774
n1397.in[0] (.names)                                             1.014    51.787
n1397.out[0] (.names)                                            0.261    52.048
n10067.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10067.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 75
Startpoint: n10734.Q[0] (.latch clocked by pclk)
Endpoint  : n2179.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10734.clk[0] (.latch)                                           1.014     1.014
n10734.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10836.in[0] (.names)                                            1.014     2.070
n10836.out[0] (.names)                                           0.261     2.331
n10833.in[0] (.names)                                            1.014     3.344
n10833.out[0] (.names)                                           0.261     3.605
n10510.in[0] (.names)                                            1.014     4.619
n10510.out[0] (.names)                                           0.261     4.880
n10506.in[0] (.names)                                            1.014     5.894
n10506.out[0] (.names)                                           0.261     6.155
n10507.in[1] (.names)                                            1.014     7.169
n10507.out[0] (.names)                                           0.261     7.430
n10508.in[0] (.names)                                            1.014     8.444
n10508.out[0] (.names)                                           0.261     8.705
n10512.in[0] (.names)                                            1.014     9.719
n10512.out[0] (.names)                                           0.261     9.980
n10513.in[0] (.names)                                            1.014    10.993
n10513.out[0] (.names)                                           0.261    11.254
n3038.in[0] (.names)                                             1.014    12.268
n3038.out[0] (.names)                                            0.261    12.529
n3039.in[0] (.names)                                             1.014    13.543
n3039.out[0] (.names)                                            0.261    13.804
n3041.in[0] (.names)                                             1.014    14.818
n3041.out[0] (.names)                                            0.261    15.079
n2999.in[1] (.names)                                             1.014    16.093
n2999.out[0] (.names)                                            0.261    16.354
n3000.in[2] (.names)                                             1.014    17.367
n3000.out[0] (.names)                                            0.261    17.628
n3001.in[0] (.names)                                             1.014    18.642
n3001.out[0] (.names)                                            0.261    18.903
n3002.in[0] (.names)                                             1.014    19.917
n3002.out[0] (.names)                                            0.261    20.178
n3003.in[1] (.names)                                             1.014    21.192
n3003.out[0] (.names)                                            0.261    21.453
n3004.in[0] (.names)                                             1.014    22.467
n3004.out[0] (.names)                                            0.261    22.728
n3006.in[1] (.names)                                             1.014    23.742
n3006.out[0] (.names)                                            0.261    24.003
n2068.in[0] (.names)                                             1.014    25.016
n2068.out[0] (.names)                                            0.261    25.277
n3430.in[2] (.names)                                             1.014    26.291
n3430.out[0] (.names)                                            0.261    26.552
n3449.in[0] (.names)                                             1.014    27.566
n3449.out[0] (.names)                                            0.261    27.827
n3458.in[0] (.names)                                             1.014    28.841
n3458.out[0] (.names)                                            0.261    29.102
n3451.in[2] (.names)                                             1.014    30.116
n3451.out[0] (.names)                                            0.261    30.377
n3444.in[0] (.names)                                             1.014    31.390
n3444.out[0] (.names)                                            0.261    31.651
n3398.in[0] (.names)                                             1.014    32.665
n3398.out[0] (.names)                                            0.261    32.926
n3405.in[1] (.names)                                             1.014    33.940
n3405.out[0] (.names)                                            0.261    34.201
n3072.in[1] (.names)                                             1.014    35.215
n3072.out[0] (.names)                                            0.261    35.476
n3389.in[2] (.names)                                             1.014    36.490
n3389.out[0] (.names)                                            0.261    36.751
n3390.in[0] (.names)                                             1.014    37.765
n3390.out[0] (.names)                                            0.261    38.026
n3392.in[0] (.names)                                             1.014    39.039
n3392.out[0] (.names)                                            0.261    39.300
n3385.in[0] (.names)                                             1.014    40.314
n3385.out[0] (.names)                                            0.261    40.575
n3386.in[0] (.names)                                             1.014    41.589
n3386.out[0] (.names)                                            0.261    41.850
n3387.in[0] (.names)                                             1.014    42.864
n3387.out[0] (.names)                                            0.261    43.125
n3380.in[1] (.names)                                             1.014    44.139
n3380.out[0] (.names)                                            0.261    44.400
n3275.in[0] (.names)                                             1.014    45.413
n3275.out[0] (.names)                                            0.261    45.674
n3383.in[0] (.names)                                             1.014    46.688
n3383.out[0] (.names)                                            0.261    46.949
n3397.in[1] (.names)                                             1.014    47.963
n3397.out[0] (.names)                                            0.261    48.224
n2845.in[0] (.names)                                             1.014    49.238
n2845.out[0] (.names)                                            0.261    49.499
n2872.in[1] (.names)                                             1.014    50.513
n2872.out[0] (.names)                                            0.261    50.774
n2178.in[0] (.names)                                             1.014    51.787
n2178.out[0] (.names)                                            0.261    52.048
n2179.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2179.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 76
Startpoint: n2040.Q[0] (.latch clocked by pclk)
Endpoint  : n1348.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2040.clk[0] (.latch)                                            1.014     1.014
n2040.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3717.in[0] (.names)                                             1.014     2.070
n3717.out[0] (.names)                                            0.261     2.331
n3569.in[1] (.names)                                             1.014     3.344
n3569.out[0] (.names)                                            0.261     3.605
n3718.in[0] (.names)                                             1.014     4.619
n3718.out[0] (.names)                                            0.261     4.880
n3676.in[0] (.names)                                             1.014     5.894
n3676.out[0] (.names)                                            0.261     6.155
n2787.in[0] (.names)                                             1.014     7.169
n2787.out[0] (.names)                                            0.261     7.430
n2790.in[0] (.names)                                             1.014     8.444
n2790.out[0] (.names)                                            0.261     8.705
n2836.in[1] (.names)                                             1.014     9.719
n2836.out[0] (.names)                                            0.261     9.980
n1539.in[1] (.names)                                             1.014    10.993
n1539.out[0] (.names)                                            0.261    11.254
n11659.in[0] (.names)                                            1.014    12.268
n11659.out[0] (.names)                                           0.261    12.529
n11661.in[3] (.names)                                            1.014    13.543
n11661.out[0] (.names)                                           0.261    13.804
n11662.in[0] (.names)                                            1.014    14.818
n11662.out[0] (.names)                                           0.261    15.079
n11645.in[0] (.names)                                            1.014    16.093
n11645.out[0] (.names)                                           0.261    16.354
n11663.in[0] (.names)                                            1.014    17.367
n11663.out[0] (.names)                                           0.261    17.628
n11624.in[0] (.names)                                            1.014    18.642
n11624.out[0] (.names)                                           0.261    18.903
n11694.in[3] (.names)                                            1.014    19.917
n11694.out[0] (.names)                                           0.261    20.178
n11382.in[0] (.names)                                            1.014    21.192
n11382.out[0] (.names)                                           0.261    21.453
n11695.in[0] (.names)                                            1.014    22.467
n11695.out[0] (.names)                                           0.261    22.728
n11671.in[1] (.names)                                            1.014    23.742
n11671.out[0] (.names)                                           0.261    24.003
n11155.in[0] (.names)                                            1.014    25.016
n11155.out[0] (.names)                                           0.261    25.277
n1765.in[0] (.names)                                             1.014    26.291
n1765.out[0] (.names)                                            0.261    26.552
n10580.in[1] (.names)                                            1.014    27.566
n10580.out[0] (.names)                                           0.261    27.827
n10581.in[2] (.names)                                            1.014    28.841
n10581.out[0] (.names)                                           0.261    29.102
n10582.in[1] (.names)                                            1.014    30.116
n10582.out[0] (.names)                                           0.261    30.377
n10583.in[1] (.names)                                            1.014    31.390
n10583.out[0] (.names)                                           0.261    31.651
n1667.in[0] (.names)                                             1.014    32.665
n1667.out[0] (.names)                                            0.261    32.926
n10585.in[0] (.names)                                            1.014    33.940
n10585.out[0] (.names)                                           0.261    34.201
n10586.in[0] (.names)                                            1.014    35.215
n10586.out[0] (.names)                                           0.261    35.476
n10594.in[2] (.names)                                            1.014    36.490
n10594.out[0] (.names)                                           0.261    36.751
n10203.in[3] (.names)                                            1.014    37.765
n10203.out[0] (.names)                                           0.261    38.026
n10595.in[0] (.names)                                            1.014    39.039
n10595.out[0] (.names)                                           0.261    39.300
n10491.in[0] (.names)                                            1.014    40.314
n10491.out[0] (.names)                                           0.261    40.575
n10492.in[0] (.names)                                            1.014    41.589
n10492.out[0] (.names)                                           0.261    41.850
n1961.in[1] (.names)                                             1.014    42.864
n1961.out[0] (.names)                                            0.261    43.125
n10500.in[1] (.names)                                            1.014    44.139
n10500.out[0] (.names)                                           0.261    44.400
n10502.in[0] (.names)                                            1.014    45.413
n10502.out[0] (.names)                                           0.261    45.674
n2054.in[1] (.names)                                             1.014    46.688
n2054.out[0] (.names)                                            0.261    46.949
n10338.in[1] (.names)                                            1.014    47.963
n10338.out[0] (.names)                                           0.261    48.224
n10208.in[0] (.names)                                            1.014    49.238
n10208.out[0] (.names)                                           0.261    49.499
n10195.in[0] (.names)                                            1.014    50.513
n10195.out[0] (.names)                                           0.261    50.774
n10189.in[1] (.names)                                            1.014    51.787
n10189.out[0] (.names)                                           0.261    52.048
n1348.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1348.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 77
Startpoint: n2040.Q[0] (.latch clocked by pclk)
Endpoint  : n10340.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2040.clk[0] (.latch)                                            1.014     1.014
n2040.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3717.in[0] (.names)                                             1.014     2.070
n3717.out[0] (.names)                                            0.261     2.331
n3569.in[1] (.names)                                             1.014     3.344
n3569.out[0] (.names)                                            0.261     3.605
n3718.in[0] (.names)                                             1.014     4.619
n3718.out[0] (.names)                                            0.261     4.880
n3676.in[0] (.names)                                             1.014     5.894
n3676.out[0] (.names)                                            0.261     6.155
n2787.in[0] (.names)                                             1.014     7.169
n2787.out[0] (.names)                                            0.261     7.430
n2790.in[0] (.names)                                             1.014     8.444
n2790.out[0] (.names)                                            0.261     8.705
n2836.in[1] (.names)                                             1.014     9.719
n2836.out[0] (.names)                                            0.261     9.980
n1539.in[1] (.names)                                             1.014    10.993
n1539.out[0] (.names)                                            0.261    11.254
n11659.in[0] (.names)                                            1.014    12.268
n11659.out[0] (.names)                                           0.261    12.529
n11661.in[3] (.names)                                            1.014    13.543
n11661.out[0] (.names)                                           0.261    13.804
n11662.in[0] (.names)                                            1.014    14.818
n11662.out[0] (.names)                                           0.261    15.079
n11645.in[0] (.names)                                            1.014    16.093
n11645.out[0] (.names)                                           0.261    16.354
n11663.in[0] (.names)                                            1.014    17.367
n11663.out[0] (.names)                                           0.261    17.628
n11624.in[0] (.names)                                            1.014    18.642
n11624.out[0] (.names)                                           0.261    18.903
n11694.in[3] (.names)                                            1.014    19.917
n11694.out[0] (.names)                                           0.261    20.178
n11382.in[0] (.names)                                            1.014    21.192
n11382.out[0] (.names)                                           0.261    21.453
n11695.in[0] (.names)                                            1.014    22.467
n11695.out[0] (.names)                                           0.261    22.728
n11671.in[1] (.names)                                            1.014    23.742
n11671.out[0] (.names)                                           0.261    24.003
n11155.in[0] (.names)                                            1.014    25.016
n11155.out[0] (.names)                                           0.261    25.277
n1765.in[0] (.names)                                             1.014    26.291
n1765.out[0] (.names)                                            0.261    26.552
n10580.in[1] (.names)                                            1.014    27.566
n10580.out[0] (.names)                                           0.261    27.827
n10581.in[2] (.names)                                            1.014    28.841
n10581.out[0] (.names)                                           0.261    29.102
n10582.in[1] (.names)                                            1.014    30.116
n10582.out[0] (.names)                                           0.261    30.377
n10583.in[1] (.names)                                            1.014    31.390
n10583.out[0] (.names)                                           0.261    31.651
n1667.in[0] (.names)                                             1.014    32.665
n1667.out[0] (.names)                                            0.261    32.926
n10585.in[0] (.names)                                            1.014    33.940
n10585.out[0] (.names)                                           0.261    34.201
n10586.in[0] (.names)                                            1.014    35.215
n10586.out[0] (.names)                                           0.261    35.476
n10594.in[2] (.names)                                            1.014    36.490
n10594.out[0] (.names)                                           0.261    36.751
n10203.in[3] (.names)                                            1.014    37.765
n10203.out[0] (.names)                                           0.261    38.026
n10595.in[0] (.names)                                            1.014    39.039
n10595.out[0] (.names)                                           0.261    39.300
n10491.in[0] (.names)                                            1.014    40.314
n10491.out[0] (.names)                                           0.261    40.575
n10492.in[0] (.names)                                            1.014    41.589
n10492.out[0] (.names)                                           0.261    41.850
n1961.in[1] (.names)                                             1.014    42.864
n1961.out[0] (.names)                                            0.261    43.125
n10500.in[1] (.names)                                            1.014    44.139
n10500.out[0] (.names)                                           0.261    44.400
n10502.in[0] (.names)                                            1.014    45.413
n10502.out[0] (.names)                                           0.261    45.674
n2054.in[1] (.names)                                             1.014    46.688
n2054.out[0] (.names)                                            0.261    46.949
n10338.in[1] (.names)                                            1.014    47.963
n10338.out[0] (.names)                                           0.261    48.224
n10208.in[0] (.names)                                            1.014    49.238
n10208.out[0] (.names)                                           0.261    49.499
n10195.in[0] (.names)                                            1.014    50.513
n10195.out[0] (.names)                                           0.261    50.774
n10189.in[1] (.names)                                            1.014    51.787
n10189.out[0] (.names)                                           0.261    52.048
n10340.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10340.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 78
Startpoint: n1669.Q[0] (.latch clocked by pclk)
Endpoint  : n9909.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1669.clk[0] (.latch)                                            1.014     1.014
n1669.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10776.in[1] (.names)                                            1.014     2.070
n10776.out[0] (.names)                                           0.261     2.331
n10780.in[0] (.names)                                            1.014     3.344
n10780.out[0] (.names)                                           0.261     3.605
n10915.in[1] (.names)                                            1.014     4.619
n10915.out[0] (.names)                                           0.261     4.880
n10932.in[2] (.names)                                            1.014     5.894
n10932.out[0] (.names)                                           0.261     6.155
n10933.in[0] (.names)                                            1.014     7.169
n10933.out[0] (.names)                                           0.261     7.430
n10927.in[0] (.names)                                            1.014     8.444
n10927.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10937.in[0] (.names)                                            1.014    10.993
n10937.out[0] (.names)                                           0.261    11.254
n10938.in[0] (.names)                                            1.014    12.268
n10938.out[0] (.names)                                           0.261    12.529
n10945.in[0] (.names)                                            1.014    13.543
n10945.out[0] (.names)                                           0.261    13.804
n10949.in[0] (.names)                                            1.014    14.818
n10949.out[0] (.names)                                           0.261    15.079
n10950.in[0] (.names)                                            1.014    16.093
n10950.out[0] (.names)                                           0.261    16.354
n10951.in[1] (.names)                                            1.014    17.367
n10951.out[0] (.names)                                           0.261    17.628
n1623.in[0] (.names)                                             1.014    18.642
n1623.out[0] (.names)                                            0.261    18.903
n10952.in[0] (.names)                                            1.014    19.917
n10952.out[0] (.names)                                           0.261    20.178
n11954.in[2] (.names)                                            1.014    21.192
n11954.out[0] (.names)                                           0.261    21.453
n11955.in[0] (.names)                                            1.014    22.467
n11955.out[0] (.names)                                           0.261    22.728
n11956.in[0] (.names)                                            1.014    23.742
n11956.out[0] (.names)                                           0.261    24.003
n11791.in[1] (.names)                                            1.014    25.016
n11791.out[0] (.names)                                           0.261    25.277
n11968.in[1] (.names)                                            1.014    26.291
n11968.out[0] (.names)                                           0.261    26.552
n11969.in[0] (.names)                                            1.014    27.566
n11969.out[0] (.names)                                           0.261    27.827
n1767.in[2] (.names)                                             1.014    28.841
n1767.out[0] (.names)                                            0.261    29.102
n11971.in[0] (.names)                                            1.014    30.116
n11971.out[0] (.names)                                           0.261    30.377
n12018.in[1] (.names)                                            1.014    31.390
n12018.out[0] (.names)                                           0.261    31.651
n11861.in[0] (.names)                                            1.014    32.665
n11861.out[0] (.names)                                           0.261    32.926
n11862.in[2] (.names)                                            1.014    33.940
n11862.out[0] (.names)                                           0.261    34.201
n11864.in[1] (.names)                                            1.014    35.215
n11864.out[0] (.names)                                           0.261    35.476
n11863.in[0] (.names)                                            1.014    36.490
n11863.out[0] (.names)                                           0.261    36.751
n11226.in[0] (.names)                                            1.014    37.765
n11226.out[0] (.names)                                           0.261    38.026
n10182.in[1] (.names)                                            1.014    39.039
n10182.out[0] (.names)                                           0.261    39.300
n10184.in[0] (.names)                                            1.014    40.314
n10184.out[0] (.names)                                           0.261    40.575
n10062.in[0] (.names)                                            1.014    41.589
n10062.out[0] (.names)                                           0.261    41.850
n11157.in[0] (.names)                                            1.014    42.864
n11157.out[0] (.names)                                           0.261    43.125
n11158.in[0] (.names)                                            1.014    44.139
n11158.out[0] (.names)                                           0.261    44.400
n11159.in[1] (.names)                                            1.014    45.413
n11159.out[0] (.names)                                           0.261    45.674
n11160.in[2] (.names)                                            1.014    46.688
n11160.out[0] (.names)                                           0.261    46.949
n9215.in[0] (.names)                                             1.014    47.963
n9215.out[0] (.names)                                            0.261    48.224
n11153.in[0] (.names)                                            1.014    49.238
n11153.out[0] (.names)                                           0.261    49.499
n10223.in[1] (.names)                                            1.014    50.513
n10223.out[0] (.names)                                           0.261    50.774
n9908.in[0] (.names)                                             1.014    51.787
n9908.out[0] (.names)                                            0.261    52.048
n9909.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9909.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 79
Startpoint: n1669.Q[0] (.latch clocked by pclk)
Endpoint  : n2404.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1669.clk[0] (.latch)                                            1.014     1.014
n1669.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10776.in[1] (.names)                                            1.014     2.070
n10776.out[0] (.names)                                           0.261     2.331
n10780.in[0] (.names)                                            1.014     3.344
n10780.out[0] (.names)                                           0.261     3.605
n10915.in[1] (.names)                                            1.014     4.619
n10915.out[0] (.names)                                           0.261     4.880
n10932.in[2] (.names)                                            1.014     5.894
n10932.out[0] (.names)                                           0.261     6.155
n10933.in[0] (.names)                                            1.014     7.169
n10933.out[0] (.names)                                           0.261     7.430
n10927.in[0] (.names)                                            1.014     8.444
n10927.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10937.in[0] (.names)                                            1.014    10.993
n10937.out[0] (.names)                                           0.261    11.254
n10938.in[0] (.names)                                            1.014    12.268
n10938.out[0] (.names)                                           0.261    12.529
n10945.in[0] (.names)                                            1.014    13.543
n10945.out[0] (.names)                                           0.261    13.804
n10949.in[0] (.names)                                            1.014    14.818
n10949.out[0] (.names)                                           0.261    15.079
n10950.in[0] (.names)                                            1.014    16.093
n10950.out[0] (.names)                                           0.261    16.354
n10951.in[1] (.names)                                            1.014    17.367
n10951.out[0] (.names)                                           0.261    17.628
n1623.in[0] (.names)                                             1.014    18.642
n1623.out[0] (.names)                                            0.261    18.903
n10952.in[0] (.names)                                            1.014    19.917
n10952.out[0] (.names)                                           0.261    20.178
n11954.in[2] (.names)                                            1.014    21.192
n11954.out[0] (.names)                                           0.261    21.453
n11955.in[0] (.names)                                            1.014    22.467
n11955.out[0] (.names)                                           0.261    22.728
n11956.in[0] (.names)                                            1.014    23.742
n11956.out[0] (.names)                                           0.261    24.003
n11791.in[1] (.names)                                            1.014    25.016
n11791.out[0] (.names)                                           0.261    25.277
n11968.in[1] (.names)                                            1.014    26.291
n11968.out[0] (.names)                                           0.261    26.552
n11969.in[0] (.names)                                            1.014    27.566
n11969.out[0] (.names)                                           0.261    27.827
n1767.in[2] (.names)                                             1.014    28.841
n1767.out[0] (.names)                                            0.261    29.102
n11971.in[0] (.names)                                            1.014    30.116
n11971.out[0] (.names)                                           0.261    30.377
n12018.in[1] (.names)                                            1.014    31.390
n12018.out[0] (.names)                                           0.261    31.651
n11861.in[0] (.names)                                            1.014    32.665
n11861.out[0] (.names)                                           0.261    32.926
n11862.in[2] (.names)                                            1.014    33.940
n11862.out[0] (.names)                                           0.261    34.201
n11864.in[1] (.names)                                            1.014    35.215
n11864.out[0] (.names)                                           0.261    35.476
n11863.in[0] (.names)                                            1.014    36.490
n11863.out[0] (.names)                                           0.261    36.751
n11226.in[0] (.names)                                            1.014    37.765
n11226.out[0] (.names)                                           0.261    38.026
n11868.in[0] (.names)                                            1.014    39.039
n11868.out[0] (.names)                                           0.261    39.300
n11890.in[0] (.names)                                            1.014    40.314
n11890.out[0] (.names)                                           0.261    40.575
n11894.in[0] (.names)                                            1.014    41.589
n11894.out[0] (.names)                                           0.261    41.850
n1912.in[1] (.names)                                             1.014    42.864
n1912.out[0] (.names)                                            0.261    43.125
n11455.in[0] (.names)                                            1.014    44.139
n11455.out[0] (.names)                                           0.261    44.400
n11824.in[0] (.names)                                            1.014    45.413
n11824.out[0] (.names)                                           0.261    45.674
n11827.in[0] (.names)                                            1.014    46.688
n11827.out[0] (.names)                                           0.261    46.949
n11828.in[0] (.names)                                            1.014    47.963
n11828.out[0] (.names)                                           0.261    48.224
n2024.in[2] (.names)                                             1.014    49.238
n2024.out[0] (.names)                                            0.261    49.499
n9898.in[0] (.names)                                             1.014    50.513
n9898.out[0] (.names)                                            0.261    50.774
n9910.in[0] (.names)                                             1.014    51.787
n9910.out[0] (.names)                                            0.261    52.048
n2404.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2404.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 80
Startpoint: n1669.Q[0] (.latch clocked by pclk)
Endpoint  : n10262.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1669.clk[0] (.latch)                                            1.014     1.014
n1669.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10776.in[1] (.names)                                            1.014     2.070
n10776.out[0] (.names)                                           0.261     2.331
n10780.in[0] (.names)                                            1.014     3.344
n10780.out[0] (.names)                                           0.261     3.605
n10915.in[1] (.names)                                            1.014     4.619
n10915.out[0] (.names)                                           0.261     4.880
n10932.in[2] (.names)                                            1.014     5.894
n10932.out[0] (.names)                                           0.261     6.155
n10933.in[0] (.names)                                            1.014     7.169
n10933.out[0] (.names)                                           0.261     7.430
n10927.in[0] (.names)                                            1.014     8.444
n10927.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10937.in[0] (.names)                                            1.014    10.993
n10937.out[0] (.names)                                           0.261    11.254
n10938.in[0] (.names)                                            1.014    12.268
n10938.out[0] (.names)                                           0.261    12.529
n10945.in[0] (.names)                                            1.014    13.543
n10945.out[0] (.names)                                           0.261    13.804
n10949.in[0] (.names)                                            1.014    14.818
n10949.out[0] (.names)                                           0.261    15.079
n10916.in[2] (.names)                                            1.014    16.093
n10916.out[0] (.names)                                           0.261    16.354
n10917.in[0] (.names)                                            1.014    17.367
n10917.out[0] (.names)                                           0.261    17.628
n10887.in[0] (.names)                                            1.014    18.642
n10887.out[0] (.names)                                           0.261    18.903
n10954.in[0] (.names)                                            1.014    19.917
n10954.out[0] (.names)                                           0.261    20.178
n10837.in[2] (.names)                                            1.014    21.192
n10837.out[0] (.names)                                           0.261    21.453
n10975.in[2] (.names)                                            1.014    22.467
n10975.out[0] (.names)                                           0.261    22.728
n10971.in[0] (.names)                                            1.014    23.742
n10971.out[0] (.names)                                           0.261    24.003
n10877.in[0] (.names)                                            1.014    25.016
n10877.out[0] (.names)                                           0.261    25.277
n10878.in[0] (.names)                                            1.014    26.291
n10878.out[0] (.names)                                           0.261    26.552
n10879.in[0] (.names)                                            1.014    27.566
n10879.out[0] (.names)                                           0.261    27.827
n10713.in[1] (.names)                                            1.014    28.841
n10713.out[0] (.names)                                           0.261    29.102
n10881.in[0] (.names)                                            1.014    30.116
n10881.out[0] (.names)                                           0.261    30.377
n10882.in[0] (.names)                                            1.014    31.390
n10882.out[0] (.names)                                           0.261    31.651
n10883.in[0] (.names)                                            1.014    32.665
n10883.out[0] (.names)                                           0.261    32.926
n10958.in[3] (.names)                                            1.014    33.940
n10958.out[0] (.names)                                           0.261    34.201
n1708.in[0] (.names)                                             1.014    35.215
n1708.out[0] (.names)                                            0.261    35.476
n10911.in[0] (.names)                                            1.014    36.490
n10911.out[0] (.names)                                           0.261    36.751
n10517.in[1] (.names)                                            1.014    37.765
n10517.out[0] (.names)                                           0.261    38.026
n10212.in[1] (.names)                                            1.014    39.039
n10212.out[0] (.names)                                           0.261    39.300
n10519.in[0] (.names)                                            1.014    40.314
n10519.out[0] (.names)                                           0.261    40.575
n10317.in[0] (.names)                                            1.014    41.589
n10317.out[0] (.names)                                           0.261    41.850
n1475.in[1] (.names)                                             1.014    42.864
n1475.out[0] (.names)                                            0.261    43.125
n10642.in[1] (.names)                                            1.014    44.139
n10642.out[0] (.names)                                           0.261    44.400
n10621.in[0] (.names)                                            1.014    45.413
n10621.out[0] (.names)                                           0.261    45.674
n10643.in[0] (.names)                                            1.014    46.688
n10643.out[0] (.names)                                           0.261    46.949
n10410.in[1] (.names)                                            1.014    47.963
n10410.out[0] (.names)                                           0.261    48.224
n10411.in[0] (.names)                                            1.014    49.238
n10411.out[0] (.names)                                           0.261    49.499
n8488.in[0] (.names)                                             1.014    50.513
n8488.out[0] (.names)                                            0.261    50.774
n1768.in[0] (.names)                                             1.014    51.787
n1768.out[0] (.names)                                            0.261    52.048
n10262.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10262.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 81
Startpoint: n2040.Q[0] (.latch clocked by pclk)
Endpoint  : n9892.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2040.clk[0] (.latch)                                            1.014     1.014
n2040.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3717.in[0] (.names)                                             1.014     2.070
n3717.out[0] (.names)                                            0.261     2.331
n3569.in[1] (.names)                                             1.014     3.344
n3569.out[0] (.names)                                            0.261     3.605
n3718.in[0] (.names)                                             1.014     4.619
n3718.out[0] (.names)                                            0.261     4.880
n3676.in[0] (.names)                                             1.014     5.894
n3676.out[0] (.names)                                            0.261     6.155
n2787.in[0] (.names)                                             1.014     7.169
n2787.out[0] (.names)                                            0.261     7.430
n2790.in[0] (.names)                                             1.014     8.444
n2790.out[0] (.names)                                            0.261     8.705
n2836.in[1] (.names)                                             1.014     9.719
n2836.out[0] (.names)                                            0.261     9.980
n1539.in[1] (.names)                                             1.014    10.993
n1539.out[0] (.names)                                            0.261    11.254
n11659.in[0] (.names)                                            1.014    12.268
n11659.out[0] (.names)                                           0.261    12.529
n11661.in[3] (.names)                                            1.014    13.543
n11661.out[0] (.names)                                           0.261    13.804
n11662.in[0] (.names)                                            1.014    14.818
n11662.out[0] (.names)                                           0.261    15.079
n11645.in[0] (.names)                                            1.014    16.093
n11645.out[0] (.names)                                           0.261    16.354
n11065.in[1] (.names)                                            1.014    17.367
n11065.out[0] (.names)                                           0.261    17.628
n11302.in[0] (.names)                                            1.014    18.642
n11302.out[0] (.names)                                           0.261    18.903
n11300.in[2] (.names)                                            1.014    19.917
n11300.out[0] (.names)                                           0.261    20.178
n11288.in[1] (.names)                                            1.014    21.192
n11288.out[0] (.names)                                           0.261    21.453
n11290.in[2] (.names)                                            1.014    22.467
n11290.out[0] (.names)                                           0.261    22.728
n11285.in[2] (.names)                                            1.014    23.742
n11285.out[0] (.names)                                           0.261    24.003
n11306.in[2] (.names)                                            1.014    25.016
n11306.out[0] (.names)                                           0.261    25.277
n11304.in[0] (.names)                                            1.014    26.291
n11304.out[0] (.names)                                           0.261    26.552
n11274.in[0] (.names)                                            1.014    27.566
n11274.out[0] (.names)                                           0.261    27.827
n9531.in[1] (.names)                                             1.014    28.841
n9531.out[0] (.names)                                            0.261    29.102
n11307.in[0] (.names)                                            1.014    30.116
n11307.out[0] (.names)                                           0.261    30.377
n11308.in[0] (.names)                                            1.014    31.390
n11308.out[0] (.names)                                           0.261    31.651
n11291.in[1] (.names)                                            1.014    32.665
n11291.out[0] (.names)                                           0.261    32.926
n11292.in[2] (.names)                                            1.014    33.940
n11292.out[0] (.names)                                           0.261    34.201
n5747.in[0] (.names)                                             1.014    35.215
n5747.out[0] (.names)                                            0.261    35.476
n11580.in[2] (.names)                                            1.014    36.490
n11580.out[0] (.names)                                           0.261    36.751
n11557.in[0] (.names)                                            1.014    37.765
n11557.out[0] (.names)                                           0.261    38.026
n11379.in[0] (.names)                                            1.014    39.039
n11379.out[0] (.names)                                           0.261    39.300
n11380.in[2] (.names)                                            1.014    40.314
n11380.out[0] (.names)                                           0.261    40.575
n11384.in[0] (.names)                                            1.014    41.589
n11384.out[0] (.names)                                           0.261    41.850
n11411.in[1] (.names)                                            1.014    42.864
n11411.out[0] (.names)                                           0.261    43.125
n11412.in[0] (.names)                                            1.014    44.139
n11412.out[0] (.names)                                           0.261    44.400
n11413.in[0] (.names)                                            1.014    45.413
n11413.out[0] (.names)                                           0.261    45.674
n11415.in[0] (.names)                                            1.014    46.688
n11415.out[0] (.names)                                           0.261    46.949
n1651.in[1] (.names)                                             1.014    47.963
n1651.out[0] (.names)                                            0.261    48.224
n11416.in[0] (.names)                                            1.014    49.238
n11416.out[0] (.names)                                           0.261    49.499
n10202.in[0] (.names)                                            1.014    50.513
n10202.out[0] (.names)                                           0.261    50.774
n9891.in[0] (.names)                                             1.014    51.787
n9891.out[0] (.names)                                            0.261    52.048
n9892.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9892.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 82
Startpoint: n2040.Q[0] (.latch clocked by pclk)
Endpoint  : n11418.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2040.clk[0] (.latch)                                            1.014     1.014
n2040.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3717.in[0] (.names)                                             1.014     2.070
n3717.out[0] (.names)                                            0.261     2.331
n3569.in[1] (.names)                                             1.014     3.344
n3569.out[0] (.names)                                            0.261     3.605
n3718.in[0] (.names)                                             1.014     4.619
n3718.out[0] (.names)                                            0.261     4.880
n3676.in[0] (.names)                                             1.014     5.894
n3676.out[0] (.names)                                            0.261     6.155
n2787.in[0] (.names)                                             1.014     7.169
n2787.out[0] (.names)                                            0.261     7.430
n2790.in[0] (.names)                                             1.014     8.444
n2790.out[0] (.names)                                            0.261     8.705
n2836.in[1] (.names)                                             1.014     9.719
n2836.out[0] (.names)                                            0.261     9.980
n1539.in[1] (.names)                                             1.014    10.993
n1539.out[0] (.names)                                            0.261    11.254
n11659.in[0] (.names)                                            1.014    12.268
n11659.out[0] (.names)                                           0.261    12.529
n11661.in[3] (.names)                                            1.014    13.543
n11661.out[0] (.names)                                           0.261    13.804
n11662.in[0] (.names)                                            1.014    14.818
n11662.out[0] (.names)                                           0.261    15.079
n11645.in[0] (.names)                                            1.014    16.093
n11645.out[0] (.names)                                           0.261    16.354
n11065.in[1] (.names)                                            1.014    17.367
n11065.out[0] (.names)                                           0.261    17.628
n11302.in[0] (.names)                                            1.014    18.642
n11302.out[0] (.names)                                           0.261    18.903
n11300.in[2] (.names)                                            1.014    19.917
n11300.out[0] (.names)                                           0.261    20.178
n11288.in[1] (.names)                                            1.014    21.192
n11288.out[0] (.names)                                           0.261    21.453
n11290.in[2] (.names)                                            1.014    22.467
n11290.out[0] (.names)                                           0.261    22.728
n11285.in[2] (.names)                                            1.014    23.742
n11285.out[0] (.names)                                           0.261    24.003
n11306.in[2] (.names)                                            1.014    25.016
n11306.out[0] (.names)                                           0.261    25.277
n11304.in[0] (.names)                                            1.014    26.291
n11304.out[0] (.names)                                           0.261    26.552
n11274.in[0] (.names)                                            1.014    27.566
n11274.out[0] (.names)                                           0.261    27.827
n9531.in[1] (.names)                                             1.014    28.841
n9531.out[0] (.names)                                            0.261    29.102
n11307.in[0] (.names)                                            1.014    30.116
n11307.out[0] (.names)                                           0.261    30.377
n11308.in[0] (.names)                                            1.014    31.390
n11308.out[0] (.names)                                           0.261    31.651
n11291.in[1] (.names)                                            1.014    32.665
n11291.out[0] (.names)                                           0.261    32.926
n11292.in[2] (.names)                                            1.014    33.940
n11292.out[0] (.names)                                           0.261    34.201
n5747.in[0] (.names)                                             1.014    35.215
n5747.out[0] (.names)                                            0.261    35.476
n11580.in[2] (.names)                                            1.014    36.490
n11580.out[0] (.names)                                           0.261    36.751
n11557.in[0] (.names)                                            1.014    37.765
n11557.out[0] (.names)                                           0.261    38.026
n11379.in[0] (.names)                                            1.014    39.039
n11379.out[0] (.names)                                           0.261    39.300
n11380.in[2] (.names)                                            1.014    40.314
n11380.out[0] (.names)                                           0.261    40.575
n11384.in[0] (.names)                                            1.014    41.589
n11384.out[0] (.names)                                           0.261    41.850
n11411.in[1] (.names)                                            1.014    42.864
n11411.out[0] (.names)                                           0.261    43.125
n11412.in[0] (.names)                                            1.014    44.139
n11412.out[0] (.names)                                           0.261    44.400
n11413.in[0] (.names)                                            1.014    45.413
n11413.out[0] (.names)                                           0.261    45.674
n11415.in[0] (.names)                                            1.014    46.688
n11415.out[0] (.names)                                           0.261    46.949
n1651.in[1] (.names)                                             1.014    47.963
n1651.out[0] (.names)                                            0.261    48.224
n11416.in[0] (.names)                                            1.014    49.238
n11416.out[0] (.names)                                           0.261    49.499
n10202.in[0] (.names)                                            1.014    50.513
n10202.out[0] (.names)                                           0.261    50.774
n9891.in[0] (.names)                                             1.014    51.787
n9891.out[0] (.names)                                            0.261    52.048
n11418.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11418.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 83
Startpoint: n1669.Q[0] (.latch clocked by pclk)
Endpoint  : n4634.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1669.clk[0] (.latch)                                            1.014     1.014
n1669.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10776.in[1] (.names)                                            1.014     2.070
n10776.out[0] (.names)                                           0.261     2.331
n10780.in[0] (.names)                                            1.014     3.344
n10780.out[0] (.names)                                           0.261     3.605
n10915.in[1] (.names)                                            1.014     4.619
n10915.out[0] (.names)                                           0.261     4.880
n10932.in[2] (.names)                                            1.014     5.894
n10932.out[0] (.names)                                           0.261     6.155
n10933.in[0] (.names)                                            1.014     7.169
n10933.out[0] (.names)                                           0.261     7.430
n10927.in[0] (.names)                                            1.014     8.444
n10927.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10937.in[0] (.names)                                            1.014    10.993
n10937.out[0] (.names)                                           0.261    11.254
n10938.in[0] (.names)                                            1.014    12.268
n10938.out[0] (.names)                                           0.261    12.529
n10945.in[0] (.names)                                            1.014    13.543
n10945.out[0] (.names)                                           0.261    13.804
n10949.in[0] (.names)                                            1.014    14.818
n10949.out[0] (.names)                                           0.261    15.079
n10916.in[2] (.names)                                            1.014    16.093
n10916.out[0] (.names)                                           0.261    16.354
n10917.in[0] (.names)                                            1.014    17.367
n10917.out[0] (.names)                                           0.261    17.628
n10887.in[0] (.names)                                            1.014    18.642
n10887.out[0] (.names)                                           0.261    18.903
n10954.in[0] (.names)                                            1.014    19.917
n10954.out[0] (.names)                                           0.261    20.178
n10837.in[2] (.names)                                            1.014    21.192
n10837.out[0] (.names)                                           0.261    21.453
n10975.in[2] (.names)                                            1.014    22.467
n10975.out[0] (.names)                                           0.261    22.728
n1373.in[0] (.names)                                             1.014    23.742
n1373.out[0] (.names)                                            0.261    24.003
n4900.in[0] (.names)                                             1.014    25.016
n4900.out[0] (.names)                                            0.261    25.277
n4901.in[0] (.names)                                             1.014    26.291
n4901.out[0] (.names)                                            0.261    26.552
n4902.in[0] (.names)                                             1.014    27.566
n4902.out[0] (.names)                                            0.261    27.827
n4951.in[1] (.names)                                             1.014    28.841
n4951.out[0] (.names)                                            0.261    29.102
n4945.in[0] (.names)                                             1.014    30.116
n4945.out[0] (.names)                                            0.261    30.377
n4952.in[0] (.names)                                             1.014    31.390
n4952.out[0] (.names)                                            0.261    31.651
n4953.in[0] (.names)                                             1.014    32.665
n4953.out[0] (.names)                                            0.261    32.926
n4923.in[2] (.names)                                             1.014    33.940
n4923.out[0] (.names)                                            0.261    34.201
n4946.in[0] (.names)                                             1.014    35.215
n4946.out[0] (.names)                                            0.261    35.476
n4948.in[0] (.names)                                             1.014    36.490
n4948.out[0] (.names)                                            0.261    36.751
n1913.in[0] (.names)                                             1.014    37.765
n1913.out[0] (.names)                                            0.261    38.026
n4906.in[2] (.names)                                             1.014    39.039
n4906.out[0] (.names)                                            0.261    39.300
n4920.in[0] (.names)                                             1.014    40.314
n4920.out[0] (.names)                                            0.261    40.575
n4776.in[2] (.names)                                             1.014    41.589
n4776.out[0] (.names)                                            0.261    41.850
n4924.in[0] (.names)                                             1.014    42.864
n4924.out[0] (.names)                                            0.261    43.125
n4925.in[0] (.names)                                             1.014    44.139
n4925.out[0] (.names)                                            0.261    44.400
n4465.in[0] (.names)                                             1.014    45.413
n4465.out[0] (.names)                                            0.261    45.674
n4933.in[0] (.names)                                             1.014    46.688
n4933.out[0] (.names)                                            0.261    46.949
n2041.in[0] (.names)                                             1.014    47.963
n2041.out[0] (.names)                                            0.261    48.224
n4641.in[0] (.names)                                             1.014    49.238
n4641.out[0] (.names)                                            0.261    49.499
n4643.in[0] (.names)                                             1.014    50.513
n4643.out[0] (.names)                                            0.261    50.774
n4646.in[1] (.names)                                             1.014    51.787
n4646.out[0] (.names)                                            0.261    52.048
n4634.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4634.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 84
Startpoint: n1669.Q[0] (.latch clocked by pclk)
Endpoint  : n4917.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1669.clk[0] (.latch)                                            1.014     1.014
n1669.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10776.in[1] (.names)                                            1.014     2.070
n10776.out[0] (.names)                                           0.261     2.331
n10780.in[0] (.names)                                            1.014     3.344
n10780.out[0] (.names)                                           0.261     3.605
n10915.in[1] (.names)                                            1.014     4.619
n10915.out[0] (.names)                                           0.261     4.880
n10932.in[2] (.names)                                            1.014     5.894
n10932.out[0] (.names)                                           0.261     6.155
n10933.in[0] (.names)                                            1.014     7.169
n10933.out[0] (.names)                                           0.261     7.430
n10927.in[0] (.names)                                            1.014     8.444
n10927.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10937.in[0] (.names)                                            1.014    10.993
n10937.out[0] (.names)                                           0.261    11.254
n10938.in[0] (.names)                                            1.014    12.268
n10938.out[0] (.names)                                           0.261    12.529
n10945.in[0] (.names)                                            1.014    13.543
n10945.out[0] (.names)                                           0.261    13.804
n10949.in[0] (.names)                                            1.014    14.818
n10949.out[0] (.names)                                           0.261    15.079
n10916.in[2] (.names)                                            1.014    16.093
n10916.out[0] (.names)                                           0.261    16.354
n10917.in[0] (.names)                                            1.014    17.367
n10917.out[0] (.names)                                           0.261    17.628
n10887.in[0] (.names)                                            1.014    18.642
n10887.out[0] (.names)                                           0.261    18.903
n10954.in[0] (.names)                                            1.014    19.917
n10954.out[0] (.names)                                           0.261    20.178
n10837.in[2] (.names)                                            1.014    21.192
n10837.out[0] (.names)                                           0.261    21.453
n10975.in[2] (.names)                                            1.014    22.467
n10975.out[0] (.names)                                           0.261    22.728
n1373.in[0] (.names)                                             1.014    23.742
n1373.out[0] (.names)                                            0.261    24.003
n4900.in[0] (.names)                                             1.014    25.016
n4900.out[0] (.names)                                            0.261    25.277
n4901.in[0] (.names)                                             1.014    26.291
n4901.out[0] (.names)                                            0.261    26.552
n4902.in[0] (.names)                                             1.014    27.566
n4902.out[0] (.names)                                            0.261    27.827
n4951.in[1] (.names)                                             1.014    28.841
n4951.out[0] (.names)                                            0.261    29.102
n4945.in[0] (.names)                                             1.014    30.116
n4945.out[0] (.names)                                            0.261    30.377
n4952.in[0] (.names)                                             1.014    31.390
n4952.out[0] (.names)                                            0.261    31.651
n4953.in[0] (.names)                                             1.014    32.665
n4953.out[0] (.names)                                            0.261    32.926
n4923.in[2] (.names)                                             1.014    33.940
n4923.out[0] (.names)                                            0.261    34.201
n4946.in[0] (.names)                                             1.014    35.215
n4946.out[0] (.names)                                            0.261    35.476
n4948.in[0] (.names)                                             1.014    36.490
n4948.out[0] (.names)                                            0.261    36.751
n1913.in[0] (.names)                                             1.014    37.765
n1913.out[0] (.names)                                            0.261    38.026
n4906.in[2] (.names)                                             1.014    39.039
n4906.out[0] (.names)                                            0.261    39.300
n4920.in[0] (.names)                                             1.014    40.314
n4920.out[0] (.names)                                            0.261    40.575
n4776.in[2] (.names)                                             1.014    41.589
n4776.out[0] (.names)                                            0.261    41.850
n4924.in[0] (.names)                                             1.014    42.864
n4924.out[0] (.names)                                            0.261    43.125
n4925.in[0] (.names)                                             1.014    44.139
n4925.out[0] (.names)                                            0.261    44.400
n4465.in[0] (.names)                                             1.014    45.413
n4465.out[0] (.names)                                            0.261    45.674
n4976.in[0] (.names)                                             1.014    46.688
n4976.out[0] (.names)                                            0.261    46.949
n4987.in[0] (.names)                                             1.014    47.963
n4987.out[0] (.names)                                            0.261    48.224
n4990.in[1] (.names)                                             1.014    49.238
n4990.out[0] (.names)                                            0.261    49.499
n4485.in[0] (.names)                                             1.014    50.513
n4485.out[0] (.names)                                            0.261    50.774
n1738.in[0] (.names)                                             1.014    51.787
n1738.out[0] (.names)                                            0.261    52.048
n4917.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4917.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 85
Startpoint: n1669.Q[0] (.latch clocked by pclk)
Endpoint  : n4702.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1669.clk[0] (.latch)                                            1.014     1.014
n1669.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10776.in[1] (.names)                                            1.014     2.070
n10776.out[0] (.names)                                           0.261     2.331
n10780.in[0] (.names)                                            1.014     3.344
n10780.out[0] (.names)                                           0.261     3.605
n10915.in[1] (.names)                                            1.014     4.619
n10915.out[0] (.names)                                           0.261     4.880
n10932.in[2] (.names)                                            1.014     5.894
n10932.out[0] (.names)                                           0.261     6.155
n10933.in[0] (.names)                                            1.014     7.169
n10933.out[0] (.names)                                           0.261     7.430
n10927.in[0] (.names)                                            1.014     8.444
n10927.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10937.in[0] (.names)                                            1.014    10.993
n10937.out[0] (.names)                                           0.261    11.254
n10938.in[0] (.names)                                            1.014    12.268
n10938.out[0] (.names)                                           0.261    12.529
n10945.in[0] (.names)                                            1.014    13.543
n10945.out[0] (.names)                                           0.261    13.804
n10949.in[0] (.names)                                            1.014    14.818
n10949.out[0] (.names)                                           0.261    15.079
n10916.in[2] (.names)                                            1.014    16.093
n10916.out[0] (.names)                                           0.261    16.354
n10917.in[0] (.names)                                            1.014    17.367
n10917.out[0] (.names)                                           0.261    17.628
n10887.in[0] (.names)                                            1.014    18.642
n10887.out[0] (.names)                                           0.261    18.903
n10954.in[0] (.names)                                            1.014    19.917
n10954.out[0] (.names)                                           0.261    20.178
n10837.in[2] (.names)                                            1.014    21.192
n10837.out[0] (.names)                                           0.261    21.453
n10975.in[2] (.names)                                            1.014    22.467
n10975.out[0] (.names)                                           0.261    22.728
n1373.in[0] (.names)                                             1.014    23.742
n1373.out[0] (.names)                                            0.261    24.003
n4900.in[0] (.names)                                             1.014    25.016
n4900.out[0] (.names)                                            0.261    25.277
n4901.in[0] (.names)                                             1.014    26.291
n4901.out[0] (.names)                                            0.261    26.552
n4902.in[0] (.names)                                             1.014    27.566
n4902.out[0] (.names)                                            0.261    27.827
n4951.in[1] (.names)                                             1.014    28.841
n4951.out[0] (.names)                                            0.261    29.102
n4945.in[0] (.names)                                             1.014    30.116
n4945.out[0] (.names)                                            0.261    30.377
n4952.in[0] (.names)                                             1.014    31.390
n4952.out[0] (.names)                                            0.261    31.651
n4953.in[0] (.names)                                             1.014    32.665
n4953.out[0] (.names)                                            0.261    32.926
n4923.in[2] (.names)                                             1.014    33.940
n4923.out[0] (.names)                                            0.261    34.201
n4946.in[0] (.names)                                             1.014    35.215
n4946.out[0] (.names)                                            0.261    35.476
n4948.in[0] (.names)                                             1.014    36.490
n4948.out[0] (.names)                                            0.261    36.751
n1913.in[0] (.names)                                             1.014    37.765
n1913.out[0] (.names)                                            0.261    38.026
n1959.in[1] (.names)                                             1.014    39.039
n1959.out[0] (.names)                                            0.261    39.300
n4935.in[0] (.names)                                             1.014    40.314
n4935.out[0] (.names)                                            0.261    40.575
n4942.in[2] (.names)                                             1.014    41.589
n4942.out[0] (.names)                                            0.261    41.850
n4802.in[1] (.names)                                             1.014    42.864
n4802.out[0] (.names)                                            0.261    43.125
n4803.in[0] (.names)                                             1.014    44.139
n4803.out[0] (.names)                                            0.261    44.400
n4798.in[0] (.names)                                             1.014    45.413
n4798.out[0] (.names)                                            0.261    45.674
n4422.in[0] (.names)                                             1.014    46.688
n4422.out[0] (.names)                                            0.261    46.949
n4456.in[0] (.names)                                             1.014    47.963
n4456.out[0] (.names)                                            0.261    48.224
n4789.in[0] (.names)                                             1.014    49.238
n4789.out[0] (.names)                                            0.261    49.499
n2030.in[0] (.names)                                             1.014    50.513
n2030.out[0] (.names)                                            0.261    50.774
n4733.in[1] (.names)                                             1.014    51.787
n4733.out[0] (.names)                                            0.261    52.048
n4702.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4702.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 86
Startpoint: n1669.Q[0] (.latch clocked by pclk)
Endpoint  : n4482.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1669.clk[0] (.latch)                                            1.014     1.014
n1669.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10776.in[1] (.names)                                            1.014     2.070
n10776.out[0] (.names)                                           0.261     2.331
n10780.in[0] (.names)                                            1.014     3.344
n10780.out[0] (.names)                                           0.261     3.605
n10915.in[1] (.names)                                            1.014     4.619
n10915.out[0] (.names)                                           0.261     4.880
n10932.in[2] (.names)                                            1.014     5.894
n10932.out[0] (.names)                                           0.261     6.155
n10933.in[0] (.names)                                            1.014     7.169
n10933.out[0] (.names)                                           0.261     7.430
n10927.in[0] (.names)                                            1.014     8.444
n10927.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10937.in[0] (.names)                                            1.014    10.993
n10937.out[0] (.names)                                           0.261    11.254
n10938.in[0] (.names)                                            1.014    12.268
n10938.out[0] (.names)                                           0.261    12.529
n10945.in[0] (.names)                                            1.014    13.543
n10945.out[0] (.names)                                           0.261    13.804
n10949.in[0] (.names)                                            1.014    14.818
n10949.out[0] (.names)                                           0.261    15.079
n10916.in[2] (.names)                                            1.014    16.093
n10916.out[0] (.names)                                           0.261    16.354
n10917.in[0] (.names)                                            1.014    17.367
n10917.out[0] (.names)                                           0.261    17.628
n10887.in[0] (.names)                                            1.014    18.642
n10887.out[0] (.names)                                           0.261    18.903
n10954.in[0] (.names)                                            1.014    19.917
n10954.out[0] (.names)                                           0.261    20.178
n10837.in[2] (.names)                                            1.014    21.192
n10837.out[0] (.names)                                           0.261    21.453
n10975.in[2] (.names)                                            1.014    22.467
n10975.out[0] (.names)                                           0.261    22.728
n1373.in[0] (.names)                                             1.014    23.742
n1373.out[0] (.names)                                            0.261    24.003
n4900.in[0] (.names)                                             1.014    25.016
n4900.out[0] (.names)                                            0.261    25.277
n4901.in[0] (.names)                                             1.014    26.291
n4901.out[0] (.names)                                            0.261    26.552
n4902.in[0] (.names)                                             1.014    27.566
n4902.out[0] (.names)                                            0.261    27.827
n4951.in[1] (.names)                                             1.014    28.841
n4951.out[0] (.names)                                            0.261    29.102
n4945.in[0] (.names)                                             1.014    30.116
n4945.out[0] (.names)                                            0.261    30.377
n4952.in[0] (.names)                                             1.014    31.390
n4952.out[0] (.names)                                            0.261    31.651
n4953.in[0] (.names)                                             1.014    32.665
n4953.out[0] (.names)                                            0.261    32.926
n4923.in[2] (.names)                                             1.014    33.940
n4923.out[0] (.names)                                            0.261    34.201
n4946.in[0] (.names)                                             1.014    35.215
n4946.out[0] (.names)                                            0.261    35.476
n4948.in[0] (.names)                                             1.014    36.490
n4948.out[0] (.names)                                            0.261    36.751
n1913.in[0] (.names)                                             1.014    37.765
n1913.out[0] (.names)                                            0.261    38.026
n1959.in[1] (.names)                                             1.014    39.039
n1959.out[0] (.names)                                            0.261    39.300
n4935.in[0] (.names)                                             1.014    40.314
n4935.out[0] (.names)                                            0.261    40.575
n4942.in[2] (.names)                                             1.014    41.589
n4942.out[0] (.names)                                            0.261    41.850
n4802.in[1] (.names)                                             1.014    42.864
n4802.out[0] (.names)                                            0.261    43.125
n4803.in[0] (.names)                                             1.014    44.139
n4803.out[0] (.names)                                            0.261    44.400
n4798.in[0] (.names)                                             1.014    45.413
n4798.out[0] (.names)                                            0.261    45.674
n4422.in[0] (.names)                                             1.014    46.688
n4422.out[0] (.names)                                            0.261    46.949
n4456.in[0] (.names)                                             1.014    47.963
n4456.out[0] (.names)                                            0.261    48.224
n4789.in[0] (.names)                                             1.014    49.238
n4789.out[0] (.names)                                            0.261    49.499
n2030.in[0] (.names)                                             1.014    50.513
n2030.out[0] (.names)                                            0.261    50.774
n4481.in[0] (.names)                                             1.014    51.787
n4481.out[0] (.names)                                            0.261    52.048
n4482.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4482.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 87
Startpoint: n1669.Q[0] (.latch clocked by pclk)
Endpoint  : n4734.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1669.clk[0] (.latch)                                            1.014     1.014
n1669.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10776.in[1] (.names)                                            1.014     2.070
n10776.out[0] (.names)                                           0.261     2.331
n10780.in[0] (.names)                                            1.014     3.344
n10780.out[0] (.names)                                           0.261     3.605
n10915.in[1] (.names)                                            1.014     4.619
n10915.out[0] (.names)                                           0.261     4.880
n10932.in[2] (.names)                                            1.014     5.894
n10932.out[0] (.names)                                           0.261     6.155
n10933.in[0] (.names)                                            1.014     7.169
n10933.out[0] (.names)                                           0.261     7.430
n10927.in[0] (.names)                                            1.014     8.444
n10927.out[0] (.names)                                           0.261     8.705
n10936.in[0] (.names)                                            1.014     9.719
n10936.out[0] (.names)                                           0.261     9.980
n10937.in[0] (.names)                                            1.014    10.993
n10937.out[0] (.names)                                           0.261    11.254
n10938.in[0] (.names)                                            1.014    12.268
n10938.out[0] (.names)                                           0.261    12.529
n10945.in[0] (.names)                                            1.014    13.543
n10945.out[0] (.names)                                           0.261    13.804
n10949.in[0] (.names)                                            1.014    14.818
n10949.out[0] (.names)                                           0.261    15.079
n10916.in[2] (.names)                                            1.014    16.093
n10916.out[0] (.names)                                           0.261    16.354
n10917.in[0] (.names)                                            1.014    17.367
n10917.out[0] (.names)                                           0.261    17.628
n10887.in[0] (.names)                                            1.014    18.642
n10887.out[0] (.names)                                           0.261    18.903
n10954.in[0] (.names)                                            1.014    19.917
n10954.out[0] (.names)                                           0.261    20.178
n10837.in[2] (.names)                                            1.014    21.192
n10837.out[0] (.names)                                           0.261    21.453
n10975.in[2] (.names)                                            1.014    22.467
n10975.out[0] (.names)                                           0.261    22.728
n1373.in[0] (.names)                                             1.014    23.742
n1373.out[0] (.names)                                            0.261    24.003
n4900.in[0] (.names)                                             1.014    25.016
n4900.out[0] (.names)                                            0.261    25.277
n4901.in[0] (.names)                                             1.014    26.291
n4901.out[0] (.names)                                            0.261    26.552
n4902.in[0] (.names)                                             1.014    27.566
n4902.out[0] (.names)                                            0.261    27.827
n4951.in[1] (.names)                                             1.014    28.841
n4951.out[0] (.names)                                            0.261    29.102
n4945.in[0] (.names)                                             1.014    30.116
n4945.out[0] (.names)                                            0.261    30.377
n4952.in[0] (.names)                                             1.014    31.390
n4952.out[0] (.names)                                            0.261    31.651
n4953.in[0] (.names)                                             1.014    32.665
n4953.out[0] (.names)                                            0.261    32.926
n4923.in[2] (.names)                                             1.014    33.940
n4923.out[0] (.names)                                            0.261    34.201
n4946.in[0] (.names)                                             1.014    35.215
n4946.out[0] (.names)                                            0.261    35.476
n4948.in[0] (.names)                                             1.014    36.490
n4948.out[0] (.names)                                            0.261    36.751
n1913.in[0] (.names)                                             1.014    37.765
n1913.out[0] (.names)                                            0.261    38.026
n1959.in[1] (.names)                                             1.014    39.039
n1959.out[0] (.names)                                            0.261    39.300
n4935.in[0] (.names)                                             1.014    40.314
n4935.out[0] (.names)                                            0.261    40.575
n4942.in[2] (.names)                                             1.014    41.589
n4942.out[0] (.names)                                            0.261    41.850
n4802.in[1] (.names)                                             1.014    42.864
n4802.out[0] (.names)                                            0.261    43.125
n4803.in[0] (.names)                                             1.014    44.139
n4803.out[0] (.names)                                            0.261    44.400
n4798.in[0] (.names)                                             1.014    45.413
n4798.out[0] (.names)                                            0.261    45.674
n4422.in[0] (.names)                                             1.014    46.688
n4422.out[0] (.names)                                            0.261    46.949
n4456.in[0] (.names)                                             1.014    47.963
n4456.out[0] (.names)                                            0.261    48.224
n4789.in[0] (.names)                                             1.014    49.238
n4789.out[0] (.names)                                            0.261    49.499
n2030.in[0] (.names)                                             1.014    50.513
n2030.out[0] (.names)                                            0.261    50.774
n4481.in[0] (.names)                                             1.014    51.787
n4481.out[0] (.names)                                            0.261    52.048
n4734.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4734.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 88
Startpoint: n1439.Q[0] (.latch clocked by pclk)
Endpoint  : n11309.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1439.clk[0] (.latch)                                            1.014     1.014
n1439.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11725.in[1] (.names)                                            1.014     2.070
n11725.out[0] (.names)                                           0.261     2.331
n11726.in[1] (.names)                                            1.014     3.344
n11726.out[0] (.names)                                           0.261     3.605
n11727.in[2] (.names)                                            1.014     4.619
n11727.out[0] (.names)                                           0.261     4.880
n11730.in[1] (.names)                                            1.014     5.894
n11730.out[0] (.names)                                           0.261     6.155
n11731.in[1] (.names)                                            1.014     7.169
n11731.out[0] (.names)                                           0.261     7.430
n11732.in[0] (.names)                                            1.014     8.444
n11732.out[0] (.names)                                           0.261     8.705
n1841.in[0] (.names)                                             1.014     9.719
n1841.out[0] (.names)                                            0.261     9.980
n1827.in[0] (.names)                                             1.014    10.993
n1827.out[0] (.names)                                            0.261    11.254
n10392.in[1] (.names)                                            1.014    12.268
n10392.out[0] (.names)                                           0.261    12.529
n10393.in[1] (.names)                                            1.014    13.543
n10393.out[0] (.names)                                           0.261    13.804
n10394.in[0] (.names)                                            1.014    14.818
n10394.out[0] (.names)                                           0.261    15.079
n10149.in[0] (.names)                                            1.014    16.093
n10149.out[0] (.names)                                           0.261    16.354
n10395.in[0] (.names)                                            1.014    17.367
n10395.out[0] (.names)                                           0.261    17.628
n10396.in[1] (.names)                                            1.014    18.642
n10396.out[0] (.names)                                           0.261    18.903
n10259.in[1] (.names)                                            1.014    19.917
n10259.out[0] (.names)                                           0.261    20.178
n10460.in[0] (.names)                                            1.014    21.192
n10460.out[0] (.names)                                           0.261    21.453
n10228.in[0] (.names)                                            1.014    22.467
n10228.out[0] (.names)                                           0.261    22.728
n10295.in[0] (.names)                                            1.014    23.742
n10295.out[0] (.names)                                           0.261    24.003
n10461.in[0] (.names)                                            1.014    25.016
n10461.out[0] (.names)                                           0.261    25.277
n10466.in[2] (.names)                                            1.014    26.291
n10466.out[0] (.names)                                           0.261    26.552
n10470.in[0] (.names)                                            1.014    27.566
n10470.out[0] (.names)                                           0.261    27.827
n10474.in[2] (.names)                                            1.014    28.841
n10474.out[0] (.names)                                           0.261    29.102
n10452.in[1] (.names)                                            1.014    30.116
n10452.out[0] (.names)                                           0.261    30.377
n10475.in[0] (.names)                                            1.014    31.390
n10475.out[0] (.names)                                           0.261    31.651
n10476.in[0] (.names)                                            1.014    32.665
n10476.out[0] (.names)                                           0.261    32.926
n10481.in[0] (.names)                                            1.014    33.940
n10481.out[0] (.names)                                           0.261    34.201
n10304.in[1] (.names)                                            1.014    35.215
n10304.out[0] (.names)                                           0.261    35.476
n11250.in[0] (.names)                                            1.014    36.490
n11250.out[0] (.names)                                           0.261    36.751
n11251.in[0] (.names)                                            1.014    37.765
n11251.out[0] (.names)                                           0.261    38.026
n11253.in[2] (.names)                                            1.014    39.039
n11253.out[0] (.names)                                           0.261    39.300
n11254.in[1] (.names)                                            1.014    40.314
n11254.out[0] (.names)                                           0.261    40.575
n11255.in[0] (.names)                                            1.014    41.589
n11255.out[0] (.names)                                           0.261    41.850
n11280.in[1] (.names)                                            1.014    42.864
n11280.out[0] (.names)                                           0.261    43.125
n11281.in[0] (.names)                                            1.014    44.139
n11281.out[0] (.names)                                           0.261    44.400
n11283.in[0] (.names)                                            1.014    45.413
n11283.out[0] (.names)                                           0.261    45.674
n11284.in[0] (.names)                                            1.014    46.688
n11284.out[0] (.names)                                           0.261    46.949
n11312.in[2] (.names)                                            1.014    47.963
n11312.out[0] (.names)                                           0.261    48.224
n11314.in[2] (.names)                                            1.014    49.238
n11314.out[0] (.names)                                           0.261    49.499
n11295.in[0] (.names)                                            1.014    50.513
n11295.out[0] (.names)                                           0.261    50.774
n10658.in[1] (.names)                                            1.014    51.787
n10658.out[0] (.names)                                           0.261    52.048
n11309.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11309.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 89
Startpoint: n2725.Q[0] (.latch clocked by pclk)
Endpoint  : n2187.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2725.clk[0] (.latch)                                            1.014     1.014
n2725.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2793.in[1] (.names)                                             1.014     2.070
n2793.out[0] (.names)                                            0.261     2.331
n1741.in[0] (.names)                                             1.014     3.344
n1741.out[0] (.names)                                            0.261     3.605
n3639.in[1] (.names)                                             1.014     4.619
n3639.out[0] (.names)                                            0.261     4.880
n3402.in[0] (.names)                                             1.014     5.894
n3402.out[0] (.names)                                            0.261     6.155
n3722.in[1] (.names)                                             1.014     7.169
n3722.out[0] (.names)                                            0.261     7.430
n3705.in[0] (.names)                                             1.014     8.444
n3705.out[0] (.names)                                            0.261     8.705
n1852.in[0] (.names)                                             1.014     9.719
n1852.out[0] (.names)                                            0.261     9.980
n3713.in[0] (.names)                                             1.014    10.993
n3713.out[0] (.names)                                            0.261    11.254
n3707.in[0] (.names)                                             1.014    12.268
n3707.out[0] (.names)                                            0.261    12.529
n3637.in[0] (.names)                                             1.014    13.543
n3637.out[0] (.names)                                            0.261    13.804
n3708.in[1] (.names)                                             1.014    14.818
n3708.out[0] (.names)                                            0.261    15.079
n3710.in[1] (.names)                                             1.014    16.093
n3710.out[0] (.names)                                            0.261    16.354
n1454.in[1] (.names)                                             1.014    17.367
n1454.out[0] (.names)                                            0.261    17.628
n3336.in[0] (.names)                                             1.014    18.642
n3336.out[0] (.names)                                            0.261    18.903
n3337.in[2] (.names)                                             1.014    19.917
n3337.out[0] (.names)                                            0.261    20.178
n3329.in[1] (.names)                                             1.014    21.192
n3329.out[0] (.names)                                            0.261    21.453
n3330.in[1] (.names)                                             1.014    22.467
n3330.out[0] (.names)                                            0.261    22.728
n3332.in[0] (.names)                                             1.014    23.742
n3332.out[0] (.names)                                            0.261    24.003
n3271.in[2] (.names)                                             1.014    25.016
n3271.out[0] (.names)                                            0.261    25.277
n3663.in[0] (.names)                                             1.014    26.291
n3663.out[0] (.names)                                            0.261    26.552
n3669.in[0] (.names)                                             1.014    27.566
n3669.out[0] (.names)                                            0.261    27.827
n2779.in[0] (.names)                                             1.014    28.841
n2779.out[0] (.names)                                            0.261    29.102
n2478.in[0] (.names)                                             1.014    30.116
n2478.out[0] (.names)                                            0.261    30.377
n2479.in[0] (.names)                                             1.014    31.390
n2479.out[0] (.names)                                            0.261    31.651
n2207.in[0] (.names)                                             1.014    32.665
n2207.out[0] (.names)                                            0.261    32.926
n2101.in[1] (.names)                                             1.014    33.940
n2101.out[0] (.names)                                            0.261    34.201
n2439.in[0] (.names)                                             1.014    35.215
n2439.out[0] (.names)                                            0.261    35.476
n2433.in[1] (.names)                                             1.014    36.490
n2433.out[0] (.names)                                            0.261    36.751
n2434.in[0] (.names)                                             1.014    37.765
n2434.out[0] (.names)                                            0.261    38.026
n2441.in[2] (.names)                                             1.014    39.039
n2441.out[0] (.names)                                            0.261    39.300
n2443.in[1] (.names)                                             1.014    40.314
n2443.out[0] (.names)                                            0.261    40.575
n2444.in[0] (.names)                                             1.014    41.589
n2444.out[0] (.names)                                            0.261    41.850
n2215.in[2] (.names)                                             1.014    42.864
n2215.out[0] (.names)                                            0.261    43.125
n2446.in[1] (.names)                                             1.014    44.139
n2446.out[0] (.names)                                            0.261    44.400
n2123.in[0] (.names)                                             1.014    45.413
n2123.out[0] (.names)                                            0.261    45.674
n2540.in[1] (.names)                                             1.014    46.688
n2540.out[0] (.names)                                            0.261    46.949
n2538.in[0] (.names)                                             1.014    47.963
n2538.out[0] (.names)                                            0.261    48.224
n2539.in[1] (.names)                                             1.014    49.238
n2539.out[0] (.names)                                            0.261    49.499
n2557.in[2] (.names)                                             1.014    50.513
n2557.out[0] (.names)                                            0.261    50.774
n2186.in[1] (.names)                                             1.014    51.787
n2186.out[0] (.names)                                            0.261    52.048
n2187.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2187.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 90
Startpoint: n10734.Q[0] (.latch clocked by pclk)
Endpoint  : n2878.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10734.clk[0] (.latch)                                           1.014     1.014
n10734.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10836.in[0] (.names)                                            1.014     2.070
n10836.out[0] (.names)                                           0.261     2.331
n10833.in[0] (.names)                                            1.014     3.344
n10833.out[0] (.names)                                           0.261     3.605
n10510.in[0] (.names)                                            1.014     4.619
n10510.out[0] (.names)                                           0.261     4.880
n10506.in[0] (.names)                                            1.014     5.894
n10506.out[0] (.names)                                           0.261     6.155
n10507.in[1] (.names)                                            1.014     7.169
n10507.out[0] (.names)                                           0.261     7.430
n10508.in[0] (.names)                                            1.014     8.444
n10508.out[0] (.names)                                           0.261     8.705
n10512.in[0] (.names)                                            1.014     9.719
n10512.out[0] (.names)                                           0.261     9.980
n10513.in[0] (.names)                                            1.014    10.993
n10513.out[0] (.names)                                           0.261    11.254
n3038.in[0] (.names)                                             1.014    12.268
n3038.out[0] (.names)                                            0.261    12.529
n3039.in[0] (.names)                                             1.014    13.543
n3039.out[0] (.names)                                            0.261    13.804
n3041.in[0] (.names)                                             1.014    14.818
n3041.out[0] (.names)                                            0.261    15.079
n2999.in[1] (.names)                                             1.014    16.093
n2999.out[0] (.names)                                            0.261    16.354
n3000.in[2] (.names)                                             1.014    17.367
n3000.out[0] (.names)                                            0.261    17.628
n3001.in[0] (.names)                                             1.014    18.642
n3001.out[0] (.names)                                            0.261    18.903
n3002.in[0] (.names)                                             1.014    19.917
n3002.out[0] (.names)                                            0.261    20.178
n3003.in[1] (.names)                                             1.014    21.192
n3003.out[0] (.names)                                            0.261    21.453
n3004.in[0] (.names)                                             1.014    22.467
n3004.out[0] (.names)                                            0.261    22.728
n3006.in[1] (.names)                                             1.014    23.742
n3006.out[0] (.names)                                            0.261    24.003
n2068.in[0] (.names)                                             1.014    25.016
n2068.out[0] (.names)                                            0.261    25.277
n3430.in[2] (.names)                                             1.014    26.291
n3430.out[0] (.names)                                            0.261    26.552
n3449.in[0] (.names)                                             1.014    27.566
n3449.out[0] (.names)                                            0.261    27.827
n3458.in[0] (.names)                                             1.014    28.841
n3458.out[0] (.names)                                            0.261    29.102
n3451.in[2] (.names)                                             1.014    30.116
n3451.out[0] (.names)                                            0.261    30.377
n3444.in[0] (.names)                                             1.014    31.390
n3444.out[0] (.names)                                            0.261    31.651
n3398.in[0] (.names)                                             1.014    32.665
n3398.out[0] (.names)                                            0.261    32.926
n3405.in[1] (.names)                                             1.014    33.940
n3405.out[0] (.names)                                            0.261    34.201
n3072.in[1] (.names)                                             1.014    35.215
n3072.out[0] (.names)                                            0.261    35.476
n3389.in[2] (.names)                                             1.014    36.490
n3389.out[0] (.names)                                            0.261    36.751
n3390.in[0] (.names)                                             1.014    37.765
n3390.out[0] (.names)                                            0.261    38.026
n3392.in[0] (.names)                                             1.014    39.039
n3392.out[0] (.names)                                            0.261    39.300
n3385.in[0] (.names)                                             1.014    40.314
n3385.out[0] (.names)                                            0.261    40.575
n3386.in[0] (.names)                                             1.014    41.589
n3386.out[0] (.names)                                            0.261    41.850
n3387.in[0] (.names)                                             1.014    42.864
n3387.out[0] (.names)                                            0.261    43.125
n3380.in[1] (.names)                                             1.014    44.139
n3380.out[0] (.names)                                            0.261    44.400
n3275.in[0] (.names)                                             1.014    45.413
n3275.out[0] (.names)                                            0.261    45.674
n3383.in[0] (.names)                                             1.014    46.688
n3383.out[0] (.names)                                            0.261    46.949
n3397.in[1] (.names)                                             1.014    47.963
n3397.out[0] (.names)                                            0.261    48.224
n2845.in[0] (.names)                                             1.014    49.238
n2845.out[0] (.names)                                            0.261    49.499
n2872.in[1] (.names)                                             1.014    50.513
n2872.out[0] (.names)                                            0.261    50.774
n2178.in[0] (.names)                                             1.014    51.787
n2178.out[0] (.names)                                            0.261    52.048
n2878.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2878.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 91
Startpoint: n10734.Q[0] (.latch clocked by pclk)
Endpoint  : n2949.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10734.clk[0] (.latch)                                           1.014     1.014
n10734.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10836.in[0] (.names)                                            1.014     2.070
n10836.out[0] (.names)                                           0.261     2.331
n10833.in[0] (.names)                                            1.014     3.344
n10833.out[0] (.names)                                           0.261     3.605
n10510.in[0] (.names)                                            1.014     4.619
n10510.out[0] (.names)                                           0.261     4.880
n10506.in[0] (.names)                                            1.014     5.894
n10506.out[0] (.names)                                           0.261     6.155
n10507.in[1] (.names)                                            1.014     7.169
n10507.out[0] (.names)                                           0.261     7.430
n10508.in[0] (.names)                                            1.014     8.444
n10508.out[0] (.names)                                           0.261     8.705
n10512.in[0] (.names)                                            1.014     9.719
n10512.out[0] (.names)                                           0.261     9.980
n10513.in[0] (.names)                                            1.014    10.993
n10513.out[0] (.names)                                           0.261    11.254
n3038.in[0] (.names)                                             1.014    12.268
n3038.out[0] (.names)                                            0.261    12.529
n3039.in[0] (.names)                                             1.014    13.543
n3039.out[0] (.names)                                            0.261    13.804
n3041.in[0] (.names)                                             1.014    14.818
n3041.out[0] (.names)                                            0.261    15.079
n2999.in[1] (.names)                                             1.014    16.093
n2999.out[0] (.names)                                            0.261    16.354
n3000.in[2] (.names)                                             1.014    17.367
n3000.out[0] (.names)                                            0.261    17.628
n3001.in[0] (.names)                                             1.014    18.642
n3001.out[0] (.names)                                            0.261    18.903
n3002.in[0] (.names)                                             1.014    19.917
n3002.out[0] (.names)                                            0.261    20.178
n3003.in[1] (.names)                                             1.014    21.192
n3003.out[0] (.names)                                            0.261    21.453
n3004.in[0] (.names)                                             1.014    22.467
n3004.out[0] (.names)                                            0.261    22.728
n3006.in[1] (.names)                                             1.014    23.742
n3006.out[0] (.names)                                            0.261    24.003
n2068.in[0] (.names)                                             1.014    25.016
n2068.out[0] (.names)                                            0.261    25.277
n3430.in[2] (.names)                                             1.014    26.291
n3430.out[0] (.names)                                            0.261    26.552
n3449.in[0] (.names)                                             1.014    27.566
n3449.out[0] (.names)                                            0.261    27.827
n3458.in[0] (.names)                                             1.014    28.841
n3458.out[0] (.names)                                            0.261    29.102
n3451.in[2] (.names)                                             1.014    30.116
n3451.out[0] (.names)                                            0.261    30.377
n3444.in[0] (.names)                                             1.014    31.390
n3444.out[0] (.names)                                            0.261    31.651
n3398.in[0] (.names)                                             1.014    32.665
n3398.out[0] (.names)                                            0.261    32.926
n3405.in[1] (.names)                                             1.014    33.940
n3405.out[0] (.names)                                            0.261    34.201
n3072.in[1] (.names)                                             1.014    35.215
n3072.out[0] (.names)                                            0.261    35.476
n3389.in[2] (.names)                                             1.014    36.490
n3389.out[0] (.names)                                            0.261    36.751
n3390.in[0] (.names)                                             1.014    37.765
n3390.out[0] (.names)                                            0.261    38.026
n3392.in[0] (.names)                                             1.014    39.039
n3392.out[0] (.names)                                            0.261    39.300
n3385.in[0] (.names)                                             1.014    40.314
n3385.out[0] (.names)                                            0.261    40.575
n3386.in[0] (.names)                                             1.014    41.589
n3386.out[0] (.names)                                            0.261    41.850
n3387.in[0] (.names)                                             1.014    42.864
n3387.out[0] (.names)                                            0.261    43.125
n3380.in[1] (.names)                                             1.014    44.139
n3380.out[0] (.names)                                            0.261    44.400
n3275.in[0] (.names)                                             1.014    45.413
n3275.out[0] (.names)                                            0.261    45.674
n3383.in[0] (.names)                                             1.014    46.688
n3383.out[0] (.names)                                            0.261    46.949
n3397.in[1] (.names)                                             1.014    47.963
n3397.out[0] (.names)                                            0.261    48.224
n2845.in[0] (.names)                                             1.014    49.238
n2845.out[0] (.names)                                            0.261    49.499
n2872.in[1] (.names)                                             1.014    50.513
n2872.out[0] (.names)                                            0.261    50.774
n2948.in[0] (.names)                                             1.014    51.787
n2948.out[0] (.names)                                            0.261    52.048
n2949.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2949.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 92
Startpoint: n10734.Q[0] (.latch clocked by pclk)
Endpoint  : n3394.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10734.clk[0] (.latch)                                           1.014     1.014
n10734.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10836.in[0] (.names)                                            1.014     2.070
n10836.out[0] (.names)                                           0.261     2.331
n10833.in[0] (.names)                                            1.014     3.344
n10833.out[0] (.names)                                           0.261     3.605
n10510.in[0] (.names)                                            1.014     4.619
n10510.out[0] (.names)                                           0.261     4.880
n10506.in[0] (.names)                                            1.014     5.894
n10506.out[0] (.names)                                           0.261     6.155
n10507.in[1] (.names)                                            1.014     7.169
n10507.out[0] (.names)                                           0.261     7.430
n10508.in[0] (.names)                                            1.014     8.444
n10508.out[0] (.names)                                           0.261     8.705
n10512.in[0] (.names)                                            1.014     9.719
n10512.out[0] (.names)                                           0.261     9.980
n10513.in[0] (.names)                                            1.014    10.993
n10513.out[0] (.names)                                           0.261    11.254
n3038.in[0] (.names)                                             1.014    12.268
n3038.out[0] (.names)                                            0.261    12.529
n3039.in[0] (.names)                                             1.014    13.543
n3039.out[0] (.names)                                            0.261    13.804
n3041.in[0] (.names)                                             1.014    14.818
n3041.out[0] (.names)                                            0.261    15.079
n2999.in[1] (.names)                                             1.014    16.093
n2999.out[0] (.names)                                            0.261    16.354
n3000.in[2] (.names)                                             1.014    17.367
n3000.out[0] (.names)                                            0.261    17.628
n3001.in[0] (.names)                                             1.014    18.642
n3001.out[0] (.names)                                            0.261    18.903
n3002.in[0] (.names)                                             1.014    19.917
n3002.out[0] (.names)                                            0.261    20.178
n3003.in[1] (.names)                                             1.014    21.192
n3003.out[0] (.names)                                            0.261    21.453
n3004.in[0] (.names)                                             1.014    22.467
n3004.out[0] (.names)                                            0.261    22.728
n3006.in[1] (.names)                                             1.014    23.742
n3006.out[0] (.names)                                            0.261    24.003
n2068.in[0] (.names)                                             1.014    25.016
n2068.out[0] (.names)                                            0.261    25.277
n3430.in[2] (.names)                                             1.014    26.291
n3430.out[0] (.names)                                            0.261    26.552
n3449.in[0] (.names)                                             1.014    27.566
n3449.out[0] (.names)                                            0.261    27.827
n3458.in[0] (.names)                                             1.014    28.841
n3458.out[0] (.names)                                            0.261    29.102
n3451.in[2] (.names)                                             1.014    30.116
n3451.out[0] (.names)                                            0.261    30.377
n3444.in[0] (.names)                                             1.014    31.390
n3444.out[0] (.names)                                            0.261    31.651
n3398.in[0] (.names)                                             1.014    32.665
n3398.out[0] (.names)                                            0.261    32.926
n3405.in[1] (.names)                                             1.014    33.940
n3405.out[0] (.names)                                            0.261    34.201
n3072.in[1] (.names)                                             1.014    35.215
n3072.out[0] (.names)                                            0.261    35.476
n3389.in[2] (.names)                                             1.014    36.490
n3389.out[0] (.names)                                            0.261    36.751
n3390.in[0] (.names)                                             1.014    37.765
n3390.out[0] (.names)                                            0.261    38.026
n3392.in[0] (.names)                                             1.014    39.039
n3392.out[0] (.names)                                            0.261    39.300
n3385.in[0] (.names)                                             1.014    40.314
n3385.out[0] (.names)                                            0.261    40.575
n3386.in[0] (.names)                                             1.014    41.589
n3386.out[0] (.names)                                            0.261    41.850
n3387.in[0] (.names)                                             1.014    42.864
n3387.out[0] (.names)                                            0.261    43.125
n3380.in[1] (.names)                                             1.014    44.139
n3380.out[0] (.names)                                            0.261    44.400
n3275.in[0] (.names)                                             1.014    45.413
n3275.out[0] (.names)                                            0.261    45.674
n3383.in[0] (.names)                                             1.014    46.688
n3383.out[0] (.names)                                            0.261    46.949
n3397.in[1] (.names)                                             1.014    47.963
n3397.out[0] (.names)                                            0.261    48.224
n2845.in[0] (.names)                                             1.014    49.238
n2845.out[0] (.names)                                            0.261    49.499
n2872.in[1] (.names)                                             1.014    50.513
n2872.out[0] (.names)                                            0.261    50.774
n2948.in[0] (.names)                                             1.014    51.787
n2948.out[0] (.names)                                            0.261    52.048
n3394.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3394.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 93
Startpoint: n1769.Q[0] (.latch clocked by pclk)
Endpoint  : n8540.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1769.clk[0] (.latch)                                            1.014     1.014
n1769.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1701.in[0] (.names)                                             1.014     2.070
n1701.out[0] (.names)                                            0.261     2.331
n5360.in[0] (.names)                                             1.014     3.344
n5360.out[0] (.names)                                            0.261     3.605
n6051.in[0] (.names)                                             1.014     4.619
n6051.out[0] (.names)                                            0.261     4.880
n5401.in[0] (.names)                                             1.014     5.894
n5401.out[0] (.names)                                            0.261     6.155
n2927.in[1] (.names)                                             1.014     7.169
n2927.out[0] (.names)                                            0.261     7.430
n2917.in[1] (.names)                                             1.014     8.444
n2917.out[0] (.names)                                            0.261     8.705
n2867.in[0] (.names)                                             1.014     9.719
n2867.out[0] (.names)                                            0.261     9.980
n2868.in[1] (.names)                                             1.014    10.993
n2868.out[0] (.names)                                            0.261    11.254
n2857.in[0] (.names)                                             1.014    12.268
n2857.out[0] (.names)                                            0.261    12.529
n3737.in[1] (.names)                                             1.014    13.543
n3737.out[0] (.names)                                            0.261    13.804
n3744.in[2] (.names)                                             1.014    14.818
n3744.out[0] (.names)                                            0.261    15.079
n3748.in[2] (.names)                                             1.014    16.093
n3748.out[0] (.names)                                            0.261    16.354
n3459.in[0] (.names)                                             1.014    17.367
n3459.out[0] (.names)                                            0.261    17.628
n3460.in[0] (.names)                                             1.014    18.642
n3460.out[0] (.names)                                            0.261    18.903
n3441.in[0] (.names)                                             1.014    19.917
n3441.out[0] (.names)                                            0.261    20.178
n3438.in[0] (.names)                                             1.014    21.192
n3438.out[0] (.names)                                            0.261    21.453
n3432.in[0] (.names)                                             1.014    22.467
n3432.out[0] (.names)                                            0.261    22.728
n3433.in[3] (.names)                                             1.014    23.742
n3433.out[0] (.names)                                            0.261    24.003
n3434.in[0] (.names)                                             1.014    25.016
n3434.out[0] (.names)                                            0.261    25.277
n3442.in[1] (.names)                                             1.014    26.291
n3442.out[0] (.names)                                            0.261    26.552
n3372.in[0] (.names)                                             1.014    27.566
n3372.out[0] (.names)                                            0.261    27.827
n3373.in[2] (.names)                                             1.014    28.841
n3373.out[0] (.names)                                            0.261    29.102
n3374.in[1] (.names)                                             1.014    30.116
n3374.out[0] (.names)                                            0.261    30.377
n3375.in[1] (.names)                                             1.014    31.390
n3375.out[0] (.names)                                            0.261    31.651
n3376.in[0] (.names)                                             1.014    32.665
n3376.out[0] (.names)                                            0.261    32.926
n3377.in[0] (.names)                                             1.014    33.940
n3377.out[0] (.names)                                            0.261    34.201
n1440.in[0] (.names)                                             1.014    35.215
n1440.out[0] (.names)                                            0.261    35.476
n8947.in[1] (.names)                                             1.014    36.490
n8947.out[0] (.names)                                            0.261    36.751
n8949.in[1] (.names)                                             1.014    37.765
n8949.out[0] (.names)                                            0.261    38.026
n8950.in[0] (.names)                                             1.014    39.039
n8950.out[0] (.names)                                            0.261    39.300
n8757.in[0] (.names)                                             1.014    40.314
n8757.out[0] (.names)                                            0.261    40.575
n8848.in[1] (.names)                                             1.014    41.589
n8848.out[0] (.names)                                            0.261    41.850
n8849.in[2] (.names)                                             1.014    42.864
n8849.out[0] (.names)                                            0.261    43.125
n8621.in[0] (.names)                                             1.014    44.139
n8621.out[0] (.names)                                            0.261    44.400
n8592.in[3] (.names)                                             1.014    45.413
n8592.out[0] (.names)                                            0.261    45.674
n8626.in[0] (.names)                                             1.014    46.688
n8626.out[0] (.names)                                            0.261    46.949
n8627.in[0] (.names)                                             1.014    47.963
n8627.out[0] (.names)                                            0.261    48.224
n8536.in[2] (.names)                                             1.014    49.238
n8536.out[0] (.names)                                            0.261    49.499
n8481.in[0] (.names)                                             1.014    50.513
n8481.out[0] (.names)                                            0.261    50.774
n8539.in[0] (.names)                                             1.014    51.787
n8539.out[0] (.names)                                            0.261    52.048
n8540.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8540.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 94
Startpoint: n5748.Q[0] (.latch clocked by pclk)
Endpoint  : n3574.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5748.clk[0] (.latch)                                            1.014     1.014
n5748.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5662.in[0] (.names)                                             1.014     2.070
n5662.out[0] (.names)                                            0.261     2.331
n5752.in[0] (.names)                                             1.014     3.344
n5752.out[0] (.names)                                            0.261     3.605
n5753.in[0] (.names)                                             1.014     4.619
n5753.out[0] (.names)                                            0.261     4.880
n5762.in[2] (.names)                                             1.014     5.894
n5762.out[0] (.names)                                            0.261     6.155
n5763.in[1] (.names)                                             1.014     7.169
n5763.out[0] (.names)                                            0.261     7.430
n5727.in[1] (.names)                                             1.014     8.444
n5727.out[0] (.names)                                            0.261     8.705
n5750.in[2] (.names)                                             1.014     9.719
n5750.out[0] (.names)                                            0.261     9.980
n5768.in[0] (.names)                                             1.014    10.993
n5768.out[0] (.names)                                            0.261    11.254
n5743.in[0] (.names)                                             1.014    12.268
n5743.out[0] (.names)                                            0.261    12.529
n5729.in[0] (.names)                                             1.014    13.543
n5729.out[0] (.names)                                            0.261    13.804
n5756.in[1] (.names)                                             1.014    14.818
n5756.out[0] (.names)                                            0.261    15.079
n5380.in[2] (.names)                                             1.014    16.093
n5380.out[0] (.names)                                            0.261    16.354
n5154.in[0] (.names)                                             1.014    17.367
n5154.out[0] (.names)                                            0.261    17.628
n5648.in[0] (.names)                                             1.014    18.642
n5648.out[0] (.names)                                            0.261    18.903
n5658.in[1] (.names)                                             1.014    19.917
n5658.out[0] (.names)                                            0.261    20.178
n5659.in[0] (.names)                                             1.014    21.192
n5659.out[0] (.names)                                            0.261    21.453
n5282.in[0] (.names)                                             1.014    22.467
n5282.out[0] (.names)                                            0.261    22.728
n5328.in[1] (.names)                                             1.014    23.742
n5328.out[0] (.names)                                            0.261    24.003
n5663.in[1] (.names)                                             1.014    25.016
n5663.out[0] (.names)                                            0.261    25.277
n1678.in[0] (.names)                                             1.014    26.291
n1678.out[0] (.names)                                            0.261    26.552
n6279.in[0] (.names)                                             1.014    27.566
n6279.out[0] (.names)                                            0.261    27.827
n6281.in[0] (.names)                                             1.014    28.841
n6281.out[0] (.names)                                            0.261    29.102
n6283.in[0] (.names)                                             1.014    30.116
n6283.out[0] (.names)                                            0.261    30.377
n1742.in[2] (.names)                                             1.014    31.390
n1742.out[0] (.names)                                            0.261    31.651
n1584.in[2] (.names)                                             1.014    32.665
n1584.out[0] (.names)                                            0.261    32.926
n2764.in[0] (.names)                                             1.014    33.940
n2764.out[0] (.names)                                            0.261    34.201
n2756.in[0] (.names)                                             1.014    35.215
n2756.out[0] (.names)                                            0.261    35.476
n3942.in[0] (.names)                                             1.014    36.490
n3942.out[0] (.names)                                            0.261    36.751
n4327.in[2] (.names)                                             1.014    37.765
n4327.out[0] (.names)                                            0.261    38.026
n4328.in[1] (.names)                                             1.014    39.039
n4328.out[0] (.names)                                            0.261    39.300
n4329.in[0] (.names)                                             1.014    40.314
n4329.out[0] (.names)                                            0.261    40.575
n1774.in[1] (.names)                                             1.014    41.589
n1774.out[0] (.names)                                            0.261    41.850
n3152.in[1] (.names)                                             1.014    42.864
n3152.out[0] (.names)                                            0.261    43.125
n3153.in[1] (.names)                                             1.014    44.139
n3153.out[0] (.names)                                            0.261    44.400
n3154.in[0] (.names)                                             1.014    45.413
n3154.out[0] (.names)                                            0.261    45.674
n3155.in[0] (.names)                                             1.014    46.688
n3155.out[0] (.names)                                            0.261    46.949
n3547.in[0] (.names)                                             1.014    47.963
n3547.out[0] (.names)                                            0.261    48.224
n3548.in[0] (.names)                                             1.014    49.238
n3548.out[0] (.names)                                            0.261    49.499
n3549.in[1] (.names)                                             1.014    50.513
n3549.out[0] (.names)                                            0.261    50.774
n3550.in[0] (.names)                                             1.014    51.787
n3550.out[0] (.names)                                            0.261    52.048
n3574.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3574.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 95
Startpoint: n5748.Q[0] (.latch clocked by pclk)
Endpoint  : n1403.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5748.clk[0] (.latch)                                            1.014     1.014
n5748.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5662.in[0] (.names)                                             1.014     2.070
n5662.out[0] (.names)                                            0.261     2.331
n5752.in[0] (.names)                                             1.014     3.344
n5752.out[0] (.names)                                            0.261     3.605
n5753.in[0] (.names)                                             1.014     4.619
n5753.out[0] (.names)                                            0.261     4.880
n5762.in[2] (.names)                                             1.014     5.894
n5762.out[0] (.names)                                            0.261     6.155
n5763.in[1] (.names)                                             1.014     7.169
n5763.out[0] (.names)                                            0.261     7.430
n5727.in[1] (.names)                                             1.014     8.444
n5727.out[0] (.names)                                            0.261     8.705
n5750.in[2] (.names)                                             1.014     9.719
n5750.out[0] (.names)                                            0.261     9.980
n5768.in[0] (.names)                                             1.014    10.993
n5768.out[0] (.names)                                            0.261    11.254
n5743.in[0] (.names)                                             1.014    12.268
n5743.out[0] (.names)                                            0.261    12.529
n5729.in[0] (.names)                                             1.014    13.543
n5729.out[0] (.names)                                            0.261    13.804
n5756.in[1] (.names)                                             1.014    14.818
n5756.out[0] (.names)                                            0.261    15.079
n5380.in[2] (.names)                                             1.014    16.093
n5380.out[0] (.names)                                            0.261    16.354
n5154.in[0] (.names)                                             1.014    17.367
n5154.out[0] (.names)                                            0.261    17.628
n5648.in[0] (.names)                                             1.014    18.642
n5648.out[0] (.names)                                            0.261    18.903
n5658.in[1] (.names)                                             1.014    19.917
n5658.out[0] (.names)                                            0.261    20.178
n5659.in[0] (.names)                                             1.014    21.192
n5659.out[0] (.names)                                            0.261    21.453
n5282.in[0] (.names)                                             1.014    22.467
n5282.out[0] (.names)                                            0.261    22.728
n5328.in[1] (.names)                                             1.014    23.742
n5328.out[0] (.names)                                            0.261    24.003
n5663.in[1] (.names)                                             1.014    25.016
n5663.out[0] (.names)                                            0.261    25.277
n1678.in[0] (.names)                                             1.014    26.291
n1678.out[0] (.names)                                            0.261    26.552
n6279.in[0] (.names)                                             1.014    27.566
n6279.out[0] (.names)                                            0.261    27.827
n6281.in[0] (.names)                                             1.014    28.841
n6281.out[0] (.names)                                            0.261    29.102
n6283.in[0] (.names)                                             1.014    30.116
n6283.out[0] (.names)                                            0.261    30.377
n1742.in[2] (.names)                                             1.014    31.390
n1742.out[0] (.names)                                            0.261    31.651
n1584.in[2] (.names)                                             1.014    32.665
n1584.out[0] (.names)                                            0.261    32.926
n2764.in[0] (.names)                                             1.014    33.940
n2764.out[0] (.names)                                            0.261    34.201
n2756.in[0] (.names)                                             1.014    35.215
n2756.out[0] (.names)                                            0.261    35.476
n3942.in[0] (.names)                                             1.014    36.490
n3942.out[0] (.names)                                            0.261    36.751
n4327.in[2] (.names)                                             1.014    37.765
n4327.out[0] (.names)                                            0.261    38.026
n4328.in[1] (.names)                                             1.014    39.039
n4328.out[0] (.names)                                            0.261    39.300
n4329.in[0] (.names)                                             1.014    40.314
n4329.out[0] (.names)                                            0.261    40.575
n1774.in[1] (.names)                                             1.014    41.589
n1774.out[0] (.names)                                            0.261    41.850
n3152.in[1] (.names)                                             1.014    42.864
n3152.out[0] (.names)                                            0.261    43.125
n3153.in[1] (.names)                                             1.014    44.139
n3153.out[0] (.names)                                            0.261    44.400
n3154.in[0] (.names)                                             1.014    45.413
n3154.out[0] (.names)                                            0.261    45.674
n3155.in[0] (.names)                                             1.014    46.688
n3155.out[0] (.names)                                            0.261    46.949
n3547.in[0] (.names)                                             1.014    47.963
n3547.out[0] (.names)                                            0.261    48.224
n3548.in[0] (.names)                                             1.014    49.238
n3548.out[0] (.names)                                            0.261    49.499
n3549.in[1] (.names)                                             1.014    50.513
n3549.out[0] (.names)                                            0.261    50.774
n2761.in[1] (.names)                                             1.014    51.787
n2761.out[0] (.names)                                            0.261    52.048
n1403.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1403.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 96
Startpoint: n5748.Q[0] (.latch clocked by pclk)
Endpoint  : n3551.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5748.clk[0] (.latch)                                            1.014     1.014
n5748.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5662.in[0] (.names)                                             1.014     2.070
n5662.out[0] (.names)                                            0.261     2.331
n5752.in[0] (.names)                                             1.014     3.344
n5752.out[0] (.names)                                            0.261     3.605
n5753.in[0] (.names)                                             1.014     4.619
n5753.out[0] (.names)                                            0.261     4.880
n5762.in[2] (.names)                                             1.014     5.894
n5762.out[0] (.names)                                            0.261     6.155
n5763.in[1] (.names)                                             1.014     7.169
n5763.out[0] (.names)                                            0.261     7.430
n5727.in[1] (.names)                                             1.014     8.444
n5727.out[0] (.names)                                            0.261     8.705
n5750.in[2] (.names)                                             1.014     9.719
n5750.out[0] (.names)                                            0.261     9.980
n5768.in[0] (.names)                                             1.014    10.993
n5768.out[0] (.names)                                            0.261    11.254
n5743.in[0] (.names)                                             1.014    12.268
n5743.out[0] (.names)                                            0.261    12.529
n5729.in[0] (.names)                                             1.014    13.543
n5729.out[0] (.names)                                            0.261    13.804
n5756.in[1] (.names)                                             1.014    14.818
n5756.out[0] (.names)                                            0.261    15.079
n5380.in[2] (.names)                                             1.014    16.093
n5380.out[0] (.names)                                            0.261    16.354
n5154.in[0] (.names)                                             1.014    17.367
n5154.out[0] (.names)                                            0.261    17.628
n5648.in[0] (.names)                                             1.014    18.642
n5648.out[0] (.names)                                            0.261    18.903
n5658.in[1] (.names)                                             1.014    19.917
n5658.out[0] (.names)                                            0.261    20.178
n5659.in[0] (.names)                                             1.014    21.192
n5659.out[0] (.names)                                            0.261    21.453
n5282.in[0] (.names)                                             1.014    22.467
n5282.out[0] (.names)                                            0.261    22.728
n5328.in[1] (.names)                                             1.014    23.742
n5328.out[0] (.names)                                            0.261    24.003
n5663.in[1] (.names)                                             1.014    25.016
n5663.out[0] (.names)                                            0.261    25.277
n1678.in[0] (.names)                                             1.014    26.291
n1678.out[0] (.names)                                            0.261    26.552
n6279.in[0] (.names)                                             1.014    27.566
n6279.out[0] (.names)                                            0.261    27.827
n6281.in[0] (.names)                                             1.014    28.841
n6281.out[0] (.names)                                            0.261    29.102
n6283.in[0] (.names)                                             1.014    30.116
n6283.out[0] (.names)                                            0.261    30.377
n1742.in[2] (.names)                                             1.014    31.390
n1742.out[0] (.names)                                            0.261    31.651
n1584.in[2] (.names)                                             1.014    32.665
n1584.out[0] (.names)                                            0.261    32.926
n2764.in[0] (.names)                                             1.014    33.940
n2764.out[0] (.names)                                            0.261    34.201
n2756.in[0] (.names)                                             1.014    35.215
n2756.out[0] (.names)                                            0.261    35.476
n3942.in[0] (.names)                                             1.014    36.490
n3942.out[0] (.names)                                            0.261    36.751
n4327.in[2] (.names)                                             1.014    37.765
n4327.out[0] (.names)                                            0.261    38.026
n4328.in[1] (.names)                                             1.014    39.039
n4328.out[0] (.names)                                            0.261    39.300
n4329.in[0] (.names)                                             1.014    40.314
n4329.out[0] (.names)                                            0.261    40.575
n1774.in[1] (.names)                                             1.014    41.589
n1774.out[0] (.names)                                            0.261    41.850
n3152.in[1] (.names)                                             1.014    42.864
n3152.out[0] (.names)                                            0.261    43.125
n3153.in[1] (.names)                                             1.014    44.139
n3153.out[0] (.names)                                            0.261    44.400
n3154.in[0] (.names)                                             1.014    45.413
n3154.out[0] (.names)                                            0.261    45.674
n3155.in[0] (.names)                                             1.014    46.688
n3155.out[0] (.names)                                            0.261    46.949
n3547.in[0] (.names)                                             1.014    47.963
n3547.out[0] (.names)                                            0.261    48.224
n3548.in[0] (.names)                                             1.014    49.238
n3548.out[0] (.names)                                            0.261    49.499
n3549.in[1] (.names)                                             1.014    50.513
n3549.out[0] (.names)                                            0.261    50.774
n2761.in[1] (.names)                                             1.014    51.787
n2761.out[0] (.names)                                            0.261    52.048
n3551.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3551.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 97
Startpoint: n5748.Q[0] (.latch clocked by pclk)
Endpoint  : n3670.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5748.clk[0] (.latch)                                            1.014     1.014
n5748.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5662.in[0] (.names)                                             1.014     2.070
n5662.out[0] (.names)                                            0.261     2.331
n5752.in[0] (.names)                                             1.014     3.344
n5752.out[0] (.names)                                            0.261     3.605
n5753.in[0] (.names)                                             1.014     4.619
n5753.out[0] (.names)                                            0.261     4.880
n5762.in[2] (.names)                                             1.014     5.894
n5762.out[0] (.names)                                            0.261     6.155
n5763.in[1] (.names)                                             1.014     7.169
n5763.out[0] (.names)                                            0.261     7.430
n5727.in[1] (.names)                                             1.014     8.444
n5727.out[0] (.names)                                            0.261     8.705
n5750.in[2] (.names)                                             1.014     9.719
n5750.out[0] (.names)                                            0.261     9.980
n5768.in[0] (.names)                                             1.014    10.993
n5768.out[0] (.names)                                            0.261    11.254
n5743.in[0] (.names)                                             1.014    12.268
n5743.out[0] (.names)                                            0.261    12.529
n5729.in[0] (.names)                                             1.014    13.543
n5729.out[0] (.names)                                            0.261    13.804
n5756.in[1] (.names)                                             1.014    14.818
n5756.out[0] (.names)                                            0.261    15.079
n5380.in[2] (.names)                                             1.014    16.093
n5380.out[0] (.names)                                            0.261    16.354
n5154.in[0] (.names)                                             1.014    17.367
n5154.out[0] (.names)                                            0.261    17.628
n5648.in[0] (.names)                                             1.014    18.642
n5648.out[0] (.names)                                            0.261    18.903
n5658.in[1] (.names)                                             1.014    19.917
n5658.out[0] (.names)                                            0.261    20.178
n5659.in[0] (.names)                                             1.014    21.192
n5659.out[0] (.names)                                            0.261    21.453
n5282.in[0] (.names)                                             1.014    22.467
n5282.out[0] (.names)                                            0.261    22.728
n5328.in[1] (.names)                                             1.014    23.742
n5328.out[0] (.names)                                            0.261    24.003
n5663.in[1] (.names)                                             1.014    25.016
n5663.out[0] (.names)                                            0.261    25.277
n1678.in[0] (.names)                                             1.014    26.291
n1678.out[0] (.names)                                            0.261    26.552
n6279.in[0] (.names)                                             1.014    27.566
n6279.out[0] (.names)                                            0.261    27.827
n6281.in[0] (.names)                                             1.014    28.841
n6281.out[0] (.names)                                            0.261    29.102
n6283.in[0] (.names)                                             1.014    30.116
n6283.out[0] (.names)                                            0.261    30.377
n1742.in[2] (.names)                                             1.014    31.390
n1742.out[0] (.names)                                            0.261    31.651
n1584.in[2] (.names)                                             1.014    32.665
n1584.out[0] (.names)                                            0.261    32.926
n2764.in[0] (.names)                                             1.014    33.940
n2764.out[0] (.names)                                            0.261    34.201
n2756.in[0] (.names)                                             1.014    35.215
n2756.out[0] (.names)                                            0.261    35.476
n3942.in[0] (.names)                                             1.014    36.490
n3942.out[0] (.names)                                            0.261    36.751
n4327.in[2] (.names)                                             1.014    37.765
n4327.out[0] (.names)                                            0.261    38.026
n4328.in[1] (.names)                                             1.014    39.039
n4328.out[0] (.names)                                            0.261    39.300
n4329.in[0] (.names)                                             1.014    40.314
n4329.out[0] (.names)                                            0.261    40.575
n1774.in[1] (.names)                                             1.014    41.589
n1774.out[0] (.names)                                            0.261    41.850
n3152.in[1] (.names)                                             1.014    42.864
n3152.out[0] (.names)                                            0.261    43.125
n3153.in[1] (.names)                                             1.014    44.139
n3153.out[0] (.names)                                            0.261    44.400
n3154.in[0] (.names)                                             1.014    45.413
n3154.out[0] (.names)                                            0.261    45.674
n3155.in[0] (.names)                                             1.014    46.688
n3155.out[0] (.names)                                            0.261    46.949
n3547.in[0] (.names)                                             1.014    47.963
n3547.out[0] (.names)                                            0.261    48.224
n3548.in[0] (.names)                                             1.014    49.238
n3548.out[0] (.names)                                            0.261    49.499
n3549.in[1] (.names)                                             1.014    50.513
n3549.out[0] (.names)                                            0.261    50.774
n2761.in[1] (.names)                                             1.014    51.787
n2761.out[0] (.names)                                            0.261    52.048
n3670.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3670.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 98
Startpoint: n10734.Q[0] (.latch clocked by pclk)
Endpoint  : n9974.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10734.clk[0] (.latch)                                           1.014     1.014
n10734.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10836.in[0] (.names)                                            1.014     2.070
n10836.out[0] (.names)                                           0.261     2.331
n10833.in[0] (.names)                                            1.014     3.344
n10833.out[0] (.names)                                           0.261     3.605
n10510.in[0] (.names)                                            1.014     4.619
n10510.out[0] (.names)                                           0.261     4.880
n10506.in[0] (.names)                                            1.014     5.894
n10506.out[0] (.names)                                           0.261     6.155
n10507.in[1] (.names)                                            1.014     7.169
n10507.out[0] (.names)                                           0.261     7.430
n10508.in[0] (.names)                                            1.014     8.444
n10508.out[0] (.names)                                           0.261     8.705
n10512.in[0] (.names)                                            1.014     9.719
n10512.out[0] (.names)                                           0.261     9.980
n10513.in[0] (.names)                                            1.014    10.993
n10513.out[0] (.names)                                           0.261    11.254
n10420.in[1] (.names)                                            1.014    12.268
n10420.out[0] (.names)                                           0.261    12.529
n10421.in[0] (.names)                                            1.014    13.543
n10421.out[0] (.names)                                           0.261    13.804
n10422.in[0] (.names)                                            1.014    14.818
n10422.out[0] (.names)                                           0.261    15.079
n10487.in[0] (.names)                                            1.014    16.093
n10487.out[0] (.names)                                           0.261    16.354
n10539.in[2] (.names)                                            1.014    17.367
n10539.out[0] (.names)                                           0.261    17.628
n10541.in[1] (.names)                                            1.014    18.642
n10541.out[0] (.names)                                           0.261    18.903
n10542.in[0] (.names)                                            1.014    19.917
n10542.out[0] (.names)                                           0.261    20.178
n10545.in[0] (.names)                                            1.014    21.192
n10545.out[0] (.names)                                           0.261    21.453
n10546.in[0] (.names)                                            1.014    22.467
n10546.out[0] (.names)                                           0.261    22.728
n10557.in[2] (.names)                                            1.014    23.742
n10557.out[0] (.names)                                           0.261    24.003
n10355.in[1] (.names)                                            1.014    25.016
n10355.out[0] (.names)                                           0.261    25.277
n10359.in[0] (.names)                                            1.014    26.291
n10359.out[0] (.names)                                           0.261    26.552
n10373.in[0] (.names)                                            1.014    27.566
n10373.out[0] (.names)                                           0.261    27.827
n10374.in[0] (.names)                                            1.014    28.841
n10374.out[0] (.names)                                           0.261    29.102
n10375.in[0] (.names)                                            1.014    30.116
n10375.out[0] (.names)                                           0.261    30.377
n10377.in[1] (.names)                                            1.014    31.390
n10377.out[0] (.names)                                           0.261    31.651
n10551.in[0] (.names)                                            1.014    32.665
n10551.out[0] (.names)                                           0.261    32.926
n10552.in[0] (.names)                                            1.014    33.940
n10552.out[0] (.names)                                           0.261    34.201
n10553.in[0] (.names)                                            1.014    35.215
n10553.out[0] (.names)                                           0.261    35.476
n10534.in[1] (.names)                                            1.014    36.490
n10534.out[0] (.names)                                           0.261    36.751
n10406.in[0] (.names)                                            1.014    37.765
n10406.out[0] (.names)                                           0.261    38.026
n10399.in[0] (.names)                                            1.014    39.039
n10399.out[0] (.names)                                           0.261    39.300
n1966.in[0] (.names)                                             1.014    40.314
n1966.out[0] (.names)                                            0.261    40.575
n10155.in[3] (.names)                                            1.014    41.589
n10155.out[0] (.names)                                           0.261    41.850
n10009.in[1] (.names)                                            1.014    42.864
n10009.out[0] (.names)                                           0.261    43.125
n10113.in[1] (.names)                                            1.014    44.139
n10113.out[0] (.names)                                           0.261    44.400
n10111.in[1] (.names)                                            1.014    45.413
n10111.out[0] (.names)                                           0.261    45.674
n5243.in[2] (.names)                                             1.014    46.688
n5243.out[0] (.names)                                            0.261    46.949
n10114.in[2] (.names)                                            1.014    47.963
n10114.out[0] (.names)                                           0.261    48.224
n10063.in[0] (.names)                                            1.014    49.238
n10063.out[0] (.names)                                           0.261    49.499
n9942.in[1] (.names)                                             1.014    50.513
n9942.out[0] (.names)                                            0.261    50.774
n9973.in[0] (.names)                                             1.014    51.787
n9973.out[0] (.names)                                            0.261    52.048
n9974.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9974.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 99
Startpoint: n10734.Q[0] (.latch clocked by pclk)
Endpoint  : n3525.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10734.clk[0] (.latch)                                           1.014     1.014
n10734.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10836.in[0] (.names)                                            1.014     2.070
n10836.out[0] (.names)                                           0.261     2.331
n10833.in[0] (.names)                                            1.014     3.344
n10833.out[0] (.names)                                           0.261     3.605
n10510.in[0] (.names)                                            1.014     4.619
n10510.out[0] (.names)                                           0.261     4.880
n10506.in[0] (.names)                                            1.014     5.894
n10506.out[0] (.names)                                           0.261     6.155
n10507.in[1] (.names)                                            1.014     7.169
n10507.out[0] (.names)                                           0.261     7.430
n10508.in[0] (.names)                                            1.014     8.444
n10508.out[0] (.names)                                           0.261     8.705
n10512.in[0] (.names)                                            1.014     9.719
n10512.out[0] (.names)                                           0.261     9.980
n10513.in[0] (.names)                                            1.014    10.993
n10513.out[0] (.names)                                           0.261    11.254
n3038.in[0] (.names)                                             1.014    12.268
n3038.out[0] (.names)                                            0.261    12.529
n3039.in[0] (.names)                                             1.014    13.543
n3039.out[0] (.names)                                            0.261    13.804
n3041.in[0] (.names)                                             1.014    14.818
n3041.out[0] (.names)                                            0.261    15.079
n2999.in[1] (.names)                                             1.014    16.093
n2999.out[0] (.names)                                            0.261    16.354
n3000.in[2] (.names)                                             1.014    17.367
n3000.out[0] (.names)                                            0.261    17.628
n3001.in[0] (.names)                                             1.014    18.642
n3001.out[0] (.names)                                            0.261    18.903
n3002.in[0] (.names)                                             1.014    19.917
n3002.out[0] (.names)                                            0.261    20.178
n3003.in[1] (.names)                                             1.014    21.192
n3003.out[0] (.names)                                            0.261    21.453
n3004.in[0] (.names)                                             1.014    22.467
n3004.out[0] (.names)                                            0.261    22.728
n3006.in[1] (.names)                                             1.014    23.742
n3006.out[0] (.names)                                            0.261    24.003
n2068.in[0] (.names)                                             1.014    25.016
n2068.out[0] (.names)                                            0.261    25.277
n3430.in[2] (.names)                                             1.014    26.291
n3430.out[0] (.names)                                            0.261    26.552
n3449.in[0] (.names)                                             1.014    27.566
n3449.out[0] (.names)                                            0.261    27.827
n3458.in[0] (.names)                                             1.014    28.841
n3458.out[0] (.names)                                            0.261    29.102
n3451.in[2] (.names)                                             1.014    30.116
n3451.out[0] (.names)                                            0.261    30.377
n3444.in[0] (.names)                                             1.014    31.390
n3444.out[0] (.names)                                            0.261    31.651
n3398.in[0] (.names)                                             1.014    32.665
n3398.out[0] (.names)                                            0.261    32.926
n3405.in[1] (.names)                                             1.014    33.940
n3405.out[0] (.names)                                            0.261    34.201
n3072.in[1] (.names)                                             1.014    35.215
n3072.out[0] (.names)                                            0.261    35.476
n3389.in[2] (.names)                                             1.014    36.490
n3389.out[0] (.names)                                            0.261    36.751
n3390.in[0] (.names)                                             1.014    37.765
n3390.out[0] (.names)                                            0.261    38.026
n3392.in[0] (.names)                                             1.014    39.039
n3392.out[0] (.names)                                            0.261    39.300
n3385.in[0] (.names)                                             1.014    40.314
n3385.out[0] (.names)                                            0.261    40.575
n3386.in[0] (.names)                                             1.014    41.589
n3386.out[0] (.names)                                            0.261    41.850
n3387.in[0] (.names)                                             1.014    42.864
n3387.out[0] (.names)                                            0.261    43.125
n3380.in[1] (.names)                                             1.014    44.139
n3380.out[0] (.names)                                            0.261    44.400
n3275.in[0] (.names)                                             1.014    45.413
n3275.out[0] (.names)                                            0.261    45.674
n3277.in[1] (.names)                                             1.014    46.688
n3277.out[0] (.names)                                            0.261    46.949
n2112.in[2] (.names)                                             1.014    47.963
n2112.out[0] (.names)                                            0.261    48.224
n3289.in[0] (.names)                                             1.014    49.238
n3289.out[0] (.names)                                            0.261    49.499
n3552.in[1] (.names)                                             1.014    50.513
n3552.out[0] (.names)                                            0.261    50.774
n3524.in[0] (.names)                                             1.014    51.787
n3524.out[0] (.names)                                            0.261    52.048
n3525.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3525.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 100
Startpoint: n4849.Q[0] (.latch clocked by pclk)
Endpoint  : n2076.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4849.clk[0] (.latch)                                            1.014     1.014
n4849.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4850.in[0] (.names)                                             1.014     2.070
n4850.out[0] (.names)                                            0.261     2.331
n1572.in[0] (.names)                                             1.014     3.344
n1572.out[0] (.names)                                            0.261     3.605
n4851.in[0] (.names)                                             1.014     4.619
n4851.out[0] (.names)                                            0.261     4.880
n8561.in[0] (.names)                                             1.014     5.894
n8561.out[0] (.names)                                            0.261     6.155
n8578.in[1] (.names)                                             1.014     7.169
n8578.out[0] (.names)                                            0.261     7.430
n8581.in[0] (.names)                                             1.014     8.444
n8581.out[0] (.names)                                            0.261     8.705
n8596.in[2] (.names)                                             1.014     9.719
n8596.out[0] (.names)                                            0.261     9.980
n1465.in[0] (.names)                                             1.014    10.993
n1465.out[0] (.names)                                            0.261    11.254
n8598.in[0] (.names)                                             1.014    12.268
n8598.out[0] (.names)                                            0.261    12.529
n8600.in[0] (.names)                                             1.014    13.543
n8600.out[0] (.names)                                            0.261    13.804
n8601.in[0] (.names)                                             1.014    14.818
n8601.out[0] (.names)                                            0.261    15.079
n8602.in[0] (.names)                                             1.014    16.093
n8602.out[0] (.names)                                            0.261    16.354
n8603.in[0] (.names)                                             1.014    17.367
n8603.out[0] (.names)                                            0.261    17.628
n8604.in[0] (.names)                                             1.014    18.642
n8604.out[0] (.names)                                            0.261    18.903
n8888.in[0] (.names)                                             1.014    19.917
n8888.out[0] (.names)                                            0.261    20.178
n8890.in[2] (.names)                                             1.014    21.192
n8890.out[0] (.names)                                            0.261    21.453
n8896.in[1] (.names)                                             1.014    22.467
n8896.out[0] (.names)                                            0.261    22.728
n8917.in[2] (.names)                                             1.014    23.742
n8917.out[0] (.names)                                            0.261    24.003
n1725.in[0] (.names)                                             1.014    25.016
n1725.out[0] (.names)                                            0.261    25.277
n3602.in[1] (.names)                                             1.014    26.291
n3602.out[0] (.names)                                            0.261    26.552
n3573.in[0] (.names)                                             1.014    27.566
n3573.out[0] (.names)                                            0.261    27.827
n3391.in[0] (.names)                                             1.014    28.841
n3391.out[0] (.names)                                            0.261    29.102
n3801.in[2] (.names)                                             1.014    30.116
n3801.out[0] (.names)                                            0.261    30.377
n4167.in[1] (.names)                                             1.014    31.390
n4167.out[0] (.names)                                            0.261    31.651
n4174.in[0] (.names)                                             1.014    32.665
n4174.out[0] (.names)                                            0.261    32.926
n4175.in[0] (.names)                                             1.014    33.940
n4175.out[0] (.names)                                            0.261    34.201
n4178.in[1] (.names)                                             1.014    35.215
n4178.out[0] (.names)                                            0.261    35.476
n4179.in[0] (.names)                                             1.014    36.490
n4179.out[0] (.names)                                            0.261    36.751
n4030.in[0] (.names)                                             1.014    37.765
n4030.out[0] (.names)                                            0.261    38.026
n1932.in[1] (.names)                                             1.014    39.039
n1932.out[0] (.names)                                            0.261    39.300
n4180.in[0] (.names)                                             1.014    40.314
n4180.out[0] (.names)                                            0.261    40.575
n1687.in[0] (.names)                                             1.014    41.589
n1687.out[0] (.names)                                            0.261    41.850
n3555.in[1] (.names)                                             1.014    42.864
n3555.out[0] (.names)                                            0.261    43.125
n3606.in[1] (.names)                                             1.014    44.139
n3606.out[0] (.names)                                            0.261    44.400
n3618.in[0] (.names)                                             1.014    45.413
n3618.out[0] (.names)                                            0.261    45.674
n3620.in[0] (.names)                                             1.014    46.688
n3620.out[0] (.names)                                            0.261    46.949
n3622.in[0] (.names)                                             1.014    47.963
n3622.out[0] (.names)                                            0.261    48.224
n1832.in[1] (.names)                                             1.014    49.238
n1832.out[0] (.names)                                            0.261    49.499
n3553.in[0] (.names)                                             1.014    50.513
n3553.out[0] (.names)                                            0.261    50.774
n2075.in[1] (.names)                                             1.014    51.787
n2075.out[0] (.names)                                            0.261    52.048
n2076.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2076.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#End of timing report
