*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Fri Dec 16 17:44:39 EET 2022
         ppid/pid : 3189/3199
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /home/vlsi/shared/VLSI-Multipliers/src
         logfile  : /home/vlsi/shared/VLSI-Multipliers/src/oasys.log.00
         tmpdir   : /tmp/oasys.3189/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/run.tcl
> source scripts/0_init_design.tcl
Directory /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree does not exists, creating...
Directory /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/logs does not exists, creating...
Directory /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/rpt does not exists, creating...
Directory /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/odb does not exists, creating...
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
reading /home/vlsi/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /home/vlsi/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> get_power_domains *
> load_upf /home/vlsi/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /home/vlsi/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {multiplierTree.v wallace.v fa.v ha.v Reg.v simpleAdder.v CSA.v} -include {/home/vlsi/shared/VLSI-Multipliers/src/rtl//** /home/vlsi/shared/VLSI-Multipliers/src/lib_data /home/vlsi/shared/VLSI-Multipliers/src/rtl/booth_multiplier /home/vlsi/shared/VLSI-Multipliers/src/rtl/Main /home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree /home/vlsi/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /home/vlsi/shared/VLSI-Multipliers/src/rtl/simpleMultiplier}
info:    File 'multiplierTree.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/multiplierTree.v' using search_path variable.  [CMD-126]
info:    File 'wallace.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/wallace.v' using search_path variable.  [CMD-126]
info:    File 'fa.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/fa.v' using search_path variable.  [CMD-126]
info:    File 'ha.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/ha.v' using search_path variable.  [CMD-126]
info:    File 'Reg.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/Reg.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/CSA.v' using search_path variable.  [CMD-126]
error:   Failed to open '/home/vlsi/shared/VLSI-Multipliers/src/simpleAdder.v': No such file or directory  [UFILE-101]
error:   cannot open verilog file /home/vlsi/shared/VLSI-Multipliers/src/simpleAdder.v  [VLOG-1517]
error:   2 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/home/vlsi/shared/VLSI-Multipliers/src/simpleAdder.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
Failed to read verilog '/home/vlsi/shared/VLSI-Multipliers/src/simpleAdder.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 2 tcl_source $resolvedFilePath"
    (procedure "rt::sourceFile" line 31)
    invoked from within
"rt::sourceFile false false {} scripts/1_read_design.tcl"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    invoked from within
"source scripts/1_read_design.tcl"
    (file "scripts/run.tcl" line 6)
    invoked from within
"tcl_source scripts/run.tcl"
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/home/vlsi/shared/VLSI-Multipliers/src/multiplierTree exists and will be used.
/home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/logs exists and will be used.
/home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/rpt exists and will be used.
/home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {multiplierTree.v wallace.v fa.v ha.v Reg.v simple_Adder.v CSA.v} -include {/home/vlsi/shared/VLSI-Multipliers/src/rtl//** /home/vlsi/shared/VLSI-Multipliers/src/lib_data /home/vlsi/shared/VLSI-Multipliers/src/rtl/booth_multiplier /home/vlsi/shared/VLSI-Multipliers/src/rtl/Main /home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree /home/vlsi/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /home/vlsi/shared/VLSI-Multipliers/src/rtl/simpleMultiplier}
-------> Message [LEF-105] suppressed 124 times
info:    File 'multiplierTree.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/multiplierTree.v' using search_path variable.  [CMD-126]
info:    File 'wallace.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/wallace.v' using search_path variable.  [CMD-126]
info:    File 'fa.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/fa.v' using search_path variable.  [CMD-126]
info:    File 'ha.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/ha.v' using search_path variable.  [CMD-126]
info:    File 'Reg.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/Reg.v' using search_path variable.  [CMD-126]
info:    File 'simple_Adder.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/simple_Adder.v' using search_path variable.  [CMD-126]
info:    File 'CSA.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/CSA.v' using search_path variable.  [CMD-126]
warning: overwriting previous definition of module multiplierTree ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/multiplierTree.v:1)[21])  [VLOG-1206]
warning: overwriting previous definition of module wallace ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/wallace.v:1)[14])  [VLOG-1206]
warning: overwriting previous definition of module fa ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/fa.v:1)[9])  [VLOG-1206]
warning: overwriting previous definition of module ha ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/ha.v:1)[9])  [VLOG-1206]
warning: overwriting previous definition of module buffer ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/Reg.v:1)[13])  [VLOG-1206]
> set_max_route_layer 8
Top-most available layer for routing set to metal8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module multiplierTree
starting synthesize at 00:00:02(cpu)/0:08:22(wall) 73MB(vsz)/321MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'multiplierTree' (depth 1) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/multiplierTree.v:1)[7])  [VLOG-400]
info:    synthesizing module 'buffer' (depth 2) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/Reg.v:1)[7])  [VLOG-400]
info:    module 'buffer' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'buffer' (depth 2) (1#5) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/Reg.v:1)[7])  [VLOG-401]
info:    synthesizing module 'wallace' (depth 2) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/wallace.v:1)[7])  [VLOG-400]
info:    synthesizing module 'CSA' (depth 3) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/CSA.v:1)[7])  [VLOG-400]
info:    module 'CSA' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'CSA' (depth 3) (2#5) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/CSA.v:1)[7])  [VLOG-401]
info:    synthesizing module 'simple_Adder' (depth 3) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/simple_Adder.v:1)[7])  [VLOG-400]
info:    module 'simple_Adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'simple_Adder' (depth 3) (3#5) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/simple_Adder.v:1)[7])  [VLOG-401]
info:    module 'wallace' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'CSA' for 14 instances  [NL-105]
info:    uniquifying module 'CSA' for 3 instances  [NL-105]
info:    uniquifying module 'CSA' for 5 instances  [NL-105]
info:    uniquifying module 'CSA' for 9 instances  [NL-105]
info:    done synthesizing module 'wallace' (depth 2) (4#5) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/wallace.v:1)[7])  [VLOG-401]
info:    synthesizing module 'buffer__parameterized0' (depth 2) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/Reg.v:1)[7])  [VLOG-400]
info:    module 'buffer__parameterized0' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'buffer__parameterized0' (depth 2) (4#5) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/Reg.v:1)[7])  [VLOG-401]
info:    module 'multiplierTree' assigned to power domain '/PD_TOP'  [NL-138]
info:    uniquifying module 'buffer' for 2 instances  [NL-105]
info:    done synthesizing module 'multiplierTree' (depth 1) (5#5) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/multiplierTree.v:1)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:03(cpu)/0:08:23(wall) 106MB(vsz)/353MB(peak)
> write_design /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/odb/2_synthesized.odb
info:    design 'multiplierTree' has no physical info  [WRITE-120]
warning: WrSdc.. design 'multiplierTree' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} 
> set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk   -rise  0.5 [all_outputs]
> set_input_delay -clock  vsysclk -rise 0.2 [all_inputs]
> 
> 
> 
> 
> # set_false_path   -from [ get_ports rst ]
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       0|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       1|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |multiplierTree|           |            
  Total Instances       |         13160|      15700|     357.370
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |         13160|      15700|     357.370
      Buffers           |             0|          0|       0.000
      Inverters         |          5894|       3136|      84.598
      Clock-Gates       |             0|          0|       0.000
      Combinational     |          7138|      11986|     262.646
      Latches           |             0|          0|       0.000
      FlipFlops         |           128|        579|      10.126
       Single-Bit FF    |           128|        579|      10.126
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |             0|           |            
       Bits             |           128|        579|      10.126
         Load-Enabled   |             0|           |            
         Clock-Gated    |             0|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |      15700|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:00:05(cpu)/0:08:25(wall) 118MB(vsz)/353MB(peak)
warning: excessively large parameter 'numMpgWorkersLocal' was reset from 4 to 1, because this host has 1 processors currently available  [MPG-206]
Log file for child PID=3840:  /home/vlsi/shared/VLSI-Multipliers/src/oasys.etc.00/oasys.w1.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 10388.9squm (#1, 0 secs)
info: optimized 'wallace__GB0' area changed -904.9squm (x1), total 9484.0squm (#2)
info: optimized 'wallace__GB1' area changed -127.4squm (x1), total 9356.5squm (#3)
info: optimized 'wallace__GB2' area changed -291.5squm (x1), total 9065.0squm (#4)
info: optimized 'wallace__GB3' area changed -848.8squm (x1), total 8216.2squm (#5)
info: optimized 'multiplierTree__GC0' area changed 0.0squm (x1), total 8216.2squm (#6)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8216.2squm (#7, 0 secs)
info: optimized 'wallace__GB3' area changed 0.0squm (x1), total 8216.2squm (#8)
info: optimized 'wallace__GB2' area changed 0.0squm (x1), total 8216.2squm (#9)
info: optimized 'wallace__GB0' area changed 0.0squm (x1), total 8216.2squm (#10)
info: optimized 'wallace__GB1' area changed 0.0squm (x1), total 8216.2squm (#11)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8216.2squm (#12, 0 secs)
info: optimized 'wallace__GB0' area changed 0.0squm (x1), total 8216.2squm (#13)
info: optimized '<TOP>' area changed 0.0squm (x1), total 8216.2squm (#14, 0 secs)
done optimizing area at 00:00:47(cpu)/0:09:07(wall) 114MB(vsz)/377MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'multiplierTree' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 8216.2squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ <unc>ps
info: suspended path group I2R @ <ill>ps
info: suspended path group I2O @ <ill>ps
info: suspended path group R2O @ <ill>ps
info: finished path group default @ <unc>ps
info: reactivating path groups
info: reactivated path group default @ <unc>ps
info: finished path group default @ <unc>ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module multiplierTree
info: skipped 'multiplierTree__GC0' [0] (1#5)
info: skipped 'wallace__GB0' [0] (2#5)
info: skipped 'wallace__GB1' [0] (3#5)
info: skipped 'wallace__GB2' [0] (4#5)
info: skipped 'wallace__GB3' [0] (5#5)
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: <unc>ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:48(cpu)/0:09:08(wall) 110MB(vsz)/377MB(peak)
finished optimize at 00:00:48(cpu)/0:09:08(wall) 111MB(vsz)/377MB(peak)
> write_design /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/odb/2_virtual_opt.odb
> report_timing
Report for group default
Report for group I2R
Report for group I2O
Report for group R2O
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<unc>    
2    |I2R    | 1.000|      0.0|<ill>    
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|<ill>    
-----+-------+------+---------+---------
> redirect -file /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 177.015000 -bottom 147.015 -top 177.015000
info:    create placement blockage 'blk_top' (0.000000 147.015000) (177.015000 177.015000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 177.015000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (177.015000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 177.015000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 177.015000)  [FP-103]
> create_blockage -name blk_right -type macro -left 147.015 -right 177.015000 -bottom 0 -top 177.015000
info:    create placement blockage 'blk_right' (147.015000 0.000000) (177.015000 177.015000)  [FP-103]
> optimize -place
starting optimize at 00:00:48(cpu)/0:09:08(wall) 111MB(vsz)/377MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info:    timing-driven placement : OFF  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 5, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 85.00% average utilization: 50.03%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =             88369.69
Average Wire      =                72.55
Longest Wire      =               147.70
Shortest Wire     =                 0.00
WNS               = 214748368.0ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info:    timing-driven placement : OFF  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 5, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 85.00% average utilization: 51.80%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =             99446.84
Average Wire      =                81.65
Longest Wire      =               151.90
Shortest Wire     =                46.25
WNS               = 214748368.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 214748368.0ps
done optimize placement at 00:01:08(cpu)/0:09:29(wall) 322MB(vsz)/731MB(peak)
finished optimize at 00:01:08(cpu)/0:09:29(wall) 322MB(vsz)/731MB(peak)
> write_design /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/rpt/time.rpt
> report_path_groups > /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/rpt/path.rpt
> report_endpoints -count -1 > /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/rpt/endpoints.rpt
> report_power > /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/rpt/power.rpt
> report_design_metrics > /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/rpt/design.rpt
> report_area > /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/rpt/area.rpt
> write_verilog /home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/verilog/demo_multiplierTree.syn.v
info:    writing Verilog file '/home/vlsi/shared/VLSI-Multipliers/src/multiplierTree/verilog/demo_multiplierTree.syn.v' for module 'multiplierTree'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
Directory /home/vlsi/shared/VLSI-Multipliers/src/simpleMultiplier does not exists, creating...
Directory /home/vlsi/shared/VLSI-Multipliers/src/simpleMultiplier/logs does not exists, creating...
Directory /home/vlsi/shared/VLSI-Multipliers/src/simpleMultiplier/rpt does not exists, creating...
Directory /home/vlsi/shared/VLSI-Multipliers/src/simpleMultiplier/odb does not exists, creating...
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /home/vlsi/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /home/vlsi/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {simpleMultiplier.v multOperator.v Reg.v} -include {/home/vlsi/shared/VLSI-Multipliers/src/rtl//** /home/vlsi/shared/VLSI-Multipliers/src/lib_data /home/vlsi/shared/VLSI-Multipliers/src/rtl/booth_multiplier /home/vlsi/shared/VLSI-Multipliers/src/rtl/Main /home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree /home/vlsi/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /home/vlsi/shared/VLSI-Multipliers/src/rtl/simpleMultiplier}
info:    File 'simpleMultiplier.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/simpleMultiplier/simpleMultiplier.v' using search_path variable.  [CMD-126]
info:    File 'multOperator.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/simpleMultiplier/multOperator.v' using search_path variable.  [CMD-126]
info:    File 'Reg.v', resolved to path '/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/Reg.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module simpleMultiplier
starting synthesize at 00:01:10(cpu)/0:30:57(wall) 298MB(vsz)/731MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'simpleMultiplier' (depth 1) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/simpleMultiplier/simpleMultiplier.v:1)[7])  [VLOG-400]
info:    synthesizing module 'buffer' (depth 2) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/Reg.v:1)[7])  [VLOG-400]
info:    module 'buffer' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'buffer' (depth 2) (1#3) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/Reg.v:1)[7])  [VLOG-401]
info:    synthesizing module 'multOperator' (depth 2) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/simpleMultiplier/multOperator.v:1)[7])  [VLOG-400]
info:    module 'multOperator' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'multOperator' (depth 2) (2#3) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/simpleMultiplier/multOperator.v:1)[7])  [VLOG-401]
info:    synthesizing module 'buffer__parameterized0' (depth 2) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/Reg.v:1)[7])  [VLOG-400]
info:    module 'buffer__parameterized0' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'buffer__parameterized0' (depth 2) (2#3) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/multiplierTree/Reg.v:1)[7])  [VLOG-401]
info:    module 'simpleMultiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'simpleMultiplier' (depth 1) (3#3) ((/home/vlsi/shared/VLSI-Multipliers/src/rtl/simpleMultiplier/simpleMultiplier.v:1)[7])  [VLOG-401]
info:    uniquifying module 'buffer' for 2 instances  [NL-105]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:01:13(cpu)/0:30:59(wall) 320MB(vsz)/731MB(peak)
> write_design /home/vlsi/shared/VLSI-Multipliers/src/simpleMultiplier/odb/2_synthesized.odb
info:    design 'simpleMultiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'simpleMultiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /home/vlsi/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} 
> set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk   -rise  0.5 [all_outputs]
> set_input_delay -clock  vsysclk -rise 0.2 [all_inputs]
> 
> 
> 
> 
> # set_false_path   -from [ get_ports rst ]
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       0|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       1|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+----------------+-----------+------------
                        |                |Area (squm)|Leakage (uW)
------------------------+----------------+-----------+------------
Design Name             |simpleMultiplier|           |            
  Total Instances       |            4548|       7212|     147.241
    Macros              |               0|          0|       0.000
    Pads                |               0|          0|       0.000
    Phys                |               0|          0|       0.000
    Blackboxes          |               0|          0|       0.000
    Cells               |            4548|       7212|     147.241
      Buffers           |               0|          0|       0.000
      Inverters         |             409|        218|       5.870
      Clock-Gates       |               0|          0|       0.000
      Combinational     |            3947|       6075|     125.727
      Latches           |               0|          0|       0.000
      FlipFlops         |             192|        919|      15.644
       Single-Bit FF    |             192|        919|      15.644
       Multi-Bit FF     |               0|          0|       0.000
       Clock-Gated      |               0|           |            
       Bits             |             192|        919|      15.644
         Load-Enabled   |               0|           |            
         Clock-Gated    |               0|           |            
  Tristate Pin Count    |               0|           |            
Physical Info           |Unplaced        |           |            
  Chip Size (mm x mm)   |                |          0|            
  Fixed Cell Area       |                |          0|            
    Phys Only           |               0|          0|            
  Placeable Area        |                |          0|            
  Movable Cell Area     |                |       7212|            
  Utilization (%)       |                |           |            
  Chip Utilization (%)  |                |           |            
  Total Wire Length (mm)|           0.000|           |            
  Longest Wire (mm)     |                |           |            
  Average Wire (mm)     |                |           |            
------------------------+----------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:01:13(cpu)/0:31:00(wall) 321MB(vsz)/731MB(peak)
Log file for child PID=4435:  /home/vlsi/shared/VLSI-Multipliers/src/oasys.etc.00/oasys.w1.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 7212.3squm (#1, 0 secs)
info: optimized 'simpleMultiplier__genmod__0' area changed -835.8squm (x1), total 6376.6squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 6376.6squm (#3, 0 secs)
done optimizing area at 00:01:34(cpu)/0:31:21(wall) 328MB(vsz)/731MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'simpleMultiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 6376.6squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ <unc>ps
info: suspended path group I2R @ <ill>ps
info: suspended path group I2O @ <ill>ps
info: suspended path group R2O @ <ill>ps
info: finished path group default @ <unc>ps
info: reactivating path groups
info: reactivated path group default @ <unc>ps
info: finished path group default @ <unc>ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module simpleMultiplier
info: skipped 'simpleMultiplier__genmod__0' [0] (1#1)
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: <unc>ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:01:34(cpu)/0:31:22(wall) 328MB(vsz)/731MB(peak)
finished optimize at 00:01:34(cpu)/0:31:22(wall) 328MB(vsz)/731MB(peak)
> write_design /home/vlsi/shared/VLSI-Multipliers/src/simpleMultiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
Report for group I2R
Report for group I2O
Report for group R2O
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<unc>    
2    |I2R    | 1.000|      0.0|<ill>    
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|<ill>    
-----+-------+------+---------+---------
> redirect -file /home/vlsi/shared/VLSI-Multipliers/src/simpleMultiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 163.090000 -bottom 133.09 -top 163.090000
info:    create placement blockage 'blk_top' (0.000000 133.090000) (163.090000 163.090000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 163.090000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (163.090000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 163.090000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 163.090000)  [FP-103]
> create_blockage -name blk_right -type macro -left 133.09 -right 163.090000 -bottom 0 -top 163.090000
info:    create placement blockage 'blk_right' (133.090000 0.000000) (163.090000 163.090000)  [FP-103]
> optimize -place
starting optimize at 00:01:35(cpu)/0:31:22(wall) 328MB(vsz)/731MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info:    timing-driven placement : OFF  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 85.00% average utilization: 55.97%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 214748368.0ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info:    timing-driven placement : OFF  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 85.00% average utilization: 56.81%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =             11002.39
Average Wire      =                84.63
Longest Wire      =                88.84
Shortest Wire     =                81.20
WNS               = 214748368.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 214748368.0ps
done optimize placement at 00:01:36(cpu)/0:31:23(wall) 303MB(vsz)/731MB(peak)
finished optimize at 00:01:36(cpu)/0:31:23(wall) 303MB(vsz)/731MB(peak)
> write_design /home/vlsi/shared/VLSI-Multipliers/src/simpleMultiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /home/vlsi/shared/VLSI-Multipliers/src/simpleMultiplier/rpt/time.rpt
> report_path_groups > /home/vlsi/shared/VLSI-Multipliers/src/simpleMultiplier/rpt/path.rpt
> report_endpoints -count -1 > /home/vlsi/shared/VLSI-Multipliers/src/simpleMultiplier/rpt/endpoints.rpt
> report_power > /home/vlsi/shared/VLSI-Multipliers/src/simpleMultiplier/rpt/power.rpt
> report_design_metrics > /home/vlsi/shared/VLSI-Multipliers/src/simpleMultiplier/rpt/design.rpt
> report_area > /home/vlsi/shared/VLSI-Multipliers/src/simpleMultiplier/rpt/area.rpt
> write_verilog /home/vlsi/shared/VLSI-Multipliers/src/simpleMultiplier/verilog/demo_simpleMultiplier.syn.v
info:    writing Verilog file '/home/vlsi/shared/VLSI-Multipliers/src/simpleMultiplier/verilog/demo_simpleMultiplier.syn.v' for module 'simpleMultiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> report_timing
warning: No design loaded  [NL-173]
