Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Dec 12 12:34:47 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Controller_control_sets_placed.rpt
| Design       : Controller
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      9 |            1 |
|     10 |            1 |
|     12 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            3 |
| Yes          | No                    | No                     |             416 |           91 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              40 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------------------------------------------------------------+-------------------------------+------------------+----------------+
|     Clock Signal     |                                            Enable Signal                                           |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------------------------------------------------------------------------+-------------------------------+------------------+----------------+
|  cClk/inst/PixelClk  | cVSync/HS/E[0]                                                                                     | cVSync/HS/SR[0]               |                3 |              9 |
|  cClk/inst/PixelClk  |                                                                                                    | cVSync/HS/clear               |                3 |             10 |
|  cClk/inst/PixelClk  |                                                                                                    |                               |                4 |             12 |
|  CLK100MHZ_IBUF_BUFG | cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] |                               |                6 |             18 |
|  CLK100MHZ_IBUF_BUFG | cFramer/cTriGen/cFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                               |                5 |             18 |
|  CLK100MHZ_IBUF_BUFG |                                                                                                    |                               |                9 |             23 |
|  cClk/inst/PixelClk  | cFramer/cBres/err                                                                                  | cFramer/cBres/err[30]_i_1_n_0 |               10 |             31 |
|  cClk/inst/PixelClk  | cFramer/cBres/currY                                                                                |                               |                8 |             32 |
|  cClk/inst/PixelClk  | cFramer/cBres/currX                                                                                |                               |                6 |             32 |
|  cClk/inst/PixelClk  | cFramer/cBres/p0[0]_4                                                                              |                               |               11 |             38 |
|  cClk/inst/PixelClk  | cFramer/x0[9]_i_1_n_0                                                                              |                               |                6 |             38 |
|  CLK100MHZ_IBUF_BUFG | cFramer/cTriGen/din[56]_i_1_n_0                                                                    |                               |               10 |             57 |
|  cClk/inst/PixelClk  | cFramer/triangleData[56]_i_1_n_0                                                                   |                               |                8 |             57 |
|  cClk/inst/PixelClk  | cFramer/cBres/dx                                                                                   |                               |               31 |            126 |
+----------------------+----------------------------------------------------------------------------------------------------+-------------------------------+------------------+----------------+


