

================================================================
== Vivado HLS Report for 'subconv_3x3_16_strid_1'
================================================================
* Date:           Fri Dec 21 17:12:44 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.91|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  111457|  111457|  111457|  111457|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  111456|  111456|      2322|          -|          -|    48|    no    |
        | + Loop 1.1              |    2320|    2320|       290|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1          |     288|     288|        36|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1      |      33|      33|        11|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |       9|       9|         3|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|     668|    322|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    127|
|Register         |        -|      -|     194|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|    1012|    494|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_g8j_x_U308  |ShuffleNetV2_mux_g8j  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +-----------------------------+----------------------+--------------+
    |           Instance          |        Module        |  Expression  |
    +-----------------------------+----------------------+--------------+
    |ShuffleNetV2_mac_cud_x_U309  |ShuffleNetV2_mac_cud  | i0 + i1 * i2 |
    +-----------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_5_fu_615_p2       |     +    |      0|  23|  11|           6|           1|
    |h_5_fu_766_p2        |     +    |      0|  17|   9|           4|           1|
    |m_5_fu_799_p2        |     +    |      0|  11|   8|           1|           2|
    |n_5_fu_873_p2        |     +    |      0|  11|   8|           2|           1|
    |next_mul_fu_542_p2   |     +    |      0|  44|  18|          13|           7|
    |output_V_d0          |     +    |      0|  29|  13|           8|           8|
    |tmp_119_fu_603_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_121_fu_627_p2    |     +    |      0|  23|  11|           6|           6|
    |tmp_122_fu_679_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_123_fu_689_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_124_fu_718_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_125_fu_742_p2    |     +    |      0|  47|  19|          14|          14|
    |tmp_126_fu_776_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_128_fu_824_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_129_fu_841_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_130_fu_857_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_131_fu_898_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_6_fu_815_p2      |     +    |      0|  20|  10|           5|           5|
    |tmp_8_fu_889_p2      |     +    |      0|  20|  10|           5|           5|
    |w_5_fu_847_p2        |     +    |      0|  17|   9|           4|           1|
    |tmp_116_fu_569_p2    |     -    |      0|  32|  14|           9|           9|
    |tmp_127_fu_787_p2    |     -    |      0|  35|  15|          10|          10|
    |exitcond1_fu_752_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond2_fu_793_p2  |   icmp   |      0|   0|   1|           2|           2|
    |exitcond8_fu_609_p2  |   icmp   |      0|   0|   3|           6|           6|
    |exitcond9_fu_724_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond_fu_867_p2   |   icmp   |      0|   0|   1|           2|           2|
    |tmp_120_fu_621_p2    |   icmp   |      0|   0|   3|           6|           5|
    |arrayNo_fu_633_p3    |  select  |      0|   0|   6|           1|           6|
    |tmp1_fu_805_p2       |    xor   |      0|   0|   3|           2|           3|
    |tmp2_fu_879_p2       |    xor   |      0|   0|   3|           2|           3|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 668| 322|         214|         203|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  55|         10|    1|         10|
    |co_reg_450       |   9|          2|    6|         12|
    |h_reg_472        |   9|          2|    4|          8|
    |m_reg_508        |   9|          2|    2|          4|
    |n_reg_531        |   9|          2|    2|          4|
    |p_09_1_reg_519   |   9|          2|    8|         16|
    |p_s_reg_496      |   9|          2|    8|         16|
    |phi_mul_reg_461  |   9|          2|   13|         26|
    |w_reg_484        |   9|          2|    4|          8|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 127|         26|   48|        104|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   9|   0|    9|          0|
    |arrayNo_cast_reg_1025   |   6|   0|   32|         26|
    |bias_V_addr_reg_1020    |   6|   0|    6|          0|
    |co_5_reg_1015           |   6|   0|    6|          0|
    |co_reg_450              |   6|   0|    6|          0|
    |h_reg_472               |   4|   0|    4|          0|
    |m_5_reg_1074            |   2|   0|    2|          0|
    |m_reg_508               |   2|   0|    2|          0|
    |n_5_reg_1097            |   2|   0|    2|          0|
    |n_reg_531               |   2|   0|    2|          0|
    |next_mul_reg_997        |  13|   0|   13|          0|
    |output_V_addr_reg_1048  |  13|   0|   13|          0|
    |p_09_1_reg_519          |   8|   0|    8|          0|
    |p_s_reg_496             |   8|   0|    8|          0|
    |phi_mul_reg_461         |  13|   0|   13|          0|
    |tmp_119_reg_1007        |   9|   0|   10|          1|
    |tmp_122_reg_1030        |  10|   0|   11|          1|
    |tmp_124_reg_1035        |  13|   0|   14|          1|
    |tmp_127_reg_1066        |  10|   0|   10|          0|
    |tmp_129_reg_1079        |  10|   0|   11|          1|
    |tmp_142_cast_reg_1002   |  10|   0|   10|          0|
    |tmp_4_reg_1227          |   8|   0|    8|          0|
    |tmp_reg_1043            |   4|   0|    5|          1|
    |tmp_s_reg_1056          |   4|   0|    5|          1|
    |w_5_reg_1084            |   4|   0|    4|          0|
    |w_reg_484               |   4|   0|    4|          0|
    |weight_V_load_reg_1222  |   8|   0|    8|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 194|   0|  226|         32|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |  subconv_3x3_16_strid.1 | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |  subconv_3x3_16_strid.1 | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |  subconv_3x3_16_strid.1 | return value |
|ap_done                           | out |    1| ap_ctrl_hs |  subconv_3x3_16_strid.1 | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |  subconv_3x3_16_strid.1 | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |  subconv_3x3_16_strid.1 | return value |
|weight_V_address0                 | out |    9|  ap_memory |         weight_V        |     array    |
|weight_V_ce0                      | out |    1|  ap_memory |         weight_V        |     array    |
|weight_V_q0                       |  in |    8|  ap_memory |         weight_V        |     array    |
|bias_V_address0                   | out |    6|  ap_memory |          bias_V         |     array    |
|bias_V_ce0                        | out |    1|  ap_memory |          bias_V         |     array    |
|bias_V_q0                         |  in |    8|  ap_memory |          bias_V         |     array    |
|output_V_address0                 | out |   13|  ap_memory |         output_V        |     array    |
|output_V_ce0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_we0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_d0                       | out |    8|  ap_memory |         output_V        |     array    |
|ShuffleConvs_1_Downs_23_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_23 |     array    |
|ShuffleConvs_1_Downs_23_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_23 |     array    |
|ShuffleConvs_1_Downs_23_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_23 |     array    |
|ShuffleConvs_1_Downs_22_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_22 |     array    |
|ShuffleConvs_1_Downs_22_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_22 |     array    |
|ShuffleConvs_1_Downs_22_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_22 |     array    |
|ShuffleConvs_1_Downs_11_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_11 |     array    |
|ShuffleConvs_1_Downs_11_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_11 |     array    |
|ShuffleConvs_1_Downs_11_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_11 |     array    |
|ShuffleConvs_1_Downs_6_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_6 |     array    |
|ShuffleConvs_1_Downs_6_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_6 |     array    |
|ShuffleConvs_1_Downs_6_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_6 |     array    |
|ShuffleConvs_1_Downs_5_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_5 |     array    |
|ShuffleConvs_1_Downs_5_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_5 |     array    |
|ShuffleConvs_1_Downs_5_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_5 |     array    |
|ShuffleConvs_1_Downs_4_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_4 |     array    |
|ShuffleConvs_1_Downs_4_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_4 |     array    |
|ShuffleConvs_1_Downs_4_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_4 |     array    |
|ShuffleConvs_1_Downs_3_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_3 |     array    |
|ShuffleConvs_1_Downs_3_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_3 |     array    |
|ShuffleConvs_1_Downs_3_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_3 |     array    |
|ShuffleConvs_1_Downs_2_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_2 |     array    |
|ShuffleConvs_1_Downs_2_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_2 |     array    |
|ShuffleConvs_1_Downs_2_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_2 |     array    |
|ShuffleConvs_1_Downs_1_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_1 |     array    |
|ShuffleConvs_1_Downs_1_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_1 |     array    |
|ShuffleConvs_1_Downs_1_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_1 |     array    |
|ShuffleConvs_1_Downs_address0     | out |   10|  ap_memory |   ShuffleConvs_1_Downs  |     array    |
|ShuffleConvs_1_Downs_ce0          | out |    1|  ap_memory |   ShuffleConvs_1_Downs  |     array    |
|ShuffleConvs_1_Downs_q0           |  in |    8|  ap_memory |   ShuffleConvs_1_Downs  |     array    |
|ShuffleConvs_1_Downs_21_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_21 |     array    |
|ShuffleConvs_1_Downs_21_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_21 |     array    |
|ShuffleConvs_1_Downs_21_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_21 |     array    |
|ShuffleConvs_1_Downs_20_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_20 |     array    |
|ShuffleConvs_1_Downs_20_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_20 |     array    |
|ShuffleConvs_1_Downs_20_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_20 |     array    |
|ShuffleConvs_1_Downs_19_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_19 |     array    |
|ShuffleConvs_1_Downs_19_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_19 |     array    |
|ShuffleConvs_1_Downs_19_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_19 |     array    |
|ShuffleConvs_1_Downs_18_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_18 |     array    |
|ShuffleConvs_1_Downs_18_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_18 |     array    |
|ShuffleConvs_1_Downs_18_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_18 |     array    |
|ShuffleConvs_1_Downs_17_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_17 |     array    |
|ShuffleConvs_1_Downs_17_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_17 |     array    |
|ShuffleConvs_1_Downs_17_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_17 |     array    |
|ShuffleConvs_1_Downs_16_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_16 |     array    |
|ShuffleConvs_1_Downs_16_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_16 |     array    |
|ShuffleConvs_1_Downs_16_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_16 |     array    |
|ShuffleConvs_1_Downs_15_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_15 |     array    |
|ShuffleConvs_1_Downs_15_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_15 |     array    |
|ShuffleConvs_1_Downs_15_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_15 |     array    |
|ShuffleConvs_1_Downs_14_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_14 |     array    |
|ShuffleConvs_1_Downs_14_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_14 |     array    |
|ShuffleConvs_1_Downs_14_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_14 |     array    |
|ShuffleConvs_1_Downs_13_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_13 |     array    |
|ShuffleConvs_1_Downs_13_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_13 |     array    |
|ShuffleConvs_1_Downs_13_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_13 |     array    |
|ShuffleConvs_1_Downs_12_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_12 |     array    |
|ShuffleConvs_1_Downs_12_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_12 |     array    |
|ShuffleConvs_1_Downs_12_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_12 |     array    |
|ShuffleConvs_1_Downs_10_address0  | out |   10|  ap_memory | ShuffleConvs_1_Downs_10 |     array    |
|ShuffleConvs_1_Downs_10_ce0       | out |    1|  ap_memory | ShuffleConvs_1_Downs_10 |     array    |
|ShuffleConvs_1_Downs_10_q0        |  in |    8|  ap_memory | ShuffleConvs_1_Downs_10 |     array    |
|ShuffleConvs_1_Downs_9_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_9 |     array    |
|ShuffleConvs_1_Downs_9_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_9 |     array    |
|ShuffleConvs_1_Downs_9_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_9 |     array    |
|ShuffleConvs_1_Downs_8_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_8 |     array    |
|ShuffleConvs_1_Downs_8_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_8 |     array    |
|ShuffleConvs_1_Downs_8_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_8 |     array    |
|ShuffleConvs_1_Downs_7_address0   | out |   10|  ap_memory |  ShuffleConvs_1_Downs_7 |     array    |
|ShuffleConvs_1_Downs_7_ce0        | out |    1|  ap_memory |  ShuffleConvs_1_Downs_7 |     array    |
|ShuffleConvs_1_Downs_7_q0         |  in |    8|  ap_memory |  ShuffleConvs_1_Downs_7 |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond8)
3 --> 
	4  / (!exitcond9)
	2  / (exitcond9)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	9  / (exitcond2)
	6  / (!exitcond2)
6 --> 
	7  / (!exitcond)
	5  / (exitcond)
7 --> 
	8  / true
8 --> 
	6  / true
9 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_10 (28)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:739
:0  br label %.loopexit


 <State 2>: 5.95ns
ST_2: co (30)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_5, %.loopexit.loopexit ]

ST_2: phi_mul (31)  [1/1] 0.00ns
.loopexit:1  %phi_mul = phi i13 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

ST_2: next_mul (32)  [1/1] 2.34ns
.loopexit:2  %next_mul = add i13 %phi_mul, 86

ST_2: co_cast7 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:739
.loopexit:3  %co_cast7 = zext i6 %co to i32

ST_2: co_cast7_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:739
.loopexit:4  %co_cast7_cast = zext i6 %co to i9

ST_2: tmp_115 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:739
.loopexit:5  %tmp_115 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %co, i2 0)

ST_2: p_shl2_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
.loopexit:6  %p_shl2_cast = zext i8 %tmp_115 to i9

ST_2: tmp_116 (37)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:745
.loopexit:7  %tmp_116 = sub i9 %p_shl2_cast, %co_cast7_cast

ST_2: tmp_142_cast (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
.loopexit:8  %tmp_142_cast = sext i9 %tmp_116 to i10

ST_2: tmp_117 (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:739
.loopexit:9  %tmp_117 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

ST_2: p_shl_cast (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:739
.loopexit:10  %p_shl_cast = zext i9 %tmp_117 to i10

ST_2: tmp_118 (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:739
.loopexit:11  %tmp_118 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl1_cast (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:750
.loopexit:12  %p_shl1_cast = zext i7 %tmp_118 to i10

ST_2: tmp_119 (43)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:750
.loopexit:13  %tmp_119 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: exitcond8 (44)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:739
.loopexit:14  %exitcond8 = icmp eq i6 %co, -16

ST_2: empty (45)  [1/1] 0.00ns
.loopexit:15  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_5 (46)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:739
.loopexit:16  %co_5 = add i6 %co, 1

ST_2: StgValue_28 (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:739
.loopexit:17  br i1 %exitcond8, label %4, label %.preheader70.preheader

ST_2: bias_V_addr (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:749
.preheader70.preheader:0  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i32 0, i32 %co_cast7

ST_2: tmp_120 (50)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:739
.preheader70.preheader:1  %tmp_120 = icmp ult i6 %co, 24

ST_2: tmp_121 (51)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:739
.preheader70.preheader:2  %tmp_121 = add i6 %co, -24

ST_2: arrayNo (52)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:739
.preheader70.preheader:3  %arrayNo = select i1 %tmp_120, i6 %co, i6 %tmp_121

ST_2: arrayNo_cast (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:739
.preheader70.preheader:4  %arrayNo_cast = zext i6 %arrayNo to i32

ST_2: tmp_86 (54)  [1/1] 0.00ns
.preheader70.preheader:5  %tmp_86 = call i2 @_ssdm_op_PartSelect.i2.i13.i32.i32(i13 %phi_mul, i32 11, i32 12)

ST_2: tmp_87 (55)  [1/1] 0.00ns
.preheader70.preheader:6  %tmp_87 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %tmp_86, i4 0)

ST_2: p_shl3_cast (56)  [1/1] 0.00ns
.preheader70.preheader:7  %p_shl3_cast = zext i6 %tmp_87 to i11

ST_2: tmp_88 (57)  [1/1] 0.00ns
.preheader70.preheader:8  %tmp_88 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_86, i1 false)

ST_2: p_shl4_cast (58)  [1/1] 0.00ns
.preheader70.preheader:9  %p_shl4_cast = zext i3 %tmp_88 to i11

ST_2: tmp_122 (59)  [1/1] 2.31ns
.preheader70.preheader:10  %tmp_122 = add i11 %p_shl3_cast, %p_shl4_cast

ST_2: StgValue_40 (60)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:740
.preheader70.preheader:11  br label %.preheader70

ST_2: StgValue_41 (194)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:780
:0  ret void


 <State 3>: 4.66ns
ST_3: h (62)  [1/1] 0.00ns
.preheader70:0  %h = phi i4 [ %h_5, %3 ], [ 1, %.preheader70.preheader ]

ST_3: h_cast6_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:750
.preheader70:1  %h_cast6_cast = zext i4 %h to i10

ST_3: tmp_123 (64)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:750
.preheader70:2  %tmp_123 = add i10 %h_cast6_cast, %tmp_119

ST_3: tmp_89 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:750
.preheader70:3  %tmp_89 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_123, i3 0)

ST_3: p_shl5_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:750
.preheader70:4  %p_shl5_cast = zext i13 %tmp_89 to i14

ST_3: tmp_90 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:750
.preheader70:5  %tmp_90 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_123, i1 false)

ST_3: p_shl6_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:750
.preheader70:6  %p_shl6_cast = zext i11 %tmp_90 to i14

ST_3: tmp_124 (69)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:750
.preheader70:7  %tmp_124 = add i14 %p_shl5_cast, %p_shl6_cast

ST_3: exitcond9 (70)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:740
.preheader70:8  %exitcond9 = icmp eq i4 %h, -7

ST_3: empty_53 (71)  [1/1] 0.00ns
.preheader70:9  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: StgValue_52 (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:740
.preheader70:10  br i1 %exitcond9, label %.loopexit.loopexit, label %.preheader69.preheader

ST_3: tmp (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
.preheader69.preheader:0  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %h, i1 false)

ST_3: StgValue_54 (75)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:741
.preheader69.preheader:1  br label %.preheader69

ST_3: StgValue_55 (192)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.10ns
ST_4: w (77)  [1/1] 0.00ns
.preheader69:0  %w = phi i4 [ %w_5, %2 ], [ 1, %.preheader69.preheader ]

ST_4: w_cast5_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:750
.preheader69:1  %w_cast5_cast = zext i4 %w to i14

ST_4: tmp_125 (79)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:750
.preheader69:2  %tmp_125 = add i14 %tmp_124, %w_cast5_cast

ST_4: tmp_157_cast (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:750
.preheader69:3  %tmp_157_cast = zext i14 %tmp_125 to i32

ST_4: output_V_addr (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:750
.preheader69:4  %output_V_addr = getelementptr [4800 x i8]* %output_V, i32 0, i32 %tmp_157_cast

ST_4: exitcond1 (82)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:741
.preheader69:5  %exitcond1 = icmp eq i4 %w, -7

ST_4: empty_54 (83)  [1/1] 0.00ns
.preheader69:6  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: StgValue_63 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:741
.preheader69:7  br i1 %exitcond1, label %3, label %.preheader68.preheader

ST_4: tmp_s (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
.preheader68.preheader:0  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %w, i1 false)

ST_4: StgValue_65 (87)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:743
.preheader68.preheader:1  br label %.preheader68

ST_4: h_5 (189)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:740
:0  %h_5 = add i4 %h, 1

ST_4: StgValue_67 (190)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:740
:1  br label %.preheader70


 <State 5>: 6.97ns
ST_5: p_s (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
.preheader68:0  %p_s = phi i8 [ 0, %.preheader68.preheader ], [ %p_09_1, %.preheader68.loopexit ]

ST_5: m (90)  [1/1] 0.00ns
.preheader68:1  %m = phi i2 [ 0, %.preheader68.preheader ], [ %m_5, %.preheader68.loopexit ]

ST_5: m_cast4_cast (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
.preheader68:2  %m_cast4_cast = zext i2 %m to i10

ST_5: tmp_126 (92)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:745
.preheader68:3  %tmp_126 = add i10 %m_cast4_cast, %tmp_142_cast

ST_5: tmp_91 (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745 (grouped into LUT with out node tmp_127)
.preheader68:4  %tmp_91 = shl i10 %tmp_126, 2

ST_5: tmp_127 (94)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:745 (out node of the LUT)
.preheader68:5  %tmp_127 = sub i10 %tmp_91, %tmp_126

ST_5: exitcond2 (95)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:743
.preheader68:6  %exitcond2 = icmp eq i2 %m, -1

ST_5: empty_55 (96)  [1/1] 0.00ns
.preheader68:7  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_5 (97)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:743
.preheader68:8  %m_5 = add i2 1, %m

ST_5: StgValue_77 (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:743
.preheader68:9  br i1 %exitcond2, label %2, label %.preheader.preheader

ST_5: tmp1 (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745 (grouped into LUT with out node tmp_6)
.preheader.preheader:0  %tmp1 = xor i2 %m, -2

ST_5: tmp1_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745 (grouped into LUT with out node tmp_6)
.preheader.preheader:1  %tmp1_cast = sext i2 %tmp1 to i5

ST_5: tmp_6 (102)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:745 (out node of the LUT)
.preheader.preheader:2  %tmp_6 = add i5 %tmp1_cast, %tmp

ST_5: tmp_6_cast_cast (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
.preheader.preheader:3  %tmp_6_cast_cast = zext i5 %tmp_6 to i11

ST_5: tmp_128 (104)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:745
.preheader.preheader:4  %tmp_128 = add i11 %tmp_6_cast_cast, %tmp_122

ST_5: tmp_92 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745 (grouped into LUT with out node tmp_129)
.preheader.preheader:5  %tmp_92 = shl i11 %tmp_128, 4

ST_5: tmp_93 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745 (grouped into LUT with out node tmp_129)
.preheader.preheader:6  %tmp_93 = shl i11 %tmp_128, 1

ST_5: tmp_129 (107)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:745 (out node of the LUT)
.preheader.preheader:7  %tmp_129 = add i11 %tmp_92, %tmp_93

ST_5: StgValue_86 (108)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:744
.preheader.preheader:8  br label %.preheader

ST_5: bias_V_load (183)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:749
:0  %bias_V_load = load i8* %bias_V_addr, align 1

ST_5: w_5 (186)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:741
:3  %w_5 = add i4 %w, 1


 <State 6>: 7.91ns
ST_6: p_09_1 (110)  [1/1] 0.00ns
.preheader:0  %p_09_1 = phi i8 [ %sum_V, %1 ], [ %p_s, %.preheader.preheader ]

ST_6: n (111)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_5, %1 ], [ 0, %.preheader.preheader ]

ST_6: n_cast3_cast (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
.preheader:2  %n_cast3_cast = zext i2 %n to i10

ST_6: tmp_130 (113)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:745
.preheader:3  %tmp_130 = add i10 %tmp_127, %n_cast3_cast

ST_6: tmp_165_cast (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
.preheader:4  %tmp_165_cast = zext i10 %tmp_130 to i32

ST_6: weight_V_addr (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
.preheader:5  %weight_V_addr = getelementptr [432 x i8]* %weight_V, i32 0, i32 %tmp_165_cast

ST_6: exitcond (116)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:744
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_6: empty_56 (117)  [1/1] 0.00ns
.preheader:7  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: n_5 (118)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:744
.preheader:8  %n_5 = add i2 %n, 1

ST_6: StgValue_98 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:744
.preheader:9  br i1 %exitcond, label %.preheader68.loopexit, label %1

ST_6: tmp2 (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745 (grouped into LUT with out node tmp_8)
:0  %tmp2 = xor i2 %n, -2

ST_6: tmp2_cast (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745 (grouped into LUT with out node tmp_8)
:1  %tmp2_cast = sext i2 %tmp2 to i5

ST_6: tmp_8 (123)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:745 (out node of the LUT)
:2  %tmp_8 = add i5 %tmp_s, %tmp2_cast

ST_6: tmp_8_cast_cast (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:3  %tmp_8_cast_cast = zext i5 %tmp_8 to i11

ST_6: tmp_131 (125)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:745
:4  %tmp_131 = add i11 %tmp_129, %tmp_8_cast_cast

ST_6: tmp_166_cast (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:5  %tmp_166_cast = zext i11 %tmp_131 to i32

ST_6: ShuffleConvs_1_Downs (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:6  %ShuffleConvs_1_Downs = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_16, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_25 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:7  %ShuffleConvs_1_Downs_25 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_5, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_26 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:8  %ShuffleConvs_1_Downs_26 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_11, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_27 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:9  %ShuffleConvs_1_Downs_27 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_7, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_28 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:10  %ShuffleConvs_1_Downs_28 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_8, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_29 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:11  %ShuffleConvs_1_Downs_29 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_4, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_30 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:12  %ShuffleConvs_1_Downs_30 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_9, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_31 (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:13  %ShuffleConvs_1_Downs_31 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_14, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_32 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:14  %ShuffleConvs_1_Downs_32 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_15, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_33 (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:15  %ShuffleConvs_1_Downs_33 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_6, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_34 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:16  %ShuffleConvs_1_Downs_34 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_19, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_35 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:17  %ShuffleConvs_1_Downs_35 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_17, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_36 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:18  %ShuffleConvs_1_Downs_36 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_18, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_37 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:19  %ShuffleConvs_1_Downs_37 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_13, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_38 (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:20  %ShuffleConvs_1_Downs_38 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_22, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_39 (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:21  %ShuffleConvs_1_Downs_39 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_21, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_40 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:22  %ShuffleConvs_1_Downs_40 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_20, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_41 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:23  %ShuffleConvs_1_Downs_41 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_12, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_42 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:24  %ShuffleConvs_1_Downs_42 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_23, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_43 (146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:25  %ShuffleConvs_1_Downs_43 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_10, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_44 (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:26  %ShuffleConvs_1_Downs_44 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_1, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_45 (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:27  %ShuffleConvs_1_Downs_45 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_46 (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:28  %ShuffleConvs_1_Downs_46 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_3, i32 0, i32 %tmp_166_cast

ST_6: ShuffleConvs_1_Downs_47 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:745
:29  %ShuffleConvs_1_Downs_47 = getelementptr [648 x i8]* @ShuffleConvs_1_Downs_2, i32 0, i32 %tmp_166_cast

ST_6: weight_V_load (151)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: ShuffleConvs_1_Downs_48 (152)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:31  %ShuffleConvs_1_Downs_48 = load i8* %ShuffleConvs_1_Downs_42, align 1

ST_6: ShuffleConvs_1_Downs_49 (153)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:32  %ShuffleConvs_1_Downs_49 = load i8* %ShuffleConvs_1_Downs_38, align 1

ST_6: ShuffleConvs_1_Downs_50 (154)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:33  %ShuffleConvs_1_Downs_50 = load i8* %ShuffleConvs_1_Downs_26, align 1

ST_6: ShuffleConvs_1_Downs_51 (155)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:34  %ShuffleConvs_1_Downs_51 = load i8* %ShuffleConvs_1_Downs_33, align 1

ST_6: ShuffleConvs_1_Downs_52 (156)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:35  %ShuffleConvs_1_Downs_52 = load i8* %ShuffleConvs_1_Downs_25, align 1

ST_6: ShuffleConvs_1_Downs_53 (157)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:36  %ShuffleConvs_1_Downs_53 = load i8* %ShuffleConvs_1_Downs_29, align 1

ST_6: ShuffleConvs_1_Downs_54 (158)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:37  %ShuffleConvs_1_Downs_54 = load i8* %ShuffleConvs_1_Downs_46, align 1

ST_6: ShuffleConvs_1_Downs_55 (159)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:38  %ShuffleConvs_1_Downs_55 = load i8* %ShuffleConvs_1_Downs_47, align 1

ST_6: ShuffleConvs_1_Downs_56 (160)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:39  %ShuffleConvs_1_Downs_56 = load i8* %ShuffleConvs_1_Downs_44, align 1

ST_6: ShuffleConvs_1_Downs_57 (161)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:40  %ShuffleConvs_1_Downs_57 = load i8* %ShuffleConvs_1_Downs_45, align 1

ST_6: ShuffleConvs_1_Downs_58 (162)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:41  %ShuffleConvs_1_Downs_58 = load i8* %ShuffleConvs_1_Downs_39, align 1

ST_6: ShuffleConvs_1_Downs_59 (163)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:42  %ShuffleConvs_1_Downs_59 = load i8* %ShuffleConvs_1_Downs_40, align 1

ST_6: ShuffleConvs_1_Downs_60 (164)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:43  %ShuffleConvs_1_Downs_60 = load i8* %ShuffleConvs_1_Downs_34, align 1

ST_6: ShuffleConvs_1_Downs_61 (165)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:44  %ShuffleConvs_1_Downs_61 = load i8* %ShuffleConvs_1_Downs_36, align 1

ST_6: ShuffleConvs_1_Downs_62 (166)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:45  %ShuffleConvs_1_Downs_62 = load i8* %ShuffleConvs_1_Downs_35, align 1

ST_6: ShuffleConvs_1_Downs_63 (167)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:46  %ShuffleConvs_1_Downs_63 = load i8* %ShuffleConvs_1_Downs, align 1

ST_6: ShuffleConvs_1_Downs_64 (168)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:47  %ShuffleConvs_1_Downs_64 = load i8* %ShuffleConvs_1_Downs_32, align 1

ST_6: ShuffleConvs_1_Downs_65 (169)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:48  %ShuffleConvs_1_Downs_65 = load i8* %ShuffleConvs_1_Downs_31, align 1

ST_6: ShuffleConvs_1_Downs_66 (170)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:49  %ShuffleConvs_1_Downs_66 = load i8* %ShuffleConvs_1_Downs_37, align 1

ST_6: ShuffleConvs_1_Downs_67 (171)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:50  %ShuffleConvs_1_Downs_67 = load i8* %ShuffleConvs_1_Downs_41, align 1

ST_6: ShuffleConvs_1_Downs_68 (172)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:51  %ShuffleConvs_1_Downs_68 = load i8* %ShuffleConvs_1_Downs_43, align 1

ST_6: ShuffleConvs_1_Downs_69 (173)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:52  %ShuffleConvs_1_Downs_69 = load i8* %ShuffleConvs_1_Downs_30, align 1

ST_6: ShuffleConvs_1_Downs_70 (174)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:53  %ShuffleConvs_1_Downs_70 = load i8* %ShuffleConvs_1_Downs_28, align 1

ST_6: ShuffleConvs_1_Downs_71 (175)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:54  %ShuffleConvs_1_Downs_71 = load i8* %ShuffleConvs_1_Downs_27, align 1

ST_6: StgValue_154 (181)  [1/1] 0.00ns
.preheader68.loopexit:0  br label %.preheader68


 <State 7>: 6.46ns
ST_7: weight_V_load (151)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: ShuffleConvs_1_Downs_48 (152)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:31  %ShuffleConvs_1_Downs_48 = load i8* %ShuffleConvs_1_Downs_42, align 1

ST_7: ShuffleConvs_1_Downs_49 (153)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:32  %ShuffleConvs_1_Downs_49 = load i8* %ShuffleConvs_1_Downs_38, align 1

ST_7: ShuffleConvs_1_Downs_50 (154)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:33  %ShuffleConvs_1_Downs_50 = load i8* %ShuffleConvs_1_Downs_26, align 1

ST_7: ShuffleConvs_1_Downs_51 (155)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:34  %ShuffleConvs_1_Downs_51 = load i8* %ShuffleConvs_1_Downs_33, align 1

ST_7: ShuffleConvs_1_Downs_52 (156)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:35  %ShuffleConvs_1_Downs_52 = load i8* %ShuffleConvs_1_Downs_25, align 1

ST_7: ShuffleConvs_1_Downs_53 (157)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:36  %ShuffleConvs_1_Downs_53 = load i8* %ShuffleConvs_1_Downs_29, align 1

ST_7: ShuffleConvs_1_Downs_54 (158)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:37  %ShuffleConvs_1_Downs_54 = load i8* %ShuffleConvs_1_Downs_46, align 1

ST_7: ShuffleConvs_1_Downs_55 (159)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:38  %ShuffleConvs_1_Downs_55 = load i8* %ShuffleConvs_1_Downs_47, align 1

ST_7: ShuffleConvs_1_Downs_56 (160)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:39  %ShuffleConvs_1_Downs_56 = load i8* %ShuffleConvs_1_Downs_44, align 1

ST_7: ShuffleConvs_1_Downs_57 (161)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:40  %ShuffleConvs_1_Downs_57 = load i8* %ShuffleConvs_1_Downs_45, align 1

ST_7: ShuffleConvs_1_Downs_58 (162)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:41  %ShuffleConvs_1_Downs_58 = load i8* %ShuffleConvs_1_Downs_39, align 1

ST_7: ShuffleConvs_1_Downs_59 (163)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:42  %ShuffleConvs_1_Downs_59 = load i8* %ShuffleConvs_1_Downs_40, align 1

ST_7: ShuffleConvs_1_Downs_60 (164)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:43  %ShuffleConvs_1_Downs_60 = load i8* %ShuffleConvs_1_Downs_34, align 1

ST_7: ShuffleConvs_1_Downs_61 (165)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:44  %ShuffleConvs_1_Downs_61 = load i8* %ShuffleConvs_1_Downs_36, align 1

ST_7: ShuffleConvs_1_Downs_62 (166)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:45  %ShuffleConvs_1_Downs_62 = load i8* %ShuffleConvs_1_Downs_35, align 1

ST_7: ShuffleConvs_1_Downs_63 (167)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:46  %ShuffleConvs_1_Downs_63 = load i8* %ShuffleConvs_1_Downs, align 1

ST_7: ShuffleConvs_1_Downs_64 (168)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:47  %ShuffleConvs_1_Downs_64 = load i8* %ShuffleConvs_1_Downs_32, align 1

ST_7: ShuffleConvs_1_Downs_65 (169)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:48  %ShuffleConvs_1_Downs_65 = load i8* %ShuffleConvs_1_Downs_31, align 1

ST_7: ShuffleConvs_1_Downs_66 (170)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:49  %ShuffleConvs_1_Downs_66 = load i8* %ShuffleConvs_1_Downs_37, align 1

ST_7: ShuffleConvs_1_Downs_67 (171)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:50  %ShuffleConvs_1_Downs_67 = load i8* %ShuffleConvs_1_Downs_41, align 1

ST_7: ShuffleConvs_1_Downs_68 (172)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:51  %ShuffleConvs_1_Downs_68 = load i8* %ShuffleConvs_1_Downs_43, align 1

ST_7: ShuffleConvs_1_Downs_69 (173)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:52  %ShuffleConvs_1_Downs_69 = load i8* %ShuffleConvs_1_Downs_30, align 1

ST_7: ShuffleConvs_1_Downs_70 (174)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:53  %ShuffleConvs_1_Downs_70 = load i8* %ShuffleConvs_1_Downs_28, align 1

ST_7: ShuffleConvs_1_Downs_71 (175)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:745
:54  %ShuffleConvs_1_Downs_71 = load i8* %ShuffleConvs_1_Downs_27, align 1

ST_7: tmp_4 (176)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:745
:55  %tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i32(i8 %ShuffleConvs_1_Downs_48, i8 %ShuffleConvs_1_Downs_49, i8 %ShuffleConvs_1_Downs_50, i8 %ShuffleConvs_1_Downs_51, i8 %ShuffleConvs_1_Downs_52, i8 %ShuffleConvs_1_Downs_53, i8 %ShuffleConvs_1_Downs_54, i8 %ShuffleConvs_1_Downs_55, i8 %ShuffleConvs_1_Downs_56, i8 %ShuffleConvs_1_Downs_57, i8 %ShuffleConvs_1_Downs_58, i8 %ShuffleConvs_1_Downs_59, i8 %ShuffleConvs_1_Downs_60, i8 %ShuffleConvs_1_Downs_61, i8 %ShuffleConvs_1_Downs_62, i8 %ShuffleConvs_1_Downs_63, i8 %ShuffleConvs_1_Downs_64, i8 %ShuffleConvs_1_Downs_65, i8 %ShuffleConvs_1_Downs_66, i8 %ShuffleConvs_1_Downs_67, i8 %ShuffleConvs_1_Downs_68, i8 %ShuffleConvs_1_Downs_69, i8 %ShuffleConvs_1_Downs_70, i8 %ShuffleConvs_1_Downs_71, i32 %arrayNo_cast)


 <State 8>: 6.38ns
ST_8: tmp_9 (177)  [1/1] 3.36ns  loc: acceleartor_hls_padding/components.cpp:745
:56  %tmp_9 = mul i8 %tmp_4, %weight_V_load

ST_8: sum_V (178)  [1/1] 3.02ns  loc: acceleartor_hls_padding/components.cpp:745
:57  %sum_V = add i8 %p_09_1, %tmp_9

ST_8: StgValue_183 (179)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:744
:58  br label %.preheader


 <State 9>: 7.89ns
ST_9: bias_V_load (183)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:749
:0  %bias_V_load = load i8* %bias_V_addr, align 1

ST_9: result_V (184)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:749
:1  %result_V = add i8 %bias_V_load, %p_s

ST_9: StgValue_186 (185)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:750
:2  store i8 %result_V, i8* %output_V_addr, align 1

ST_9: StgValue_187 (187)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:741
:4  br label %.preheader69



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ShuffleConvs_1_Downs_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10             (br               ) [ 0111111111]
co                      (phi              ) [ 0010000000]
phi_mul                 (phi              ) [ 0010000000]
next_mul                (add              ) [ 0111111111]
co_cast7                (zext             ) [ 0000000000]
co_cast7_cast           (zext             ) [ 0000000000]
tmp_115                 (bitconcatenate   ) [ 0000000000]
p_shl2_cast             (zext             ) [ 0000000000]
tmp_116                 (sub              ) [ 0000000000]
tmp_142_cast            (sext             ) [ 0001111111]
tmp_117                 (bitconcatenate   ) [ 0000000000]
p_shl_cast              (zext             ) [ 0000000000]
tmp_118                 (bitconcatenate   ) [ 0000000000]
p_shl1_cast             (zext             ) [ 0000000000]
tmp_119                 (add              ) [ 0001111111]
exitcond8               (icmp             ) [ 0011111111]
empty                   (speclooptripcount) [ 0000000000]
co_5                    (add              ) [ 0111111111]
StgValue_28             (br               ) [ 0000000000]
bias_V_addr             (getelementptr    ) [ 0001111111]
tmp_120                 (icmp             ) [ 0000000000]
tmp_121                 (add              ) [ 0000000000]
arrayNo                 (select           ) [ 0000000000]
arrayNo_cast            (zext             ) [ 0001111111]
tmp_86                  (partselect       ) [ 0000000000]
tmp_87                  (bitconcatenate   ) [ 0000000000]
p_shl3_cast             (zext             ) [ 0000000000]
tmp_88                  (bitconcatenate   ) [ 0000000000]
p_shl4_cast             (zext             ) [ 0000000000]
tmp_122                 (add              ) [ 0001111111]
StgValue_40             (br               ) [ 0011111111]
StgValue_41             (ret              ) [ 0000000000]
h                       (phi              ) [ 0001111111]
h_cast6_cast            (zext             ) [ 0000000000]
tmp_123                 (add              ) [ 0000000000]
tmp_89                  (bitconcatenate   ) [ 0000000000]
p_shl5_cast             (zext             ) [ 0000000000]
tmp_90                  (bitconcatenate   ) [ 0000000000]
p_shl6_cast             (zext             ) [ 0000000000]
tmp_124                 (add              ) [ 0000111111]
exitcond9               (icmp             ) [ 0011111111]
empty_53                (speclooptripcount) [ 0000000000]
StgValue_52             (br               ) [ 0000000000]
tmp                     (bitconcatenate   ) [ 0000111111]
StgValue_54             (br               ) [ 0011111111]
StgValue_55             (br               ) [ 0111111111]
w                       (phi              ) [ 0000111110]
w_cast5_cast            (zext             ) [ 0000000000]
tmp_125                 (add              ) [ 0000000000]
tmp_157_cast            (zext             ) [ 0000000000]
output_V_addr           (getelementptr    ) [ 0000011111]
exitcond1               (icmp             ) [ 0011111111]
empty_54                (speclooptripcount) [ 0000000000]
StgValue_63             (br               ) [ 0000000000]
tmp_s                   (bitconcatenate   ) [ 0000011110]
StgValue_65             (br               ) [ 0011111111]
h_5                     (add              ) [ 0011111111]
StgValue_67             (br               ) [ 0011111111]
p_s                     (phi              ) [ 0000011111]
m                       (phi              ) [ 0000010000]
m_cast4_cast            (zext             ) [ 0000000000]
tmp_126                 (add              ) [ 0000000000]
tmp_91                  (shl              ) [ 0000000000]
tmp_127                 (sub              ) [ 0000001110]
exitcond2               (icmp             ) [ 0011111111]
empty_55                (speclooptripcount) [ 0000000000]
m_5                     (add              ) [ 0011111111]
StgValue_77             (br               ) [ 0000000000]
tmp1                    (xor              ) [ 0000000000]
tmp1_cast               (sext             ) [ 0000000000]
tmp_6                   (add              ) [ 0000000000]
tmp_6_cast_cast         (zext             ) [ 0000000000]
tmp_128                 (add              ) [ 0000000000]
tmp_92                  (shl              ) [ 0000000000]
tmp_93                  (shl              ) [ 0000000000]
tmp_129                 (add              ) [ 0000001110]
StgValue_86             (br               ) [ 0011111111]
w_5                     (add              ) [ 0011100001]
p_09_1                  (phi              ) [ 0011111111]
n                       (phi              ) [ 0000001000]
n_cast3_cast            (zext             ) [ 0000000000]
tmp_130                 (add              ) [ 0000000000]
tmp_165_cast            (zext             ) [ 0000000000]
weight_V_addr           (getelementptr    ) [ 0000000100]
exitcond                (icmp             ) [ 0011111111]
empty_56                (speclooptripcount) [ 0000000000]
n_5                     (add              ) [ 0011111111]
StgValue_98             (br               ) [ 0000000000]
tmp2                    (xor              ) [ 0000000000]
tmp2_cast               (sext             ) [ 0000000000]
tmp_8                   (add              ) [ 0000000000]
tmp_8_cast_cast         (zext             ) [ 0000000000]
tmp_131                 (add              ) [ 0000000000]
tmp_166_cast            (zext             ) [ 0000000000]
ShuffleConvs_1_Downs    (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_25 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_26 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_27 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_28 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_29 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_30 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_31 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_32 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_33 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_34 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_35 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_36 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_37 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_38 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_39 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_40 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_41 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_42 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_43 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_44 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_45 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_46 (getelementptr    ) [ 0000000100]
ShuffleConvs_1_Downs_47 (getelementptr    ) [ 0000000100]
StgValue_154            (br               ) [ 0011111111]
weight_V_load           (load             ) [ 0000000010]
ShuffleConvs_1_Downs_48 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_49 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_50 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_51 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_52 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_53 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_54 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_55 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_56 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_57 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_58 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_59 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_60 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_61 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_62 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_63 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_64 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_65 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_66 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_67 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_68 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_69 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_70 (load             ) [ 0000000000]
ShuffleConvs_1_Downs_71 (load             ) [ 0000000000]
tmp_4                   (mux              ) [ 0000000010]
tmp_9                   (mul              ) [ 0000000000]
sum_V                   (add              ) [ 0011111111]
StgValue_183            (br               ) [ 0011111111]
bias_V_load             (load             ) [ 0000000000]
result_V                (add              ) [ 0000000000]
StgValue_186            (store            ) [ 0000000000]
StgValue_187            (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ShuffleConvs_1_Downs_23">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ShuffleConvs_1_Downs_22">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ShuffleConvs_1_Downs_11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ShuffleConvs_1_Downs_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ShuffleConvs_1_Downs_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="ShuffleConvs_1_Downs_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="ShuffleConvs_1_Downs_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ShuffleConvs_1_Downs_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="ShuffleConvs_1_Downs_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ShuffleConvs_1_Downs">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="ShuffleConvs_1_Downs_21">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="ShuffleConvs_1_Downs_20">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ShuffleConvs_1_Downs_19">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ShuffleConvs_1_Downs_18">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="ShuffleConvs_1_Downs_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ShuffleConvs_1_Downs_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="ShuffleConvs_1_Downs_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="ShuffleConvs_1_Downs_14">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="ShuffleConvs_1_Downs_13">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="ShuffleConvs_1_Downs_12">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="ShuffleConvs_1_Downs_10">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="ShuffleConvs_1_Downs_9">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="ShuffleConvs_1_Downs_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="ShuffleConvs_1_Downs_7">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ShuffleConvs_1_Downs_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.24i8.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="bias_V_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="output_V_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="14" slack="0"/>
<pin id="139" dir="1" index="3" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="3"/>
<pin id="144" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="145" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_V_load/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="weight_V_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="10" slack="0"/>
<pin id="150" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/6 "/>
</bind>
</comp>

<comp id="153" class="1004" name="ShuffleConvs_1_Downs_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="11" slack="0"/>
<pin id="157" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs/6 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ShuffleConvs_1_Downs_25_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="11" slack="0"/>
<pin id="164" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_25/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="ShuffleConvs_1_Downs_26_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="11" slack="0"/>
<pin id="171" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_26/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="ShuffleConvs_1_Downs_27_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="11" slack="0"/>
<pin id="178" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_27/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="ShuffleConvs_1_Downs_28_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="11" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_28/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="ShuffleConvs_1_Downs_29_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="11" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_29/6 "/>
</bind>
</comp>

<comp id="195" class="1004" name="ShuffleConvs_1_Downs_30_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="11" slack="0"/>
<pin id="199" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_30/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="ShuffleConvs_1_Downs_31_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="11" slack="0"/>
<pin id="206" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_31/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="ShuffleConvs_1_Downs_32_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="11" slack="0"/>
<pin id="213" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_32/6 "/>
</bind>
</comp>

<comp id="216" class="1004" name="ShuffleConvs_1_Downs_33_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="11" slack="0"/>
<pin id="220" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_33/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="ShuffleConvs_1_Downs_34_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="11" slack="0"/>
<pin id="227" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_34/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="ShuffleConvs_1_Downs_35_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="11" slack="0"/>
<pin id="234" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_35/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="ShuffleConvs_1_Downs_36_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="11" slack="0"/>
<pin id="241" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_36/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="ShuffleConvs_1_Downs_37_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="11" slack="0"/>
<pin id="248" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_37/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="ShuffleConvs_1_Downs_38_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="11" slack="0"/>
<pin id="255" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_38/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="ShuffleConvs_1_Downs_39_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="11" slack="0"/>
<pin id="262" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_39/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="ShuffleConvs_1_Downs_40_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="11" slack="0"/>
<pin id="269" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_40/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="ShuffleConvs_1_Downs_41_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="11" slack="0"/>
<pin id="276" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_41/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="ShuffleConvs_1_Downs_42_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="11" slack="0"/>
<pin id="283" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_42/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="ShuffleConvs_1_Downs_43_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="11" slack="0"/>
<pin id="290" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_43/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="ShuffleConvs_1_Downs_44_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="11" slack="0"/>
<pin id="297" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_44/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="ShuffleConvs_1_Downs_45_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="11" slack="0"/>
<pin id="304" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_45/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="ShuffleConvs_1_Downs_46_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="11" slack="0"/>
<pin id="311" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_46/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="ShuffleConvs_1_Downs_47_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="11" slack="0"/>
<pin id="318" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ShuffleConvs_1_Downs_47/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_access_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="0"/>
<pin id="323" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="324" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="329" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_48/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="334" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_49/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="339" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_50/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="grp_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="344" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_51/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_access_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="349" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_52/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="354" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_53/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="359" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_54/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="grp_access_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="0"/>
<pin id="363" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="364" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_55/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="369" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_56/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="374" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_57/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="379" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_58/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="grp_access_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="384" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_59/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="grp_access_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="10" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="389" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_60/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_access_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="394" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_61/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="399" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_62/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="0"/>
<pin id="403" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="404" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_63/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="0"/>
<pin id="408" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="409" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_64/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="414" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_65/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_access_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="419" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_66/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_access_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="424" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_67/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_access_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="429" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_68/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_access_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="0"/>
<pin id="433" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="434" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_69/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_access_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="10" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="439" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_70/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_access_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="444" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ShuffleConvs_1_Downs_71/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="StgValue_186_access_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="13" slack="2"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_186/9 "/>
</bind>
</comp>

<comp id="450" class="1005" name="co_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="1"/>
<pin id="452" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="co_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="6" slack="0"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="461" class="1005" name="phi_mul_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="13" slack="1"/>
<pin id="463" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="465" class="1004" name="phi_mul_phi_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="13" slack="0"/>
<pin id="469" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="h_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="1"/>
<pin id="474" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="476" class="1004" name="h_phi_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="1"/>
<pin id="478" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="1" slack="1"/>
<pin id="480" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="484" class="1005" name="w_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="1"/>
<pin id="486" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="488" class="1004" name="w_phi_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="4" slack="1"/>
<pin id="490" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="491" dir="0" index="2" bw="1" slack="1"/>
<pin id="492" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="496" class="1005" name="p_s_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="1"/>
<pin id="498" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_s_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="8" slack="1"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/5 "/>
</bind>
</comp>

<comp id="508" class="1005" name="m_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="1"/>
<pin id="510" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="m_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="2" slack="0"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="519" class="1005" name="p_09_1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="1"/>
<pin id="521" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_09_1 (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_09_1_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="1"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="8" slack="1"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_09_1/6 "/>
</bind>
</comp>

<comp id="531" class="1005" name="n_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="1"/>
<pin id="533" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="535" class="1004" name="n_phi_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="2" slack="0"/>
<pin id="537" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="1" slack="1"/>
<pin id="539" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="next_mul_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="13" slack="0"/>
<pin id="544" dir="0" index="1" bw="8" slack="0"/>
<pin id="545" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="co_cast7_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast7/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="co_cast7_cast_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="0"/>
<pin id="555" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast7_cast/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_115_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="0"/>
<pin id="559" dir="0" index="1" bw="6" slack="0"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_115/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="p_shl2_cast_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_116_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="0"/>
<pin id="571" dir="0" index="1" bw="6" slack="0"/>
<pin id="572" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_116/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_142_cast_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="9" slack="0"/>
<pin id="577" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_142_cast/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_117_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="0"/>
<pin id="581" dir="0" index="1" bw="6" slack="0"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_117/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_shl_cast_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="9" slack="0"/>
<pin id="589" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_118_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="0"/>
<pin id="593" dir="0" index="1" bw="6" slack="0"/>
<pin id="594" dir="0" index="2" bw="1" slack="0"/>
<pin id="595" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_118/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="p_shl1_cast_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="7" slack="0"/>
<pin id="601" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="tmp_119_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="0" index="1" bw="9" slack="0"/>
<pin id="606" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_119/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="exitcond8_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="0"/>
<pin id="611" dir="0" index="1" bw="6" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="co_5_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_5/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_120_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="6" slack="0"/>
<pin id="623" dir="0" index="1" bw="6" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_120/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_121_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="6" slack="0"/>
<pin id="629" dir="0" index="1" bw="6" slack="0"/>
<pin id="630" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_121/2 "/>
</bind>
</comp>

<comp id="633" class="1004" name="arrayNo_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="6" slack="0"/>
<pin id="636" dir="0" index="2" bw="6" slack="0"/>
<pin id="637" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="arrayNo/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="arrayNo_cast_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="6" slack="0"/>
<pin id="643" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_86_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="2" slack="0"/>
<pin id="647" dir="0" index="1" bw="13" slack="0"/>
<pin id="648" dir="0" index="2" bw="5" slack="0"/>
<pin id="649" dir="0" index="3" bw="5" slack="0"/>
<pin id="650" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_86/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_87_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="6" slack="0"/>
<pin id="657" dir="0" index="1" bw="2" slack="0"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_87/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="p_shl3_cast_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="6" slack="0"/>
<pin id="665" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_88_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="0"/>
<pin id="669" dir="0" index="1" bw="2" slack="0"/>
<pin id="670" dir="0" index="2" bw="1" slack="0"/>
<pin id="671" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_88/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_shl4_cast_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="0"/>
<pin id="677" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="tmp_122_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="6" slack="0"/>
<pin id="681" dir="0" index="1" bw="3" slack="0"/>
<pin id="682" dir="1" index="2" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_122/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="h_cast6_cast_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="0"/>
<pin id="687" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast6_cast/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_123_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="4" slack="0"/>
<pin id="691" dir="0" index="1" bw="10" slack="1"/>
<pin id="692" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_123/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="tmp_89_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="13" slack="0"/>
<pin id="696" dir="0" index="1" bw="10" slack="0"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_89/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="p_shl5_cast_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="13" slack="0"/>
<pin id="704" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_90_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="11" slack="0"/>
<pin id="708" dir="0" index="1" bw="10" slack="0"/>
<pin id="709" dir="0" index="2" bw="1" slack="0"/>
<pin id="710" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_90/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="p_shl6_cast_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="11" slack="0"/>
<pin id="716" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_124_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="13" slack="0"/>
<pin id="720" dir="0" index="1" bw="11" slack="0"/>
<pin id="721" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_124/3 "/>
</bind>
</comp>

<comp id="724" class="1004" name="exitcond9_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="4" slack="0"/>
<pin id="726" dir="0" index="1" bw="4" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="5" slack="0"/>
<pin id="732" dir="0" index="1" bw="4" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="w_cast5_cast_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="4" slack="0"/>
<pin id="740" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast5_cast/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_125_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="14" slack="1"/>
<pin id="744" dir="0" index="1" bw="4" slack="0"/>
<pin id="745" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_125/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_157_cast_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="14" slack="0"/>
<pin id="749" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_157_cast/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="exitcond1_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="4" slack="0"/>
<pin id="754" dir="0" index="1" bw="4" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_s_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="5" slack="0"/>
<pin id="760" dir="0" index="1" bw="4" slack="0"/>
<pin id="761" dir="0" index="2" bw="1" slack="0"/>
<pin id="762" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="h_5_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="4" slack="1"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_5/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="m_cast4_cast_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="2" slack="0"/>
<pin id="774" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast4_cast/5 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_126_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="2" slack="0"/>
<pin id="778" dir="0" index="1" bw="9" slack="3"/>
<pin id="779" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_126/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_91_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="10" slack="0"/>
<pin id="783" dir="0" index="1" bw="3" slack="0"/>
<pin id="784" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_91/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_127_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="10" slack="0"/>
<pin id="789" dir="0" index="1" bw="10" slack="0"/>
<pin id="790" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_127/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="exitcond2_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="2" slack="0"/>
<pin id="795" dir="0" index="1" bw="2" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="m_5_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="2" slack="0"/>
<pin id="802" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_5/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="2" slack="0"/>
<pin id="807" dir="0" index="1" bw="2" slack="0"/>
<pin id="808" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp1_cast_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="2" slack="0"/>
<pin id="813" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/5 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_6_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="2" slack="0"/>
<pin id="817" dir="0" index="1" bw="5" slack="2"/>
<pin id="818" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_6_cast_cast_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="5" slack="0"/>
<pin id="822" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast_cast/5 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_128_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="5" slack="0"/>
<pin id="826" dir="0" index="1" bw="7" slack="3"/>
<pin id="827" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_128/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_92_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="8" slack="0"/>
<pin id="831" dir="0" index="1" bw="4" slack="0"/>
<pin id="832" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_92/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_93_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="8" slack="0"/>
<pin id="837" dir="0" index="1" bw="1" slack="0"/>
<pin id="838" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_93/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="tmp_129_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="11" slack="0"/>
<pin id="843" dir="0" index="1" bw="9" slack="0"/>
<pin id="844" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_129/5 "/>
</bind>
</comp>

<comp id="847" class="1004" name="w_5_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="4" slack="1"/>
<pin id="849" dir="0" index="1" bw="1" slack="0"/>
<pin id="850" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_5/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="n_cast3_cast_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="2" slack="0"/>
<pin id="855" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast3_cast/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_130_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="10" slack="1"/>
<pin id="859" dir="0" index="1" bw="2" slack="0"/>
<pin id="860" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_130/6 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_165_cast_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="10" slack="0"/>
<pin id="864" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_165_cast/6 "/>
</bind>
</comp>

<comp id="867" class="1004" name="exitcond_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="2" slack="0"/>
<pin id="869" dir="0" index="1" bw="2" slack="0"/>
<pin id="870" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="873" class="1004" name="n_5_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="2" slack="0"/>
<pin id="875" dir="0" index="1" bw="1" slack="0"/>
<pin id="876" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_5/6 "/>
</bind>
</comp>

<comp id="879" class="1004" name="tmp2_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="2" slack="0"/>
<pin id="881" dir="0" index="1" bw="2" slack="0"/>
<pin id="882" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/6 "/>
</bind>
</comp>

<comp id="885" class="1004" name="tmp2_cast_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="2" slack="0"/>
<pin id="887" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/6 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_8_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="5" slack="2"/>
<pin id="891" dir="0" index="1" bw="2" slack="0"/>
<pin id="892" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_8_cast_cast_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="0"/>
<pin id="896" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast_cast/6 "/>
</bind>
</comp>

<comp id="898" class="1004" name="tmp_131_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="11" slack="1"/>
<pin id="900" dir="0" index="1" bw="5" slack="0"/>
<pin id="901" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_131/6 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_166_cast_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="11" slack="0"/>
<pin id="905" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_166_cast/6 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_4_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="0"/>
<pin id="933" dir="0" index="1" bw="8" slack="0"/>
<pin id="934" dir="0" index="2" bw="8" slack="0"/>
<pin id="935" dir="0" index="3" bw="8" slack="0"/>
<pin id="936" dir="0" index="4" bw="8" slack="0"/>
<pin id="937" dir="0" index="5" bw="8" slack="0"/>
<pin id="938" dir="0" index="6" bw="8" slack="0"/>
<pin id="939" dir="0" index="7" bw="8" slack="0"/>
<pin id="940" dir="0" index="8" bw="8" slack="0"/>
<pin id="941" dir="0" index="9" bw="8" slack="0"/>
<pin id="942" dir="0" index="10" bw="8" slack="0"/>
<pin id="943" dir="0" index="11" bw="8" slack="0"/>
<pin id="944" dir="0" index="12" bw="8" slack="0"/>
<pin id="945" dir="0" index="13" bw="8" slack="0"/>
<pin id="946" dir="0" index="14" bw="8" slack="0"/>
<pin id="947" dir="0" index="15" bw="8" slack="0"/>
<pin id="948" dir="0" index="16" bw="8" slack="0"/>
<pin id="949" dir="0" index="17" bw="8" slack="0"/>
<pin id="950" dir="0" index="18" bw="8" slack="0"/>
<pin id="951" dir="0" index="19" bw="8" slack="0"/>
<pin id="952" dir="0" index="20" bw="8" slack="0"/>
<pin id="953" dir="0" index="21" bw="8" slack="0"/>
<pin id="954" dir="0" index="22" bw="8" slack="0"/>
<pin id="955" dir="0" index="23" bw="8" slack="0"/>
<pin id="956" dir="0" index="24" bw="8" slack="0"/>
<pin id="957" dir="0" index="25" bw="6" slack="5"/>
<pin id="958" dir="1" index="26" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="984" class="1004" name="result_V_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="0"/>
<pin id="986" dir="0" index="1" bw="8" slack="1"/>
<pin id="987" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/9 "/>
</bind>
</comp>

<comp id="991" class="1007" name="grp_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="1"/>
<pin id="993" dir="0" index="1" bw="8" slack="1"/>
<pin id="994" dir="0" index="2" bw="8" slack="2"/>
<pin id="995" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_9/8 sum_V/8 "/>
</bind>
</comp>

<comp id="997" class="1005" name="next_mul_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="13" slack="0"/>
<pin id="999" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1002" class="1005" name="tmp_142_cast_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="10" slack="3"/>
<pin id="1004" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_142_cast "/>
</bind>
</comp>

<comp id="1007" class="1005" name="tmp_119_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="10" slack="1"/>
<pin id="1009" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="co_5_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="6" slack="0"/>
<pin id="1017" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="co_5 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="bias_V_addr_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="6" slack="3"/>
<pin id="1022" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1025" class="1005" name="arrayNo_cast_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="5"/>
<pin id="1027" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_122_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="11" slack="3"/>
<pin id="1032" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_122 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="tmp_124_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="14" slack="1"/>
<pin id="1037" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_124 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="5" slack="2"/>
<pin id="1045" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1048" class="1005" name="output_V_addr_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="13" slack="2"/>
<pin id="1050" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="1056" class="1005" name="tmp_s_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="5" slack="2"/>
<pin id="1058" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1061" class="1005" name="h_5_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="4" slack="1"/>
<pin id="1063" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="h_5 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="tmp_127_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="10" slack="1"/>
<pin id="1068" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_127 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="m_5_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="2" slack="0"/>
<pin id="1076" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="tmp_129_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="11" slack="1"/>
<pin id="1081" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_129 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="w_5_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="4" slack="1"/>
<pin id="1086" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="w_5 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="weight_V_addr_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="9" slack="1"/>
<pin id="1091" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="1097" class="1005" name="n_5_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="2" slack="0"/>
<pin id="1099" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_5 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="ShuffleConvs_1_Downs_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="10" slack="1"/>
<pin id="1104" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs "/>
</bind>
</comp>

<comp id="1107" class="1005" name="ShuffleConvs_1_Downs_25_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="10" slack="1"/>
<pin id="1109" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_25 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="ShuffleConvs_1_Downs_26_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="10" slack="1"/>
<pin id="1114" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_26 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="ShuffleConvs_1_Downs_27_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="10" slack="1"/>
<pin id="1119" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_27 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="ShuffleConvs_1_Downs_28_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="10" slack="1"/>
<pin id="1124" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_28 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="ShuffleConvs_1_Downs_29_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="10" slack="1"/>
<pin id="1129" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_29 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="ShuffleConvs_1_Downs_30_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="10" slack="1"/>
<pin id="1134" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_30 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="ShuffleConvs_1_Downs_31_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="10" slack="1"/>
<pin id="1139" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_31 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="ShuffleConvs_1_Downs_32_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="10" slack="1"/>
<pin id="1144" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_32 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="ShuffleConvs_1_Downs_33_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="10" slack="1"/>
<pin id="1149" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_33 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="ShuffleConvs_1_Downs_34_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="10" slack="1"/>
<pin id="1154" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_34 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="ShuffleConvs_1_Downs_35_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="10" slack="1"/>
<pin id="1159" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_35 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="ShuffleConvs_1_Downs_36_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="10" slack="1"/>
<pin id="1164" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_36 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="ShuffleConvs_1_Downs_37_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="10" slack="1"/>
<pin id="1169" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_37 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="ShuffleConvs_1_Downs_38_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="10" slack="1"/>
<pin id="1174" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_38 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="ShuffleConvs_1_Downs_39_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="10" slack="1"/>
<pin id="1179" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_39 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="ShuffleConvs_1_Downs_40_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="10" slack="1"/>
<pin id="1184" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_40 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="ShuffleConvs_1_Downs_41_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="10" slack="1"/>
<pin id="1189" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_41 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="ShuffleConvs_1_Downs_42_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="10" slack="1"/>
<pin id="1194" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_42 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="ShuffleConvs_1_Downs_43_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="10" slack="1"/>
<pin id="1199" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_43 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="ShuffleConvs_1_Downs_44_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="10" slack="1"/>
<pin id="1204" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_44 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="ShuffleConvs_1_Downs_45_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="10" slack="1"/>
<pin id="1209" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_45 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="ShuffleConvs_1_Downs_46_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="10" slack="1"/>
<pin id="1214" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_46 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="ShuffleConvs_1_Downs_47_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="10" slack="1"/>
<pin id="1219" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ShuffleConvs_1_Downs_47 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="weight_V_load_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="8" slack="1"/>
<pin id="1224" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="1227" class="1005" name="tmp_4_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="8" slack="1"/>
<pin id="1229" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="sum_V_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="8" slack="1"/>
<pin id="1234" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="80" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="80" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="80" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="80" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="80" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="80" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="52" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="80" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="80" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="80" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="48" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="80" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="40" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="80" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="80" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="80" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="30" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="80" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="80" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="80" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="80" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="8" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="80" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="80" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="80" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="44" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="80" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="6" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="80" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="80" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="80" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="24" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="80" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="18" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="80" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="20" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="80" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="146" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="279" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="251" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="167" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="216" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="160" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="188" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="307" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="314" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="293" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="300" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="258" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="265" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="223" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="237" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="230" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="153" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="209" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="202" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="244" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="272" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="286" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="195" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="440"><net_src comp="181" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="445"><net_src comp="174" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="453"><net_src comp="54" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="56" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="98" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="483"><net_src comp="476" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="487"><net_src comp="98" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="494"><net_src comp="484" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="495"><net_src comp="488" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="499"><net_src comp="110" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="500" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="511"><net_src comp="62" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="519" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="529"><net_src comp="496" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="530"><net_src comp="523" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="534"><net_src comp="62" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="531" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="546"><net_src comp="465" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="58" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="551"><net_src comp="454" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="556"><net_src comp="454" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="60" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="454" pin="4"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="62" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="557" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="553" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="584"><net_src comp="64" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="454" pin="4"/><net_sink comp="579" pin=1"/></net>

<net id="586"><net_src comp="66" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="579" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="596"><net_src comp="68" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="454" pin="4"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="70" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="591" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="607"><net_src comp="599" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="587" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="454" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="72" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="454" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="78" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="454" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="82" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="454" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="84" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="621" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="454" pin="4"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="627" pin="2"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="633" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="651"><net_src comp="86" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="465" pin="4"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="88" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="90" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="660"><net_src comp="92" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="645" pin="4"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="94" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="666"><net_src comp="655" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="96" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="673"><net_src comp="645" pin="4"/><net_sink comp="667" pin=1"/></net>

<net id="674"><net_src comp="70" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="678"><net_src comp="667" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="663" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="675" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="688"><net_src comp="476" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="685" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="699"><net_src comp="100" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="689" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="66" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="705"><net_src comp="694" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="102" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="689" pin="2"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="70" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="717"><net_src comp="706" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="702" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="714" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="476" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="104" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="735"><net_src comp="108" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="476" pin="4"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="70" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="741"><net_src comp="488" pin="4"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="756"><net_src comp="488" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="104" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="763"><net_src comp="108" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="764"><net_src comp="488" pin="4"/><net_sink comp="758" pin=1"/></net>

<net id="765"><net_src comp="70" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="770"><net_src comp="472" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="98" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="512" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="772" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="785"><net_src comp="776" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="112" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="781" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="776" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="512" pin="4"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="114" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="118" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="512" pin="4"/><net_sink comp="799" pin=1"/></net>

<net id="809"><net_src comp="512" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="120" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="814"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="811" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="815" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="820" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="833"><net_src comp="824" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="122" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="824" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="124" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="829" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="835" pin="2"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="484" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="852"><net_src comp="98" pin="0"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="535" pin="4"/><net_sink comp="853" pin=0"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="865"><net_src comp="857" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="871"><net_src comp="535" pin="4"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="114" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="877"><net_src comp="535" pin="4"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="118" pin="0"/><net_sink comp="873" pin=1"/></net>

<net id="883"><net_src comp="535" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="120" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="888"><net_src comp="879" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="885" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="897"><net_src comp="889" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="902"><net_src comp="894" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="906"><net_src comp="898" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="908"><net_src comp="903" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="909"><net_src comp="903" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="910"><net_src comp="903" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="911"><net_src comp="903" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="912"><net_src comp="903" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="913"><net_src comp="903" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="914"><net_src comp="903" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="915"><net_src comp="903" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="916"><net_src comp="903" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="917"><net_src comp="903" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="918"><net_src comp="903" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="919"><net_src comp="903" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="920"><net_src comp="903" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="921"><net_src comp="903" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="922"><net_src comp="903" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="923"><net_src comp="903" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="924"><net_src comp="903" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="925"><net_src comp="903" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="926"><net_src comp="903" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="927"><net_src comp="903" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="928"><net_src comp="903" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="929"><net_src comp="903" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="930"><net_src comp="903" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="959"><net_src comp="126" pin="0"/><net_sink comp="931" pin=0"/></net>

<net id="960"><net_src comp="326" pin="2"/><net_sink comp="931" pin=1"/></net>

<net id="961"><net_src comp="331" pin="2"/><net_sink comp="931" pin=2"/></net>

<net id="962"><net_src comp="336" pin="2"/><net_sink comp="931" pin=3"/></net>

<net id="963"><net_src comp="341" pin="2"/><net_sink comp="931" pin=4"/></net>

<net id="964"><net_src comp="346" pin="2"/><net_sink comp="931" pin=5"/></net>

<net id="965"><net_src comp="351" pin="2"/><net_sink comp="931" pin=6"/></net>

<net id="966"><net_src comp="356" pin="2"/><net_sink comp="931" pin=7"/></net>

<net id="967"><net_src comp="361" pin="2"/><net_sink comp="931" pin=8"/></net>

<net id="968"><net_src comp="366" pin="2"/><net_sink comp="931" pin=9"/></net>

<net id="969"><net_src comp="371" pin="2"/><net_sink comp="931" pin=10"/></net>

<net id="970"><net_src comp="376" pin="2"/><net_sink comp="931" pin=11"/></net>

<net id="971"><net_src comp="381" pin="2"/><net_sink comp="931" pin=12"/></net>

<net id="972"><net_src comp="386" pin="2"/><net_sink comp="931" pin=13"/></net>

<net id="973"><net_src comp="391" pin="2"/><net_sink comp="931" pin=14"/></net>

<net id="974"><net_src comp="396" pin="2"/><net_sink comp="931" pin=15"/></net>

<net id="975"><net_src comp="401" pin="2"/><net_sink comp="931" pin=16"/></net>

<net id="976"><net_src comp="406" pin="2"/><net_sink comp="931" pin=17"/></net>

<net id="977"><net_src comp="411" pin="2"/><net_sink comp="931" pin=18"/></net>

<net id="978"><net_src comp="416" pin="2"/><net_sink comp="931" pin=19"/></net>

<net id="979"><net_src comp="421" pin="2"/><net_sink comp="931" pin=20"/></net>

<net id="980"><net_src comp="426" pin="2"/><net_sink comp="931" pin=21"/></net>

<net id="981"><net_src comp="431" pin="2"/><net_sink comp="931" pin=22"/></net>

<net id="982"><net_src comp="436" pin="2"/><net_sink comp="931" pin=23"/></net>

<net id="983"><net_src comp="441" pin="2"/><net_sink comp="931" pin=24"/></net>

<net id="988"><net_src comp="142" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="496" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="990"><net_src comp="984" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="996"><net_src comp="519" pin="1"/><net_sink comp="991" pin=2"/></net>

<net id="1000"><net_src comp="542" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="1005"><net_src comp="575" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1010"><net_src comp="603" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="1018"><net_src comp="615" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1023"><net_src comp="128" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="1028"><net_src comp="641" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="931" pin=25"/></net>

<net id="1033"><net_src comp="679" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1038"><net_src comp="718" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1046"><net_src comp="730" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="815" pin=1"/></net>

<net id="1051"><net_src comp="135" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1059"><net_src comp="758" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1064"><net_src comp="766" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1069"><net_src comp="787" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1077"><net_src comp="799" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="1082"><net_src comp="841" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1087"><net_src comp="847" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="1092"><net_src comp="146" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="1100"><net_src comp="873" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1105"><net_src comp="153" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1110"><net_src comp="160" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1115"><net_src comp="167" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1120"><net_src comp="174" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1125"><net_src comp="181" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="1130"><net_src comp="188" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1135"><net_src comp="195" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="1140"><net_src comp="202" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1145"><net_src comp="209" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1150"><net_src comp="216" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1155"><net_src comp="223" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="1160"><net_src comp="230" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1165"><net_src comp="237" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="1170"><net_src comp="244" pin="3"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1175"><net_src comp="251" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1180"><net_src comp="258" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1185"><net_src comp="265" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1190"><net_src comp="272" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1195"><net_src comp="279" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1200"><net_src comp="286" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="1205"><net_src comp="293" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1210"><net_src comp="300" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1215"><net_src comp="307" pin="3"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="1220"><net_src comp="314" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1225"><net_src comp="321" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="991" pin=1"/></net>

<net id="1230"><net_src comp="931" pin="26"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1235"><net_src comp="991" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="523" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_V | {}
	Port: bias_V | {}
	Port: output_V | {9 }
	Port: ShuffleConvs_1_Downs_23 | {}
	Port: ShuffleConvs_1_Downs_22 | {}
	Port: ShuffleConvs_1_Downs_11 | {}
	Port: ShuffleConvs_1_Downs_6 | {}
	Port: ShuffleConvs_1_Downs_5 | {}
	Port: ShuffleConvs_1_Downs_4 | {}
	Port: ShuffleConvs_1_Downs_3 | {}
	Port: ShuffleConvs_1_Downs_2 | {}
	Port: ShuffleConvs_1_Downs_1 | {}
	Port: ShuffleConvs_1_Downs | {}
	Port: ShuffleConvs_1_Downs_21 | {}
	Port: ShuffleConvs_1_Downs_20 | {}
	Port: ShuffleConvs_1_Downs_19 | {}
	Port: ShuffleConvs_1_Downs_18 | {}
	Port: ShuffleConvs_1_Downs_17 | {}
	Port: ShuffleConvs_1_Downs_16 | {}
	Port: ShuffleConvs_1_Downs_15 | {}
	Port: ShuffleConvs_1_Downs_14 | {}
	Port: ShuffleConvs_1_Downs_13 | {}
	Port: ShuffleConvs_1_Downs_12 | {}
	Port: ShuffleConvs_1_Downs_10 | {}
	Port: ShuffleConvs_1_Downs_9 | {}
	Port: ShuffleConvs_1_Downs_8 | {}
	Port: ShuffleConvs_1_Downs_7 | {}
 - Input state : 
	Port: subconv_3x3_16_strid.1 : weight_V | {6 7 }
	Port: subconv_3x3_16_strid.1 : bias_V | {5 9 }
	Port: subconv_3x3_16_strid.1 : output_V | {}
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_23 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_22 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_11 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_6 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_5 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_4 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_3 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_2 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_1 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_21 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_20 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_19 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_18 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_17 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_16 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_15 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_14 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_13 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_12 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_10 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_9 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_8 | {6 7 }
	Port: subconv_3x3_16_strid.1 : ShuffleConvs_1_Downs_7 | {6 7 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		co_cast7 : 1
		co_cast7_cast : 1
		tmp_115 : 1
		p_shl2_cast : 2
		tmp_116 : 3
		tmp_142_cast : 4
		tmp_117 : 1
		p_shl_cast : 2
		tmp_118 : 1
		p_shl1_cast : 2
		tmp_119 : 3
		exitcond8 : 1
		co_5 : 1
		StgValue_28 : 2
		bias_V_addr : 2
		tmp_120 : 1
		tmp_121 : 1
		arrayNo : 2
		arrayNo_cast : 3
		tmp_86 : 1
		tmp_87 : 2
		p_shl3_cast : 3
		tmp_88 : 2
		p_shl4_cast : 3
		tmp_122 : 4
	State 3
		h_cast6_cast : 1
		tmp_123 : 2
		tmp_89 : 3
		p_shl5_cast : 4
		tmp_90 : 3
		p_shl6_cast : 4
		tmp_124 : 5
		exitcond9 : 1
		StgValue_52 : 2
		tmp : 1
	State 4
		w_cast5_cast : 1
		tmp_125 : 2
		tmp_157_cast : 3
		output_V_addr : 4
		exitcond1 : 1
		StgValue_63 : 2
		tmp_s : 1
	State 5
		m_cast4_cast : 1
		tmp_126 : 2
		tmp_91 : 3
		tmp_127 : 3
		exitcond2 : 1
		m_5 : 1
		StgValue_77 : 2
		tmp1 : 1
		tmp1_cast : 1
		tmp_6 : 2
		tmp_6_cast_cast : 3
		tmp_128 : 4
		tmp_92 : 5
		tmp_93 : 5
		tmp_129 : 5
	State 6
		n_cast3_cast : 1
		tmp_130 : 2
		tmp_165_cast : 3
		weight_V_addr : 4
		exitcond : 1
		n_5 : 1
		StgValue_98 : 2
		tmp2 : 1
		tmp2_cast : 1
		tmp_8 : 2
		tmp_8_cast_cast : 3
		tmp_131 : 4
		tmp_166_cast : 5
		ShuffleConvs_1_Downs : 6
		ShuffleConvs_1_Downs_25 : 6
		ShuffleConvs_1_Downs_26 : 6
		ShuffleConvs_1_Downs_27 : 6
		ShuffleConvs_1_Downs_28 : 6
		ShuffleConvs_1_Downs_29 : 6
		ShuffleConvs_1_Downs_30 : 6
		ShuffleConvs_1_Downs_31 : 6
		ShuffleConvs_1_Downs_32 : 6
		ShuffleConvs_1_Downs_33 : 6
		ShuffleConvs_1_Downs_34 : 6
		ShuffleConvs_1_Downs_35 : 6
		ShuffleConvs_1_Downs_36 : 6
		ShuffleConvs_1_Downs_37 : 6
		ShuffleConvs_1_Downs_38 : 6
		ShuffleConvs_1_Downs_39 : 6
		ShuffleConvs_1_Downs_40 : 6
		ShuffleConvs_1_Downs_41 : 6
		ShuffleConvs_1_Downs_42 : 6
		ShuffleConvs_1_Downs_43 : 6
		ShuffleConvs_1_Downs_44 : 6
		ShuffleConvs_1_Downs_45 : 6
		ShuffleConvs_1_Downs_46 : 6
		ShuffleConvs_1_Downs_47 : 6
		weight_V_load : 5
		ShuffleConvs_1_Downs_48 : 7
		ShuffleConvs_1_Downs_49 : 7
		ShuffleConvs_1_Downs_50 : 7
		ShuffleConvs_1_Downs_51 : 7
		ShuffleConvs_1_Downs_52 : 7
		ShuffleConvs_1_Downs_53 : 7
		ShuffleConvs_1_Downs_54 : 7
		ShuffleConvs_1_Downs_55 : 7
		ShuffleConvs_1_Downs_56 : 7
		ShuffleConvs_1_Downs_57 : 7
		ShuffleConvs_1_Downs_58 : 7
		ShuffleConvs_1_Downs_59 : 7
		ShuffleConvs_1_Downs_60 : 7
		ShuffleConvs_1_Downs_61 : 7
		ShuffleConvs_1_Downs_62 : 7
		ShuffleConvs_1_Downs_63 : 7
		ShuffleConvs_1_Downs_64 : 7
		ShuffleConvs_1_Downs_65 : 7
		ShuffleConvs_1_Downs_66 : 7
		ShuffleConvs_1_Downs_67 : 7
		ShuffleConvs_1_Downs_68 : 7
		ShuffleConvs_1_Downs_69 : 7
		ShuffleConvs_1_Downs_70 : 7
		ShuffleConvs_1_Downs_71 : 7
	State 7
		tmp_4 : 1
	State 8
		sum_V : 1
	State 9
		result_V : 1
		StgValue_186 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     next_mul_fu_542    |    0    |    44   |    18   |
|          |     tmp_119_fu_603     |    0    |    32   |    14   |
|          |       co_5_fu_615      |    0    |    23   |    11   |
|          |     tmp_121_fu_627     |    0    |    23   |    11   |
|          |     tmp_122_fu_679     |    0    |    23   |    11   |
|          |     tmp_123_fu_689     |    0    |    35   |    15   |
|          |     tmp_124_fu_718     |    0    |    44   |    18   |
|          |     tmp_125_fu_742     |    0    |    47   |    19   |
|          |       h_5_fu_766       |    0    |    17   |    9    |
|    add   |     tmp_126_fu_776     |    0    |    32   |    14   |
|          |       m_5_fu_799       |    0    |    11   |    8    |
|          |      tmp_6_fu_815      |    0    |    20   |    10   |
|          |     tmp_128_fu_824     |    0    |    26   |    12   |
|          |     tmp_129_fu_841     |    0    |    38   |    16   |
|          |       w_5_fu_847       |    0    |    17   |    9    |
|          |     tmp_130_fu_857     |    0    |    35   |    15   |
|          |       n_5_fu_873       |    0    |    11   |    8    |
|          |      tmp_8_fu_889      |    0    |    20   |    10   |
|          |     tmp_131_fu_898     |    0    |    38   |    16   |
|          |     result_V_fu_984    |    0    |    29   |    13   |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_4_fu_931      |    0    |   150   |    45   |
|----------|------------------------|---------|---------|---------|
|    sub   |     tmp_116_fu_569     |    0    |    29   |    13   |
|          |     tmp_127_fu_787     |    0    |    35   |    15   |
|----------|------------------------|---------|---------|---------|
|          |    exitcond8_fu_609    |    0    |    0    |    3    |
|          |     tmp_120_fu_621     |    0    |    0    |    3    |
|   icmp   |    exitcond9_fu_724    |    0    |    0    |    2    |
|          |    exitcond1_fu_752    |    0    |    0    |    2    |
|          |    exitcond2_fu_793    |    0    |    0    |    1    |
|          |     exitcond_fu_867    |    0    |    0    |    1    |
|----------|------------------------|---------|---------|---------|
|  select  |     arrayNo_fu_633     |    0    |    0    |    6    |
|----------|------------------------|---------|---------|---------|
|    xor   |       tmp1_fu_805      |    0    |    0    |    2    |
|          |       tmp2_fu_879      |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_991       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     co_cast7_fu_548    |    0    |    0    |    0    |
|          |  co_cast7_cast_fu_553  |    0    |    0    |    0    |
|          |   p_shl2_cast_fu_565   |    0    |    0    |    0    |
|          |    p_shl_cast_fu_587   |    0    |    0    |    0    |
|          |   p_shl1_cast_fu_599   |    0    |    0    |    0    |
|          |   arrayNo_cast_fu_641  |    0    |    0    |    0    |
|          |   p_shl3_cast_fu_663   |    0    |    0    |    0    |
|          |   p_shl4_cast_fu_675   |    0    |    0    |    0    |
|          |   h_cast6_cast_fu_685  |    0    |    0    |    0    |
|   zext   |   p_shl5_cast_fu_702   |    0    |    0    |    0    |
|          |   p_shl6_cast_fu_714   |    0    |    0    |    0    |
|          |   w_cast5_cast_fu_738  |    0    |    0    |    0    |
|          |   tmp_157_cast_fu_747  |    0    |    0    |    0    |
|          |   m_cast4_cast_fu_772  |    0    |    0    |    0    |
|          | tmp_6_cast_cast_fu_820 |    0    |    0    |    0    |
|          |   n_cast3_cast_fu_853  |    0    |    0    |    0    |
|          |   tmp_165_cast_fu_862  |    0    |    0    |    0    |
|          | tmp_8_cast_cast_fu_894 |    0    |    0    |    0    |
|          |   tmp_166_cast_fu_903  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_115_fu_557     |    0    |    0    |    0    |
|          |     tmp_117_fu_579     |    0    |    0    |    0    |
|          |     tmp_118_fu_591     |    0    |    0    |    0    |
|          |      tmp_87_fu_655     |    0    |    0    |    0    |
|bitconcatenate|      tmp_88_fu_667     |    0    |    0    |    0    |
|          |      tmp_89_fu_694     |    0    |    0    |    0    |
|          |      tmp_90_fu_706     |    0    |    0    |    0    |
|          |       tmp_fu_730       |    0    |    0    |    0    |
|          |      tmp_s_fu_758      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   tmp_142_cast_fu_575  |    0    |    0    |    0    |
|   sext   |    tmp1_cast_fu_811    |    0    |    0    |    0    |
|          |    tmp2_cast_fu_885    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|      tmp_86_fu_645     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_91_fu_781     |    0    |    0    |    0    |
|    shl   |      tmp_92_fu_829     |    0    |    0    |    0    |
|          |      tmp_93_fu_835     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |   779   |   352   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|ShuffleConvs_1_Downs_25_reg_1107|   10   |
|ShuffleConvs_1_Downs_26_reg_1112|   10   |
|ShuffleConvs_1_Downs_27_reg_1117|   10   |
|ShuffleConvs_1_Downs_28_reg_1122|   10   |
|ShuffleConvs_1_Downs_29_reg_1127|   10   |
|ShuffleConvs_1_Downs_30_reg_1132|   10   |
|ShuffleConvs_1_Downs_31_reg_1137|   10   |
|ShuffleConvs_1_Downs_32_reg_1142|   10   |
|ShuffleConvs_1_Downs_33_reg_1147|   10   |
|ShuffleConvs_1_Downs_34_reg_1152|   10   |
|ShuffleConvs_1_Downs_35_reg_1157|   10   |
|ShuffleConvs_1_Downs_36_reg_1162|   10   |
|ShuffleConvs_1_Downs_37_reg_1167|   10   |
|ShuffleConvs_1_Downs_38_reg_1172|   10   |
|ShuffleConvs_1_Downs_39_reg_1177|   10   |
|ShuffleConvs_1_Downs_40_reg_1182|   10   |
|ShuffleConvs_1_Downs_41_reg_1187|   10   |
|ShuffleConvs_1_Downs_42_reg_1192|   10   |
|ShuffleConvs_1_Downs_43_reg_1197|   10   |
|ShuffleConvs_1_Downs_44_reg_1202|   10   |
|ShuffleConvs_1_Downs_45_reg_1207|   10   |
|ShuffleConvs_1_Downs_46_reg_1212|   10   |
|ShuffleConvs_1_Downs_47_reg_1217|   10   |
|  ShuffleConvs_1_Downs_reg_1102 |   10   |
|      arrayNo_cast_reg_1025     |   32   |
|      bias_V_addr_reg_1020      |    6   |
|          co_5_reg_1015         |    6   |
|           co_reg_450           |    6   |
|          h_5_reg_1061          |    4   |
|            h_reg_472           |    4   |
|          m_5_reg_1074          |    2   |
|            m_reg_508           |    2   |
|          n_5_reg_1097          |    2   |
|            n_reg_531           |    2   |
|        next_mul_reg_997        |   13   |
|     output_V_addr_reg_1048     |   13   |
|         p_09_1_reg_519         |    8   |
|           p_s_reg_496          |    8   |
|         phi_mul_reg_461        |   13   |
|         sum_V_reg_1232         |    8   |
|        tmp_119_reg_1007        |   10   |
|        tmp_122_reg_1030        |   11   |
|        tmp_124_reg_1035        |   14   |
|        tmp_127_reg_1066        |   10   |
|        tmp_129_reg_1079        |   11   |
|      tmp_142_cast_reg_1002     |   10   |
|         tmp_4_reg_1227         |    8   |
|          tmp_reg_1043          |    5   |
|         tmp_s_reg_1056         |    5   |
|          w_5_reg_1084          |    4   |
|            w_reg_484           |    4   |
|     weight_V_addr_reg_1089     |    9   |
|     weight_V_load_reg_1222     |    8   |
+--------------------------------+--------+
|              Total             |   478  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_321 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_326 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_331 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_336 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_341 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_346 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_351 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_356 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_361 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_366 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_371 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_376 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_381 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_386 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_391 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_396 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_401 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_406 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_411 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_416 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_421 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_426 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_431 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_436 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_441 |  p0  |   2  |  10  |   20   ||    9    |
|     h_reg_472     |  p0  |   2  |   4  |    8   ||    9    |
|     w_reg_484     |  p0  |   2  |   4  |    8   ||    9    |
|    p_s_reg_496    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   530  ||  44.464 ||   252   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   779  |   352  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   44   |    -   |   252  |
|  Register |    -   |    -   |   478  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   44   |  1257  |   604  |
+-----------+--------+--------+--------+--------+
