
*** Running vivado
    with args -log MicroBlaze_HardwareXCorr_wrapper_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MicroBlaze_HardwareXCorr_wrapper_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source MicroBlaze_HardwareXCorr_wrapper_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 456.574 ; gain = 162.527
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MicroBlaze_HardwareXCorr_wrapper_0_0
Command: synth_design -top MicroBlaze_HardwareXCorr_wrapper_0_0 -part xc7s25csga225-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11532
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1273.082 ; gain = 409.934
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_HardwareXCorr_wrapper_0_0' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_HardwareXCorr_wrapper_0_0/synth/MicroBlaze_HardwareXCorr_wrapper_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_wrapper' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/hdl/HardwareXCorr_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:13]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_AddressFixer_0_0' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_AddressFixer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_AddressFixer_0_0' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_AddressFixer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_BRAMMUX_0_0' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_BRAMMUX_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_BRAMMUX_0_0' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_BRAMMUX_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_CC_0_0' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_CC_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_CC_0_0' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_CC_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_blk_mem_gen_0_0' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_blk_mem_gen_0_0' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'doutb' of module 'HardwareXCorr_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:137]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'HardwareXCorr_blk_mem_gen_0_0' has 10 connections declared, but only 9 given [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:137]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_blk_mem_gen_0_1' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_blk_mem_gen_0_1' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'doutb' of module 'HardwareXCorr_blk_mem_gen_0_1' is unconnected for instance 'blk_mem_gen_1' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:147]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_1' of module 'HardwareXCorr_blk_mem_gen_0_1' has 10 connections declared, but only 9 given [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:147]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_blk_mem_gen_8_2' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_8_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_blk_mem_gen_8_2' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_8_2_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'HardwareXCorr_blk_mem_gen_8_2' is unconnected for instance 'blk_mem_gen_10' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:157]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_10' of module 'HardwareXCorr_blk_mem_gen_8_2' has 10 connections declared, but only 9 given [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:157]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_blk_mem_gen_8_3' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_8_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_blk_mem_gen_8_3' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_8_3_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'HardwareXCorr_blk_mem_gen_8_3' is unconnected for instance 'blk_mem_gen_11' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:167]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_11' of module 'HardwareXCorr_blk_mem_gen_8_3' has 10 connections declared, but only 9 given [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:167]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_blk_mem_gen_0_2' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_blk_mem_gen_0_2' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_0_2_stub.v:6]
WARNING: [Synth 8-7071] port 'doutb' of module 'HardwareXCorr_blk_mem_gen_0_2' is unconnected for instance 'blk_mem_gen_2' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:177]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_2' of module 'HardwareXCorr_blk_mem_gen_0_2' has 10 connections declared, but only 9 given [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:177]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_blk_mem_gen_0_3' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_blk_mem_gen_0_3' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_0_3_stub.v:6]
WARNING: [Synth 8-7071] port 'doutb' of module 'HardwareXCorr_blk_mem_gen_0_3' is unconnected for instance 'blk_mem_gen_3' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:187]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_3' of module 'HardwareXCorr_blk_mem_gen_0_3' has 10 connections declared, but only 9 given [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:187]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_blk_mem_gen_4_0' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_blk_mem_gen_4_0' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_4_0_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'HardwareXCorr_blk_mem_gen_4_0' is unconnected for instance 'blk_mem_gen_4' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:197]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_4' of module 'HardwareXCorr_blk_mem_gen_4_0' has 10 connections declared, but only 9 given [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:197]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_blk_mem_gen_4_1' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_4_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_blk_mem_gen_4_1' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_4_1_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'HardwareXCorr_blk_mem_gen_4_1' is unconnected for instance 'blk_mem_gen_5' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:207]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_5' of module 'HardwareXCorr_blk_mem_gen_4_1' has 10 connections declared, but only 9 given [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:207]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_blk_mem_gen_4_2' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_4_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_blk_mem_gen_4_2' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_4_2_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'HardwareXCorr_blk_mem_gen_4_2' is unconnected for instance 'blk_mem_gen_6' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:217]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_6' of module 'HardwareXCorr_blk_mem_gen_4_2' has 10 connections declared, but only 9 given [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:217]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_blk_mem_gen_4_3' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_4_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_blk_mem_gen_4_3' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_4_3_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'HardwareXCorr_blk_mem_gen_4_3' is unconnected for instance 'blk_mem_gen_7' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:227]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_7' of module 'HardwareXCorr_blk_mem_gen_4_3' has 10 connections declared, but only 9 given [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:227]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_blk_mem_gen_8_0' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_8_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_blk_mem_gen_8_0' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_8_0_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'HardwareXCorr_blk_mem_gen_8_0' is unconnected for instance 'blk_mem_gen_8' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:237]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_8' of module 'HardwareXCorr_blk_mem_gen_8_0' has 10 connections declared, but only 9 given [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:237]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_blk_mem_gen_8_1' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_8_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_blk_mem_gen_8_1' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_blk_mem_gen_8_1_stub.v:6]
WARNING: [Synth 8-7071] port 'douta' of module 'HardwareXCorr_blk_mem_gen_8_1' is unconnected for instance 'blk_mem_gen_9' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:247]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_9' of module 'HardwareXCorr_blk_mem_gen_8_1' has 10 connections declared, but only 9 given [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:247]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_clk1Mhz_0_0' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_clk1Mhz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_clk1Mhz_0_0' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_clk1Mhz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_clk_wiz_0_0' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_clk_wiz_0_0' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_dds_compiler_1_0' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_dds_compiler_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_dds_compiler_1_0' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_dds_compiler_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axis_data_tvalid' of module 'HardwareXCorr_dds_compiler_1_0' is unconnected for instance 'dds_compiler_1' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:263]
WARNING: [Synth 8-7071] port 'm_axis_phase_tvalid' of module 'HardwareXCorr_dds_compiler_1_0' is unconnected for instance 'dds_compiler_1' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:263]
WARNING: [Synth 8-7071] port 'm_axis_phase_tdata' of module 'HardwareXCorr_dds_compiler_1_0' is unconnected for instance 'dds_compiler_1' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:263]
WARNING: [Synth 8-7023] instance 'dds_compiler_1' of module 'HardwareXCorr_dds_compiler_1_0' has 5 connections declared, but only 2 given [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:263]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_waveParser_0_0' [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_waveParser_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_waveParser_0_0' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/.Xil/Vivado-1512-DESKTOP-C8C4U9T/realtime/HardwareXCorr_waveParser_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_xlconstant_0_0' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_xlconstant_0_0/synth/HardwareXCorr_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ipshared/b0f2/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_xlconstant_0_0' (0#1) [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_xlconstant_0_0/synth/HardwareXCorr_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'HardwareXCorr_xlslice_0_0' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_xlslice_0_0/synth/HardwareXCorr_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_xlslice_0_0' (0#1) [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_xlslice_0_0/synth/HardwareXCorr_xlslice_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr' (0#1) [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/synth/HardwareXCorr.v:13]
INFO: [Synth 8-6155] done synthesizing module 'HardwareXCorr_wrapper' (0#1) [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/hdl/HardwareXCorr_wrapper.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_HardwareXCorr_wrapper_0_0' (0#1) [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_HardwareXCorr_wrapper_0_0/synth/MicroBlaze_HardwareXCorr_wrapper_0_0.v:53]
WARNING: [Synth 8-7129] Port Din[15] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.461 ; gain = 504.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.461 ; gain = 504.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.461 ; gain = 504.312
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1367.461 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_clk_wiz_0_0/HardwareXCorr_clk_wiz_0_0/HardwareXCorr_clk_wiz_0_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/clk_wiz_0'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_clk_wiz_0_0/HardwareXCorr_clk_wiz_0_0/HardwareXCorr_clk_wiz_0_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/clk_wiz_0'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_dds_compiler_1_0/HardwareXCorr_dds_compiler_1_0/HardwareXCorr_dds_compiler_1_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/dds_compiler_1'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_dds_compiler_1_0/HardwareXCorr_dds_compiler_1_0/HardwareXCorr_dds_compiler_1_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/dds_compiler_1'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_0_0/HardwareXCorr_blk_mem_gen_0_0/HardwareXCorr_blk_mem_gen_4_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_0_0/HardwareXCorr_blk_mem_gen_0_0/HardwareXCorr_blk_mem_gen_4_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_0'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_0_1/HardwareXCorr_blk_mem_gen_0_1/HardwareXCorr_blk_mem_gen_4_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_1'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_0_1/HardwareXCorr_blk_mem_gen_0_1/HardwareXCorr_blk_mem_gen_4_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_1'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_0_2/HardwareXCorr_blk_mem_gen_0_2/HardwareXCorr_blk_mem_gen_4_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_2'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_0_2/HardwareXCorr_blk_mem_gen_0_2/HardwareXCorr_blk_mem_gen_4_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_2'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_0_3/HardwareXCorr_blk_mem_gen_0_3/HardwareXCorr_blk_mem_gen_4_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_3'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_0_3/HardwareXCorr_blk_mem_gen_0_3/HardwareXCorr_blk_mem_gen_4_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_3'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_4_0/HardwareXCorr_blk_mem_gen_4_0/HardwareXCorr_blk_mem_gen_4_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_4'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_4_0/HardwareXCorr_blk_mem_gen_4_0/HardwareXCorr_blk_mem_gen_4_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_4'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_4_1/HardwareXCorr_blk_mem_gen_4_1/HardwareXCorr_blk_mem_gen_4_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_5'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_4_1/HardwareXCorr_blk_mem_gen_4_1/HardwareXCorr_blk_mem_gen_4_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_5'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_4_2/HardwareXCorr_blk_mem_gen_4_2/HardwareXCorr_blk_mem_gen_4_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_6'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_4_2/HardwareXCorr_blk_mem_gen_4_2/HardwareXCorr_blk_mem_gen_4_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_6'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_4_3/HardwareXCorr_blk_mem_gen_4_3/HardwareXCorr_blk_mem_gen_4_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_7'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_4_3/HardwareXCorr_blk_mem_gen_4_3/HardwareXCorr_blk_mem_gen_4_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_7'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_8_0/HardwareXCorr_blk_mem_gen_8_0/HardwareXCorr_blk_mem_gen_8_3_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_8'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_8_0/HardwareXCorr_blk_mem_gen_8_0/HardwareXCorr_blk_mem_gen_8_3_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_8'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_8_1/HardwareXCorr_blk_mem_gen_8_1/HardwareXCorr_blk_mem_gen_8_3_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_9'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_8_1/HardwareXCorr_blk_mem_gen_8_1/HardwareXCorr_blk_mem_gen_8_3_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_9'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_8_2/HardwareXCorr_blk_mem_gen_8_2/HardwareXCorr_blk_mem_gen_8_3_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_10'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_8_2/HardwareXCorr_blk_mem_gen_8_2/HardwareXCorr_blk_mem_gen_8_3_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_10'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_8_3/HardwareXCorr_blk_mem_gen_8_3/HardwareXCorr_blk_mem_gen_8_3_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_11'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_blk_mem_gen_8_3/HardwareXCorr_blk_mem_gen_8_3/HardwareXCorr_blk_mem_gen_8_3_in_context.xdc] for cell 'inst/HardwareXCorr_i/blk_mem_gen_11'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_BRAMMUX_0_0/HardwareXCorr_BRAMMUX_0_0/HardwareXCorr_BRAMMUX_0_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/BRAMMUX_0'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_BRAMMUX_0_0/HardwareXCorr_BRAMMUX_0_0/HardwareXCorr_BRAMMUX_0_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/BRAMMUX_0'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_clk1Mhz_0_0/HardwareXCorr_clk1Mhz_0_0/HardwareXCorr_clk1Mhz_0_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/clk1Mhz_0'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_clk1Mhz_0_0/HardwareXCorr_clk1Mhz_0_0/HardwareXCorr_clk1Mhz_0_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/clk1Mhz_0'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_AddressFixer_0_0/HardwareXCorr_AddressFixer_0_0/HardwareXCorr_AddressFixer_0_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/AddressFixer_0'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_AddressFixer_0_0/HardwareXCorr_AddressFixer_0_0/HardwareXCorr_AddressFixer_0_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/AddressFixer_0'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_waveParser_0_0/HardwareXCorr_waveParser_0_0/HardwareXCorr_waveParser_0_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/waveParser_0'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_waveParser_0_0/HardwareXCorr_waveParser_0_0/HardwareXCorr_waveParser_0_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/waveParser_0'
Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_CC_0_0/HardwareXCorr_CC_0_0/HardwareXCorr_CC_0_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/CC_0'
Finished Parsing XDC File [c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_CC_0_0/HardwareXCorr_CC_0_0/HardwareXCorr_CC_0_0_in_context.xdc] for cell 'inst/HardwareXCorr_i/CC_0'
Parsing XDC File [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1387.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1387.602 ; gain = 0.055
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1387.602 ; gain = 524.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1387.602 ; gain = 524.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_0. (constraint file  c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_clk_wiz_0_0/HardwareXCorr_clk_wiz_0_0/HardwareXCorr_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_0. (constraint file  c:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/HardwareXCorr/ip/HardwareXCorr_clk_wiz_0_0/HardwareXCorr_clk_wiz_0_0/HardwareXCorr_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/dds_compiler_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/blk_mem_gen_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/blk_mem_gen_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/blk_mem_gen_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/blk_mem_gen_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/blk_mem_gen_5. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/blk_mem_gen_6. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/blk_mem_gen_7. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/blk_mem_gen_8. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/blk_mem_gen_9. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/blk_mem_gen_10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/blk_mem_gen_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/BRAMMUX_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/clk1Mhz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/AddressFixer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/waveParser_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HardwareXCorr_i/CC_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1387.602 ; gain = 524.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1387.602 ; gain = 524.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Din[15] in module HardwareXCorr_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[14] in module HardwareXCorr_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[13] in module HardwareXCorr_xlslice_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[12] in module HardwareXCorr_xlslice_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1387.602 ; gain = 524.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1387.602 ; gain = 524.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1387.602 ; gain = 524.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1387.602 ; gain = 524.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1387.602 ; gain = 524.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1387.602 ; gain = 524.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1387.602 ; gain = 524.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1387.602 ; gain = 524.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1387.602 ; gain = 524.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1387.602 ; gain = 524.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |HardwareXCorr_AddressFixer_0_0 |         1|
|2     |HardwareXCorr_BRAMMUX_0_0      |         1|
|3     |HardwareXCorr_CC_0_0           |         1|
|4     |HardwareXCorr_blk_mem_gen_0_0  |         1|
|5     |HardwareXCorr_blk_mem_gen_0_1  |         1|
|6     |HardwareXCorr_blk_mem_gen_8_2  |         1|
|7     |HardwareXCorr_blk_mem_gen_8_3  |         1|
|8     |HardwareXCorr_blk_mem_gen_0_2  |         1|
|9     |HardwareXCorr_blk_mem_gen_0_3  |         1|
|10    |HardwareXCorr_blk_mem_gen_4_0  |         1|
|11    |HardwareXCorr_blk_mem_gen_4_1  |         1|
|12    |HardwareXCorr_blk_mem_gen_4_2  |         1|
|13    |HardwareXCorr_blk_mem_gen_4_3  |         1|
|14    |HardwareXCorr_blk_mem_gen_8_0  |         1|
|15    |HardwareXCorr_blk_mem_gen_8_1  |         1|
|16    |HardwareXCorr_clk1Mhz_0_0      |         1|
|17    |HardwareXCorr_clk_wiz_0_0      |         1|
|18    |HardwareXCorr_dds_compiler_1_0 |         1|
|19    |HardwareXCorr_waveParser_0_0   |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |HardwareXCorr_AddressFixer_0 |     1|
|2     |HardwareXCorr_BRAMMUX_0      |     1|
|3     |HardwareXCorr_CC_0           |     1|
|4     |HardwareXCorr_blk_mem_gen_0  |     4|
|8     |HardwareXCorr_blk_mem_gen_4  |     4|
|12    |HardwareXCorr_blk_mem_gen_8  |     4|
|16    |HardwareXCorr_clk1Mhz_0      |     1|
|17    |HardwareXCorr_clk_wiz_0      |     1|
|18    |HardwareXCorr_dds_compiler_1 |     1|
|19    |HardwareXCorr_waveParser_0   |     1|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1387.602 ; gain = 524.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1387.602 ; gain = 504.312
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1387.602 ; gain = 524.453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1387.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1403.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 263023bf
INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1407.684 ; gain = 910.957
INFO: [Common 17-1381] The checkpoint 'C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/MicroBlaze_HardwareXCorr_wrapper_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP MicroBlaze_HardwareXCorr_wrapper_0_0, cache-ID = e163ac20e917aa8d
INFO: [Coretcl 2-1174] Renamed 22 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/JamesWilliamson/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_HardwareXCorr_wrapper_0_0_synth_1/MicroBlaze_HardwareXCorr_wrapper_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MicroBlaze_HardwareXCorr_wrapper_0_0_utilization_synth.rpt -pb MicroBlaze_HardwareXCorr_wrapper_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 16 04:12:10 2024...
