--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml RegDespL_R.twx RegDespL_R.ncd -o RegDespL_R.twr
RegDespL_R.pcf -ucf pines0.ucf

Design file:              RegDespL_R.ncd
Physical constraint file: RegDespL_R.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1055 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.910ns.
--------------------------------------------------------------------------------

Paths for end point u0/cuenta_21 (SLICE_X16Y43.B3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_9 (FF)
  Destination:          u0/cuenta_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.863ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.241 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_9 to u0/cuenta_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.AQ      Tcko                  0.391   u0/cuenta<12>
                                                       u0/cuenta_9
    SLICE_X19Y40.A1      net (fanout=2)        1.070   u0/cuenta<9>
    SLICE_X19Y40.A       Tilo                  0.259   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X15Y41.A6      net (fanout=2)        0.791   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y41.A       Tilo                  0.259   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X16Y43.B3      net (fanout=13)       0.752   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X16Y43.CLK     Tas                   0.341   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_211
                                                       u0/cuenta_21
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (1.250ns logic, 2.613ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_8 (FF)
  Destination:          u0/cuenta_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.782ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.241 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_8 to u0/cuenta_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.DQ      Tcko                  0.391   u0/cuenta<8>
                                                       u0/cuenta_8
    SLICE_X19Y40.A3      net (fanout=2)        0.989   u0/cuenta<8>
    SLICE_X19Y40.A       Tilo                  0.259   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X15Y41.A6      net (fanout=2)        0.791   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y41.A       Tilo                  0.259   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X16Y43.B3      net (fanout=13)       0.752   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X16Y43.CLK     Tas                   0.341   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_211
                                                       u0/cuenta_21
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (1.250ns logic, 2.532ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_7 (FF)
  Destination:          u0/cuenta_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.765ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.241 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_7 to u0/cuenta_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.CQ      Tcko                  0.391   u0/cuenta<8>
                                                       u0/cuenta_7
    SLICE_X19Y40.A4      net (fanout=2)        0.972   u0/cuenta<7>
    SLICE_X19Y40.A       Tilo                  0.259   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X15Y41.A6      net (fanout=2)        0.791   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y41.A       Tilo                  0.259   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X16Y43.B3      net (fanout=13)       0.752   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X16Y43.CLK     Tas                   0.341   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_211
                                                       u0/cuenta_21
    -------------------------------------------------  ---------------------------
    Total                                      3.765ns (1.250ns logic, 2.515ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_20 (SLICE_X16Y43.A4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_9 (FF)
  Destination:          u0/cuenta_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.777ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.241 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_9 to u0/cuenta_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.AQ      Tcko                  0.391   u0/cuenta<12>
                                                       u0/cuenta_9
    SLICE_X19Y40.A1      net (fanout=2)        1.070   u0/cuenta<9>
    SLICE_X19Y40.A       Tilo                  0.259   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X15Y41.A6      net (fanout=2)        0.791   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y41.A       Tilo                  0.259   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X16Y43.A4      net (fanout=13)       0.666   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X16Y43.CLK     Tas                   0.341   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_201
                                                       u0/cuenta_20
    -------------------------------------------------  ---------------------------
    Total                                      3.777ns (1.250ns logic, 2.527ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_8 (FF)
  Destination:          u0/cuenta_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.241 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_8 to u0/cuenta_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.DQ      Tcko                  0.391   u0/cuenta<8>
                                                       u0/cuenta_8
    SLICE_X19Y40.A3      net (fanout=2)        0.989   u0/cuenta<8>
    SLICE_X19Y40.A       Tilo                  0.259   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X15Y41.A6      net (fanout=2)        0.791   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y41.A       Tilo                  0.259   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X16Y43.A4      net (fanout=13)       0.666   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X16Y43.CLK     Tas                   0.341   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_201
                                                       u0/cuenta_20
    -------------------------------------------------  ---------------------------
    Total                                      3.696ns (1.250ns logic, 2.446ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_7 (FF)
  Destination:          u0/cuenta_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.679ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.241 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_7 to u0/cuenta_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.CQ      Tcko                  0.391   u0/cuenta<8>
                                                       u0/cuenta_7
    SLICE_X19Y40.A4      net (fanout=2)        0.972   u0/cuenta<7>
    SLICE_X19Y40.A       Tilo                  0.259   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X15Y41.A6      net (fanout=2)        0.791   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y41.A       Tilo                  0.259   u0/cuenta<15>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5_1
    SLICE_X16Y43.A4      net (fanout=13)       0.666   u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X16Y43.CLK     Tas                   0.341   u0/cuenta<23>
                                                       u0/Mcount_cuenta_eqn_201
                                                       u0/cuenta_20
    -------------------------------------------------  ---------------------------
    Total                                      3.679ns (1.250ns logic, 2.429ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_10 (SLICE_X15Y40.B1), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_9 (FF)
  Destination:          u0/cuenta_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.782ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_9 to u0/cuenta_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.AQ      Tcko                  0.391   u0/cuenta<12>
                                                       u0/cuenta_9
    SLICE_X19Y40.A1      net (fanout=2)        1.070   u0/cuenta<9>
    SLICE_X19Y40.A       Tilo                  0.259   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X15Y38.A6      net (fanout=2)        0.797   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y38.A       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X15Y40.B1      net (fanout=13)       0.684   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X15Y40.CLK     Tas                   0.322   u0/cuenta<12>
                                                       u0/Mcount_cuenta_eqn_101
                                                       u0/cuenta_10
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (1.231ns logic, 2.551ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_8 (FF)
  Destination:          u0/cuenta_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.701ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.239 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_8 to u0/cuenta_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.DQ      Tcko                  0.391   u0/cuenta<8>
                                                       u0/cuenta_8
    SLICE_X19Y40.A3      net (fanout=2)        0.989   u0/cuenta<8>
    SLICE_X19Y40.A       Tilo                  0.259   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X15Y38.A6      net (fanout=2)        0.797   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y38.A       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X15Y40.B1      net (fanout=13)       0.684   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X15Y40.CLK     Tas                   0.322   u0/cuenta<12>
                                                       u0/Mcount_cuenta_eqn_101
                                                       u0/cuenta_10
    -------------------------------------------------  ---------------------------
    Total                                      3.701ns (1.231ns logic, 2.470ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u0/cuenta_7 (FF)
  Destination:          u0/cuenta_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.684ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.239 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u0/cuenta_7 to u0/cuenta_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y39.CQ      Tcko                  0.391   u0/cuenta<8>
                                                       u0/cuenta_7
    SLICE_X19Y40.A4      net (fanout=2)        0.972   u0/cuenta<7>
    SLICE_X19Y40.A       Tilo                  0.259   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>4
    SLICE_X15Y38.A6      net (fanout=2)        0.797   u0/PWR_4_o_cuenta[25]_equal_1_o<25>3
    SLICE_X15Y38.A       Tilo                  0.259   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
    SLICE_X15Y40.B1      net (fanout=13)       0.684   u0/PWR_4_o_cuenta[25]_equal_1_o
    SLICE_X15Y40.CLK     Tas                   0.322   u0/cuenta<12>
                                                       u0/Mcount_cuenta_eqn_101
                                                       u0/cuenta_10
    -------------------------------------------------  ---------------------------
    Total                                      3.684ns (1.231ns logic, 2.453ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u0/aux (SLICE_X18Y21.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/aux (FF)
  Destination:          u0/aux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/aux to u0/aux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y21.AQ      Tcko                  0.234   u0/aux
                                                       u0/aux
    SLICE_X18Y21.A6      net (fanout=2)        0.025   u0/aux
    SLICE_X18Y21.CLK     Tah         (-Th)    -0.197   u0/aux
                                                       u0/aux_rstpot
                                                       u0/aux
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.431ns logic, 0.025ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point u0/unseg (SLICE_X15Y38.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.850ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_18 (FF)
  Destination:          u0/unseg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_18 to u0/unseg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.CQ      Tcko                  0.198   u0/cuenta<19>
                                                       u0/cuenta_18
    SLICE_X15Y38.A5      net (fanout=3)        0.439   u0/cuenta<18>
    SLICE_X15Y38.CLK     Tah         (-Th)    -0.215   u0/cuenta<0>
                                                       u0/PWR_4_o_cuenta[25]_equal_1_o<25>5
                                                       u0/unseg
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.413ns logic, 0.439ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point u0/cuenta_25 (SLICE_X15Y43.B6), 26 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.893ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_25 (FF)
  Destination:          u0/cuenta_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.893ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_25 to u0/cuenta_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.BQ      Tcko                  0.198   u0/cuenta<25>
                                                       u0/cuenta_25
    SLICE_X14Y44.B6      net (fanout=2)        0.119   u0/cuenta<25>
    SLICE_X14Y44.BMUX    Topbb                 0.244   Result<25>
                                                       u0/cuenta<25>_rt
                                                       u0/Mcount_cuenta_xor<25>
    SLICE_X15Y43.B6      net (fanout=1)        0.117   Result<25>
    SLICE_X15Y43.CLK     Tah         (-Th)    -0.215   u0/cuenta<25>
                                                       u0/Mcount_cuenta_eqn_251
                                                       u0/cuenta_25
    -------------------------------------------------  ---------------------------
    Total                                      0.893ns (0.657ns logic, 0.236ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_24 (FF)
  Destination:          u0/cuenta_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.013ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_24 to u0/cuenta_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y43.AQ      Tcko                  0.198   u0/cuenta<25>
                                                       u0/cuenta_24
    SLICE_X14Y44.A4      net (fanout=3)        0.211   u0/cuenta<24>
    SLICE_X14Y44.BMUX    Topab                 0.272   Result<25>
                                                       u0/cuenta<24>_rt
                                                       u0/Mcount_cuenta_xor<25>
    SLICE_X15Y43.B6      net (fanout=1)        0.117   Result<25>
    SLICE_X15Y43.CLK     Tah         (-Th)    -0.215   u0/cuenta<25>
                                                       u0/Mcount_cuenta_eqn_251
                                                       u0/cuenta_25
    -------------------------------------------------  ---------------------------
    Total                                      1.013ns (0.685ns logic, 0.328ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u0/cuenta_11 (FF)
  Destination:          u0/cuenta_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.048ns (Levels of Logic = 6)
  Clock Path Skew:      0.009ns (0.038 - 0.029)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u0/cuenta_11 to u0/cuenta_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.CQ      Tcko                  0.198   u0/cuenta<12>
                                                       u0/cuenta_11
    SLICE_X14Y40.D5      net (fanout=2)        0.078   u0/cuenta<11>
    SLICE_X14Y40.COUT    Topcyd                0.187   u0/Mcount_cuenta_cy<11>
                                                       u0/cuenta<11>_rt
                                                       u0/Mcount_cuenta_cy<11>
    SLICE_X14Y41.CIN     net (fanout=1)        0.001   u0/Mcount_cuenta_cy<11>
    SLICE_X14Y41.COUT    Tbyp                  0.032   u0/Mcount_cuenta_cy<15>
                                                       u0/Mcount_cuenta_cy<15>
    SLICE_X14Y42.CIN     net (fanout=1)        0.001   u0/Mcount_cuenta_cy<15>
    SLICE_X14Y42.COUT    Tbyp                  0.032   u0/Mcount_cuenta_cy<19>
                                                       u0/Mcount_cuenta_cy<19>
    SLICE_X14Y43.CIN     net (fanout=1)        0.001   u0/Mcount_cuenta_cy<19>
    SLICE_X14Y43.COUT    Tbyp                  0.032   u0/Mcount_cuenta_cy<23>
                                                       u0/Mcount_cuenta_cy<23>
    SLICE_X14Y44.CIN     net (fanout=1)        0.001   u0/Mcount_cuenta_cy<23>
    SLICE_X14Y44.BMUX    Tcinb                 0.153   Result<25>
                                                       u0/Mcount_cuenta_xor<25>
    SLICE_X15Y43.B6      net (fanout=1)        0.117   Result<25>
    SLICE_X15Y43.CLK     Tah         (-Th)    -0.215   u0/cuenta<25>
                                                       u0/Mcount_cuenta_eqn_251
                                                       u0/cuenta_25
    -------------------------------------------------  ---------------------------
    Total                                      1.048ns (0.849ns logic, 0.199ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: u0/cuenta<4>/CLK
  Logical resource: u0/cuenta_1/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: u0/cuenta<4>/SR
  Logical resource: u0/cuenta_1/SR
  Location pin: SLICE_X16Y38.SR
  Clock network: clear_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.910|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1055 paths, 0 nets, and 132 connections

Design statistics:
   Minimum period:   3.910ns{1}   (Maximum frequency: 255.754MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 18 10:50:12 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



