Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 29 16:56:57 2023
| Host         : DESKTOP-RSF5MMH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Lab05_timing_summary_routed.rpt -pb Lab05_timing_summary_routed.pb -rpx Lab05_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab05
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       48          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-20  Warning           Non-clocked latch                                                 64          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (416)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (164)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (416)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: BTN[0] (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: SW[3] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: SW[8] (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: divider/clk_1s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (164)
--------------------------------------------------
 There are 164 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  175          inf        0.000                      0                  175           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            selectLed/F_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.302ns  (logic 2.348ns (32.150%)  route 4.954ns (67.850%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=37, routed)          3.283     4.761    regfile/SW_IBUF[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.124     4.885 f  regfile/F[7]_i_19/O
                         net (fo=1, routed)           0.000     4.885    regfile/F[7]_i_19_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I0_O)      0.212     5.097 f  regfile/F_reg[7]_i_11/O
                         net (fo=1, routed)           0.000     5.097    regfile/F_reg[7]_i_11_n_0
    SLICE_X3Y79          MUXF8 (Prop_muxf8_I1_O)      0.094     5.191 f  regfile/F_reg[7]_i_4/O
                         net (fo=10, routed)          0.954     6.144    regfile/F_reg[7]_i_4_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.316     6.460 r  regfile/F[7]_i_7/O
                         net (fo=1, routed)           0.717     7.178    regfile/F[7]_i_7_n_0
    SLICE_X2Y81          LUT6 (Prop_lut6_I5_O)        0.124     7.302 r  regfile/F[7]_i_1/O
                         net (fo=1, routed)           0.000     7.302    selectLed/D[4]
    SLICE_X2Y81          FDRE                                         r  selectLed/F_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            selectLed/F_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.958ns  (logic 2.629ns (37.778%)  route 4.329ns (62.222%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=37, routed)          2.851     4.330    regfile/SW_IBUF[1]
    SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.454 r  regfile/F[4]_i_9/O
                         net (fo=1, routed)           0.000     4.454    regfile/F[4]_i_9_n_0
    SLICE_X5Y78          MUXF7 (Prop_muxf7_I1_O)      0.245     4.699 r  regfile/F_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     4.699    regfile/F_reg[4]_i_6_n_0
    SLICE_X5Y78          MUXF8 (Prop_muxf8_I0_O)      0.104     4.803 r  regfile/F_reg[4]_i_3/O
                         net (fo=11, routed)          1.177     5.980    regfile/F_reg[4]_i_3_n_0
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.344     6.324 f  regfile/F[6]_i_2/O
                         net (fo=1, routed)           0.302     6.626    regfile/F[6]_i_2_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.332     6.958 r  regfile/F[6]_i_1/O
                         net (fo=1, routed)           0.000     6.958    selectLed/D[3]
    SLICE_X2Y80          FDRE                                         r  selectLed/F_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            selectLed/F_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.867ns  (logic 2.348ns (34.188%)  route 4.519ns (65.812%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=37, routed)          3.283     4.761    regfile/SW_IBUF[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.124     4.885 f  regfile/F[7]_i_19/O
                         net (fo=1, routed)           0.000     4.885    regfile/F[7]_i_19_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I0_O)      0.212     5.097 f  regfile/F_reg[7]_i_11/O
                         net (fo=1, routed)           0.000     5.097    regfile/F_reg[7]_i_11_n_0
    SLICE_X3Y79          MUXF8 (Prop_muxf8_I1_O)      0.094     5.191 f  regfile/F_reg[7]_i_4/O
                         net (fo=10, routed)          0.652     5.843    regfile/F_reg[7]_i_4_n_0
    SLICE_X1Y80          LUT2 (Prop_lut2_I0_O)        0.316     6.159 f  regfile/F[2]_i_3/O
                         net (fo=2, routed)           0.584     6.743    regfile/F[2]_i_3_n_0
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.124     6.867 r  regfile/F[1]_i_1/O
                         net (fo=1, routed)           0.000     6.867    selectLed/D[0]
    SLICE_X1Y81          FDRE                                         r  selectLed/F_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            selectLed/F_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.854ns  (logic 2.629ns (38.353%)  route 4.225ns (61.647%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=37, routed)          2.852     4.332    regfile/SW_IBUF[1]
    SLICE_X4Y78          LUT6 (Prop_lut6_I2_O)        0.124     4.456 f  regfile/F[6]_i_10/O
                         net (fo=1, routed)           0.000     4.456    regfile/F[6]_i_10_n_0
    SLICE_X4Y78          MUXF7 (Prop_muxf7_I1_O)      0.245     4.701 f  regfile/F_reg[6]_i_6/O
                         net (fo=1, routed)           0.000     4.701    regfile/F_reg[6]_i_6_n_0
    SLICE_X4Y78          MUXF8 (Prop_muxf8_I0_O)      0.104     4.805 f  regfile/F_reg[6]_i_3/O
                         net (fo=10, routed)          0.945     5.750    regfile/F_reg[6]_i_3_n_0
    SLICE_X2Y81          LUT2 (Prop_lut2_I0_O)        0.345     6.095 f  regfile/F[2]_i_2/O
                         net (fo=2, routed)           0.427     6.523    regfile/F[2]_i_2_n_0
    SLICE_X1Y80          LUT6 (Prop_lut6_I0_O)        0.331     6.854 r  regfile/F[2]_i_1/O
                         net (fo=1, routed)           0.000     6.854    selectLed/D[1]
    SLICE_X1Y80          FDRE                                         r  selectLed/F_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            selectLed/F_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.743ns  (logic 2.436ns (36.118%)  route 4.308ns (63.882%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=37, routed)          3.283     4.761    regfile/SW_IBUF[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.124     4.885 f  regfile/F[7]_i_19/O
                         net (fo=1, routed)           0.000     4.885    regfile/F[7]_i_19_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I0_O)      0.212     5.097 f  regfile/F_reg[7]_i_11/O
                         net (fo=1, routed)           0.000     5.097    regfile/F_reg[7]_i_11_n_0
    SLICE_X3Y79          MUXF8 (Prop_muxf8_I1_O)      0.094     5.191 f  regfile/F_reg[7]_i_4/O
                         net (fo=10, routed)          1.024     6.215    regfile/F_reg[7]_i_4_n_0
    SLICE_X3Y81          LUT6 (Prop_lut6_I5_O)        0.316     6.531 r  regfile/F[5]_i_2/O
                         net (fo=1, routed)           0.000     6.531    selectLed/F_reg[5]_0
    SLICE_X3Y81          MUXF7 (Prop_muxf7_I0_O)      0.212     6.743 r  selectLed/F_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     6.743    selectLed/F_reg[5]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  selectLed/F_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selectLed/F_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.689ns  (logic 4.068ns (60.820%)  route 2.621ns (39.180%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  selectLed/F_reg[4]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  selectLed/F_reg[4]/Q
                         net (fo=1, routed)           2.621     3.139    F_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550     6.689 r  F_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.689    F[4]
    K13                                                               r  F[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            selectLed/F_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.672ns  (logic 2.436ns (36.503%)  route 4.237ns (63.497%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=37, routed)          3.283     4.761    regfile/SW_IBUF[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I4_O)        0.124     4.885 r  regfile/F[7]_i_19/O
                         net (fo=1, routed)           0.000     4.885    regfile/F[7]_i_19_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I0_O)      0.212     5.097 r  regfile/F_reg[7]_i_11/O
                         net (fo=1, routed)           0.000     5.097    regfile/F_reg[7]_i_11_n_0
    SLICE_X3Y79          MUXF8 (Prop_muxf8_I1_O)      0.094     5.191 r  regfile/F_reg[7]_i_4/O
                         net (fo=10, routed)          0.953     6.144    regfile/F_reg[7]_i_4_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I3_O)        0.316     6.460 r  regfile/F[3]_i_2/O
                         net (fo=1, routed)           0.000     6.460    selectLed/F_reg[3]_0
    SLICE_X4Y81          MUXF7 (Prop_muxf7_I0_O)      0.212     6.672 r  selectLed/F_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.672    selectLed/F_reg[3]_i_1_n_0
    SLICE_X4Y81          FDRE                                         r  selectLed/F_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selectLed/F_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.598ns  (logic 4.033ns (61.121%)  route 2.565ns (38.879%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  selectLed/F_reg[1]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  selectLed/F_reg[1]/Q
                         net (fo=1, routed)           2.565     3.021    F_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         3.577     6.598 r  F_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.598    F[1]
    T10                                                               r  F[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selectLed/AN_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.595ns  (logic 4.030ns (61.112%)  route 2.565ns (38.888%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDSE                         0.000     0.000 r  selectLed/AN_reg[2]/C
    SLICE_X0Y81          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  selectLed/AN_reg[2]/Q
                         net (fo=1, routed)           2.565     3.021    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     6.595 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.595    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selectLed/F_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            F[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.594ns  (logic 4.011ns (60.833%)  route 2.583ns (39.167%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  selectLed/F_reg[2]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  selectLed/F_reg[2]/Q
                         net (fo=1, routed)           2.583     3.039    F_OBUF[2]
    R10                  OBUF (Prop_obuf_I_O)         3.555     6.594 r  F_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.594    F[2]
    R10                                                               r  F[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selectLed/i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            selectLed/AN_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.128ns (38.051%)  route 0.208ns (61.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  selectLed/i_reg[1]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  selectLed/i_reg[1]/Q
                         net (fo=21, routed)          0.208     0.336    selectLed/Q[1]
    SLICE_X0Y81          FDSE                                         r  selectLed/AN_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_clk_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_clk_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE                         0.000     0.000 r  divider/count_clk_reg[10]/C
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/count_clk_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    divider/count_clk_reg[10]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  divider/count_clk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    divider/count_clk_reg[8]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  divider/count_clk_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_clk_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_clk_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE                         0.000     0.000 r  divider/count_clk_reg[14]/C
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/count_clk_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    divider/count_clk_reg[14]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  divider/count_clk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    divider/count_clk_reg[12]_i_1_n_5
    SLICE_X0Y85          FDRE                                         r  divider/count_clk_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_clk_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_clk_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE                         0.000     0.000 r  divider/count_clk_reg[18]/C
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/count_clk_reg[18]/Q
                         net (fo=2, routed)           0.134     0.275    divider/count_clk_reg[18]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  divider/count_clk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    divider/count_clk_reg[16]_i_1_n_5
    SLICE_X0Y86          FDRE                                         r  divider/count_clk_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_clk_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_clk_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  divider/count_clk_reg[26]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/count_clk_reg[26]/Q
                         net (fo=2, routed)           0.134     0.275    divider/count_clk_reg[26]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  divider/count_clk_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    divider/count_clk_reg[24]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  divider/count_clk_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_clk_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_clk_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE                         0.000     0.000 r  divider/count_clk_reg[6]/C
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/count_clk_reg[6]/Q
                         net (fo=2, routed)           0.134     0.275    divider/count_clk_reg[6]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  divider/count_clk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    divider/count_clk_reg[4]_i_1_n_5
    SLICE_X0Y83          FDRE                                         r  divider/count_clk_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_clk_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_clk_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE                         0.000     0.000 r  divider/count_clk_reg[22]/C
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/count_clk_reg[22]/Q
                         net (fo=2, routed)           0.134     0.275    divider/count_clk_reg[22]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  divider/count_clk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    divider/count_clk_reg[20]_i_1_n_5
    SLICE_X0Y87          FDRE                                         r  divider/count_clk_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/count_clk_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/count_clk_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  divider/count_clk_reg[30]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  divider/count_clk_reg[30]/Q
                         net (fo=2, routed)           0.134     0.275    divider/count_clk_reg[30]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  divider/count_clk_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    divider/count_clk_reg[28]_i_1_n_5
    SLICE_X0Y89          FDRE                                         r  divider/count_clk_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selectLed/i_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            selectLed/AN_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.128ns (32.993%)  route 0.260ns (67.007%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  selectLed/i_reg[1]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  selectLed/i_reg[1]/Q
                         net (fo=21, routed)          0.260     0.388    selectLed/Q[1]
    SLICE_X1Y82          FDSE                                         r  selectLed/AN_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/clk_1s_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/clk_1s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.162%)  route 0.200ns (48.838%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE                         0.000     0.000 r  divider/clk_1s_reg/C
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  divider/clk_1s_reg/Q
                         net (fo=14, routed)          0.200     0.364    divider/clk_1s
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.045     0.409 r  divider/clk_1s_i_1/O
                         net (fo=1, routed)           0.000     0.409    divider/clk_1s_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  divider/clk_1s_reg/D
  -------------------------------------------------------------------    -------------------





