#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Oct  4 03:03:18 2023
# Process ID: 14375
# Current directory: /home/ubuntu/SOC_Design
# Command line: vivado
# Log file: /home/ubuntu/SOC_Design/vivado.log
# Journal file: /home/ubuntu/SOC_Design/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2495.998 MHz, CPU Physical cores: 6, Host memory: 16765 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/SOC_Design/course-lab_2/hsp_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_fir_n11_maxi_0_1

open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7642.020 ; gain = 82.426 ; free physical = 8746 ; free virtual = 13908
update_compile_order -fileset sources_1
open_bd_design {/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file </home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:hls:fir_n11_maxi:1.0 - fir_n11_maxi_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM from address space /fir_n11_maxi_0/Data_m_axi_gmem.
Successfully read diagram <design_1> from block design file </home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:fir_n11_maxi:1.0 [get_ips  design_1_fir_n11_maxi_0_1] -log ip_upgrade.log
Upgrading '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_fir_n11_maxi_0_1 (Fir_n11_maxi 1.0) from revision 2113235486 to revision 2113235522
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'ap_ctrl'
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'interrupt' (xilinx.com:signal:interrupt:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_fir_n11_maxi_0_1'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ap_done'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ap_idle'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ap_ready'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ap_start'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'interrupt'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_fir_n11_maxi_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_fir_n11_maxi_0_1' has identified issues that may require user intervention. Please review the upgrade log '/home/ubuntu/SOC_Design/course-lab_2/project_1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/ubuntu/SOC_Design/course-lab_2/project_1/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_fir_n11_maxi_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: SmartConnect design_1_axi_smc_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-927] Following properties on pin /fir_n11_maxi_0/ap_clk have been updated from connected ip, but BD cell '/fir_n11_maxi_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 99999001 
Please resolve any mismatches by directly setting properties on BD cell </fir_n11_maxi_0> to completely resolve these warnings.
Wrote  : </home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/fir_n11_maxi_0/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/fir_n11_maxi_0/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to pin: '/fir_n11_maxi_0/m_axi_gmem_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to pin: '/fir_n11_maxi_0/m_axi_gmem_AWLOCK'(2) - Only lower order bits will be connected.
Verilog Output written to : /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir_n11_maxi_0 .
Exporting to file /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Hardware Definition File /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 9284.902 ; gain = 0.000 ; free physical = 5171 ; free virtual = 10318
catch { config_ip_cache -export [get_ips -all design_1_fir_n11_maxi_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_1, cache-ID = a39072c08d5135fd; cache size = 23.791 MB.
catch { [ delete_ip_run [get_ips -all design_1_axi_smc_1] ] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 8934222416d6e862; cache size = 23.791 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 78bece0bf1d8ac05; cache size = 23.791 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = 8934222416d6e862; cache size = 23.791 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 78bece0bf1d8ac05; cache size = 23.791 MB.
export_ip_user_files -of_objects [get_files /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_fir_n11_maxi_0_1_synth_1 -jobs 6
[Wed Oct  4 03:05:10 2023] Launched design_1_fir_n11_maxi_0_1_synth_1...
Run output will be captured here: /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.runs/design_1_fir_n11_maxi_0_1_synth_1/runme.log
export_simulation -of_objects [get_files /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.ip_user_files -ipstatic_source_dir /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.cache/compile_simlib/questa} {xcelium=/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Oct  4 03:06:00 2023] Launched design_1_fir_n11_maxi_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_fir_n11_maxi_0_1_synth_1: /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.runs/design_1_fir_n11_maxi_0_1_synth_1/runme.log
synth_1: /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.runs/synth_1/runme.log
[Wed Oct  4 03:06:00 2023] Launched impl_1...
Run output will be captured here: /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.runs/impl_1/runme.log
regenerate_bd_layout
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 03:09:17 2023...
