/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire [16:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire [10:0] celloutsig_0_22z;
  wire [20:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [8:0] celloutsig_0_50z;
  wire [8:0] celloutsig_0_54z;
  wire [3:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  reg [5:0] celloutsig_1_5z;
  wire [24:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = in_data[90] ? in_data[40] : celloutsig_0_5z;
  assign celloutsig_0_3z = in_data[13] ? in_data[86] : in_data[39];
  assign celloutsig_0_0z = ~in_data[13];
  assign celloutsig_0_27z = ~celloutsig_0_25z[12];
  assign celloutsig_0_56z = ~((celloutsig_0_27z | celloutsig_0_9z) & (celloutsig_0_22z[6] | celloutsig_0_50z[5]));
  assign celloutsig_1_2z = ~((in_data[126] | in_data[175]) & (celloutsig_1_1z | in_data[170]));
  assign celloutsig_0_20z = ~(celloutsig_0_2z[0] ^ celloutsig_0_0z);
  assign celloutsig_0_21z = { celloutsig_0_18z[7:0], celloutsig_0_4z } + { celloutsig_0_1z[8:2], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[134:130] / { 1'h1, in_data[187:184] };
  assign celloutsig_0_8z = in_data[82:67] / { 1'h1, in_data[80:66] };
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, celloutsig_0_8z[14], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_1_13z = celloutsig_1_6z[11:6] / { 1'h1, celloutsig_1_0z[1:0], celloutsig_1_8z };
  assign celloutsig_1_9z = in_data[134:126] === { celloutsig_1_6z[4:3], celloutsig_1_4z };
  assign celloutsig_1_10z = celloutsig_1_5z[4:0] === celloutsig_1_0z;
  assign celloutsig_1_12z = { celloutsig_1_8z[1:0], celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_4z } === { in_data[153:128], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_16z = { celloutsig_1_14z[8:2], celloutsig_1_5z, celloutsig_1_11z } <= { celloutsig_1_3z[7:1], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_0_34z = ! celloutsig_0_21z[6:0];
  assign celloutsig_0_4z = { celloutsig_0_1z[5:0], celloutsig_0_3z } || celloutsig_0_1z[6:0];
  assign celloutsig_0_5z = { celloutsig_0_2z[2:1], celloutsig_0_1z } || { in_data[26:23], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_18z = { celloutsig_1_8z[0], celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_17z } || celloutsig_1_0z[4:1];
  assign celloutsig_1_17z = { celloutsig_1_8z[1], celloutsig_1_5z } < { celloutsig_1_11z[4:3], celloutsig_1_0z };
  assign celloutsig_0_9z = celloutsig_0_2z[2] & ~(celloutsig_0_0z);
  assign celloutsig_1_11z = celloutsig_1_10z ? { celloutsig_1_8z[2], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z, 1'h1 } : celloutsig_1_5z[5:1];
  assign celloutsig_0_54z = ~ celloutsig_0_16z[10:2];
  assign celloutsig_1_4z = ~ in_data[161:155];
  assign celloutsig_1_8z = ~ celloutsig_1_0z[2:0];
  assign celloutsig_0_22z = ~ celloutsig_0_16z[10:0];
  assign celloutsig_0_10z = | { celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_1z = | in_data[127:125];
  assign celloutsig_1_7z = | { celloutsig_1_5z[2:1], celloutsig_1_3z };
  assign celloutsig_0_55z = celloutsig_0_54z[5:2] >> celloutsig_0_15z;
  assign celloutsig_1_3z = { in_data[122], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } >> { in_data[136:130], celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_3z[3:2], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z } >> { in_data[191:168], celloutsig_1_1z };
  assign celloutsig_0_6z = { celloutsig_0_1z[4:1], celloutsig_0_0z } >> { in_data[15:13], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_15z = celloutsig_0_8z[12:9] >> { celloutsig_0_1z[4:2], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_5z[1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_16z } << { celloutsig_1_11z[3], celloutsig_1_3z };
  assign celloutsig_0_1z = { in_data[55:49], celloutsig_0_0z, celloutsig_0_0z } << in_data[61:53];
  assign celloutsig_0_16z = { celloutsig_0_12z, celloutsig_0_2z } << { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_1_14z = { celloutsig_1_13z[4], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_12z } ~^ { celloutsig_1_8z[0], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_2z = celloutsig_0_1z[3:1] ~^ in_data[7:5];
  always_latch
    if (!clkin_data[32]) celloutsig_0_50z = 9'h000;
    else if (!celloutsig_1_18z) celloutsig_0_50z = { celloutsig_0_21z[5:0], celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_34z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 6'h00;
    else if (clkin_data[0]) celloutsig_1_5z = celloutsig_1_4z[6:1];
  assign { celloutsig_0_18z[8:0], celloutsig_0_18z[14:12], celloutsig_0_18z[16:15] } = ~ { celloutsig_0_12z, celloutsig_0_2z, in_data[88:87] };
  assign { celloutsig_0_25z[8:0], celloutsig_0_25z[14:12], celloutsig_0_25z[16:15], celloutsig_0_25z[17], celloutsig_0_25z[20:18] } = ~ { celloutsig_0_18z[8:0], celloutsig_0_18z[14:12], celloutsig_0_18z[16:15], celloutsig_0_3z, in_data[21:19] };
  assign celloutsig_0_18z[11:9] = celloutsig_0_18z[14:12];
  assign celloutsig_0_25z[11:9] = celloutsig_0_25z[14:12];
  assign { out_data[128], out_data[104:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
