

================================================================
== Vitis HLS Report for 'conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3'
================================================================
* Date:           Tue Oct 31 18:59:48 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3540|     3540|  35.400 us|  35.400 us|  3540|  3540|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3  |     3538|     3538|        12|          1|          1|  3528|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bx = alloca i32 1"   --->   Operation 15 'alloca' 'bx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%by = alloca i32 1"   --->   Operation 16 'alloca' 'by' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%nin = alloca i32 1"   --->   Operation 18 'alloca' 'nin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten63 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 20 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%select_ln31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln31"   --->   Operation 21 'read' 'select_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %shl_ln2"   --->   Operation 22 'read' 'shl_ln2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln55_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln55"   --->   Operation 23 'read' 'zext_ln55_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln31_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln31"   --->   Operation 24 'read' 'zext_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln55_cast2 = zext i8 %zext_ln55_read"   --->   Operation 25 'zext' 'zext_ln55_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln31_cast1 = zext i8 %zext_ln31_read"   --->   Operation 26 'zext' 'zext_ln31_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln55_cast = zext i8 %zext_ln55_read"   --->   Operation 27 'zext' 'zext_ln55_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln31_cast = zext i8 %zext_ln31_read"   --->   Operation 28 'zext' 'zext_ln31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_23, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_20, void @empty_30, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten63"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %nin"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %by"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %bx"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten63_load = load i12 %indvar_flatten63" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 36 'load' 'indvar_flatten63_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.80ns)   --->   "%icmp_ln106 = icmp_eq  i12 %indvar_flatten63_load, i12 3528" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 37 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.80ns)   --->   "%add_ln106_2 = add i12 %indvar_flatten63_load, i12 1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 38 'add' 'add_ln106_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %for.inc26.i, void %VITIS_LOOP_121_5.i.exitStub" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 39 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.78ns)   --->   "%icmp_ln107 = icmp_eq  i10 %indvar_flatten_load, i10 441" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 41 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln107_1 = add i10 %indvar_flatten_load, i10 1" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 42 'add' 'add_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.40ns)   --->   "%select_ln107_3 = select i1 %icmp_ln107, i10 1, i10 %add_ln107_1" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 43 'select' 'select_ln107_3' <Predicate = (!icmp_ln106)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln108 = store i12 %add_ln106_2, i12 %indvar_flatten63" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 44 'store' 'store_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln108 = store i10 %select_ln107_3, i10 %indvar_flatten" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 45 'store' 'store_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 6.55>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%by_1 = load i5 %by" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 46 'load' 'by_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i5 %by_1" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 47 'zext' 'zext_ln107' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.78ns)   --->   "%tmp = add i6 %zext_ln107, i6 62" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 48 'add' 'tmp' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_cast = sext i6 %tmp" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 49 'sext' 'tmp_cast' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.76ns)   --->   "%empty = add i10 %tmp_cast, i10 %zext_ln31_cast1" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 50 'add' 'empty' <Predicate = (!icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty, i32 9" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 51 'bitselect' 'tmp_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_sgt  i10 %empty, i10 254" [src/srcnn.cpp:55->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 52 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln107)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.76ns)   --->   "%add_ln55 = add i10 %tmp_cast, i10 %zext_ln55_cast2" [src/srcnn.cpp:55->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 53 'add' 'add_ln55' <Predicate = (!icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty, i32 9" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 54 'bitselect' 'tmp_2' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln54 = select i1 %tmp_2, i10 0, i10 254" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 55 'select' 'select_ln54' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln54 = or i1 %tmp_1, i1 %icmp_ln55" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 56 'or' 'or_ln54' <Predicate = (!icmp_ln107)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln54, i10 %select_ln54, i10 %add_ln55" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 57 'select' 'yClamped' <Predicate = (!icmp_ln107)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 58 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln115_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 59 'bitconcatenate' 'shl_ln115_1' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i12 %shl_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 60 'sext' 'sext_ln115' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.89ns)   --->   "%sub_ln115 = sub i20 %shl_ln3, i20 %sext_ln115" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 61 'sub' 'sub_ln115' <Predicate = (!icmp_ln107)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 62 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bx_load = load i5 %bx" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 63 'load' 'bx_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%nin_load = load i4 %nin" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 64 'load' 'nin_load' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.79ns)   --->   "%add_ln106 = add i4 %nin_load, i4 1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 65 'add' 'add_ln106' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.41ns)   --->   "%select_ln106 = select i1 %icmp_ln107, i5 0, i5 %by_1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 66 'select' 'select_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.39ns)   --->   "%select_ln106_1 = select i1 %icmp_ln107, i4 %add_ln106, i4 %nin_load" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 67 'select' 'select_ln106_1' <Predicate = (!icmp_ln106)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i4 %select_ln106_1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 68 'zext' 'zext_ln115' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.23ns)   --->   "%mul_ln115 = mul i9 %zext_ln115, i9 21" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 69 'mul' 'mul_ln115' <Predicate = (!icmp_ln106)> <Delay = 1.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i4 %select_ln106_1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 70 'zext' 'zext_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln106_1 = add i5 %zext_ln106, i5 %shl_ln2_read" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 71 'add' 'add_ln106_1' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i5 %add_ln106_1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 72 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.49ns)   --->   "%mul_ln106 = mul i23 %zext_ln106_1, i23 260100" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 73 'mul' 'mul_ln106' <Predicate = (!icmp_ln106)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i23 %mul_ln106" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 74 'zext' 'zext_ln106_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.76ns)   --->   "%p_mid123 = add i9 %zext_ln31_cast, i9 510"   --->   Operation 75 'add' 'p_mid123' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_3)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %p_mid123, i32 8" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 76 'bitselect' 'tmp_3' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.76ns)   --->   "%add_ln55_1 = add i9 %zext_ln55_cast, i9 510" [src/srcnn.cpp:55->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 77 'add' 'add_ln55_1' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_3)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %p_mid123, i32 8" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 78 'bitselect' 'tmp_4' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_3)   --->   "%select_ln54_2 = select i1 %tmp_4, i9 0, i9 254" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 79 'select' 'select_ln54_2' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln54_3 = select i1 %tmp_3, i9 %select_ln54_2, i9 %add_ln55_1" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 80 'select' 'select_ln54_3' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln115_mid = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %select_ln54_3, i10 0" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 81 'bitconcatenate' 'shl_ln115_mid' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln115_6 = sext i19 %shl_ln115_mid" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 82 'sext' 'sext_ln115_6' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln115_1_mid = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %select_ln54_3, i2 0" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 83 'bitconcatenate' 'shl_ln115_1_mid' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln115_4 = sext i11 %shl_ln115_1_mid" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 84 'sext' 'sext_ln115_4' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.88ns)   --->   "%sub_ln115_1 = sub i20 %sext_ln115_6, i20 %sext_ln115_4" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 85 'sub' 'sub_ln115_1' <Predicate = (!icmp_ln106 & icmp_ln107)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%select_ln106_2 = select i1 %icmp_ln107, i20 %sub_ln115_1, i20 %sub_ln115" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 86 'select' 'select_ln106_2' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln106)   --->   "%xor_ln106 = xor i1 %icmp_ln107, i1 1" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 87 'xor' 'xor_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.78ns)   --->   "%icmp_ln108 = icmp_eq  i5 %bx_load, i5 21" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 88 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln106 = and i1 %icmp_ln108, i1 %xor_ln106" [src/conv3.cpp:106->src/conv3.cpp:52]   --->   Operation 89 'and' 'and_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.78ns)   --->   "%add_ln107 = add i5 %select_ln106, i5 1" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 90 'add' 'add_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln107)   --->   "%or_ln107 = or i1 %and_ln106, i1 %icmp_ln107" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 91 'or' 'or_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln107 = select i1 %or_ln107, i5 0, i5 %bx_load" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 92 'select' 'select_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.41ns)   --->   "%select_ln107_1 = select i1 %and_ln106, i5 %add_ln107, i5 %select_ln106" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 93 'select' 'select_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i5 %select_ln107_1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 94 'zext' 'zext_ln115_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.69ns) (grouped into DSP with root node add_ln115_4)   --->   "%add_ln115_3 = add i9 %mul_ln115, i9 %zext_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 95 'add' 'add_ln115_3' <Predicate = (!icmp_ln106)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into DSP with root node add_ln115_4)   --->   "%zext_ln107_1 = zext i9 %add_ln115_3" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 96 'zext' 'zext_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 97 [3/3] (0.99ns) (grouped into DSP with root node add_ln115_4)   --->   "%mul_ln107 = mul i12 %zext_ln107_1, i12 21" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 97 'mul' 'mul_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln107_2 = zext i5 %add_ln107" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 98 'zext' 'zext_ln107_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.78ns)   --->   "%tmp_mid1 = add i6 %zext_ln107_2, i6 62" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 99 'add' 'tmp_mid1' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_cast_mid1 = sext i6 %tmp_mid1" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 100 'sext' 'tmp_cast_mid1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.76ns)   --->   "%p_mid1 = add i10 %tmp_cast_mid1, i10 %zext_ln31_cast1" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 101 'add' 'p_mid1' <Predicate = (!icmp_ln106)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_5)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_mid1, i32 9" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 102 'bitselect' 'tmp_5' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.78ns)   --->   "%icmp_ln55_2 = icmp_sgt  i10 %p_mid1, i10 254" [src/srcnn.cpp:55->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 103 'icmp' 'icmp_ln55_2' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.76ns)   --->   "%add_ln55_2 = add i10 %tmp_cast_mid1, i10 %zext_ln55_cast2" [src/srcnn.cpp:55->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 104 'add' 'add_ln55_2' <Predicate = (!icmp_ln106)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_5)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_mid1, i32 9" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 105 'bitselect' 'tmp_6' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_5)   --->   "%select_ln54_4 = select i1 %tmp_6, i10 0, i10 254" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 106 'select' 'select_ln54_4' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln54_5)   --->   "%or_ln54_2 = or i1 %tmp_5, i1 %icmp_ln55_2" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 107 'or' 'or_ln54_2' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln54_5 = select i1 %or_ln54_2, i10 %select_ln54_4, i10 %add_ln55_2" [src/srcnn.cpp:54->src/conv3.cpp:112->src/conv3.cpp:52]   --->   Operation 108 'select' 'select_ln54_5' <Predicate = (!icmp_ln106)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln115_mid1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln54_5, i10 0" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 109 'bitconcatenate' 'shl_ln115_mid1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln115_1_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln54_5, i2 0" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 110 'bitconcatenate' 'shl_ln115_1_mid1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln115_5 = sext i12 %shl_ln115_1_mid1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 111 'sext' 'sext_ln115_5' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.89ns)   --->   "%sub_ln115_2 = sub i20 %shl_ln115_mid1, i20 %sext_ln115_5" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 112 'sub' 'sub_ln115_2' <Predicate = (!icmp_ln106)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%select_ln107_2 = select i1 %and_ln106, i20 %sub_ln115_2, i20 %select_ln106_2" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 113 'select' 'select_ln107_2' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln111_cast = zext i5 %select_ln107" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 114 'zext' 'trunc_ln111_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln31_read, i4 %select_ln31_read" [src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 115 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i8 %tmp4" [src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 116 'zext' 'zext_ln111' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.78ns)   --->   "%add_ln111_1 = add i6 %trunc_ln111_cast, i6 62" [src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 117 'add' 'add_ln111_1' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i6 %add_ln111_1" [src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 118 'sext' 'sext_ln111' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.76ns)   --->   "%add_ln111 = add i10 %sext_ln111, i10 %zext_ln111" [src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 119 'add' 'add_ln111' <Predicate = (!icmp_ln106)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_2)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln111, i32 9" [src/srcnn.cpp:54->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 120 'bitselect' 'tmp_7' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.78ns)   --->   "%icmp_ln55_1 = icmp_sgt  i10 %add_ln111, i10 254" [src/srcnn.cpp:55->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 121 'icmp' 'icmp_ln55_1' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_2)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln111, i32 9" [src/srcnn.cpp:54->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 122 'bitselect' 'tmp_8' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_2)   --->   "%or_ln54_1 = or i1 %tmp_7, i1 %icmp_ln55_1" [src/srcnn.cpp:54->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 123 'or' 'or_ln54_1' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_2)   --->   "%select_ln54_6 = select i1 %tmp_8, i10 0, i10 254" [src/srcnn.cpp:54->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 124 'select' 'select_ln54_6' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node shl_ln115_2)   --->   "%select_ln54_7 = select i1 %or_ln54_1, i10 %select_ln54_6, i10 %add_ln111" [src/srcnn.cpp:54->src/conv3.cpp:111->src/conv3.cpp:52]   --->   Operation 125 'select' 'select_ln54_7' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.40ns) (out node of the LUT)   --->   "%shl_ln115_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln54_7, i2 0" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 126 'bitconcatenate' 'shl_ln115_2' <Predicate = (!icmp_ln106)> <Delay = 0.40>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln115_1)   --->   "%sext_ln115_2 = sext i12 %shl_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 127 'sext' 'sext_ln115_2' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115 = add i64 %zext_ln106_2, i64 %input_ftmap_read" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 128 'add' 'add_ln115' <Predicate = (!icmp_ln106)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 129 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln115_1 = add i20 %select_ln107_2, i20 %sext_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 129 'add' 'add_ln115_1' <Predicate = (!icmp_ln106)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln115_3 = sext i20 %add_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 130 'sext' 'sext_ln115_3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln115_2 = add i64 %sext_ln115_3, i64 %add_ln115" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 131 'add' 'add_ln115_2' <Predicate = (!icmp_ln106)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln115_2, i32 2, i32 63" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 132 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i62 %trunc_ln5" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 133 'sext' 'sext_ln115_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i32 %output_r, i64 %sext_ln115_1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 134 'getelementptr' 'output_r_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.78ns)   --->   "%add_ln108 = add i5 %select_ln107, i5 1" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 135 'add' 'add_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln108 = store i4 %select_ln106_1, i4 %nin" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 136 'store' 'store_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.42>
ST_2 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln108 = store i5 %select_ln107_1, i5 %by" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 137 'store' 'store_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.42>
ST_2 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln108 = store i5 %add_ln108, i5 %bx" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 138 'store' 'store_ln108' <Predicate = (!icmp_ln106)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 139 [2/3] (0.99ns) (grouped into DSP with root node add_ln115_4)   --->   "%mul_ln107 = mul i12 %zext_ln107_1, i12 21" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 139 'mul' 'mul_ln107' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 140 [8/8] (7.30ns)   --->   "%output_r_load_289_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 140 'readreq' 'output_r_load_289_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node add_ln115_4)   --->   "%mul_ln107 = mul i12 %zext_ln107_1, i12 21" [src/conv3.cpp:107->src/conv3.cpp:52]   --->   Operation 141 'mul' 'mul_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i5 %select_ln107" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 142 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln115_4 = add i12 %mul_ln107, i12 %zext_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 143 'add' 'add_ln115_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 144 [7/8] (7.30ns)   --->   "%output_r_load_289_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 144 'readreq' 'output_r_load_289_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 145 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln115_4 = add i12 %mul_ln107, i12 %zext_ln115_2" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 145 'add' 'add_ln115_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [6/8] (7.30ns)   --->   "%output_r_load_289_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 146 'readreq' 'output_r_load_289_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 147 [5/8] (7.30ns)   --->   "%output_r_load_289_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 147 'readreq' 'output_r_load_289_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 148 [4/8] (7.30ns)   --->   "%output_r_load_289_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 148 'readreq' 'output_r_load_289_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 149 [3/8] (7.30ns)   --->   "%output_r_load_289_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 149 'readreq' 'output_r_load_289_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 150 [2/8] (7.30ns)   --->   "%output_r_load_289_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 150 'readreq' 'output_r_load_289_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 151 [1/8] (7.30ns)   --->   "%output_r_load_289_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %output_r_addr, i32 1" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 151 'readreq' 'output_r_load_289_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 152 [1/1] (7.30ns)   --->   "%output_r_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %output_r_addr" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 152 'read' 'output_r_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = (icmp_ln106)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3_str"   --->   Operation 153 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3528, i64 3528, i64 3528"   --->   Operation 154 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 155 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_107_2_VITIS_LOOP_108_3_str"   --->   Operation 156 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 157 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln115_3 = zext i12 %add_ln115_4" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 158 'zext' 'zext_ln115_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln115_3" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 159 'getelementptr' 'input_fm_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 160 'specloopname' 'specloopname_ln108' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln115 = bitcast i32 %output_r_addr_read" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 161 'bitcast' 'bitcast_ln115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln115 = store i32 %bitcast_ln115, i12 %input_fm_buffer_addr" [src/conv3.cpp:115->src/conv3.cpp:52]   --->   Operation 162 'store' 'store_ln115' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3528> <RAM>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln108 = br void %for.inc.i" [src/conv3.cpp:108->src/conv3.cpp:52]   --->   Operation 163 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln55]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shl_ln2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_fm_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bx                    (alloca           ) [ 0110000000000]
by                    (alloca           ) [ 0110000000000]
indvar_flatten        (alloca           ) [ 0100000000000]
nin                   (alloca           ) [ 0110000000000]
indvar_flatten63      (alloca           ) [ 0100000000000]
input_ftmap_read      (read             ) [ 0110000000000]
select_ln31_read      (read             ) [ 0110000000000]
shl_ln2_read          (read             ) [ 0110000000000]
zext_ln55_read        (read             ) [ 0000000000000]
zext_ln31_read        (read             ) [ 0000000000000]
zext_ln55_cast2       (zext             ) [ 0110000000000]
zext_ln31_cast1       (zext             ) [ 0110000000000]
zext_ln55_cast        (zext             ) [ 0110000000000]
zext_ln31_cast        (zext             ) [ 0110000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0000000000000]
indvar_flatten63_load (load             ) [ 0000000000000]
icmp_ln106            (icmp             ) [ 0111111111110]
add_ln106_2           (add              ) [ 0000000000000]
br_ln106              (br               ) [ 0000000000000]
indvar_flatten_load   (load             ) [ 0000000000000]
icmp_ln107            (icmp             ) [ 0110000000000]
add_ln107_1           (add              ) [ 0000000000000]
select_ln107_3        (select           ) [ 0000000000000]
store_ln108           (store            ) [ 0000000000000]
store_ln108           (store            ) [ 0000000000000]
by_1                  (load             ) [ 0000000000000]
zext_ln107            (zext             ) [ 0000000000000]
tmp                   (add              ) [ 0000000000000]
tmp_cast              (sext             ) [ 0000000000000]
empty                 (add              ) [ 0000000000000]
tmp_1                 (bitselect        ) [ 0000000000000]
icmp_ln55             (icmp             ) [ 0000000000000]
add_ln55              (add              ) [ 0000000000000]
tmp_2                 (bitselect        ) [ 0000000000000]
select_ln54           (select           ) [ 0000000000000]
or_ln54               (or               ) [ 0000000000000]
yClamped              (select           ) [ 0000000000000]
shl_ln3               (bitconcatenate   ) [ 0000000000000]
shl_ln115_1           (bitconcatenate   ) [ 0000000000000]
sext_ln115            (sext             ) [ 0000000000000]
sub_ln115             (sub              ) [ 0000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000]
bx_load               (load             ) [ 0000000000000]
nin_load              (load             ) [ 0000000000000]
add_ln106             (add              ) [ 0000000000000]
select_ln106          (select           ) [ 0000000000000]
select_ln106_1        (select           ) [ 0000000000000]
zext_ln115            (zext             ) [ 0000000000000]
mul_ln115             (mul              ) [ 0000000000000]
zext_ln106            (zext             ) [ 0000000000000]
add_ln106_1           (add              ) [ 0000000000000]
zext_ln106_1          (zext             ) [ 0000000000000]
mul_ln106             (mul              ) [ 0000000000000]
zext_ln106_2          (zext             ) [ 0000000000000]
p_mid123              (add              ) [ 0000000000000]
tmp_3                 (bitselect        ) [ 0000000000000]
add_ln55_1            (add              ) [ 0000000000000]
tmp_4                 (bitselect        ) [ 0000000000000]
select_ln54_2         (select           ) [ 0000000000000]
select_ln54_3         (select           ) [ 0000000000000]
shl_ln115_mid         (bitconcatenate   ) [ 0000000000000]
sext_ln115_6          (sext             ) [ 0000000000000]
shl_ln115_1_mid       (bitconcatenate   ) [ 0000000000000]
sext_ln115_4          (sext             ) [ 0000000000000]
sub_ln115_1           (sub              ) [ 0000000000000]
select_ln106_2        (select           ) [ 0000000000000]
xor_ln106             (xor              ) [ 0000000000000]
icmp_ln108            (icmp             ) [ 0000000000000]
and_ln106             (and              ) [ 0000000000000]
add_ln107             (add              ) [ 0000000000000]
or_ln107              (or               ) [ 0000000000000]
select_ln107          (select           ) [ 0101100000000]
select_ln107_1        (select           ) [ 0000000000000]
zext_ln115_1          (zext             ) [ 0000000000000]
add_ln115_3           (add              ) [ 0000000000000]
zext_ln107_1          (zext             ) [ 0101100000000]
zext_ln107_2          (zext             ) [ 0000000000000]
tmp_mid1              (add              ) [ 0000000000000]
tmp_cast_mid1         (sext             ) [ 0000000000000]
p_mid1                (add              ) [ 0000000000000]
tmp_5                 (bitselect        ) [ 0000000000000]
icmp_ln55_2           (icmp             ) [ 0000000000000]
add_ln55_2            (add              ) [ 0000000000000]
tmp_6                 (bitselect        ) [ 0000000000000]
select_ln54_4         (select           ) [ 0000000000000]
or_ln54_2             (or               ) [ 0000000000000]
select_ln54_5         (select           ) [ 0000000000000]
shl_ln115_mid1        (bitconcatenate   ) [ 0000000000000]
shl_ln115_1_mid1      (bitconcatenate   ) [ 0000000000000]
sext_ln115_5          (sext             ) [ 0000000000000]
sub_ln115_2           (sub              ) [ 0000000000000]
select_ln107_2        (select           ) [ 0000000000000]
trunc_ln111_cast      (zext             ) [ 0000000000000]
tmp4                  (bitconcatenate   ) [ 0000000000000]
zext_ln111            (zext             ) [ 0000000000000]
add_ln111_1           (add              ) [ 0000000000000]
sext_ln111            (sext             ) [ 0000000000000]
add_ln111             (add              ) [ 0000000000000]
tmp_7                 (bitselect        ) [ 0000000000000]
icmp_ln55_1           (icmp             ) [ 0000000000000]
tmp_8                 (bitselect        ) [ 0000000000000]
or_ln54_1             (or               ) [ 0000000000000]
select_ln54_6         (select           ) [ 0000000000000]
select_ln54_7         (select           ) [ 0000000000000]
shl_ln115_2           (bitconcatenate   ) [ 0000000000000]
sext_ln115_2          (sext             ) [ 0000000000000]
add_ln115             (add              ) [ 0000000000000]
add_ln115_1           (add              ) [ 0000000000000]
sext_ln115_3          (sext             ) [ 0000000000000]
add_ln115_2           (add              ) [ 0000000000000]
trunc_ln5             (partselect       ) [ 0000000000000]
sext_ln115_1          (sext             ) [ 0000000000000]
output_r_addr         (getelementptr    ) [ 0101111111110]
add_ln108             (add              ) [ 0000000000000]
store_ln108           (store            ) [ 0000000000000]
store_ln108           (store            ) [ 0000000000000]
store_ln108           (store            ) [ 0000000000000]
mul_ln107             (mul              ) [ 0100010000000]
zext_ln115_2          (zext             ) [ 0100010000000]
add_ln115_4           (add              ) [ 0100001111111]
output_r_load_289_req (readreq          ) [ 0000000000000]
output_r_addr_read    (read             ) [ 0100000000001]
specloopname_ln0      (specloopname     ) [ 0000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000]
zext_ln115_3          (zext             ) [ 0000000000000]
input_fm_buffer_addr  (getelementptr    ) [ 0000000000000]
specloopname_ln108    (specloopname     ) [ 0000000000000]
bitcast_ln115         (bitcast          ) [ 0000000000000]
store_ln115           (store            ) [ 0000000000000]
br_ln108              (br               ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln31">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln55">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shl_ln2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="select_ln31">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln31"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_ftmap">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_107_2_VITIS_LOOP_108_3_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="bx_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bx/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="by_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="by/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="nin_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nin/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten63_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten63/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="input_ftmap_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="select_ln31_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln31_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="shl_ln2_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="5" slack="0"/>
<pin id="165" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln2_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln55_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln55_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln31_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln31_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_readreq_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="output_r_load_289_req/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="output_r_addr_read_read_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="9"/>
<pin id="190" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_addr_read/11 "/>
</bind>
</comp>

<comp id="192" class="1004" name="input_fm_buffer_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="12" slack="0"/>
<pin id="196" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr/12 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln115_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="12" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/12 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln55_cast2_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_cast2/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln31_cast1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_cast1/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln55_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_cast/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln31_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_cast/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln0_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="12" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln0_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln0_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="10" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln0_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="5" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln0_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="5" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="indvar_flatten63_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="0"/>
<pin id="248" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten63_load/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln106_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="0"/>
<pin id="251" dir="0" index="1" bw="11" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln106_2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_2/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="indvar_flatten_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln107_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="0" index="1" bw="10" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln107_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln107_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="10" slack="0"/>
<pin id="280" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107_3/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln108_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="12" slack="0"/>
<pin id="286" dir="0" index="1" bw="12" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln108_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="10" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="by_1_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="1"/>
<pin id="296" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="by_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln107_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="2" slack="0"/>
<pin id="304" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="empty_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="1"/>
<pin id="314" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="10" slack="0"/>
<pin id="319" dir="0" index="2" bw="5" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln55_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="9" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln55_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="1"/>
<pin id="333" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="10" slack="0"/>
<pin id="338" dir="0" index="2" bw="5" slack="0"/>
<pin id="339" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln54_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="9" slack="0"/>
<pin id="347" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="or_ln54_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="yClamped_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="9" slack="0"/>
<pin id="360" dir="0" index="2" bw="10" slack="0"/>
<pin id="361" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="yClamped/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="shl_ln3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="20" slack="0"/>
<pin id="367" dir="0" index="1" bw="10" slack="0"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="shl_ln115_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="0"/>
<pin id="375" dir="0" index="1" bw="10" slack="0"/>
<pin id="376" dir="0" index="2" bw="1" slack="0"/>
<pin id="377" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln115_1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln115_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="12" slack="0"/>
<pin id="383" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sub_ln115_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="20" slack="0"/>
<pin id="387" dir="0" index="1" bw="12" slack="0"/>
<pin id="388" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln115/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="bx_load_load_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="1"/>
<pin id="393" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bx_load/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="nin_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="1"/>
<pin id="396" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nin_load/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln106_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln106_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="5" slack="0"/>
<pin id="407" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln106_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="0" index="1" bw="4" slack="0"/>
<pin id="413" dir="0" index="2" bw="4" slack="0"/>
<pin id="414" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106_1/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="zext_ln115_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="mul_ln115_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="0"/>
<pin id="423" dir="0" index="1" bw="6" slack="0"/>
<pin id="424" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln106_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln106_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="0" index="1" bw="5" slack="1"/>
<pin id="434" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln106_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="0"/>
<pin id="438" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_1/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="mul_ln106_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="0" index="1" bw="19" slack="0"/>
<pin id="443" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln106/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln106_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="23" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_2/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="p_mid123_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="1"/>
<pin id="452" dir="0" index="1" bw="2" slack="0"/>
<pin id="453" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid123/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_3_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="9" slack="0"/>
<pin id="458" dir="0" index="2" bw="5" slack="0"/>
<pin id="459" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln55_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="1"/>
<pin id="465" dir="0" index="1" bw="2" slack="0"/>
<pin id="466" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_4_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="9" slack="0"/>
<pin id="471" dir="0" index="2" bw="5" slack="0"/>
<pin id="472" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln54_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="0" index="2" bw="9" slack="0"/>
<pin id="480" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_2/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln54_3_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="9" slack="0"/>
<pin id="487" dir="0" index="2" bw="9" slack="0"/>
<pin id="488" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_3/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="shl_ln115_mid_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="19" slack="0"/>
<pin id="494" dir="0" index="1" bw="9" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln115_mid/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sext_ln115_6_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="19" slack="0"/>
<pin id="502" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_6/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="shl_ln115_1_mid_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="11" slack="0"/>
<pin id="506" dir="0" index="1" bw="9" slack="0"/>
<pin id="507" dir="0" index="2" bw="1" slack="0"/>
<pin id="508" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln115_1_mid/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="sext_ln115_4_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="11" slack="0"/>
<pin id="514" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_4/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sub_ln115_1_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="19" slack="0"/>
<pin id="518" dir="0" index="1" bw="11" slack="0"/>
<pin id="519" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln115_1/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="select_ln106_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="0" index="1" bw="20" slack="0"/>
<pin id="525" dir="0" index="2" bw="20" slack="0"/>
<pin id="526" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106_2/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="xor_ln106_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln106/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="icmp_ln108_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="0"/>
<pin id="536" dir="0" index="1" bw="5" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="and_ln106_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln106/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln107_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_ln107_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="1"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln107/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="select_ln107_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="0" index="2" bw="5" slack="0"/>
<pin id="561" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="select_ln107_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="5" slack="0"/>
<pin id="568" dir="0" index="2" bw="5" slack="0"/>
<pin id="569" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107_1/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln115_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="5" slack="0"/>
<pin id="575" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_1/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln107_2_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_2/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_mid1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="0"/>
<pin id="583" dir="0" index="1" bw="2" slack="0"/>
<pin id="584" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_cast_mid1_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="6" slack="0"/>
<pin id="589" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_mid1/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="p_mid1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="6" slack="0"/>
<pin id="593" dir="0" index="1" bw="8" slack="1"/>
<pin id="594" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_5_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="10" slack="0"/>
<pin id="599" dir="0" index="2" bw="5" slack="0"/>
<pin id="600" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="icmp_ln55_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="10" slack="0"/>
<pin id="606" dir="0" index="1" bw="9" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_2/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln55_2_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="0"/>
<pin id="612" dir="0" index="1" bw="8" slack="1"/>
<pin id="613" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_2/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_6_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="10" slack="0"/>
<pin id="618" dir="0" index="2" bw="5" slack="0"/>
<pin id="619" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="select_ln54_4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="0" index="2" bw="9" slack="0"/>
<pin id="627" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_4/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="or_ln54_2_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54_2/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="select_ln54_5_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="9" slack="0"/>
<pin id="640" dir="0" index="2" bw="10" slack="0"/>
<pin id="641" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_5/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="shl_ln115_mid1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="20" slack="0"/>
<pin id="647" dir="0" index="1" bw="10" slack="0"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln115_mid1/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="shl_ln115_1_mid1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="12" slack="0"/>
<pin id="655" dir="0" index="1" bw="10" slack="0"/>
<pin id="656" dir="0" index="2" bw="1" slack="0"/>
<pin id="657" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln115_1_mid1/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sext_ln115_5_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="12" slack="0"/>
<pin id="663" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_5/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sub_ln115_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="20" slack="0"/>
<pin id="667" dir="0" index="1" bw="12" slack="0"/>
<pin id="668" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln115_2/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="select_ln107_2_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="20" slack="0"/>
<pin id="674" dir="0" index="2" bw="20" slack="0"/>
<pin id="675" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln107_2/2 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln111_cast_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="5" slack="0"/>
<pin id="681" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln111_cast/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp4_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="0" index="1" bw="4" slack="1"/>
<pin id="686" dir="0" index="2" bw="4" slack="1"/>
<pin id="687" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="zext_ln111_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="0"/>
<pin id="691" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add_ln111_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="5" slack="0"/>
<pin id="695" dir="0" index="1" bw="2" slack="0"/>
<pin id="696" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111_1/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sext_ln111_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="0"/>
<pin id="701" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/2 "/>
</bind>
</comp>

<comp id="703" class="1004" name="add_ln111_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="6" slack="0"/>
<pin id="705" dir="0" index="1" bw="8" slack="0"/>
<pin id="706" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_7_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="10" slack="0"/>
<pin id="712" dir="0" index="2" bw="5" slack="0"/>
<pin id="713" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="icmp_ln55_1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="10" slack="0"/>
<pin id="719" dir="0" index="1" bw="9" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55_1/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_8_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="10" slack="0"/>
<pin id="726" dir="0" index="2" bw="5" slack="0"/>
<pin id="727" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="or_ln54_1_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="1" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54_1/2 "/>
</bind>
</comp>

<comp id="737" class="1004" name="select_ln54_6_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="0" index="2" bw="9" slack="0"/>
<pin id="741" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_6/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="select_ln54_7_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="9" slack="0"/>
<pin id="748" dir="0" index="2" bw="10" slack="0"/>
<pin id="749" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54_7/2 "/>
</bind>
</comp>

<comp id="753" class="1004" name="shl_ln115_2_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="12" slack="0"/>
<pin id="755" dir="0" index="1" bw="10" slack="0"/>
<pin id="756" dir="0" index="2" bw="1" slack="0"/>
<pin id="757" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln115_2/2 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sext_ln115_2_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="12" slack="0"/>
<pin id="763" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_2/2 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln115_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="23" slack="0"/>
<pin id="767" dir="0" index="1" bw="64" slack="1"/>
<pin id="768" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/2 "/>
</bind>
</comp>

<comp id="770" class="1004" name="add_ln115_1_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="20" slack="0"/>
<pin id="772" dir="0" index="1" bw="12" slack="0"/>
<pin id="773" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_1/2 "/>
</bind>
</comp>

<comp id="776" class="1004" name="sext_ln115_3_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="20" slack="0"/>
<pin id="778" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_3/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="add_ln115_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="20" slack="0"/>
<pin id="782" dir="0" index="1" bw="64" slack="0"/>
<pin id="783" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115_2/2 "/>
</bind>
</comp>

<comp id="786" class="1004" name="trunc_ln5_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="62" slack="0"/>
<pin id="788" dir="0" index="1" bw="64" slack="0"/>
<pin id="789" dir="0" index="2" bw="3" slack="0"/>
<pin id="790" dir="0" index="3" bw="7" slack="0"/>
<pin id="791" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/2 "/>
</bind>
</comp>

<comp id="796" class="1004" name="sext_ln115_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="62" slack="0"/>
<pin id="798" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_1/2 "/>
</bind>
</comp>

<comp id="800" class="1004" name="output_r_addr_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="62" slack="0"/>
<pin id="803" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_r_addr/2 "/>
</bind>
</comp>

<comp id="806" class="1004" name="add_ln108_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="5" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/2 "/>
</bind>
</comp>

<comp id="812" class="1004" name="store_ln108_store_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="4" slack="0"/>
<pin id="814" dir="0" index="1" bw="4" slack="1"/>
<pin id="815" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="817" class="1004" name="store_ln108_store_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="5" slack="0"/>
<pin id="819" dir="0" index="1" bw="5" slack="1"/>
<pin id="820" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="822" class="1004" name="store_ln108_store_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="5" slack="0"/>
<pin id="824" dir="0" index="1" bw="5" slack="1"/>
<pin id="825" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln115_2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="5" slack="2"/>
<pin id="829" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_2/4 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln115_3_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="12" slack="7"/>
<pin id="832" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115_3/12 "/>
</bind>
</comp>

<comp id="834" class="1004" name="bitcast_ln115_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln115/12 "/>
</bind>
</comp>

<comp id="838" class="1007" name="grp_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="9" slack="0"/>
<pin id="840" dir="0" index="1" bw="5" slack="0"/>
<pin id="841" dir="0" index="2" bw="5" slack="0"/>
<pin id="842" dir="0" index="3" bw="5" slack="0"/>
<pin id="843" dir="1" index="4" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln115_3/2 zext_ln107_1/2 mul_ln107/2 add_ln115_4/4 "/>
</bind>
</comp>

<comp id="848" class="1005" name="bx_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="5" slack="0"/>
<pin id="850" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="bx "/>
</bind>
</comp>

<comp id="855" class="1005" name="by_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="5" slack="0"/>
<pin id="857" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="by "/>
</bind>
</comp>

<comp id="862" class="1005" name="indvar_flatten_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="10" slack="0"/>
<pin id="864" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="869" class="1005" name="nin_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="4" slack="0"/>
<pin id="871" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="nin "/>
</bind>
</comp>

<comp id="876" class="1005" name="indvar_flatten63_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="12" slack="0"/>
<pin id="878" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten63 "/>
</bind>
</comp>

<comp id="883" class="1005" name="input_ftmap_read_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="64" slack="1"/>
<pin id="885" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="888" class="1005" name="select_ln31_read_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="4" slack="1"/>
<pin id="890" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_read "/>
</bind>
</comp>

<comp id="894" class="1005" name="shl_ln2_read_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="1"/>
<pin id="896" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2_read "/>
</bind>
</comp>

<comp id="899" class="1005" name="zext_ln55_cast2_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="10" slack="1"/>
<pin id="901" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_cast2 "/>
</bind>
</comp>

<comp id="905" class="1005" name="zext_ln31_cast1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="10" slack="1"/>
<pin id="907" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_cast1 "/>
</bind>
</comp>

<comp id="911" class="1005" name="zext_ln55_cast_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="9" slack="1"/>
<pin id="913" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_cast "/>
</bind>
</comp>

<comp id="916" class="1005" name="zext_ln31_cast_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="9" slack="1"/>
<pin id="918" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_cast "/>
</bind>
</comp>

<comp id="921" class="1005" name="icmp_ln106_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="1"/>
<pin id="923" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln106 "/>
</bind>
</comp>

<comp id="925" class="1005" name="icmp_ln107_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="1"/>
<pin id="927" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="934" class="1005" name="select_ln107_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="5" slack="2"/>
<pin id="936" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln107 "/>
</bind>
</comp>

<comp id="939" class="1005" name="output_r_addr_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr "/>
</bind>
</comp>

<comp id="945" class="1005" name="zext_ln115_2_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="12" slack="1"/>
<pin id="947" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln115_2 "/>
</bind>
</comp>

<comp id="950" class="1005" name="add_ln115_4_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="12" slack="7"/>
<pin id="952" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="add_ln115_4 "/>
</bind>
</comp>

<comp id="955" class="1005" name="output_r_addr_read_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_r_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="112" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="114" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="126" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="168" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="174" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="168" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="174" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="246" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="52" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="261" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="56" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="264" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="56" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="270" pin="2"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="255" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="276" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="294" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="58" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="60" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="311" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="62" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="311" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="307" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="60" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="311" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="348"><net_src comp="335" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="355"><net_src comp="316" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="324" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="343" pin="3"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="330" pin="2"/><net_sink comp="357" pin=2"/></net>

<net id="370"><net_src comp="66" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="357" pin="3"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="46" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="68" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="357" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="70" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="365" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="381" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="76" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="48" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="294" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="397" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="394" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="420"><net_src comp="410" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="78" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="410" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="80" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="82" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="84" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="86" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="82" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="84" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="450" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="86" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="481"><net_src comp="468" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="88" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="90" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="455" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="476" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="463" pin="2"/><net_sink comp="484" pin=2"/></net>

<net id="497"><net_src comp="92" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="484" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="46" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="94" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="484" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="70" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="504" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="500" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="527"><net_src comp="516" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="528"><net_src comp="385" pin="2"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="96" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="391" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="98" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="529" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="403" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="100" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="540" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="562"><net_src comp="552" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="48" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="391" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="570"><net_src comp="540" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="546" pin="2"/><net_sink comp="565" pin=1"/></net>

<net id="572"><net_src comp="403" pin="3"/><net_sink comp="565" pin=2"/></net>

<net id="576"><net_src comp="565" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="546" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="58" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="601"><net_src comp="60" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="591" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="62" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="591" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="64" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="587" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="60" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="591" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="62" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="628"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="46" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="64" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="635"><net_src comp="596" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="604" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="642"><net_src comp="631" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="643"><net_src comp="623" pin="3"/><net_sink comp="637" pin=1"/></net>

<net id="644"><net_src comp="610" pin="2"/><net_sink comp="637" pin=2"/></net>

<net id="650"><net_src comp="66" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="637" pin="3"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="46" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="658"><net_src comp="68" pin="0"/><net_sink comp="653" pin=0"/></net>

<net id="659"><net_src comp="637" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="660"><net_src comp="70" pin="0"/><net_sink comp="653" pin=2"/></net>

<net id="664"><net_src comp="653" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="645" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="661" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="676"><net_src comp="540" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="665" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="522" pin="3"/><net_sink comp="671" pin=2"/></net>

<net id="682"><net_src comp="557" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="104" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="683" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="679" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="58" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="702"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="699" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="689" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="714"><net_src comp="60" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="703" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="62" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="721"><net_src comp="703" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="64" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="728"><net_src comp="60" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="729"><net_src comp="703" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="730"><net_src comp="62" pin="0"/><net_sink comp="723" pin=2"/></net>

<net id="735"><net_src comp="709" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="717" pin="2"/><net_sink comp="731" pin=1"/></net>

<net id="742"><net_src comp="723" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="743"><net_src comp="46" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="744"><net_src comp="64" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="750"><net_src comp="731" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="737" pin="3"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="703" pin="2"/><net_sink comp="745" pin=2"/></net>

<net id="758"><net_src comp="68" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="745" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="70" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="764"><net_src comp="753" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="446" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="774"><net_src comp="671" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="761" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="779"><net_src comp="770" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="776" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="765" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="792"><net_src comp="106" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="780" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="794"><net_src comp="108" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="795"><net_src comp="110" pin="0"/><net_sink comp="786" pin=3"/></net>

<net id="799"><net_src comp="786" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="10" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="796" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="557" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="100" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="410" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="565" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="826"><net_src comp="806" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="833"><net_src comp="830" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="837"><net_src comp="834" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="844"><net_src comp="421" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="573" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="846"><net_src comp="102" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="847"><net_src comp="827" pin="1"/><net_sink comp="838" pin=3"/></net>

<net id="851"><net_src comp="130" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="858"><net_src comp="134" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="861"><net_src comp="855" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="865"><net_src comp="138" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="868"><net_src comp="862" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="872"><net_src comp="142" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="875"><net_src comp="869" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="879"><net_src comp="146" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="882"><net_src comp="876" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="886"><net_src comp="150" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="891"><net_src comp="156" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="897"><net_src comp="162" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="902"><net_src comp="205" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="904"><net_src comp="899" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="908"><net_src comp="209" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="914"><net_src comp="213" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="919"><net_src comp="217" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="924"><net_src comp="249" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="928"><net_src comp="264" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="931"><net_src comp="925" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="932"><net_src comp="925" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="933"><net_src comp="925" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="937"><net_src comp="557" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="942"><net_src comp="800" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="944"><net_src comp="939" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="948"><net_src comp="827" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="953"><net_src comp="838" pin="4"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="958"><net_src comp="187" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="834" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_fm_buffer | {12 }
 - Input state : 
	Port: conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 : zext_ln31 | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 : zext_ln55 | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 : shl_ln2 | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 : select_ln31 | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 : input_ftmap | {1 }
	Port: conv3_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_107_2_VITIS_LOOP_108_3 : output_r | {3 4 5 6 7 8 9 10 11 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten63_load : 1
		icmp_ln106 : 2
		add_ln106_2 : 2
		br_ln106 : 3
		indvar_flatten_load : 1
		icmp_ln107 : 2
		add_ln107_1 : 2
		select_ln107_3 : 3
		store_ln108 : 3
		store_ln108 : 4
	State 2
		zext_ln107 : 1
		tmp : 2
		tmp_cast : 3
		empty : 4
		tmp_1 : 5
		icmp_ln55 : 5
		add_ln55 : 4
		tmp_2 : 5
		select_ln54 : 6
		or_ln54 : 6
		yClamped : 7
		shl_ln3 : 8
		shl_ln115_1 : 8
		sext_ln115 : 9
		sub_ln115 : 10
		add_ln106 : 1
		select_ln106 : 1
		select_ln106_1 : 2
		zext_ln115 : 3
		mul_ln115 : 4
		zext_ln106 : 3
		add_ln106_1 : 4
		zext_ln106_1 : 5
		mul_ln106 : 6
		zext_ln106_2 : 7
		tmp_3 : 1
		tmp_4 : 1
		select_ln54_2 : 2
		select_ln54_3 : 3
		shl_ln115_mid : 4
		sext_ln115_6 : 5
		shl_ln115_1_mid : 4
		sext_ln115_4 : 5
		sub_ln115_1 : 6
		select_ln106_2 : 11
		icmp_ln108 : 1
		and_ln106 : 2
		add_ln107 : 2
		or_ln107 : 2
		select_ln107 : 2
		select_ln107_1 : 2
		zext_ln115_1 : 3
		add_ln115_3 : 5
		zext_ln107_1 : 6
		mul_ln107 : 7
		zext_ln107_2 : 3
		tmp_mid1 : 4
		tmp_cast_mid1 : 5
		p_mid1 : 6
		tmp_5 : 7
		icmp_ln55_2 : 7
		add_ln55_2 : 6
		tmp_6 : 7
		select_ln54_4 : 8
		or_ln54_2 : 8
		select_ln54_5 : 9
		shl_ln115_mid1 : 10
		shl_ln115_1_mid1 : 10
		sext_ln115_5 : 11
		sub_ln115_2 : 12
		select_ln107_2 : 13
		trunc_ln111_cast : 3
		zext_ln111 : 1
		add_ln111_1 : 4
		sext_ln111 : 5
		add_ln111 : 6
		tmp_7 : 7
		icmp_ln55_1 : 7
		tmp_8 : 7
		or_ln54_1 : 8
		select_ln54_6 : 8
		select_ln54_7 : 9
		shl_ln115_2 : 10
		sext_ln115_2 : 11
		add_ln115 : 8
		add_ln115_1 : 12
		sext_ln115_3 : 13
		add_ln115_2 : 14
		trunc_ln5 : 15
		sext_ln115_1 : 16
		output_r_addr : 17
		add_ln108 : 3
		store_ln108 : 3
		store_ln108 : 3
		store_ln108 : 4
	State 3
	State 4
		add_ln115_4 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		input_fm_buffer_addr : 1
		store_ln115 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |       add_ln106_2_fu_255       |    0    |    0    |    19   |
|          |       add_ln107_1_fu_270       |    0    |    0    |    17   |
|          |           tmp_fu_301           |    0    |    0    |    12   |
|          |          empty_fu_311          |    0    |    0    |    15   |
|          |         add_ln55_fu_330        |    0    |    0    |    15   |
|          |        add_ln106_fu_397        |    0    |    0    |    12   |
|          |       add_ln106_1_fu_431       |    0    |    0    |    12   |
|          |         p_mid123_fu_450        |    0    |    0    |    15   |
|          |        add_ln55_1_fu_463       |    0    |    0    |    15   |
|    add   |        add_ln107_fu_546        |    0    |    0    |    12   |
|          |         tmp_mid1_fu_581        |    0    |    0    |    12   |
|          |          p_mid1_fu_591         |    0    |    0    |    15   |
|          |        add_ln55_2_fu_610       |    0    |    0    |    15   |
|          |       add_ln111_1_fu_693       |    0    |    0    |    12   |
|          |        add_ln111_fu_703        |    0    |    0    |    15   |
|          |        add_ln115_fu_765        |    0    |    0    |    64   |
|          |       add_ln115_1_fu_770       |    0    |    0    |    27   |
|          |       add_ln115_2_fu_780       |    0    |    0    |    64   |
|          |        add_ln108_fu_806        |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|
|          |      select_ln107_3_fu_276     |    0    |    0    |    10   |
|          |       select_ln54_fu_343       |    0    |    0    |    9    |
|          |         yClamped_fu_357        |    0    |    0    |    10   |
|          |       select_ln106_fu_403      |    0    |    0    |    5    |
|          |      select_ln106_1_fu_410     |    0    |    0    |    4    |
|          |      select_ln54_2_fu_476      |    0    |    0    |    9    |
|          |      select_ln54_3_fu_484      |    0    |    0    |    9    |
|  select  |      select_ln106_2_fu_522     |    0    |    0    |    19   |
|          |       select_ln107_fu_557      |    0    |    0    |    5    |
|          |      select_ln107_1_fu_565     |    0    |    0    |    5    |
|          |      select_ln54_4_fu_623      |    0    |    0    |    9    |
|          |      select_ln54_5_fu_637      |    0    |    0    |    10   |
|          |      select_ln107_2_fu_671     |    0    |    0    |    19   |
|          |      select_ln54_6_fu_737      |    0    |    0    |    9    |
|          |      select_ln54_7_fu_745      |    0    |    0    |    10   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln106_fu_249       |    0    |    0    |    19   |
|          |        icmp_ln107_fu_264       |    0    |    0    |    17   |
|   icmp   |        icmp_ln55_fu_324        |    0    |    0    |    17   |
|          |        icmp_ln108_fu_534       |    0    |    0    |    12   |
|          |       icmp_ln55_2_fu_604       |    0    |    0    |    17   |
|          |       icmp_ln55_1_fu_717       |    0    |    0    |    17   |
|----------|--------------------------------|---------|---------|---------|
|          |        sub_ln115_fu_385        |    0    |    0    |    27   |
|    sub   |       sub_ln115_1_fu_516       |    0    |    0    |    26   |
|          |       sub_ln115_2_fu_665       |    0    |    0    |    27   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |        mul_ln115_fu_421        |    0    |    0    |    23   |
|          |        mul_ln106_fu_440        |    1    |    0    |    6    |
|----------|--------------------------------|---------|---------|---------|
|          |         or_ln54_fu_351         |    0    |    0    |    2    |
|    or    |         or_ln107_fu_552        |    0    |    0    |    2    |
|          |        or_ln54_2_fu_631        |    0    |    0    |    2    |
|          |        or_ln54_1_fu_731        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |        xor_ln106_fu_529        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    and   |        and_ln106_fu_540        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
| addmuladd|           grp_fu_838           |    1    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |  input_ftmap_read_read_fu_150  |    0    |    0    |    0    |
|          |  select_ln31_read_read_fu_156  |    0    |    0    |    0    |
|   read   |    shl_ln2_read_read_fu_162    |    0    |    0    |    0    |
|          |   zext_ln55_read_read_fu_168   |    0    |    0    |    0    |
|          |   zext_ln31_read_read_fu_174   |    0    |    0    |    0    |
|          | output_r_addr_read_read_fu_187 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_180       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |     zext_ln55_cast2_fu_205     |    0    |    0    |    0    |
|          |     zext_ln31_cast1_fu_209     |    0    |    0    |    0    |
|          |      zext_ln55_cast_fu_213     |    0    |    0    |    0    |
|          |      zext_ln31_cast_fu_217     |    0    |    0    |    0    |
|          |        zext_ln107_fu_297       |    0    |    0    |    0    |
|          |        zext_ln115_fu_417       |    0    |    0    |    0    |
|          |        zext_ln106_fu_427       |    0    |    0    |    0    |
|   zext   |       zext_ln106_1_fu_436      |    0    |    0    |    0    |
|          |       zext_ln106_2_fu_446      |    0    |    0    |    0    |
|          |       zext_ln115_1_fu_573      |    0    |    0    |    0    |
|          |       zext_ln107_2_fu_577      |    0    |    0    |    0    |
|          |     trunc_ln111_cast_fu_679    |    0    |    0    |    0    |
|          |        zext_ln111_fu_689       |    0    |    0    |    0    |
|          |       zext_ln115_2_fu_827      |    0    |    0    |    0    |
|          |       zext_ln115_3_fu_830      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         tmp_cast_fu_307        |    0    |    0    |    0    |
|          |        sext_ln115_fu_381       |    0    |    0    |    0    |
|          |       sext_ln115_6_fu_500      |    0    |    0    |    0    |
|          |       sext_ln115_4_fu_512      |    0    |    0    |    0    |
|   sext   |      tmp_cast_mid1_fu_587      |    0    |    0    |    0    |
|          |       sext_ln115_5_fu_661      |    0    |    0    |    0    |
|          |        sext_ln111_fu_699       |    0    |    0    |    0    |
|          |       sext_ln115_2_fu_761      |    0    |    0    |    0    |
|          |       sext_ln115_3_fu_776      |    0    |    0    |    0    |
|          |       sext_ln115_1_fu_796      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_1_fu_316          |    0    |    0    |    0    |
|          |          tmp_2_fu_335          |    0    |    0    |    0    |
|          |          tmp_3_fu_455          |    0    |    0    |    0    |
| bitselect|          tmp_4_fu_468          |    0    |    0    |    0    |
|          |          tmp_5_fu_596          |    0    |    0    |    0    |
|          |          tmp_6_fu_615          |    0    |    0    |    0    |
|          |          tmp_7_fu_709          |    0    |    0    |    0    |
|          |          tmp_8_fu_723          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |         shl_ln3_fu_365         |    0    |    0    |    0    |
|          |       shl_ln115_1_fu_373       |    0    |    0    |    0    |
|          |      shl_ln115_mid_fu_492      |    0    |    0    |    0    |
|bitconcatenate|     shl_ln115_1_mid_fu_504     |    0    |    0    |    0    |
|          |      shl_ln115_mid1_fu_645     |    0    |    0    |    0    |
|          |     shl_ln115_1_mid1_fu_653    |    0    |    0    |    0    |
|          |           tmp4_fu_683          |    0    |    0    |    0    |
|          |       shl_ln115_2_fu_753       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|        trunc_ln5_fu_786        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    2    |    0    |   742   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln115_4_reg_950   |   12   |
|        bx_reg_848        |    5   |
|        by_reg_855        |    5   |
|    icmp_ln106_reg_921    |    1   |
|    icmp_ln107_reg_925    |    1   |
| indvar_flatten63_reg_876 |   12   |
|  indvar_flatten_reg_862  |   10   |
| input_ftmap_read_reg_883 |   64   |
|        nin_reg_869       |    4   |
|output_r_addr_read_reg_955|   32   |
|   output_r_addr_reg_939  |   32   |
|   select_ln107_reg_934   |    5   |
| select_ln31_read_reg_888 |    4   |
|   shl_ln2_read_reg_894   |    5   |
|   zext_ln115_2_reg_945   |   12   |
|  zext_ln31_cast1_reg_905 |   10   |
|  zext_ln31_cast_reg_916  |    9   |
|  zext_ln55_cast2_reg_899 |   10   |
|  zext_ln55_cast_reg_911  |    9   |
+--------------------------+--------+
|           Total          |   242  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_838 |  p1  |   2  |   5  |   10   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   10   ||  0.427  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   742  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   242  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   242  |   751  |
+-----------+--------+--------+--------+--------+
