// Seed: 2050144298
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_8 = 1;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    output tri id_2
);
  assign #1 id_0 = id_1 ? 1 : id_1;
  wire id_4;
  wire id_5, id_6;
  assign id_2 = (!1);
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5,
      id_5,
      id_4,
      id_6,
      id_6,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
