# started on Wed Jan 15 08:43:24 2025

902.64	msec	task-clock:u	902643144	100.00	1.000	CPUs utilized
0		context-switches:u	902643144	100.00	0.000	/sec
0		cpu-migrations:u	902643144	100.00	0.000	/sec
34		page-faults:u	902643144	100.00	37.667	/sec
2162747252		cycles:u	450214239	49.00	2.396	GHz
6452177992		instructions:u	454170311	50.00	2.98	insn per cycle
2138737020		branches:u	454732033	50.00	2.369	G/sec
4063		branch-misses:u	454729981	50.00	0.00	of all branches
77009		L1-dcache-loads:u	454749630	50.00	85.315	K/sec
3844		L1-dcache-load-misses:u	454753775	50.00	4.99	of all L1-dcache accesses
7647		LLC-loads:u	454751388	50.00	8.472	K/sec
779		LLC-load-misses:u	384474277	42.00	10.19	of all LL-cache accesses
2152101783		L1-icache-loads:u	383910109	42.00	2.384	G/sec
7		L1-icache-load-misses:u	383919351	42.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	383913644	42.00	0.000	/sec
0		dTLB-load-misses:u	383891924	42.00		
2140539628		iTLB-loads:u	383891405	42.00	2.371	G/sec
2		iTLB-load-misses:u	383971036	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
