{
  "main": {
    "id": "55c8e0648d26a46d",
    "type": "split",
    "children": [
      {
        "id": "318afee126282d01",
        "type": "tabs",
        "children": [
          {
            "id": "466c129e4750c636",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "03 Expertise/01 Verilog HDL/笔记/门级建模.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "a1a32a67426d37d6",
    "type": "split",
    "children": [
      {
        "id": "5940bd515f5350e3",
        "type": "tabs",
        "children": [
          {
            "id": "c7416abfbba7ebc7",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "5f8f6ebe42f624a8",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "5290ffa79fb4af5d",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          },
          {
            "id": "9313017df6255982",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 303.5
  },
  "right": {
    "id": "f74f32449c24918e",
    "type": "split",
    "children": [
      {
        "id": "3ca384b2d621b306",
        "type": "tabs",
        "children": [
          {
            "id": "ad4b214bc5e93caf",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "03 Expertise/01 Verilog HDL/笔记/门级建模.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "b38f1136a75c6772",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "03 Expertise/01 Verilog HDL/笔记/门级建模.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "9a8823101166ff7e",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "87e6f2bc811a8e69",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "03 Expertise/01 Verilog HDL/笔记/门级建模.md"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:打开快速切换": false,
      "graph:查看关系图谱": false,
      "canvas:新建白板": false,
      "daily-notes:打开/创建今天的日记": false,
      "templates:插入模板": false,
      "command-palette:打开命令面板": false,
      "workspaces:管理工作区布局": false,
      "obsidian-excalidraw-plugin:新建 Excalidraw 绘图": false,
      "table-editor-obsidian:Advanced Tables Toolbar": false
    }
  },
  "active": "466c129e4750c636",
  "lastOpenFiles": [
    "04 Image/circuit/门电路/非门.excalidraw.md",
    "04 Image/circuit/模块/缓冲器.excalidraw.md",
    "03 Expertise/01 Verilog HDL/笔记/门级建模.md",
    "03 Expertise/01 Verilog HDL/笔记/Verilog 语法.md",
    "03 Expertise/01 Verilog HDL/笔记/模块和端口.md",
    "04 Image/circuit/门电路/与门.md",
    "01 Homepage/homepage.md",
    "01 Homepage/Records Library.md",
    "与门.excalidraw 1]   ]![[同或门.excalidraw.md",
    "04 Image/circuit/门电路/与非门.excalidraw.md",
    "04 Image/circuit/门电路/或门.excalidraw.md",
    "04 Image/circuit/门电路/同或门.excalidraw.md",
    "04 Image/circuit/门电路/异或门.excalidraw.md",
    "04 Image/circuit/门电路/与门.excalidraw.md",
    "04 Image/circuit/门电路/或非门.excalidraw.md",
    "04 Image/circuit/模块/端口连接规则.excalidraw.md",
    "04 Image/circuit/模块",
    "04 Image/circuit/门电路",
    "Excalidraw/Drawing 2023-06-23 11.05.16.excalidraw.md",
    "Excalidraw",
    "04 Image/background/Pasted image 20230410121244.png",
    "04 Image/background",
    "04 Image/background/wallhaven-we1lrq.jpg",
    "04 Image/background/wallhaven-2yz3m9.jpg",
    "04 Image/circuit/模块/模块.excalidraw.md",
    "04 Image/circuit/模块/DFF.excalidraw.md",
    "04 Image/circuit",
    "05 Template/Markdown语法.md",
    "05 Template/数学公式参考补充ing.md",
    "04 Image/circuit/模块/fulladd4.excalidraw.md",
    "03 Expertise/01 Verilog HDL/笔记/fulladd4.md",
    "04 Image/circuit/模块/SR锁存器.excalidraw.md",
    "Excalidraw/Scripts/Downloaded/Copy Selected Element Styles to Global.md",
    "Excalidraw/Scripts/Downloaded/Copy Selected Element Styles to Global.svg",
    "1687438488858.png",
    "1687438488858 1.png",
    "1687437406106.png",
    "1687438488858 2.png",
    "02 Research/03 Leetcode Algorithm/每日一题②.md",
    "Excalidraw/electrical-engineering.excalidrawlib",
    "Excalidraw/circuit-components.excalidrawlib",
    "Excalidraw/Scripts/Downloaded",
    "Excalidraw/Scripts",
    "03 Expertise/01 Verilog HDL/附录",
    "01个人主页/未命名.canvas",
    "专业知识/未命名.canvas"
  ]
}