------------------------------------------------------------------------------
-- SPDX-License-Identifier: GPL-3.0-only
--
-- A hardware accelerated LeNet-5 architecture integrated to be accessible
-- by the processing system (CPU) of an FPGA.
-- Copyright (C) 2025  Markus Elias Gerber
-- Copyright (C) 2025  Maxim Balajan
-- 
-- This program is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.
-- 
-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
-- GNU General Public License for more details.
-- 
-- You should have received a copy of the GNU General Public License
-- along with this program.  If not, see <https://www.gnu.org/licenses/>.
------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.libmatrix.all;
use std.env.finish;

entity kernel_computation_unit_tb is
end entity kernel_computation_unit_tb;

architecture bench of kernel_computation_unit_tb is

	-- Clock period
	constant clk_period : time := 10 ns;
	-- Generics
	constant vector_length : integer := 8;
	constant kernel_size   : integer := 5;
	-- Ports
	signal clk               : std_logic := '0';
	signal reset             : std_logic;
	signal activation_matrix : matrix_1d(0 to kernel_size ** 2 - 1)(vector_length - 1 downto 0);
	signal weight_matrix     : matrix_1d(0 to kernel_size ** 2 - 1)(vector_length - 1 downto 0);
	signal kernel_en         : std_logic;
	signal kernel_complete   : std_logic;
	signal new_pixel         : std_logic_vector(vector_length - 1 downto 0);
	signal valid_pixel       : std_logic;
	signal comp_complete     : std_logic;

begin

	KERNEL_COMPUTATION_UNIT_INST : entity work.kernel_computation_unit
		generic map (
			input_length               => vector_length,
			output_length              => vector_length,
			input_amount               => kernel_size ** 2,
			pool_or_conv               => 1,
			enable_bias                => 0,
			enable_multiplication_line => 1,
			enable_shift               => 1,
			enable_relu                => 1
		)
		port map (
			clk               => clk,
			reset             => reset,
			activation_matrix => activation_matrix,
			weight_matrix     => weight_matrix,
			shamt             => x"01",
			bias              => x"FF",
			kernel_en         => kernel_en,
			kernel_complete   => kernel_complete,
			new_pixel         => new_pixel,
			valid_pixel       => valid_pixel,
			comp_complete     => comp_complete
		);

	clk               <= not clk after clk_period / 2;
	reset             <= '1' after 0 ns, '0' after 10 ns;
	activation_matrix <=
	(
	  others => (others => '1')
	) after 0 ns,
	  (
	    x"01",
	    x"02",
	    x"03",
	    x"04",
	    x"05"
	    ,
	    x"01",
	    x"02",
	    x"03",
	    x"04",
	    x"04"
	    ,
	    x"01",
	    x"02",
	    x"03",
	    x"04",
	    x"05"
	    ,
	    x"01",
	    x"02",
	    x"03",
	    x"04",
	    x"05"
	    ,
	    x"01",
	    x"02",
	    x"03",
	    x"04",
	    x"05"
	  ) after 20 ns;
	weight_matrix     <=
	(
	  x"01",
	  x"02",
	  x"03",
	  x"FC",
	  x"FB"
	  ,
	  x"01",
	  x"02",
	  x"03",
	  x"FC",
	  x"FB"
	  ,
	  x"01",
	  x"02",
	  x"03",
	  x"FC",
	  x"FB"
	  ,
	  x"01",
	  x"02",
	  x"03",
	  x"FC",
	  x"FB"
	  ,
	  x"01",
	  x"02",
	  x"03",
	  x"FC",
	  x"FB"
	) after 0 ns,
	  (
	    x"FE",
	    x"FF",
	    x"FE",
	    x"FF",
	    x"05"
	    ,
	    x"FE",
	    x"FF",
	    x"FE",
	    x"FF",
	    x"07"
	    ,
	    x"FE",
	    x"FF",
	    x"FE",
	    x"FF",
	    x"05"
	    ,
	    x"FE",
	    x"FF",
	    x"FE",
	    x"FF",
	    x"05"
	    ,
	    x"FE",
	    x"FF",
	    x"FE",
	    x"FF",
	    x"05"
	  ) after 20 ns;
	kernel_en         <= '1' after 0 ns, '0' after 20 ns,  '1' after 30 ns;
	kernel_complete   <= '0' after 0 ns, '1' after 30 ns;

	TB : process is
	begin

		wait for 30 * clk_period;
		finish;

	end process TB;

end architecture bench;
