<stg><name>drop_optional_header_fields<512></name>


<trans_list>

<trans id="292" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2">
<![CDATA[
entry:21 %state_V_1_load = load i2 %state_V_1

]]></Node>
<StgValue><ssdm name="state_V_1_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4">
<![CDATA[
entry:22 %dataOffset_V_load = load i4 %dataOffset_V

]]></Node>
<StgValue><ssdm name="dataOffset_V_load"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1">
<![CDATA[
entry:24 %optionalHeader_ready_load = load i1 %optionalHeader_ready

]]></Node>
<StgValue><ssdm name="optionalHeader_ready_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16">
<![CDATA[
entry:25 %optionalHeader_idx_load = load i16 %optionalHeader_idx

]]></Node>
<StgValue><ssdm name="optionalHeader_idx_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="512" op_0_bw="512">
<![CDATA[
entry:27 %p_Val2_s = load i512 %prevWord_data_V_3

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
entry:28 %p_Val2_67 = load i64 %prevWord_keep_V_6

]]></Node>
<StgValue><ssdm name="p_Val2_67"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
entry:30 %switch_ln523 = switch i2 %state_V_1_load, void, i2 2, void, i2 1, void

]]></Node>
<StgValue><ssdm name="switch_ln523"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:0 %tmp_i_342 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %rxEng_dataBuffer3b, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_342"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln574 = br i1 %tmp_i_342, void %._crit_edge12.i, void

]]></Node>
<StgValue><ssdm name="br_ln574"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="577" op_0_bw="577" op_1_bw="577" op_2_bw="0">
<![CDATA[
:0 %rxEng_dataBuffer3b_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer3b

]]></Node>
<StgValue><ssdm name="rxEng_dataBuffer3b_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="512" op_0_bw="577">
<![CDATA[
:1 %tmp_data_V_5 = trunc i577 %rxEng_dataBuffer3b_read

]]></Node>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_keep_V_6 = partselect i64 @_ssdm_op_PartSelect.i64.i577.i32.i32, i577 %rxEng_dataBuffer3b_read, i32 512, i32 575

]]></Node>
<StgValue><ssdm name="tmp_keep_V_6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="61" op_0_bw="61" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %trunc_ln144_s = partselect i61 @_ssdm_op_PartSelect.i61.i577.i32.i32, i577 %rxEng_dataBuffer3b_read, i32 512, i32 572

]]></Node>
<StgValue><ssdm name="trunc_ln144_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:4 %tmp_last_V_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %rxEng_dataBuffer3b_read, i32 576

]]></Node>
<StgValue><ssdm name="tmp_last_V_10"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:0 %shl_ln5 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %optionalHeader_idx_load, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:2 %add_ln67 = add i16 %optionalHeader_idx_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:3 %icmp_ln414 = icmp_ugt  i25 %shl_ln5, i25 319

]]></Node>
<StgValue><ssdm name="icmp_ln414"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:17 %store_ln65 = store i1 1, i1 %optionalHeader_ready

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:18 %store_ln67 = store i16 %add_ln67, i16 %optionalHeader_idx

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261._crit_edge.i:0 %icmp_ln1064_79 = icmp_eq  i4 %dataOffset_V_load, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1064_79"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261._crit_edge.i:1 %br_ln592 = br i1 %icmp_ln1064_79, void, void

]]></Node>
<StgValue><ssdm name="br_ln592"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:0 %shl_ln6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %dataOffset_V_load, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="9">
<![CDATA[
:1 %zext_ln599 = zext i9 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln599"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2 %sub_ln599 = sub i10 512, i10 %zext_ln599

]]></Node>
<StgValue><ssdm name="sub_ln599"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:11 %bvh_d_index = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %dataOffset_V_load, i2 0

]]></Node>
<StgValue><ssdm name="bvh_d_index"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="6">
<![CDATA[
:12 %zext_ln600 = zext i6 %bvh_d_index

]]></Node>
<StgValue><ssdm name="zext_ln600"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13 %sub_ln600 = sub i7 64, i7 %zext_ln600

]]></Node>
<StgValue><ssdm name="sub_ln600"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:22 %sub_ln674 = sub i10 512, i10 %zext_ln599

]]></Node>
<StgValue><ssdm name="sub_ln674"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:26 %tmp_343 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sub_ln599, i32 9

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="23" op_0_bw="1">
<![CDATA[
:27 %zext_ln414_33 = zext i1 %tmp_343

]]></Node>
<StgValue><ssdm name="zext_ln414_33"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:28 %icmp_ln414_3 = icmp_ne  i23 %zext_ln414_33, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln414_3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:29 %sub_ln414 = sub i10 511, i10 %sub_ln599

]]></Node>
<StgValue><ssdm name="sub_ln414"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:30 %select_ln414_24 = select i1 %icmp_ln414_3, i10 511, i10 %sub_ln599

]]></Node>
<StgValue><ssdm name="select_ln414_24"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:32 %sub_ln414_14 = sub i10 511, i10 %sub_ln599

]]></Node>
<StgValue><ssdm name="sub_ln414_14"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:33 %select_ln414_26 = select i1 %icmp_ln414_3, i10 %sub_ln414_14, i10 0

]]></Node>
<StgValue><ssdm name="select_ln414_26"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="512" op_0_bw="10">
<![CDATA[
:35 %zext_ln414_35 = zext i10 %select_ln414_24

]]></Node>
<StgValue><ssdm name="zext_ln414_35"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="512" op_0_bw="10">
<![CDATA[
:36 %zext_ln414_36 = zext i10 %select_ln414_26

]]></Node>
<StgValue><ssdm name="zext_ln414_36"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:40 %shl_ln414_10 = shl i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_35

]]></Node>
<StgValue><ssdm name="shl_ln414_10"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:41 %lshr_ln414_17 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_36

]]></Node>
<StgValue><ssdm name="lshr_ln414_17"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:42 %and_ln414_28 = and i512 %shl_ln414_10, i512 %lshr_ln414_17

]]></Node>
<StgValue><ssdm name="and_ln414_28"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:51 %tmp_345 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %sub_ln600, i32 6

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="26" op_0_bw="1">
<![CDATA[
:52 %zext_ln414_37 = zext i1 %tmp_345

]]></Node>
<StgValue><ssdm name="zext_ln414_37"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:53 %icmp_ln414_4 = icmp_ne  i26 %zext_ln414_37, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln414_4"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:55 %select_ln414_28 = select i1 %icmp_ln414_4, i7 63, i7 %sub_ln600

]]></Node>
<StgValue><ssdm name="select_ln414_28"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:57 %sub_ln414_16 = sub i7 63, i7 %sub_ln600

]]></Node>
<StgValue><ssdm name="sub_ln414_16"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:58 %select_ln414_30 = select i1 %icmp_ln414_4, i7 %sub_ln414_16, i7 0

]]></Node>
<StgValue><ssdm name="select_ln414_30"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="7">
<![CDATA[
:60 %zext_ln414_39 = zext i7 %select_ln414_28

]]></Node>
<StgValue><ssdm name="zext_ln414_39"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="7">
<![CDATA[
:61 %zext_ln414_40 = zext i7 %select_ln414_30

]]></Node>
<StgValue><ssdm name="zext_ln414_40"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:65 %shl_ln414_12 = shl i64 18446744073709551615, i64 %zext_ln414_39

]]></Node>
<StgValue><ssdm name="shl_ln414_12"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:66 %lshr_ln414_18 = lshr i64 18446744073709551615, i64 %zext_ln414_40

]]></Node>
<StgValue><ssdm name="lshr_ln414_18"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:67 %and_ln414_31 = and i64 %shl_ln414_12, i64 %lshr_ln414_18

]]></Node>
<StgValue><ssdm name="and_ln414_31"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="61" op_0_bw="6">
<![CDATA[
:72 %zext_ln819_1 = zext i6 %bvh_d_index

]]></Node>
<StgValue><ssdm name="zext_ln819_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
:73 %shl_ln819_1 = shl i61 1, i61 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="shl_ln819_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
:74 %and_ln819_1 = and i61 %shl_ln819_1, i61 %trunc_ln144_s

]]></Node>
<StgValue><ssdm name="and_ln819_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="61" op_1_bw="61">
<![CDATA[
:75 %sendWord_last_V_5 = icmp_eq  i61 %and_ln819_1, i61 0

]]></Node>
<StgValue><ssdm name="sendWord_last_V_5"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
:0 %store_ln607 = store i512 %tmp_data_V_5, i512 %prevWord_data_V_3

]]></Node>
<StgValue><ssdm name="store_ln607"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:1 %store_ln607 = store i64 %tmp_keep_V_6, i64 %prevWord_keep_V_6

]]></Node>
<StgValue><ssdm name="store_ln607"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln608 = br i1 %tmp_last_V_10, void %._crit_edge12.i, void %.critedge1247.i

]]></Node>
<StgValue><ssdm name="br_ln608"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="tmp_last_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.critedge1247.i:0 %bvh_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %dataOffset_V_load, i2 0

]]></Node>
<StgValue><ssdm name="bvh_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="tmp_last_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="61" op_0_bw="6">
<![CDATA[
.critedge1247.i:1 %zext_ln819_2 = zext i6 %bvh_1

]]></Node>
<StgValue><ssdm name="zext_ln819_2"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="tmp_last_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.critedge1247.i:2 %shl_ln819_2 = shl i61 1, i61 %zext_ln819_2

]]></Node>
<StgValue><ssdm name="shl_ln819_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="tmp_last_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
.critedge1247.i:3 %and_ln819_2 = and i61 %shl_ln819_2, i61 %trunc_ln144_s

]]></Node>
<StgValue><ssdm name="and_ln819_2"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="tmp_last_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="61" op_1_bw="61">
<![CDATA[
.critedge1247.i:4 %p_Result_s = icmp_ne  i61 %and_ln819_2, i61 0

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="tmp_last_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge1247.i:5 %xor_ln1068 = xor i1 %icmp_ln1064_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1068"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="tmp_last_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge1247.i:6 %and_ln611 = and i1 %p_Result_s, i1 %xor_ln1068

]]></Node>
<StgValue><ssdm name="and_ln611"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="tmp_last_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.critedge1247.i:7 %select_ln611 = select i1 %and_ln611, i2 2, i2 0

]]></Node>
<StgValue><ssdm name="select_ln611"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="tmp_last_V_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
.critedge1247.i:8 %br_ln615 = br void %._crit_edge12.i

]]></Node>
<StgValue><ssdm name="br_ln615"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
:0 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %dataOffset_V_load, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="9">
<![CDATA[
:1 %zext_ln621 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln621"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2 %sub_ln621 = sub i10 512, i10 %zext_ln621

]]></Node>
<StgValue><ssdm name="sub_ln621"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:11 %shl_ln4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %dataOffset_V_load, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="6">
<![CDATA[
:12 %zext_ln622 = zext i6 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln622"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:13 %sub_ln622 = sub i7 64, i7 %zext_ln622

]]></Node>
<StgValue><ssdm name="sub_ln622"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
:22 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sub_ln621, i32 9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="23" op_0_bw="1">
<![CDATA[
:23 %zext_ln391 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln391"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:24 %icmp_ln391 = icmp_ne  i23 %zext_ln391, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln391"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:25 %select_ln391 = select i1 %icmp_ln391, i10 511, i10 %sub_ln621

]]></Node>
<StgValue><ssdm name="select_ln391"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:26 %sub_ln391 = sub i10 511, i10 %sub_ln621

]]></Node>
<StgValue><ssdm name="sub_ln391"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:27 %select_ln391_2 = select i1 %icmp_ln391, i10 %sub_ln391, i10 0

]]></Node>
<StgValue><ssdm name="select_ln391_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="512" op_0_bw="10">
<![CDATA[
:28 %zext_ln391_3 = zext i10 %select_ln391

]]></Node>
<StgValue><ssdm name="zext_ln391_3"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="512" op_0_bw="10">
<![CDATA[
:29 %zext_ln391_4 = zext i10 %select_ln391_2

]]></Node>
<StgValue><ssdm name="zext_ln391_4"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:30 %shl_ln391 = shl i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln391_3

]]></Node>
<StgValue><ssdm name="shl_ln391"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:31 %lshr_ln391 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln391_4

]]></Node>
<StgValue><ssdm name="lshr_ln391"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:32 %and_ln391 = and i512 %shl_ln391, i512 %lshr_ln391

]]></Node>
<StgValue><ssdm name="and_ln391"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:33 %xor_ln391 = xor i512 %and_ln391, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln391"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
:35 %tmp_336 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %sub_ln622, i32 6

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="26" op_0_bw="1">
<![CDATA[
:36 %zext_ln391_5 = zext i1 %tmp_336

]]></Node>
<StgValue><ssdm name="zext_ln391_5"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
:37 %icmp_ln391_1 = icmp_ne  i26 %zext_ln391_5, i26 0

]]></Node>
<StgValue><ssdm name="icmp_ln391_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:38 %select_ln391_3 = select i1 %icmp_ln391_1, i7 63, i7 %sub_ln622

]]></Node>
<StgValue><ssdm name="select_ln391_3"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:39 %sub_ln391_1 = sub i7 63, i7 %sub_ln622

]]></Node>
<StgValue><ssdm name="sub_ln391_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:40 %select_ln391_4 = select i1 %icmp_ln391_1, i7 %sub_ln391_1, i7 0

]]></Node>
<StgValue><ssdm name="select_ln391_4"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="7">
<![CDATA[
:41 %zext_ln391_6 = zext i7 %select_ln391_3

]]></Node>
<StgValue><ssdm name="zext_ln391_6"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="7">
<![CDATA[
:42 %zext_ln391_7 = zext i7 %select_ln391_4

]]></Node>
<StgValue><ssdm name="zext_ln391_7"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:43 %shl_ln391_1 = shl i64 18446744073709551615, i64 %zext_ln391_6

]]></Node>
<StgValue><ssdm name="shl_ln391_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:44 %lshr_ln391_1 = lshr i64 18446744073709551615, i64 %zext_ln391_7

]]></Node>
<StgValue><ssdm name="lshr_ln391_1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:45 %and_ln391_3 = and i64 %shl_ln391_1, i64 %lshr_ln391_1

]]></Node>
<StgValue><ssdm name="and_ln391_3"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:46 %xor_ln391_1 = xor i64 %and_ln391_3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln391_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
:50 %br_ln628 = br void %._crit_edge12.i

]]></Node>
<StgValue><ssdm name="br_ln628"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %rxEng_optionalFieldsMetaFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln526 = br i1 %tmp_i, void %._crit_edge12.i, void

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:0 %tmp_62_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %rxEng_dataBuffer3b, i32 1

]]></Node>
<StgValue><ssdm name="tmp_62_i"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln526 = br i1 %tmp_62_i, void %._crit_edge12.i, void %_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i:0 %rxEng_optionalFieldsMetaFifo_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %rxEng_optionalFieldsMetaFifo

]]></Node>
<StgValue><ssdm name="rxEng_optionalFieldsMetaFifo_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="16">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i:1 %tmp_dataOffset_V = trunc i16 %rxEng_optionalFieldsMetaFifo_read

]]></Node>
<StgValue><ssdm name="tmp_dataOffset_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i:2 %tmp_syn_V = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %rxEng_optionalFieldsMetaFifo_read, i32 8

]]></Node>
<StgValue><ssdm name="tmp_syn_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="577" op_0_bw="577" op_1_bw="577" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i:3 %rxEng_dataBuffer3b_read_1 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer3b

]]></Node>
<StgValue><ssdm name="rxEng_dataBuffer3b_read_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="512" op_0_bw="577">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i:4 %tmp_data_V = trunc i577 %rxEng_dataBuffer3b_read_1

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i:5 %tmp_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i577.i32.i32, i577 %rxEng_dataBuffer3b_read_1, i32 512, i32 575

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="61" op_0_bw="61" op_1_bw="577" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i:6 %trunc_ln144_62 = partselect i61 @_ssdm_op_PartSelect.i61.i577.i32.i32, i577 %rxEng_dataBuffer3b_read_1, i32 512, i32 572

]]></Node>
<StgValue><ssdm name="trunc_ln144_62"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i:7 %tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %rxEng_dataBuffer3b_read_1, i32 576

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i:8 %store_ln531 = store i4 %tmp_dataOffset_V, i4 %dataOffset_V

]]></Node>
<StgValue><ssdm name="store_ln531"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="320" op_0_bw="577">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i:9 %tmp_347 = trunc i577 %rxEng_dataBuffer3b_read_1

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i:11 %store_ln65 = store i1 1, i1 %optionalHeader_ready

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i:12 %store_ln67 = store i16 1, i16 %optionalHeader_idx

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i:13 %icmp_ln1064 = icmp_eq  i4 %tmp_dataOffset_V, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln1064"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i:14 %br_ln539 = br i1 %icmp_ln1064, void, void

]]></Node>
<StgValue><ssdm name="br_ln539"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
<literal name="icmp_ln1064" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln547 = br i1 %tmp_syn_V, void %._crit_edge15.i, void

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="tmp_syn_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln556 = br void %._crit_edge15.i

]]></Node>
<StgValue><ssdm name="br_ln556"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln542 = br void %._crit_edge15.i

]]></Node>
<StgValue><ssdm name="br_ln542"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
._crit_edge15.i:1 %store_ln561 = store i512 %tmp_data_V, i512 %prevWord_data_V_3

]]></Node>
<StgValue><ssdm name="store_ln561"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
._crit_edge15.i:2 %store_ln561 = store i64 %tmp_keep_V, i64 %prevWord_keep_V_6

]]></Node>
<StgValue><ssdm name="store_ln561"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15.i:5 %xor_ln563 = xor i1 %tmp_last_V, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln563"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge15.i:6 %or_ln563 = or i1 %icmp_ln1064, i1 %xor_ln563

]]></Node>
<StgValue><ssdm name="or_ln563"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="2" op_0_bw="1">
<![CDATA[
._crit_edge15.i:7 %zext_ln563 = zext i1 %xor_ln563

]]></Node>
<StgValue><ssdm name="zext_ln563"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15.i:8 %br_ln563 = br i1 %or_ln563, void, void %._crit_edge12.i

]]></Node>
<StgValue><ssdm name="br_ln563"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
<literal name="or_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:0 %bvh = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %tmp_dataOffset_V, i2 0

]]></Node>
<StgValue><ssdm name="bvh"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
<literal name="or_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="61" op_0_bw="6">
<![CDATA[
:1 %zext_ln819 = zext i6 %bvh

]]></Node>
<StgValue><ssdm name="zext_ln819"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
<literal name="or_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
:2 %shl_ln819 = shl i61 1, i61 %zext_ln819

]]></Node>
<StgValue><ssdm name="shl_ln819"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
<literal name="or_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
:3 %and_ln819 = and i61 %shl_ln819, i61 %trunc_ln144_62

]]></Node>
<StgValue><ssdm name="and_ln819"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
<literal name="or_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="61" op_1_bw="61">
<![CDATA[
:4 %p_Result_239 = icmp_eq  i61 %and_ln819, i61 0

]]></Node>
<StgValue><ssdm name="p_Result_239"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
<literal name="or_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:5 %select_ln566 = select i1 %p_Result_239, i2 0, i2 2

]]></Node>
<StgValue><ssdm name="select_ln566"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
<literal name="or_ln563" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln566 = br void %._crit_edge12.i

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0">
<![CDATA[
._crit_edge12.i:0 %state_V_3_flag_5_i = phi i1 1, void, i1 0, void, i1 0, void, i1 1, void, i1 1, void %._crit_edge15.i, i1 0, void, i1 1, void %.critedge1247.i, i1 0, void

]]></Node>
<StgValue><ssdm name="state_V_3_flag_5_i"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0" op_10_bw="2" op_11_bw="0" op_12_bw="2" op_13_bw="0" op_14_bw="2" op_15_bw="0">
<![CDATA[
._crit_edge12.i:1 %state_V_3_new_5_i = phi i2 0, void, i2 0, void, i2 0, void, i2 %select_ln566, void, i2 %zext_ln563, void %._crit_edge15.i, i2 0, void, i2 %select_ln611, void %.critedge1247.i, i2 0, void

]]></Node>
<StgValue><ssdm name="state_V_3_new_5_i"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge12.i:2 %br_ln0 = br i1 %state_V_3_flag_5_i, void %drop_optional_header_fields<512>.exit, void %mergeST.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_3_flag_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
mergeST.i:0 %store_ln560 = store i2 %state_V_3_new_5_i, i2 %state_V_1

]]></Node>
<StgValue><ssdm name="store_ln560"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_3_flag_5_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
mergeST.i:1 %br_ln0 = br void %drop_optional_header_fields<512>.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3b, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3b, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3b, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng_optionalFieldsMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng_optionalFieldsMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng_optionalFieldsMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %rxEng_optionalFieldsFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rxEng_dataOffsetFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer3b, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rxEng_optionalFieldsMetaFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:20 %specpipeline_ln505 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln505"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="320" op_0_bw="320">
<![CDATA[
entry:23 %p_Val2_70 = load i320 %optionalHeader_header_V

]]></Node>
<StgValue><ssdm name="p_Val2_70"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1">
<![CDATA[
entry:26 %parseHeader_load = load i1 %parseHeader

]]></Node>
<StgValue><ssdm name="parseHeader_load"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1">
<![CDATA[
entry:29 %headerWritten_load = load i1 %headerWritten

]]></Node>
<StgValue><ssdm name="headerWritten_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln55 = br i1 %optionalHeader_ready_load, void %_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i, void %_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="320" op_0_bw="577">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:1 %tmp_348 = trunc i577 %rxEng_dataBuffer3b_read

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="577">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:4 %trunc_ln414 = trunc i577 %rxEng_dataBuffer3b_read

]]></Node>
<StgValue><ssdm name="trunc_ln414"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="320" op_0_bw="320" op_1_bw="1" op_2_bw="319">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:5 %st = bitconcatenate i320 @_ssdm_op_BitConcatenate.i320.i1.i319, i1 %trunc_ln414, i319 0

]]></Node>
<StgValue><ssdm name="st"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="320" op_0_bw="1" op_1_bw="320" op_2_bw="320">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:6 %select_ln414 = select i1 %icmp_ln414, i320 %st, i320 %tmp_348

]]></Node>
<StgValue><ssdm name="select_ln414"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
<literal name="icmp_ln414" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="320" op_0_bw="320" op_1_bw="320" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:7 %tmp_342 = partselect i320 @llvm.part.select.i320, i320 %select_ln414, i32 319, i32 0

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="320" op_0_bw="1" op_1_bw="320" op_2_bw="320">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:8 %select_ln414_21 = select i1 %icmp_ln414, i320 %tmp_342, i320 %tmp_348

]]></Node>
<StgValue><ssdm name="select_ln414_21"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="320" op_0_bw="1" op_1_bw="320" op_2_bw="320">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:9 %select_ln414_22 = select i1 %icmp_ln414, i320 1067993517960455041197510853084776057301352261178326384973520803911109862890320275011481043468288, i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575

]]></Node>
<StgValue><ssdm name="select_ln414_22"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="320" op_0_bw="1" op_1_bw="320" op_2_bw="320">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:10 %select_ln414_23 = select i1 %icmp_ln414, i320 1, i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575

]]></Node>
<StgValue><ssdm name="select_ln414_23"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:11 %and_ln414 = and i320 %select_ln414_22, i320 %select_ln414_23

]]></Node>
<StgValue><ssdm name="and_ln414"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:12 %xor_ln414 = xor i320 %and_ln414, i320 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936575

]]></Node>
<StgValue><ssdm name="xor_ln414"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:13 %and_ln414_24 = and i320 %p_Val2_70, i320 %xor_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_24"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:14 %and_ln414_25 = and i320 %select_ln414_21, i320 %and_ln414

]]></Node>
<StgValue><ssdm name="and_ln414_25"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="320" op_0_bw="320" op_1_bw="320">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:15 %p_Result_238 = or i320 %and_ln414_24, i320 %and_ln414_25

]]></Node>
<StgValue><ssdm name="p_Result_238"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="320" op_1_bw="320" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:16 %store_ln414 = store i320 %p_Result_238, i320 %optionalHeader_header_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="optionalHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i:19 %br_ln582 = br void %_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread.i

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread.i:1 %xor_ln582 = xor i1 %parseHeader_load, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread.i:2 %or_ln582 = or i1 %headerWritten_load, i1 %xor_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread.i:3 %br_ln582 = br i1 %or_ln582, void, void %_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln582"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="or_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:1 %store_ln585 = store i1 1, i1 %headerWritten

]]></Node>
<StgValue><ssdm name="store_ln585"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="512" op_0_bw="9">
<![CDATA[
:3 %zext_ln674_22 = zext i9 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln674_22"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="512" op_0_bw="9">
<![CDATA[
:4 %zext_ln674_23 = zext i9 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln674_23"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:5 %lshr_ln674_22 = lshr i512 %p_Val2_s, i512 %zext_ln674_22

]]></Node>
<StgValue><ssdm name="lshr_ln674_22"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:6 %lshr_ln674_23 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln674_23

]]></Node>
<StgValue><ssdm name="lshr_ln674_23"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:7 %p_Result_248 = and i512 %lshr_ln674_22, i512 %lshr_ln674_23

]]></Node>
<StgValue><ssdm name="p_Result_248"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="512" op_0_bw="9">
<![CDATA[
:8 %zext_ln414_31 = zext i9 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln414_31"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:9 %lshr_ln414_15 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_31

]]></Node>
<StgValue><ssdm name="lshr_ln414_15"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:10 %p_Result_249 = and i512 %p_Result_248, i512 %lshr_ln414_15

]]></Node>
<StgValue><ssdm name="p_Result_249"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="6">
<![CDATA[
:14 %zext_ln674_24 = zext i6 %bvh_d_index

]]></Node>
<StgValue><ssdm name="zext_ln674_24"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="6">
<![CDATA[
:15 %zext_ln674_25 = zext i6 %bvh_d_index

]]></Node>
<StgValue><ssdm name="zext_ln674_25"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16 %lshr_ln674_24 = lshr i64 %p_Val2_67, i64 %zext_ln674_24

]]></Node>
<StgValue><ssdm name="lshr_ln674_24"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %lshr_ln674_25 = lshr i64 18446744073709551615, i64 %zext_ln674_25

]]></Node>
<StgValue><ssdm name="lshr_ln674_25"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %p_Result_250 = and i64 %lshr_ln674_24, i64 %lshr_ln674_25

]]></Node>
<StgValue><ssdm name="p_Result_250"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="6">
<![CDATA[
:19 %zext_ln414_32 = zext i6 %bvh_d_index

]]></Node>
<StgValue><ssdm name="zext_ln414_32"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20 %lshr_ln414_16 = lshr i64 18446744073709551615, i64 %zext_ln414_32

]]></Node>
<StgValue><ssdm name="lshr_ln414_16"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21 %p_Result_251 = and i64 %p_Result_250, i64 %lshr_ln414_16

]]></Node>
<StgValue><ssdm name="p_Result_251"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="512" op_0_bw="10">
<![CDATA[
:23 %zext_ln674_26 = zext i10 %sub_ln674

]]></Node>
<StgValue><ssdm name="zext_ln674_26"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:24 %lshr_ln674_26 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln674_26

]]></Node>
<StgValue><ssdm name="lshr_ln674_26"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:25 %p_Result_252 = and i512 %tmp_data_V_5, i512 %lshr_ln674_26

]]></Node>
<StgValue><ssdm name="p_Result_252"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:31 %select_ln414_25 = select i1 %icmp_ln414_3, i10 %sub_ln414, i10 %sub_ln599

]]></Node>
<StgValue><ssdm name="select_ln414_25"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="512" op_0_bw="10">
<![CDATA[
:34 %zext_ln414_34 = zext i10 %select_ln414_25

]]></Node>
<StgValue><ssdm name="zext_ln414_34"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:37 %shl_ln414 = shl i512 %p_Result_252, i512 %zext_ln414_34

]]></Node>
<StgValue><ssdm name="shl_ln414"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
<literal name="icmp_ln414_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
:38 %tmp_344 = partselect i512 @llvm.part.select.i512, i512 %shl_ln414, i32 511, i32 0

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
:39 %select_ln414_27 = select i1 %icmp_ln414_3, i512 %tmp_344, i512 %shl_ln414

]]></Node>
<StgValue><ssdm name="select_ln414_27"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:43 %xor_ln414_5 = xor i512 %and_ln414_28, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095

]]></Node>
<StgValue><ssdm name="xor_ln414_5"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:44 %and_ln414_29 = and i512 %p_Result_249, i512 %xor_ln414_5

]]></Node>
<StgValue><ssdm name="and_ln414_29"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:45 %and_ln414_30 = and i512 %select_ln414_27, i512 %and_ln414_28

]]></Node>
<StgValue><ssdm name="and_ln414_30"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:46 %p_Result_253 = or i512 %and_ln414_29, i512 %and_ln414_30

]]></Node>
<StgValue><ssdm name="p_Result_253"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:47 %sub_ln674_13 = sub i7 64, i7 %zext_ln600

]]></Node>
<StgValue><ssdm name="sub_ln674_13"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="7">
<![CDATA[
:48 %zext_ln674_27 = zext i7 %sub_ln674_13

]]></Node>
<StgValue><ssdm name="zext_ln674_27"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:49 %lshr_ln674_27 = lshr i64 18446744073709551615, i64 %zext_ln674_27

]]></Node>
<StgValue><ssdm name="lshr_ln674_27"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:50 %p_Result_254 = and i64 %tmp_keep_V_6, i64 %lshr_ln674_27

]]></Node>
<StgValue><ssdm name="p_Result_254"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
<literal name="icmp_ln414_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:54 %sub_ln414_15 = sub i7 63, i7 %sub_ln600

]]></Node>
<StgValue><ssdm name="sub_ln414_15"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
:56 %select_ln414_29 = select i1 %icmp_ln414_4, i7 %sub_ln414_15, i7 %sub_ln600

]]></Node>
<StgValue><ssdm name="select_ln414_29"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="7">
<![CDATA[
:59 %zext_ln414_38 = zext i7 %select_ln414_29

]]></Node>
<StgValue><ssdm name="zext_ln414_38"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:62 %shl_ln414_11 = shl i64 %p_Result_254, i64 %zext_ln414_38

]]></Node>
<StgValue><ssdm name="shl_ln414_11"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
<literal name="icmp_ln414_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:63 %tmp_346 = partselect i64 @llvm.part.select.i64, i64 %shl_ln414_11, i32 63, i32 0

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %select_ln414_31 = select i1 %icmp_ln414_4, i64 %tmp_346, i64 %shl_ln414_11

]]></Node>
<StgValue><ssdm name="select_ln414_31"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:68 %xor_ln414_6 = xor i64 %and_ln414_31, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln414_6"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:69 %and_ln414_32 = and i64 %p_Result_251, i64 %xor_ln414_6

]]></Node>
<StgValue><ssdm name="and_ln414_32"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:70 %and_ln414_33 = and i64 %select_ln414_31, i64 %and_ln414_31

]]></Node>
<StgValue><ssdm name="and_ln414_33"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:71 %p_Result_255 = or i64 %and_ln414_32, i64 %and_ln414_33

]]></Node>
<StgValue><ssdm name="p_Result_255"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="512" op_0_bw="9">
<![CDATA[
:3 %zext_ln674 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln674"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="512" op_0_bw="9">
<![CDATA[
:4 %zext_ln674_19 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln674_19"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:5 %lshr_ln674 = lshr i512 %p_Val2_s, i512 %zext_ln674

]]></Node>
<StgValue><ssdm name="lshr_ln674"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:6 %lshr_ln674_19 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln674_19

]]></Node>
<StgValue><ssdm name="lshr_ln674_19"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:7 %p_Result_256 = and i512 %lshr_ln674, i512 %lshr_ln674_19

]]></Node>
<StgValue><ssdm name="p_Result_256"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="512" op_0_bw="9">
<![CDATA[
:8 %zext_ln414 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:9 %lshr_ln414 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414

]]></Node>
<StgValue><ssdm name="lshr_ln414"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:10 %p_Result_257 = and i512 %p_Result_256, i512 %lshr_ln414

]]></Node>
<StgValue><ssdm name="p_Result_257"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="6">
<![CDATA[
:14 %zext_ln674_20 = zext i6 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln674_20"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="6">
<![CDATA[
:15 %zext_ln674_21 = zext i6 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln674_21"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16 %lshr_ln674_20 = lshr i64 %p_Val2_67, i64 %zext_ln674_20

]]></Node>
<StgValue><ssdm name="lshr_ln674_20"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %lshr_ln674_21 = lshr i64 18446744073709551615, i64 %zext_ln674_21

]]></Node>
<StgValue><ssdm name="lshr_ln674_21"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %p_Result_258 = and i64 %lshr_ln674_20, i64 %lshr_ln674_21

]]></Node>
<StgValue><ssdm name="p_Result_258"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="6">
<![CDATA[
:19 %zext_ln414_30 = zext i6 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln414_30"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:20 %lshr_ln414_14 = lshr i64 18446744073709551615, i64 %zext_ln414_30

]]></Node>
<StgValue><ssdm name="lshr_ln414_14"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21 %p_Result_259 = and i64 %p_Result_258, i64 %lshr_ln414_14

]]></Node>
<StgValue><ssdm name="p_Result_259"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:34 %p_Result_260 = and i512 %p_Result_257, i512 %xor_ln391

]]></Node>
<StgValue><ssdm name="p_Result_260"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:47 %p_Result_261 = and i64 %p_Result_259, i64 %xor_ln391_1

]]></Node>
<StgValue><ssdm name="p_Result_261"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="320" op_1_bw="320" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit.i:10 %store_ln414 = store i320 %tmp_347, i320 %optionalHeader_header_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge15.i:0 %parseHeader_new_1_i = phi i1 0, void, i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="parseHeader_new_1_i"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
._crit_edge15.i:3 %store_ln562 = store i1 0, i1 %headerWritten

]]></Node>
<StgValue><ssdm name="store_ln562"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
._crit_edge15.i:4 %store_ln538 = store i1 %parseHeader_new_1_i, i1 %parseHeader

]]></Node>
<StgValue><ssdm name="store_ln538"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="320" op_0_bw="320" op_1_bw="0" op_2_bw="320" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread.i:0 %p_015 = phi i320 %p_Val2_70, void, i320 %p_Result_238, void %_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261.thread12.i

]]></Node>
<StgValue><ssdm name="p_015"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="or_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="320">
<![CDATA[
:0 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %rxEng_optionalFieldsFifo, i320 %p_015

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="or_ln582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln586 = br void %_ZN12packetHeaderILi512ELi320EE9parseWordER7ap_uintILi512EE.exit1261._crit_edge.i

]]></Node>
<StgValue><ssdm name="br_ln586"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="577" op_0_bw="577" op_1_bw="1" op_2_bw="64" op_3_bw="512">
<![CDATA[
:76 %p_011 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512, i1 %sendWord_last_V_5, i64 %p_Result_255, i512 %p_Result_253

]]></Node>
<StgValue><ssdm name="p_011"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="577">
<![CDATA[
:77 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer3, i577 %p_011

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:78 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="577">
<![CDATA[
:0 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer3, i577 %rxEng_dataBuffer3b_read

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="1"/>
<literal name="tmp_i_342" val="1"/>
<literal name="icmp_ln1064_79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln596 = br void

]]></Node>
<StgValue><ssdm name="br_ln596"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="577" op_0_bw="577" op_1_bw="1" op_2_bw="64" op_3_bw="512">
<![CDATA[
:48 %p_010 = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512, i1 1, i64 %p_Result_261, i512 %p_Result_260

]]></Node>
<StgValue><ssdm name="p_010"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="577">
<![CDATA[
:49 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer3, i577 %p_010

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="tmp_syn_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i4P0A, i4 %rxEng_dataOffsetFifo, i4 %tmp_dataOffset_V

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
<literal name="icmp_ln1064" val="0"/>
<literal name="tmp_syn_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="320" op_2_bw="320">
<![CDATA[
:1 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i320P0A, i320 %rxEng_optionalFieldsFifo, i320 %tmp_347

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_V_1_load" val="!2"/>
<literal name="state_V_1_load" val="!1"/>
<literal name="tmp_i" val="1"/>
<literal name="tmp_62_i" val="1"/>
<literal name="icmp_ln1064" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="577">
<![CDATA[
:0 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer3, i577 %rxEng_dataBuffer3b_read_1

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0">
<![CDATA[
drop_optional_header_fields<512>.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
