// Seed: 2071407827
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2
);
  logic id_4 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input tri1 id_2,
    output tri id_3,
    input wor id_4,
    input tri id_5,
    input supply1 id_6,
    input tri1 id_7,
    input tri id_8,
    input wor id_9,
    input wire id_10,
    input tri1 id_11,
    input supply0 id_12,
    input wand id_13,
    output supply0 id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ;
endmodule
