<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- Copyright (C) 2019, Xilinx Inc - All rights reserved
 Licensed under the Apache License, Version 2.0 (the "License"). You may
 not use this file except in compliance with the License. A copy of the
 License is located at
     http://www.apache.org/licenses/LICENSE-2.0
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS, WITHOUT
 WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the
 License for the specific language governing permissions and limitations
 under the License. -->
 
<ip_presets schema="1.0">

	<ip_preset preset_proc_name="versal_cips_preset"> 
	      <ip vendor="xilinx.com" library="ip" name="versal_cips" version="2.1" ip_interface="FIXED_IO"> 
			<user_parameters>
		        <user_parameter name="CONFIG.PMC_SD1_PERIPHERAL_ENABLE" value="1"/>
				<user_parameter name="CONFIG.PMC_SD1_PERIPHERAL_IO" value="PMC_MIO 26 .. 36"/> 
				<user_parameter name="CONFIG.PMC_SD1_SLOT_TYPE" value="SD 3.0"/> 			
				
			    <user_parameter name="CONFIG.PMC_SD1_GRP_CD_ENABLE" value="1"/>
				<user_parameter name="CONFIG.PMC_SD1_GRP_POW_ENABLE" value="1"/>
			    <user_parameter name="CONFIG.PMC_SD1_GRP_WP_ENABLE" value="0"/>								
			
				<user_parameter name="CONFIG.PMC_GPIO0_MIO_PERIPHERAL_ENABLE" value="1"/>	
				<user_parameter name="CONFIG.PMC_GPIO1_MIO_PERIPHERAL_ENABLE" value="1"/>	

				<user_parameter name="CONFIG.PMC_I2CPMC_PERIPHERAL_ENABLE" value="1"/>
				<user_parameter name="CONFIG.PMC_I2CPMC_PERIPHERAL_IO" value="PMC_MIO 46 .. 47"/>					

			    <user_parameter name="CONFIG.PMC_OSPI_PERIPHERAL_ENABLE" value="0"/>
				<user_parameter name="CONFIG.PMC_QSPI_GRP_FBCLK_ENABLE" value="1"/>
				<user_parameter name="CONFIG.PMC_QSPI_PERIPHERAL_DATA_MODE" value="x4"/>
				<user_parameter name="CONFIG.PMC_QSPI_PERIPHERAL_ENABLE" value="1"/>
				<user_parameter name="CONFIG.PMC_QSPI_PERIPHERAL_MODE" value="Dual Parallel"/>
				
			    <user_parameter name="CONFIG.PS_CAN1_PERIPHERAL_ENABLE" value="1"/>				
 				<user_parameter name="CONFIG.PS_CAN1_PERIPHERAL_IO" value="PMC_MIO 40 .. 41"/>
				
				<user_parameter name="CONFIG.PS_ENET0_GRP_MDIO_ENABLE" value="1"/>
				<user_parameter name="CONFIG.PS_ENET0_GRP_MDIO_IO" value="PS_MIO 24 .. 25"/>
				<user_parameter name="CONFIG.PS_ENET0_PERIPHERAL_ENABLE" value="1"/>				
				<user_parameter name="CONFIG.PS_ENET0_PERIPHERAL_IO" value="PS_MIO 0 .. 11"/>				
				<user_parameter name="CONFIG.PS_ENET1_PERIPHERAL_ENABLE" value="1"/>				
				<user_parameter name="CONFIG.PS_ENET1_PERIPHERAL_IO" value="PS_MIO 12 .. 23"/>						

 				<user_parameter name="CONFIG.PS_GEN_IPI_0_ENABLE" value="1"/>					
				<user_parameter name="CONFIG.PS_GEN_IPI_1_ENABLE" value="1"/>						
				<user_parameter name="CONFIG.PS_GEN_IPI_2_ENABLE" value="1"/>						
				<user_parameter name="CONFIG.PS_GEN_IPI_3_ENABLE" value="1"/>						
				<user_parameter name="CONFIG.PS_GEN_IPI_4_ENABLE" value="1"/>										
				<user_parameter name="CONFIG.PS_GEN_IPI_5_ENABLE" value="1"/>										
				<user_parameter name="CONFIG.PS_GEN_IPI_6_ENABLE" value="1"/>														
				
				<user_parameter name="CONFIG.PS_GEN_IPI_PMCNOBUF_ENABLE" value="1"/>																		
				<user_parameter name="CONFIG.PS_GEN_IPI_PMC_ENABLE" value="1"/>		
				<user_parameter name="CONFIG.PS_GEN_IPI_PSM_ENABLE" value="1"/>																										

				<!-- <user_parameter name="CONFIG.PS_GPIO2_MIO_PERIPHERAL_ENABLE" value="0"/>																		 -->
				<user_parameter name="CONFIG.PS_I2C1_PERIPHERAL_ENABLE" value="1"/>		
				<user_parameter name="CONFIG.PS_I2C1_PERIPHERAL_IO" value="PMC_MIO 44 .. 45"/>																				

				<user_parameter name="CONFIG.PS_PCIE_RESET_ENABLE" value="1"/>																		
				<user_parameter name="CONFIG.PS_PCIE_EP_RESET1_IO" value="PMC_MIO 38"/>
				<user_parameter name="CONFIG.PS_PCIE_EP_RESET2_IO" value="PMC_MIO 39"/>	
				
				<user_parameter name="CONFIG.PS_TTC3_PERIPHERAL_ENABLE" value="0"/>																				
				
				<user_parameter name="CONFIG.PS_UART0_PERIPHERAL_ENABLE" value="1"/>																		
				<user_parameter name="CONFIG.PS_UART0_PERIPHERAL_IO" value="PMC_MIO 42 .. 43"/>		
				<user_parameter name="CONFIG.PS_USB3_PERIPHERAL_ENABLE" value="1"/>	
				<user_parameter name="CONFIG.PMC_MIO_37_DIRECTION" value="out"/>	
				<user_parameter name="CONFIG.PMC_MIO_37_USAGE" value="GPIO"/>
				<user_parameter name="CONFIG.PMC_MIO_37_OUTPUT_DATA" value="high"/>

				<user_parameter name="CONFIG.PS_MIO_7_PULL" value="disable"/>	
				<user_parameter name="CONFIG.PS_MIO_9_PULL" value="disable"/>	
				<user_parameter name="CONFIG.PS_MIO_19_PULL" value="disable"/>
				<user_parameter name="CONFIG.PS_MIO_21_PULL" value="disable"/>	
				
				<user_parameter name="CONFIG.PMC_REF_CLK_FREQMHZ" value="33.333333"/>	

<!--			<user_parameter name="CONFIG.CPM_PCIE0_MODES" value="DMA"/>		
				<user_parameter name="CONFIG.CPM_PCIE0_PL_LINK_CAP_MAX_LINK_WIDTH" value="X16"/>	  
				<user_parameter name="CONFIG.CPM_PCIE0_MAX_LINK_SPEED" value="8.0_GT/s"/> 	
 				<user_parameter name="CONFIG.CPM_PCIE0_DMA_DATA_WIDTH" value="512"/>	
				<user_parameter name="CONFIG.CPM_PCIE0_AXISTEN_IF_WIDTH" value="512"/>	 -->
	
			
            </user_parameters>
		</ip>
           <ip vendor="xilinx.com" library="ip" name="versal_cips" version="3.0" ip_interface="FIXED_IO"> 
	       <user_parameters>
	          <user_parameter name="CONFIG.PS_PMC_CONFIG" value="PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} PMC_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO26 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA } {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO27 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA } {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO28 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PMC_MIO29 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} PL_SEM_GPIO_ENABLE 0 PMC_ALT_REF_CLK_FREQMHZ 33.333 PMC_BANK_0_IO_STANDARD LVCMOS1.8 PMC_BANK_1_IO_STANDARD LVCMOS1.8 PMC_CIPS_MODE ADVANCE PMC_CORE_SUBSYSTEM_LOAD 0.0 PMC_CRP_CFU_REF_CTRL_ACT_FREQMHZ 394.444427 PMC_CRP_CFU_REF_CTRL_DIVISOR0 3 PMC_CRP_CFU_REF_CTRL_FREQMHZ 400 PMC_CRP_CFU_REF_CTRL_SRCSEL PPLL PMC_CRP_DFT_OSC_REF_CTRL_ACT_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_DIVISOR0 3 PMC_CRP_DFT_OSC_REF_CTRL_FREQMHZ 400 PMC_CRP_DFT_OSC_REF_CTRL_SRCSEL PPLL PMC_CRP_EFUSE_REF_CTRL_ACT_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_FREQMHZ 100.000000 PMC_CRP_EFUSE_REF_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_HSM0_REF_CTRL_ACT_FREQMHZ 32.870369 PMC_CRP_HSM0_REF_CTRL_DIVISOR0 36 PMC_CRP_HSM0_REF_CTRL_FREQMHZ 33.333 PMC_CRP_HSM0_REF_CTRL_SRCSEL PPLL PMC_CRP_HSM1_REF_CTRL_ACT_FREQMHZ 131.481476 PMC_CRP_HSM1_REF_CTRL_DIVISOR0 9 PMC_CRP_HSM1_REF_CTRL_FREQMHZ 133.333 PMC_CRP_HSM1_REF_CTRL_SRCSEL PPLL PMC_CRP_I2C_REF_CTRL_ACT_FREQMHZ 99.999992 PMC_CRP_I2C_REF_CTRL_DIVISOR0 10 PMC_CRP_I2C_REF_CTRL_FREQMHZ 100 PMC_CRP_I2C_REF_CTRL_SRCSEL NPLL PMC_CRP_LSBUS_REF_CTRL_ACT_FREQMHZ 147.916656 PMC_CRP_LSBUS_REF_CTRL_DIVISOR0 8 PMC_CRP_LSBUS_REF_CTRL_FREQMHZ 150 PMC_CRP_LSBUS_REF_CTRL_SRCSEL PPLL PMC_CRP_NOC_REF_CTRL_ACT_FREQMHZ 999.999939 PMC_CRP_NOC_REF_CTRL_FREQMHZ 1000 PMC_CRP_NOC_REF_CTRL_SRCSEL NPLL PMC_CRP_NPI_REF_CTRL_ACT_FREQMHZ 295.833313 PMC_CRP_NPI_REF_CTRL_DIVISOR0 4 PMC_CRP_NPI_REF_CTRL_FREQMHZ 300 PMC_CRP_NPI_REF_CTRL_SRCSEL PPLL PMC_CRP_NPLL_CTRL_CLKOUTDIV 4 PMC_CRP_NPLL_CTRL_FBDIV 120 PMC_CRP_NPLL_CTRL_SRCSEL REF_CLK PMC_CRP_NPLL_TO_XPD_CTRL_DIVISOR0 1 PMC_CRP_OSPI_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_DIVISOR0 4 PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200 PMC_CRP_OSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_PL0_REF_CTRL_ACT_FREQMHZ 240 PMC_CRP_PL0_REF_CTRL_DIVISOR0 3 PMC_CRP_PL0_REF_CTRL_FREQMHZ 334 PMC_CRP_PL0_REF_CTRL_SRCSEL NPLL PMC_CRP_PL1_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL1_REF_CTRL_DIVISOR0 3 PMC_CRP_PL1_REF_CTRL_FREQMHZ 334 PMC_CRP_PL1_REF_CTRL_SRCSEL NPLL PMC_CRP_PL2_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL2_REF_CTRL_DIVISOR0 3 PMC_CRP_PL2_REF_CTRL_FREQMHZ 334 PMC_CRP_PL2_REF_CTRL_SRCSEL NPLL PMC_CRP_PL3_REF_CTRL_ACT_FREQMHZ 100 PMC_CRP_PL3_REF_CTRL_DIVISOR0 3 PMC_CRP_PL3_REF_CTRL_FREQMHZ 334 PMC_CRP_PL3_REF_CTRL_SRCSEL NPLL PMC_CRP_PL5_REF_CTRL_FREQMHZ 400 PMC_CRP_PPLL_CTRL_CLKOUTDIV 2 PMC_CRP_PPLL_CTRL_FBDIV 71 PMC_CRP_PPLL_CTRL_SRCSEL REF_CLK PMC_CRP_PPLL_TO_XPD_CTRL_DIVISOR0 1 PMC_CRP_QSPI_REF_CTRL_ACT_FREQMHZ 295.833313 PMC_CRP_QSPI_REF_CTRL_DIVISOR0 4 PMC_CRP_QSPI_REF_CTRL_FREQMHZ 300 PMC_CRP_QSPI_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO0_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_DIVISOR0 6 PMC_CRP_SDIO0_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO0_REF_CTRL_SRCSEL PPLL PMC_CRP_SDIO1_REF_CTRL_ACT_FREQMHZ 199.999985 PMC_CRP_SDIO1_REF_CTRL_DIVISOR0 5 PMC_CRP_SDIO1_REF_CTRL_FREQMHZ 200 PMC_CRP_SDIO1_REF_CTRL_SRCSEL NPLL PMC_CRP_SD_DLL_REF_CTRL_ACT_FREQMHZ 1183.333252 PMC_CRP_SD_DLL_REF_CTRL_DIVISOR0 1 PMC_CRP_SD_DLL_REF_CTRL_FREQMHZ 1200 PMC_CRP_SD_DLL_REF_CTRL_SRCSEL PPLL PMC_CRP_SWITCH_TIMEOUT_CTRL_ACT_FREQMHZ 1.000000 PMC_CRP_SWITCH_TIMEOUT_CTRL_DIVISOR0 100 PMC_CRP_SWITCH_TIMEOUT_CTRL_FREQMHZ 1 PMC_CRP_SWITCH_TIMEOUT_CTRL_SRCSEL IRO_CLK/4 PMC_CRP_SYSMON_REF_CTRL_ACT_FREQMHZ 295.833313 PMC_CRP_SYSMON_REF_CTRL_FREQMHZ 295.833313 PMC_CRP_SYSMON_REF_CTRL_SRCSEL NPI_REF_CLK PMC_CRP_TEST_PATTERN_REF_CTRL_ACT_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_DIVISOR0 6 PMC_CRP_TEST_PATTERN_REF_CTRL_FREQMHZ 200 PMC_CRP_TEST_PATTERN_REF_CTRL_SRCSEL PPLL PMC_CRP_USB_SUSPEND_CTRL_ACT_FREQMHZ 0.200000 PMC_CRP_USB_SUSPEND_CTRL_DIVISOR0 500 PMC_CRP_USB_SUSPEND_CTRL_FREQMHZ 0.2 PMC_CRP_USB_SUSPEND_CTRL_SRCSEL IRO_CLK/4 PMC_EXTERNAL_TAMPER {{ENABLE 0} {IO None}} PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0 PMC_GPIO_EMIO_WIDTH_HDL 64 PMC_HSM0_CLK_ENABLE 1 PMC_HSM1_CLK_ENABLE 1 PMC_I2CPMC_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} PMC_MIO_EN_FOR_PL_PCIE 0 PMC_NOC_PMC_ADDR_WIDTH 64 PMC_NOC_PMC_DATA_WIDTH 128 PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} PMC_PL_ALT_REF_CLK_FREQMHZ 33.333 PMC_PMC_NOC_ADDR_WIDTH 64 PMC_PMC_NOC_DATA_WIDTH 128 PMC_QSPI_COHERENCY 0 PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} PMC_QSPI_PERIPHERAL_DATA_MODE x4 PMC_QSPI_PERIPHERAL_ENABLE 1 PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} PMC_QSPI_ROUTE_THROUGH_FPD 0 PMC_REF_CLK_FREQMHZ 33.333333 PMC_SD0 {{CD_ENABLE 0} {CD_IO PMC_MIO 24} {POW_ENABLE 0} {POW_IO PMC_MIO 17} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO PMC_MIO 25}} PMC_SD0_PERIPHERAL {{ENABLE 0} {IO PMC_MIO 13 .. 25}} PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 1}} {WP_ENABLE 0} {WP_IO PMC_MIO 1}} PMC_SD1_COHERENCY 0 PMC_SD1_DATA_TRANSFER_MODE 8Bit PMC_SD1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 36}}} PMC_SD1_ROUTE_THROUGH_FPD 0 PMC_SD1_SLOT_TYPE {SD 3.0} PMC_SD1_SPEED_MODE {high speed} PMC_SHOW_CCI_SMMU_SETTINGS 0 PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO 32 Bit}} PMC_TAMPER_EXTMIO_ENABLE 0 PMC_TAMPER_GLITCHDETECT_ENABLE 0 PMC_TAMPER_JTAGDETECT_ENABLE 0 PMC_TAMPER_TEMPERATURE_ENABLE 0 PMC_TAMPER_TRIGGER_REGISTER 0 PMC_TAMPER_VCCINTAUX_ENABLE 0 PMC_TAMPER_VCCINTFPD_ENABLE 0 PMC_TAMPER_VCCINTLPD_ENABLE 0 PMC_TAMPER_VCCINTLPD_ERASE_RESPONSE {SYS INTERRUPT} PMC_TAMPER_VCCINTPLAUXPL_ENABLE 0 PMC_TAMPER_VCCINTSOC_ENABLE 0 PMC_TAMPER_VCCIODIOB_ENABLE 0 PMC_USE_CFU_SEU 0 PMC_USE_NOC_PMC_AXI0 0 PMC_USE_PL_PMC_AUX_REF_CLK 0 PMC_USE_PMC_NOC_AXI0 0 POWER_REPORTING_MODE Custom PSPMC_MANUAL_CLK_ENABLE 0  PS_BANK_2_IO_STANDARD LVCMOS1.8 PS_BANK_3_IO_STANDARD LVCMOS1.8 PS_BOARD_INTERFACE Custom PS_CAN0_CLK {{ENABLE 0} {IO {PMC_MIO 0}}}  PS_CAN1_CLK {{ENABLE 0} {IO {PMC_MIO 0}}} PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}} PS_CRF_ACPU_CTRL_ACT_FREQMHZ 1350.000000 PS_CRF_ACPU_CTRL_DIVISOR0 1 PS_CRF_ACPU_CTRL_FREQMHZ 1350 PS_CRF_ACPU_CTRL_SRCSEL APLL PS_CRF_APLL_CTRL_CLKOUTDIV 2 PS_CRF_APLL_CTRL_FBDIV 81 PS_CRF_APLL_CTRL_SRCSEL REF_CLK PS_CRF_APLL_TO_XPD_CTRL_DIVISOR0 1 PS_CRF_DBG_FPD_CTRL_ACT_FREQMHZ 394.444427 PS_CRF_DBG_FPD_CTRL_DIVISOR0 3 PS_CRF_DBG_FPD_CTRL_FREQMHZ 400 PS_CRF_DBG_FPD_CTRL_SRCSEL PPLL PS_CRF_DBG_TRACE_CTRL_ACT_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_DIVISOR0 3 PS_CRF_DBG_TRACE_CTRL_FREQMHZ 300 PS_CRF_DBG_TRACE_CTRL_SRCSEL PPLL PS_CRF_FPD_LSBUS_CTRL_ACT_FREQMHZ 150.000000 PS_CRF_FPD_LSBUS_CTRL_DIVISOR0 9 PS_CRF_FPD_LSBUS_CTRL_FREQMHZ 150 PS_CRF_FPD_LSBUS_CTRL_SRCSEL APLL PS_CRF_FPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 824.999939 PS_CRF_FPD_TOP_SWITCH_CTRL_DIVISOR0 1 PS_CRF_FPD_TOP_SWITCH_CTRL_FREQMHZ 825 PS_CRF_FPD_TOP_SWITCH_CTRL_SRCSEL RPLL PS_CRL_CAN0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_DIVISOR0 12 PS_CRL_CAN0_REF_CTRL_FREQMHZ 100 PS_CRL_CAN0_REF_CTRL_SRCSEL PPLL PS_CRL_CAN1_REF_CTRL_ACT_FREQMHZ 99.999992 PS_CRL_CAN1_REF_CTRL_DIVISOR0 10 PS_CRL_CAN1_REF_CTRL_FREQMHZ 100 PS_CRL_CAN1_REF_CTRL_SRCSEL NPLL PS_CRL_CPM_TOPSW_REF_CTRL_ACT_FREQMHZ 824.999939 PS_CRL_CPM_TOPSW_REF_CTRL_DIVISOR0 2 PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 825 PS_CRL_CPM_TOPSW_REF_CTRL_SRCSEL RPLL PS_CRL_CPU_R5_CTRL_ACT_FREQMHZ 591.666626 PS_CRL_CPU_R5_CTRL_DIVISOR0 2 PS_CRL_CPU_R5_CTRL_FREQMHZ 600 PS_CRL_CPU_R5_CTRL_SRCSEL PPLL PS_CRL_DBG_LPD_CTRL_ACT_FREQMHZ 394.444427 PS_CRL_DBG_LPD_CTRL_DIVISOR0 3 PS_CRL_DBG_LPD_CTRL_FREQMHZ 400 PS_CRL_DBG_LPD_CTRL_SRCSEL PPLL PS_CRL_DBG_TSTMP_CTRL_ACT_FREQMHZ 394.444427 PS_CRL_DBG_TSTMP_CTRL_DIVISOR0 3 PS_CRL_DBG_TSTMP_CTRL_FREQMHZ 400 PS_CRL_DBG_TSTMP_CTRL_SRCSEL PPLL PS_CRL_GEM0_REF_CTRL_ACT_FREQMHZ 124.999992 PS_CRL_GEM0_REF_CTRL_DIVISOR0 8 PS_CRL_GEM0_REF_CTRL_FREQMHZ 125 PS_CRL_GEM0_REF_CTRL_SRCSEL NPLL PS_CRL_GEM1_REF_CTRL_ACT_FREQMHZ 124.999992 PS_CRL_GEM1_REF_CTRL_DIVISOR0 8 PS_CRL_GEM1_REF_CTRL_FREQMHZ 125 PS_CRL_GEM1_REF_CTRL_SRCSEL NPLL PS_CRL_GEM_TSU_REF_CTRL_ACT_FREQMHZ 249.999985 PS_CRL_GEM_TSU_REF_CTRL_DIVISOR0 4 PS_CRL_GEM_TSU_REF_CTRL_FREQMHZ 250 PS_CRL_GEM_TSU_REF_CTRL_SRCSEL NPLL PS_CRL_I2C0_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_DIVISOR0 12 PS_CRL_I2C0_REF_CTRL_FREQMHZ 100 PS_CRL_I2C0_REF_CTRL_SRCSEL PPLL PS_CRL_I2C1_REF_CTRL_ACT_FREQMHZ 99.999992 PS_CRL_I2C1_REF_CTRL_DIVISOR0 10 PS_CRL_I2C1_REF_CTRL_FREQMHZ 100 PS_CRL_I2C1_REF_CTRL_SRCSEL NPLL PS_CRL_IOU_SWITCH_CTRL_ACT_FREQMHZ 249.999985 PS_CRL_IOU_SWITCH_CTRL_DIVISOR0 4 PS_CRL_IOU_SWITCH_CTRL_FREQMHZ 250 PS_CRL_IOU_SWITCH_CTRL_SRCSEL NPLL PS_CRL_LPD_LSBUS_CTRL_ACT_FREQMHZ 149.999985 PS_CRL_LPD_LSBUS_CTRL_DIVISOR0 11 PS_CRL_LPD_LSBUS_CTRL_FREQMHZ 150 PS_CRL_LPD_LSBUS_CTRL_SRCSEL RPLL PS_CRL_LPD_TOP_SWITCH_CTRL_ACT_FREQMHZ 591.666626 PS_CRL_LPD_TOP_SWITCH_CTRL_DIVISOR0 2 PS_CRL_LPD_TOP_SWITCH_CTRL_FREQMHZ 600 PS_CRL_LPD_TOP_SWITCH_CTRL_SRCSEL PPLL PS_CRL_PSM_REF_CTRL_ACT_FREQMHZ 394.444427 PS_CRL_PSM_REF_CTRL_DIVISOR0 3 PS_CRL_PSM_REF_CTRL_FREQMHZ 400 PS_CRL_PSM_REF_CTRL_SRCSEL PPLL PS_CRL_RPLL_CTRL_CLKOUTDIV 2 PS_CRL_RPLL_CTRL_FBDIV 99 PS_CRL_RPLL_CTRL_SRCSEL REF_CLK PS_CRL_RPLL_TO_XPD_CTRL_DIVISOR0 2 PS_CRL_SPI0_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_DIVISOR0 6 PS_CRL_SPI0_REF_CTRL_FREQMHZ 200 PS_CRL_SPI0_REF_CTRL_SRCSEL PPLL PS_CRL_SPI1_REF_CTRL_ACT_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_DIVISOR0 6 PS_CRL_SPI1_REF_CTRL_FREQMHZ 200 PS_CRL_SPI1_REF_CTRL_SRCSEL PPLL PS_CRL_TIMESTAMP_REF_CTRL_ACT_FREQMHZ 99.999992 PS_CRL_TIMESTAMP_REF_CTRL_DIVISOR0 10 PS_CRL_TIMESTAMP_REF_CTRL_FREQMHZ 100 PS_CRL_TIMESTAMP_REF_CTRL_SRCSEL NPLL PS_CRL_UART0_REF_CTRL_ACT_FREQMHZ 99.999992 PS_CRL_UART0_REF_CTRL_DIVISOR0 10 PS_CRL_UART0_REF_CTRL_FREQMHZ 100 PS_CRL_UART0_REF_CTRL_SRCSEL NPLL PS_CRL_UART1_REF_CTRL_ACT_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_DIVISOR0 12 PS_CRL_UART1_REF_CTRL_FREQMHZ 100 PS_CRL_UART1_REF_CTRL_SRCSEL PPLL PS_CRL_USB0_BUS_REF_CTRL_ACT_FREQMHZ 19.999998 PS_CRL_USB0_BUS_REF_CTRL_DIVISOR0 50 PS_CRL_USB0_BUS_REF_CTRL_FREQMHZ 20 PS_CRL_USB0_BUS_REF_CTRL_SRCSEL NPLL PS_CRL_USB3_DUAL_REF_CTRL_ACT_FREQMHZ 20 PS_CRL_USB3_DUAL_REF_CTRL_DIVISOR0 60 PS_CRL_USB3_DUAL_REF_CTRL_FREQMHZ 10 PS_CRL_USB3_DUAL_REF_CTRL_SRCSEL PPLL PS_DDRC_ENABLE 1 PS_DDR_RAM_HIGHADDR_OFFSET 0x800000000 PS_DDR_RAM_LOWADDR_OFFSET 0x80000000 PS_ENABLE_HSDP 0 PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} PS_ENET1_MDIO {{ENABLE 0} {IO PMC_MIO 50 .. 51}} PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}} PS_EN_AXI_STATUS_PORTS 0 PS_EN_PORTS_CONTROLLER_BASED 0 PS_EXPAND_CORESIGHT 0 PS_EXPAND_FPD_SLAVES 0 PS_EXPAND_GIC 0 PS_EXPAND_LPD_SLAVES 0 PS_FPD_INTERCONNECT_LOAD 0.0 PS_FTM_CTI_IN0 0 PS_FTM_CTI_IN1 0 PS_FTM_CTI_IN2 0 PS_FTM_CTI_IN3 0 PS_FTM_CTI_OUT0 0 PS_FTM_CTI_OUT1 0 PS_FTM_CTI_OUT2 0 PS_FTM_CTI_OUT3 0 PS_GEM0_COHERENCY 0 PS_GEM0_ROUTE_THROUGH_FPD 0 PS_GEM1_COHERENCY 0 PS_GEM1_ROUTE_THROUGH_FPD 0 PS_GEM_TSU {{ENABLE 0} {IO PS_MIO 24}} PS_GEM_TSU_CLK_PORT_PAIR 0 PS_GEN_IPI0_ENABLE 1 PS_GEN_IPI0_MASTER A72 PS_GEN_IPI1_ENABLE 1 PS_GEN_IPI1_MASTER A72 PS_GEN_IPI2_ENABLE 1 PS_GEN_IPI2_MASTER A72 PS_GEN_IPI3_ENABLE 1 PS_GEN_IPI3_MASTER A72 PS_GEN_IPI4_ENABLE 1 PS_GEN_IPI4_MASTER A72 PS_GEN_IPI5_ENABLE 1 PS_GEN_IPI5_MASTER A72 PS_GEN_IPI6_ENABLE 1 PS_GEN_IPI6_MASTER A72 PS_GEN_IPI_PMCNOBUF_ENABLE 1 PS_GEN_IPI_PMCNOBUF_MASTER PMC PS_GEN_IPI_PMC_ENABLE 1 PS_GEN_IPI_PMC_MASTER PMC PS_GEN_IPI_PSM_ENABLE 1 PS_GEN_IPI_PSM_MASTER PSM PS_GPIO2_MIO_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 25}}} PS_GPIO_EMIO_PERIPHERAL_ENABLE 0 PS_HSDP0_REFCLK 0 PS_HSDP1_REFCLK 0 PS_HSDP_EGRESS_TRAFFIC JTAG PS_HSDP_INGRESS_TRAFFIC JTAG PS_HSDP_MODE NONE PS_HSDP_SAME_EGRESS_AS_INGRESS_TRAFFIC 1 PS_HSDP_SAME_INGRESS_EGRESS_TRAFFIC JTAG PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} PS_I2CSYSMON_PERIPHERAL {{ENABLE 0} {IO PS_MIO 23 .. 25}} PS_LPDMA0_COHERENCY 0 PS_LPDMA0_ROUTE_THROUGH_FPD 0 PS_LPDMA1_COHERENCY 0 PS_LPDMA1_ROUTE_THROUGH_FPD 0 PS_LPDMA2_COHERENCY 0 PS_LPDMA2_ROUTE_THROUGH_FPD 0 PS_LPDMA3_COHERENCY 0 PS_LPDMA3_ROUTE_THROUGH_FPD 0 PS_LPDMA4_COHERENCY 0 PS_LPDMA4_ROUTE_THROUGH_FPD 0 PS_LPDMA5_COHERENCY 0 PS_LPDMA5_ROUTE_THROUGH_FPD 0 PS_LPDMA6_COHERENCY 0 PS_LPDMA6_ROUTE_THROUGH_FPD 0 PS_LPDMA7_COHERENCY 0 PS_LPDMA7_ROUTE_THROUGH_FPD 0 PS_LPD_DMA_CHANNEL_ENABLE {{CH0 0} {CH1 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0}} PS_LPD_DMA_CH_TZ {{CH0 NonSecure} {CH1 NonSecure} {CH2 NonSecure} {CH3 NonSecure} {CH4 NonSecure} {CH5 NonSecure} {CH6 NonSecure} {CH7 NonSecure}} PS_LPD_DMA_ENABLE 0 PS_LPD_INTERCONNECT_LOAD 0.0 PS_M_AXI_GP4_DATA_WIDTH 128 PS_NOC_PS_CCI_DATA_WIDTH 128 PS_NOC_PS_NCI_DATA_WIDTH 128 PS_NOC_PS_PCI_DATA_WIDTH 128 PS_NOC_PS_PMC_DATA_WIDTH 128 PS_NUM_F2P0_INTR_INPUTS 1 PS_NUM_F2P1_INTR_INPUTS 1 PS_NUM_FABRIC_RESETS 0 PS_OCM_ACTIVE_BLOCKS 0 PS_PCIE1_PERIPHERAL_ENABLE 0 PS_PCIE2_PERIPHERAL_ENABLE 0 PS_PCIE_EP_RESET1_IO None PS_PCIE_EP_RESET2_IO None PS_PCIE_PERIPHERAL_ENABLE 0 PS_PCIE_RESET {{ENABLE 0} {IO {PS_MIO 18 .. 19}}} PS_PCIE_ROOT_RESET1_IO None PS_PCIE_ROOT_RESET1_POLARITY {Active Low} PS_PCIE_ROOT_RESET2_IO None PS_PCIE_ROOT_RESET2_POLARITY {Active Low} PS_PL_CONNECTIVITY_MODE Custom PS_PL_DONE 0 PS_PMCPL_CLK0_BUF 1 PS_PMCPL_CLK1_BUF 1 PS_PMCPL_CLK2_BUF 1 PS_PMCPL_CLK3_BUF 1 PS_PMCPL_IRO_CLK_BUF 1 PS_PMU_PERIPHERAL_ENABLE 0 PS_PS_ENABLE 0 PS_PS_NOC_CCI_DATA_WIDTH 128 PS_PS_NOC_NCI_DATA_WIDTH 128 PS_PS_NOC_PCI_DATA_WIDTH 128 PS_PS_NOC_PMC_DATA_WIDTH 128 PS_PS_NOC_RPU_DATA_WIDTH 128 PS_R5_ACTIVE_BLOCKS 0 PS_R5_LOAD 0.0 PS_RPU_COHERENCY 0 PS_SLR_TYPE master PS_SMON_PL_PORTS_ENABLE 0 PS_S_AXI_ACE_DATA_WIDTH 128 PS_S_AXI_ACP_DATA_WIDTH 128 PS_TCM_ACTIVE_BLOCKS 0 PS_TRACE_PERIPHERAL {{ENABLE 0} {IO PMC_MIO 30 .. 47}} PS_TRISTATE_INVERTED 0 PS_TTC0_CLK {{ENABLE 0} {IO PS_MIO 6}} PS_TTC0_PERIPHERAL_ENABLE 0 PS_TTC0_REF_CTRL_ACT_FREQMHZ 100 PS_TTC0_REF_CTRL_FREQMHZ 100 PS_TTC0_WAVEOUT {{ENABLE 0} {IO PS_MIO 7}} PS_TTC1_CLK {{ENABLE 0} {IO PS_MIO 12}} PS_TTC1_PERIPHERAL_ENABLE 0 PS_TTC1_REF_CTRL_ACT_FREQMHZ 100 PS_TTC1_REF_CTRL_FREQMHZ 100 PS_TTC1_WAVEOUT {{ENABLE 0} {IO PS_MIO 13}} PS_TTC2_CLK {{ENABLE 0} {IO PS_MIO 2}} PS_TTC2_PERIPHERAL_ENABLE 0 PS_TTC2_REF_CTRL_ACT_FREQMHZ 100 PS_TTC2_REF_CTRL_FREQMHZ 100 PS_TTC2_WAVEOUT {{ENABLE 0} {IO PS_MIO 3}} PS_TTC3_CLK {{ENABLE 0} {IO PS_MIO 16}} PS_TTC3_PERIPHERAL_ENABLE 0 PS_TTC3_REF_CTRL_ACT_FREQMHZ 100 PS_TTC3_REF_CTRL_FREQMHZ 100 PS_TTC3_WAVEOUT {{ENABLE 0} {IO PS_MIO 17}} PS_TTC_APB_CLK_TTC0_SEL APB PS_TTC_APB_CLK_TTC1_SEL APB PS_TTC_APB_CLK_TTC2_SEL APB PS_TTC_APB_CLK_TTC3_SEL APB PS_UART0_BAUD_RATE 115200 PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} PS_UART0_RTS_CTS {{ENABLE 0} {IO PS_MIO 2 .. 3}} PS_UART1_PERIPHERAL {{ENABLE 0} {IO PMC_MIO 4 .. 5}} PS_UART1_RTS_CTS {{ENABLE 0} {IO PMC_MIO 6 .. 7}} PS_UNITS_MODE Custom PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} PS_USB_COHERENCY 0 PS_USB_ROUTE_THROUGH_FPD 0 PS_USE_ACE_LITE 0 PS_USE_APU_EVENT_BUS 0 PS_USE_APU_INTERRUPT 0 PS_USE_AXI4_EXT_USER_BITS 0 PS_USE_BSCAN_USER1 0 PS_USE_BSCAN_USER2 0 PS_USE_BSCAN_USER3 0 PS_USE_BSCAN_USER4 0 PS_USE_CAPTURE 0 PS_USE_CLK 0 PS_USE_DEBUG_TEST 0 PS_USE_DIFF_RW_CLK_S_AXI_FPD 0 PS_USE_DIFF_RW_CLK_S_AXI_GP2 0 PS_USE_DIFF_RW_CLK_S_AXI_LPD 0 PS_USE_ENET0_PTP 0 PS_USE_ENET1_PTP 0 PS_USE_FIFO_ENET0 0 PS_USE_FIFO_ENET1 0 PS_USE_FIXED_IO 0 PS_USE_FPD_AXI_NOC0 0 PS_USE_FPD_AXI_NOC1 0 PS_USE_FPD_CCI_NOC 0 PS_USE_FPD_CCI_NOC0 0 PS_USE_FPD_CCI_NOC1 0 PS_USE_FPD_CCI_NOC2 0 PS_USE_FPD_CCI_NOC3 0 PS_USE_FTM_GPI 0 PS_USE_FTM_GPO 0 PS_USE_HSDP_PL 0 PS_USE_M_AXI_FPD 0 PS_USE_M_AXI_LPD 0 PS_USE_NOC_FPD_AXI0 0 PS_USE_NOC_FPD_AXI1 0 PS_USE_NOC_FPD_CCI0 0 PS_USE_NOC_FPD_CCI1 0 PS_USE_NOC_LPD_AXI0 0 PS_USE_NOC_PS_PCI_0 0 PS_USE_NOC_PS_PMC_0 0 PS_USE_NPI_CLK 0 PS_USE_NPI_RST 0 PS_USE_PL_FPD_AUX_REF_CLK 0 PS_USE_PL_LPD_AUX_REF_CLK 0 PS_USE_PMC 0 PS_USE_PMCPL_CLK0 0 PS_USE_PMCPL_CLK1 0 PS_USE_PMCPL_CLK2 0 PS_USE_PMCPL_CLK3 0 PS_USE_PMCPL_IRO_CLK 0 PS_USE_PSPL_IRQ_FPD 0 PS_USE_PSPL_IRQ_LPD 0 PS_USE_PSPL_IRQ_PMC 0 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0 PS_USE_PS_NOC_PMC_0 0 PS_USE_PS_NOC_PMC_1 0 PS_USE_RPU_EVENT 0 PS_USE_RPU_INTERRUPT 0 PS_USE_RTC 0 PS_USE_SMMU 0 PS_USE_STARTUP 0 PS_USE_STM 0 PS_USE_S_ACP_FPD 0 PS_USE_S_AXI_ACE 0 PS_USE_S_AXI_FPD 0 PS_USE_S_AXI_GP2 0 PS_USE_S_AXI_LPD 0 PS_USE_TRACE_ATB 0 PS_WDT0_REF_CTRL_ACT_FREQMHZ 100 PS_WDT0_REF_CTRL_FREQMHZ 100 PS_WDT0_REF_CTRL_SEL NONE PS_WDT1_REF_CTRL_ACT_FREQMHZ 100 PS_WDT1_REF_CTRL_FREQMHZ 100 PS_WDT1_REF_CTRL_SEL NONE PS_WWDT0_CLK {{ENABLE 0} {IO PMC_MIO 0}} PS_WWDT0_PERIPHERAL {{ENABLE 0} {IO PMC_MIO 0 .. 5}} PS_WWDT1_CLK {{ENABLE 0} {IO PMC_MIO 6}} PS_WWDT1_PERIPHERAL {{ENABLE 0} {IO PMC_MIO 6 .. 11}} SEM_NPI_SCAN 0 SEM_TIME_INTERVAL_BETWEEN_SCANS 0 SMON_ALARMS Set_Alarms_On SMON_ENABLE_INT_VOLTAGE_MONITORING 0 SMON_ENABLE_TEMP_AVERAGING 0  "/>
           </user_parameters>
	      </ip>
	</ip_preset>	


	<ip_preset preset_proc_name="ddr4_c0_preset"> 
		<ip vendor="xilinx.com" library="ip" name="axi_noc" version="*"> 
			<user_parameters>
				<user_parameter name="CONFIG.CONTROLLERTYPE" value="DDR4_SDRAM"/>  
				<user_parameter name="CONFIG.MC_NO_CHANNELS" value="Single"/>  
				<user_parameter name="CONFIG.MC_SYSTEM_CLOCK" value="Differential"/>  
				<user_parameter name="CONFIG.MC_MEMORY_SPEEDGRADE" value="DDR4-3200AA(22-22-22)"/>	
				<user_parameter name="CONFIG.MC_COMPONENT_WIDTH" value="x8"/> 
				<user_parameter name="CONFIG.MC_DATAWIDTH" value="64"/>  
				<user_parameter name="CONFIG.MC_INPUTCLK0_PERIOD" value="5000"/>		
				<user_parameter name="CONFIG.MC_INTERLEAVE_SIZE" value="128"/>
				<user_parameter name="CONFIG.MC_STACKHEIGHT" value="1"/>
                <user_parameter name="CONFIG.MC_MEMORY_DEVICETYPE" value="UDIMMs"/>
                <user_parameter name="CONFIG.MC_ROWADDRESSWIDTH" value="16"/>
                <user_parameter name="CONFIG.MC_RANK" value="1"/>     
		   </user_parameters>
		</ip>
	</ip_preset>
	
	<ip_preset preset_proc_name="LPDDR4_Controller0_preset"> 
		<ip vendor="xilinx.com" library="ip" name="axi_noc" version="*"> 
			<user_parameters>
				<user_parameter name="CONFIG.CONTROLLERTYPE" value="LPDDR4_SDRAM"/>  
				<user_parameter name="CONFIG.MC_NO_CHANNELS" value="Dual"/>  
				<user_parameter name="CONFIG.MC_SYSTEM_CLOCK" value="Differential"/>  
				<user_parameter name="CONFIG.MC_MEMORY_SPEEDGRADE" value="LPDDR4-4267"/>
				<user_parameter name="CONFIG.MC_DATAWIDTH" value="32"/>
				<user_parameter name="CONFIG.MC_DQ_WIDTH" value="32"/>
				<user_parameter name="CONFIG.MC_DQS_WIDTH" value="4"/>
				<user_parameter name="CONFIG.MC_DM_WIDTH" value="4"/>
				<user_parameter name="CONFIG.MC_COMPONENT_WIDTH" value="x32"/> 
				<user_parameter name="CONFIG.MC_INPUTCLK0_PERIOD" value="4992"/>		
				<user_parameter name="CONFIG.MC_STACKHEIGHT" value="1"/>
               			<user_parameter name="CONFIG.MC_MEMORY_TIMEPERIOD0" value="512"/>
				<user_parameter name="CONFIG.MC0_FLIPPED_PINOUT" value="true"/>
				<user_parameter name="CONFIG.MC1_FLIPPED_PINOUT" value="true"/>
				<user_parameter name="CONFIG.MC_MEMORY_DEVICETYPE" value="Components"/>
		   </user_parameters>
		</ip>
	</ip_preset>
	
	
	<ip_preset preset_proc_name="LPDDR4_Controller1_preset"> 
		<ip vendor="xilinx.com" library="ip" name="axi_noc" version="*"> 
			<user_parameters>
				<user_parameter name="CONFIG.CONTROLLERTYPE" value="LPDDR4_SDRAM"/>  
				<user_parameter name="CONFIG.MC_NO_CHANNELS" value="Dual"/>  
				<user_parameter name="CONFIG.MC_SYSTEM_CLOCK" value="Differential"/>  
				<user_parameter name="CONFIG.MC_MEMORY_SPEEDGRADE" value="LPDDR4-4267"/>
				<user_parameter name="CONFIG.MC_DATAWIDTH" value="32"/>
				<user_parameter name="CONFIG.MC_DQ_WIDTH" value="32"/>
				<user_parameter name="CONFIG.MC_DQS_WIDTH" value="4"/>
				<user_parameter name="CONFIG.MC_DM_WIDTH" value="4"/>
				<user_parameter name="CONFIG.MC_COMPONENT_WIDTH" value="x32"/> 
				<user_parameter name="CONFIG.MC_INPUTCLK0_PERIOD" value="4992"/>		
				<user_parameter name="CONFIG.MC_STACKHEIGHT" value="1"/>
               			<user_parameter name="CONFIG.MC_MEMORY_TIMEPERIOD0" value="512"/>
				<user_parameter name="CONFIG.MC0_FLIPPED_PINOUT" value="true"/>
				<user_parameter name="CONFIG.MC1_FLIPPED_PINOUT" value="true"/>
				<user_parameter name="CONFIG.MC_MEMORY_DEVICETYPE" value="Components"/>
		   </user_parameters>
		</ip>
	</ip_preset>	
	 
  
  
	<ip_preset preset_proc_name="sysclk0_preset">
	
		<ip vendor="xilinx.com" library="ip" name="clk_wiz" ip_interface="CLK_IN1_D">
			<user_parameters>
			  <user_parameter name="CONFIG.PRIM_IN_FREQ" value="200"/> 
			  <user_parameter name="CONFIG.PRIM_SOURCE" value="Differential_clock_capable_pin"/> 
			</user_parameters>
		</ip>
		
		<ip vendor="xilinx.com" library="ip" name="util_ds_buf">
			<user_parameters>
				<user_parameter name="CONFIG.C_BUF_TYPE" value="IBUFDS" />
				<user_parameter name="CONFIG.C_SIZE" value="1" />
			</user_parameters>
		</ip>
	</ip_preset>
  
    <ip_preset preset_proc_name="gpio_pb_preset">
			<ip vendor="xilinx.com" library="ip" name="axi_gpio" ip_interface="GPIO">
			  <user_parameters>
				<user_parameter name="CONFIG.C_GPIO_WIDTH" value="2"/> 
				<user_parameter name="CONFIG.C_ALL_OUTPUTS" value="0"/> 
				<user_parameter name="CONFIG.C_ALL_INPUTS" value="1"/>
			  </user_parameters>
			</ip>
			<ip vendor="xilinx.com" library="ip" name="axi_gpio" ip_interface="GPIO2">
			  <user_parameters>
				<user_parameter name="CONFIG.C_IS_DUAL" value="1"/> 
				<user_parameter name="CONFIG.C_GPIO2_WIDTH" value="2"/> 
				<user_parameter name="CONFIG.C_ALL_OUTPUTS_2" value="0"/>
				<user_parameter name="CONFIG.C_ALL_INPUTS_2" value="1"/>
			  </user_parameters>
			</ip>
	</ip_preset>
	
	<ip_preset preset_proc_name="gpio_dp_preset">
			<ip vendor="xilinx.com" library="ip" name="axi_gpio" ip_interface="GPIO">
			  <user_parameters>
				<user_parameter name="CONFIG.C_GPIO_WIDTH" value="4"/> 
				<user_parameter name="CONFIG.C_ALL_OUTPUTS" value="0"/> 
				<user_parameter name="CONFIG.C_ALL_INPUTS" value="1"/>
			  </user_parameters>
			</ip>
			<ip vendor="xilinx.com" library="ip" name="axi_gpio" ip_interface="GPIO2">
			  <user_parameters>
				<user_parameter name="CONFIG.C_IS_DUAL" value="1"/> 
				<user_parameter name="CONFIG.C_GPIO2_WIDTH" value="4"/> 
				<user_parameter name="CONFIG.C_ALL_OUTPUTS_2" value="0"/>
				<user_parameter name="CONFIG.C_ALL_INPUTS_2" value="1"/>
			  </user_parameters>
			</ip>
	</ip_preset>
	
	<ip_preset preset_proc_name="gpio_led_preset">
			<ip vendor="xilinx.com" library="ip" name="axi_gpio" ip_interface="GPIO">
			  <user_parameters>
				<user_parameter name="CONFIG.C_GPIO_WIDTH" value="4"/> 
				<user_parameter name="CONFIG.C_ALL_OUTPUTS" value="1"/> 
				<user_parameter name="CONFIG.C_ALL_INPUTS" value="0"/>
			  </user_parameters>
			</ip>
			<ip vendor="xilinx.com" library="ip" name="axi_gpio" ip_interface="GPIO2">
			  <user_parameters>
				<user_parameter name="CONFIG.C_IS_DUAL" value="1"/> 
				<user_parameter name="CONFIG.C_GPIO2_WIDTH" value="4"/> 
				<user_parameter name="CONFIG.C_ALL_OUTPUTS_2" value="1"/>
				<user_parameter name="CONFIG.C_ALL_INPUTS_2" value="0"/>
			  </user_parameters>
			</ip>
	</ip_preset>

</ip_presets>
