
embedded-system-pipeline.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c4b0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  0800c640  0800c640  0000d640  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cac0  0800cac0  0000e1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800cac0  0800cac0  0000dac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cac8  0800cac8  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cac8  0800cac8  0000dac8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cacc  0800cacc  0000dacc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800cad0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e1d8  2**0
                  CONTENTS
 10 .bss          000068c4  200001d8  200001d8  0000e1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00012404  20006a9c  20006a9c  0000e1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017c36  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003bf9  00000000  00000000  00025e3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012f0  00000000  00000000  00029a38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e9b  00000000  00000000  0002ad28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024939  00000000  00000000  0002bbc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001aca2  00000000  00000000  000504fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0c06  00000000  00000000  0006b19e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013bda4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000611c  00000000  00000000  0013bde8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  00141f04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c628 	.word	0x0800c628

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800c628 	.word	0x0800c628

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <IMU_Task>:
  .stack_size = 1024,
  .priority = (osPriority_t) osPriorityAboveNormal7,
};

void IMU_Task(void *arg)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b090      	sub	sp, #64	@ 0x40
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
    MPU6050_Data_t imuRaw;
    IMU_Attitude_t attitude;

	KalmanFilter rollKalman, pitchKalman;
	Kalman_Init(&rollKalman, 0.0f);
 8000ea0:	f107 0314 	add.w	r3, r7, #20
 8000ea4:	ed9f 0a33 	vldr	s0, [pc, #204]	@ 8000f74 <IMU_Task+0xdc>
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f000 facd 	bl	8001448 <Kalman_Init>
	Kalman_Init(&pitchKalman, 0.0f);
 8000eae:	f107 030c 	add.w	r3, r7, #12
 8000eb2:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 8000f74 <IMU_Task+0xdc>
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f000 fac6 	bl	8001448 <Kalman_Init>

	float dt = 0.01f; // 100 Hz sampling
 8000ebc:	4b2e      	ldr	r3, [pc, #184]	@ (8000f78 <IMU_Task+0xe0>)
 8000ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
	float Q = 0.001f;
 8000ec0:	4b2e      	ldr	r3, [pc, #184]	@ (8000f7c <IMU_Task+0xe4>)
 8000ec2:	63bb      	str	r3, [r7, #56]	@ 0x38
	float R = 0.03f;
 8000ec4:	4b2e      	ldr	r3, [pc, #184]	@ (8000f80 <IMU_Task+0xe8>)
 8000ec6:	637b      	str	r3, [r7, #52]	@ 0x34

    TickType_t lastWake = xTaskGetTickCount();
 8000ec8:	f006 fdfc 	bl	8007ac4 <xTaskGetTickCount>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	60bb      	str	r3, [r7, #8]

    for (;;)
    {

        MPU6050_Read(&hi2c1, &imuRaw);
 8000ed0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	482b      	ldr	r0, [pc, #172]	@ (8000f84 <IMU_Task+0xec>)
 8000ed8:	f000 f9f3 	bl	80012c2 <MPU6050_Read>

        IMU_ComputeRollPitch(&imuRaw, &attitude);
 8000edc:	f107 021c 	add.w	r2, r7, #28
 8000ee0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ee4:	4611      	mov	r1, r2
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f000 fa44 	bl	8001374 <IMU_ComputeRollPitch>
        attitude.roll  = Kalman_Update(&rollKalman, attitude.roll, imuRaw.gx, dt, Q, R);
 8000eec:	edd7 7a07 	vldr	s15, [r7, #28]
 8000ef0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8000ef4:	ee07 3a10 	vmov	s14, r3
 8000ef8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000efc:	f107 0314 	add.w	r3, r7, #20
 8000f00:	ed97 2a0d 	vldr	s4, [r7, #52]	@ 0x34
 8000f04:	edd7 1a0e 	vldr	s3, [r7, #56]	@ 0x38
 8000f08:	ed97 1a0f 	vldr	s2, [r7, #60]	@ 0x3c
 8000f0c:	eef0 0a47 	vmov.f32	s1, s14
 8000f10:	eeb0 0a67 	vmov.f32	s0, s15
 8000f14:	4618      	mov	r0, r3
 8000f16:	f000 faaa 	bl	800146e <Kalman_Update>
 8000f1a:	eef0 7a40 	vmov.f32	s15, s0
 8000f1e:	edc7 7a07 	vstr	s15, [r7, #28]
        attitude.pitch = Kalman_Update(&pitchKalman, attitude.pitch, imuRaw.gy, dt, Q, R);
 8000f22:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f26:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8000f2a:	ee07 3a10 	vmov	s14, r3
 8000f2e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8000f32:	f107 030c 	add.w	r3, r7, #12
 8000f36:	ed97 2a0d 	vldr	s4, [r7, #52]	@ 0x34
 8000f3a:	edd7 1a0e 	vldr	s3, [r7, #56]	@ 0x38
 8000f3e:	ed97 1a0f 	vldr	s2, [r7, #60]	@ 0x3c
 8000f42:	eef0 0a47 	vmov.f32	s1, s14
 8000f46:	eeb0 0a67 	vmov.f32	s0, s15
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f000 fa8f 	bl	800146e <Kalman_Update>
 8000f50:	eef0 7a40 	vmov.f32	s15, s0
 8000f54:	edc7 7a08 	vstr	s15, [r7, #32]
        IMU_Send_NMEA(&attitude);
 8000f58:	f107 031c 	add.w	r3, r7, #28
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f000 faff 	bl	8001560 <IMU_Send_NMEA>
    //    // rnek: UART ile gnder
     //   printf("Roll: %.2f Pitch: %.2f\r\n",
      //         attitude.roll,
      //         attitude.pitch);

        vTaskDelayUntil(&lastWake, pdMS_TO_TICKS(10)); // 100 Hz
 8000f62:	f107 0308 	add.w	r3, r7, #8
 8000f66:	210a      	movs	r1, #10
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f006 fc17 	bl	800779c <vTaskDelayUntil>
        MPU6050_Read(&hi2c1, &imuRaw);
 8000f6e:	bf00      	nop
 8000f70:	e7ae      	b.n	8000ed0 <IMU_Task+0x38>
 8000f72:	bf00      	nop
 8000f74:	00000000 	.word	0x00000000
 8000f78:	3c23d70a 	.word	0x3c23d70a
 8000f7c:	3a83126f 	.word	0x3a83126f
 8000f80:	3cf5c28f 	.word	0x3cf5c28f
 8000f84:	20001fa4 	.word	0x20001fa4

08000f88 <IMU_Init>:
    }
}

void IMU_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
    /* Queue create (32 elemanlk, her eleman 1 byte) */
   sensorQueue = xQueueCreate(32, sizeof(uint8_t));
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	2101      	movs	r1, #1
 8000f90:	2020      	movs	r0, #32
 8000f92:	f005 fb18 	bl	80065c6 <xQueueGenericCreate>
 8000f96:	4603      	mov	r3, r0
 8000f98:	4a05      	ldr	r2, [pc, #20]	@ (8000fb0 <IMU_Init+0x28>)
 8000f9a:	6013      	str	r3, [r2, #0]
   //MPU6050_Init(&hi2c1);
   //BME280_Init(&hi2c1);
    /* BSP I2C Task */
   imu_task_handle = osThreadNew(IMU_Task, NULL, &IMUTask_attributes);
 8000f9c:	4a05      	ldr	r2, [pc, #20]	@ (8000fb4 <IMU_Init+0x2c>)
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	4805      	ldr	r0, [pc, #20]	@ (8000fb8 <IMU_Init+0x30>)
 8000fa2:	f004 fecf 	bl	8005d44 <osThreadNew>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	4a04      	ldr	r2, [pc, #16]	@ (8000fbc <IMU_Init+0x34>)
 8000faa:	6013      	str	r3, [r2, #0]
}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	200001f8 	.word	0x200001f8
 8000fb4:	0800c6b0 	.word	0x0800c6b0
 8000fb8:	08000e99 	.word	0x08000e99
 8000fbc:	200001f4 	.word	0x200001f4

08000fc0 <BSP_I2C_Init>:



/* ================= INIT ================= */
void BSP_I2C_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0
   MPU6050_Init(&hi2c1);
 8000fc4:	4802      	ldr	r0, [pc, #8]	@ (8000fd0 <BSP_I2C_Init+0x10>)
 8000fc6:	f000 f93d 	bl	8001244 <MPU6050_Init>
}
 8000fca:	bf00      	nop
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	20001fa4 	.word	0x20001fa4

08000fd4 <processData>:
  .priority = (osPriority_t) osPriorityHigh,
};


void processData(UART_HandleTypeDef *huart,uint8_t *data, size_t len)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	60f8      	str	r0, [r7, #12]
 8000fdc:	60b9      	str	r1, [r7, #8]
 8000fde:	607a      	str	r2, [r7, #4]
    if(len == 0) return;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d007      	beq.n	8000ff6 <processData+0x22>
    HAL_UART_Transmit_DMA(huart, data, len);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	461a      	mov	r2, r3
 8000fec:	68b9      	ldr	r1, [r7, #8]
 8000fee:	68f8      	ldr	r0, [r7, #12]
 8000ff0:	f003 fc7e 	bl	80048f0 <HAL_UART_Transmit_DMA>
 8000ff4:	e000      	b.n	8000ff8 <processData+0x24>
    if(len == 0) return;
 8000ff6:	bf00      	nop
}
 8000ff8:	3710      	adds	r7, #16
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <BSP_UART_RX_Task>:
/* ================= BSP UART TASK ================= */
uint16_t last_rx_pos = 0;
static void BSP_UART_RX_Task(void *arg)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]

    for(;;)
     {
         if(osSemaphoreAcquire(uartRxSem, osWaitForever) == osOK)
 8001008:	4b34      	ldr	r3, [pc, #208]	@ (80010dc <BSP_UART_RX_Task+0xdc>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f04f 31ff 	mov.w	r1, #4294967295
 8001010:	4618      	mov	r0, r3
 8001012:	f005 f873 	bl	80060fc <osSemaphoreAcquire>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d1f5      	bne.n	8001008 <BSP_UART_RX_Task+0x8>
         {
        	 if(timeoutEnable)
 800101c:	4b30      	ldr	r3, [pc, #192]	@ (80010e0 <BSP_UART_RX_Task+0xe0>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d005      	beq.n	8001030 <BSP_UART_RX_Task+0x30>
        	 {
        		 osTimerStart(uartTimer, 50);  // timeout 50ms
 8001024:	4b2f      	ldr	r3, [pc, #188]	@ (80010e4 <BSP_UART_RX_Task+0xe4>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2132      	movs	r1, #50	@ 0x32
 800102a:	4618      	mov	r0, r3
 800102c:	f004 ffae 	bl	8005f8c <osTimerStart>
        	 }
             // DMA pointer ile veri uzunluunu hesapla
        	 if(timeoutEnable == false)
 8001030:	4b2b      	ldr	r3, [pc, #172]	@ (80010e0 <BSP_UART_RX_Task+0xe0>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	f083 0301 	eor.w	r3, r3, #1
 8001038:	b2db      	uxtb	r3, r3
 800103a:	2b00      	cmp	r3, #0
 800103c:	d0e4      	beq.n	8001008 <BSP_UART_RX_Task+0x8>
        	 {
				 size_t currentRxPos = UART_RX_DMA_BUF_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 800103e:	4b2a      	ldr	r3, [pc, #168]	@ (80010e8 <BSP_UART_RX_Task+0xe8>)
 8001040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 800104a:	60fb      	str	r3, [r7, #12]
				 if(currentRxPos != last_rx_pos)
 800104c:	4b27      	ldr	r3, [pc, #156]	@ (80010ec <BSP_UART_RX_Task+0xec>)
 800104e:	881b      	ldrh	r3, [r3, #0]
 8001050:	461a      	mov	r2, r3
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	4293      	cmp	r3, r2
 8001056:	d0d7      	beq.n	8001008 <BSP_UART_RX_Task+0x8>
				 {
					 if(currentRxPos > last_rx_pos)
 8001058:	4b24      	ldr	r3, [pc, #144]	@ (80010ec <BSP_UART_RX_Task+0xec>)
 800105a:	881b      	ldrh	r3, [r3, #0]
 800105c:	461a      	mov	r2, r3
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	4293      	cmp	r3, r2
 8001062:	d916      	bls.n	8001092 <BSP_UART_RX_Task+0x92>
					 {
						 //processData(&huart2,&uart_rx_dma_buf[last_rx_pos], currentRxPos - last_rx_pos);
						 memcpy(uart_received_data,&uart_rx_dma_buf[last_rx_pos], currentRxPos - last_rx_pos);
 8001064:	4b21      	ldr	r3, [pc, #132]	@ (80010ec <BSP_UART_RX_Task+0xec>)
 8001066:	881b      	ldrh	r3, [r3, #0]
 8001068:	461a      	mov	r2, r3
 800106a:	4b21      	ldr	r3, [pc, #132]	@ (80010f0 <BSP_UART_RX_Task+0xf0>)
 800106c:	18d1      	adds	r1, r2, r3
 800106e:	4b1f      	ldr	r3, [pc, #124]	@ (80010ec <BSP_UART_RX_Task+0xec>)
 8001070:	881b      	ldrh	r3, [r3, #0]
 8001072:	461a      	mov	r2, r3
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	1a9b      	subs	r3, r3, r2
 8001078:	461a      	mov	r2, r3
 800107a:	481e      	ldr	r0, [pc, #120]	@ (80010f4 <BSP_UART_RX_Task+0xf4>)
 800107c:	f009 f893 	bl	800a1a6 <memcpy>
						 uart_received_data_size = currentRxPos - last_rx_pos;
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	b29a      	uxth	r2, r3
 8001084:	4b19      	ldr	r3, [pc, #100]	@ (80010ec <BSP_UART_RX_Task+0xec>)
 8001086:	881b      	ldrh	r3, [r3, #0]
 8001088:	1ad3      	subs	r3, r2, r3
 800108a:	b29a      	uxth	r2, r3
 800108c:	4b1a      	ldr	r3, [pc, #104]	@ (80010f8 <BSP_UART_RX_Task+0xf8>)
 800108e:	801a      	strh	r2, [r3, #0]
 8001090:	e01f      	b.n	80010d2 <BSP_UART_RX_Task+0xd2>
					 }
					 else
					 {
						 // circular wrap-around
						 //processData(&huart2,&uart_rx_dma_buf[last_rx_pos], UART_RX_DMA_BUF_SIZE - last_rx_pos);
						 memcpy(uart_received_data,&uart_rx_dma_buf[last_rx_pos], UART_RX_DMA_BUF_SIZE - last_rx_pos);
 8001092:	4b16      	ldr	r3, [pc, #88]	@ (80010ec <BSP_UART_RX_Task+0xec>)
 8001094:	881b      	ldrh	r3, [r3, #0]
 8001096:	461a      	mov	r2, r3
 8001098:	4b15      	ldr	r3, [pc, #84]	@ (80010f0 <BSP_UART_RX_Task+0xf0>)
 800109a:	4413      	add	r3, r2
 800109c:	4a13      	ldr	r2, [pc, #76]	@ (80010ec <BSP_UART_RX_Task+0xec>)
 800109e:	8812      	ldrh	r2, [r2, #0]
 80010a0:	f5c2 6200 	rsb	r2, r2, #2048	@ 0x800
 80010a4:	4619      	mov	r1, r3
 80010a6:	4813      	ldr	r0, [pc, #76]	@ (80010f4 <BSP_UART_RX_Task+0xf4>)
 80010a8:	f009 f87d 	bl	800a1a6 <memcpy>
						 if(currentRxPos > 0)
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d004      	beq.n	80010bc <BSP_UART_RX_Task+0xbc>
							 //processData(&huart2,&uart_rx_dma_buf[0], currentRxPos);
							 memcpy(uart_received_data,&uart_rx_dma_buf[0], currentRxPos);
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	490e      	ldr	r1, [pc, #56]	@ (80010f0 <BSP_UART_RX_Task+0xf0>)
 80010b6:	480f      	ldr	r0, [pc, #60]	@ (80010f4 <BSP_UART_RX_Task+0xf4>)
 80010b8:	f009 f875 	bl	800a1a6 <memcpy>
						 uart_received_data_size = UART_RX_DMA_BUF_SIZE - last_rx_pos + currentRxPos;
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	b29a      	uxth	r2, r3
 80010c0:	4b0a      	ldr	r3, [pc, #40]	@ (80010ec <BSP_UART_RX_Task+0xec>)
 80010c2:	881b      	ldrh	r3, [r3, #0]
 80010c4:	1ad3      	subs	r3, r2, r3
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80010cc:	b29a      	uxth	r2, r3
 80010ce:	4b0a      	ldr	r3, [pc, #40]	@ (80010f8 <BSP_UART_RX_Task+0xf8>)
 80010d0:	801a      	strh	r2, [r3, #0]
					 }
					 last_rx_pos = currentRxPos;
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	b29a      	uxth	r2, r3
 80010d6:	4b05      	ldr	r3, [pc, #20]	@ (80010ec <BSP_UART_RX_Task+0xec>)
 80010d8:	801a      	strh	r2, [r3, #0]
         if(osSemaphoreAcquire(uartRxSem, osWaitForever) == osOK)
 80010da:	e795      	b.n	8001008 <BSP_UART_RX_Task+0x8>
 80010dc:	20001b10 	.word	0x20001b10
 80010e0:	20001b1c 	.word	0x20001b1c
 80010e4:	20001b18 	.word	0x20001b18
 80010e8:	200001fc 	.word	0x200001fc
 80010ec:	20001b1e 	.word	0x20001b1e
 80010f0:	20000300 	.word	0x20000300
 80010f4:	20000b00 	.word	0x20000b00
 80010f8:	20001300 	.word	0x20001300

080010fc <BSP_UART_TX_Task>:
         }
     }
}

static void BSP_UART_TX_Task(void *arg)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]

    for(;;)
     {
         if(osSemaphoreAcquire(uartTxSem, osWaitForever) == osOK)
 8001104:	4b0e      	ldr	r3, [pc, #56]	@ (8001140 <BSP_UART_TX_Task+0x44>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f04f 31ff 	mov.w	r1, #4294967295
 800110c:	4618      	mov	r0, r3
 800110e:	f004 fff5 	bl	80060fc <osSemaphoreAcquire>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d1f5      	bne.n	8001104 <BSP_UART_TX_Task+0x8>
         {
        	uart_tx_dma_buf_size = UART_Send_DMA_FromRingBuffer(uart_tx_dma_buf);
 8001118:	480a      	ldr	r0, [pc, #40]	@ (8001144 <BSP_UART_TX_Task+0x48>)
 800111a:	f000 fb29 	bl	8001770 <UART_Send_DMA_FromRingBuffer>
 800111e:	4603      	mov	r3, r0
 8001120:	461a      	mov	r2, r3
 8001122:	4b09      	ldr	r3, [pc, #36]	@ (8001148 <BSP_UART_TX_Task+0x4c>)
 8001124:	801a      	strh	r2, [r3, #0]
        	if(uart_tx_dma_buf_size>0)
 8001126:	4b08      	ldr	r3, [pc, #32]	@ (8001148 <BSP_UART_TX_Task+0x4c>)
 8001128:	881b      	ldrh	r3, [r3, #0]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d0ea      	beq.n	8001104 <BSP_UART_TX_Task+0x8>
        	{
        	 processData(&huart2,uart_tx_dma_buf, uart_tx_dma_buf_size);
 800112e:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <BSP_UART_TX_Task+0x4c>)
 8001130:	881b      	ldrh	r3, [r3, #0]
 8001132:	461a      	mov	r2, r3
 8001134:	4903      	ldr	r1, [pc, #12]	@ (8001144 <BSP_UART_TX_Task+0x48>)
 8001136:	4805      	ldr	r0, [pc, #20]	@ (800114c <BSP_UART_TX_Task+0x50>)
 8001138:	f7ff ff4c 	bl	8000fd4 <processData>
         if(osSemaphoreAcquire(uartTxSem, osWaitForever) == osOK)
 800113c:	e7e2      	b.n	8001104 <BSP_UART_TX_Task+0x8>
 800113e:	bf00      	nop
 8001140:	20001b14 	.word	0x20001b14
 8001144:	20001304 	.word	0x20001304
 8001148:	20001b04 	.word	0x20001b04
 800114c:	200001fc 	.word	0x200001fc

08001150 <UART_InitCountingSemaphore>:
         }
     }
}

void UART_InitCountingSemaphore(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b088      	sub	sp, #32
 8001154:	af00      	add	r7, sp, #0
    const osSemaphoreAttr_t semRxAttr = { .name = "UART_RX_Sem" };
 8001156:	f107 0310 	add.w	r3, r7, #16
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	605a      	str	r2, [r3, #4]
 8001160:	609a      	str	r2, [r3, #8]
 8001162:	60da      	str	r2, [r3, #12]
 8001164:	4b10      	ldr	r3, [pc, #64]	@ (80011a8 <UART_InitCountingSemaphore+0x58>)
 8001166:	613b      	str	r3, [r7, #16]
    const osSemaphoreAttr_t semTxAttr = { .name = "UART_TX_Sem" };
 8001168:	463b      	mov	r3, r7
 800116a:	2200      	movs	r2, #0
 800116c:	601a      	str	r2, [r3, #0]
 800116e:	605a      	str	r2, [r3, #4]
 8001170:	609a      	str	r2, [r3, #8]
 8001172:	60da      	str	r2, [r3, #12]
 8001174:	4b0d      	ldr	r3, [pc, #52]	@ (80011ac <UART_InitCountingSemaphore+0x5c>)
 8001176:	603b      	str	r3, [r7, #0]
    uartRxSem = osSemaphoreNew(10, 0, &semRxAttr); // max count 10, initial 0
 8001178:	f107 0310 	add.w	r3, r7, #16
 800117c:	461a      	mov	r2, r3
 800117e:	2100      	movs	r1, #0
 8001180:	200a      	movs	r0, #10
 8001182:	f004 ff31 	bl	8005fe8 <osSemaphoreNew>
 8001186:	4603      	mov	r3, r0
 8001188:	4a09      	ldr	r2, [pc, #36]	@ (80011b0 <UART_InitCountingSemaphore+0x60>)
 800118a:	6013      	str	r3, [r2, #0]
    uartTxSem = osSemaphoreNew(10, 0, &semTxAttr); // max count 10, initial 0
 800118c:	463b      	mov	r3, r7
 800118e:	461a      	mov	r2, r3
 8001190:	2100      	movs	r1, #0
 8001192:	200a      	movs	r0, #10
 8001194:	f004 ff28 	bl	8005fe8 <osSemaphoreNew>
 8001198:	4603      	mov	r3, r0
 800119a:	4a06      	ldr	r2, [pc, #24]	@ (80011b4 <UART_InitCountingSemaphore+0x64>)
 800119c:	6013      	str	r3, [r2, #0]
}
 800119e:	bf00      	nop
 80011a0:	3720      	adds	r7, #32
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}
 80011a6:	bf00      	nop
 80011a8:	0800c658 	.word	0x0800c658
 80011ac:	0800c664 	.word	0x0800c664
 80011b0:	20001b10 	.word	0x20001b10
 80011b4:	20001b14 	.word	0x20001b14

080011b8 <UART_Timer_Init>:
extern void uartTimeoutCallback(void *argument);
void UART_Timer_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
    uartTimer = osTimerNew(uartTimeoutCallback, osTimerOnce, NULL, NULL);  // tek seferlik timer
 80011bc:	2300      	movs	r3, #0
 80011be:	2200      	movs	r2, #0
 80011c0:	2100      	movs	r1, #0
 80011c2:	4804      	ldr	r0, [pc, #16]	@ (80011d4 <UART_Timer_Init+0x1c>)
 80011c4:	f004 fe66 	bl	8005e94 <osTimerNew>
 80011c8:	4603      	mov	r3, r0
 80011ca:	4a03      	ldr	r2, [pc, #12]	@ (80011d8 <UART_Timer_Init+0x20>)
 80011cc:	6013      	str	r3, [r2, #0]

}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	08001fe1 	.word	0x08001fe1
 80011d8:	20001b18 	.word	0x20001b18

080011dc <BSP_UART_Init>:
/* ================= INIT ================= */
void BSP_UART_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
    /* UART IDLE interrupt active */
    __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 80011e0:	4b11      	ldr	r3, [pc, #68]	@ (8001228 <BSP_UART_Init+0x4c>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	68da      	ldr	r2, [r3, #12]
 80011e6:	4b10      	ldr	r3, [pc, #64]	@ (8001228 <BSP_UART_Init+0x4c>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f042 0210 	orr.w	r2, r2, #16
 80011ee:	60da      	str	r2, [r3, #12]

    /* RX DMA start */
    HAL_UART_Receive_DMA(&huart2, uart_rx_dma_buf, UART_RX_DMA_BUF_SIZE);
 80011f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80011f4:	490d      	ldr	r1, [pc, #52]	@ (800122c <BSP_UART_Init+0x50>)
 80011f6:	480c      	ldr	r0, [pc, #48]	@ (8001228 <BSP_UART_Init+0x4c>)
 80011f8:	f003 fbf8 	bl	80049ec <HAL_UART_Receive_DMA>

    UART_InitCountingSemaphore();
 80011fc:	f7ff ffa8 	bl	8001150 <UART_InitCountingSemaphore>
    // 5 Timer create
    UART_Timer_Init();
 8001200:	f7ff ffda 	bl	80011b8 <UART_Timer_Init>
    /* BSP UART Tasks creat */
    bsp_uart_rx_task_handle = osThreadNew(BSP_UART_RX_Task, NULL, &BSPUARTTask_attributes);
 8001204:	4a0a      	ldr	r2, [pc, #40]	@ (8001230 <BSP_UART_Init+0x54>)
 8001206:	2100      	movs	r1, #0
 8001208:	480a      	ldr	r0, [pc, #40]	@ (8001234 <BSP_UART_Init+0x58>)
 800120a:	f004 fd9b 	bl	8005d44 <osThreadNew>
 800120e:	4603      	mov	r3, r0
 8001210:	4a09      	ldr	r2, [pc, #36]	@ (8001238 <BSP_UART_Init+0x5c>)
 8001212:	6013      	str	r3, [r2, #0]
    bsp_uart_tx_task_handle = osThreadNew(BSP_UART_TX_Task, NULL, &BSPUARTTask_attributes);
 8001214:	4a06      	ldr	r2, [pc, #24]	@ (8001230 <BSP_UART_Init+0x54>)
 8001216:	2100      	movs	r1, #0
 8001218:	4808      	ldr	r0, [pc, #32]	@ (800123c <BSP_UART_Init+0x60>)
 800121a:	f004 fd93 	bl	8005d44 <osThreadNew>
 800121e:	4603      	mov	r3, r0
 8001220:	4a07      	ldr	r2, [pc, #28]	@ (8001240 <BSP_UART_Init+0x64>)
 8001222:	6013      	str	r3, [r2, #0]


}
 8001224:	bf00      	nop
 8001226:	bd80      	pop	{r7, pc}
 8001228:	200001fc 	.word	0x200001fc
 800122c:	20000300 	.word	0x20000300
 8001230:	0800c6d4 	.word	0x0800c6d4
 8001234:	08001001 	.word	0x08001001
 8001238:	20001b08 	.word	0x20001b08
 800123c:	080010fd 	.word	0x080010fd
 8001240:	20001b0c 	.word	0x20001b0c

08001244 <MPU6050_Init>:
#include "mpu6050_driver.h"
#include "FreeRTOS.h"
#include "task.h"

void MPU6050_Init(I2C_HandleTypeDef *hi2c)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b088      	sub	sp, #32
 8001248:	af04      	add	r7, sp, #16
 800124a:	6078      	str	r0, [r7, #4]
    uint8_t data;

    // Wake up
    data = 0x00;
 800124c:	2300      	movs	r3, #0
 800124e:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, MPU6050_PWR_MGMT_1, 1, &data, 1, 100);
 8001250:	2364      	movs	r3, #100	@ 0x64
 8001252:	9302      	str	r3, [sp, #8]
 8001254:	2301      	movs	r3, #1
 8001256:	9301      	str	r3, [sp, #4]
 8001258:	f107 030f 	add.w	r3, r7, #15
 800125c:	9300      	str	r3, [sp, #0]
 800125e:	2301      	movs	r3, #1
 8001260:	226b      	movs	r2, #107	@ 0x6b
 8001262:	21d0      	movs	r1, #208	@ 0xd0
 8001264:	6878      	ldr	r0, [r7, #4]
 8001266:	f001 ffe1 	bl	800322c <HAL_I2C_Mem_Write>
__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();__NOP();
 800126a:	bf00      	nop
 800126c:	bf00      	nop
 800126e:	bf00      	nop
 8001270:	bf00      	nop
 8001272:	bf00      	nop
 8001274:	bf00      	nop
 8001276:	bf00      	nop
 8001278:	bf00      	nop
 800127a:	bf00      	nop
 800127c:	bf00      	nop
    // Accel 2g
    data = 0x00;
 800127e:	2300      	movs	r3, #0
 8001280:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, MPU6050_ACCEL_CFG, 1, &data, 1, 100);
 8001282:	2364      	movs	r3, #100	@ 0x64
 8001284:	9302      	str	r3, [sp, #8]
 8001286:	2301      	movs	r3, #1
 8001288:	9301      	str	r3, [sp, #4]
 800128a:	f107 030f 	add.w	r3, r7, #15
 800128e:	9300      	str	r3, [sp, #0]
 8001290:	2301      	movs	r3, #1
 8001292:	221c      	movs	r2, #28
 8001294:	21d0      	movs	r1, #208	@ 0xd0
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f001 ffc8 	bl	800322c <HAL_I2C_Mem_Write>

    // Gyro 250 dps
    data = 0x00;
 800129c:	2300      	movs	r3, #0
 800129e:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, MPU6050_GYRO_CFG, 1, &data, 1, 100);
 80012a0:	2364      	movs	r3, #100	@ 0x64
 80012a2:	9302      	str	r3, [sp, #8]
 80012a4:	2301      	movs	r3, #1
 80012a6:	9301      	str	r3, [sp, #4]
 80012a8:	f107 030f 	add.w	r3, r7, #15
 80012ac:	9300      	str	r3, [sp, #0]
 80012ae:	2301      	movs	r3, #1
 80012b0:	221b      	movs	r2, #27
 80012b2:	21d0      	movs	r1, #208	@ 0xd0
 80012b4:	6878      	ldr	r0, [r7, #4]
 80012b6:	f001 ffb9 	bl	800322c <HAL_I2C_Mem_Write>
}
 80012ba:	bf00      	nop
 80012bc:	3710      	adds	r7, #16
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <MPU6050_Read>:


void MPU6050_Read(I2C_HandleTypeDef *hi2c, MPU6050_Data_t *data)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b08a      	sub	sp, #40	@ 0x28
 80012c6:	af04      	add	r7, sp, #16
 80012c8:	6078      	str	r0, [r7, #4]
 80012ca:	6039      	str	r1, [r7, #0]
    uint8_t buf[14] = {0};
 80012cc:	2300      	movs	r3, #0
 80012ce:	60bb      	str	r3, [r7, #8]
 80012d0:	f107 030c 	add.w	r3, r7, #12
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	811a      	strh	r2, [r3, #8]

    HAL_I2C_Mem_Read(hi2c, MPU6050_ADDR, MPU6050_DATA_REG, 1, buf, 14, 100);
 80012dc:	2364      	movs	r3, #100	@ 0x64
 80012de:	9302      	str	r3, [sp, #8]
 80012e0:	230e      	movs	r3, #14
 80012e2:	9301      	str	r3, [sp, #4]
 80012e4:	f107 0308 	add.w	r3, r7, #8
 80012e8:	9300      	str	r3, [sp, #0]
 80012ea:	2301      	movs	r3, #1
 80012ec:	223b      	movs	r2, #59	@ 0x3b
 80012ee:	21d0      	movs	r1, #208	@ 0xd0
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f002 f895 	bl	8003420 <HAL_I2C_Mem_Read>

    data->ax = (buf[0] << 8) | buf[1];
 80012f6:	7a3b      	ldrb	r3, [r7, #8]
 80012f8:	021b      	lsls	r3, r3, #8
 80012fa:	b21a      	sxth	r2, r3
 80012fc:	7a7b      	ldrb	r3, [r7, #9]
 80012fe:	b21b      	sxth	r3, r3
 8001300:	4313      	orrs	r3, r2
 8001302:	b21a      	sxth	r2, r3
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	801a      	strh	r2, [r3, #0]
    data->ay = (buf[2] << 8) | buf[3];
 8001308:	7abb      	ldrb	r3, [r7, #10]
 800130a:	021b      	lsls	r3, r3, #8
 800130c:	b21a      	sxth	r2, r3
 800130e:	7afb      	ldrb	r3, [r7, #11]
 8001310:	b21b      	sxth	r3, r3
 8001312:	4313      	orrs	r3, r2
 8001314:	b21a      	sxth	r2, r3
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	805a      	strh	r2, [r3, #2]
    data->az = (buf[4] << 8) | buf[5];
 800131a:	7b3b      	ldrb	r3, [r7, #12]
 800131c:	021b      	lsls	r3, r3, #8
 800131e:	b21a      	sxth	r2, r3
 8001320:	7b7b      	ldrb	r3, [r7, #13]
 8001322:	b21b      	sxth	r3, r3
 8001324:	4313      	orrs	r3, r2
 8001326:	b21a      	sxth	r2, r3
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	809a      	strh	r2, [r3, #4]

    data->gx = (buf[8] << 8) | buf[9];
 800132c:	7c3b      	ldrb	r3, [r7, #16]
 800132e:	021b      	lsls	r3, r3, #8
 8001330:	b21a      	sxth	r2, r3
 8001332:	7c7b      	ldrb	r3, [r7, #17]
 8001334:	b21b      	sxth	r3, r3
 8001336:	4313      	orrs	r3, r2
 8001338:	b21a      	sxth	r2, r3
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	80da      	strh	r2, [r3, #6]
    data->gy = (buf[10] << 8) | buf[11];
 800133e:	7cbb      	ldrb	r3, [r7, #18]
 8001340:	021b      	lsls	r3, r3, #8
 8001342:	b21a      	sxth	r2, r3
 8001344:	7cfb      	ldrb	r3, [r7, #19]
 8001346:	b21b      	sxth	r3, r3
 8001348:	4313      	orrs	r3, r2
 800134a:	b21a      	sxth	r2, r3
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	811a      	strh	r2, [r3, #8]
    data->gz = (buf[12] << 8) | buf[13];
 8001350:	7d3b      	ldrb	r3, [r7, #20]
 8001352:	021b      	lsls	r3, r3, #8
 8001354:	b21a      	sxth	r2, r3
 8001356:	7d7b      	ldrb	r3, [r7, #21]
 8001358:	b21b      	sxth	r3, r3
 800135a:	4313      	orrs	r3, r2
 800135c:	b21a      	sxth	r2, r3
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	815a      	strh	r2, [r3, #10]

    data->timestamp = xTaskGetTickCount();
 8001362:	f006 fbaf 	bl	8007ac4 <xTaskGetTickCount>
 8001366:	4602      	mov	r2, r0
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	60da      	str	r2, [r3, #12]
}
 800136c:	bf00      	nop
 800136e:	3718      	adds	r7, #24
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <IMU_ComputeRollPitch>:
#define ACC_LSB_2G 16384.0f
#define DEG_PER_RAD 57.2957795f

void IMU_ComputeRollPitch(const MPU6050_Data_t *raw,
                          IMU_Attitude_t *att)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	ed2d 8b02 	vpush	{d8}
 800137a:	b086      	sub	sp, #24
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
    float ax = raw->ax / ACC_LSB_2G;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001388:	ee07 3a90 	vmov	s15, r3
 800138c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001390:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8001440 <IMU_ComputeRollPitch+0xcc>
 8001394:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001398:	edc7 7a05 	vstr	s15, [r7, #20]
    float ay = raw->ay / ACC_LSB_2G;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80013a2:	ee07 3a90 	vmov	s15, r3
 80013a6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013aa:	eddf 6a25 	vldr	s13, [pc, #148]	@ 8001440 <IMU_ComputeRollPitch+0xcc>
 80013ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013b2:	edc7 7a04 	vstr	s15, [r7, #16]
    float az = raw->az / ACC_LSB_2G;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80013bc:	ee07 3a90 	vmov	s15, r3
 80013c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013c4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8001440 <IMU_ComputeRollPitch+0xcc>
 80013c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013cc:	edc7 7a03 	vstr	s15, [r7, #12]

    att->roll  = atan2f(ay, az) * DEG_PER_RAD;
 80013d0:	edd7 0a03 	vldr	s1, [r7, #12]
 80013d4:	ed97 0a04 	vldr	s0, [r7, #16]
 80013d8:	f00a ff30 	bl	800c23c <atan2f>
 80013dc:	eef0 7a40 	vmov.f32	s15, s0
 80013e0:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001444 <IMU_ComputeRollPitch+0xd0>
 80013e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	edc3 7a00 	vstr	s15, [r3]
    att->pitch = atan2f(-ax, sqrtf(ay*ay + az*az)) * DEG_PER_RAD;
 80013ee:	edd7 7a05 	vldr	s15, [r7, #20]
 80013f2:	eeb1 8a67 	vneg.f32	s16, s15
 80013f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80013fa:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80013fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8001402:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001406:	ee77 7a27 	vadd.f32	s15, s14, s15
 800140a:	eeb0 0a67 	vmov.f32	s0, s15
 800140e:	f00a ff17 	bl	800c240 <sqrtf>
 8001412:	eef0 7a40 	vmov.f32	s15, s0
 8001416:	eef0 0a67 	vmov.f32	s1, s15
 800141a:	eeb0 0a48 	vmov.f32	s0, s16
 800141e:	f00a ff0d 	bl	800c23c <atan2f>
 8001422:	eef0 7a40 	vmov.f32	s15, s0
 8001426:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001444 <IMU_ComputeRollPitch+0xd0>
 800142a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8001434:	bf00      	nop
 8001436:	3718      	adds	r7, #24
 8001438:	46bd      	mov	sp, r7
 800143a:	ecbd 8b02 	vpop	{d8}
 800143e:	bd80      	pop	{r7, pc}
 8001440:	46800000 	.word	0x46800000
 8001444:	42652ee1 	.word	0x42652ee1

08001448 <Kalman_Init>:



void Kalman_Init(KalmanFilter *kf, float initAngle) {
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	ed87 0a00 	vstr	s0, [r7]
    kf->angle = initAngle;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	683a      	ldr	r2, [r7, #0]
 8001458:	601a      	str	r2, [r3, #0]
    kf->P = 1.0f;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001460:	605a      	str	r2, [r3, #4]
}
 8001462:	bf00      	nop
 8001464:	370c      	adds	r7, #12
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr

0800146e <Kalman_Update>:

float Kalman_Update(KalmanFilter *kf, float accAngle, float gyroRate, float dt, float Q, float R) {
 800146e:	b480      	push	{r7}
 8001470:	b089      	sub	sp, #36	@ 0x24
 8001472:	af00      	add	r7, sp, #0
 8001474:	6178      	str	r0, [r7, #20]
 8001476:	ed87 0a04 	vstr	s0, [r7, #16]
 800147a:	edc7 0a03 	vstr	s1, [r7, #12]
 800147e:	ed87 1a02 	vstr	s2, [r7, #8]
 8001482:	edc7 1a01 	vstr	s3, [r7, #4]
 8001486:	ed87 2a00 	vstr	s4, [r7]
    // 1. Predict
    kf->angle += gyroRate * dt;
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	ed93 7a00 	vldr	s14, [r3]
 8001490:	edd7 6a03 	vldr	s13, [r7, #12]
 8001494:	edd7 7a02 	vldr	s15, [r7, #8]
 8001498:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800149c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	edc3 7a00 	vstr	s15, [r3]
    kf->P += Q;
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	ed93 7a01 	vldr	s14, [r3, #4]
 80014ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80014b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	edc3 7a01 	vstr	s15, [r3, #4]

    // 2. Compute Kalman Gain
    float K = kf->P / (kf->P + R);
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	edd3 6a01 	vldr	s13, [r3, #4]
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	ed93 7a01 	vldr	s14, [r3, #4]
 80014c6:	edd7 7a00 	vldr	s15, [r7]
 80014ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014d2:	edc7 7a07 	vstr	s15, [r7, #28]

    // 3. Update
    kf->angle = kf->angle + K * (accAngle - kf->angle);
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	ed93 7a00 	vldr	s14, [r3]
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	edd3 7a00 	vldr	s15, [r3]
 80014e2:	edd7 6a04 	vldr	s13, [r7, #16]
 80014e6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80014ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80014ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	edc3 7a00 	vstr	s15, [r3]
    kf->P = (1 - K) * kf->P;
 80014fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001500:	edd7 7a07 	vldr	s15, [r7, #28]
 8001504:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	edd3 7a01 	vldr	s15, [r3, #4]
 800150e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001512:	697b      	ldr	r3, [r7, #20]
 8001514:	edc3 7a01 	vstr	s15, [r3, #4]

    return kf->angle;
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	ee07 3a90 	vmov	s15, r3
}
 8001520:	eeb0 0a67 	vmov.f32	s0, s15
 8001524:	3724      	adds	r7, #36	@ 0x24
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr

0800152e <NMEA_Checksum>:
extern UART_HandleTypeDef huart2;
extern osSemaphoreId_t uartTxSem;
uint8_t nmea_buffer[128];

// XOR checksum hesaplama
uint8_t NMEA_Checksum(const char *s) {
 800152e:	b480      	push	{r7}
 8001530:	b085      	sub	sp, #20
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
    uint8_t cs = 0;
 8001536:	2300      	movs	r3, #0
 8001538:	73fb      	strb	r3, [r7, #15]
    while(*s) {
 800153a:	e006      	b.n	800154a <NMEA_Checksum+0x1c>
        cs ^= *s++;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	1c5a      	adds	r2, r3, #1
 8001540:	607a      	str	r2, [r7, #4]
 8001542:	781a      	ldrb	r2, [r3, #0]
 8001544:	7bfb      	ldrb	r3, [r7, #15]
 8001546:	4053      	eors	r3, r2
 8001548:	73fb      	strb	r3, [r7, #15]
    while(*s) {
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d1f4      	bne.n	800153c <NMEA_Checksum+0xe>
    }
    return cs;
 8001552:	7bfb      	ldrb	r3, [r7, #15]
}
 8001554:	4618      	mov	r0, r3
 8001556:	3714      	adds	r7, #20
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <IMU_Send_NMEA>:

void IMU_Send_NMEA(IMU_Attitude_t *attitude)
{
 8001560:	b5b0      	push	{r4, r5, r7, lr}
 8001562:	b096      	sub	sp, #88	@ 0x58
 8001564:	af02      	add	r7, sp, #8
 8001566:	6078      	str	r0, [r7, #4]
    char payload[64];
    sprintf(payload, "IMU,ROLL,%.2f,PITCH,%.2f", attitude->roll, attitude->pitch);
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4618      	mov	r0, r3
 800156e:	f7fe ffeb 	bl	8000548 <__aeabi_f2d>
 8001572:	4604      	mov	r4, r0
 8001574:	460d      	mov	r5, r1
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	4618      	mov	r0, r3
 800157c:	f7fe ffe4 	bl	8000548 <__aeabi_f2d>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	f107 000c 	add.w	r0, r7, #12
 8001588:	e9cd 2300 	strd	r2, r3, [sp]
 800158c:	4622      	mov	r2, r4
 800158e:	462b      	mov	r3, r5
 8001590:	490f      	ldr	r1, [pc, #60]	@ (80015d0 <IMU_Send_NMEA+0x70>)
 8001592:	f008 fd2b 	bl	8009fec <siprintf>

    uint8_t cs = NMEA_Checksum(payload);
 8001596:	f107 030c 	add.w	r3, r7, #12
 800159a:	4618      	mov	r0, r3
 800159c:	f7ff ffc7 	bl	800152e <NMEA_Checksum>
 80015a0:	4603      	mov	r3, r0
 80015a2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    sprintf((char*)nmea_buffer, "$%s*%02X\r\n", payload, cs);
 80015a6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80015aa:	f107 020c 	add.w	r2, r7, #12
 80015ae:	4909      	ldr	r1, [pc, #36]	@ (80015d4 <IMU_Send_NMEA+0x74>)
 80015b0:	4809      	ldr	r0, [pc, #36]	@ (80015d8 <IMU_Send_NMEA+0x78>)
 80015b2:	f008 fd1b 	bl	8009fec <siprintf>

    RingBuffer_Write(&txRingBuffer,nmea_buffer);
 80015b6:	4908      	ldr	r1, [pc, #32]	@ (80015d8 <IMU_Send_NMEA+0x78>)
 80015b8:	4808      	ldr	r0, [pc, #32]	@ (80015dc <IMU_Send_NMEA+0x7c>)
 80015ba:	f000 f888 	bl	80016ce <RingBuffer_Write>
    osSemaphoreRelease(uartTxSem);
 80015be:	4b08      	ldr	r3, [pc, #32]	@ (80015e0 <IMU_Send_NMEA+0x80>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4618      	mov	r0, r3
 80015c4:	f004 fdec 	bl	80061a0 <osSemaphoreRelease>
    //HAL_UART_Transmit_DMA(&huart2, nmea_buffer, len);
}
 80015c8:	bf00      	nop
 80015ca:	3750      	adds	r7, #80	@ 0x50
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bdb0      	pop	{r4, r5, r7, pc}
 80015d0:	0800c670 	.word	0x0800c670
 80015d4:	0800c68c 	.word	0x0800c68c
 80015d8:	20001b20 	.word	0x20001b20
 80015dc:	20001ba0 	.word	0x20001ba0
 80015e0:	20001b14 	.word	0x20001b14

080015e4 <RingBuffer_Init>:
#include "main.h"
#include "imu_fusion.h"
#include "ring_buffer.h"

RingBuffer txRingBuffer;
void RingBuffer_Init(RingBuffer *rb) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
	 rb->head = 0;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	2200      	movs	r2, #0
 80015f0:	f883 2400 	strb.w	r2, [r3, #1024]	@ 0x400
 80015f4:	2200      	movs	r2, #0
 80015f6:	f883 2401 	strb.w	r2, [r3, #1025]	@ 0x401
	 rb->tail = 0;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2200      	movs	r2, #0
 80015fe:	f883 2402 	strb.w	r2, [r3, #1026]	@ 0x402
 8001602:	2200      	movs	r2, #0
 8001604:	f883 2403 	strb.w	r2, [r3, #1027]	@ 0x403
	 memset(rb->buf, 0, UART_BUF_SIZE);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800160e:	2100      	movs	r1, #0
 8001610:	4618      	mov	r0, r3
 8001612:	f008 fd4e 	bl	800a0b2 <memset>
}
 8001616:	bf00      	nop
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}

0800161e <RingBuffer_Available>:

uint16_t RingBuffer_Available(RingBuffer *rb) {
 800161e:	b480      	push	{r7}
 8001620:	b083      	sub	sp, #12
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
    return (rb->head + UART_BUF_SIZE - rb->tail) % UART_BUF_SIZE;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800162c:	b29b      	uxth	r3, r3
 800162e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	f8b2 2402 	ldrh.w	r2, [r2, #1026]	@ 0x402
 8001638:	b292      	uxth	r2, r2
 800163a:	1a9b      	subs	r3, r3, r2
 800163c:	425a      	negs	r2, r3
 800163e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001642:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001646:	bf58      	it	pl
 8001648:	4253      	negpl	r3, r2
 800164a:	b29b      	uxth	r3, r3
}
 800164c:	4618      	mov	r0, r3
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <RingBuffer_Space>:

uint16_t RingBuffer_Space(RingBuffer *rb) {
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
    return (UART_BUF_SIZE - 1 - RingBuffer_Available(rb));
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f7ff ffdc 	bl	800161e <RingBuffer_Available>
 8001666:	4603      	mov	r3, r0
 8001668:	f5c3 737f 	rsb	r3, r3, #1020	@ 0x3fc
 800166c:	3303      	adds	r3, #3
 800166e:	b29b      	uxth	r3, r3
}
 8001670:	4618      	mov	r0, r3
 8001672:	3708      	adds	r7, #8
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}

08001678 <RingByte_Write>:

static uint8_t RingByte_Write(RingBuffer *rb, uint8_t data) {
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	460b      	mov	r3, r1
 8001682:	70fb      	strb	r3, [r7, #3]
    if (RingBuffer_Space(rb) == 0) return 0; // Buffer dolu
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f7ff ffe7 	bl	8001658 <RingBuffer_Space>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d101      	bne.n	8001694 <RingByte_Write+0x1c>
 8001690:	2300      	movs	r3, #0
 8001692:	e018      	b.n	80016c6 <RingByte_Write+0x4e>
    rb->buf[rb->head] = data;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 800169a:	b29b      	uxth	r3, r3
 800169c:	4619      	mov	r1, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	78fa      	ldrb	r2, [r7, #3]
 80016a2:	545a      	strb	r2, [r3, r1]
    rb->head = (rb->head + 1) % UART_BUF_SIZE;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	3301      	adds	r3, #1
 80016ae:	425a      	negs	r2, r3
 80016b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80016b4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80016b8:	bf58      	it	pl
 80016ba:	4253      	negpl	r3, r2
 80016bc:	b29a      	uxth	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f8a3 2400 	strh.w	r2, [r3, #1024]	@ 0x400
    return 1;
 80016c4:	2301      	movs	r3, #1
}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}

080016ce <RingBuffer_Write>:
uint8_t RingBuffer_Write(RingBuffer *rb, uint8_t* data)
{
 80016ce:	b580      	push	{r7, lr}
 80016d0:	b084      	sub	sp, #16
 80016d2:	af00      	add	r7, sp, #0
 80016d4:	6078      	str	r0, [r7, #4]
 80016d6:	6039      	str	r1, [r7, #0]
	uint8_t writtenData = 0;
 80016d8:	2300      	movs	r3, #0
 80016da:	73fb      	strb	r3, [r7, #15]
	while(*data)
 80016dc:	e012      	b.n	8001704 <RingBuffer_Write+0x36>
	{
		if(RingByte_Write(rb,(*data)++))
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	1c5a      	adds	r2, r3, #1
 80016e4:	b2d1      	uxtb	r1, r2
 80016e6:	683a      	ldr	r2, [r7, #0]
 80016e8:	7011      	strb	r1, [r2, #0]
 80016ea:	4619      	mov	r1, r3
 80016ec:	6878      	ldr	r0, [r7, #4]
 80016ee:	f7ff ffc3 	bl	8001678 <RingByte_Write>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d00a      	beq.n	800170e <RingBuffer_Write+0x40>
		{
			writtenData++;
 80016f8:	7bfb      	ldrb	r3, [r7, #15]
 80016fa:	3301      	adds	r3, #1
 80016fc:	73fb      	strb	r3, [r7, #15]
		}
		else break;
		data++;
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	3301      	adds	r3, #1
 8001702:	603b      	str	r3, [r7, #0]
	while(*data)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d1e8      	bne.n	80016de <RingBuffer_Write+0x10>
 800170c:	e000      	b.n	8001710 <RingBuffer_Write+0x42>
		else break;
 800170e:	bf00      	nop
	}
}
 8001710:	bf00      	nop
 8001712:	4618      	mov	r0, r3
 8001714:	3710      	adds	r7, #16
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <RingBuffer_Read>:
uint8_t RingBuffer_Read(RingBuffer *rb, uint8_t *data) {
 800171a:	b580      	push	{r7, lr}
 800171c:	b082      	sub	sp, #8
 800171e:	af00      	add	r7, sp, #0
 8001720:	6078      	str	r0, [r7, #4]
 8001722:	6039      	str	r1, [r7, #0]
    if (RingBuffer_Available(rb) == 0) return 0; // Buffer bo
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	f7ff ff7a 	bl	800161e <RingBuffer_Available>
 800172a:	4603      	mov	r3, r0
 800172c:	2b00      	cmp	r3, #0
 800172e:	d101      	bne.n	8001734 <RingBuffer_Read+0x1a>
 8001730:	2300      	movs	r3, #0
 8001732:	e019      	b.n	8001768 <RingBuffer_Read+0x4e>
    *data = rb->buf[rb->tail];
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 800173a:	b29b      	uxth	r3, r3
 800173c:	461a      	mov	r2, r3
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	5c9a      	ldrb	r2, [r3, r2]
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	701a      	strb	r2, [r3, #0]
    rb->tail = (rb->tail + 1) % UART_BUF_SIZE;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 800174c:	b29b      	uxth	r3, r3
 800174e:	3301      	adds	r3, #1
 8001750:	425a      	negs	r2, r3
 8001752:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001756:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800175a:	bf58      	it	pl
 800175c:	4253      	negpl	r3, r2
 800175e:	b29a      	uxth	r2, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
    return 1;
 8001766:	2301      	movs	r3, #1
}
 8001768:	4618      	mov	r0, r3
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}

08001770 <UART_Send_DMA_FromRingBuffer>:

uint16_t UART_Send_DMA_FromRingBuffer(uint8_t* dmaBuf)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
	uint16_t dmaBufSize = 0;
 8001778:	2300      	movs	r3, #0
 800177a:	81bb      	strh	r3, [r7, #12]
    // DMA alyorsa k
    if(HAL_UART_GetState(&huart2) == HAL_UART_STATE_BUSY_TX) return 0;
 800177c:	4815      	ldr	r0, [pc, #84]	@ (80017d4 <UART_Send_DMA_FromRingBuffer+0x64>)
 800177e:	f003 fc1d 	bl	8004fbc <HAL_UART_GetState>
 8001782:	4603      	mov	r3, r0
 8001784:	2b21      	cmp	r3, #33	@ 0x21
 8001786:	d101      	bne.n	800178c <UART_Send_DMA_FromRingBuffer+0x1c>
 8001788:	2300      	movs	r3, #0
 800178a:	e01e      	b.n	80017ca <UART_Send_DMA_FromRingBuffer+0x5a>

    // Ring bufferdan bosa k
    if(RingBuffer_Available(&txRingBuffer) == 0) return 0;
 800178c:	4812      	ldr	r0, [pc, #72]	@ (80017d8 <UART_Send_DMA_FromRingBuffer+0x68>)
 800178e:	f7ff ff46 	bl	800161e <RingBuffer_Available>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d101      	bne.n	800179c <UART_Send_DMA_FromRingBuffer+0x2c>
 8001798:	2300      	movs	r3, #0
 800179a:	e016      	b.n	80017ca <UART_Send_DMA_FromRingBuffer+0x5a>

    uint16_t i = 0;
 800179c:	2300      	movs	r3, #0
 800179e:	81fb      	strh	r3, [r7, #14]

    while(i < UART_BUF_SIZE && RingBuffer_Read(&txRingBuffer, &dmaBuf[i])) {
 80017a0:	e002      	b.n	80017a8 <UART_Send_DMA_FromRingBuffer+0x38>
        i++;
 80017a2:	89fb      	ldrh	r3, [r7, #14]
 80017a4:	3301      	adds	r3, #1
 80017a6:	81fb      	strh	r3, [r7, #14]
    while(i < UART_BUF_SIZE && RingBuffer_Read(&txRingBuffer, &dmaBuf[i])) {
 80017a8:	89fb      	ldrh	r3, [r7, #14]
 80017aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80017ae:	d209      	bcs.n	80017c4 <UART_Send_DMA_FromRingBuffer+0x54>
 80017b0:	89fb      	ldrh	r3, [r7, #14]
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	4413      	add	r3, r2
 80017b6:	4619      	mov	r1, r3
 80017b8:	4807      	ldr	r0, [pc, #28]	@ (80017d8 <UART_Send_DMA_FromRingBuffer+0x68>)
 80017ba:	f7ff ffae 	bl	800171a <RingBuffer_Read>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d1ee      	bne.n	80017a2 <UART_Send_DMA_FromRingBuffer+0x32>
    }
    dmaBufSize = i;
 80017c4:	89fb      	ldrh	r3, [r7, #14]
 80017c6:	81bb      	strh	r3, [r7, #12]
    return dmaBufSize;
 80017c8:	89bb      	ldrh	r3, [r7, #12]
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3710      	adds	r7, #16
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	200001fc 	.word	0x200001fc
 80017d8:	20001ba0 	.word	0x20001ba0

080017dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017e0:	f000 fca4 	bl	800212c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017e4:	f000 f81e 	bl	8001824 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017e8:	f000 f92a 	bl	8001a40 <MX_GPIO_Init>

#ifdef IWDG_ENBALE
  MX_IWDG_Init();
#endif
  MX_I2C1_Init();
 80017ec:	f000 f886 	bl	80018fc <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80017f0:	f000 f8b2 	bl	8001958 <MX_USART2_UART_Init>
  HAL_UART_MspInit(&huart2);
 80017f4:	4809      	ldr	r0, [pc, #36]	@ (800181c <main+0x40>)
 80017f6:	f000 fae9 	bl	8001dcc <HAL_UART_MspInit>
  MX_DMA_Init();
 80017fa:	f000 f8f9 	bl	80019f0 <MX_DMA_Init>
  /* USER CODE BEGIN 2 */
  BSP_UART_Init();
 80017fe:	f7ff fced 	bl	80011dc <BSP_UART_Init>
  BSP_I2C_Init();
 8001802:	f7ff fbdd 	bl	8000fc0 <BSP_I2C_Init>
  IMU_Init();
 8001806:	f7ff fbbf 	bl	8000f88 <IMU_Init>
  RingBuffer_Init(&txRingBuffer);
 800180a:	4805      	ldr	r0, [pc, #20]	@ (8001820 <main+0x44>)
 800180c:	f7ff feea 	bl	80015e4 <RingBuffer_Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001810:	f004 fa4e 	bl	8005cb0 <osKernelInitialize>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001814:	f004 fa70 	bl	8005cf8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001818:	bf00      	nop
 800181a:	e7fd      	b.n	8001818 <main+0x3c>
 800181c:	200001fc 	.word	0x200001fc
 8001820:	20001ba0 	.word	0x20001ba0

08001824 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b094      	sub	sp, #80	@ 0x50
 8001828:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800182a:	f107 0320 	add.w	r3, r7, #32
 800182e:	2230      	movs	r2, #48	@ 0x30
 8001830:	2100      	movs	r1, #0
 8001832:	4618      	mov	r0, r3
 8001834:	f008 fc3d 	bl	800a0b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001838:	f107 030c 	add.w	r3, r7, #12
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]
 8001840:	605a      	str	r2, [r3, #4]
 8001842:	609a      	str	r2, [r3, #8]
 8001844:	60da      	str	r2, [r3, #12]
 8001846:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001848:	2300      	movs	r3, #0
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	4b29      	ldr	r3, [pc, #164]	@ (80018f4 <SystemClock_Config+0xd0>)
 800184e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001850:	4a28      	ldr	r2, [pc, #160]	@ (80018f4 <SystemClock_Config+0xd0>)
 8001852:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001856:	6413      	str	r3, [r2, #64]	@ 0x40
 8001858:	4b26      	ldr	r3, [pc, #152]	@ (80018f4 <SystemClock_Config+0xd0>)
 800185a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800185c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001860:	60bb      	str	r3, [r7, #8]
 8001862:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001864:	2300      	movs	r3, #0
 8001866:	607b      	str	r3, [r7, #4]
 8001868:	4b23      	ldr	r3, [pc, #140]	@ (80018f8 <SystemClock_Config+0xd4>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a22      	ldr	r2, [pc, #136]	@ (80018f8 <SystemClock_Config+0xd4>)
 800186e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001872:	6013      	str	r3, [r2, #0]
 8001874:	4b20      	ldr	r3, [pc, #128]	@ (80018f8 <SystemClock_Config+0xd4>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800187c:	607b      	str	r3, [r7, #4]
 800187e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001880:	230a      	movs	r3, #10
 8001882:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001884:	2301      	movs	r3, #1
 8001886:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001888:	2310      	movs	r3, #16
 800188a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800188c:	2301      	movs	r3, #1
 800188e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001890:	2302      	movs	r3, #2
 8001892:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001894:	2300      	movs	r3, #0
 8001896:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001898:	2308      	movs	r3, #8
 800189a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800189c:	2348      	movs	r3, #72	@ 0x48
 800189e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018a0:	2302      	movs	r3, #2
 80018a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80018a4:	2307      	movs	r3, #7
 80018a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018a8:	f107 0320 	add.w	r3, r7, #32
 80018ac:	4618      	mov	r0, r3
 80018ae:	f002 fb39 	bl	8003f24 <HAL_RCC_OscConfig>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80018b8:	f000 fa0e 	bl	8001cd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018bc:	230f      	movs	r3, #15
 80018be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018c0:	2302      	movs	r3, #2
 80018c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018c4:	2300      	movs	r3, #0
 80018c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018d4:	f107 030c 	add.w	r3, r7, #12
 80018d8:	2102      	movs	r1, #2
 80018da:	4618      	mov	r0, r3
 80018dc:	f002 fd9a 	bl	8004414 <HAL_RCC_ClockConfig>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80018e6:	f000 f9f7 	bl	8001cd8 <Error_Handler>
  }
}
 80018ea:	bf00      	nop
 80018ec:	3750      	adds	r7, #80	@ 0x50
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	40023800 	.word	0x40023800
 80018f8:	40007000 	.word	0x40007000

080018fc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001900:	4b12      	ldr	r3, [pc, #72]	@ (800194c <MX_I2C1_Init+0x50>)
 8001902:	4a13      	ldr	r2, [pc, #76]	@ (8001950 <MX_I2C1_Init+0x54>)
 8001904:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001906:	4b11      	ldr	r3, [pc, #68]	@ (800194c <MX_I2C1_Init+0x50>)
 8001908:	4a12      	ldr	r2, [pc, #72]	@ (8001954 <MX_I2C1_Init+0x58>)
 800190a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800190c:	4b0f      	ldr	r3, [pc, #60]	@ (800194c <MX_I2C1_Init+0x50>)
 800190e:	2200      	movs	r2, #0
 8001910:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001912:	4b0e      	ldr	r3, [pc, #56]	@ (800194c <MX_I2C1_Init+0x50>)
 8001914:	2200      	movs	r2, #0
 8001916:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001918:	4b0c      	ldr	r3, [pc, #48]	@ (800194c <MX_I2C1_Init+0x50>)
 800191a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800191e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001920:	4b0a      	ldr	r3, [pc, #40]	@ (800194c <MX_I2C1_Init+0x50>)
 8001922:	2200      	movs	r2, #0
 8001924:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001926:	4b09      	ldr	r3, [pc, #36]	@ (800194c <MX_I2C1_Init+0x50>)
 8001928:	2200      	movs	r2, #0
 800192a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800192c:	4b07      	ldr	r3, [pc, #28]	@ (800194c <MX_I2C1_Init+0x50>)
 800192e:	2200      	movs	r2, #0
 8001930:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001932:	4b06      	ldr	r3, [pc, #24]	@ (800194c <MX_I2C1_Init+0x50>)
 8001934:	2200      	movs	r2, #0
 8001936:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001938:	4804      	ldr	r0, [pc, #16]	@ (800194c <MX_I2C1_Init+0x50>)
 800193a:	f001 fb33 	bl	8002fa4 <HAL_I2C_Init>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001944:	f000 f9c8 	bl	8001cd8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001948:	bf00      	nop
 800194a:	bd80      	pop	{r7, pc}
 800194c:	20001fa4 	.word	0x20001fa4
 8001950:	40005400 	.word	0x40005400
 8001954:	000186a0 	.word	0x000186a0

08001958 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  __HAL_RCC_USART2_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	607b      	str	r3, [r7, #4]
 8001962:	4b20      	ldr	r3, [pc, #128]	@ (80019e4 <MX_USART2_UART_Init+0x8c>)
 8001964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001966:	4a1f      	ldr	r2, [pc, #124]	@ (80019e4 <MX_USART2_UART_Init+0x8c>)
 8001968:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800196c:	6413      	str	r3, [r2, #64]	@ 0x40
 800196e:	4b1d      	ldr	r3, [pc, #116]	@ (80019e4 <MX_USART2_UART_Init+0x8c>)
 8001970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001976:	607b      	str	r3, [r7, #4]
 8001978:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	603b      	str	r3, [r7, #0]
 800197e:	4b19      	ldr	r3, [pc, #100]	@ (80019e4 <MX_USART2_UART_Init+0x8c>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	4a18      	ldr	r2, [pc, #96]	@ (80019e4 <MX_USART2_UART_Init+0x8c>)
 8001984:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001988:	6313      	str	r3, [r2, #48]	@ 0x30
 800198a:	4b16      	ldr	r3, [pc, #88]	@ (80019e4 <MX_USART2_UART_Init+0x8c>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800198e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001992:	603b      	str	r3, [r7, #0]
 8001994:	683b      	ldr	r3, [r7, #0]

  huart2.Instance = USART2;
 8001996:	4b14      	ldr	r3, [pc, #80]	@ (80019e8 <MX_USART2_UART_Init+0x90>)
 8001998:	4a14      	ldr	r2, [pc, #80]	@ (80019ec <MX_USART2_UART_Init+0x94>)
 800199a:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800199c:	4b12      	ldr	r3, [pc, #72]	@ (80019e8 <MX_USART2_UART_Init+0x90>)
 800199e:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019a2:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80019a4:	4b10      	ldr	r3, [pc, #64]	@ (80019e8 <MX_USART2_UART_Init+0x90>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80019aa:	4b0f      	ldr	r3, [pc, #60]	@ (80019e8 <MX_USART2_UART_Init+0x90>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80019b0:	4b0d      	ldr	r3, [pc, #52]	@ (80019e8 <MX_USART2_UART_Init+0x90>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019b6:	4b0c      	ldr	r3, [pc, #48]	@ (80019e8 <MX_USART2_UART_Init+0x90>)
 80019b8:	220c      	movs	r2, #12
 80019ba:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019bc:	4b0a      	ldr	r3, [pc, #40]	@ (80019e8 <MX_USART2_UART_Init+0x90>)
 80019be:	2200      	movs	r2, #0
 80019c0:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 80019c2:	4b09      	ldr	r3, [pc, #36]	@ (80019e8 <MX_USART2_UART_Init+0x90>)
 80019c4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80019c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019ca:	4807      	ldr	r0, [pc, #28]	@ (80019e8 <MX_USART2_UART_Init+0x90>)
 80019cc:	f002 ff42 	bl	8004854 <HAL_UART_Init>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_USART2_UART_Init+0x82>
  {
    Error_Handler();
 80019d6:	f000 f97f 	bl	8001cd8 <Error_Handler>

  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019da:	bf00      	nop
 80019dc:	3708      	adds	r7, #8
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40023800 	.word	0x40023800
 80019e8:	200001fc 	.word	0x200001fc
 80019ec:	40004400 	.word	0x40004400

080019f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	607b      	str	r3, [r7, #4]
 80019fa:	4b10      	ldr	r3, [pc, #64]	@ (8001a3c <MX_DMA_Init+0x4c>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fe:	4a0f      	ldr	r2, [pc, #60]	@ (8001a3c <MX_DMA_Init+0x4c>)
 8001a00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a06:	4b0d      	ldr	r3, [pc, #52]	@ (8001a3c <MX_DMA_Init+0x4c>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a0e:	607b      	str	r3, [r7, #4]
 8001a10:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001a12:	2200      	movs	r2, #0
 8001a14:	2105      	movs	r1, #5
 8001a16:	2010      	movs	r0, #16
 8001a18:	f000 fcd5 	bl	80023c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001a1c:	2010      	movs	r0, #16
 8001a1e:	f000 fcee 	bl	80023fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001a22:	2200      	movs	r2, #0
 8001a24:	2105      	movs	r1, #5
 8001a26:	2011      	movs	r0, #17
 8001a28:	f000 fccd 	bl	80023c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001a2c:	2011      	movs	r0, #17
 8001a2e:	f000 fce6 	bl	80023fe <HAL_NVIC_EnableIRQ>

}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40023800 	.word	0x40023800

08001a40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08c      	sub	sp, #48	@ 0x30
 8001a44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a46:	f107 031c 	add.w	r3, r7, #28
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	605a      	str	r2, [r3, #4]
 8001a50:	609a      	str	r2, [r3, #8]
 8001a52:	60da      	str	r2, [r3, #12]
 8001a54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	61bb      	str	r3, [r7, #24]
 8001a5a:	4b99      	ldr	r3, [pc, #612]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5e:	4a98      	ldr	r2, [pc, #608]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001a60:	f043 0310 	orr.w	r3, r3, #16
 8001a64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a66:	4b96      	ldr	r3, [pc, #600]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a6a:	f003 0310 	and.w	r3, r3, #16
 8001a6e:	61bb      	str	r3, [r7, #24]
 8001a70:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a72:	2300      	movs	r3, #0
 8001a74:	617b      	str	r3, [r7, #20]
 8001a76:	4b92      	ldr	r3, [pc, #584]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7a:	4a91      	ldr	r2, [pc, #580]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001a7c:	f043 0304 	orr.w	r3, r3, #4
 8001a80:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a82:	4b8f      	ldr	r3, [pc, #572]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	f003 0304 	and.w	r3, r3, #4
 8001a8a:	617b      	str	r3, [r7, #20]
 8001a8c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	613b      	str	r3, [r7, #16]
 8001a92:	4b8b      	ldr	r3, [pc, #556]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a96:	4a8a      	ldr	r2, [pc, #552]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001a98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a9e:	4b88      	ldr	r3, [pc, #544]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001aa6:	613b      	str	r3, [r7, #16]
 8001aa8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	4b84      	ldr	r3, [pc, #528]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab2:	4a83      	ldr	r2, [pc, #524]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001ab4:	f043 0301 	orr.w	r3, r3, #1
 8001ab8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aba:	4b81      	ldr	r3, [pc, #516]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	60bb      	str	r3, [r7, #8]
 8001aca:	4b7d      	ldr	r3, [pc, #500]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ace:	4a7c      	ldr	r2, [pc, #496]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001ad0:	f043 0302 	orr.w	r3, r3, #2
 8001ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ad6:	4b7a      	ldr	r3, [pc, #488]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	60bb      	str	r3, [r7, #8]
 8001ae0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	607b      	str	r3, [r7, #4]
 8001ae6:	4b76      	ldr	r3, [pc, #472]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aea:	4a75      	ldr	r2, [pc, #468]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001aec:	f043 0308 	orr.w	r3, r3, #8
 8001af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af2:	4b73      	ldr	r3, [pc, #460]	@ (8001cc0 <MX_GPIO_Init+0x280>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af6:	f003 0308 	and.w	r3, r3, #8
 8001afa:	607b      	str	r3, [r7, #4]
 8001afc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001afe:	2200      	movs	r2, #0
 8001b00:	2108      	movs	r1, #8
 8001b02:	4870      	ldr	r0, [pc, #448]	@ (8001cc4 <MX_GPIO_Init+0x284>)
 8001b04:	f001 fa34 	bl	8002f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001b08:	2201      	movs	r2, #1
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	486e      	ldr	r0, [pc, #440]	@ (8001cc8 <MX_GPIO_Init+0x288>)
 8001b0e:	f001 fa2f 	bl	8002f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001b12:	2200      	movs	r2, #0
 8001b14:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001b18:	486c      	ldr	r0, [pc, #432]	@ (8001ccc <MX_GPIO_Init+0x28c>)
 8001b1a:	f001 fa29 	bl	8002f70 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001b1e:	2308      	movs	r3, #8
 8001b20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b22:	2301      	movs	r3, #1
 8001b24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b26:	2300      	movs	r3, #0
 8001b28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001b2e:	f107 031c 	add.w	r3, r7, #28
 8001b32:	4619      	mov	r1, r3
 8001b34:	4863      	ldr	r0, [pc, #396]	@ (8001cc4 <MX_GPIO_Init+0x284>)
 8001b36:	f001 f87f 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b46:	2300      	movs	r3, #0
 8001b48:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001b4a:	f107 031c 	add.w	r3, r7, #28
 8001b4e:	4619      	mov	r1, r3
 8001b50:	485d      	ldr	r0, [pc, #372]	@ (8001cc8 <MX_GPIO_Init+0x288>)
 8001b52:	f001 f871 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001b56:	2308      	movs	r3, #8
 8001b58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b62:	2300      	movs	r3, #0
 8001b64:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b66:	2305      	movs	r3, #5
 8001b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001b6a:	f107 031c 	add.w	r3, r7, #28
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4855      	ldr	r0, [pc, #340]	@ (8001cc8 <MX_GPIO_Init+0x288>)
 8001b72:	f001 f861 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b76:	2301      	movs	r3, #1
 8001b78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b7a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b7e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001b84:	f107 031c 	add.w	r3, r7, #28
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4851      	ldr	r0, [pc, #324]	@ (8001cd0 <MX_GPIO_Init+0x290>)
 8001b8c:	f001 f854 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001b90:	2310      	movs	r3, #16
 8001b92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b94:	2302      	movs	r3, #2
 8001b96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ba0:	2306      	movs	r3, #6
 8001ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001ba4:	f107 031c 	add.w	r3, r7, #28
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4849      	ldr	r0, [pc, #292]	@ (8001cd0 <MX_GPIO_Init+0x290>)
 8001bac:	f001 f844 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001bb0:	23e0      	movs	r3, #224	@ 0xe0
 8001bb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001bc0:	2305      	movs	r3, #5
 8001bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc4:	f107 031c 	add.w	r3, r7, #28
 8001bc8:	4619      	mov	r1, r3
 8001bca:	4841      	ldr	r0, [pc, #260]	@ (8001cd0 <MX_GPIO_Init+0x290>)
 8001bcc:	f001 f834 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001bd0:	2304      	movs	r3, #4
 8001bd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001bdc:	f107 031c 	add.w	r3, r7, #28
 8001be0:	4619      	mov	r1, r3
 8001be2:	483c      	ldr	r0, [pc, #240]	@ (8001cd4 <MX_GPIO_Init+0x294>)
 8001be4:	f001 f828 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001be8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001bec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bee:	2302      	movs	r3, #2
 8001bf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001bfa:	2305      	movs	r3, #5
 8001bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001bfe:	f107 031c 	add.w	r3, r7, #28
 8001c02:	4619      	mov	r1, r3
 8001c04:	4833      	ldr	r0, [pc, #204]	@ (8001cd4 <MX_GPIO_Init+0x294>)
 8001c06:	f001 f817 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001c0a:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001c0e:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c10:	2301      	movs	r3, #1
 8001c12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c1c:	f107 031c 	add.w	r3, r7, #28
 8001c20:	4619      	mov	r1, r3
 8001c22:	482a      	ldr	r0, [pc, #168]	@ (8001ccc <MX_GPIO_Init+0x28c>)
 8001c24:	f001 f808 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001c28:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001c2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c32:	2300      	movs	r3, #0
 8001c34:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c36:	2300      	movs	r3, #0
 8001c38:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c3a:	2306      	movs	r3, #6
 8001c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c3e:	f107 031c 	add.w	r3, r7, #28
 8001c42:	4619      	mov	r1, r3
 8001c44:	4820      	ldr	r0, [pc, #128]	@ (8001cc8 <MX_GPIO_Init+0x288>)
 8001c46:	f000 fff7 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8001c4a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c50:	2300      	movs	r3, #0
 8001c52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8001c58:	f107 031c 	add.w	r3, r7, #28
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	481c      	ldr	r0, [pc, #112]	@ (8001cd0 <MX_GPIO_Init+0x290>)
 8001c60:	f000 ffea 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8001c64:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001c68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c72:	2300      	movs	r3, #0
 8001c74:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001c76:	230a      	movs	r3, #10
 8001c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c7a:	f107 031c 	add.w	r3, r7, #28
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4813      	ldr	r0, [pc, #76]	@ (8001cd0 <MX_GPIO_Init+0x290>)
 8001c82:	f000 ffd9 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001c86:	2320      	movs	r3, #32
 8001c88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001c92:	f107 031c 	add.w	r3, r7, #28
 8001c96:	4619      	mov	r1, r3
 8001c98:	480c      	ldr	r0, [pc, #48]	@ (8001ccc <MX_GPIO_Init+0x28c>)
 8001c9a:	f000 ffcd 	bl	8002c38 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001ca2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001ca6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001cac:	f107 031c 	add.w	r3, r7, #28
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	4804      	ldr	r0, [pc, #16]	@ (8001cc4 <MX_GPIO_Init+0x284>)
 8001cb4:	f000 ffc0 	bl	8002c38 <HAL_GPIO_Init>

}
 8001cb8:	bf00      	nop
 8001cba:	3730      	adds	r7, #48	@ 0x30
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	40021000 	.word	0x40021000
 8001cc8:	40020800 	.word	0x40020800
 8001ccc:	40020c00 	.word	0x40020c00
 8001cd0:	40020000 	.word	0x40020000
 8001cd4:	40020400 	.word	0x40020400

08001cd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cdc:	b672      	cpsid	i
}
 8001cde:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ce0:	bf00      	nop
 8001ce2:	e7fd      	b.n	8001ce0 <Error_Handler+0x8>

08001ce4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	607b      	str	r3, [r7, #4]
 8001cee:	4b12      	ldr	r3, [pc, #72]	@ (8001d38 <HAL_MspInit+0x54>)
 8001cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cf2:	4a11      	ldr	r2, [pc, #68]	@ (8001d38 <HAL_MspInit+0x54>)
 8001cf4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8001d38 <HAL_MspInit+0x54>)
 8001cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d02:	607b      	str	r3, [r7, #4]
 8001d04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	603b      	str	r3, [r7, #0]
 8001d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d38 <HAL_MspInit+0x54>)
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d38 <HAL_MspInit+0x54>)
 8001d10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d14:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d16:	4b08      	ldr	r3, [pc, #32]	@ (8001d38 <HAL_MspInit+0x54>)
 8001d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d1e:	603b      	str	r3, [r7, #0]
 8001d20:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001d22:	2200      	movs	r2, #0
 8001d24:	210f      	movs	r1, #15
 8001d26:	f06f 0001 	mvn.w	r0, #1
 8001d2a:	f000 fb4c 	bl	80023c6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	3708      	adds	r7, #8
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40023800 	.word	0x40023800

08001d3c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08a      	sub	sp, #40	@ 0x28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a19      	ldr	r2, [pc, #100]	@ (8001dc0 <HAL_I2C_MspInit+0x84>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d12c      	bne.n	8001db8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	4b18      	ldr	r3, [pc, #96]	@ (8001dc4 <HAL_I2C_MspInit+0x88>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d66:	4a17      	ldr	r2, [pc, #92]	@ (8001dc4 <HAL_I2C_MspInit+0x88>)
 8001d68:	f043 0302 	orr.w	r3, r3, #2
 8001d6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d6e:	4b15      	ldr	r3, [pc, #84]	@ (8001dc4 <HAL_I2C_MspInit+0x88>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001d7a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001d7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d80:	2312      	movs	r3, #18
 8001d82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d84:	2300      	movs	r3, #0
 8001d86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d8c:	2304      	movs	r3, #4
 8001d8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d90:	f107 0314 	add.w	r3, r7, #20
 8001d94:	4619      	mov	r1, r3
 8001d96:	480c      	ldr	r0, [pc, #48]	@ (8001dc8 <HAL_I2C_MspInit+0x8c>)
 8001d98:	f000 ff4e 	bl	8002c38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60fb      	str	r3, [r7, #12]
 8001da0:	4b08      	ldr	r3, [pc, #32]	@ (8001dc4 <HAL_I2C_MspInit+0x88>)
 8001da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da4:	4a07      	ldr	r2, [pc, #28]	@ (8001dc4 <HAL_I2C_MspInit+0x88>)
 8001da6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001daa:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dac:	4b05      	ldr	r3, [pc, #20]	@ (8001dc4 <HAL_I2C_MspInit+0x88>)
 8001dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001db4:	60fb      	str	r3, [r7, #12]
 8001db6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001db8:	bf00      	nop
 8001dba:	3728      	adds	r7, #40	@ 0x28
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	40005400 	.word	0x40005400
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	40020400 	.word	0x40020400

08001dcc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b08a      	sub	sp, #40	@ 0x28
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd4:	f107 0314 	add.w	r3, r7, #20
 8001dd8:	2200      	movs	r2, #0
 8001dda:	601a      	str	r2, [r3, #0]
 8001ddc:	605a      	str	r2, [r3, #4]
 8001dde:	609a      	str	r2, [r3, #8]
 8001de0:	60da      	str	r2, [r3, #12]
 8001de2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a58      	ldr	r2, [pc, #352]	@ (8001f4c <HAL_UART_MspInit+0x180>)
 8001dea:	4293      	cmp	r3, r2
 8001dec:	f040 80a9 	bne.w	8001f42 <HAL_UART_MspInit+0x176>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001df0:	2300      	movs	r3, #0
 8001df2:	613b      	str	r3, [r7, #16]
 8001df4:	4b56      	ldr	r3, [pc, #344]	@ (8001f50 <HAL_UART_MspInit+0x184>)
 8001df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df8:	4a55      	ldr	r2, [pc, #340]	@ (8001f50 <HAL_UART_MspInit+0x184>)
 8001dfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dfe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e00:	4b53      	ldr	r3, [pc, #332]	@ (8001f50 <HAL_UART_MspInit+0x184>)
 8001e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e08:	613b      	str	r3, [r7, #16]
 8001e0a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	60fb      	str	r3, [r7, #12]
 8001e10:	4b4f      	ldr	r3, [pc, #316]	@ (8001f50 <HAL_UART_MspInit+0x184>)
 8001e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e14:	4a4e      	ldr	r2, [pc, #312]	@ (8001f50 <HAL_UART_MspInit+0x184>)
 8001e16:	f043 0301 	orr.w	r3, r3, #1
 8001e1a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e1c:	4b4c      	ldr	r3, [pc, #304]	@ (8001f50 <HAL_UART_MspInit+0x184>)
 8001e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e20:	f003 0301 	and.w	r3, r3, #1
 8001e24:	60fb      	str	r3, [r7, #12]
 8001e26:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e28:	230c      	movs	r3, #12
 8001e2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2c:	2302      	movs	r3, #2
 8001e2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e30:	2300      	movs	r3, #0
 8001e32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e34:	2303      	movs	r3, #3
 8001e36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e38:	2307      	movs	r3, #7
 8001e3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e3c:	f107 0314 	add.w	r3, r7, #20
 8001e40:	4619      	mov	r1, r3
 8001e42:	4844      	ldr	r0, [pc, #272]	@ (8001f54 <HAL_UART_MspInit+0x188>)
 8001e44:	f000 fef8 	bl	8002c38 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001e48:	4b43      	ldr	r3, [pc, #268]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001e4a:	4a44      	ldr	r2, [pc, #272]	@ (8001f5c <HAL_UART_MspInit+0x190>)
 8001e4c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001e4e:	4b42      	ldr	r3, [pc, #264]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001e50:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001e54:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e56:	4b40      	ldr	r3, [pc, #256]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e5c:	4b3e      	ldr	r3, [pc, #248]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e62:	4b3d      	ldr	r3, [pc, #244]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001e64:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e68:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e6a:	4b3b      	ldr	r3, [pc, #236]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e70:	4b39      	ldr	r3, [pc, #228]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001e76:	4b38      	ldr	r3, [pc, #224]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001e78:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e7c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e7e:	4b36      	ldr	r3, [pc, #216]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e84:	4b34      	ldr	r3, [pc, #208]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001e8a:	4833      	ldr	r0, [pc, #204]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001e8c:	f000 fad2 	bl	8002434 <HAL_DMA_Init>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001e96:	f7ff ff1f 	bl	8001cd8 <Error_Handler>
    }
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8001e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	4b2d      	ldr	r3, [pc, #180]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f042 0208 	orr.w	r2, r2, #8
 8001ea8:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_TC);
 8001eaa:	4b2b      	ldr	r3, [pc, #172]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	4b29      	ldr	r3, [pc, #164]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f042 0210 	orr.w	r2, r2, #16
 8001eb8:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_usart2_rx, DMA_IT_TE);
 8001eba:	4b27      	ldr	r3, [pc, #156]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	4b25      	ldr	r3, [pc, #148]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f042 0204 	orr.w	r2, r2, #4
 8001ec8:	601a      	str	r2, [r3, #0]

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a22      	ldr	r2, [pc, #136]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001ece:	639a      	str	r2, [r3, #56]	@ 0x38
 8001ed0:	4a21      	ldr	r2, [pc, #132]	@ (8001f58 <HAL_UART_MspInit+0x18c>)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001ed6:	4b22      	ldr	r3, [pc, #136]	@ (8001f60 <HAL_UART_MspInit+0x194>)
 8001ed8:	4a22      	ldr	r2, [pc, #136]	@ (8001f64 <HAL_UART_MspInit+0x198>)
 8001eda:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001edc:	4b20      	ldr	r3, [pc, #128]	@ (8001f60 <HAL_UART_MspInit+0x194>)
 8001ede:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001ee2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ee4:	4b1e      	ldr	r3, [pc, #120]	@ (8001f60 <HAL_UART_MspInit+0x194>)
 8001ee6:	2240      	movs	r2, #64	@ 0x40
 8001ee8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001eea:	4b1d      	ldr	r3, [pc, #116]	@ (8001f60 <HAL_UART_MspInit+0x194>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f60 <HAL_UART_MspInit+0x194>)
 8001ef2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ef6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ef8:	4b19      	ldr	r3, [pc, #100]	@ (8001f60 <HAL_UART_MspInit+0x194>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001efe:	4b18      	ldr	r3, [pc, #96]	@ (8001f60 <HAL_UART_MspInit+0x194>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001f04:	4b16      	ldr	r3, [pc, #88]	@ (8001f60 <HAL_UART_MspInit+0x194>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f0a:	4b15      	ldr	r3, [pc, #84]	@ (8001f60 <HAL_UART_MspInit+0x194>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f10:	4b13      	ldr	r3, [pc, #76]	@ (8001f60 <HAL_UART_MspInit+0x194>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001f16:	4812      	ldr	r0, [pc, #72]	@ (8001f60 <HAL_UART_MspInit+0x194>)
 8001f18:	f000 fa8c 	bl	8002434 <HAL_DMA_Init>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <HAL_UART_MspInit+0x15a>
    {
      Error_Handler();
 8001f22:	f7ff fed9 	bl	8001cd8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a0d      	ldr	r2, [pc, #52]	@ (8001f60 <HAL_UART_MspInit+0x194>)
 8001f2a:	635a      	str	r2, [r3, #52]	@ 0x34
 8001f2c:	4a0c      	ldr	r2, [pc, #48]	@ (8001f60 <HAL_UART_MspInit+0x194>)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001f32:	2200      	movs	r2, #0
 8001f34:	2105      	movs	r1, #5
 8001f36:	2026      	movs	r0, #38	@ 0x26
 8001f38:	f000 fa45 	bl	80023c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f3c:	2026      	movs	r0, #38	@ 0x26
 8001f3e:	f000 fa5e 	bl	80023fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001f42:	bf00      	nop
 8001f44:	3728      	adds	r7, #40	@ 0x28
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	40004400 	.word	0x40004400
 8001f50:	40023800 	.word	0x40023800
 8001f54:	40020000 	.word	0x40020000
 8001f58:	20000240 	.word	0x20000240
 8001f5c:	40026088 	.word	0x40026088
 8001f60:	200002a0 	.word	0x200002a0
 8001f64:	400260a0 	.word	0x400260a0

08001f68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f6c:	bf00      	nop
 8001f6e:	e7fd      	b.n	8001f6c <NMI_Handler+0x4>

08001f70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f70:	b480      	push	{r7}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f74:	bf00      	nop
 8001f76:	e7fd      	b.n	8001f74 <HardFault_Handler+0x4>

08001f78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f7c:	bf00      	nop
 8001f7e:	e7fd      	b.n	8001f7c <MemManage_Handler+0x4>

08001f80 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f84:	bf00      	nop
 8001f86:	e7fd      	b.n	8001f84 <BusFault_Handler+0x4>

08001f88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f8c:	bf00      	nop
 8001f8e:	e7fd      	b.n	8001f8c <UsageFault_Handler+0x4>

08001f90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f90:	b480      	push	{r7}
 8001f92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f94:	bf00      	nop
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr

08001f9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fa2:	f000 f915 	bl	80021d0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001fa6:	f006 f8c7 	bl	8008138 <xTaskGetSchedulerState>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d001      	beq.n	8001fb4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001fb0:	f007 f882 	bl	80090b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fb4:	bf00      	nop
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0

    HAL_DMA_IRQHandler(&hdma_usart2_rx);

    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);*/

	HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001fbc:	4802      	ldr	r0, [pc, #8]	@ (8001fc8 <DMA1_Stream5_IRQHandler+0x10>)
 8001fbe:	f000 fbd1 	bl	8002764 <HAL_DMA_IRQHandler>

  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20000240 	.word	0x20000240

08001fcc <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001fd0:	4802      	ldr	r0, [pc, #8]	@ (8001fdc <DMA1_Stream6_IRQHandler+0x10>)
 8001fd2:	f000 fbc7 	bl	8002764 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	200002a0 	.word	0x200002a0

08001fe0 <uartTimeoutCallback>:
/**
  * @brief This function handles USART2 global interrupt.
  */

void uartTimeoutCallback(void *argument)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
    // IDLE mant burada tetikleniyor
	timeoutEnable = false;
 8001fe8:	4b05      	ldr	r3, [pc, #20]	@ (8002000 <uartTimeoutCallback+0x20>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(uartRxSem);
 8001fee:	4b05      	ldr	r3, [pc, #20]	@ (8002004 <uartTimeoutCallback+0x24>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f004 f8d4 	bl	80061a0 <osSemaphoreRelease>
}
 8001ff8:	bf00      	nop
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20001b1c 	.word	0x20001b1c
 8002004:	20001b10 	.word	0x20001b10

08002008 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
    if(huart == &huart2)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	4a06      	ldr	r2, [pc, #24]	@ (800202c <HAL_UART_RxCpltCallback+0x24>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d104      	bne.n	8002022 <HAL_UART_RxCpltCallback+0x1a>
    {
        osSemaphoreRelease(uartRxSem); // counting semaphore
 8002018:	4b05      	ldr	r3, [pc, #20]	@ (8002030 <HAL_UART_RxCpltCallback+0x28>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4618      	mov	r0, r3
 800201e:	f004 f8bf 	bl	80061a0 <osSemaphoreRelease>
    }
}
 8002022:	bf00      	nop
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	200001fc 	.word	0x200001fc
 8002030:	20001b10 	.word	0x20001b10

08002034 <HAL_UART_RxHalfCpltCallback>:

void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
    if(huart == &huart2)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4a06      	ldr	r2, [pc, #24]	@ (8002058 <HAL_UART_RxHalfCpltCallback+0x24>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d104      	bne.n	800204e <HAL_UART_RxHalfCpltCallback+0x1a>
    {
        osSemaphoreRelease(uartRxSem);// counting semaphore
 8002044:	4b05      	ldr	r3, [pc, #20]	@ (800205c <HAL_UART_RxHalfCpltCallback+0x28>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4618      	mov	r0, r3
 800204a:	f004 f8a9 	bl	80061a0 <osSemaphoreRelease>
    }
}
 800204e:	bf00      	nop
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	200001fc 	.word	0x200001fc
 800205c:	20001b10 	.word	0x20001b10

08002060 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
    if(__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE))
 8002066:	4b10      	ldr	r3, [pc, #64]	@ (80020a8 <USART2_IRQHandler+0x48>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f003 0310 	and.w	r3, r3, #16
 8002070:	2b10      	cmp	r3, #16
 8002072:	d112      	bne.n	800209a <USART2_IRQHandler+0x3a>
    {
        __HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8002074:	2300      	movs	r3, #0
 8002076:	607b      	str	r3, [r7, #4]
 8002078:	4b0b      	ldr	r3, [pc, #44]	@ (80020a8 <USART2_IRQHandler+0x48>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	607b      	str	r3, [r7, #4]
 8002080:	4b09      	ldr	r3, [pc, #36]	@ (80020a8 <USART2_IRQHandler+0x48>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	607b      	str	r3, [r7, #4]
 8002088:	687b      	ldr	r3, [r7, #4]
        osSemaphoreRelease(uartRxSem);// counting semaphore
 800208a:	4b08      	ldr	r3, [pc, #32]	@ (80020ac <USART2_IRQHandler+0x4c>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4618      	mov	r0, r3
 8002090:	f004 f886 	bl	80061a0 <osSemaphoreRelease>
        timeoutEnable = true;
 8002094:	4b06      	ldr	r3, [pc, #24]	@ (80020b0 <USART2_IRQHandler+0x50>)
 8002096:	2201      	movs	r2, #1
 8002098:	701a      	strb	r2, [r3, #0]
    }
    HAL_UART_IRQHandler(&huart2);
 800209a:	4803      	ldr	r0, [pc, #12]	@ (80020a8 <USART2_IRQHandler+0x48>)
 800209c:	f002 fcd6 	bl	8004a4c <HAL_UART_IRQHandler>
}
 80020a0:	bf00      	nop
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	200001fc 	.word	0x200001fc
 80020ac:	20001b10 	.word	0x20001b10
 80020b0:	20001b1c 	.word	0x20001b1c

080020b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020b8:	4b06      	ldr	r3, [pc, #24]	@ (80020d4 <SystemInit+0x20>)
 80020ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020be:	4a05      	ldr	r2, [pc, #20]	@ (80020d4 <SystemInit+0x20>)
 80020c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020c8:	bf00      	nop
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	e000ed00 	.word	0xe000ed00

080020d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80020d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002110 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020dc:	480d      	ldr	r0, [pc, #52]	@ (8002114 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80020de:	490e      	ldr	r1, [pc, #56]	@ (8002118 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80020e0:	4a0e      	ldr	r2, [pc, #56]	@ (800211c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80020e2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020e4:	e002      	b.n	80020ec <LoopCopyDataInit>

080020e6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020e6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020e8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020ea:	3304      	adds	r3, #4

080020ec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020ec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020f0:	d3f9      	bcc.n	80020e6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020f2:	4a0b      	ldr	r2, [pc, #44]	@ (8002120 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80020f4:	4c0b      	ldr	r4, [pc, #44]	@ (8002124 <LoopFillZerobss+0x26>)
  movs r3, #0
 80020f6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020f8:	e001      	b.n	80020fe <LoopFillZerobss>

080020fa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020fa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020fc:	3204      	adds	r2, #4

080020fe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020fe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002100:	d3fb      	bcc.n	80020fa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002102:	f7ff ffd7 	bl	80020b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002106:	f008 f827 	bl	800a158 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800210a:	f7ff fb67 	bl	80017dc <main>
  bx  lr    
 800210e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002110:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002114:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002118:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 800211c:	0800cad0 	.word	0x0800cad0
  ldr r2, =_sbss
 8002120:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002124:	20006a9c 	.word	0x20006a9c

08002128 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002128:	e7fe      	b.n	8002128 <ADC_IRQHandler>
	...

0800212c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002130:	4b0e      	ldr	r3, [pc, #56]	@ (800216c <HAL_Init+0x40>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a0d      	ldr	r2, [pc, #52]	@ (800216c <HAL_Init+0x40>)
 8002136:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800213a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800213c:	4b0b      	ldr	r3, [pc, #44]	@ (800216c <HAL_Init+0x40>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a0a      	ldr	r2, [pc, #40]	@ (800216c <HAL_Init+0x40>)
 8002142:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002146:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002148:	4b08      	ldr	r3, [pc, #32]	@ (800216c <HAL_Init+0x40>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a07      	ldr	r2, [pc, #28]	@ (800216c <HAL_Init+0x40>)
 800214e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002152:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002154:	2003      	movs	r0, #3
 8002156:	f000 f92b 	bl	80023b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800215a:	200f      	movs	r0, #15
 800215c:	f000 f808 	bl	8002170 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002160:	f7ff fdc0 	bl	8001ce4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	40023c00 	.word	0x40023c00

08002170 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002178:	4b12      	ldr	r3, [pc, #72]	@ (80021c4 <HAL_InitTick+0x54>)
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	4b12      	ldr	r3, [pc, #72]	@ (80021c8 <HAL_InitTick+0x58>)
 800217e:	781b      	ldrb	r3, [r3, #0]
 8002180:	4619      	mov	r1, r3
 8002182:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002186:	fbb3 f3f1 	udiv	r3, r3, r1
 800218a:	fbb2 f3f3 	udiv	r3, r2, r3
 800218e:	4618      	mov	r0, r3
 8002190:	f000 f943 	bl	800241a <HAL_SYSTICK_Config>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e00e      	b.n	80021bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2b0f      	cmp	r3, #15
 80021a2:	d80a      	bhi.n	80021ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021a4:	2200      	movs	r2, #0
 80021a6:	6879      	ldr	r1, [r7, #4]
 80021a8:	f04f 30ff 	mov.w	r0, #4294967295
 80021ac:	f000 f90b 	bl	80023c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021b0:	4a06      	ldr	r2, [pc, #24]	@ (80021cc <HAL_InitTick+0x5c>)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021b6:	2300      	movs	r3, #0
 80021b8:	e000      	b.n	80021bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	20000000 	.word	0x20000000
 80021c8:	20000008 	.word	0x20000008
 80021cc:	20000004 	.word	0x20000004

080021d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021d4:	4b06      	ldr	r3, [pc, #24]	@ (80021f0 <HAL_IncTick+0x20>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	461a      	mov	r2, r3
 80021da:	4b06      	ldr	r3, [pc, #24]	@ (80021f4 <HAL_IncTick+0x24>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4413      	add	r3, r2
 80021e0:	4a04      	ldr	r2, [pc, #16]	@ (80021f4 <HAL_IncTick+0x24>)
 80021e2:	6013      	str	r3, [r2, #0]
}
 80021e4:	bf00      	nop
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	20000008 	.word	0x20000008
 80021f4:	20001ff8 	.word	0x20001ff8

080021f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  return uwTick;
 80021fc:	4b03      	ldr	r3, [pc, #12]	@ (800220c <HAL_GetTick+0x14>)
 80021fe:	681b      	ldr	r3, [r3, #0]
}
 8002200:	4618      	mov	r0, r3
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	20001ff8 	.word	0x20001ff8

08002210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002210:	b480      	push	{r7}
 8002212:	b085      	sub	sp, #20
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f003 0307 	and.w	r3, r3, #7
 800221e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002220:	4b0c      	ldr	r3, [pc, #48]	@ (8002254 <__NVIC_SetPriorityGrouping+0x44>)
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002226:	68ba      	ldr	r2, [r7, #8]
 8002228:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800222c:	4013      	ands	r3, r2
 800222e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002238:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800223c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002242:	4a04      	ldr	r2, [pc, #16]	@ (8002254 <__NVIC_SetPriorityGrouping+0x44>)
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	60d3      	str	r3, [r2, #12]
}
 8002248:	bf00      	nop
 800224a:	3714      	adds	r7, #20
 800224c:	46bd      	mov	sp, r7
 800224e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002252:	4770      	bx	lr
 8002254:	e000ed00 	.word	0xe000ed00

08002258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002258:	b480      	push	{r7}
 800225a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800225c:	4b04      	ldr	r3, [pc, #16]	@ (8002270 <__NVIC_GetPriorityGrouping+0x18>)
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	0a1b      	lsrs	r3, r3, #8
 8002262:	f003 0307 	and.w	r3, r3, #7
}
 8002266:	4618      	mov	r0, r3
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr
 8002270:	e000ed00 	.word	0xe000ed00

08002274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800227e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002282:	2b00      	cmp	r3, #0
 8002284:	db0b      	blt.n	800229e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002286:	79fb      	ldrb	r3, [r7, #7]
 8002288:	f003 021f 	and.w	r2, r3, #31
 800228c:	4907      	ldr	r1, [pc, #28]	@ (80022ac <__NVIC_EnableIRQ+0x38>)
 800228e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002292:	095b      	lsrs	r3, r3, #5
 8002294:	2001      	movs	r0, #1
 8002296:	fa00 f202 	lsl.w	r2, r0, r2
 800229a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800229e:	bf00      	nop
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	e000e100 	.word	0xe000e100

080022b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	4603      	mov	r3, r0
 80022b8:	6039      	str	r1, [r7, #0]
 80022ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	db0a      	blt.n	80022da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	490c      	ldr	r1, [pc, #48]	@ (80022fc <__NVIC_SetPriority+0x4c>)
 80022ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ce:	0112      	lsls	r2, r2, #4
 80022d0:	b2d2      	uxtb	r2, r2
 80022d2:	440b      	add	r3, r1
 80022d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022d8:	e00a      	b.n	80022f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	b2da      	uxtb	r2, r3
 80022de:	4908      	ldr	r1, [pc, #32]	@ (8002300 <__NVIC_SetPriority+0x50>)
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	f003 030f 	and.w	r3, r3, #15
 80022e6:	3b04      	subs	r3, #4
 80022e8:	0112      	lsls	r2, r2, #4
 80022ea:	b2d2      	uxtb	r2, r2
 80022ec:	440b      	add	r3, r1
 80022ee:	761a      	strb	r2, [r3, #24]
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	e000e100 	.word	0xe000e100
 8002300:	e000ed00 	.word	0xe000ed00

08002304 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002304:	b480      	push	{r7}
 8002306:	b089      	sub	sp, #36	@ 0x24
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f003 0307 	and.w	r3, r3, #7
 8002316:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	f1c3 0307 	rsb	r3, r3, #7
 800231e:	2b04      	cmp	r3, #4
 8002320:	bf28      	it	cs
 8002322:	2304      	movcs	r3, #4
 8002324:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	3304      	adds	r3, #4
 800232a:	2b06      	cmp	r3, #6
 800232c:	d902      	bls.n	8002334 <NVIC_EncodePriority+0x30>
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	3b03      	subs	r3, #3
 8002332:	e000      	b.n	8002336 <NVIC_EncodePriority+0x32>
 8002334:	2300      	movs	r3, #0
 8002336:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002338:	f04f 32ff 	mov.w	r2, #4294967295
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	fa02 f303 	lsl.w	r3, r2, r3
 8002342:	43da      	mvns	r2, r3
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	401a      	ands	r2, r3
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800234c:	f04f 31ff 	mov.w	r1, #4294967295
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	fa01 f303 	lsl.w	r3, r1, r3
 8002356:	43d9      	mvns	r1, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800235c:	4313      	orrs	r3, r2
         );
}
 800235e:	4618      	mov	r0, r3
 8002360:	3724      	adds	r7, #36	@ 0x24
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
	...

0800236c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	3b01      	subs	r3, #1
 8002378:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800237c:	d301      	bcc.n	8002382 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800237e:	2301      	movs	r3, #1
 8002380:	e00f      	b.n	80023a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002382:	4a0a      	ldr	r2, [pc, #40]	@ (80023ac <SysTick_Config+0x40>)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	3b01      	subs	r3, #1
 8002388:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800238a:	210f      	movs	r1, #15
 800238c:	f04f 30ff 	mov.w	r0, #4294967295
 8002390:	f7ff ff8e 	bl	80022b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002394:	4b05      	ldr	r3, [pc, #20]	@ (80023ac <SysTick_Config+0x40>)
 8002396:	2200      	movs	r2, #0
 8002398:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800239a:	4b04      	ldr	r3, [pc, #16]	@ (80023ac <SysTick_Config+0x40>)
 800239c:	2207      	movs	r2, #7
 800239e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	e000e010 	.word	0xe000e010

080023b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f7ff ff29 	bl	8002210 <__NVIC_SetPriorityGrouping>
}
 80023be:	bf00      	nop
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b086      	sub	sp, #24
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	4603      	mov	r3, r0
 80023ce:	60b9      	str	r1, [r7, #8]
 80023d0:	607a      	str	r2, [r7, #4]
 80023d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023d4:	2300      	movs	r3, #0
 80023d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023d8:	f7ff ff3e 	bl	8002258 <__NVIC_GetPriorityGrouping>
 80023dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	68b9      	ldr	r1, [r7, #8]
 80023e2:	6978      	ldr	r0, [r7, #20]
 80023e4:	f7ff ff8e 	bl	8002304 <NVIC_EncodePriority>
 80023e8:	4602      	mov	r2, r0
 80023ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ee:	4611      	mov	r1, r2
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff ff5d 	bl	80022b0 <__NVIC_SetPriority>
}
 80023f6:	bf00      	nop
 80023f8:	3718      	adds	r7, #24
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b082      	sub	sp, #8
 8002402:	af00      	add	r7, sp, #0
 8002404:	4603      	mov	r3, r0
 8002406:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff ff31 	bl	8002274 <__NVIC_EnableIRQ>
}
 8002412:	bf00      	nop
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800241a:	b580      	push	{r7, lr}
 800241c:	b082      	sub	sp, #8
 800241e:	af00      	add	r7, sp, #0
 8002420:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	f7ff ffa2 	bl	800236c <SysTick_Config>
 8002428:	4603      	mov	r3, r0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
	...

08002434 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800243c:	2300      	movs	r3, #0
 800243e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002440:	f7ff feda 	bl	80021f8 <HAL_GetTick>
 8002444:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	2b00      	cmp	r3, #0
 800244a:	d101      	bne.n	8002450 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e099      	b.n	8002584 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2202      	movs	r2, #2
 8002454:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f022 0201 	bic.w	r2, r2, #1
 800246e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002470:	e00f      	b.n	8002492 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002472:	f7ff fec1 	bl	80021f8 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b05      	cmp	r3, #5
 800247e:	d908      	bls.n	8002492 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2220      	movs	r2, #32
 8002484:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2203      	movs	r2, #3
 800248a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800248e:	2303      	movs	r3, #3
 8002490:	e078      	b.n	8002584 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0301 	and.w	r3, r3, #1
 800249c:	2b00      	cmp	r3, #0
 800249e:	d1e8      	bne.n	8002472 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80024a8:	697a      	ldr	r2, [r7, #20]
 80024aa:	4b38      	ldr	r3, [pc, #224]	@ (800258c <HAL_DMA_Init+0x158>)
 80024ac:	4013      	ands	r3, r2
 80024ae:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685a      	ldr	r2, [r3, #4]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	691b      	ldr	r3, [r3, #16]
 80024c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	699b      	ldr	r3, [r3, #24]
 80024d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a1b      	ldr	r3, [r3, #32]
 80024dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e8:	2b04      	cmp	r3, #4
 80024ea:	d107      	bne.n	80024fc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f4:	4313      	orrs	r3, r2
 80024f6:	697a      	ldr	r2, [r7, #20]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	697a      	ldr	r2, [r7, #20]
 8002502:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	695b      	ldr	r3, [r3, #20]
 800250a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800250c:	697b      	ldr	r3, [r7, #20]
 800250e:	f023 0307 	bic.w	r3, r3, #7
 8002512:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002518:	697a      	ldr	r2, [r7, #20]
 800251a:	4313      	orrs	r3, r2
 800251c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002522:	2b04      	cmp	r3, #4
 8002524:	d117      	bne.n	8002556 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800252a:	697a      	ldr	r2, [r7, #20]
 800252c:	4313      	orrs	r3, r2
 800252e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002534:	2b00      	cmp	r3, #0
 8002536:	d00e      	beq.n	8002556 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f000 fb01 	bl	8002b40 <DMA_CheckFifoParam>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d008      	beq.n	8002556 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2240      	movs	r2, #64	@ 0x40
 8002548:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2201      	movs	r2, #1
 800254e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002552:	2301      	movs	r3, #1
 8002554:	e016      	b.n	8002584 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	697a      	ldr	r2, [r7, #20]
 800255c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f000 fab8 	bl	8002ad4 <DMA_CalcBaseAndBitshift>
 8002564:	4603      	mov	r3, r0
 8002566:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800256c:	223f      	movs	r2, #63	@ 0x3f
 800256e:	409a      	lsls	r2, r3
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2200      	movs	r2, #0
 8002578:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2201      	movs	r2, #1
 800257e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002582:	2300      	movs	r3, #0
}
 8002584:	4618      	mov	r0, r3
 8002586:	3718      	adds	r7, #24
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	f010803f 	.word	0xf010803f

08002590 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
 800259c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800259e:	2300      	movs	r3, #0
 80025a0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025a6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d101      	bne.n	80025b6 <HAL_DMA_Start_IT+0x26>
 80025b2:	2302      	movs	r3, #2
 80025b4:	e040      	b.n	8002638 <HAL_DMA_Start_IT+0xa8>
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2201      	movs	r2, #1
 80025ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d12f      	bne.n	800262a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2202      	movs	r2, #2
 80025ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	2200      	movs	r2, #0
 80025d6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	68b9      	ldr	r1, [r7, #8]
 80025de:	68f8      	ldr	r0, [r7, #12]
 80025e0:	f000 fa4a 	bl	8002a78 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025e8:	223f      	movs	r2, #63	@ 0x3f
 80025ea:	409a      	lsls	r2, r3
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f042 0216 	orr.w	r2, r2, #22
 80025fe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002604:	2b00      	cmp	r3, #0
 8002606:	d007      	beq.n	8002618 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f042 0208 	orr.w	r2, r2, #8
 8002616:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f042 0201 	orr.w	r2, r2, #1
 8002626:	601a      	str	r2, [r3, #0]
 8002628:	e005      	b.n	8002636 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002632:	2302      	movs	r3, #2
 8002634:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002636:	7dfb      	ldrb	r3, [r7, #23]
}
 8002638:	4618      	mov	r0, r3
 800263a:	3718      	adds	r7, #24
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800264c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800264e:	f7ff fdd3 	bl	80021f8 <HAL_GetTick>
 8002652:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800265a:	b2db      	uxtb	r3, r3
 800265c:	2b02      	cmp	r3, #2
 800265e:	d008      	beq.n	8002672 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	2280      	movs	r2, #128	@ 0x80
 8002664:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e052      	b.n	8002718 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f022 0216 	bic.w	r2, r2, #22
 8002680:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	695a      	ldr	r2, [r3, #20]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002690:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002696:	2b00      	cmp	r3, #0
 8002698:	d103      	bne.n	80026a2 <HAL_DMA_Abort+0x62>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d007      	beq.n	80026b2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f022 0208 	bic.w	r2, r2, #8
 80026b0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f022 0201 	bic.w	r2, r2, #1
 80026c0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026c2:	e013      	b.n	80026ec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026c4:	f7ff fd98 	bl	80021f8 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2b05      	cmp	r3, #5
 80026d0:	d90c      	bls.n	80026ec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	2220      	movs	r2, #32
 80026d6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2203      	movs	r2, #3
 80026dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e015      	b.n	8002718 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f003 0301 	and.w	r3, r3, #1
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1e4      	bne.n	80026c4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026fe:	223f      	movs	r2, #63	@ 0x3f
 8002700:	409a      	lsls	r2, r3
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2201      	movs	r2, #1
 800270a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002716:	2300      	movs	r3, #0
}
 8002718:	4618      	mov	r0, r3
 800271a:	3710      	adds	r7, #16
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800272e:	b2db      	uxtb	r3, r3
 8002730:	2b02      	cmp	r3, #2
 8002732:	d004      	beq.n	800273e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2280      	movs	r2, #128	@ 0x80
 8002738:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e00c      	b.n	8002758 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2205      	movs	r2, #5
 8002742:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f022 0201 	bic.w	r2, r2, #1
 8002754:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002756:	2300      	movs	r3, #0
}
 8002758:	4618      	mov	r0, r3
 800275a:	370c      	adds	r7, #12
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr

08002764 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b086      	sub	sp, #24
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800276c:	2300      	movs	r3, #0
 800276e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002770:	4b8e      	ldr	r3, [pc, #568]	@ (80029ac <HAL_DMA_IRQHandler+0x248>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4a8e      	ldr	r2, [pc, #568]	@ (80029b0 <HAL_DMA_IRQHandler+0x24c>)
 8002776:	fba2 2303 	umull	r2, r3, r2, r3
 800277a:	0a9b      	lsrs	r3, r3, #10
 800277c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002782:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800278e:	2208      	movs	r2, #8
 8002790:	409a      	lsls	r2, r3
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	4013      	ands	r3, r2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d01a      	beq.n	80027d0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0304 	and.w	r3, r3, #4
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d013      	beq.n	80027d0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f022 0204 	bic.w	r2, r2, #4
 80027b6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027bc:	2208      	movs	r2, #8
 80027be:	409a      	lsls	r2, r3
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027c8:	f043 0201 	orr.w	r2, r3, #1
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d4:	2201      	movs	r2, #1
 80027d6:	409a      	lsls	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	4013      	ands	r3, r2
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d012      	beq.n	8002806 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d00b      	beq.n	8002806 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f2:	2201      	movs	r2, #1
 80027f4:	409a      	lsls	r2, r3
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027fe:	f043 0202 	orr.w	r2, r3, #2
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800280a:	2204      	movs	r2, #4
 800280c:	409a      	lsls	r2, r3
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	4013      	ands	r3, r2
 8002812:	2b00      	cmp	r3, #0
 8002814:	d012      	beq.n	800283c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f003 0302 	and.w	r3, r3, #2
 8002820:	2b00      	cmp	r3, #0
 8002822:	d00b      	beq.n	800283c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002828:	2204      	movs	r2, #4
 800282a:	409a      	lsls	r2, r3
 800282c:	693b      	ldr	r3, [r7, #16]
 800282e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002834:	f043 0204 	orr.w	r2, r3, #4
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002840:	2210      	movs	r2, #16
 8002842:	409a      	lsls	r2, r3
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	4013      	ands	r3, r2
 8002848:	2b00      	cmp	r3, #0
 800284a:	d043      	beq.n	80028d4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0308 	and.w	r3, r3, #8
 8002856:	2b00      	cmp	r3, #0
 8002858:	d03c      	beq.n	80028d4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800285e:	2210      	movs	r2, #16
 8002860:	409a      	lsls	r2, r3
 8002862:	693b      	ldr	r3, [r7, #16]
 8002864:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d018      	beq.n	80028a6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d108      	bne.n	8002894 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002886:	2b00      	cmp	r3, #0
 8002888:	d024      	beq.n	80028d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	4798      	blx	r3
 8002892:	e01f      	b.n	80028d4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002898:	2b00      	cmp	r3, #0
 800289a:	d01b      	beq.n	80028d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	4798      	blx	r3
 80028a4:	e016      	b.n	80028d4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d107      	bne.n	80028c4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f022 0208 	bic.w	r2, r2, #8
 80028c2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d003      	beq.n	80028d4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028d8:	2220      	movs	r2, #32
 80028da:	409a      	lsls	r2, r3
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	4013      	ands	r3, r2
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	f000 808f 	beq.w	8002a04 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f003 0310 	and.w	r3, r3, #16
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	f000 8087 	beq.w	8002a04 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028fa:	2220      	movs	r2, #32
 80028fc:	409a      	lsls	r2, r3
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b05      	cmp	r3, #5
 800290c:	d136      	bne.n	800297c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f022 0216 	bic.w	r2, r2, #22
 800291c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	695a      	ldr	r2, [r3, #20]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800292c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002932:	2b00      	cmp	r3, #0
 8002934:	d103      	bne.n	800293e <HAL_DMA_IRQHandler+0x1da>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800293a:	2b00      	cmp	r3, #0
 800293c:	d007      	beq.n	800294e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f022 0208 	bic.w	r2, r2, #8
 800294c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002952:	223f      	movs	r2, #63	@ 0x3f
 8002954:	409a      	lsls	r2, r3
 8002956:	693b      	ldr	r3, [r7, #16]
 8002958:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2201      	movs	r2, #1
 800295e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2200      	movs	r2, #0
 8002966:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800296e:	2b00      	cmp	r3, #0
 8002970:	d07e      	beq.n	8002a70 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	4798      	blx	r3
        }
        return;
 800297a:	e079      	b.n	8002a70 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002986:	2b00      	cmp	r3, #0
 8002988:	d01d      	beq.n	80029c6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d10d      	bne.n	80029b4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800299c:	2b00      	cmp	r3, #0
 800299e:	d031      	beq.n	8002a04 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	4798      	blx	r3
 80029a8:	e02c      	b.n	8002a04 <HAL_DMA_IRQHandler+0x2a0>
 80029aa:	bf00      	nop
 80029ac:	20000000 	.word	0x20000000
 80029b0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d023      	beq.n	8002a04 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	4798      	blx	r3
 80029c4:	e01e      	b.n	8002a04 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d10f      	bne.n	80029f4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f022 0210 	bic.w	r2, r2, #16
 80029e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d003      	beq.n	8002a04 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d032      	beq.n	8002a72 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a10:	f003 0301 	and.w	r3, r3, #1
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d022      	beq.n	8002a5e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2205      	movs	r2, #5
 8002a1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f022 0201 	bic.w	r2, r2, #1
 8002a2e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	3301      	adds	r3, #1
 8002a34:	60bb      	str	r3, [r7, #8]
 8002a36:	697a      	ldr	r2, [r7, #20]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	d307      	bcc.n	8002a4c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1f2      	bne.n	8002a30 <HAL_DMA_IRQHandler+0x2cc>
 8002a4a:	e000      	b.n	8002a4e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002a4c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2201      	movs	r2, #1
 8002a52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d005      	beq.n	8002a72 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	4798      	blx	r3
 8002a6e:	e000      	b.n	8002a72 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002a70:	bf00      	nop
    }
  }
}
 8002a72:	3718      	adds	r7, #24
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	607a      	str	r2, [r7, #4]
 8002a84:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002a94:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	683a      	ldr	r2, [r7, #0]
 8002a9c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	2b40      	cmp	r3, #64	@ 0x40
 8002aa4:	d108      	bne.n	8002ab8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	687a      	ldr	r2, [r7, #4]
 8002aac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	68ba      	ldr	r2, [r7, #8]
 8002ab4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002ab6:	e007      	b.n	8002ac8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	68ba      	ldr	r2, [r7, #8]
 8002abe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	687a      	ldr	r2, [r7, #4]
 8002ac6:	60da      	str	r2, [r3, #12]
}
 8002ac8:	bf00      	nop
 8002aca:	3714      	adds	r7, #20
 8002acc:	46bd      	mov	sp, r7
 8002ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad2:	4770      	bx	lr

08002ad4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b085      	sub	sp, #20
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	b2db      	uxtb	r3, r3
 8002ae2:	3b10      	subs	r3, #16
 8002ae4:	4a14      	ldr	r2, [pc, #80]	@ (8002b38 <DMA_CalcBaseAndBitshift+0x64>)
 8002ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aea:	091b      	lsrs	r3, r3, #4
 8002aec:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002aee:	4a13      	ldr	r2, [pc, #76]	@ (8002b3c <DMA_CalcBaseAndBitshift+0x68>)
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	4413      	add	r3, r2
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	461a      	mov	r2, r3
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2b03      	cmp	r3, #3
 8002b00:	d909      	bls.n	8002b16 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b0a:	f023 0303 	bic.w	r3, r3, #3
 8002b0e:	1d1a      	adds	r2, r3, #4
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b14:	e007      	b.n	8002b26 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b1e:	f023 0303 	bic.w	r3, r3, #3
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3714      	adds	r7, #20
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	aaaaaaab 	.word	0xaaaaaaab
 8002b3c:	0800c710 	.word	0x0800c710

08002b40 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b50:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d11f      	bne.n	8002b9a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	2b03      	cmp	r3, #3
 8002b5e:	d856      	bhi.n	8002c0e <DMA_CheckFifoParam+0xce>
 8002b60:	a201      	add	r2, pc, #4	@ (adr r2, 8002b68 <DMA_CheckFifoParam+0x28>)
 8002b62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b66:	bf00      	nop
 8002b68:	08002b79 	.word	0x08002b79
 8002b6c:	08002b8b 	.word	0x08002b8b
 8002b70:	08002b79 	.word	0x08002b79
 8002b74:	08002c0f 	.word	0x08002c0f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b7c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d046      	beq.n	8002c12 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002b84:	2301      	movs	r3, #1
 8002b86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b88:	e043      	b.n	8002c12 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b92:	d140      	bne.n	8002c16 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b98:	e03d      	b.n	8002c16 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ba2:	d121      	bne.n	8002be8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	2b03      	cmp	r3, #3
 8002ba8:	d837      	bhi.n	8002c1a <DMA_CheckFifoParam+0xda>
 8002baa:	a201      	add	r2, pc, #4	@ (adr r2, 8002bb0 <DMA_CheckFifoParam+0x70>)
 8002bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bb0:	08002bc1 	.word	0x08002bc1
 8002bb4:	08002bc7 	.word	0x08002bc7
 8002bb8:	08002bc1 	.word	0x08002bc1
 8002bbc:	08002bd9 	.word	0x08002bd9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	73fb      	strb	r3, [r7, #15]
      break;
 8002bc4:	e030      	b.n	8002c28 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d025      	beq.n	8002c1e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bd6:	e022      	b.n	8002c1e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bdc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002be0:	d11f      	bne.n	8002c22 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002be6:	e01c      	b.n	8002c22 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d903      	bls.n	8002bf6 <DMA_CheckFifoParam+0xb6>
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	2b03      	cmp	r3, #3
 8002bf2:	d003      	beq.n	8002bfc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002bf4:	e018      	b.n	8002c28 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	73fb      	strb	r3, [r7, #15]
      break;
 8002bfa:	e015      	b.n	8002c28 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d00e      	beq.n	8002c26 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	73fb      	strb	r3, [r7, #15]
      break;
 8002c0c:	e00b      	b.n	8002c26 <DMA_CheckFifoParam+0xe6>
      break;
 8002c0e:	bf00      	nop
 8002c10:	e00a      	b.n	8002c28 <DMA_CheckFifoParam+0xe8>
      break;
 8002c12:	bf00      	nop
 8002c14:	e008      	b.n	8002c28 <DMA_CheckFifoParam+0xe8>
      break;
 8002c16:	bf00      	nop
 8002c18:	e006      	b.n	8002c28 <DMA_CheckFifoParam+0xe8>
      break;
 8002c1a:	bf00      	nop
 8002c1c:	e004      	b.n	8002c28 <DMA_CheckFifoParam+0xe8>
      break;
 8002c1e:	bf00      	nop
 8002c20:	e002      	b.n	8002c28 <DMA_CheckFifoParam+0xe8>
      break;   
 8002c22:	bf00      	nop
 8002c24:	e000      	b.n	8002c28 <DMA_CheckFifoParam+0xe8>
      break;
 8002c26:	bf00      	nop
    }
  } 
  
  return status; 
 8002c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3714      	adds	r7, #20
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop

08002c38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b089      	sub	sp, #36	@ 0x24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
 8002c40:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c42:	2300      	movs	r3, #0
 8002c44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c46:	2300      	movs	r3, #0
 8002c48:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c4e:	2300      	movs	r3, #0
 8002c50:	61fb      	str	r3, [r7, #28]
 8002c52:	e16b      	b.n	8002f2c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c54:	2201      	movs	r2, #1
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	697a      	ldr	r2, [r7, #20]
 8002c64:	4013      	ands	r3, r2
 8002c66:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c68:	693a      	ldr	r2, [r7, #16]
 8002c6a:	697b      	ldr	r3, [r7, #20]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	f040 815a 	bne.w	8002f26 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f003 0303 	and.w	r3, r3, #3
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d005      	beq.n	8002c8a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d130      	bne.n	8002cec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	2203      	movs	r2, #3
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	43db      	mvns	r3, r3
 8002c9c:	69ba      	ldr	r2, [r7, #24]
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	68da      	ldr	r2, [r3, #12]
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	69ba      	ldr	r2, [r7, #24]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc8:	43db      	mvns	r3, r3
 8002cca:	69ba      	ldr	r2, [r7, #24]
 8002ccc:	4013      	ands	r3, r2
 8002cce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	091b      	lsrs	r3, r3, #4
 8002cd6:	f003 0201 	and.w	r2, r3, #1
 8002cda:	69fb      	ldr	r3, [r7, #28]
 8002cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce0:	69ba      	ldr	r2, [r7, #24]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	69ba      	ldr	r2, [r7, #24]
 8002cea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f003 0303 	and.w	r3, r3, #3
 8002cf4:	2b03      	cmp	r3, #3
 8002cf6:	d017      	beq.n	8002d28 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	2203      	movs	r2, #3
 8002d04:	fa02 f303 	lsl.w	r3, r2, r3
 8002d08:	43db      	mvns	r3, r3
 8002d0a:	69ba      	ldr	r2, [r7, #24]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	689a      	ldr	r2, [r3, #8]
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	fa02 f303 	lsl.w	r3, r2, r3
 8002d1c:	69ba      	ldr	r2, [r7, #24]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	69ba      	ldr	r2, [r7, #24]
 8002d26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f003 0303 	and.w	r3, r3, #3
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d123      	bne.n	8002d7c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	08da      	lsrs	r2, r3, #3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	3208      	adds	r2, #8
 8002d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d40:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	f003 0307 	and.w	r3, r3, #7
 8002d48:	009b      	lsls	r3, r3, #2
 8002d4a:	220f      	movs	r2, #15
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	43db      	mvns	r3, r3
 8002d52:	69ba      	ldr	r2, [r7, #24]
 8002d54:	4013      	ands	r3, r2
 8002d56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	691a      	ldr	r2, [r3, #16]
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	f003 0307 	and.w	r3, r3, #7
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d6e:	69fb      	ldr	r3, [r7, #28]
 8002d70:	08da      	lsrs	r2, r3, #3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	3208      	adds	r2, #8
 8002d76:	69b9      	ldr	r1, [r7, #24]
 8002d78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	2203      	movs	r2, #3
 8002d88:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8c:	43db      	mvns	r3, r3
 8002d8e:	69ba      	ldr	r2, [r7, #24]
 8002d90:	4013      	ands	r3, r2
 8002d92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f003 0203 	and.w	r2, r3, #3
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	fa02 f303 	lsl.w	r3, r2, r3
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	4313      	orrs	r3, r2
 8002da8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	69ba      	ldr	r2, [r7, #24]
 8002dae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 80b4 	beq.w	8002f26 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	60fb      	str	r3, [r7, #12]
 8002dc2:	4b60      	ldr	r3, [pc, #384]	@ (8002f44 <HAL_GPIO_Init+0x30c>)
 8002dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc6:	4a5f      	ldr	r2, [pc, #380]	@ (8002f44 <HAL_GPIO_Init+0x30c>)
 8002dc8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dcc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dce:	4b5d      	ldr	r3, [pc, #372]	@ (8002f44 <HAL_GPIO_Init+0x30c>)
 8002dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dd6:	60fb      	str	r3, [r7, #12]
 8002dd8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dda:	4a5b      	ldr	r2, [pc, #364]	@ (8002f48 <HAL_GPIO_Init+0x310>)
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	089b      	lsrs	r3, r3, #2
 8002de0:	3302      	adds	r3, #2
 8002de2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002de6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	f003 0303 	and.w	r3, r3, #3
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	220f      	movs	r2, #15
 8002df2:	fa02 f303 	lsl.w	r3, r2, r3
 8002df6:	43db      	mvns	r3, r3
 8002df8:	69ba      	ldr	r2, [r7, #24]
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4a52      	ldr	r2, [pc, #328]	@ (8002f4c <HAL_GPIO_Init+0x314>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d02b      	beq.n	8002e5e <HAL_GPIO_Init+0x226>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4a51      	ldr	r2, [pc, #324]	@ (8002f50 <HAL_GPIO_Init+0x318>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d025      	beq.n	8002e5a <HAL_GPIO_Init+0x222>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a50      	ldr	r2, [pc, #320]	@ (8002f54 <HAL_GPIO_Init+0x31c>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d01f      	beq.n	8002e56 <HAL_GPIO_Init+0x21e>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a4f      	ldr	r2, [pc, #316]	@ (8002f58 <HAL_GPIO_Init+0x320>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d019      	beq.n	8002e52 <HAL_GPIO_Init+0x21a>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a4e      	ldr	r2, [pc, #312]	@ (8002f5c <HAL_GPIO_Init+0x324>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d013      	beq.n	8002e4e <HAL_GPIO_Init+0x216>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a4d      	ldr	r2, [pc, #308]	@ (8002f60 <HAL_GPIO_Init+0x328>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d00d      	beq.n	8002e4a <HAL_GPIO_Init+0x212>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a4c      	ldr	r2, [pc, #304]	@ (8002f64 <HAL_GPIO_Init+0x32c>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d007      	beq.n	8002e46 <HAL_GPIO_Init+0x20e>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a4b      	ldr	r2, [pc, #300]	@ (8002f68 <HAL_GPIO_Init+0x330>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d101      	bne.n	8002e42 <HAL_GPIO_Init+0x20a>
 8002e3e:	2307      	movs	r3, #7
 8002e40:	e00e      	b.n	8002e60 <HAL_GPIO_Init+0x228>
 8002e42:	2308      	movs	r3, #8
 8002e44:	e00c      	b.n	8002e60 <HAL_GPIO_Init+0x228>
 8002e46:	2306      	movs	r3, #6
 8002e48:	e00a      	b.n	8002e60 <HAL_GPIO_Init+0x228>
 8002e4a:	2305      	movs	r3, #5
 8002e4c:	e008      	b.n	8002e60 <HAL_GPIO_Init+0x228>
 8002e4e:	2304      	movs	r3, #4
 8002e50:	e006      	b.n	8002e60 <HAL_GPIO_Init+0x228>
 8002e52:	2303      	movs	r3, #3
 8002e54:	e004      	b.n	8002e60 <HAL_GPIO_Init+0x228>
 8002e56:	2302      	movs	r3, #2
 8002e58:	e002      	b.n	8002e60 <HAL_GPIO_Init+0x228>
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e000      	b.n	8002e60 <HAL_GPIO_Init+0x228>
 8002e5e:	2300      	movs	r3, #0
 8002e60:	69fa      	ldr	r2, [r7, #28]
 8002e62:	f002 0203 	and.w	r2, r2, #3
 8002e66:	0092      	lsls	r2, r2, #2
 8002e68:	4093      	lsls	r3, r2
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e70:	4935      	ldr	r1, [pc, #212]	@ (8002f48 <HAL_GPIO_Init+0x310>)
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	089b      	lsrs	r3, r3, #2
 8002e76:	3302      	adds	r3, #2
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e7e:	4b3b      	ldr	r3, [pc, #236]	@ (8002f6c <HAL_GPIO_Init+0x334>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	43db      	mvns	r3, r3
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002e9a:	69ba      	ldr	r2, [r7, #24]
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ea2:	4a32      	ldr	r2, [pc, #200]	@ (8002f6c <HAL_GPIO_Init+0x334>)
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ea8:	4b30      	ldr	r3, [pc, #192]	@ (8002f6c <HAL_GPIO_Init+0x334>)
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	43db      	mvns	r3, r3
 8002eb2:	69ba      	ldr	r2, [r7, #24]
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d003      	beq.n	8002ecc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ecc:	4a27      	ldr	r2, [pc, #156]	@ (8002f6c <HAL_GPIO_Init+0x334>)
 8002ece:	69bb      	ldr	r3, [r7, #24]
 8002ed0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ed2:	4b26      	ldr	r3, [pc, #152]	@ (8002f6c <HAL_GPIO_Init+0x334>)
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	43db      	mvns	r3, r3
 8002edc:	69ba      	ldr	r2, [r7, #24]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d003      	beq.n	8002ef6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002eee:	69ba      	ldr	r2, [r7, #24]
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ef6:	4a1d      	ldr	r2, [pc, #116]	@ (8002f6c <HAL_GPIO_Init+0x334>)
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002efc:	4b1b      	ldr	r3, [pc, #108]	@ (8002f6c <HAL_GPIO_Init+0x334>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	43db      	mvns	r3, r3
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	4013      	ands	r3, r2
 8002f0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d003      	beq.n	8002f20 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f20:	4a12      	ldr	r2, [pc, #72]	@ (8002f6c <HAL_GPIO_Init+0x334>)
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	3301      	adds	r3, #1
 8002f2a:	61fb      	str	r3, [r7, #28]
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	2b0f      	cmp	r3, #15
 8002f30:	f67f ae90 	bls.w	8002c54 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f34:	bf00      	nop
 8002f36:	bf00      	nop
 8002f38:	3724      	adds	r7, #36	@ 0x24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	40023800 	.word	0x40023800
 8002f48:	40013800 	.word	0x40013800
 8002f4c:	40020000 	.word	0x40020000
 8002f50:	40020400 	.word	0x40020400
 8002f54:	40020800 	.word	0x40020800
 8002f58:	40020c00 	.word	0x40020c00
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	40021400 	.word	0x40021400
 8002f64:	40021800 	.word	0x40021800
 8002f68:	40021c00 	.word	0x40021c00
 8002f6c:	40013c00 	.word	0x40013c00

08002f70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
 8002f78:	460b      	mov	r3, r1
 8002f7a:	807b      	strh	r3, [r7, #2]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f80:	787b      	ldrb	r3, [r7, #1]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d003      	beq.n	8002f8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f86:	887a      	ldrh	r2, [r7, #2]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f8c:	e003      	b.n	8002f96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f8e:	887b      	ldrh	r3, [r7, #2]
 8002f90:	041a      	lsls	r2, r3, #16
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	619a      	str	r2, [r3, #24]
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
	...

08002fa4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b084      	sub	sp, #16
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e12b      	b.n	800320e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d106      	bne.n	8002fd0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f7fe feb6 	bl	8001d3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2224      	movs	r2, #36	@ 0x24
 8002fd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f022 0201 	bic.w	r2, r2, #1
 8002fe6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ff6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003006:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003008:	f001 fbfc 	bl	8004804 <HAL_RCC_GetPCLK1Freq>
 800300c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	4a81      	ldr	r2, [pc, #516]	@ (8003218 <HAL_I2C_Init+0x274>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d807      	bhi.n	8003028 <HAL_I2C_Init+0x84>
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4a80      	ldr	r2, [pc, #512]	@ (800321c <HAL_I2C_Init+0x278>)
 800301c:	4293      	cmp	r3, r2
 800301e:	bf94      	ite	ls
 8003020:	2301      	movls	r3, #1
 8003022:	2300      	movhi	r3, #0
 8003024:	b2db      	uxtb	r3, r3
 8003026:	e006      	b.n	8003036 <HAL_I2C_Init+0x92>
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	4a7d      	ldr	r2, [pc, #500]	@ (8003220 <HAL_I2C_Init+0x27c>)
 800302c:	4293      	cmp	r3, r2
 800302e:	bf94      	ite	ls
 8003030:	2301      	movls	r3, #1
 8003032:	2300      	movhi	r3, #0
 8003034:	b2db      	uxtb	r3, r3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d001      	beq.n	800303e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e0e7      	b.n	800320e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	4a78      	ldr	r2, [pc, #480]	@ (8003224 <HAL_I2C_Init+0x280>)
 8003042:	fba2 2303 	umull	r2, r3, r2, r3
 8003046:	0c9b      	lsrs	r3, r3, #18
 8003048:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	68ba      	ldr	r2, [r7, #8]
 800305a:	430a      	orrs	r2, r1
 800305c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	6a1b      	ldr	r3, [r3, #32]
 8003064:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	4a6a      	ldr	r2, [pc, #424]	@ (8003218 <HAL_I2C_Init+0x274>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d802      	bhi.n	8003078 <HAL_I2C_Init+0xd4>
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	3301      	adds	r3, #1
 8003076:	e009      	b.n	800308c <HAL_I2C_Init+0xe8>
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800307e:	fb02 f303 	mul.w	r3, r2, r3
 8003082:	4a69      	ldr	r2, [pc, #420]	@ (8003228 <HAL_I2C_Init+0x284>)
 8003084:	fba2 2303 	umull	r2, r3, r2, r3
 8003088:	099b      	lsrs	r3, r3, #6
 800308a:	3301      	adds	r3, #1
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	6812      	ldr	r2, [r2, #0]
 8003090:	430b      	orrs	r3, r1
 8003092:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	69db      	ldr	r3, [r3, #28]
 800309a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800309e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	495c      	ldr	r1, [pc, #368]	@ (8003218 <HAL_I2C_Init+0x274>)
 80030a8:	428b      	cmp	r3, r1
 80030aa:	d819      	bhi.n	80030e0 <HAL_I2C_Init+0x13c>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	1e59      	subs	r1, r3, #1
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	005b      	lsls	r3, r3, #1
 80030b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80030ba:	1c59      	adds	r1, r3, #1
 80030bc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80030c0:	400b      	ands	r3, r1
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00a      	beq.n	80030dc <HAL_I2C_Init+0x138>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	1e59      	subs	r1, r3, #1
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	005b      	lsls	r3, r3, #1
 80030d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80030d4:	3301      	adds	r3, #1
 80030d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030da:	e051      	b.n	8003180 <HAL_I2C_Init+0x1dc>
 80030dc:	2304      	movs	r3, #4
 80030de:	e04f      	b.n	8003180 <HAL_I2C_Init+0x1dc>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d111      	bne.n	800310c <HAL_I2C_Init+0x168>
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	1e58      	subs	r0, r3, #1
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6859      	ldr	r1, [r3, #4]
 80030f0:	460b      	mov	r3, r1
 80030f2:	005b      	lsls	r3, r3, #1
 80030f4:	440b      	add	r3, r1
 80030f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80030fa:	3301      	adds	r3, #1
 80030fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003100:	2b00      	cmp	r3, #0
 8003102:	bf0c      	ite	eq
 8003104:	2301      	moveq	r3, #1
 8003106:	2300      	movne	r3, #0
 8003108:	b2db      	uxtb	r3, r3
 800310a:	e012      	b.n	8003132 <HAL_I2C_Init+0x18e>
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	1e58      	subs	r0, r3, #1
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6859      	ldr	r1, [r3, #4]
 8003114:	460b      	mov	r3, r1
 8003116:	009b      	lsls	r3, r3, #2
 8003118:	440b      	add	r3, r1
 800311a:	0099      	lsls	r1, r3, #2
 800311c:	440b      	add	r3, r1
 800311e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003122:	3301      	adds	r3, #1
 8003124:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003128:	2b00      	cmp	r3, #0
 800312a:	bf0c      	ite	eq
 800312c:	2301      	moveq	r3, #1
 800312e:	2300      	movne	r3, #0
 8003130:	b2db      	uxtb	r3, r3
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <HAL_I2C_Init+0x196>
 8003136:	2301      	movs	r3, #1
 8003138:	e022      	b.n	8003180 <HAL_I2C_Init+0x1dc>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d10e      	bne.n	8003160 <HAL_I2C_Init+0x1bc>
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	1e58      	subs	r0, r3, #1
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6859      	ldr	r1, [r3, #4]
 800314a:	460b      	mov	r3, r1
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	440b      	add	r3, r1
 8003150:	fbb0 f3f3 	udiv	r3, r0, r3
 8003154:	3301      	adds	r3, #1
 8003156:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800315a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800315e:	e00f      	b.n	8003180 <HAL_I2C_Init+0x1dc>
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	1e58      	subs	r0, r3, #1
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6859      	ldr	r1, [r3, #4]
 8003168:	460b      	mov	r3, r1
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	440b      	add	r3, r1
 800316e:	0099      	lsls	r1, r3, #2
 8003170:	440b      	add	r3, r1
 8003172:	fbb0 f3f3 	udiv	r3, r0, r3
 8003176:	3301      	adds	r3, #1
 8003178:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800317c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003180:	6879      	ldr	r1, [r7, #4]
 8003182:	6809      	ldr	r1, [r1, #0]
 8003184:	4313      	orrs	r3, r2
 8003186:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	69da      	ldr	r2, [r3, #28]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6a1b      	ldr	r3, [r3, #32]
 800319a:	431a      	orrs	r2, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	430a      	orrs	r2, r1
 80031a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689b      	ldr	r3, [r3, #8]
 80031aa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80031ae:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	6911      	ldr	r1, [r2, #16]
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	68d2      	ldr	r2, [r2, #12]
 80031ba:	4311      	orrs	r1, r2
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	6812      	ldr	r2, [r2, #0]
 80031c0:	430b      	orrs	r3, r1
 80031c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	695a      	ldr	r2, [r3, #20]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	699b      	ldr	r3, [r3, #24]
 80031d6:	431a      	orrs	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	430a      	orrs	r2, r1
 80031de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f042 0201 	orr.w	r2, r2, #1
 80031ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2220      	movs	r2, #32
 80031fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800320c:	2300      	movs	r3, #0
}
 800320e:	4618      	mov	r0, r3
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	000186a0 	.word	0x000186a0
 800321c:	001e847f 	.word	0x001e847f
 8003220:	003d08ff 	.word	0x003d08ff
 8003224:	431bde83 	.word	0x431bde83
 8003228:	10624dd3 	.word	0x10624dd3

0800322c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b088      	sub	sp, #32
 8003230:	af02      	add	r7, sp, #8
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	4608      	mov	r0, r1
 8003236:	4611      	mov	r1, r2
 8003238:	461a      	mov	r2, r3
 800323a:	4603      	mov	r3, r0
 800323c:	817b      	strh	r3, [r7, #10]
 800323e:	460b      	mov	r3, r1
 8003240:	813b      	strh	r3, [r7, #8]
 8003242:	4613      	mov	r3, r2
 8003244:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003246:	f7fe ffd7 	bl	80021f8 <HAL_GetTick>
 800324a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003252:	b2db      	uxtb	r3, r3
 8003254:	2b20      	cmp	r3, #32
 8003256:	f040 80d9 	bne.w	800340c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	9300      	str	r3, [sp, #0]
 800325e:	2319      	movs	r3, #25
 8003260:	2201      	movs	r2, #1
 8003262:	496d      	ldr	r1, [pc, #436]	@ (8003418 <HAL_I2C_Mem_Write+0x1ec>)
 8003264:	68f8      	ldr	r0, [r7, #12]
 8003266:	f000 fc7f 	bl	8003b68 <I2C_WaitOnFlagUntilTimeout>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d001      	beq.n	8003274 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003270:	2302      	movs	r3, #2
 8003272:	e0cc      	b.n	800340e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800327a:	2b01      	cmp	r3, #1
 800327c:	d101      	bne.n	8003282 <HAL_I2C_Mem_Write+0x56>
 800327e:	2302      	movs	r3, #2
 8003280:	e0c5      	b.n	800340e <HAL_I2C_Mem_Write+0x1e2>
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2201      	movs	r2, #1
 8003286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0301 	and.w	r3, r3, #1
 8003294:	2b01      	cmp	r3, #1
 8003296:	d007      	beq.n	80032a8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f042 0201 	orr.w	r2, r2, #1
 80032a6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	681a      	ldr	r2, [r3, #0]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032b6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2221      	movs	r2, #33	@ 0x21
 80032bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2240      	movs	r2, #64	@ 0x40
 80032c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2200      	movs	r2, #0
 80032cc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	6a3a      	ldr	r2, [r7, #32]
 80032d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80032d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032de:	b29a      	uxth	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	4a4d      	ldr	r2, [pc, #308]	@ (800341c <HAL_I2C_Mem_Write+0x1f0>)
 80032e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80032ea:	88f8      	ldrh	r0, [r7, #6]
 80032ec:	893a      	ldrh	r2, [r7, #8]
 80032ee:	8979      	ldrh	r1, [r7, #10]
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	9301      	str	r3, [sp, #4]
 80032f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032f6:	9300      	str	r3, [sp, #0]
 80032f8:	4603      	mov	r3, r0
 80032fa:	68f8      	ldr	r0, [r7, #12]
 80032fc:	f000 fab6 	bl	800386c <I2C_RequestMemoryWrite>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d052      	beq.n	80033ac <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e081      	b.n	800340e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800330a:	697a      	ldr	r2, [r7, #20]
 800330c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800330e:	68f8      	ldr	r0, [r7, #12]
 8003310:	f000 fd00 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003314:	4603      	mov	r3, r0
 8003316:	2b00      	cmp	r3, #0
 8003318:	d00d      	beq.n	8003336 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331e:	2b04      	cmp	r3, #4
 8003320:	d107      	bne.n	8003332 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003330:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e06b      	b.n	800340e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800333a:	781a      	ldrb	r2, [r3, #0]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003346:	1c5a      	adds	r2, r3, #1
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003350:	3b01      	subs	r3, #1
 8003352:	b29a      	uxth	r2, r3
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800335c:	b29b      	uxth	r3, r3
 800335e:	3b01      	subs	r3, #1
 8003360:	b29a      	uxth	r2, r3
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	695b      	ldr	r3, [r3, #20]
 800336c:	f003 0304 	and.w	r3, r3, #4
 8003370:	2b04      	cmp	r3, #4
 8003372:	d11b      	bne.n	80033ac <HAL_I2C_Mem_Write+0x180>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003378:	2b00      	cmp	r3, #0
 800337a:	d017      	beq.n	80033ac <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003380:	781a      	ldrb	r2, [r3, #0]
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800338c:	1c5a      	adds	r2, r3, #1
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003396:	3b01      	subs	r3, #1
 8003398:	b29a      	uxth	r2, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	3b01      	subs	r3, #1
 80033a6:	b29a      	uxth	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d1aa      	bne.n	800330a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033b8:	68f8      	ldr	r0, [r7, #12]
 80033ba:	f000 fcec 	bl	8003d96 <I2C_WaitOnBTFFlagUntilTimeout>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d00d      	beq.n	80033e0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c8:	2b04      	cmp	r3, #4
 80033ca:	d107      	bne.n	80033dc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033da:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e016      	b.n	800340e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	681a      	ldr	r2, [r3, #0]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2220      	movs	r2, #32
 80033f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003408:	2300      	movs	r3, #0
 800340a:	e000      	b.n	800340e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800340c:	2302      	movs	r3, #2
  }
}
 800340e:	4618      	mov	r0, r3
 8003410:	3718      	adds	r7, #24
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	00100002 	.word	0x00100002
 800341c:	ffff0000 	.word	0xffff0000

08003420 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b08c      	sub	sp, #48	@ 0x30
 8003424:	af02      	add	r7, sp, #8
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	4608      	mov	r0, r1
 800342a:	4611      	mov	r1, r2
 800342c:	461a      	mov	r2, r3
 800342e:	4603      	mov	r3, r0
 8003430:	817b      	strh	r3, [r7, #10]
 8003432:	460b      	mov	r3, r1
 8003434:	813b      	strh	r3, [r7, #8]
 8003436:	4613      	mov	r3, r2
 8003438:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800343a:	f7fe fedd 	bl	80021f8 <HAL_GetTick>
 800343e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003446:	b2db      	uxtb	r3, r3
 8003448:	2b20      	cmp	r3, #32
 800344a:	f040 8208 	bne.w	800385e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800344e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003450:	9300      	str	r3, [sp, #0]
 8003452:	2319      	movs	r3, #25
 8003454:	2201      	movs	r2, #1
 8003456:	497b      	ldr	r1, [pc, #492]	@ (8003644 <HAL_I2C_Mem_Read+0x224>)
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f000 fb85 	bl	8003b68 <I2C_WaitOnFlagUntilTimeout>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003464:	2302      	movs	r3, #2
 8003466:	e1fb      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800346e:	2b01      	cmp	r3, #1
 8003470:	d101      	bne.n	8003476 <HAL_I2C_Mem_Read+0x56>
 8003472:	2302      	movs	r3, #2
 8003474:	e1f4      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2201      	movs	r2, #1
 800347a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0301 	and.w	r3, r3, #1
 8003488:	2b01      	cmp	r3, #1
 800348a:	d007      	beq.n	800349c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	681a      	ldr	r2, [r3, #0]
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f042 0201 	orr.w	r2, r2, #1
 800349a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2222      	movs	r2, #34	@ 0x22
 80034b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2240      	movs	r2, #64	@ 0x40
 80034b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2200      	movs	r2, #0
 80034c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80034cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	4a5b      	ldr	r2, [pc, #364]	@ (8003648 <HAL_I2C_Mem_Read+0x228>)
 80034dc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034de:	88f8      	ldrh	r0, [r7, #6]
 80034e0:	893a      	ldrh	r2, [r7, #8]
 80034e2:	8979      	ldrh	r1, [r7, #10]
 80034e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e6:	9301      	str	r3, [sp, #4]
 80034e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034ea:	9300      	str	r3, [sp, #0]
 80034ec:	4603      	mov	r3, r0
 80034ee:	68f8      	ldr	r0, [r7, #12]
 80034f0:	f000 fa52 	bl	8003998 <I2C_RequestMemoryRead>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e1b0      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003502:	2b00      	cmp	r3, #0
 8003504:	d113      	bne.n	800352e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003506:	2300      	movs	r3, #0
 8003508:	623b      	str	r3, [r7, #32]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	695b      	ldr	r3, [r3, #20]
 8003510:	623b      	str	r3, [r7, #32]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	623b      	str	r3, [r7, #32]
 800351a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800352a:	601a      	str	r2, [r3, #0]
 800352c:	e184      	b.n	8003838 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003532:	2b01      	cmp	r3, #1
 8003534:	d11b      	bne.n	800356e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003544:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003546:	2300      	movs	r3, #0
 8003548:	61fb      	str	r3, [r7, #28]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	695b      	ldr	r3, [r3, #20]
 8003550:	61fb      	str	r3, [r7, #28]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	61fb      	str	r3, [r7, #28]
 800355a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800356a:	601a      	str	r2, [r3, #0]
 800356c:	e164      	b.n	8003838 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003572:	2b02      	cmp	r3, #2
 8003574:	d11b      	bne.n	80035ae <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003584:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003594:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003596:	2300      	movs	r3, #0
 8003598:	61bb      	str	r3, [r7, #24]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	61bb      	str	r3, [r7, #24]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	699b      	ldr	r3, [r3, #24]
 80035a8:	61bb      	str	r3, [r7, #24]
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	e144      	b.n	8003838 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035ae:	2300      	movs	r3, #0
 80035b0:	617b      	str	r3, [r7, #20]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	695b      	ldr	r3, [r3, #20]
 80035b8:	617b      	str	r3, [r7, #20]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	617b      	str	r3, [r7, #20]
 80035c2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80035c4:	e138      	b.n	8003838 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ca:	2b03      	cmp	r3, #3
 80035cc:	f200 80f1 	bhi.w	80037b2 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d123      	bne.n	8003620 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035da:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f000 fc1b 	bl	8003e18 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d001      	beq.n	80035ec <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e139      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	691a      	ldr	r2, [r3, #16]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f6:	b2d2      	uxtb	r2, r2
 80035f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fe:	1c5a      	adds	r2, r3, #1
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003608:	3b01      	subs	r3, #1
 800360a:	b29a      	uxth	r2, r3
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003614:	b29b      	uxth	r3, r3
 8003616:	3b01      	subs	r3, #1
 8003618:	b29a      	uxth	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800361e:	e10b      	b.n	8003838 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003624:	2b02      	cmp	r3, #2
 8003626:	d14e      	bne.n	80036c6 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800362a:	9300      	str	r3, [sp, #0]
 800362c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800362e:	2200      	movs	r2, #0
 8003630:	4906      	ldr	r1, [pc, #24]	@ (800364c <HAL_I2C_Mem_Read+0x22c>)
 8003632:	68f8      	ldr	r0, [r7, #12]
 8003634:	f000 fa98 	bl	8003b68 <I2C_WaitOnFlagUntilTimeout>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d008      	beq.n	8003650 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e10e      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
 8003642:	bf00      	nop
 8003644:	00100002 	.word	0x00100002
 8003648:	ffff0000 	.word	0xffff0000
 800364c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800365e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	691a      	ldr	r2, [r3, #16]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366a:	b2d2      	uxtb	r2, r2
 800366c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003672:	1c5a      	adds	r2, r3, #1
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800367c:	3b01      	subs	r3, #1
 800367e:	b29a      	uxth	r2, r3
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003688:	b29b      	uxth	r3, r3
 800368a:	3b01      	subs	r3, #1
 800368c:	b29a      	uxth	r2, r3
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	691a      	ldr	r2, [r3, #16]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369c:	b2d2      	uxtb	r2, r2
 800369e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a4:	1c5a      	adds	r2, r3, #1
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ae:	3b01      	subs	r3, #1
 80036b0:	b29a      	uxth	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ba:	b29b      	uxth	r3, r3
 80036bc:	3b01      	subs	r3, #1
 80036be:	b29a      	uxth	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80036c4:	e0b8      	b.n	8003838 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036c8:	9300      	str	r3, [sp, #0]
 80036ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036cc:	2200      	movs	r2, #0
 80036ce:	4966      	ldr	r1, [pc, #408]	@ (8003868 <HAL_I2C_Mem_Read+0x448>)
 80036d0:	68f8      	ldr	r0, [r7, #12]
 80036d2:	f000 fa49 	bl	8003b68 <I2C_WaitOnFlagUntilTimeout>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d001      	beq.n	80036e0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e0bf      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	691a      	ldr	r2, [r3, #16]
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036fa:	b2d2      	uxtb	r2, r2
 80036fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003702:	1c5a      	adds	r2, r3, #1
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800370c:	3b01      	subs	r3, #1
 800370e:	b29a      	uxth	r2, r3
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003718:	b29b      	uxth	r3, r3
 800371a:	3b01      	subs	r3, #1
 800371c:	b29a      	uxth	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003724:	9300      	str	r3, [sp, #0]
 8003726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003728:	2200      	movs	r2, #0
 800372a:	494f      	ldr	r1, [pc, #316]	@ (8003868 <HAL_I2C_Mem_Read+0x448>)
 800372c:	68f8      	ldr	r0, [r7, #12]
 800372e:	f000 fa1b 	bl	8003b68 <I2C_WaitOnFlagUntilTimeout>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d001      	beq.n	800373c <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e091      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800374a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	691a      	ldr	r2, [r3, #16]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003756:	b2d2      	uxtb	r2, r2
 8003758:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800375e:	1c5a      	adds	r2, r3, #1
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003768:	3b01      	subs	r3, #1
 800376a:	b29a      	uxth	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003774:	b29b      	uxth	r3, r3
 8003776:	3b01      	subs	r3, #1
 8003778:	b29a      	uxth	r2, r3
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	691a      	ldr	r2, [r3, #16]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003788:	b2d2      	uxtb	r2, r2
 800378a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003790:	1c5a      	adds	r2, r3, #1
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800379a:	3b01      	subs	r3, #1
 800379c:	b29a      	uxth	r2, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	3b01      	subs	r3, #1
 80037aa:	b29a      	uxth	r2, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80037b0:	e042      	b.n	8003838 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037b4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80037b6:	68f8      	ldr	r0, [r7, #12]
 80037b8:	f000 fb2e 	bl	8003e18 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e04c      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	691a      	ldr	r2, [r3, #16]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d0:	b2d2      	uxtb	r2, r2
 80037d2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d8:	1c5a      	adds	r2, r3, #1
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037e2:	3b01      	subs	r3, #1
 80037e4:	b29a      	uxth	r2, r3
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ee:	b29b      	uxth	r3, r3
 80037f0:	3b01      	subs	r3, #1
 80037f2:	b29a      	uxth	r2, r3
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	f003 0304 	and.w	r3, r3, #4
 8003802:	2b04      	cmp	r3, #4
 8003804:	d118      	bne.n	8003838 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	691a      	ldr	r2, [r3, #16]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003810:	b2d2      	uxtb	r2, r2
 8003812:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003818:	1c5a      	adds	r2, r3, #1
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003822:	3b01      	subs	r3, #1
 8003824:	b29a      	uxth	r2, r3
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800382e:	b29b      	uxth	r3, r3
 8003830:	3b01      	subs	r3, #1
 8003832:	b29a      	uxth	r2, r3
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800383c:	2b00      	cmp	r3, #0
 800383e:	f47f aec2 	bne.w	80035c6 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	2220      	movs	r2, #32
 8003846:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800385a:	2300      	movs	r3, #0
 800385c:	e000      	b.n	8003860 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800385e:	2302      	movs	r3, #2
  }
}
 8003860:	4618      	mov	r0, r3
 8003862:	3728      	adds	r7, #40	@ 0x28
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	00010004 	.word	0x00010004

0800386c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b088      	sub	sp, #32
 8003870:	af02      	add	r7, sp, #8
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	4608      	mov	r0, r1
 8003876:	4611      	mov	r1, r2
 8003878:	461a      	mov	r2, r3
 800387a:	4603      	mov	r3, r0
 800387c:	817b      	strh	r3, [r7, #10]
 800387e:	460b      	mov	r3, r1
 8003880:	813b      	strh	r3, [r7, #8]
 8003882:	4613      	mov	r3, r2
 8003884:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681a      	ldr	r2, [r3, #0]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003894:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003898:	9300      	str	r3, [sp, #0]
 800389a:	6a3b      	ldr	r3, [r7, #32]
 800389c:	2200      	movs	r2, #0
 800389e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038a2:	68f8      	ldr	r0, [r7, #12]
 80038a4:	f000 f960 	bl	8003b68 <I2C_WaitOnFlagUntilTimeout>
 80038a8:	4603      	mov	r3, r0
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d00d      	beq.n	80038ca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038bc:	d103      	bne.n	80038c6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038c4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80038c6:	2303      	movs	r3, #3
 80038c8:	e05f      	b.n	800398a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038ca:	897b      	ldrh	r3, [r7, #10]
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	461a      	mov	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80038d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038dc:	6a3a      	ldr	r2, [r7, #32]
 80038de:	492d      	ldr	r1, [pc, #180]	@ (8003994 <I2C_RequestMemoryWrite+0x128>)
 80038e0:	68f8      	ldr	r0, [r7, #12]
 80038e2:	f000 f998 	bl	8003c16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d001      	beq.n	80038f0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e04c      	b.n	800398a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038f0:	2300      	movs	r3, #0
 80038f2:	617b      	str	r3, [r7, #20]
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	617b      	str	r3, [r7, #20]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	699b      	ldr	r3, [r3, #24]
 8003902:	617b      	str	r3, [r7, #20]
 8003904:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003908:	6a39      	ldr	r1, [r7, #32]
 800390a:	68f8      	ldr	r0, [r7, #12]
 800390c:	f000 fa02 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d00d      	beq.n	8003932 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800391a:	2b04      	cmp	r3, #4
 800391c:	d107      	bne.n	800392e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800392c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e02b      	b.n	800398a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003932:	88fb      	ldrh	r3, [r7, #6]
 8003934:	2b01      	cmp	r3, #1
 8003936:	d105      	bne.n	8003944 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003938:	893b      	ldrh	r3, [r7, #8]
 800393a:	b2da      	uxtb	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	611a      	str	r2, [r3, #16]
 8003942:	e021      	b.n	8003988 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003944:	893b      	ldrh	r3, [r7, #8]
 8003946:	0a1b      	lsrs	r3, r3, #8
 8003948:	b29b      	uxth	r3, r3
 800394a:	b2da      	uxtb	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003954:	6a39      	ldr	r1, [r7, #32]
 8003956:	68f8      	ldr	r0, [r7, #12]
 8003958:	f000 f9dc 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d00d      	beq.n	800397e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003966:	2b04      	cmp	r3, #4
 8003968:	d107      	bne.n	800397a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003978:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e005      	b.n	800398a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800397e:	893b      	ldrh	r3, [r7, #8]
 8003980:	b2da      	uxtb	r2, r3
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003988:	2300      	movs	r3, #0
}
 800398a:	4618      	mov	r0, r3
 800398c:	3718      	adds	r7, #24
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	00010002 	.word	0x00010002

08003998 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b088      	sub	sp, #32
 800399c:	af02      	add	r7, sp, #8
 800399e:	60f8      	str	r0, [r7, #12]
 80039a0:	4608      	mov	r0, r1
 80039a2:	4611      	mov	r1, r2
 80039a4:	461a      	mov	r2, r3
 80039a6:	4603      	mov	r3, r0
 80039a8:	817b      	strh	r3, [r7, #10]
 80039aa:	460b      	mov	r3, r1
 80039ac:	813b      	strh	r3, [r7, #8]
 80039ae:	4613      	mov	r3, r2
 80039b0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80039c0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039d4:	9300      	str	r3, [sp, #0]
 80039d6:	6a3b      	ldr	r3, [r7, #32]
 80039d8:	2200      	movs	r2, #0
 80039da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80039de:	68f8      	ldr	r0, [r7, #12]
 80039e0:	f000 f8c2 	bl	8003b68 <I2C_WaitOnFlagUntilTimeout>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00d      	beq.n	8003a06 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039f8:	d103      	bne.n	8003a02 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a00:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a02:	2303      	movs	r3, #3
 8003a04:	e0aa      	b.n	8003b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a06:	897b      	ldrh	r3, [r7, #10]
 8003a08:	b2db      	uxtb	r3, r3
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a14:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a18:	6a3a      	ldr	r2, [r7, #32]
 8003a1a:	4952      	ldr	r1, [pc, #328]	@ (8003b64 <I2C_RequestMemoryRead+0x1cc>)
 8003a1c:	68f8      	ldr	r0, [r7, #12]
 8003a1e:	f000 f8fa 	bl	8003c16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a22:	4603      	mov	r3, r0
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d001      	beq.n	8003a2c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e097      	b.n	8003b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	617b      	str	r3, [r7, #20]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	695b      	ldr	r3, [r3, #20]
 8003a36:	617b      	str	r3, [r7, #20]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	699b      	ldr	r3, [r3, #24]
 8003a3e:	617b      	str	r3, [r7, #20]
 8003a40:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a44:	6a39      	ldr	r1, [r7, #32]
 8003a46:	68f8      	ldr	r0, [r7, #12]
 8003a48:	f000 f964 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a4c:	4603      	mov	r3, r0
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d00d      	beq.n	8003a6e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a56:	2b04      	cmp	r3, #4
 8003a58:	d107      	bne.n	8003a6a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a68:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e076      	b.n	8003b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a6e:	88fb      	ldrh	r3, [r7, #6]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d105      	bne.n	8003a80 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a74:	893b      	ldrh	r3, [r7, #8]
 8003a76:	b2da      	uxtb	r2, r3
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	611a      	str	r2, [r3, #16]
 8003a7e:	e021      	b.n	8003ac4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a80:	893b      	ldrh	r3, [r7, #8]
 8003a82:	0a1b      	lsrs	r3, r3, #8
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	b2da      	uxtb	r2, r3
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a90:	6a39      	ldr	r1, [r7, #32]
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f000 f93e 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00d      	beq.n	8003aba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa2:	2b04      	cmp	r3, #4
 8003aa4:	d107      	bne.n	8003ab6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ab4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e050      	b.n	8003b5c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003aba:	893b      	ldrh	r3, [r7, #8]
 8003abc:	b2da      	uxtb	r2, r3
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ac4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ac6:	6a39      	ldr	r1, [r7, #32]
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f000 f923 	bl	8003d14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00d      	beq.n	8003af0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad8:	2b04      	cmp	r3, #4
 8003ada:	d107      	bne.n	8003aec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003aea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e035      	b.n	8003b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003afe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b02:	9300      	str	r3, [sp, #0]
 8003b04:	6a3b      	ldr	r3, [r7, #32]
 8003b06:	2200      	movs	r2, #0
 8003b08:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b0c:	68f8      	ldr	r0, [r7, #12]
 8003b0e:	f000 f82b 	bl	8003b68 <I2C_WaitOnFlagUntilTimeout>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d00d      	beq.n	8003b34 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b26:	d103      	bne.n	8003b30 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b2e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b30:	2303      	movs	r3, #3
 8003b32:	e013      	b.n	8003b5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003b34:	897b      	ldrh	r3, [r7, #10]
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	f043 0301 	orr.w	r3, r3, #1
 8003b3c:	b2da      	uxtb	r2, r3
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b46:	6a3a      	ldr	r2, [r7, #32]
 8003b48:	4906      	ldr	r1, [pc, #24]	@ (8003b64 <I2C_RequestMemoryRead+0x1cc>)
 8003b4a:	68f8      	ldr	r0, [r7, #12]
 8003b4c:	f000 f863 	bl	8003c16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b50:	4603      	mov	r3, r0
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e000      	b.n	8003b5c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003b5a:	2300      	movs	r3, #0
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3718      	adds	r7, #24
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	00010002 	.word	0x00010002

08003b68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	60f8      	str	r0, [r7, #12]
 8003b70:	60b9      	str	r1, [r7, #8]
 8003b72:	603b      	str	r3, [r7, #0]
 8003b74:	4613      	mov	r3, r2
 8003b76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b78:	e025      	b.n	8003bc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b80:	d021      	beq.n	8003bc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b82:	f7fe fb39 	bl	80021f8 <HAL_GetTick>
 8003b86:	4602      	mov	r2, r0
 8003b88:	69bb      	ldr	r3, [r7, #24]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	683a      	ldr	r2, [r7, #0]
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d302      	bcc.n	8003b98 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d116      	bne.n	8003bc6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2220      	movs	r2, #32
 8003ba2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb2:	f043 0220 	orr.w	r2, r3, #32
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e023      	b.n	8003c0e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	0c1b      	lsrs	r3, r3, #16
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d10d      	bne.n	8003bec <I2C_WaitOnFlagUntilTimeout+0x84>
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	43da      	mvns	r2, r3
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	4013      	ands	r3, r2
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	bf0c      	ite	eq
 8003be2:	2301      	moveq	r3, #1
 8003be4:	2300      	movne	r3, #0
 8003be6:	b2db      	uxtb	r3, r3
 8003be8:	461a      	mov	r2, r3
 8003bea:	e00c      	b.n	8003c06 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	699b      	ldr	r3, [r3, #24]
 8003bf2:	43da      	mvns	r2, r3
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	4013      	ands	r3, r2
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	bf0c      	ite	eq
 8003bfe:	2301      	moveq	r3, #1
 8003c00:	2300      	movne	r3, #0
 8003c02:	b2db      	uxtb	r3, r3
 8003c04:	461a      	mov	r2, r3
 8003c06:	79fb      	ldrb	r3, [r7, #7]
 8003c08:	429a      	cmp	r2, r3
 8003c0a:	d0b6      	beq.n	8003b7a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3710      	adds	r7, #16
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}

08003c16 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c16:	b580      	push	{r7, lr}
 8003c18:	b084      	sub	sp, #16
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	60f8      	str	r0, [r7, #12]
 8003c1e:	60b9      	str	r1, [r7, #8]
 8003c20:	607a      	str	r2, [r7, #4]
 8003c22:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c24:	e051      	b.n	8003cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	695b      	ldr	r3, [r3, #20]
 8003c2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c34:	d123      	bne.n	8003c7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c44:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c4e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2200      	movs	r2, #0
 8003c54:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2220      	movs	r2, #32
 8003c5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6a:	f043 0204 	orr.w	r2, r3, #4
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e046      	b.n	8003d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c84:	d021      	beq.n	8003cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c86:	f7fe fab7 	bl	80021f8 <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d302      	bcc.n	8003c9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d116      	bne.n	8003cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2220      	movs	r2, #32
 8003ca6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2200      	movs	r2, #0
 8003cae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb6:	f043 0220 	orr.w	r2, r3, #32
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e020      	b.n	8003d0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cca:	68bb      	ldr	r3, [r7, #8]
 8003ccc:	0c1b      	lsrs	r3, r3, #16
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d10c      	bne.n	8003cee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	43da      	mvns	r2, r3
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	4013      	ands	r3, r2
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	bf14      	ite	ne
 8003ce6:	2301      	movne	r3, #1
 8003ce8:	2300      	moveq	r3, #0
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	e00b      	b.n	8003d06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	43da      	mvns	r2, r3
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	bf14      	ite	ne
 8003d00:	2301      	movne	r3, #1
 8003d02:	2300      	moveq	r3, #0
 8003d04:	b2db      	uxtb	r3, r3
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d18d      	bne.n	8003c26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003d0a:	2300      	movs	r3, #0
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3710      	adds	r7, #16
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	60b9      	str	r1, [r7, #8]
 8003d1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d20:	e02d      	b.n	8003d7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d22:	68f8      	ldr	r0, [r7, #12]
 8003d24:	f000 f8ce 	bl	8003ec4 <I2C_IsAcknowledgeFailed>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d001      	beq.n	8003d32 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e02d      	b.n	8003d8e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d38:	d021      	beq.n	8003d7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d3a:	f7fe fa5d 	bl	80021f8 <HAL_GetTick>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	68ba      	ldr	r2, [r7, #8]
 8003d46:	429a      	cmp	r2, r3
 8003d48:	d302      	bcc.n	8003d50 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d116      	bne.n	8003d7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2200      	movs	r2, #0
 8003d54:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2220      	movs	r2, #32
 8003d5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6a:	f043 0220 	orr.w	r2, r3, #32
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e007      	b.n	8003d8e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	695b      	ldr	r3, [r3, #20]
 8003d84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d88:	2b80      	cmp	r3, #128	@ 0x80
 8003d8a:	d1ca      	bne.n	8003d22 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d8c:	2300      	movs	r3, #0
}
 8003d8e:	4618      	mov	r0, r3
 8003d90:	3710      	adds	r7, #16
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}

08003d96 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d96:	b580      	push	{r7, lr}
 8003d98:	b084      	sub	sp, #16
 8003d9a:	af00      	add	r7, sp, #0
 8003d9c:	60f8      	str	r0, [r7, #12]
 8003d9e:	60b9      	str	r1, [r7, #8]
 8003da0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003da2:	e02d      	b.n	8003e00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f000 f88d 	bl	8003ec4 <I2C_IsAcknowledgeFailed>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d001      	beq.n	8003db4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e02d      	b.n	8003e10 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dba:	d021      	beq.n	8003e00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dbc:	f7fe fa1c 	bl	80021f8 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	68ba      	ldr	r2, [r7, #8]
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d302      	bcc.n	8003dd2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d116      	bne.n	8003e00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2220      	movs	r2, #32
 8003ddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2200      	movs	r2, #0
 8003de4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dec:	f043 0220 	orr.w	r2, r3, #32
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	e007      	b.n	8003e10 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	695b      	ldr	r3, [r3, #20]
 8003e06:	f003 0304 	and.w	r3, r3, #4
 8003e0a:	2b04      	cmp	r3, #4
 8003e0c:	d1ca      	bne.n	8003da4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3710      	adds	r7, #16
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}

08003e18 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e24:	e042      	b.n	8003eac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	695b      	ldr	r3, [r3, #20]
 8003e2c:	f003 0310 	and.w	r3, r3, #16
 8003e30:	2b10      	cmp	r3, #16
 8003e32:	d119      	bne.n	8003e68 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f06f 0210 	mvn.w	r2, #16
 8003e3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2200      	movs	r2, #0
 8003e42:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2220      	movs	r2, #32
 8003e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e029      	b.n	8003ebc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e68:	f7fe f9c6 	bl	80021f8 <HAL_GetTick>
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	1ad3      	subs	r3, r2, r3
 8003e72:	68ba      	ldr	r2, [r7, #8]
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d302      	bcc.n	8003e7e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d116      	bne.n	8003eac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2220      	movs	r2, #32
 8003e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e98:	f043 0220 	orr.w	r2, r3, #32
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e007      	b.n	8003ebc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	695b      	ldr	r3, [r3, #20]
 8003eb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003eb6:	2b40      	cmp	r3, #64	@ 0x40
 8003eb8:	d1b5      	bne.n	8003e26 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003eba:	2300      	movs	r3, #0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3710      	adds	r7, #16
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	695b      	ldr	r3, [r3, #20]
 8003ed2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ed6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eda:	d11b      	bne.n	8003f14 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ee4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2220      	movs	r2, #32
 8003ef0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f00:	f043 0204 	orr.w	r2, r3, #4
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e000      	b.n	8003f16 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	370c      	adds	r7, #12
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
	...

08003f24 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d101      	bne.n	8003f36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e267      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0301 	and.w	r3, r3, #1
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d075      	beq.n	800402e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f42:	4b88      	ldr	r3, [pc, #544]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	f003 030c 	and.w	r3, r3, #12
 8003f4a:	2b04      	cmp	r3, #4
 8003f4c:	d00c      	beq.n	8003f68 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f4e:	4b85      	ldr	r3, [pc, #532]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f56:	2b08      	cmp	r3, #8
 8003f58:	d112      	bne.n	8003f80 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f5a:	4b82      	ldr	r3, [pc, #520]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f66:	d10b      	bne.n	8003f80 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f68:	4b7e      	ldr	r3, [pc, #504]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d05b      	beq.n	800402c <HAL_RCC_OscConfig+0x108>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d157      	bne.n	800402c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e242      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f88:	d106      	bne.n	8003f98 <HAL_RCC_OscConfig+0x74>
 8003f8a:	4b76      	ldr	r3, [pc, #472]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a75      	ldr	r2, [pc, #468]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8003f90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f94:	6013      	str	r3, [r2, #0]
 8003f96:	e01d      	b.n	8003fd4 <HAL_RCC_OscConfig+0xb0>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fa0:	d10c      	bne.n	8003fbc <HAL_RCC_OscConfig+0x98>
 8003fa2:	4b70      	ldr	r3, [pc, #448]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a6f      	ldr	r2, [pc, #444]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8003fa8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003fac:	6013      	str	r3, [r2, #0]
 8003fae:	4b6d      	ldr	r3, [pc, #436]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a6c      	ldr	r2, [pc, #432]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8003fb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fb8:	6013      	str	r3, [r2, #0]
 8003fba:	e00b      	b.n	8003fd4 <HAL_RCC_OscConfig+0xb0>
 8003fbc:	4b69      	ldr	r3, [pc, #420]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a68      	ldr	r2, [pc, #416]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8003fc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fc6:	6013      	str	r3, [r2, #0]
 8003fc8:	4b66      	ldr	r3, [pc, #408]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a65      	ldr	r2, [pc, #404]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8003fce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d013      	beq.n	8004004 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fdc:	f7fe f90c 	bl	80021f8 <HAL_GetTick>
 8003fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fe2:	e008      	b.n	8003ff6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003fe4:	f7fe f908 	bl	80021f8 <HAL_GetTick>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	2b64      	cmp	r3, #100	@ 0x64
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e207      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ff6:	4b5b      	ldr	r3, [pc, #364]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d0f0      	beq.n	8003fe4 <HAL_RCC_OscConfig+0xc0>
 8004002:	e014      	b.n	800402e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004004:	f7fe f8f8 	bl	80021f8 <HAL_GetTick>
 8004008:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800400a:	e008      	b.n	800401e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800400c:	f7fe f8f4 	bl	80021f8 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	2b64      	cmp	r3, #100	@ 0x64
 8004018:	d901      	bls.n	800401e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e1f3      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800401e:	4b51      	ldr	r3, [pc, #324]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1f0      	bne.n	800400c <HAL_RCC_OscConfig+0xe8>
 800402a:	e000      	b.n	800402e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800402c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0302 	and.w	r3, r3, #2
 8004036:	2b00      	cmp	r3, #0
 8004038:	d063      	beq.n	8004102 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800403a:	4b4a      	ldr	r3, [pc, #296]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	f003 030c 	and.w	r3, r3, #12
 8004042:	2b00      	cmp	r3, #0
 8004044:	d00b      	beq.n	800405e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004046:	4b47      	ldr	r3, [pc, #284]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800404e:	2b08      	cmp	r3, #8
 8004050:	d11c      	bne.n	800408c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004052:	4b44      	ldr	r3, [pc, #272]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d116      	bne.n	800408c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800405e:	4b41      	ldr	r3, [pc, #260]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d005      	beq.n	8004076 <HAL_RCC_OscConfig+0x152>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	2b01      	cmp	r3, #1
 8004070:	d001      	beq.n	8004076 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e1c7      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004076:	4b3b      	ldr	r3, [pc, #236]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	691b      	ldr	r3, [r3, #16]
 8004082:	00db      	lsls	r3, r3, #3
 8004084:	4937      	ldr	r1, [pc, #220]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8004086:	4313      	orrs	r3, r2
 8004088:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800408a:	e03a      	b.n	8004102 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d020      	beq.n	80040d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004094:	4b34      	ldr	r3, [pc, #208]	@ (8004168 <HAL_RCC_OscConfig+0x244>)
 8004096:	2201      	movs	r2, #1
 8004098:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800409a:	f7fe f8ad 	bl	80021f8 <HAL_GetTick>
 800409e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040a0:	e008      	b.n	80040b4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040a2:	f7fe f8a9 	bl	80021f8 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d901      	bls.n	80040b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	e1a8      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040b4:	4b2b      	ldr	r3, [pc, #172]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0302 	and.w	r3, r3, #2
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d0f0      	beq.n	80040a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040c0:	4b28      	ldr	r3, [pc, #160]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	691b      	ldr	r3, [r3, #16]
 80040cc:	00db      	lsls	r3, r3, #3
 80040ce:	4925      	ldr	r1, [pc, #148]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 80040d0:	4313      	orrs	r3, r2
 80040d2:	600b      	str	r3, [r1, #0]
 80040d4:	e015      	b.n	8004102 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040d6:	4b24      	ldr	r3, [pc, #144]	@ (8004168 <HAL_RCC_OscConfig+0x244>)
 80040d8:	2200      	movs	r2, #0
 80040da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040dc:	f7fe f88c 	bl	80021f8 <HAL_GetTick>
 80040e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040e2:	e008      	b.n	80040f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040e4:	f7fe f888 	bl	80021f8 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e187      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040f6:	4b1b      	ldr	r3, [pc, #108]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1f0      	bne.n	80040e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0308 	and.w	r3, r3, #8
 800410a:	2b00      	cmp	r3, #0
 800410c:	d036      	beq.n	800417c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d016      	beq.n	8004144 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004116:	4b15      	ldr	r3, [pc, #84]	@ (800416c <HAL_RCC_OscConfig+0x248>)
 8004118:	2201      	movs	r2, #1
 800411a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800411c:	f7fe f86c 	bl	80021f8 <HAL_GetTick>
 8004120:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004122:	e008      	b.n	8004136 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004124:	f7fe f868 	bl	80021f8 <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	2b02      	cmp	r3, #2
 8004130:	d901      	bls.n	8004136 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e167      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004136:	4b0b      	ldr	r3, [pc, #44]	@ (8004164 <HAL_RCC_OscConfig+0x240>)
 8004138:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800413a:	f003 0302 	and.w	r3, r3, #2
 800413e:	2b00      	cmp	r3, #0
 8004140:	d0f0      	beq.n	8004124 <HAL_RCC_OscConfig+0x200>
 8004142:	e01b      	b.n	800417c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004144:	4b09      	ldr	r3, [pc, #36]	@ (800416c <HAL_RCC_OscConfig+0x248>)
 8004146:	2200      	movs	r2, #0
 8004148:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800414a:	f7fe f855 	bl	80021f8 <HAL_GetTick>
 800414e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004150:	e00e      	b.n	8004170 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004152:	f7fe f851 	bl	80021f8 <HAL_GetTick>
 8004156:	4602      	mov	r2, r0
 8004158:	693b      	ldr	r3, [r7, #16]
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	2b02      	cmp	r3, #2
 800415e:	d907      	bls.n	8004170 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004160:	2303      	movs	r3, #3
 8004162:	e150      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
 8004164:	40023800 	.word	0x40023800
 8004168:	42470000 	.word	0x42470000
 800416c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004170:	4b88      	ldr	r3, [pc, #544]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 8004172:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004174:	f003 0302 	and.w	r3, r3, #2
 8004178:	2b00      	cmp	r3, #0
 800417a:	d1ea      	bne.n	8004152 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0304 	and.w	r3, r3, #4
 8004184:	2b00      	cmp	r3, #0
 8004186:	f000 8097 	beq.w	80042b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800418a:	2300      	movs	r3, #0
 800418c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800418e:	4b81      	ldr	r3, [pc, #516]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 8004190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004196:	2b00      	cmp	r3, #0
 8004198:	d10f      	bne.n	80041ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800419a:	2300      	movs	r3, #0
 800419c:	60bb      	str	r3, [r7, #8]
 800419e:	4b7d      	ldr	r3, [pc, #500]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 80041a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a2:	4a7c      	ldr	r2, [pc, #496]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 80041a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80041aa:	4b7a      	ldr	r3, [pc, #488]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 80041ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041b2:	60bb      	str	r3, [r7, #8]
 80041b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041b6:	2301      	movs	r3, #1
 80041b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ba:	4b77      	ldr	r3, [pc, #476]	@ (8004398 <HAL_RCC_OscConfig+0x474>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d118      	bne.n	80041f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041c6:	4b74      	ldr	r3, [pc, #464]	@ (8004398 <HAL_RCC_OscConfig+0x474>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a73      	ldr	r2, [pc, #460]	@ (8004398 <HAL_RCC_OscConfig+0x474>)
 80041cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041d2:	f7fe f811 	bl	80021f8 <HAL_GetTick>
 80041d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041d8:	e008      	b.n	80041ec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041da:	f7fe f80d 	bl	80021f8 <HAL_GetTick>
 80041de:	4602      	mov	r2, r0
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	1ad3      	subs	r3, r2, r3
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d901      	bls.n	80041ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80041e8:	2303      	movs	r3, #3
 80041ea:	e10c      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ec:	4b6a      	ldr	r3, [pc, #424]	@ (8004398 <HAL_RCC_OscConfig+0x474>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d0f0      	beq.n	80041da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d106      	bne.n	800420e <HAL_RCC_OscConfig+0x2ea>
 8004200:	4b64      	ldr	r3, [pc, #400]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 8004202:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004204:	4a63      	ldr	r2, [pc, #396]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 8004206:	f043 0301 	orr.w	r3, r3, #1
 800420a:	6713      	str	r3, [r2, #112]	@ 0x70
 800420c:	e01c      	b.n	8004248 <HAL_RCC_OscConfig+0x324>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	689b      	ldr	r3, [r3, #8]
 8004212:	2b05      	cmp	r3, #5
 8004214:	d10c      	bne.n	8004230 <HAL_RCC_OscConfig+0x30c>
 8004216:	4b5f      	ldr	r3, [pc, #380]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 8004218:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800421a:	4a5e      	ldr	r2, [pc, #376]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 800421c:	f043 0304 	orr.w	r3, r3, #4
 8004220:	6713      	str	r3, [r2, #112]	@ 0x70
 8004222:	4b5c      	ldr	r3, [pc, #368]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 8004224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004226:	4a5b      	ldr	r2, [pc, #364]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 8004228:	f043 0301 	orr.w	r3, r3, #1
 800422c:	6713      	str	r3, [r2, #112]	@ 0x70
 800422e:	e00b      	b.n	8004248 <HAL_RCC_OscConfig+0x324>
 8004230:	4b58      	ldr	r3, [pc, #352]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 8004232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004234:	4a57      	ldr	r2, [pc, #348]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 8004236:	f023 0301 	bic.w	r3, r3, #1
 800423a:	6713      	str	r3, [r2, #112]	@ 0x70
 800423c:	4b55      	ldr	r3, [pc, #340]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 800423e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004240:	4a54      	ldr	r2, [pc, #336]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 8004242:	f023 0304 	bic.w	r3, r3, #4
 8004246:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d015      	beq.n	800427c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004250:	f7fd ffd2 	bl	80021f8 <HAL_GetTick>
 8004254:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004256:	e00a      	b.n	800426e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004258:	f7fd ffce 	bl	80021f8 <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004266:	4293      	cmp	r3, r2
 8004268:	d901      	bls.n	800426e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e0cb      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800426e:	4b49      	ldr	r3, [pc, #292]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 8004270:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004272:	f003 0302 	and.w	r3, r3, #2
 8004276:	2b00      	cmp	r3, #0
 8004278:	d0ee      	beq.n	8004258 <HAL_RCC_OscConfig+0x334>
 800427a:	e014      	b.n	80042a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800427c:	f7fd ffbc 	bl	80021f8 <HAL_GetTick>
 8004280:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004282:	e00a      	b.n	800429a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004284:	f7fd ffb8 	bl	80021f8 <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	693b      	ldr	r3, [r7, #16]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004292:	4293      	cmp	r3, r2
 8004294:	d901      	bls.n	800429a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	e0b5      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800429a:	4b3e      	ldr	r3, [pc, #248]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 800429c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800429e:	f003 0302 	and.w	r3, r3, #2
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d1ee      	bne.n	8004284 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042a6:	7dfb      	ldrb	r3, [r7, #23]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d105      	bne.n	80042b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042ac:	4b39      	ldr	r3, [pc, #228]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 80042ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b0:	4a38      	ldr	r2, [pc, #224]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 80042b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042b6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	699b      	ldr	r3, [r3, #24]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	f000 80a1 	beq.w	8004404 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042c2:	4b34      	ldr	r3, [pc, #208]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	f003 030c 	and.w	r3, r3, #12
 80042ca:	2b08      	cmp	r3, #8
 80042cc:	d05c      	beq.n	8004388 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	699b      	ldr	r3, [r3, #24]
 80042d2:	2b02      	cmp	r3, #2
 80042d4:	d141      	bne.n	800435a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042d6:	4b31      	ldr	r3, [pc, #196]	@ (800439c <HAL_RCC_OscConfig+0x478>)
 80042d8:	2200      	movs	r2, #0
 80042da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042dc:	f7fd ff8c 	bl	80021f8 <HAL_GetTick>
 80042e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042e2:	e008      	b.n	80042f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042e4:	f7fd ff88 	bl	80021f8 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d901      	bls.n	80042f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	e087      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042f6:	4b27      	ldr	r3, [pc, #156]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d1f0      	bne.n	80042e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	69da      	ldr	r2, [r3, #28]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a1b      	ldr	r3, [r3, #32]
 800430a:	431a      	orrs	r2, r3
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004310:	019b      	lsls	r3, r3, #6
 8004312:	431a      	orrs	r2, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004318:	085b      	lsrs	r3, r3, #1
 800431a:	3b01      	subs	r3, #1
 800431c:	041b      	lsls	r3, r3, #16
 800431e:	431a      	orrs	r2, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004324:	061b      	lsls	r3, r3, #24
 8004326:	491b      	ldr	r1, [pc, #108]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 8004328:	4313      	orrs	r3, r2
 800432a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800432c:	4b1b      	ldr	r3, [pc, #108]	@ (800439c <HAL_RCC_OscConfig+0x478>)
 800432e:	2201      	movs	r2, #1
 8004330:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004332:	f7fd ff61 	bl	80021f8 <HAL_GetTick>
 8004336:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004338:	e008      	b.n	800434c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800433a:	f7fd ff5d 	bl	80021f8 <HAL_GetTick>
 800433e:	4602      	mov	r2, r0
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	2b02      	cmp	r3, #2
 8004346:	d901      	bls.n	800434c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004348:	2303      	movs	r3, #3
 800434a:	e05c      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800434c:	4b11      	ldr	r3, [pc, #68]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004354:	2b00      	cmp	r3, #0
 8004356:	d0f0      	beq.n	800433a <HAL_RCC_OscConfig+0x416>
 8004358:	e054      	b.n	8004404 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800435a:	4b10      	ldr	r3, [pc, #64]	@ (800439c <HAL_RCC_OscConfig+0x478>)
 800435c:	2200      	movs	r2, #0
 800435e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004360:	f7fd ff4a 	bl	80021f8 <HAL_GetTick>
 8004364:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004366:	e008      	b.n	800437a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004368:	f7fd ff46 	bl	80021f8 <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	2b02      	cmp	r3, #2
 8004374:	d901      	bls.n	800437a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e045      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800437a:	4b06      	ldr	r3, [pc, #24]	@ (8004394 <HAL_RCC_OscConfig+0x470>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d1f0      	bne.n	8004368 <HAL_RCC_OscConfig+0x444>
 8004386:	e03d      	b.n	8004404 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	699b      	ldr	r3, [r3, #24]
 800438c:	2b01      	cmp	r3, #1
 800438e:	d107      	bne.n	80043a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e038      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
 8004394:	40023800 	.word	0x40023800
 8004398:	40007000 	.word	0x40007000
 800439c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043a0:	4b1b      	ldr	r3, [pc, #108]	@ (8004410 <HAL_RCC_OscConfig+0x4ec>)
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	699b      	ldr	r3, [r3, #24]
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d028      	beq.n	8004400 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d121      	bne.n	8004400 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d11a      	bne.n	8004400 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043ca:	68fa      	ldr	r2, [r7, #12]
 80043cc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80043d0:	4013      	ands	r3, r2
 80043d2:	687a      	ldr	r2, [r7, #4]
 80043d4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80043d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043d8:	4293      	cmp	r3, r2
 80043da:	d111      	bne.n	8004400 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e6:	085b      	lsrs	r3, r3, #1
 80043e8:	3b01      	subs	r3, #1
 80043ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d107      	bne.n	8004400 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043fc:	429a      	cmp	r2, r3
 80043fe:	d001      	beq.n	8004404 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	e000      	b.n	8004406 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3718      	adds	r7, #24
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	40023800 	.word	0x40023800

08004414 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b084      	sub	sp, #16
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d101      	bne.n	8004428 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e0cc      	b.n	80045c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004428:	4b68      	ldr	r3, [pc, #416]	@ (80045cc <HAL_RCC_ClockConfig+0x1b8>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 0307 	and.w	r3, r3, #7
 8004430:	683a      	ldr	r2, [r7, #0]
 8004432:	429a      	cmp	r2, r3
 8004434:	d90c      	bls.n	8004450 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004436:	4b65      	ldr	r3, [pc, #404]	@ (80045cc <HAL_RCC_ClockConfig+0x1b8>)
 8004438:	683a      	ldr	r2, [r7, #0]
 800443a:	b2d2      	uxtb	r2, r2
 800443c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800443e:	4b63      	ldr	r3, [pc, #396]	@ (80045cc <HAL_RCC_ClockConfig+0x1b8>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 0307 	and.w	r3, r3, #7
 8004446:	683a      	ldr	r2, [r7, #0]
 8004448:	429a      	cmp	r2, r3
 800444a:	d001      	beq.n	8004450 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e0b8      	b.n	80045c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0302 	and.w	r3, r3, #2
 8004458:	2b00      	cmp	r3, #0
 800445a:	d020      	beq.n	800449e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0304 	and.w	r3, r3, #4
 8004464:	2b00      	cmp	r3, #0
 8004466:	d005      	beq.n	8004474 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004468:	4b59      	ldr	r3, [pc, #356]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	4a58      	ldr	r2, [pc, #352]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 800446e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004472:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0308 	and.w	r3, r3, #8
 800447c:	2b00      	cmp	r3, #0
 800447e:	d005      	beq.n	800448c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004480:	4b53      	ldr	r3, [pc, #332]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	4a52      	ldr	r2, [pc, #328]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004486:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800448a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800448c:	4b50      	ldr	r3, [pc, #320]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	494d      	ldr	r1, [pc, #308]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 800449a:	4313      	orrs	r3, r2
 800449c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0301 	and.w	r3, r3, #1
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d044      	beq.n	8004534 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d107      	bne.n	80044c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044b2:	4b47      	ldr	r3, [pc, #284]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d119      	bne.n	80044f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e07f      	b.n	80045c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d003      	beq.n	80044d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044ce:	2b03      	cmp	r3, #3
 80044d0:	d107      	bne.n	80044e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044d2:	4b3f      	ldr	r3, [pc, #252]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d109      	bne.n	80044f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044de:	2301      	movs	r3, #1
 80044e0:	e06f      	b.n	80045c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044e2:	4b3b      	ldr	r3, [pc, #236]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0302 	and.w	r3, r3, #2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d101      	bne.n	80044f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e067      	b.n	80045c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044f2:	4b37      	ldr	r3, [pc, #220]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f023 0203 	bic.w	r2, r3, #3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	4934      	ldr	r1, [pc, #208]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004500:	4313      	orrs	r3, r2
 8004502:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004504:	f7fd fe78 	bl	80021f8 <HAL_GetTick>
 8004508:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800450a:	e00a      	b.n	8004522 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800450c:	f7fd fe74 	bl	80021f8 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	f241 3288 	movw	r2, #5000	@ 0x1388
 800451a:	4293      	cmp	r3, r2
 800451c:	d901      	bls.n	8004522 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e04f      	b.n	80045c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004522:	4b2b      	ldr	r3, [pc, #172]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f003 020c 	and.w	r2, r3, #12
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	429a      	cmp	r2, r3
 8004532:	d1eb      	bne.n	800450c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004534:	4b25      	ldr	r3, [pc, #148]	@ (80045cc <HAL_RCC_ClockConfig+0x1b8>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0307 	and.w	r3, r3, #7
 800453c:	683a      	ldr	r2, [r7, #0]
 800453e:	429a      	cmp	r2, r3
 8004540:	d20c      	bcs.n	800455c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004542:	4b22      	ldr	r3, [pc, #136]	@ (80045cc <HAL_RCC_ClockConfig+0x1b8>)
 8004544:	683a      	ldr	r2, [r7, #0]
 8004546:	b2d2      	uxtb	r2, r2
 8004548:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800454a:	4b20      	ldr	r3, [pc, #128]	@ (80045cc <HAL_RCC_ClockConfig+0x1b8>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0307 	and.w	r3, r3, #7
 8004552:	683a      	ldr	r2, [r7, #0]
 8004554:	429a      	cmp	r2, r3
 8004556:	d001      	beq.n	800455c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e032      	b.n	80045c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0304 	and.w	r3, r3, #4
 8004564:	2b00      	cmp	r3, #0
 8004566:	d008      	beq.n	800457a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004568:	4b19      	ldr	r3, [pc, #100]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	4916      	ldr	r1, [pc, #88]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004576:	4313      	orrs	r3, r2
 8004578:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0308 	and.w	r3, r3, #8
 8004582:	2b00      	cmp	r3, #0
 8004584:	d009      	beq.n	800459a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004586:	4b12      	ldr	r3, [pc, #72]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	691b      	ldr	r3, [r3, #16]
 8004592:	00db      	lsls	r3, r3, #3
 8004594:	490e      	ldr	r1, [pc, #56]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 8004596:	4313      	orrs	r3, r2
 8004598:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800459a:	f000 f821 	bl	80045e0 <HAL_RCC_GetSysClockFreq>
 800459e:	4602      	mov	r2, r0
 80045a0:	4b0b      	ldr	r3, [pc, #44]	@ (80045d0 <HAL_RCC_ClockConfig+0x1bc>)
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	091b      	lsrs	r3, r3, #4
 80045a6:	f003 030f 	and.w	r3, r3, #15
 80045aa:	490a      	ldr	r1, [pc, #40]	@ (80045d4 <HAL_RCC_ClockConfig+0x1c0>)
 80045ac:	5ccb      	ldrb	r3, [r1, r3]
 80045ae:	fa22 f303 	lsr.w	r3, r2, r3
 80045b2:	4a09      	ldr	r2, [pc, #36]	@ (80045d8 <HAL_RCC_ClockConfig+0x1c4>)
 80045b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80045b6:	4b09      	ldr	r3, [pc, #36]	@ (80045dc <HAL_RCC_ClockConfig+0x1c8>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4618      	mov	r0, r3
 80045bc:	f7fd fdd8 	bl	8002170 <HAL_InitTick>

  return HAL_OK;
 80045c0:	2300      	movs	r3, #0
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3710      	adds	r7, #16
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}
 80045ca:	bf00      	nop
 80045cc:	40023c00 	.word	0x40023c00
 80045d0:	40023800 	.word	0x40023800
 80045d4:	0800c6f8 	.word	0x0800c6f8
 80045d8:	20000000 	.word	0x20000000
 80045dc:	20000004 	.word	0x20000004

080045e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045e4:	b094      	sub	sp, #80	@ 0x50
 80045e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80045e8:	2300      	movs	r3, #0
 80045ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80045ec:	2300      	movs	r3, #0
 80045ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045f0:	2300      	movs	r3, #0
 80045f2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80045f4:	2300      	movs	r3, #0
 80045f6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045f8:	4b79      	ldr	r3, [pc, #484]	@ (80047e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	f003 030c 	and.w	r3, r3, #12
 8004600:	2b08      	cmp	r3, #8
 8004602:	d00d      	beq.n	8004620 <HAL_RCC_GetSysClockFreq+0x40>
 8004604:	2b08      	cmp	r3, #8
 8004606:	f200 80e1 	bhi.w	80047cc <HAL_RCC_GetSysClockFreq+0x1ec>
 800460a:	2b00      	cmp	r3, #0
 800460c:	d002      	beq.n	8004614 <HAL_RCC_GetSysClockFreq+0x34>
 800460e:	2b04      	cmp	r3, #4
 8004610:	d003      	beq.n	800461a <HAL_RCC_GetSysClockFreq+0x3a>
 8004612:	e0db      	b.n	80047cc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004614:	4b73      	ldr	r3, [pc, #460]	@ (80047e4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004616:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8004618:	e0db      	b.n	80047d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800461a:	4b73      	ldr	r3, [pc, #460]	@ (80047e8 <HAL_RCC_GetSysClockFreq+0x208>)
 800461c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800461e:	e0d8      	b.n	80047d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004620:	4b6f      	ldr	r3, [pc, #444]	@ (80047e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004628:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800462a:	4b6d      	ldr	r3, [pc, #436]	@ (80047e0 <HAL_RCC_GetSysClockFreq+0x200>)
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d063      	beq.n	80046fe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004636:	4b6a      	ldr	r3, [pc, #424]	@ (80047e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	099b      	lsrs	r3, r3, #6
 800463c:	2200      	movs	r2, #0
 800463e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004640:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004644:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004648:	633b      	str	r3, [r7, #48]	@ 0x30
 800464a:	2300      	movs	r3, #0
 800464c:	637b      	str	r3, [r7, #52]	@ 0x34
 800464e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004652:	4622      	mov	r2, r4
 8004654:	462b      	mov	r3, r5
 8004656:	f04f 0000 	mov.w	r0, #0
 800465a:	f04f 0100 	mov.w	r1, #0
 800465e:	0159      	lsls	r1, r3, #5
 8004660:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004664:	0150      	lsls	r0, r2, #5
 8004666:	4602      	mov	r2, r0
 8004668:	460b      	mov	r3, r1
 800466a:	4621      	mov	r1, r4
 800466c:	1a51      	subs	r1, r2, r1
 800466e:	6139      	str	r1, [r7, #16]
 8004670:	4629      	mov	r1, r5
 8004672:	eb63 0301 	sbc.w	r3, r3, r1
 8004676:	617b      	str	r3, [r7, #20]
 8004678:	f04f 0200 	mov.w	r2, #0
 800467c:	f04f 0300 	mov.w	r3, #0
 8004680:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004684:	4659      	mov	r1, fp
 8004686:	018b      	lsls	r3, r1, #6
 8004688:	4651      	mov	r1, sl
 800468a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800468e:	4651      	mov	r1, sl
 8004690:	018a      	lsls	r2, r1, #6
 8004692:	4651      	mov	r1, sl
 8004694:	ebb2 0801 	subs.w	r8, r2, r1
 8004698:	4659      	mov	r1, fp
 800469a:	eb63 0901 	sbc.w	r9, r3, r1
 800469e:	f04f 0200 	mov.w	r2, #0
 80046a2:	f04f 0300 	mov.w	r3, #0
 80046a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046b2:	4690      	mov	r8, r2
 80046b4:	4699      	mov	r9, r3
 80046b6:	4623      	mov	r3, r4
 80046b8:	eb18 0303 	adds.w	r3, r8, r3
 80046bc:	60bb      	str	r3, [r7, #8]
 80046be:	462b      	mov	r3, r5
 80046c0:	eb49 0303 	adc.w	r3, r9, r3
 80046c4:	60fb      	str	r3, [r7, #12]
 80046c6:	f04f 0200 	mov.w	r2, #0
 80046ca:	f04f 0300 	mov.w	r3, #0
 80046ce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80046d2:	4629      	mov	r1, r5
 80046d4:	024b      	lsls	r3, r1, #9
 80046d6:	4621      	mov	r1, r4
 80046d8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80046dc:	4621      	mov	r1, r4
 80046de:	024a      	lsls	r2, r1, #9
 80046e0:	4610      	mov	r0, r2
 80046e2:	4619      	mov	r1, r3
 80046e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046e6:	2200      	movs	r2, #0
 80046e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80046f0:	f7fc fa5a 	bl	8000ba8 <__aeabi_uldivmod>
 80046f4:	4602      	mov	r2, r0
 80046f6:	460b      	mov	r3, r1
 80046f8:	4613      	mov	r3, r2
 80046fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046fc:	e058      	b.n	80047b0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046fe:	4b38      	ldr	r3, [pc, #224]	@ (80047e0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	099b      	lsrs	r3, r3, #6
 8004704:	2200      	movs	r2, #0
 8004706:	4618      	mov	r0, r3
 8004708:	4611      	mov	r1, r2
 800470a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800470e:	623b      	str	r3, [r7, #32]
 8004710:	2300      	movs	r3, #0
 8004712:	627b      	str	r3, [r7, #36]	@ 0x24
 8004714:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004718:	4642      	mov	r2, r8
 800471a:	464b      	mov	r3, r9
 800471c:	f04f 0000 	mov.w	r0, #0
 8004720:	f04f 0100 	mov.w	r1, #0
 8004724:	0159      	lsls	r1, r3, #5
 8004726:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800472a:	0150      	lsls	r0, r2, #5
 800472c:	4602      	mov	r2, r0
 800472e:	460b      	mov	r3, r1
 8004730:	4641      	mov	r1, r8
 8004732:	ebb2 0a01 	subs.w	sl, r2, r1
 8004736:	4649      	mov	r1, r9
 8004738:	eb63 0b01 	sbc.w	fp, r3, r1
 800473c:	f04f 0200 	mov.w	r2, #0
 8004740:	f04f 0300 	mov.w	r3, #0
 8004744:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004748:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800474c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004750:	ebb2 040a 	subs.w	r4, r2, sl
 8004754:	eb63 050b 	sbc.w	r5, r3, fp
 8004758:	f04f 0200 	mov.w	r2, #0
 800475c:	f04f 0300 	mov.w	r3, #0
 8004760:	00eb      	lsls	r3, r5, #3
 8004762:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004766:	00e2      	lsls	r2, r4, #3
 8004768:	4614      	mov	r4, r2
 800476a:	461d      	mov	r5, r3
 800476c:	4643      	mov	r3, r8
 800476e:	18e3      	adds	r3, r4, r3
 8004770:	603b      	str	r3, [r7, #0]
 8004772:	464b      	mov	r3, r9
 8004774:	eb45 0303 	adc.w	r3, r5, r3
 8004778:	607b      	str	r3, [r7, #4]
 800477a:	f04f 0200 	mov.w	r2, #0
 800477e:	f04f 0300 	mov.w	r3, #0
 8004782:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004786:	4629      	mov	r1, r5
 8004788:	028b      	lsls	r3, r1, #10
 800478a:	4621      	mov	r1, r4
 800478c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004790:	4621      	mov	r1, r4
 8004792:	028a      	lsls	r2, r1, #10
 8004794:	4610      	mov	r0, r2
 8004796:	4619      	mov	r1, r3
 8004798:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800479a:	2200      	movs	r2, #0
 800479c:	61bb      	str	r3, [r7, #24]
 800479e:	61fa      	str	r2, [r7, #28]
 80047a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047a4:	f7fc fa00 	bl	8000ba8 <__aeabi_uldivmod>
 80047a8:	4602      	mov	r2, r0
 80047aa:	460b      	mov	r3, r1
 80047ac:	4613      	mov	r3, r2
 80047ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80047b0:	4b0b      	ldr	r3, [pc, #44]	@ (80047e0 <HAL_RCC_GetSysClockFreq+0x200>)
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	0c1b      	lsrs	r3, r3, #16
 80047b6:	f003 0303 	and.w	r3, r3, #3
 80047ba:	3301      	adds	r3, #1
 80047bc:	005b      	lsls	r3, r3, #1
 80047be:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80047c0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047ca:	e002      	b.n	80047d2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047cc:	4b05      	ldr	r3, [pc, #20]	@ (80047e4 <HAL_RCC_GetSysClockFreq+0x204>)
 80047ce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	3750      	adds	r7, #80	@ 0x50
 80047d8:	46bd      	mov	sp, r7
 80047da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047de:	bf00      	nop
 80047e0:	40023800 	.word	0x40023800
 80047e4:	00f42400 	.word	0x00f42400
 80047e8:	007a1200 	.word	0x007a1200

080047ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047ec:	b480      	push	{r7}
 80047ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047f0:	4b03      	ldr	r3, [pc, #12]	@ (8004800 <HAL_RCC_GetHCLKFreq+0x14>)
 80047f2:	681b      	ldr	r3, [r3, #0]
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	46bd      	mov	sp, r7
 80047f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fc:	4770      	bx	lr
 80047fe:	bf00      	nop
 8004800:	20000000 	.word	0x20000000

08004804 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004808:	f7ff fff0 	bl	80047ec <HAL_RCC_GetHCLKFreq>
 800480c:	4602      	mov	r2, r0
 800480e:	4b05      	ldr	r3, [pc, #20]	@ (8004824 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004810:	689b      	ldr	r3, [r3, #8]
 8004812:	0a9b      	lsrs	r3, r3, #10
 8004814:	f003 0307 	and.w	r3, r3, #7
 8004818:	4903      	ldr	r1, [pc, #12]	@ (8004828 <HAL_RCC_GetPCLK1Freq+0x24>)
 800481a:	5ccb      	ldrb	r3, [r1, r3]
 800481c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004820:	4618      	mov	r0, r3
 8004822:	bd80      	pop	{r7, pc}
 8004824:	40023800 	.word	0x40023800
 8004828:	0800c708 	.word	0x0800c708

0800482c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004830:	f7ff ffdc 	bl	80047ec <HAL_RCC_GetHCLKFreq>
 8004834:	4602      	mov	r2, r0
 8004836:	4b05      	ldr	r3, [pc, #20]	@ (800484c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	0b5b      	lsrs	r3, r3, #13
 800483c:	f003 0307 	and.w	r3, r3, #7
 8004840:	4903      	ldr	r1, [pc, #12]	@ (8004850 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004842:	5ccb      	ldrb	r3, [r1, r3]
 8004844:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004848:	4618      	mov	r0, r3
 800484a:	bd80      	pop	{r7, pc}
 800484c:	40023800 	.word	0x40023800
 8004850:	0800c708 	.word	0x0800c708

08004854 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b082      	sub	sp, #8
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d101      	bne.n	8004866 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e03f      	b.n	80048e6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800486c:	b2db      	uxtb	r3, r3
 800486e:	2b00      	cmp	r3, #0
 8004870:	d106      	bne.n	8004880 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f7fd faa6 	bl	8001dcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2224      	movs	r2, #36	@ 0x24
 8004884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004896:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 ff61 	bl	8005760 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	691a      	ldr	r2, [r3, #16]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80048ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	695a      	ldr	r2, [r3, #20]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80048bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68da      	ldr	r2, [r3, #12]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80048cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2220      	movs	r2, #32
 80048d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2220      	movs	r2, #32
 80048e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80048e4:	2300      	movs	r3, #0
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3708      	adds	r7, #8
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}
	...

080048f0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b08c      	sub	sp, #48	@ 0x30
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	4613      	mov	r3, r2
 80048fc:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004904:	b2db      	uxtb	r3, r3
 8004906:	2b20      	cmp	r3, #32
 8004908:	d165      	bne.n	80049d6 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d002      	beq.n	8004916 <HAL_UART_Transmit_DMA+0x26>
 8004910:	88fb      	ldrh	r3, [r7, #6]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d101      	bne.n	800491a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e05e      	b.n	80049d8 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004920:	2b01      	cmp	r3, #1
 8004922:	d101      	bne.n	8004928 <HAL_UART_Transmit_DMA+0x38>
 8004924:	2302      	movs	r3, #2
 8004926:	e057      	b.n	80049d8 <HAL_UART_Transmit_DMA+0xe8>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->pTxBuffPtr = pData;
 8004930:	68ba      	ldr	r2, [r7, #8]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	88fa      	ldrh	r2, [r7, #6]
 800493a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	88fa      	ldrh	r2, [r7, #6]
 8004940:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2200      	movs	r2, #0
 8004946:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2221      	movs	r2, #33	@ 0x21
 800494c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004954:	4a22      	ldr	r2, [pc, #136]	@ (80049e0 <HAL_UART_Transmit_DMA+0xf0>)
 8004956:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800495c:	4a21      	ldr	r2, [pc, #132]	@ (80049e4 <HAL_UART_Transmit_DMA+0xf4>)
 800495e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004964:	4a20      	ldr	r2, [pc, #128]	@ (80049e8 <HAL_UART_Transmit_DMA+0xf8>)
 8004966:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800496c:	2200      	movs	r2, #0
 800496e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8004970:	f107 0308 	add.w	r3, r7, #8
 8004974:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 800497a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800497c:	6819      	ldr	r1, [r3, #0]
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	3304      	adds	r3, #4
 8004984:	461a      	mov	r2, r3
 8004986:	88fb      	ldrh	r3, [r7, #6]
 8004988:	f7fd fe02 	bl	8002590 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004994:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2200      	movs	r2, #0
 800499a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	3314      	adds	r3, #20
 80049a4:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a6:	69bb      	ldr	r3, [r7, #24]
 80049a8:	e853 3f00 	ldrex	r3, [r3]
 80049ac:	617b      	str	r3, [r7, #20]
   return(result);
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80049b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	3314      	adds	r3, #20
 80049bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80049be:	627a      	str	r2, [r7, #36]	@ 0x24
 80049c0:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c2:	6a39      	ldr	r1, [r7, #32]
 80049c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049c6:	e841 2300 	strex	r3, r2, [r1]
 80049ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1e5      	bne.n	800499e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 80049d2:	2300      	movs	r3, #0
 80049d4:	e000      	b.n	80049d8 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 80049d6:	2302      	movs	r3, #2
  }
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3730      	adds	r7, #48	@ 0x30
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}
 80049e0:	08004ff9 	.word	0x08004ff9
 80049e4:	08005093 	.word	0x08005093
 80049e8:	0800520b 	.word	0x0800520b

080049ec <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b084      	sub	sp, #16
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	4613      	mov	r3, r2
 80049f8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	2b20      	cmp	r3, #32
 8004a04:	d11d      	bne.n	8004a42 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d002      	beq.n	8004a12 <HAL_UART_Receive_DMA+0x26>
 8004a0c:	88fb      	ldrh	r3, [r7, #6]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d101      	bne.n	8004a16 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e016      	b.n	8004a44 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d101      	bne.n	8004a24 <HAL_UART_Receive_DMA+0x38>
 8004a20:	2302      	movs	r3, #2
 8004a22:	e00f      	b.n	8004a44 <HAL_UART_Receive_DMA+0x58>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004a32:	88fb      	ldrh	r3, [r7, #6]
 8004a34:	461a      	mov	r2, r3
 8004a36:	68b9      	ldr	r1, [r7, #8]
 8004a38:	68f8      	ldr	r0, [r7, #12]
 8004a3a:	f000 fc31 	bl	80052a0 <UART_Start_Receive_DMA>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	e000      	b.n	8004a44 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004a42:	2302      	movs	r3, #2
  }
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3710      	adds	r7, #16
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b0ba      	sub	sp, #232	@ 0xe8
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	695b      	ldr	r3, [r3, #20]
 8004a6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004a72:	2300      	movs	r3, #0
 8004a74:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a82:	f003 030f 	and.w	r3, r3, #15
 8004a86:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004a8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d10f      	bne.n	8004ab2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004a92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004a96:	f003 0320 	and.w	r3, r3, #32
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d009      	beq.n	8004ab2 <HAL_UART_IRQHandler+0x66>
 8004a9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004aa2:	f003 0320 	and.w	r3, r3, #32
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d003      	beq.n	8004ab2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f000 fd9d 	bl	80055ea <UART_Receive_IT>
      return;
 8004ab0:	e256      	b.n	8004f60 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004ab2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	f000 80de 	beq.w	8004c78 <HAL_UART_IRQHandler+0x22c>
 8004abc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ac0:	f003 0301 	and.w	r3, r3, #1
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d106      	bne.n	8004ad6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004ac8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004acc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	f000 80d1 	beq.w	8004c78 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004ad6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d00b      	beq.n	8004afa <HAL_UART_IRQHandler+0xae>
 8004ae2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ae6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d005      	beq.n	8004afa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af2:	f043 0201 	orr.w	r2, r3, #1
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004afa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004afe:	f003 0304 	and.w	r3, r3, #4
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d00b      	beq.n	8004b1e <HAL_UART_IRQHandler+0xd2>
 8004b06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d005      	beq.n	8004b1e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b16:	f043 0202 	orr.w	r2, r3, #2
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b22:	f003 0302 	and.w	r3, r3, #2
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d00b      	beq.n	8004b42 <HAL_UART_IRQHandler+0xf6>
 8004b2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b2e:	f003 0301 	and.w	r3, r3, #1
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d005      	beq.n	8004b42 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b3a:	f043 0204 	orr.w	r2, r3, #4
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004b42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b46:	f003 0308 	and.w	r3, r3, #8
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d011      	beq.n	8004b72 <HAL_UART_IRQHandler+0x126>
 8004b4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b52:	f003 0320 	and.w	r3, r3, #32
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d105      	bne.n	8004b66 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004b5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b5e:	f003 0301 	and.w	r3, r3, #1
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d005      	beq.n	8004b72 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6a:	f043 0208 	orr.w	r2, r3, #8
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	f000 81ed 	beq.w	8004f56 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b80:	f003 0320 	and.w	r3, r3, #32
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d008      	beq.n	8004b9a <HAL_UART_IRQHandler+0x14e>
 8004b88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b8c:	f003 0320 	and.w	r3, r3, #32
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d002      	beq.n	8004b9a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004b94:	6878      	ldr	r0, [r7, #4]
 8004b96:	f000 fd28 	bl	80055ea <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	695b      	ldr	r3, [r3, #20]
 8004ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ba4:	2b40      	cmp	r3, #64	@ 0x40
 8004ba6:	bf0c      	ite	eq
 8004ba8:	2301      	moveq	r3, #1
 8004baa:	2300      	movne	r3, #0
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb6:	f003 0308 	and.w	r3, r3, #8
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d103      	bne.n	8004bc6 <HAL_UART_IRQHandler+0x17a>
 8004bbe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d04f      	beq.n	8004c66 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004bc6:	6878      	ldr	r0, [r7, #4]
 8004bc8:	f000 fc30 	bl	800542c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	695b      	ldr	r3, [r3, #20]
 8004bd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bd6:	2b40      	cmp	r3, #64	@ 0x40
 8004bd8:	d141      	bne.n	8004c5e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	3314      	adds	r3, #20
 8004be0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004be8:	e853 3f00 	ldrex	r3, [r3]
 8004bec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004bf0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004bf4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bf8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	3314      	adds	r3, #20
 8004c02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004c06:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004c0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004c12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004c16:	e841 2300 	strex	r3, r2, [r1]
 8004c1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004c1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d1d9      	bne.n	8004bda <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d013      	beq.n	8004c56 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c32:	4a7d      	ldr	r2, [pc, #500]	@ (8004e28 <HAL_UART_IRQHandler+0x3dc>)
 8004c34:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f7fd fd70 	bl	8002720 <HAL_DMA_Abort_IT>
 8004c40:	4603      	mov	r3, r0
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d016      	beq.n	8004c74 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c4c:	687a      	ldr	r2, [r7, #4]
 8004c4e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004c50:	4610      	mov	r0, r2
 8004c52:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c54:	e00e      	b.n	8004c74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f000 f99a 	bl	8004f90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c5c:	e00a      	b.n	8004c74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f000 f996 	bl	8004f90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c64:	e006      	b.n	8004c74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f000 f992 	bl	8004f90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8004c72:	e170      	b.n	8004f56 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c74:	bf00      	nop
    return;
 8004c76:	e16e      	b.n	8004f56 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	f040 814a 	bne.w	8004f16 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004c82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c86:	f003 0310 	and.w	r3, r3, #16
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	f000 8143 	beq.w	8004f16 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004c90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c94:	f003 0310 	and.w	r3, r3, #16
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	f000 813c 	beq.w	8004f16 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	60bb      	str	r3, [r7, #8]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	60bb      	str	r3, [r7, #8]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	60bb      	str	r3, [r7, #8]
 8004cb2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	695b      	ldr	r3, [r3, #20]
 8004cba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cbe:	2b40      	cmp	r3, #64	@ 0x40
 8004cc0:	f040 80b4 	bne.w	8004e2c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004cd0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	f000 8140 	beq.w	8004f5a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004cde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	f080 8139 	bcs.w	8004f5a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004cee:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cf4:	69db      	ldr	r3, [r3, #28]
 8004cf6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cfa:	f000 8088 	beq.w	8004e0e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	330c      	adds	r3, #12
 8004d04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d08:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004d0c:	e853 3f00 	ldrex	r3, [r3]
 8004d10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004d14:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004d18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	330c      	adds	r3, #12
 8004d26:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004d2a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004d2e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d32:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004d36:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004d3a:	e841 2300 	strex	r3, r2, [r1]
 8004d3e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004d42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d1d9      	bne.n	8004cfe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	3314      	adds	r3, #20
 8004d50:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d54:	e853 3f00 	ldrex	r3, [r3]
 8004d58:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004d5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004d5c:	f023 0301 	bic.w	r3, r3, #1
 8004d60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	3314      	adds	r3, #20
 8004d6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004d6e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004d72:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d74:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004d76:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004d7a:	e841 2300 	strex	r3, r2, [r1]
 8004d7e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004d80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1e1      	bne.n	8004d4a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	3314      	adds	r3, #20
 8004d8c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d90:	e853 3f00 	ldrex	r3, [r3]
 8004d94:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004d96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d9c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	3314      	adds	r3, #20
 8004da6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004daa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004dac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004db0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004db2:	e841 2300 	strex	r3, r2, [r1]
 8004db6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004db8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d1e3      	bne.n	8004d86 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2220      	movs	r2, #32
 8004dc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	330c      	adds	r3, #12
 8004dd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004dd6:	e853 3f00 	ldrex	r3, [r3]
 8004dda:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ddc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004dde:	f023 0310 	bic.w	r3, r3, #16
 8004de2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	330c      	adds	r3, #12
 8004dec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004df0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004df2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004df4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004df6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004df8:	e841 2300 	strex	r3, r2, [r1]
 8004dfc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004dfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d1e3      	bne.n	8004dcc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f7fd fc19 	bl	8002640 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	4619      	mov	r1, r3
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f000 f8c0 	bl	8004fa4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004e24:	e099      	b.n	8004f5a <HAL_UART_IRQHandler+0x50e>
 8004e26:	bf00      	nop
 8004e28:	080054f3 	.word	0x080054f3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e34:	b29b      	uxth	r3, r3
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	f000 808b 	beq.w	8004f5e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004e48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	f000 8086 	beq.w	8004f5e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	330c      	adds	r3, #12
 8004e58:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e5c:	e853 3f00 	ldrex	r3, [r3]
 8004e60:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004e62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e68:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	330c      	adds	r3, #12
 8004e72:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004e76:	647a      	str	r2, [r7, #68]	@ 0x44
 8004e78:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e7a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004e7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004e7e:	e841 2300 	strex	r3, r2, [r1]
 8004e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004e84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d1e3      	bne.n	8004e52 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	3314      	adds	r3, #20
 8004e90:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e94:	e853 3f00 	ldrex	r3, [r3]
 8004e98:	623b      	str	r3, [r7, #32]
   return(result);
 8004e9a:	6a3b      	ldr	r3, [r7, #32]
 8004e9c:	f023 0301 	bic.w	r3, r3, #1
 8004ea0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	3314      	adds	r3, #20
 8004eaa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004eae:	633a      	str	r2, [r7, #48]	@ 0x30
 8004eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004eb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004eb6:	e841 2300 	strex	r3, r2, [r1]
 8004eba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ebc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d1e3      	bne.n	8004e8a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2220      	movs	r2, #32
 8004ec6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	330c      	adds	r3, #12
 8004ed6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	e853 3f00 	ldrex	r3, [r3]
 8004ede:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f023 0310 	bic.w	r3, r3, #16
 8004ee6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	330c      	adds	r3, #12
 8004ef0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004ef4:	61fa      	str	r2, [r7, #28]
 8004ef6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef8:	69b9      	ldr	r1, [r7, #24]
 8004efa:	69fa      	ldr	r2, [r7, #28]
 8004efc:	e841 2300 	strex	r3, r2, [r1]
 8004f00:	617b      	str	r3, [r7, #20]
   return(result);
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d1e3      	bne.n	8004ed0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004f08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004f0c:	4619      	mov	r1, r3
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 f848 	bl	8004fa4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004f14:	e023      	b.n	8004f5e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004f16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d009      	beq.n	8004f36 <HAL_UART_IRQHandler+0x4ea>
 8004f22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d003      	beq.n	8004f36 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 faf3 	bl	800551a <UART_Transmit_IT>
    return;
 8004f34:	e014      	b.n	8004f60 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004f36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004f3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d00e      	beq.n	8004f60 <HAL_UART_IRQHandler+0x514>
 8004f42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004f46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d008      	beq.n	8004f60 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f000 fb33 	bl	80055ba <UART_EndTransmit_IT>
    return;
 8004f54:	e004      	b.n	8004f60 <HAL_UART_IRQHandler+0x514>
    return;
 8004f56:	bf00      	nop
 8004f58:	e002      	b.n	8004f60 <HAL_UART_IRQHandler+0x514>
      return;
 8004f5a:	bf00      	nop
 8004f5c:	e000      	b.n	8004f60 <HAL_UART_IRQHandler+0x514>
      return;
 8004f5e:	bf00      	nop
  }
}
 8004f60:	37e8      	adds	r7, #232	@ 0xe8
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop

08004f68 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004f84:	bf00      	nop
 8004f86:	370c      	adds	r7, #12
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr

08004f90 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004f98:	bf00      	nop
 8004f9a:	370c      	adds	r7, #12
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa2:	4770      	bx	lr

08004fa4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	460b      	mov	r3, r1
 8004fae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004fb0:	bf00      	nop
 8004fb2:	370c      	adds	r7, #12
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr

08004fbc <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8004fbc:	b480      	push	{r7}
 8004fbe:	b085      	sub	sp, #20
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	60fb      	str	r3, [r7, #12]
 8004fc8:	2300      	movs	r3, #0
 8004fca:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	b2da      	uxtb	r2, r3
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	b2db      	uxtb	r3, r3
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3714      	adds	r7, #20
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b090      	sub	sp, #64	@ 0x40
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005004:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005010:	2b00      	cmp	r3, #0
 8005012:	d137      	bne.n	8005084 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8005014:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005016:	2200      	movs	r2, #0
 8005018:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800501a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	3314      	adds	r3, #20
 8005020:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005024:	e853 3f00 	ldrex	r3, [r3]
 8005028:	623b      	str	r3, [r7, #32]
   return(result);
 800502a:	6a3b      	ldr	r3, [r7, #32]
 800502c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005030:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005032:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	3314      	adds	r3, #20
 8005038:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800503a:	633a      	str	r2, [r7, #48]	@ 0x30
 800503c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800503e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005040:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005042:	e841 2300 	strex	r3, r2, [r1]
 8005046:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800504a:	2b00      	cmp	r3, #0
 800504c:	d1e5      	bne.n	800501a <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800504e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	330c      	adds	r3, #12
 8005054:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	e853 3f00 	ldrex	r3, [r3]
 800505c:	60fb      	str	r3, [r7, #12]
   return(result);
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005064:	637b      	str	r3, [r7, #52]	@ 0x34
 8005066:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	330c      	adds	r3, #12
 800506c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800506e:	61fa      	str	r2, [r7, #28]
 8005070:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005072:	69b9      	ldr	r1, [r7, #24]
 8005074:	69fa      	ldr	r2, [r7, #28]
 8005076:	e841 2300 	strex	r3, r2, [r1]
 800507a:	617b      	str	r3, [r7, #20]
   return(result);
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d1e5      	bne.n	800504e <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005082:	e002      	b.n	800508a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005084:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005086:	f7ff ff6f 	bl	8004f68 <HAL_UART_TxCpltCallback>
}
 800508a:	bf00      	nop
 800508c:	3740      	adds	r7, #64	@ 0x40
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}

08005092 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005092:	b580      	push	{r7, lr}
 8005094:	b084      	sub	sp, #16
 8005096:	af00      	add	r7, sp, #0
 8005098:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800509e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80050a0:	68f8      	ldr	r0, [r7, #12]
 80050a2:	f7ff ff6b 	bl	8004f7c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80050a6:	bf00      	nop
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}

080050ae <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80050ae:	b580      	push	{r7, lr}
 80050b0:	b09c      	sub	sp, #112	@ 0x70
 80050b2:	af00      	add	r7, sp, #0
 80050b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d172      	bne.n	80051b0 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80050ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050cc:	2200      	movs	r2, #0
 80050ce:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	330c      	adds	r3, #12
 80050d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050da:	e853 3f00 	ldrex	r3, [r3]
 80050de:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80050e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050e2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050e6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80050e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	330c      	adds	r3, #12
 80050ee:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80050f0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80050f2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80050f6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80050f8:	e841 2300 	strex	r3, r2, [r1]
 80050fc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80050fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005100:	2b00      	cmp	r3, #0
 8005102:	d1e5      	bne.n	80050d0 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005104:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	3314      	adds	r3, #20
 800510a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800510c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800510e:	e853 3f00 	ldrex	r3, [r3]
 8005112:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005114:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005116:	f023 0301 	bic.w	r3, r3, #1
 800511a:	667b      	str	r3, [r7, #100]	@ 0x64
 800511c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	3314      	adds	r3, #20
 8005122:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005124:	647a      	str	r2, [r7, #68]	@ 0x44
 8005126:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005128:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800512a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800512c:	e841 2300 	strex	r3, r2, [r1]
 8005130:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005132:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005134:	2b00      	cmp	r3, #0
 8005136:	d1e5      	bne.n	8005104 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005138:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	3314      	adds	r3, #20
 800513e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005142:	e853 3f00 	ldrex	r3, [r3]
 8005146:	623b      	str	r3, [r7, #32]
   return(result);
 8005148:	6a3b      	ldr	r3, [r7, #32]
 800514a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800514e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005150:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	3314      	adds	r3, #20
 8005156:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005158:	633a      	str	r2, [r7, #48]	@ 0x30
 800515a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800515c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800515e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005160:	e841 2300 	strex	r3, r2, [r1]
 8005164:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005168:	2b00      	cmp	r3, #0
 800516a:	d1e5      	bne.n	8005138 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800516c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800516e:	2220      	movs	r2, #32
 8005170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005174:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005178:	2b01      	cmp	r3, #1
 800517a:	d119      	bne.n	80051b0 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800517c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	330c      	adds	r3, #12
 8005182:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	e853 3f00 	ldrex	r3, [r3]
 800518a:	60fb      	str	r3, [r7, #12]
   return(result);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f023 0310 	bic.w	r3, r3, #16
 8005192:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005194:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	330c      	adds	r3, #12
 800519a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800519c:	61fa      	str	r2, [r7, #28]
 800519e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051a0:	69b9      	ldr	r1, [r7, #24]
 80051a2:	69fa      	ldr	r2, [r7, #28]
 80051a4:	e841 2300 	strex	r3, r2, [r1]
 80051a8:	617b      	str	r3, [r7, #20]
   return(result);
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d1e5      	bne.n	800517c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d106      	bne.n	80051c6 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80051b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051ba:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051bc:	4619      	mov	r1, r3
 80051be:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80051c0:	f7ff fef0 	bl	8004fa4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80051c4:	e002      	b.n	80051cc <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80051c6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80051c8:	f7fc ff1e 	bl	8002008 <HAL_UART_RxCpltCallback>
}
 80051cc:	bf00      	nop
 80051ce:	3770      	adds	r7, #112	@ 0x70
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}

080051d4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b084      	sub	sp, #16
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051e0:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d108      	bne.n	80051fc <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051ee:	085b      	lsrs	r3, r3, #1
 80051f0:	b29b      	uxth	r3, r3
 80051f2:	4619      	mov	r1, r3
 80051f4:	68f8      	ldr	r0, [r7, #12]
 80051f6:	f7ff fed5 	bl	8004fa4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80051fa:	e002      	b.n	8005202 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80051fc:	68f8      	ldr	r0, [r7, #12]
 80051fe:	f7fc ff19 	bl	8002034 <HAL_UART_RxHalfCpltCallback>
}
 8005202:	bf00      	nop
 8005204:	3710      	adds	r7, #16
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}

0800520a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800520a:	b580      	push	{r7, lr}
 800520c:	b084      	sub	sp, #16
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005212:	2300      	movs	r3, #0
 8005214:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800521a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	695b      	ldr	r3, [r3, #20]
 8005222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005226:	2b80      	cmp	r3, #128	@ 0x80
 8005228:	bf0c      	ite	eq
 800522a:	2301      	moveq	r3, #1
 800522c:	2300      	movne	r3, #0
 800522e:	b2db      	uxtb	r3, r3
 8005230:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005238:	b2db      	uxtb	r3, r3
 800523a:	2b21      	cmp	r3, #33	@ 0x21
 800523c:	d108      	bne.n	8005250 <UART_DMAError+0x46>
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d005      	beq.n	8005250 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	2200      	movs	r2, #0
 8005248:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800524a:	68b8      	ldr	r0, [r7, #8]
 800524c:	f000 f8c6 	bl	80053dc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005250:	68bb      	ldr	r3, [r7, #8]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	695b      	ldr	r3, [r3, #20]
 8005256:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800525a:	2b40      	cmp	r3, #64	@ 0x40
 800525c:	bf0c      	ite	eq
 800525e:	2301      	moveq	r3, #1
 8005260:	2300      	movne	r3, #0
 8005262:	b2db      	uxtb	r3, r3
 8005264:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800526c:	b2db      	uxtb	r3, r3
 800526e:	2b22      	cmp	r3, #34	@ 0x22
 8005270:	d108      	bne.n	8005284 <UART_DMAError+0x7a>
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d005      	beq.n	8005284 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	2200      	movs	r2, #0
 800527c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800527e:	68b8      	ldr	r0, [r7, #8]
 8005280:	f000 f8d4 	bl	800542c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005288:	f043 0210 	orr.w	r2, r3, #16
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	641a      	str	r2, [r3, #64]	@ 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005290:	68b8      	ldr	r0, [r7, #8]
 8005292:	f7ff fe7d 	bl	8004f90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005296:	bf00      	nop
 8005298:	3710      	adds	r7, #16
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
	...

080052a0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b098      	sub	sp, #96	@ 0x60
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	60f8      	str	r0, [r7, #12]
 80052a8:	60b9      	str	r1, [r7, #8]
 80052aa:	4613      	mov	r3, r2
 80052ac:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80052ae:	68ba      	ldr	r2, [r7, #8]
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	88fa      	ldrh	r2, [r7, #6]
 80052b8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2222      	movs	r2, #34	@ 0x22
 80052c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052cc:	4a40      	ldr	r2, [pc, #256]	@ (80053d0 <UART_Start_Receive_DMA+0x130>)
 80052ce:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052d4:	4a3f      	ldr	r2, [pc, #252]	@ (80053d4 <UART_Start_Receive_DMA+0x134>)
 80052d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052dc:	4a3e      	ldr	r2, [pc, #248]	@ (80053d8 <UART_Start_Receive_DMA+0x138>)
 80052de:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e4:	2200      	movs	r2, #0
 80052e6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80052e8:	f107 0308 	add.w	r3, r7, #8
 80052ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	3304      	adds	r3, #4
 80052f8:	4619      	mov	r1, r3
 80052fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	88fb      	ldrh	r3, [r7, #6]
 8005300:	f7fd f946 	bl	8002590 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005304:	2300      	movs	r3, #0
 8005306:	613b      	str	r3, [r7, #16]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	613b      	str	r3, [r7, #16]
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	613b      	str	r3, [r7, #16]
 8005318:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	691b      	ldr	r3, [r3, #16]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d019      	beq.n	800535e <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	330c      	adds	r3, #12
 8005330:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005332:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005334:	e853 3f00 	ldrex	r3, [r3]
 8005338:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800533a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800533c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005340:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	330c      	adds	r3, #12
 8005348:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800534a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800534c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800534e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005350:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005352:	e841 2300 	strex	r3, r2, [r1]
 8005356:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005358:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800535a:	2b00      	cmp	r3, #0
 800535c:	d1e5      	bne.n	800532a <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	3314      	adds	r3, #20
 8005364:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005368:	e853 3f00 	ldrex	r3, [r3]
 800536c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800536e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005370:	f043 0301 	orr.w	r3, r3, #1
 8005374:	657b      	str	r3, [r7, #84]	@ 0x54
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	3314      	adds	r3, #20
 800537c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800537e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8005380:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005382:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005384:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005386:	e841 2300 	strex	r3, r2, [r1]
 800538a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800538c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800538e:	2b00      	cmp	r3, #0
 8005390:	d1e5      	bne.n	800535e <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	3314      	adds	r3, #20
 8005398:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800539a:	69bb      	ldr	r3, [r7, #24]
 800539c:	e853 3f00 	ldrex	r3, [r3]
 80053a0:	617b      	str	r3, [r7, #20]
   return(result);
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053a8:	653b      	str	r3, [r7, #80]	@ 0x50
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	3314      	adds	r3, #20
 80053b0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80053b2:	627a      	str	r2, [r7, #36]	@ 0x24
 80053b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b6:	6a39      	ldr	r1, [r7, #32]
 80053b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053ba:	e841 2300 	strex	r3, r2, [r1]
 80053be:	61fb      	str	r3, [r7, #28]
   return(result);
 80053c0:	69fb      	ldr	r3, [r7, #28]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d1e5      	bne.n	8005392 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80053c6:	2300      	movs	r3, #0
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3760      	adds	r7, #96	@ 0x60
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}
 80053d0:	080050af 	.word	0x080050af
 80053d4:	080051d5 	.word	0x080051d5
 80053d8:	0800520b 	.word	0x0800520b

080053dc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80053dc:	b480      	push	{r7}
 80053de:	b089      	sub	sp, #36	@ 0x24
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	330c      	adds	r3, #12
 80053ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	e853 3f00 	ldrex	r3, [r3]
 80053f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80053fa:	61fb      	str	r3, [r7, #28]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	330c      	adds	r3, #12
 8005402:	69fa      	ldr	r2, [r7, #28]
 8005404:	61ba      	str	r2, [r7, #24]
 8005406:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005408:	6979      	ldr	r1, [r7, #20]
 800540a:	69ba      	ldr	r2, [r7, #24]
 800540c:	e841 2300 	strex	r3, r2, [r1]
 8005410:	613b      	str	r3, [r7, #16]
   return(result);
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d1e5      	bne.n	80053e4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2220      	movs	r2, #32
 800541c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 8005420:	bf00      	nop
 8005422:	3724      	adds	r7, #36	@ 0x24
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr

0800542c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800542c:	b480      	push	{r7}
 800542e:	b095      	sub	sp, #84	@ 0x54
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	330c      	adds	r3, #12
 800543a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800543c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800543e:	e853 3f00 	ldrex	r3, [r3]
 8005442:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005446:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800544a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	330c      	adds	r3, #12
 8005452:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005454:	643a      	str	r2, [r7, #64]	@ 0x40
 8005456:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005458:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800545a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800545c:	e841 2300 	strex	r3, r2, [r1]
 8005460:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005464:	2b00      	cmp	r3, #0
 8005466:	d1e5      	bne.n	8005434 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	3314      	adds	r3, #20
 800546e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005470:	6a3b      	ldr	r3, [r7, #32]
 8005472:	e853 3f00 	ldrex	r3, [r3]
 8005476:	61fb      	str	r3, [r7, #28]
   return(result);
 8005478:	69fb      	ldr	r3, [r7, #28]
 800547a:	f023 0301 	bic.w	r3, r3, #1
 800547e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	3314      	adds	r3, #20
 8005486:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005488:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800548a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800548c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800548e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005490:	e841 2300 	strex	r3, r2, [r1]
 8005494:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005498:	2b00      	cmp	r3, #0
 800549a:	d1e5      	bne.n	8005468 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054a0:	2b01      	cmp	r3, #1
 80054a2:	d119      	bne.n	80054d8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	330c      	adds	r3, #12
 80054aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	e853 3f00 	ldrex	r3, [r3]
 80054b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	f023 0310 	bic.w	r3, r3, #16
 80054ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	330c      	adds	r3, #12
 80054c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054c4:	61ba      	str	r2, [r7, #24]
 80054c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054c8:	6979      	ldr	r1, [r7, #20]
 80054ca:	69ba      	ldr	r2, [r7, #24]
 80054cc:	e841 2300 	strex	r3, r2, [r1]
 80054d0:	613b      	str	r3, [r7, #16]
   return(result);
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d1e5      	bne.n	80054a4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2220      	movs	r2, #32
 80054dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80054e6:	bf00      	nop
 80054e8:	3754      	adds	r7, #84	@ 0x54
 80054ea:	46bd      	mov	sp, r7
 80054ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f0:	4770      	bx	lr

080054f2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80054f2:	b580      	push	{r7, lr}
 80054f4:	b084      	sub	sp, #16
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2200      	movs	r2, #0
 8005504:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2200      	movs	r2, #0
 800550a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800550c:	68f8      	ldr	r0, [r7, #12]
 800550e:	f7ff fd3f 	bl	8004f90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005512:	bf00      	nop
 8005514:	3710      	adds	r7, #16
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}

0800551a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800551a:	b480      	push	{r7}
 800551c:	b085      	sub	sp, #20
 800551e:	af00      	add	r7, sp, #0
 8005520:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005528:	b2db      	uxtb	r3, r3
 800552a:	2b21      	cmp	r3, #33	@ 0x21
 800552c:	d13e      	bne.n	80055ac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005536:	d114      	bne.n	8005562 <UART_Transmit_IT+0x48>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	691b      	ldr	r3, [r3, #16]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d110      	bne.n	8005562 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6a1b      	ldr	r3, [r3, #32]
 8005544:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	881b      	ldrh	r3, [r3, #0]
 800554a:	461a      	mov	r2, r3
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005554:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a1b      	ldr	r3, [r3, #32]
 800555a:	1c9a      	adds	r2, r3, #2
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	621a      	str	r2, [r3, #32]
 8005560:	e008      	b.n	8005574 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a1b      	ldr	r3, [r3, #32]
 8005566:	1c59      	adds	r1, r3, #1
 8005568:	687a      	ldr	r2, [r7, #4]
 800556a:	6211      	str	r1, [r2, #32]
 800556c:	781a      	ldrb	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005578:	b29b      	uxth	r3, r3
 800557a:	3b01      	subs	r3, #1
 800557c:	b29b      	uxth	r3, r3
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	4619      	mov	r1, r3
 8005582:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005584:	2b00      	cmp	r3, #0
 8005586:	d10f      	bne.n	80055a8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68da      	ldr	r2, [r3, #12]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005596:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	68da      	ldr	r2, [r3, #12]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055a6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80055a8:	2300      	movs	r3, #0
 80055aa:	e000      	b.n	80055ae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80055ac:	2302      	movs	r3, #2
  }
}
 80055ae:	4618      	mov	r0, r3
 80055b0:	3714      	adds	r7, #20
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr

080055ba <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055ba:	b580      	push	{r7, lr}
 80055bc:	b082      	sub	sp, #8
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68da      	ldr	r2, [r3, #12]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055d0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2220      	movs	r2, #32
 80055d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f7ff fcc4 	bl	8004f68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80055e0:	2300      	movs	r3, #0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3708      	adds	r7, #8
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}

080055ea <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80055ea:	b580      	push	{r7, lr}
 80055ec:	b08c      	sub	sp, #48	@ 0x30
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	2b22      	cmp	r3, #34	@ 0x22
 80055fc:	f040 80ab 	bne.w	8005756 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005608:	d117      	bne.n	800563a <UART_Receive_IT+0x50>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	691b      	ldr	r3, [r3, #16]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d113      	bne.n	800563a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005612:	2300      	movs	r3, #0
 8005614:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800561a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	b29b      	uxth	r3, r3
 8005624:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005628:	b29a      	uxth	r2, r3
 800562a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800562c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005632:	1c9a      	adds	r2, r3, #2
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	629a      	str	r2, [r3, #40]	@ 0x28
 8005638:	e026      	b.n	8005688 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800563e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005640:	2300      	movs	r3, #0
 8005642:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800564c:	d007      	beq.n	800565e <UART_Receive_IT+0x74>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d10a      	bne.n	800566c <UART_Receive_IT+0x82>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	691b      	ldr	r3, [r3, #16]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d106      	bne.n	800566c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	b2da      	uxtb	r2, r3
 8005666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005668:	701a      	strb	r2, [r3, #0]
 800566a:	e008      	b.n	800567e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	b2db      	uxtb	r3, r3
 8005674:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005678:	b2da      	uxtb	r2, r3
 800567a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800567c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005682:	1c5a      	adds	r2, r3, #1
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800568c:	b29b      	uxth	r3, r3
 800568e:	3b01      	subs	r3, #1
 8005690:	b29b      	uxth	r3, r3
 8005692:	687a      	ldr	r2, [r7, #4]
 8005694:	4619      	mov	r1, r3
 8005696:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005698:	2b00      	cmp	r3, #0
 800569a:	d15a      	bne.n	8005752 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	68da      	ldr	r2, [r3, #12]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f022 0220 	bic.w	r2, r2, #32
 80056aa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	68da      	ldr	r2, [r3, #12]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80056ba:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	695a      	ldr	r2, [r3, #20]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f022 0201 	bic.w	r2, r2, #1
 80056ca:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2220      	movs	r2, #32
 80056d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d135      	bne.n	8005748 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2200      	movs	r2, #0
 80056e0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	330c      	adds	r3, #12
 80056e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	e853 3f00 	ldrex	r3, [r3]
 80056f0:	613b      	str	r3, [r7, #16]
   return(result);
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	f023 0310 	bic.w	r3, r3, #16
 80056f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	330c      	adds	r3, #12
 8005700:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005702:	623a      	str	r2, [r7, #32]
 8005704:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005706:	69f9      	ldr	r1, [r7, #28]
 8005708:	6a3a      	ldr	r2, [r7, #32]
 800570a:	e841 2300 	strex	r3, r2, [r1]
 800570e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005710:	69bb      	ldr	r3, [r7, #24]
 8005712:	2b00      	cmp	r3, #0
 8005714:	d1e5      	bne.n	80056e2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 0310 	and.w	r3, r3, #16
 8005720:	2b10      	cmp	r3, #16
 8005722:	d10a      	bne.n	800573a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005724:	2300      	movs	r3, #0
 8005726:	60fb      	str	r3, [r7, #12]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	60fb      	str	r3, [r7, #12]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	60fb      	str	r3, [r7, #12]
 8005738:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800573e:	4619      	mov	r1, r3
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	f7ff fc2f 	bl	8004fa4 <HAL_UARTEx_RxEventCallback>
 8005746:	e002      	b.n	800574e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f7fc fc5d 	bl	8002008 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800574e:	2300      	movs	r3, #0
 8005750:	e002      	b.n	8005758 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005752:	2300      	movs	r3, #0
 8005754:	e000      	b.n	8005758 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005756:	2302      	movs	r3, #2
  }
}
 8005758:	4618      	mov	r0, r3
 800575a:	3730      	adds	r7, #48	@ 0x30
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}

08005760 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005760:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005764:	b0c0      	sub	sp, #256	@ 0x100
 8005766:	af00      	add	r7, sp, #0
 8005768:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800576c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	691b      	ldr	r3, [r3, #16]
 8005774:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800577c:	68d9      	ldr	r1, [r3, #12]
 800577e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	ea40 0301 	orr.w	r3, r0, r1
 8005788:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800578a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800578e:	689a      	ldr	r2, [r3, #8]
 8005790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005794:	691b      	ldr	r3, [r3, #16]
 8005796:	431a      	orrs	r2, r3
 8005798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800579c:	695b      	ldr	r3, [r3, #20]
 800579e:	431a      	orrs	r2, r3
 80057a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057a4:	69db      	ldr	r3, [r3, #28]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80057ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80057b8:	f021 010c 	bic.w	r1, r1, #12
 80057bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80057c6:	430b      	orrs	r3, r1
 80057c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80057ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	695b      	ldr	r3, [r3, #20]
 80057d2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80057d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057da:	6999      	ldr	r1, [r3, #24]
 80057dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	ea40 0301 	orr.w	r3, r0, r1
 80057e6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80057e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057ec:	681a      	ldr	r2, [r3, #0]
 80057ee:	4b8f      	ldr	r3, [pc, #572]	@ (8005a2c <UART_SetConfig+0x2cc>)
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d005      	beq.n	8005800 <UART_SetConfig+0xa0>
 80057f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	4b8d      	ldr	r3, [pc, #564]	@ (8005a30 <UART_SetConfig+0x2d0>)
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d104      	bne.n	800580a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005800:	f7ff f814 	bl	800482c <HAL_RCC_GetPCLK2Freq>
 8005804:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005808:	e003      	b.n	8005812 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800580a:	f7fe fffb 	bl	8004804 <HAL_RCC_GetPCLK1Freq>
 800580e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005816:	69db      	ldr	r3, [r3, #28]
 8005818:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800581c:	f040 810c 	bne.w	8005a38 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005820:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005824:	2200      	movs	r2, #0
 8005826:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800582a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800582e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005832:	4622      	mov	r2, r4
 8005834:	462b      	mov	r3, r5
 8005836:	1891      	adds	r1, r2, r2
 8005838:	65b9      	str	r1, [r7, #88]	@ 0x58
 800583a:	415b      	adcs	r3, r3
 800583c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800583e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005842:	4621      	mov	r1, r4
 8005844:	eb12 0801 	adds.w	r8, r2, r1
 8005848:	4629      	mov	r1, r5
 800584a:	eb43 0901 	adc.w	r9, r3, r1
 800584e:	f04f 0200 	mov.w	r2, #0
 8005852:	f04f 0300 	mov.w	r3, #0
 8005856:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800585a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800585e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005862:	4690      	mov	r8, r2
 8005864:	4699      	mov	r9, r3
 8005866:	4623      	mov	r3, r4
 8005868:	eb18 0303 	adds.w	r3, r8, r3
 800586c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005870:	462b      	mov	r3, r5
 8005872:	eb49 0303 	adc.w	r3, r9, r3
 8005876:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800587a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005886:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800588a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800588e:	460b      	mov	r3, r1
 8005890:	18db      	adds	r3, r3, r3
 8005892:	653b      	str	r3, [r7, #80]	@ 0x50
 8005894:	4613      	mov	r3, r2
 8005896:	eb42 0303 	adc.w	r3, r2, r3
 800589a:	657b      	str	r3, [r7, #84]	@ 0x54
 800589c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80058a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80058a4:	f7fb f980 	bl	8000ba8 <__aeabi_uldivmod>
 80058a8:	4602      	mov	r2, r0
 80058aa:	460b      	mov	r3, r1
 80058ac:	4b61      	ldr	r3, [pc, #388]	@ (8005a34 <UART_SetConfig+0x2d4>)
 80058ae:	fba3 2302 	umull	r2, r3, r3, r2
 80058b2:	095b      	lsrs	r3, r3, #5
 80058b4:	011c      	lsls	r4, r3, #4
 80058b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058ba:	2200      	movs	r2, #0
 80058bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80058c0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80058c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80058c8:	4642      	mov	r2, r8
 80058ca:	464b      	mov	r3, r9
 80058cc:	1891      	adds	r1, r2, r2
 80058ce:	64b9      	str	r1, [r7, #72]	@ 0x48
 80058d0:	415b      	adcs	r3, r3
 80058d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80058d8:	4641      	mov	r1, r8
 80058da:	eb12 0a01 	adds.w	sl, r2, r1
 80058de:	4649      	mov	r1, r9
 80058e0:	eb43 0b01 	adc.w	fp, r3, r1
 80058e4:	f04f 0200 	mov.w	r2, #0
 80058e8:	f04f 0300 	mov.w	r3, #0
 80058ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80058f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80058f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80058f8:	4692      	mov	sl, r2
 80058fa:	469b      	mov	fp, r3
 80058fc:	4643      	mov	r3, r8
 80058fe:	eb1a 0303 	adds.w	r3, sl, r3
 8005902:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005906:	464b      	mov	r3, r9
 8005908:	eb4b 0303 	adc.w	r3, fp, r3
 800590c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800591c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005920:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005924:	460b      	mov	r3, r1
 8005926:	18db      	adds	r3, r3, r3
 8005928:	643b      	str	r3, [r7, #64]	@ 0x40
 800592a:	4613      	mov	r3, r2
 800592c:	eb42 0303 	adc.w	r3, r2, r3
 8005930:	647b      	str	r3, [r7, #68]	@ 0x44
 8005932:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005936:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800593a:	f7fb f935 	bl	8000ba8 <__aeabi_uldivmod>
 800593e:	4602      	mov	r2, r0
 8005940:	460b      	mov	r3, r1
 8005942:	4611      	mov	r1, r2
 8005944:	4b3b      	ldr	r3, [pc, #236]	@ (8005a34 <UART_SetConfig+0x2d4>)
 8005946:	fba3 2301 	umull	r2, r3, r3, r1
 800594a:	095b      	lsrs	r3, r3, #5
 800594c:	2264      	movs	r2, #100	@ 0x64
 800594e:	fb02 f303 	mul.w	r3, r2, r3
 8005952:	1acb      	subs	r3, r1, r3
 8005954:	00db      	lsls	r3, r3, #3
 8005956:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800595a:	4b36      	ldr	r3, [pc, #216]	@ (8005a34 <UART_SetConfig+0x2d4>)
 800595c:	fba3 2302 	umull	r2, r3, r3, r2
 8005960:	095b      	lsrs	r3, r3, #5
 8005962:	005b      	lsls	r3, r3, #1
 8005964:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005968:	441c      	add	r4, r3
 800596a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800596e:	2200      	movs	r2, #0
 8005970:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005974:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005978:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800597c:	4642      	mov	r2, r8
 800597e:	464b      	mov	r3, r9
 8005980:	1891      	adds	r1, r2, r2
 8005982:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005984:	415b      	adcs	r3, r3
 8005986:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005988:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800598c:	4641      	mov	r1, r8
 800598e:	1851      	adds	r1, r2, r1
 8005990:	6339      	str	r1, [r7, #48]	@ 0x30
 8005992:	4649      	mov	r1, r9
 8005994:	414b      	adcs	r3, r1
 8005996:	637b      	str	r3, [r7, #52]	@ 0x34
 8005998:	f04f 0200 	mov.w	r2, #0
 800599c:	f04f 0300 	mov.w	r3, #0
 80059a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80059a4:	4659      	mov	r1, fp
 80059a6:	00cb      	lsls	r3, r1, #3
 80059a8:	4651      	mov	r1, sl
 80059aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059ae:	4651      	mov	r1, sl
 80059b0:	00ca      	lsls	r2, r1, #3
 80059b2:	4610      	mov	r0, r2
 80059b4:	4619      	mov	r1, r3
 80059b6:	4603      	mov	r3, r0
 80059b8:	4642      	mov	r2, r8
 80059ba:	189b      	adds	r3, r3, r2
 80059bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80059c0:	464b      	mov	r3, r9
 80059c2:	460a      	mov	r2, r1
 80059c4:	eb42 0303 	adc.w	r3, r2, r3
 80059c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80059cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80059d8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80059dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80059e0:	460b      	mov	r3, r1
 80059e2:	18db      	adds	r3, r3, r3
 80059e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80059e6:	4613      	mov	r3, r2
 80059e8:	eb42 0303 	adc.w	r3, r2, r3
 80059ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80059f2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80059f6:	f7fb f8d7 	bl	8000ba8 <__aeabi_uldivmod>
 80059fa:	4602      	mov	r2, r0
 80059fc:	460b      	mov	r3, r1
 80059fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005a34 <UART_SetConfig+0x2d4>)
 8005a00:	fba3 1302 	umull	r1, r3, r3, r2
 8005a04:	095b      	lsrs	r3, r3, #5
 8005a06:	2164      	movs	r1, #100	@ 0x64
 8005a08:	fb01 f303 	mul.w	r3, r1, r3
 8005a0c:	1ad3      	subs	r3, r2, r3
 8005a0e:	00db      	lsls	r3, r3, #3
 8005a10:	3332      	adds	r3, #50	@ 0x32
 8005a12:	4a08      	ldr	r2, [pc, #32]	@ (8005a34 <UART_SetConfig+0x2d4>)
 8005a14:	fba2 2303 	umull	r2, r3, r2, r3
 8005a18:	095b      	lsrs	r3, r3, #5
 8005a1a:	f003 0207 	and.w	r2, r3, #7
 8005a1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4422      	add	r2, r4
 8005a26:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005a28:	e106      	b.n	8005c38 <UART_SetConfig+0x4d8>
 8005a2a:	bf00      	nop
 8005a2c:	40011000 	.word	0x40011000
 8005a30:	40011400 	.word	0x40011400
 8005a34:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005a38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005a42:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005a46:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005a4a:	4642      	mov	r2, r8
 8005a4c:	464b      	mov	r3, r9
 8005a4e:	1891      	adds	r1, r2, r2
 8005a50:	6239      	str	r1, [r7, #32]
 8005a52:	415b      	adcs	r3, r3
 8005a54:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a56:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005a5a:	4641      	mov	r1, r8
 8005a5c:	1854      	adds	r4, r2, r1
 8005a5e:	4649      	mov	r1, r9
 8005a60:	eb43 0501 	adc.w	r5, r3, r1
 8005a64:	f04f 0200 	mov.w	r2, #0
 8005a68:	f04f 0300 	mov.w	r3, #0
 8005a6c:	00eb      	lsls	r3, r5, #3
 8005a6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005a72:	00e2      	lsls	r2, r4, #3
 8005a74:	4614      	mov	r4, r2
 8005a76:	461d      	mov	r5, r3
 8005a78:	4643      	mov	r3, r8
 8005a7a:	18e3      	adds	r3, r4, r3
 8005a7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005a80:	464b      	mov	r3, r9
 8005a82:	eb45 0303 	adc.w	r3, r5, r3
 8005a86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005a8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005a96:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005a9a:	f04f 0200 	mov.w	r2, #0
 8005a9e:	f04f 0300 	mov.w	r3, #0
 8005aa2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005aa6:	4629      	mov	r1, r5
 8005aa8:	008b      	lsls	r3, r1, #2
 8005aaa:	4621      	mov	r1, r4
 8005aac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ab0:	4621      	mov	r1, r4
 8005ab2:	008a      	lsls	r2, r1, #2
 8005ab4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005ab8:	f7fb f876 	bl	8000ba8 <__aeabi_uldivmod>
 8005abc:	4602      	mov	r2, r0
 8005abe:	460b      	mov	r3, r1
 8005ac0:	4b60      	ldr	r3, [pc, #384]	@ (8005c44 <UART_SetConfig+0x4e4>)
 8005ac2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ac6:	095b      	lsrs	r3, r3, #5
 8005ac8:	011c      	lsls	r4, r3, #4
 8005aca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ace:	2200      	movs	r2, #0
 8005ad0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005ad4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005ad8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005adc:	4642      	mov	r2, r8
 8005ade:	464b      	mov	r3, r9
 8005ae0:	1891      	adds	r1, r2, r2
 8005ae2:	61b9      	str	r1, [r7, #24]
 8005ae4:	415b      	adcs	r3, r3
 8005ae6:	61fb      	str	r3, [r7, #28]
 8005ae8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005aec:	4641      	mov	r1, r8
 8005aee:	1851      	adds	r1, r2, r1
 8005af0:	6139      	str	r1, [r7, #16]
 8005af2:	4649      	mov	r1, r9
 8005af4:	414b      	adcs	r3, r1
 8005af6:	617b      	str	r3, [r7, #20]
 8005af8:	f04f 0200 	mov.w	r2, #0
 8005afc:	f04f 0300 	mov.w	r3, #0
 8005b00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005b04:	4659      	mov	r1, fp
 8005b06:	00cb      	lsls	r3, r1, #3
 8005b08:	4651      	mov	r1, sl
 8005b0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005b0e:	4651      	mov	r1, sl
 8005b10:	00ca      	lsls	r2, r1, #3
 8005b12:	4610      	mov	r0, r2
 8005b14:	4619      	mov	r1, r3
 8005b16:	4603      	mov	r3, r0
 8005b18:	4642      	mov	r2, r8
 8005b1a:	189b      	adds	r3, r3, r2
 8005b1c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005b20:	464b      	mov	r3, r9
 8005b22:	460a      	mov	r2, r1
 8005b24:	eb42 0303 	adc.w	r3, r2, r3
 8005b28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005b36:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005b38:	f04f 0200 	mov.w	r2, #0
 8005b3c:	f04f 0300 	mov.w	r3, #0
 8005b40:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005b44:	4649      	mov	r1, r9
 8005b46:	008b      	lsls	r3, r1, #2
 8005b48:	4641      	mov	r1, r8
 8005b4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005b4e:	4641      	mov	r1, r8
 8005b50:	008a      	lsls	r2, r1, #2
 8005b52:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005b56:	f7fb f827 	bl	8000ba8 <__aeabi_uldivmod>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	460b      	mov	r3, r1
 8005b5e:	4611      	mov	r1, r2
 8005b60:	4b38      	ldr	r3, [pc, #224]	@ (8005c44 <UART_SetConfig+0x4e4>)
 8005b62:	fba3 2301 	umull	r2, r3, r3, r1
 8005b66:	095b      	lsrs	r3, r3, #5
 8005b68:	2264      	movs	r2, #100	@ 0x64
 8005b6a:	fb02 f303 	mul.w	r3, r2, r3
 8005b6e:	1acb      	subs	r3, r1, r3
 8005b70:	011b      	lsls	r3, r3, #4
 8005b72:	3332      	adds	r3, #50	@ 0x32
 8005b74:	4a33      	ldr	r2, [pc, #204]	@ (8005c44 <UART_SetConfig+0x4e4>)
 8005b76:	fba2 2303 	umull	r2, r3, r2, r3
 8005b7a:	095b      	lsrs	r3, r3, #5
 8005b7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b80:	441c      	add	r4, r3
 8005b82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b86:	2200      	movs	r2, #0
 8005b88:	673b      	str	r3, [r7, #112]	@ 0x70
 8005b8a:	677a      	str	r2, [r7, #116]	@ 0x74
 8005b8c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005b90:	4642      	mov	r2, r8
 8005b92:	464b      	mov	r3, r9
 8005b94:	1891      	adds	r1, r2, r2
 8005b96:	60b9      	str	r1, [r7, #8]
 8005b98:	415b      	adcs	r3, r3
 8005b9a:	60fb      	str	r3, [r7, #12]
 8005b9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ba0:	4641      	mov	r1, r8
 8005ba2:	1851      	adds	r1, r2, r1
 8005ba4:	6039      	str	r1, [r7, #0]
 8005ba6:	4649      	mov	r1, r9
 8005ba8:	414b      	adcs	r3, r1
 8005baa:	607b      	str	r3, [r7, #4]
 8005bac:	f04f 0200 	mov.w	r2, #0
 8005bb0:	f04f 0300 	mov.w	r3, #0
 8005bb4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005bb8:	4659      	mov	r1, fp
 8005bba:	00cb      	lsls	r3, r1, #3
 8005bbc:	4651      	mov	r1, sl
 8005bbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bc2:	4651      	mov	r1, sl
 8005bc4:	00ca      	lsls	r2, r1, #3
 8005bc6:	4610      	mov	r0, r2
 8005bc8:	4619      	mov	r1, r3
 8005bca:	4603      	mov	r3, r0
 8005bcc:	4642      	mov	r2, r8
 8005bce:	189b      	adds	r3, r3, r2
 8005bd0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005bd2:	464b      	mov	r3, r9
 8005bd4:	460a      	mov	r2, r1
 8005bd6:	eb42 0303 	adc.w	r3, r2, r3
 8005bda:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	2200      	movs	r2, #0
 8005be4:	663b      	str	r3, [r7, #96]	@ 0x60
 8005be6:	667a      	str	r2, [r7, #100]	@ 0x64
 8005be8:	f04f 0200 	mov.w	r2, #0
 8005bec:	f04f 0300 	mov.w	r3, #0
 8005bf0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005bf4:	4649      	mov	r1, r9
 8005bf6:	008b      	lsls	r3, r1, #2
 8005bf8:	4641      	mov	r1, r8
 8005bfa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005bfe:	4641      	mov	r1, r8
 8005c00:	008a      	lsls	r2, r1, #2
 8005c02:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005c06:	f7fa ffcf 	bl	8000ba8 <__aeabi_uldivmod>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	460b      	mov	r3, r1
 8005c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8005c44 <UART_SetConfig+0x4e4>)
 8005c10:	fba3 1302 	umull	r1, r3, r3, r2
 8005c14:	095b      	lsrs	r3, r3, #5
 8005c16:	2164      	movs	r1, #100	@ 0x64
 8005c18:	fb01 f303 	mul.w	r3, r1, r3
 8005c1c:	1ad3      	subs	r3, r2, r3
 8005c1e:	011b      	lsls	r3, r3, #4
 8005c20:	3332      	adds	r3, #50	@ 0x32
 8005c22:	4a08      	ldr	r2, [pc, #32]	@ (8005c44 <UART_SetConfig+0x4e4>)
 8005c24:	fba2 2303 	umull	r2, r3, r2, r3
 8005c28:	095b      	lsrs	r3, r3, #5
 8005c2a:	f003 020f 	and.w	r2, r3, #15
 8005c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4422      	add	r2, r4
 8005c36:	609a      	str	r2, [r3, #8]
}
 8005c38:	bf00      	nop
 8005c3a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c44:	51eb851f 	.word	0x51eb851f

08005c48 <__NVIC_SetPriority>:
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	4603      	mov	r3, r0
 8005c50:	6039      	str	r1, [r7, #0]
 8005c52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	db0a      	blt.n	8005c72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	b2da      	uxtb	r2, r3
 8005c60:	490c      	ldr	r1, [pc, #48]	@ (8005c94 <__NVIC_SetPriority+0x4c>)
 8005c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c66:	0112      	lsls	r2, r2, #4
 8005c68:	b2d2      	uxtb	r2, r2
 8005c6a:	440b      	add	r3, r1
 8005c6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005c70:	e00a      	b.n	8005c88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	b2da      	uxtb	r2, r3
 8005c76:	4908      	ldr	r1, [pc, #32]	@ (8005c98 <__NVIC_SetPriority+0x50>)
 8005c78:	79fb      	ldrb	r3, [r7, #7]
 8005c7a:	f003 030f 	and.w	r3, r3, #15
 8005c7e:	3b04      	subs	r3, #4
 8005c80:	0112      	lsls	r2, r2, #4
 8005c82:	b2d2      	uxtb	r2, r2
 8005c84:	440b      	add	r3, r1
 8005c86:	761a      	strb	r2, [r3, #24]
}
 8005c88:	bf00      	nop
 8005c8a:	370c      	adds	r7, #12
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr
 8005c94:	e000e100 	.word	0xe000e100
 8005c98:	e000ed00 	.word	0xe000ed00

08005c9c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005ca0:	2100      	movs	r1, #0
 8005ca2:	f06f 0004 	mvn.w	r0, #4
 8005ca6:	f7ff ffcf 	bl	8005c48 <__NVIC_SetPriority>
#endif
}
 8005caa:	bf00      	nop
 8005cac:	bd80      	pop	{r7, pc}
	...

08005cb0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005cb6:	f3ef 8305 	mrs	r3, IPSR
 8005cba:	603b      	str	r3, [r7, #0]
  return(result);
 8005cbc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d003      	beq.n	8005cca <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005cc2:	f06f 0305 	mvn.w	r3, #5
 8005cc6:	607b      	str	r3, [r7, #4]
 8005cc8:	e00c      	b.n	8005ce4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005cca:	4b0a      	ldr	r3, [pc, #40]	@ (8005cf4 <osKernelInitialize+0x44>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d105      	bne.n	8005cde <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005cd2:	4b08      	ldr	r3, [pc, #32]	@ (8005cf4 <osKernelInitialize+0x44>)
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	607b      	str	r3, [r7, #4]
 8005cdc:	e002      	b.n	8005ce4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005cde:	f04f 33ff 	mov.w	r3, #4294967295
 8005ce2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005ce4:	687b      	ldr	r3, [r7, #4]
}
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	370c      	adds	r7, #12
 8005cea:	46bd      	mov	sp, r7
 8005cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf0:	4770      	bx	lr
 8005cf2:	bf00      	nop
 8005cf4:	20001ffc 	.word	0x20001ffc

08005cf8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b082      	sub	sp, #8
 8005cfc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005cfe:	f3ef 8305 	mrs	r3, IPSR
 8005d02:	603b      	str	r3, [r7, #0]
  return(result);
 8005d04:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d003      	beq.n	8005d12 <osKernelStart+0x1a>
    stat = osErrorISR;
 8005d0a:	f06f 0305 	mvn.w	r3, #5
 8005d0e:	607b      	str	r3, [r7, #4]
 8005d10:	e010      	b.n	8005d34 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005d12:	4b0b      	ldr	r3, [pc, #44]	@ (8005d40 <osKernelStart+0x48>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d109      	bne.n	8005d2e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005d1a:	f7ff ffbf 	bl	8005c9c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005d1e:	4b08      	ldr	r3, [pc, #32]	@ (8005d40 <osKernelStart+0x48>)
 8005d20:	2202      	movs	r2, #2
 8005d22:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005d24:	f001 fdba 	bl	800789c <vTaskStartScheduler>
      stat = osOK;
 8005d28:	2300      	movs	r3, #0
 8005d2a:	607b      	str	r3, [r7, #4]
 8005d2c:	e002      	b.n	8005d34 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8005d32:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005d34:	687b      	ldr	r3, [r7, #4]
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3708      	adds	r7, #8
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}
 8005d3e:	bf00      	nop
 8005d40:	20001ffc 	.word	0x20001ffc

08005d44 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b08e      	sub	sp, #56	@ 0x38
 8005d48:	af04      	add	r7, sp, #16
 8005d4a:	60f8      	str	r0, [r7, #12]
 8005d4c:	60b9      	str	r1, [r7, #8]
 8005d4e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005d50:	2300      	movs	r3, #0
 8005d52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d54:	f3ef 8305 	mrs	r3, IPSR
 8005d58:	617b      	str	r3, [r7, #20]
  return(result);
 8005d5a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d17e      	bne.n	8005e5e <osThreadNew+0x11a>
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d07b      	beq.n	8005e5e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005d66:	2380      	movs	r3, #128	@ 0x80
 8005d68:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005d6a:	2318      	movs	r3, #24
 8005d6c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005d72:	f04f 33ff 	mov.w	r3, #4294967295
 8005d76:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d045      	beq.n	8005e0a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d002      	beq.n	8005d8c <osThreadNew+0x48>
        name = attr->name;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	699b      	ldr	r3, [r3, #24]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d002      	beq.n	8005d9a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	699b      	ldr	r3, [r3, #24]
 8005d98:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005d9a:	69fb      	ldr	r3, [r7, #28]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d008      	beq.n	8005db2 <osThreadNew+0x6e>
 8005da0:	69fb      	ldr	r3, [r7, #28]
 8005da2:	2b38      	cmp	r3, #56	@ 0x38
 8005da4:	d805      	bhi.n	8005db2 <osThreadNew+0x6e>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	f003 0301 	and.w	r3, r3, #1
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d001      	beq.n	8005db6 <osThreadNew+0x72>
        return (NULL);
 8005db2:	2300      	movs	r3, #0
 8005db4:	e054      	b.n	8005e60 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	695b      	ldr	r3, [r3, #20]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d003      	beq.n	8005dc6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	695b      	ldr	r3, [r3, #20]
 8005dc2:	089b      	lsrs	r3, r3, #2
 8005dc4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00e      	beq.n	8005dec <osThreadNew+0xa8>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	68db      	ldr	r3, [r3, #12]
 8005dd2:	2b5b      	cmp	r3, #91	@ 0x5b
 8005dd4:	d90a      	bls.n	8005dec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d006      	beq.n	8005dec <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d002      	beq.n	8005dec <osThreadNew+0xa8>
        mem = 1;
 8005de6:	2301      	movs	r3, #1
 8005de8:	61bb      	str	r3, [r7, #24]
 8005dea:	e010      	b.n	8005e0e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d10c      	bne.n	8005e0e <osThreadNew+0xca>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	68db      	ldr	r3, [r3, #12]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d108      	bne.n	8005e0e <osThreadNew+0xca>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	691b      	ldr	r3, [r3, #16]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d104      	bne.n	8005e0e <osThreadNew+0xca>
          mem = 0;
 8005e04:	2300      	movs	r3, #0
 8005e06:	61bb      	str	r3, [r7, #24]
 8005e08:	e001      	b.n	8005e0e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005e0e:	69bb      	ldr	r3, [r7, #24]
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d110      	bne.n	8005e36 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005e1c:	9202      	str	r2, [sp, #8]
 8005e1e:	9301      	str	r3, [sp, #4]
 8005e20:	69fb      	ldr	r3, [r7, #28]
 8005e22:	9300      	str	r3, [sp, #0]
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	6a3a      	ldr	r2, [r7, #32]
 8005e28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f001 fb10 	bl	8007450 <xTaskCreateStatic>
 8005e30:	4603      	mov	r3, r0
 8005e32:	613b      	str	r3, [r7, #16]
 8005e34:	e013      	b.n	8005e5e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d110      	bne.n	8005e5e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005e3c:	6a3b      	ldr	r3, [r7, #32]
 8005e3e:	b29a      	uxth	r2, r3
 8005e40:	f107 0310 	add.w	r3, r7, #16
 8005e44:	9301      	str	r3, [sp, #4]
 8005e46:	69fb      	ldr	r3, [r7, #28]
 8005e48:	9300      	str	r3, [sp, #0]
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005e4e:	68f8      	ldr	r0, [r7, #12]
 8005e50:	f001 fb5e 	bl	8007510 <xTaskCreate>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d001      	beq.n	8005e5e <osThreadNew+0x11a>
            hTask = NULL;
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005e5e:	693b      	ldr	r3, [r7, #16]
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3728      	adds	r7, #40	@ 0x28
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}

08005e68 <TimerCallback>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_TIMER == 1)

static void TimerCallback (TimerHandle_t hTimer) {
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  TimerCallback_t *callb;

  callb = (TimerCallback_t *)pvTimerGetTimerID (hTimer);
 8005e70:	6878      	ldr	r0, [r7, #4]
 8005e72:	f002 ff3b 	bl	8008cec <pvTimerGetTimerID>
 8005e76:	60f8      	str	r0, [r7, #12]

  if (callb != NULL) {
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d005      	beq.n	8005e8a <TimerCallback+0x22>
    callb->func (callb->arg);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68fa      	ldr	r2, [r7, #12]
 8005e84:	6852      	ldr	r2, [r2, #4]
 8005e86:	4610      	mov	r0, r2
 8005e88:	4798      	blx	r3
  }
}
 8005e8a:	bf00      	nop
 8005e8c:	3710      	adds	r7, #16
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	bd80      	pop	{r7, pc}
	...

08005e94 <osTimerNew>:

osTimerId_t osTimerNew (osTimerFunc_t func, osTimerType_t type, void *argument, const osTimerAttr_t *attr) {
 8005e94:	b580      	push	{r7, lr}
 8005e96:	b08c      	sub	sp, #48	@ 0x30
 8005e98:	af02      	add	r7, sp, #8
 8005e9a:	60f8      	str	r0, [r7, #12]
 8005e9c:	607a      	str	r2, [r7, #4]
 8005e9e:	603b      	str	r3, [r7, #0]
 8005ea0:	460b      	mov	r3, r1
 8005ea2:	72fb      	strb	r3, [r7, #11]
  TimerHandle_t hTimer;
  TimerCallback_t *callb;
  UBaseType_t reload;
  int32_t mem;

  hTimer = NULL;
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ea8:	f3ef 8305 	mrs	r3, IPSR
 8005eac:	613b      	str	r3, [r7, #16]
  return(result);
 8005eae:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (func != NULL)) {
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d163      	bne.n	8005f7c <osTimerNew+0xe8>
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d060      	beq.n	8005f7c <osTimerNew+0xe8>
    /* Allocate memory to store callback function and argument */
    callb = pvPortMalloc (sizeof(TimerCallback_t));
 8005eba:	2008      	movs	r0, #8
 8005ebc:	f003 f98e 	bl	80091dc <pvPortMalloc>
 8005ec0:	6178      	str	r0, [r7, #20]

    if (callb != NULL) {
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d059      	beq.n	8005f7c <osTimerNew+0xe8>
      callb->func = func;
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	68fa      	ldr	r2, [r7, #12]
 8005ecc:	601a      	str	r2, [r3, #0]
      callb->arg  = argument;
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	687a      	ldr	r2, [r7, #4]
 8005ed2:	605a      	str	r2, [r3, #4]

      if (type == osTimerOnce) {
 8005ed4:	7afb      	ldrb	r3, [r7, #11]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d102      	bne.n	8005ee0 <osTimerNew+0x4c>
        reload = pdFALSE;
 8005eda:	2300      	movs	r3, #0
 8005edc:	61fb      	str	r3, [r7, #28]
 8005ede:	e001      	b.n	8005ee4 <osTimerNew+0x50>
      } else {
        reload = pdTRUE;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	61fb      	str	r3, [r7, #28]
      }

      mem  = -1;
 8005ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ee8:	61bb      	str	r3, [r7, #24]
      name = NULL;
 8005eea:	2300      	movs	r3, #0
 8005eec:	627b      	str	r3, [r7, #36]	@ 0x24

      if (attr != NULL) {
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d01c      	beq.n	8005f2e <osTimerNew+0x9a>
        if (attr->name != NULL) {
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d002      	beq.n	8005f02 <osTimerNew+0x6e>
          name = attr->name;
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticTimer_t))) {
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	689b      	ldr	r3, [r3, #8]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d006      	beq.n	8005f18 <osTimerNew+0x84>
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	68db      	ldr	r3, [r3, #12]
 8005f0e:	2b2b      	cmp	r3, #43	@ 0x2b
 8005f10:	d902      	bls.n	8005f18 <osTimerNew+0x84>
          mem = 1;
 8005f12:	2301      	movs	r3, #1
 8005f14:	61bb      	str	r3, [r7, #24]
 8005f16:	e00c      	b.n	8005f32 <osTimerNew+0x9e>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d108      	bne.n	8005f32 <osTimerNew+0x9e>
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	68db      	ldr	r3, [r3, #12]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d104      	bne.n	8005f32 <osTimerNew+0x9e>
            mem = 0;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	61bb      	str	r3, [r7, #24]
 8005f2c:	e001      	b.n	8005f32 <osTimerNew+0x9e>
          }
        }
      }
      else {
        mem = 0;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	2b01      	cmp	r3, #1
 8005f36:	d10c      	bne.n	8005f52 <osTimerNew+0xbe>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          hTimer = xTimerCreateStatic (name, 1, reload, callb, TimerCallback, (StaticTimer_t *)attr->cb_mem);
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	9301      	str	r3, [sp, #4]
 8005f3e:	4b12      	ldr	r3, [pc, #72]	@ (8005f88 <osTimerNew+0xf4>)
 8005f40:	9300      	str	r3, [sp, #0]
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	69fa      	ldr	r2, [r7, #28]
 8005f46:	2101      	movs	r1, #1
 8005f48:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005f4a:	f002 fb42 	bl	80085d2 <xTimerCreateStatic>
 8005f4e:	6238      	str	r0, [r7, #32]
 8005f50:	e00b      	b.n	8005f6a <osTimerNew+0xd6>
        #endif
      }
      else {
        if (mem == 0) {
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d108      	bne.n	8005f6a <osTimerNew+0xd6>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hTimer = xTimerCreate (name, 1, reload, callb, TimerCallback);
 8005f58:	4b0b      	ldr	r3, [pc, #44]	@ (8005f88 <osTimerNew+0xf4>)
 8005f5a:	9300      	str	r3, [sp, #0]
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	69fa      	ldr	r2, [r7, #28]
 8005f60:	2101      	movs	r1, #1
 8005f62:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005f64:	f002 fb14 	bl	8008590 <xTimerCreate>
 8005f68:	6238      	str	r0, [r7, #32]
          #endif
        }
      }

      if ((hTimer == NULL) && (callb != NULL)) {
 8005f6a:	6a3b      	ldr	r3, [r7, #32]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d105      	bne.n	8005f7c <osTimerNew+0xe8>
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d002      	beq.n	8005f7c <osTimerNew+0xe8>
        vPortFree (callb);
 8005f76:	6978      	ldr	r0, [r7, #20]
 8005f78:	f003 f9fe 	bl	8009378 <vPortFree>
      }
    }
  }

  return ((osTimerId_t)hTimer);
 8005f7c:	6a3b      	ldr	r3, [r7, #32]
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3728      	adds	r7, #40	@ 0x28
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	08005e69 	.word	0x08005e69

08005f8c <osTimerStart>:
  }

  return (p);
}

osStatus_t osTimerStart (osTimerId_t timer_id, uint32_t ticks) {
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b088      	sub	sp, #32
 8005f90:	af02      	add	r7, sp, #8
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  TimerHandle_t hTimer = (TimerHandle_t)timer_id;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f9a:	f3ef 8305 	mrs	r3, IPSR
 8005f9e:	60fb      	str	r3, [r7, #12]
  return(result);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d003      	beq.n	8005fae <osTimerStart+0x22>
    stat = osErrorISR;
 8005fa6:	f06f 0305 	mvn.w	r3, #5
 8005faa:	617b      	str	r3, [r7, #20]
 8005fac:	e017      	b.n	8005fde <osTimerStart+0x52>
  }
  else if (hTimer == NULL) {
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d103      	bne.n	8005fbc <osTimerStart+0x30>
    stat = osErrorParameter;
 8005fb4:	f06f 0303 	mvn.w	r3, #3
 8005fb8:	617b      	str	r3, [r7, #20]
 8005fba:	e010      	b.n	8005fde <osTimerStart+0x52>
  }
  else {
    if (xTimerChangePeriod (hTimer, ticks, 0) == pdPASS) {
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	9300      	str	r3, [sp, #0]
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	683a      	ldr	r2, [r7, #0]
 8005fc4:	2104      	movs	r1, #4
 8005fc6:	6938      	ldr	r0, [r7, #16]
 8005fc8:	f002 fb80 	bl	80086cc <xTimerGenericCommand>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2b01      	cmp	r3, #1
 8005fd0:	d102      	bne.n	8005fd8 <osTimerStart+0x4c>
      stat = osOK;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	617b      	str	r3, [r7, #20]
 8005fd6:	e002      	b.n	8005fde <osTimerStart+0x52>
    } else {
      stat = osErrorResource;
 8005fd8:	f06f 0302 	mvn.w	r3, #2
 8005fdc:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8005fde:	697b      	ldr	r3, [r7, #20]
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3718      	adds	r7, #24
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b08a      	sub	sp, #40	@ 0x28
 8005fec:	af02      	add	r7, sp, #8
 8005fee:	60f8      	str	r0, [r7, #12]
 8005ff0:	60b9      	str	r1, [r7, #8]
 8005ff2:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ff8:	f3ef 8305 	mrs	r3, IPSR
 8005ffc:	613b      	str	r3, [r7, #16]
  return(result);
 8005ffe:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006000:	2b00      	cmp	r3, #0
 8006002:	d175      	bne.n	80060f0 <osSemaphoreNew+0x108>
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d072      	beq.n	80060f0 <osSemaphoreNew+0x108>
 800600a:	68ba      	ldr	r2, [r7, #8]
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	429a      	cmp	r2, r3
 8006010:	d86e      	bhi.n	80060f0 <osSemaphoreNew+0x108>
    mem = -1;
 8006012:	f04f 33ff 	mov.w	r3, #4294967295
 8006016:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d015      	beq.n	800604a <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	689b      	ldr	r3, [r3, #8]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d006      	beq.n	8006034 <osSemaphoreNew+0x4c>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	68db      	ldr	r3, [r3, #12]
 800602a:	2b4f      	cmp	r3, #79	@ 0x4f
 800602c:	d902      	bls.n	8006034 <osSemaphoreNew+0x4c>
        mem = 1;
 800602e:	2301      	movs	r3, #1
 8006030:	61bb      	str	r3, [r7, #24]
 8006032:	e00c      	b.n	800604e <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d108      	bne.n	800604e <osSemaphoreNew+0x66>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	68db      	ldr	r3, [r3, #12]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d104      	bne.n	800604e <osSemaphoreNew+0x66>
          mem = 0;
 8006044:	2300      	movs	r3, #0
 8006046:	61bb      	str	r3, [r7, #24]
 8006048:	e001      	b.n	800604e <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800604a:	2300      	movs	r3, #0
 800604c:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800604e:	69bb      	ldr	r3, [r7, #24]
 8006050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006054:	d04c      	beq.n	80060f0 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2b01      	cmp	r3, #1
 800605a:	d128      	bne.n	80060ae <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800605c:	69bb      	ldr	r3, [r7, #24]
 800605e:	2b01      	cmp	r3, #1
 8006060:	d10a      	bne.n	8006078 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	2203      	movs	r2, #3
 8006068:	9200      	str	r2, [sp, #0]
 800606a:	2200      	movs	r2, #0
 800606c:	2100      	movs	r1, #0
 800606e:	2001      	movs	r0, #1
 8006070:	f000 fa2c 	bl	80064cc <xQueueGenericCreateStatic>
 8006074:	61f8      	str	r0, [r7, #28]
 8006076:	e005      	b.n	8006084 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8006078:	2203      	movs	r2, #3
 800607a:	2100      	movs	r1, #0
 800607c:	2001      	movs	r0, #1
 800607e:	f000 faa2 	bl	80065c6 <xQueueGenericCreate>
 8006082:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006084:	69fb      	ldr	r3, [r7, #28]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d022      	beq.n	80060d0 <osSemaphoreNew+0xe8>
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d01f      	beq.n	80060d0 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006090:	2300      	movs	r3, #0
 8006092:	2200      	movs	r2, #0
 8006094:	2100      	movs	r1, #0
 8006096:	69f8      	ldr	r0, [r7, #28]
 8006098:	f000 fb62 	bl	8006760 <xQueueGenericSend>
 800609c:	4603      	mov	r3, r0
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d016      	beq.n	80060d0 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80060a2:	69f8      	ldr	r0, [r7, #28]
 80060a4:	f001 f800 	bl	80070a8 <vQueueDelete>
            hSemaphore = NULL;
 80060a8:	2300      	movs	r3, #0
 80060aa:	61fb      	str	r3, [r7, #28]
 80060ac:	e010      	b.n	80060d0 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d108      	bne.n	80060c6 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	461a      	mov	r2, r3
 80060ba:	68b9      	ldr	r1, [r7, #8]
 80060bc:	68f8      	ldr	r0, [r7, #12]
 80060be:	f000 fae0 	bl	8006682 <xQueueCreateCountingSemaphoreStatic>
 80060c2:	61f8      	str	r0, [r7, #28]
 80060c4:	e004      	b.n	80060d0 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80060c6:	68b9      	ldr	r1, [r7, #8]
 80060c8:	68f8      	ldr	r0, [r7, #12]
 80060ca:	f000 fb13 	bl	80066f4 <xQueueCreateCountingSemaphore>
 80060ce:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80060d0:	69fb      	ldr	r3, [r7, #28]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d00c      	beq.n	80060f0 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d003      	beq.n	80060e4 <osSemaphoreNew+0xfc>
          name = attr->name;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	617b      	str	r3, [r7, #20]
 80060e2:	e001      	b.n	80060e8 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80060e4:	2300      	movs	r3, #0
 80060e6:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80060e8:	6979      	ldr	r1, [r7, #20]
 80060ea:	69f8      	ldr	r0, [r7, #28]
 80060ec:	f001 f928 	bl	8007340 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80060f0:	69fb      	ldr	r3, [r7, #28]
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3720      	adds	r7, #32
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}
	...

080060fc <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b086      	sub	sp, #24
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
 8006104:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800610a:	2300      	movs	r3, #0
 800610c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d103      	bne.n	800611c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8006114:	f06f 0303 	mvn.w	r3, #3
 8006118:	617b      	str	r3, [r7, #20]
 800611a:	e039      	b.n	8006190 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800611c:	f3ef 8305 	mrs	r3, IPSR
 8006120:	60fb      	str	r3, [r7, #12]
  return(result);
 8006122:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006124:	2b00      	cmp	r3, #0
 8006126:	d022      	beq.n	800616e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d003      	beq.n	8006136 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800612e:	f06f 0303 	mvn.w	r3, #3
 8006132:	617b      	str	r3, [r7, #20]
 8006134:	e02c      	b.n	8006190 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8006136:	2300      	movs	r3, #0
 8006138:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800613a:	f107 0308 	add.w	r3, r7, #8
 800613e:	461a      	mov	r2, r3
 8006140:	2100      	movs	r1, #0
 8006142:	6938      	ldr	r0, [r7, #16]
 8006144:	f000 ff2e 	bl	8006fa4 <xQueueReceiveFromISR>
 8006148:	4603      	mov	r3, r0
 800614a:	2b01      	cmp	r3, #1
 800614c:	d003      	beq.n	8006156 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800614e:	f06f 0302 	mvn.w	r3, #2
 8006152:	617b      	str	r3, [r7, #20]
 8006154:	e01c      	b.n	8006190 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d019      	beq.n	8006190 <osSemaphoreAcquire+0x94>
 800615c:	4b0f      	ldr	r3, [pc, #60]	@ (800619c <osSemaphoreAcquire+0xa0>)
 800615e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006162:	601a      	str	r2, [r3, #0]
 8006164:	f3bf 8f4f 	dsb	sy
 8006168:	f3bf 8f6f 	isb	sy
 800616c:	e010      	b.n	8006190 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800616e:	6839      	ldr	r1, [r7, #0]
 8006170:	6938      	ldr	r0, [r7, #16]
 8006172:	f000 fe07 	bl	8006d84 <xQueueSemaphoreTake>
 8006176:	4603      	mov	r3, r0
 8006178:	2b01      	cmp	r3, #1
 800617a:	d009      	beq.n	8006190 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d003      	beq.n	800618a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8006182:	f06f 0301 	mvn.w	r3, #1
 8006186:	617b      	str	r3, [r7, #20]
 8006188:	e002      	b.n	8006190 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800618a:	f06f 0302 	mvn.w	r3, #2
 800618e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8006190:	697b      	ldr	r3, [r7, #20]
}
 8006192:	4618      	mov	r0, r3
 8006194:	3718      	adds	r7, #24
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
 800619a:	bf00      	nop
 800619c:	e000ed04 	.word	0xe000ed04

080061a0 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b086      	sub	sp, #24
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80061ac:	2300      	movs	r3, #0
 80061ae:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d103      	bne.n	80061be <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80061b6:	f06f 0303 	mvn.w	r3, #3
 80061ba:	617b      	str	r3, [r7, #20]
 80061bc:	e02c      	b.n	8006218 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80061be:	f3ef 8305 	mrs	r3, IPSR
 80061c2:	60fb      	str	r3, [r7, #12]
  return(result);
 80061c4:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d01a      	beq.n	8006200 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80061ca:	2300      	movs	r3, #0
 80061cc:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80061ce:	f107 0308 	add.w	r3, r7, #8
 80061d2:	4619      	mov	r1, r3
 80061d4:	6938      	ldr	r0, [r7, #16]
 80061d6:	f000 fc63 	bl	8006aa0 <xQueueGiveFromISR>
 80061da:	4603      	mov	r3, r0
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d003      	beq.n	80061e8 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80061e0:	f06f 0302 	mvn.w	r3, #2
 80061e4:	617b      	str	r3, [r7, #20]
 80061e6:	e017      	b.n	8006218 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d014      	beq.n	8006218 <osSemaphoreRelease+0x78>
 80061ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006224 <osSemaphoreRelease+0x84>)
 80061f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061f4:	601a      	str	r2, [r3, #0]
 80061f6:	f3bf 8f4f 	dsb	sy
 80061fa:	f3bf 8f6f 	isb	sy
 80061fe:	e00b      	b.n	8006218 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006200:	2300      	movs	r3, #0
 8006202:	2200      	movs	r2, #0
 8006204:	2100      	movs	r1, #0
 8006206:	6938      	ldr	r0, [r7, #16]
 8006208:	f000 faaa 	bl	8006760 <xQueueGenericSend>
 800620c:	4603      	mov	r3, r0
 800620e:	2b01      	cmp	r3, #1
 8006210:	d002      	beq.n	8006218 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8006212:	f06f 0302 	mvn.w	r3, #2
 8006216:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006218:	697b      	ldr	r3, [r7, #20]
}
 800621a:	4618      	mov	r0, r3
 800621c:	3718      	adds	r7, #24
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}
 8006222:	bf00      	nop
 8006224:	e000ed04 	.word	0xe000ed04

08006228 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	4a07      	ldr	r2, [pc, #28]	@ (8006254 <vApplicationGetIdleTaskMemory+0x2c>)
 8006238:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	4a06      	ldr	r2, [pc, #24]	@ (8006258 <vApplicationGetIdleTaskMemory+0x30>)
 800623e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2280      	movs	r2, #128	@ 0x80
 8006244:	601a      	str	r2, [r3, #0]
}
 8006246:	bf00      	nop
 8006248:	3714      	adds	r7, #20
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop
 8006254:	20002000 	.word	0x20002000
 8006258:	2000205c 	.word	0x2000205c

0800625c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800625c:	b480      	push	{r7}
 800625e:	b085      	sub	sp, #20
 8006260:	af00      	add	r7, sp, #0
 8006262:	60f8      	str	r0, [r7, #12]
 8006264:	60b9      	str	r1, [r7, #8]
 8006266:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	4a07      	ldr	r2, [pc, #28]	@ (8006288 <vApplicationGetTimerTaskMemory+0x2c>)
 800626c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	4a06      	ldr	r2, [pc, #24]	@ (800628c <vApplicationGetTimerTaskMemory+0x30>)
 8006272:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800627a:	601a      	str	r2, [r3, #0]
}
 800627c:	bf00      	nop
 800627e:	3714      	adds	r7, #20
 8006280:	46bd      	mov	sp, r7
 8006282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006286:	4770      	bx	lr
 8006288:	2000225c 	.word	0x2000225c
 800628c:	200022b8 	.word	0x200022b8

08006290 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006290:	b480      	push	{r7}
 8006292:	b083      	sub	sp, #12
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f103 0208 	add.w	r2, r3, #8
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f04f 32ff 	mov.w	r2, #4294967295
 80062a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f103 0208 	add.w	r2, r3, #8
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	f103 0208 	add.w	r2, r3, #8
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2200      	movs	r2, #0
 80062c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80062c4:	bf00      	nop
 80062c6:	370c      	adds	r7, #12
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80062d0:	b480      	push	{r7}
 80062d2:	b083      	sub	sp, #12
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80062de:	bf00      	nop
 80062e0:	370c      	adds	r7, #12
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr

080062ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80062ea:	b480      	push	{r7}
 80062ec:	b085      	sub	sp, #20
 80062ee:	af00      	add	r7, sp, #0
 80062f0:	6078      	str	r0, [r7, #4]
 80062f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	68fa      	ldr	r2, [r7, #12]
 80062fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	689a      	ldr	r2, [r3, #8]
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	683a      	ldr	r2, [r7, #0]
 800630e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	683a      	ldr	r2, [r7, #0]
 8006314:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	1c5a      	adds	r2, r3, #1
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	601a      	str	r2, [r3, #0]
}
 8006326:	bf00      	nop
 8006328:	3714      	adds	r7, #20
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr

08006332 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006332:	b480      	push	{r7}
 8006334:	b085      	sub	sp, #20
 8006336:	af00      	add	r7, sp, #0
 8006338:	6078      	str	r0, [r7, #4]
 800633a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800633c:	683b      	ldr	r3, [r7, #0]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006348:	d103      	bne.n	8006352 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	60fb      	str	r3, [r7, #12]
 8006350:	e00c      	b.n	800636c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	3308      	adds	r3, #8
 8006356:	60fb      	str	r3, [r7, #12]
 8006358:	e002      	b.n	8006360 <vListInsert+0x2e>
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	60fb      	str	r3, [r7, #12]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	68ba      	ldr	r2, [r7, #8]
 8006368:	429a      	cmp	r2, r3
 800636a:	d2f6      	bcs.n	800635a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	685a      	ldr	r2, [r3, #4]
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	685b      	ldr	r3, [r3, #4]
 8006378:	683a      	ldr	r2, [r7, #0]
 800637a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	68fa      	ldr	r2, [r7, #12]
 8006380:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	683a      	ldr	r2, [r7, #0]
 8006386:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006388:	683b      	ldr	r3, [r7, #0]
 800638a:	687a      	ldr	r2, [r7, #4]
 800638c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	1c5a      	adds	r2, r3, #1
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	601a      	str	r2, [r3, #0]
}
 8006398:	bf00      	nop
 800639a:	3714      	adds	r7, #20
 800639c:	46bd      	mov	sp, r7
 800639e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a2:	4770      	bx	lr

080063a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80063a4:	b480      	push	{r7}
 80063a6:	b085      	sub	sp, #20
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	691b      	ldr	r3, [r3, #16]
 80063b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	687a      	ldr	r2, [r7, #4]
 80063b8:	6892      	ldr	r2, [r2, #8]
 80063ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	687a      	ldr	r2, [r7, #4]
 80063c2:	6852      	ldr	r2, [r2, #4]
 80063c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	687a      	ldr	r2, [r7, #4]
 80063cc:	429a      	cmp	r2, r3
 80063ce:	d103      	bne.n	80063d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	689a      	ldr	r2, [r3, #8]
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2200      	movs	r2, #0
 80063dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	1e5a      	subs	r2, r3, #1
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3714      	adds	r7, #20
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr

080063f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
 8006400:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d10b      	bne.n	8006424 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800640c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006410:	f383 8811 	msr	BASEPRI, r3
 8006414:	f3bf 8f6f 	isb	sy
 8006418:	f3bf 8f4f 	dsb	sy
 800641c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800641e:	bf00      	nop
 8006420:	bf00      	nop
 8006422:	e7fd      	b.n	8006420 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006424:	f002 fdb8 	bl	8008f98 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006430:	68f9      	ldr	r1, [r7, #12]
 8006432:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006434:	fb01 f303 	mul.w	r3, r1, r3
 8006438:	441a      	add	r2, r3
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681a      	ldr	r2, [r3, #0]
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006454:	3b01      	subs	r3, #1
 8006456:	68f9      	ldr	r1, [r7, #12]
 8006458:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800645a:	fb01 f303 	mul.w	r3, r1, r3
 800645e:	441a      	add	r2, r3
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	22ff      	movs	r2, #255	@ 0xff
 8006468:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	22ff      	movs	r2, #255	@ 0xff
 8006470:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d114      	bne.n	80064a4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	691b      	ldr	r3, [r3, #16]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d01a      	beq.n	80064b8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	3310      	adds	r3, #16
 8006486:	4618      	mov	r0, r3
 8006488:	f001 fc96 	bl	8007db8 <xTaskRemoveFromEventList>
 800648c:	4603      	mov	r3, r0
 800648e:	2b00      	cmp	r3, #0
 8006490:	d012      	beq.n	80064b8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006492:	4b0d      	ldr	r3, [pc, #52]	@ (80064c8 <xQueueGenericReset+0xd0>)
 8006494:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006498:	601a      	str	r2, [r3, #0]
 800649a:	f3bf 8f4f 	dsb	sy
 800649e:	f3bf 8f6f 	isb	sy
 80064a2:	e009      	b.n	80064b8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	3310      	adds	r3, #16
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7ff fef1 	bl	8006290 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	3324      	adds	r3, #36	@ 0x24
 80064b2:	4618      	mov	r0, r3
 80064b4:	f7ff feec 	bl	8006290 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80064b8:	f002 fda0 	bl	8008ffc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80064bc:	2301      	movs	r3, #1
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3710      	adds	r7, #16
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	bf00      	nop
 80064c8:	e000ed04 	.word	0xe000ed04

080064cc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b08e      	sub	sp, #56	@ 0x38
 80064d0:	af02      	add	r7, sp, #8
 80064d2:	60f8      	str	r0, [r7, #12]
 80064d4:	60b9      	str	r1, [r7, #8]
 80064d6:	607a      	str	r2, [r7, #4]
 80064d8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d10b      	bne.n	80064f8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80064e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e4:	f383 8811 	msr	BASEPRI, r3
 80064e8:	f3bf 8f6f 	isb	sy
 80064ec:	f3bf 8f4f 	dsb	sy
 80064f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80064f2:	bf00      	nop
 80064f4:	bf00      	nop
 80064f6:	e7fd      	b.n	80064f4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d10b      	bne.n	8006516 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80064fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006502:	f383 8811 	msr	BASEPRI, r3
 8006506:	f3bf 8f6f 	isb	sy
 800650a:	f3bf 8f4f 	dsb	sy
 800650e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006510:	bf00      	nop
 8006512:	bf00      	nop
 8006514:	e7fd      	b.n	8006512 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d002      	beq.n	8006522 <xQueueGenericCreateStatic+0x56>
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d001      	beq.n	8006526 <xQueueGenericCreateStatic+0x5a>
 8006522:	2301      	movs	r3, #1
 8006524:	e000      	b.n	8006528 <xQueueGenericCreateStatic+0x5c>
 8006526:	2300      	movs	r3, #0
 8006528:	2b00      	cmp	r3, #0
 800652a:	d10b      	bne.n	8006544 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800652c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006530:	f383 8811 	msr	BASEPRI, r3
 8006534:	f3bf 8f6f 	isb	sy
 8006538:	f3bf 8f4f 	dsb	sy
 800653c:	623b      	str	r3, [r7, #32]
}
 800653e:	bf00      	nop
 8006540:	bf00      	nop
 8006542:	e7fd      	b.n	8006540 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d102      	bne.n	8006550 <xQueueGenericCreateStatic+0x84>
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d101      	bne.n	8006554 <xQueueGenericCreateStatic+0x88>
 8006550:	2301      	movs	r3, #1
 8006552:	e000      	b.n	8006556 <xQueueGenericCreateStatic+0x8a>
 8006554:	2300      	movs	r3, #0
 8006556:	2b00      	cmp	r3, #0
 8006558:	d10b      	bne.n	8006572 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800655a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800655e:	f383 8811 	msr	BASEPRI, r3
 8006562:	f3bf 8f6f 	isb	sy
 8006566:	f3bf 8f4f 	dsb	sy
 800656a:	61fb      	str	r3, [r7, #28]
}
 800656c:	bf00      	nop
 800656e:	bf00      	nop
 8006570:	e7fd      	b.n	800656e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006572:	2350      	movs	r3, #80	@ 0x50
 8006574:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	2b50      	cmp	r3, #80	@ 0x50
 800657a:	d00b      	beq.n	8006594 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800657c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006580:	f383 8811 	msr	BASEPRI, r3
 8006584:	f3bf 8f6f 	isb	sy
 8006588:	f3bf 8f4f 	dsb	sy
 800658c:	61bb      	str	r3, [r7, #24]
}
 800658e:	bf00      	nop
 8006590:	bf00      	nop
 8006592:	e7fd      	b.n	8006590 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006594:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800659a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800659c:	2b00      	cmp	r3, #0
 800659e:	d00d      	beq.n	80065bc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80065a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80065a8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80065ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065ae:	9300      	str	r3, [sp, #0]
 80065b0:	4613      	mov	r3, r2
 80065b2:	687a      	ldr	r2, [r7, #4]
 80065b4:	68b9      	ldr	r1, [r7, #8]
 80065b6:	68f8      	ldr	r0, [r7, #12]
 80065b8:	f000 f840 	bl	800663c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80065bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80065be:	4618      	mov	r0, r3
 80065c0:	3730      	adds	r7, #48	@ 0x30
 80065c2:	46bd      	mov	sp, r7
 80065c4:	bd80      	pop	{r7, pc}

080065c6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80065c6:	b580      	push	{r7, lr}
 80065c8:	b08a      	sub	sp, #40	@ 0x28
 80065ca:	af02      	add	r7, sp, #8
 80065cc:	60f8      	str	r0, [r7, #12]
 80065ce:	60b9      	str	r1, [r7, #8]
 80065d0:	4613      	mov	r3, r2
 80065d2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d10b      	bne.n	80065f2 <xQueueGenericCreate+0x2c>
	__asm volatile
 80065da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065de:	f383 8811 	msr	BASEPRI, r3
 80065e2:	f3bf 8f6f 	isb	sy
 80065e6:	f3bf 8f4f 	dsb	sy
 80065ea:	613b      	str	r3, [r7, #16]
}
 80065ec:	bf00      	nop
 80065ee:	bf00      	nop
 80065f0:	e7fd      	b.n	80065ee <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	68ba      	ldr	r2, [r7, #8]
 80065f6:	fb02 f303 	mul.w	r3, r2, r3
 80065fa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	3350      	adds	r3, #80	@ 0x50
 8006600:	4618      	mov	r0, r3
 8006602:	f002 fdeb 	bl	80091dc <pvPortMalloc>
 8006606:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006608:	69bb      	ldr	r3, [r7, #24]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d011      	beq.n	8006632 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800660e:	69bb      	ldr	r3, [r7, #24]
 8006610:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006612:	697b      	ldr	r3, [r7, #20]
 8006614:	3350      	adds	r3, #80	@ 0x50
 8006616:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006618:	69bb      	ldr	r3, [r7, #24]
 800661a:	2200      	movs	r2, #0
 800661c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006620:	79fa      	ldrb	r2, [r7, #7]
 8006622:	69bb      	ldr	r3, [r7, #24]
 8006624:	9300      	str	r3, [sp, #0]
 8006626:	4613      	mov	r3, r2
 8006628:	697a      	ldr	r2, [r7, #20]
 800662a:	68b9      	ldr	r1, [r7, #8]
 800662c:	68f8      	ldr	r0, [r7, #12]
 800662e:	f000 f805 	bl	800663c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006632:	69bb      	ldr	r3, [r7, #24]
	}
 8006634:	4618      	mov	r0, r3
 8006636:	3720      	adds	r7, #32
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	607a      	str	r2, [r7, #4]
 8006648:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d103      	bne.n	8006658 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006650:	69bb      	ldr	r3, [r7, #24]
 8006652:	69ba      	ldr	r2, [r7, #24]
 8006654:	601a      	str	r2, [r3, #0]
 8006656:	e002      	b.n	800665e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006658:	69bb      	ldr	r3, [r7, #24]
 800665a:	687a      	ldr	r2, [r7, #4]
 800665c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800665e:	69bb      	ldr	r3, [r7, #24]
 8006660:	68fa      	ldr	r2, [r7, #12]
 8006662:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006664:	69bb      	ldr	r3, [r7, #24]
 8006666:	68ba      	ldr	r2, [r7, #8]
 8006668:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800666a:	2101      	movs	r1, #1
 800666c:	69b8      	ldr	r0, [r7, #24]
 800666e:	f7ff fec3 	bl	80063f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006672:	69bb      	ldr	r3, [r7, #24]
 8006674:	78fa      	ldrb	r2, [r7, #3]
 8006676:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800667a:	bf00      	nop
 800667c:	3710      	adds	r7, #16
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}

08006682 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8006682:	b580      	push	{r7, lr}
 8006684:	b08a      	sub	sp, #40	@ 0x28
 8006686:	af02      	add	r7, sp, #8
 8006688:	60f8      	str	r0, [r7, #12]
 800668a:	60b9      	str	r1, [r7, #8]
 800668c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d10b      	bne.n	80066ac <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8006694:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006698:	f383 8811 	msr	BASEPRI, r3
 800669c:	f3bf 8f6f 	isb	sy
 80066a0:	f3bf 8f4f 	dsb	sy
 80066a4:	61bb      	str	r3, [r7, #24]
}
 80066a6:	bf00      	nop
 80066a8:	bf00      	nop
 80066aa:	e7fd      	b.n	80066a8 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80066ac:	68ba      	ldr	r2, [r7, #8]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d90b      	bls.n	80066cc <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80066b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b8:	f383 8811 	msr	BASEPRI, r3
 80066bc:	f3bf 8f6f 	isb	sy
 80066c0:	f3bf 8f4f 	dsb	sy
 80066c4:	617b      	str	r3, [r7, #20]
}
 80066c6:	bf00      	nop
 80066c8:	bf00      	nop
 80066ca:	e7fd      	b.n	80066c8 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80066cc:	2302      	movs	r3, #2
 80066ce:	9300      	str	r3, [sp, #0]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2200      	movs	r2, #0
 80066d4:	2100      	movs	r1, #0
 80066d6:	68f8      	ldr	r0, [r7, #12]
 80066d8:	f7ff fef8 	bl	80064cc <xQueueGenericCreateStatic>
 80066dc:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80066de:	69fb      	ldr	r3, [r7, #28]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d002      	beq.n	80066ea <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80066e4:	69fb      	ldr	r3, [r7, #28]
 80066e6:	68ba      	ldr	r2, [r7, #8]
 80066e8:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80066ea:	69fb      	ldr	r3, [r7, #28]
	}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3720      	adds	r7, #32
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}

080066f4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b086      	sub	sp, #24
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d10b      	bne.n	800671c <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8006704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006708:	f383 8811 	msr	BASEPRI, r3
 800670c:	f3bf 8f6f 	isb	sy
 8006710:	f3bf 8f4f 	dsb	sy
 8006714:	613b      	str	r3, [r7, #16]
}
 8006716:	bf00      	nop
 8006718:	bf00      	nop
 800671a:	e7fd      	b.n	8006718 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800671c:	683a      	ldr	r2, [r7, #0]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	429a      	cmp	r2, r3
 8006722:	d90b      	bls.n	800673c <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8006724:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006728:	f383 8811 	msr	BASEPRI, r3
 800672c:	f3bf 8f6f 	isb	sy
 8006730:	f3bf 8f4f 	dsb	sy
 8006734:	60fb      	str	r3, [r7, #12]
}
 8006736:	bf00      	nop
 8006738:	bf00      	nop
 800673a:	e7fd      	b.n	8006738 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800673c:	2202      	movs	r2, #2
 800673e:	2100      	movs	r1, #0
 8006740:	6878      	ldr	r0, [r7, #4]
 8006742:	f7ff ff40 	bl	80065c6 <xQueueGenericCreate>
 8006746:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d002      	beq.n	8006754 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	683a      	ldr	r2, [r7, #0]
 8006752:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8006754:	697b      	ldr	r3, [r7, #20]
	}
 8006756:	4618      	mov	r0, r3
 8006758:	3718      	adds	r7, #24
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}
	...

08006760 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b08e      	sub	sp, #56	@ 0x38
 8006764:	af00      	add	r7, sp, #0
 8006766:	60f8      	str	r0, [r7, #12]
 8006768:	60b9      	str	r1, [r7, #8]
 800676a:	607a      	str	r2, [r7, #4]
 800676c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800676e:	2300      	movs	r3, #0
 8006770:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006778:	2b00      	cmp	r3, #0
 800677a:	d10b      	bne.n	8006794 <xQueueGenericSend+0x34>
	__asm volatile
 800677c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006780:	f383 8811 	msr	BASEPRI, r3
 8006784:	f3bf 8f6f 	isb	sy
 8006788:	f3bf 8f4f 	dsb	sy
 800678c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800678e:	bf00      	nop
 8006790:	bf00      	nop
 8006792:	e7fd      	b.n	8006790 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d103      	bne.n	80067a2 <xQueueGenericSend+0x42>
 800679a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800679c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d101      	bne.n	80067a6 <xQueueGenericSend+0x46>
 80067a2:	2301      	movs	r3, #1
 80067a4:	e000      	b.n	80067a8 <xQueueGenericSend+0x48>
 80067a6:	2300      	movs	r3, #0
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d10b      	bne.n	80067c4 <xQueueGenericSend+0x64>
	__asm volatile
 80067ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b0:	f383 8811 	msr	BASEPRI, r3
 80067b4:	f3bf 8f6f 	isb	sy
 80067b8:	f3bf 8f4f 	dsb	sy
 80067bc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80067be:	bf00      	nop
 80067c0:	bf00      	nop
 80067c2:	e7fd      	b.n	80067c0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	2b02      	cmp	r3, #2
 80067c8:	d103      	bne.n	80067d2 <xQueueGenericSend+0x72>
 80067ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	d101      	bne.n	80067d6 <xQueueGenericSend+0x76>
 80067d2:	2301      	movs	r3, #1
 80067d4:	e000      	b.n	80067d8 <xQueueGenericSend+0x78>
 80067d6:	2300      	movs	r3, #0
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d10b      	bne.n	80067f4 <xQueueGenericSend+0x94>
	__asm volatile
 80067dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067e0:	f383 8811 	msr	BASEPRI, r3
 80067e4:	f3bf 8f6f 	isb	sy
 80067e8:	f3bf 8f4f 	dsb	sy
 80067ec:	623b      	str	r3, [r7, #32]
}
 80067ee:	bf00      	nop
 80067f0:	bf00      	nop
 80067f2:	e7fd      	b.n	80067f0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80067f4:	f001 fca0 	bl	8008138 <xTaskGetSchedulerState>
 80067f8:	4603      	mov	r3, r0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d102      	bne.n	8006804 <xQueueGenericSend+0xa4>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d101      	bne.n	8006808 <xQueueGenericSend+0xa8>
 8006804:	2301      	movs	r3, #1
 8006806:	e000      	b.n	800680a <xQueueGenericSend+0xaa>
 8006808:	2300      	movs	r3, #0
 800680a:	2b00      	cmp	r3, #0
 800680c:	d10b      	bne.n	8006826 <xQueueGenericSend+0xc6>
	__asm volatile
 800680e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006812:	f383 8811 	msr	BASEPRI, r3
 8006816:	f3bf 8f6f 	isb	sy
 800681a:	f3bf 8f4f 	dsb	sy
 800681e:	61fb      	str	r3, [r7, #28]
}
 8006820:	bf00      	nop
 8006822:	bf00      	nop
 8006824:	e7fd      	b.n	8006822 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006826:	f002 fbb7 	bl	8008f98 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800682a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800682c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800682e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006830:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006832:	429a      	cmp	r2, r3
 8006834:	d302      	bcc.n	800683c <xQueueGenericSend+0xdc>
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	2b02      	cmp	r3, #2
 800683a:	d129      	bne.n	8006890 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800683c:	683a      	ldr	r2, [r7, #0]
 800683e:	68b9      	ldr	r1, [r7, #8]
 8006840:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006842:	f000 fc6d 	bl	8007120 <prvCopyDataToQueue>
 8006846:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800684a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800684c:	2b00      	cmp	r3, #0
 800684e:	d010      	beq.n	8006872 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006852:	3324      	adds	r3, #36	@ 0x24
 8006854:	4618      	mov	r0, r3
 8006856:	f001 faaf 	bl	8007db8 <xTaskRemoveFromEventList>
 800685a:	4603      	mov	r3, r0
 800685c:	2b00      	cmp	r3, #0
 800685e:	d013      	beq.n	8006888 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006860:	4b3f      	ldr	r3, [pc, #252]	@ (8006960 <xQueueGenericSend+0x200>)
 8006862:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006866:	601a      	str	r2, [r3, #0]
 8006868:	f3bf 8f4f 	dsb	sy
 800686c:	f3bf 8f6f 	isb	sy
 8006870:	e00a      	b.n	8006888 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006872:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006874:	2b00      	cmp	r3, #0
 8006876:	d007      	beq.n	8006888 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006878:	4b39      	ldr	r3, [pc, #228]	@ (8006960 <xQueueGenericSend+0x200>)
 800687a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800687e:	601a      	str	r2, [r3, #0]
 8006880:	f3bf 8f4f 	dsb	sy
 8006884:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006888:	f002 fbb8 	bl	8008ffc <vPortExitCritical>
				return pdPASS;
 800688c:	2301      	movs	r3, #1
 800688e:	e063      	b.n	8006958 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d103      	bne.n	800689e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006896:	f002 fbb1 	bl	8008ffc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800689a:	2300      	movs	r3, #0
 800689c:	e05c      	b.n	8006958 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800689e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d106      	bne.n	80068b2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80068a4:	f107 0314 	add.w	r3, r7, #20
 80068a8:	4618      	mov	r0, r3
 80068aa:	f001 fae9 	bl	8007e80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80068ae:	2301      	movs	r3, #1
 80068b0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80068b2:	f002 fba3 	bl	8008ffc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80068b6:	f001 f859 	bl	800796c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80068ba:	f002 fb6d 	bl	8008f98 <vPortEnterCritical>
 80068be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80068c4:	b25b      	sxtb	r3, r3
 80068c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068ca:	d103      	bne.n	80068d4 <xQueueGenericSend+0x174>
 80068cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ce:	2200      	movs	r2, #0
 80068d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80068da:	b25b      	sxtb	r3, r3
 80068dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068e0:	d103      	bne.n	80068ea <xQueueGenericSend+0x18a>
 80068e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e4:	2200      	movs	r2, #0
 80068e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80068ea:	f002 fb87 	bl	8008ffc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80068ee:	1d3a      	adds	r2, r7, #4
 80068f0:	f107 0314 	add.w	r3, r7, #20
 80068f4:	4611      	mov	r1, r2
 80068f6:	4618      	mov	r0, r3
 80068f8:	f001 fad8 	bl	8007eac <xTaskCheckForTimeOut>
 80068fc:	4603      	mov	r3, r0
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d124      	bne.n	800694c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006902:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006904:	f000 fd04 	bl	8007310 <prvIsQueueFull>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	d018      	beq.n	8006940 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800690e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006910:	3310      	adds	r3, #16
 8006912:	687a      	ldr	r2, [r7, #4]
 8006914:	4611      	mov	r1, r2
 8006916:	4618      	mov	r0, r3
 8006918:	f001 f9fc 	bl	8007d14 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800691c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800691e:	f000 fc8f 	bl	8007240 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006922:	f001 f831 	bl	8007988 <xTaskResumeAll>
 8006926:	4603      	mov	r3, r0
 8006928:	2b00      	cmp	r3, #0
 800692a:	f47f af7c 	bne.w	8006826 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800692e:	4b0c      	ldr	r3, [pc, #48]	@ (8006960 <xQueueGenericSend+0x200>)
 8006930:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006934:	601a      	str	r2, [r3, #0]
 8006936:	f3bf 8f4f 	dsb	sy
 800693a:	f3bf 8f6f 	isb	sy
 800693e:	e772      	b.n	8006826 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006940:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006942:	f000 fc7d 	bl	8007240 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006946:	f001 f81f 	bl	8007988 <xTaskResumeAll>
 800694a:	e76c      	b.n	8006826 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800694c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800694e:	f000 fc77 	bl	8007240 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006952:	f001 f819 	bl	8007988 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006956:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006958:	4618      	mov	r0, r3
 800695a:	3738      	adds	r7, #56	@ 0x38
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}
 8006960:	e000ed04 	.word	0xe000ed04

08006964 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b090      	sub	sp, #64	@ 0x40
 8006968:	af00      	add	r7, sp, #0
 800696a:	60f8      	str	r0, [r7, #12]
 800696c:	60b9      	str	r1, [r7, #8]
 800696e:	607a      	str	r2, [r7, #4]
 8006970:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006978:	2b00      	cmp	r3, #0
 800697a:	d10b      	bne.n	8006994 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800697c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006980:	f383 8811 	msr	BASEPRI, r3
 8006984:	f3bf 8f6f 	isb	sy
 8006988:	f3bf 8f4f 	dsb	sy
 800698c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800698e:	bf00      	nop
 8006990:	bf00      	nop
 8006992:	e7fd      	b.n	8006990 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d103      	bne.n	80069a2 <xQueueGenericSendFromISR+0x3e>
 800699a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800699c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d101      	bne.n	80069a6 <xQueueGenericSendFromISR+0x42>
 80069a2:	2301      	movs	r3, #1
 80069a4:	e000      	b.n	80069a8 <xQueueGenericSendFromISR+0x44>
 80069a6:	2300      	movs	r3, #0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d10b      	bne.n	80069c4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80069ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b0:	f383 8811 	msr	BASEPRI, r3
 80069b4:	f3bf 8f6f 	isb	sy
 80069b8:	f3bf 8f4f 	dsb	sy
 80069bc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80069be:	bf00      	nop
 80069c0:	bf00      	nop
 80069c2:	e7fd      	b.n	80069c0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	2b02      	cmp	r3, #2
 80069c8:	d103      	bne.n	80069d2 <xQueueGenericSendFromISR+0x6e>
 80069ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d101      	bne.n	80069d6 <xQueueGenericSendFromISR+0x72>
 80069d2:	2301      	movs	r3, #1
 80069d4:	e000      	b.n	80069d8 <xQueueGenericSendFromISR+0x74>
 80069d6:	2300      	movs	r3, #0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d10b      	bne.n	80069f4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80069dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e0:	f383 8811 	msr	BASEPRI, r3
 80069e4:	f3bf 8f6f 	isb	sy
 80069e8:	f3bf 8f4f 	dsb	sy
 80069ec:	623b      	str	r3, [r7, #32]
}
 80069ee:	bf00      	nop
 80069f0:	bf00      	nop
 80069f2:	e7fd      	b.n	80069f0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80069f4:	f002 fbb0 	bl	8009158 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80069f8:	f3ef 8211 	mrs	r2, BASEPRI
 80069fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a00:	f383 8811 	msr	BASEPRI, r3
 8006a04:	f3bf 8f6f 	isb	sy
 8006a08:	f3bf 8f4f 	dsb	sy
 8006a0c:	61fa      	str	r2, [r7, #28]
 8006a0e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006a10:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006a12:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d302      	bcc.n	8006a26 <xQueueGenericSendFromISR+0xc2>
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	2b02      	cmp	r3, #2
 8006a24:	d12f      	bne.n	8006a86 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a28:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a2c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a34:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006a36:	683a      	ldr	r2, [r7, #0]
 8006a38:	68b9      	ldr	r1, [r7, #8]
 8006a3a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006a3c:	f000 fb70 	bl	8007120 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006a40:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a48:	d112      	bne.n	8006a70 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d016      	beq.n	8006a80 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a54:	3324      	adds	r3, #36	@ 0x24
 8006a56:	4618      	mov	r0, r3
 8006a58:	f001 f9ae 	bl	8007db8 <xTaskRemoveFromEventList>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d00e      	beq.n	8006a80 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d00b      	beq.n	8006a80 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	601a      	str	r2, [r3, #0]
 8006a6e:	e007      	b.n	8006a80 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006a70:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006a74:	3301      	adds	r3, #1
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	b25a      	sxtb	r2, r3
 8006a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006a80:	2301      	movs	r3, #1
 8006a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006a84:	e001      	b.n	8006a8a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006a86:	2300      	movs	r3, #0
 8006a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a8c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006a8e:	697b      	ldr	r3, [r7, #20]
 8006a90:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006a94:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006a96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3740      	adds	r7, #64	@ 0x40
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}

08006aa0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b08e      	sub	sp, #56	@ 0x38
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8006aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d10b      	bne.n	8006acc <xQueueGiveFromISR+0x2c>
	__asm volatile
 8006ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ab8:	f383 8811 	msr	BASEPRI, r3
 8006abc:	f3bf 8f6f 	isb	sy
 8006ac0:	f3bf 8f4f 	dsb	sy
 8006ac4:	623b      	str	r3, [r7, #32]
}
 8006ac6:	bf00      	nop
 8006ac8:	bf00      	nop
 8006aca:	e7fd      	b.n	8006ac8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006acc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d00b      	beq.n	8006aec <xQueueGiveFromISR+0x4c>
	__asm volatile
 8006ad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ad8:	f383 8811 	msr	BASEPRI, r3
 8006adc:	f3bf 8f6f 	isb	sy
 8006ae0:	f3bf 8f4f 	dsb	sy
 8006ae4:	61fb      	str	r3, [r7, #28]
}
 8006ae6:	bf00      	nop
 8006ae8:	bf00      	nop
 8006aea:	e7fd      	b.n	8006ae8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8006aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d103      	bne.n	8006afc <xQueueGiveFromISR+0x5c>
 8006af4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d101      	bne.n	8006b00 <xQueueGiveFromISR+0x60>
 8006afc:	2301      	movs	r3, #1
 8006afe:	e000      	b.n	8006b02 <xQueueGiveFromISR+0x62>
 8006b00:	2300      	movs	r3, #0
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d10b      	bne.n	8006b1e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8006b06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b0a:	f383 8811 	msr	BASEPRI, r3
 8006b0e:	f3bf 8f6f 	isb	sy
 8006b12:	f3bf 8f4f 	dsb	sy
 8006b16:	61bb      	str	r3, [r7, #24]
}
 8006b18:	bf00      	nop
 8006b1a:	bf00      	nop
 8006b1c:	e7fd      	b.n	8006b1a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006b1e:	f002 fb1b 	bl	8009158 <vPortValidateInterruptPriority>
	__asm volatile
 8006b22:	f3ef 8211 	mrs	r2, BASEPRI
 8006b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b2a:	f383 8811 	msr	BASEPRI, r3
 8006b2e:	f3bf 8f6f 	isb	sy
 8006b32:	f3bf 8f4f 	dsb	sy
 8006b36:	617a      	str	r2, [r7, #20]
 8006b38:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8006b3a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006b3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b42:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8006b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d22b      	bcs.n	8006ba6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b50:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b5a:	1c5a      	adds	r2, r3, #1
 8006b5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b5e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006b60:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b68:	d112      	bne.n	8006b90 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d016      	beq.n	8006ba0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b74:	3324      	adds	r3, #36	@ 0x24
 8006b76:	4618      	mov	r0, r3
 8006b78:	f001 f91e 	bl	8007db8 <xTaskRemoveFromEventList>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d00e      	beq.n	8006ba0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d00b      	beq.n	8006ba0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	601a      	str	r2, [r3, #0]
 8006b8e:	e007      	b.n	8006ba0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006b90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b94:	3301      	adds	r3, #1
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	b25a      	sxtb	r2, r3
 8006b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ba4:	e001      	b.n	8006baa <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bac:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	f383 8811 	msr	BASEPRI, r3
}
 8006bb4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006bb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006bb8:	4618      	mov	r0, r3
 8006bba:	3738      	adds	r7, #56	@ 0x38
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	bd80      	pop	{r7, pc}

08006bc0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b08c      	sub	sp, #48	@ 0x30
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	60f8      	str	r0, [r7, #12]
 8006bc8:	60b9      	str	r1, [r7, #8]
 8006bca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d10b      	bne.n	8006bf2 <xQueueReceive+0x32>
	__asm volatile
 8006bda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bde:	f383 8811 	msr	BASEPRI, r3
 8006be2:	f3bf 8f6f 	isb	sy
 8006be6:	f3bf 8f4f 	dsb	sy
 8006bea:	623b      	str	r3, [r7, #32]
}
 8006bec:	bf00      	nop
 8006bee:	bf00      	nop
 8006bf0:	e7fd      	b.n	8006bee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d103      	bne.n	8006c00 <xQueueReceive+0x40>
 8006bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d101      	bne.n	8006c04 <xQueueReceive+0x44>
 8006c00:	2301      	movs	r3, #1
 8006c02:	e000      	b.n	8006c06 <xQueueReceive+0x46>
 8006c04:	2300      	movs	r3, #0
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d10b      	bne.n	8006c22 <xQueueReceive+0x62>
	__asm volatile
 8006c0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c0e:	f383 8811 	msr	BASEPRI, r3
 8006c12:	f3bf 8f6f 	isb	sy
 8006c16:	f3bf 8f4f 	dsb	sy
 8006c1a:	61fb      	str	r3, [r7, #28]
}
 8006c1c:	bf00      	nop
 8006c1e:	bf00      	nop
 8006c20:	e7fd      	b.n	8006c1e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006c22:	f001 fa89 	bl	8008138 <xTaskGetSchedulerState>
 8006c26:	4603      	mov	r3, r0
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d102      	bne.n	8006c32 <xQueueReceive+0x72>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d101      	bne.n	8006c36 <xQueueReceive+0x76>
 8006c32:	2301      	movs	r3, #1
 8006c34:	e000      	b.n	8006c38 <xQueueReceive+0x78>
 8006c36:	2300      	movs	r3, #0
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d10b      	bne.n	8006c54 <xQueueReceive+0x94>
	__asm volatile
 8006c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c40:	f383 8811 	msr	BASEPRI, r3
 8006c44:	f3bf 8f6f 	isb	sy
 8006c48:	f3bf 8f4f 	dsb	sy
 8006c4c:	61bb      	str	r3, [r7, #24]
}
 8006c4e:	bf00      	nop
 8006c50:	bf00      	nop
 8006c52:	e7fd      	b.n	8006c50 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006c54:	f002 f9a0 	bl	8008f98 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006c58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c5c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d01f      	beq.n	8006ca4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006c64:	68b9      	ldr	r1, [r7, #8]
 8006c66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006c68:	f000 fac4 	bl	80071f4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6e:	1e5a      	subs	r2, r3, #1
 8006c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c72:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c76:	691b      	ldr	r3, [r3, #16]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d00f      	beq.n	8006c9c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c7e:	3310      	adds	r3, #16
 8006c80:	4618      	mov	r0, r3
 8006c82:	f001 f899 	bl	8007db8 <xTaskRemoveFromEventList>
 8006c86:	4603      	mov	r3, r0
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d007      	beq.n	8006c9c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006c8c:	4b3c      	ldr	r3, [pc, #240]	@ (8006d80 <xQueueReceive+0x1c0>)
 8006c8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c92:	601a      	str	r2, [r3, #0]
 8006c94:	f3bf 8f4f 	dsb	sy
 8006c98:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006c9c:	f002 f9ae 	bl	8008ffc <vPortExitCritical>
				return pdPASS;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	e069      	b.n	8006d78 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d103      	bne.n	8006cb2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006caa:	f002 f9a7 	bl	8008ffc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006cae:	2300      	movs	r3, #0
 8006cb0:	e062      	b.n	8006d78 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006cb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d106      	bne.n	8006cc6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006cb8:	f107 0310 	add.w	r3, r7, #16
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	f001 f8df 	bl	8007e80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006cc6:	f002 f999 	bl	8008ffc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006cca:	f000 fe4f 	bl	800796c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006cce:	f002 f963 	bl	8008f98 <vPortEnterCritical>
 8006cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cd4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006cd8:	b25b      	sxtb	r3, r3
 8006cda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cde:	d103      	bne.n	8006ce8 <xQueueReceive+0x128>
 8006ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006cee:	b25b      	sxtb	r3, r3
 8006cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cf4:	d103      	bne.n	8006cfe <xQueueReceive+0x13e>
 8006cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006cfe:	f002 f97d 	bl	8008ffc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006d02:	1d3a      	adds	r2, r7, #4
 8006d04:	f107 0310 	add.w	r3, r7, #16
 8006d08:	4611      	mov	r1, r2
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	f001 f8ce 	bl	8007eac <xTaskCheckForTimeOut>
 8006d10:	4603      	mov	r3, r0
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d123      	bne.n	8006d5e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006d16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d18:	f000 fae4 	bl	80072e4 <prvIsQueueEmpty>
 8006d1c:	4603      	mov	r3, r0
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d017      	beq.n	8006d52 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d24:	3324      	adds	r3, #36	@ 0x24
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	4611      	mov	r1, r2
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f000 fff2 	bl	8007d14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006d30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d32:	f000 fa85 	bl	8007240 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006d36:	f000 fe27 	bl	8007988 <xTaskResumeAll>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d189      	bne.n	8006c54 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006d40:	4b0f      	ldr	r3, [pc, #60]	@ (8006d80 <xQueueReceive+0x1c0>)
 8006d42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d46:	601a      	str	r2, [r3, #0]
 8006d48:	f3bf 8f4f 	dsb	sy
 8006d4c:	f3bf 8f6f 	isb	sy
 8006d50:	e780      	b.n	8006c54 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006d52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d54:	f000 fa74 	bl	8007240 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006d58:	f000 fe16 	bl	8007988 <xTaskResumeAll>
 8006d5c:	e77a      	b.n	8006c54 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006d5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d60:	f000 fa6e 	bl	8007240 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006d64:	f000 fe10 	bl	8007988 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006d68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d6a:	f000 fabb 	bl	80072e4 <prvIsQueueEmpty>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	f43f af6f 	beq.w	8006c54 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006d76:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3730      	adds	r7, #48	@ 0x30
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd80      	pop	{r7, pc}
 8006d80:	e000ed04 	.word	0xe000ed04

08006d84 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b08e      	sub	sp, #56	@ 0x38
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006d96:	2300      	movs	r3, #0
 8006d98:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d10b      	bne.n	8006db8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006da4:	f383 8811 	msr	BASEPRI, r3
 8006da8:	f3bf 8f6f 	isb	sy
 8006dac:	f3bf 8f4f 	dsb	sy
 8006db0:	623b      	str	r3, [r7, #32]
}
 8006db2:	bf00      	nop
 8006db4:	bf00      	nop
 8006db6:	e7fd      	b.n	8006db4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d00b      	beq.n	8006dd8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006dc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dc4:	f383 8811 	msr	BASEPRI, r3
 8006dc8:	f3bf 8f6f 	isb	sy
 8006dcc:	f3bf 8f4f 	dsb	sy
 8006dd0:	61fb      	str	r3, [r7, #28]
}
 8006dd2:	bf00      	nop
 8006dd4:	bf00      	nop
 8006dd6:	e7fd      	b.n	8006dd4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006dd8:	f001 f9ae 	bl	8008138 <xTaskGetSchedulerState>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d102      	bne.n	8006de8 <xQueueSemaphoreTake+0x64>
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d101      	bne.n	8006dec <xQueueSemaphoreTake+0x68>
 8006de8:	2301      	movs	r3, #1
 8006dea:	e000      	b.n	8006dee <xQueueSemaphoreTake+0x6a>
 8006dec:	2300      	movs	r3, #0
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d10b      	bne.n	8006e0a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df6:	f383 8811 	msr	BASEPRI, r3
 8006dfa:	f3bf 8f6f 	isb	sy
 8006dfe:	f3bf 8f4f 	dsb	sy
 8006e02:	61bb      	str	r3, [r7, #24]
}
 8006e04:	bf00      	nop
 8006e06:	bf00      	nop
 8006e08:	e7fd      	b.n	8006e06 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006e0a:	f002 f8c5 	bl	8008f98 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e12:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d024      	beq.n	8006e64 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e1c:	1e5a      	subs	r2, r3, #1
 8006e1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e20:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d104      	bne.n	8006e34 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006e2a:	f001 faff 	bl	800842c <pvTaskIncrementMutexHeldCount>
 8006e2e:	4602      	mov	r2, r0
 8006e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e32:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e36:	691b      	ldr	r3, [r3, #16]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d00f      	beq.n	8006e5c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e3e:	3310      	adds	r3, #16
 8006e40:	4618      	mov	r0, r3
 8006e42:	f000 ffb9 	bl	8007db8 <xTaskRemoveFromEventList>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d007      	beq.n	8006e5c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006e4c:	4b54      	ldr	r3, [pc, #336]	@ (8006fa0 <xQueueSemaphoreTake+0x21c>)
 8006e4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e52:	601a      	str	r2, [r3, #0]
 8006e54:	f3bf 8f4f 	dsb	sy
 8006e58:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006e5c:	f002 f8ce 	bl	8008ffc <vPortExitCritical>
				return pdPASS;
 8006e60:	2301      	movs	r3, #1
 8006e62:	e098      	b.n	8006f96 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d112      	bne.n	8006e90 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d00b      	beq.n	8006e88 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e74:	f383 8811 	msr	BASEPRI, r3
 8006e78:	f3bf 8f6f 	isb	sy
 8006e7c:	f3bf 8f4f 	dsb	sy
 8006e80:	617b      	str	r3, [r7, #20]
}
 8006e82:	bf00      	nop
 8006e84:	bf00      	nop
 8006e86:	e7fd      	b.n	8006e84 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006e88:	f002 f8b8 	bl	8008ffc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	e082      	b.n	8006f96 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006e90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d106      	bne.n	8006ea4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006e96:	f107 030c 	add.w	r3, r7, #12
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f000 fff0 	bl	8007e80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ea4:	f002 f8aa 	bl	8008ffc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006ea8:	f000 fd60 	bl	800796c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006eac:	f002 f874 	bl	8008f98 <vPortEnterCritical>
 8006eb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006eb2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006eb6:	b25b      	sxtb	r3, r3
 8006eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ebc:	d103      	bne.n	8006ec6 <xQueueSemaphoreTake+0x142>
 8006ebe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ec6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ec8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ecc:	b25b      	sxtb	r3, r3
 8006ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ed2:	d103      	bne.n	8006edc <xQueueSemaphoreTake+0x158>
 8006ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006edc:	f002 f88e 	bl	8008ffc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006ee0:	463a      	mov	r2, r7
 8006ee2:	f107 030c 	add.w	r3, r7, #12
 8006ee6:	4611      	mov	r1, r2
 8006ee8:	4618      	mov	r0, r3
 8006eea:	f000 ffdf 	bl	8007eac <xTaskCheckForTimeOut>
 8006eee:	4603      	mov	r3, r0
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d132      	bne.n	8006f5a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006ef4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006ef6:	f000 f9f5 	bl	80072e4 <prvIsQueueEmpty>
 8006efa:	4603      	mov	r3, r0
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d026      	beq.n	8006f4e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006f00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d109      	bne.n	8006f1c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006f08:	f002 f846 	bl	8008f98 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	4618      	mov	r0, r3
 8006f12:	f001 f92f 	bl	8008174 <xTaskPriorityInherit>
 8006f16:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006f18:	f002 f870 	bl	8008ffc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f1e:	3324      	adds	r3, #36	@ 0x24
 8006f20:	683a      	ldr	r2, [r7, #0]
 8006f22:	4611      	mov	r1, r2
 8006f24:	4618      	mov	r0, r3
 8006f26:	f000 fef5 	bl	8007d14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006f2a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006f2c:	f000 f988 	bl	8007240 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006f30:	f000 fd2a 	bl	8007988 <xTaskResumeAll>
 8006f34:	4603      	mov	r3, r0
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	f47f af67 	bne.w	8006e0a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006f3c:	4b18      	ldr	r3, [pc, #96]	@ (8006fa0 <xQueueSemaphoreTake+0x21c>)
 8006f3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f42:	601a      	str	r2, [r3, #0]
 8006f44:	f3bf 8f4f 	dsb	sy
 8006f48:	f3bf 8f6f 	isb	sy
 8006f4c:	e75d      	b.n	8006e0a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006f4e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006f50:	f000 f976 	bl	8007240 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006f54:	f000 fd18 	bl	8007988 <xTaskResumeAll>
 8006f58:	e757      	b.n	8006e0a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006f5a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006f5c:	f000 f970 	bl	8007240 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006f60:	f000 fd12 	bl	8007988 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f64:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006f66:	f000 f9bd 	bl	80072e4 <prvIsQueueEmpty>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	f43f af4c 	beq.w	8006e0a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d00d      	beq.n	8006f94 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006f78:	f002 f80e 	bl	8008f98 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006f7c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006f7e:	f000 f8b7 	bl	80070f0 <prvGetDisinheritPriorityAfterTimeout>
 8006f82:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f86:	689b      	ldr	r3, [r3, #8]
 8006f88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f8a:	4618      	mov	r0, r3
 8006f8c:	f001 f9ca 	bl	8008324 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006f90:	f002 f834 	bl	8008ffc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006f94:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3738      	adds	r7, #56	@ 0x38
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}
 8006f9e:	bf00      	nop
 8006fa0:	e000ed04 	.word	0xe000ed04

08006fa4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b08e      	sub	sp, #56	@ 0x38
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	60f8      	str	r0, [r7, #12]
 8006fac:	60b9      	str	r1, [r7, #8]
 8006fae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d10b      	bne.n	8006fd2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8006fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fbe:	f383 8811 	msr	BASEPRI, r3
 8006fc2:	f3bf 8f6f 	isb	sy
 8006fc6:	f3bf 8f4f 	dsb	sy
 8006fca:	623b      	str	r3, [r7, #32]
}
 8006fcc:	bf00      	nop
 8006fce:	bf00      	nop
 8006fd0:	e7fd      	b.n	8006fce <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d103      	bne.n	8006fe0 <xQueueReceiveFromISR+0x3c>
 8006fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d101      	bne.n	8006fe4 <xQueueReceiveFromISR+0x40>
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e000      	b.n	8006fe6 <xQueueReceiveFromISR+0x42>
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d10b      	bne.n	8007002 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8006fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fee:	f383 8811 	msr	BASEPRI, r3
 8006ff2:	f3bf 8f6f 	isb	sy
 8006ff6:	f3bf 8f4f 	dsb	sy
 8006ffa:	61fb      	str	r3, [r7, #28]
}
 8006ffc:	bf00      	nop
 8006ffe:	bf00      	nop
 8007000:	e7fd      	b.n	8006ffe <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007002:	f002 f8a9 	bl	8009158 <vPortValidateInterruptPriority>
	__asm volatile
 8007006:	f3ef 8211 	mrs	r2, BASEPRI
 800700a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800700e:	f383 8811 	msr	BASEPRI, r3
 8007012:	f3bf 8f6f 	isb	sy
 8007016:	f3bf 8f4f 	dsb	sy
 800701a:	61ba      	str	r2, [r7, #24]
 800701c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800701e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007020:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007024:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007026:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800702a:	2b00      	cmp	r3, #0
 800702c:	d02f      	beq.n	800708e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800702e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007030:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007034:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007038:	68b9      	ldr	r1, [r7, #8]
 800703a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800703c:	f000 f8da 	bl	80071f4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007042:	1e5a      	subs	r2, r3, #1
 8007044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007046:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007048:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800704c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007050:	d112      	bne.n	8007078 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007054:	691b      	ldr	r3, [r3, #16]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d016      	beq.n	8007088 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800705a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800705c:	3310      	adds	r3, #16
 800705e:	4618      	mov	r0, r3
 8007060:	f000 feaa 	bl	8007db8 <xTaskRemoveFromEventList>
 8007064:	4603      	mov	r3, r0
 8007066:	2b00      	cmp	r3, #0
 8007068:	d00e      	beq.n	8007088 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d00b      	beq.n	8007088 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2201      	movs	r2, #1
 8007074:	601a      	str	r2, [r3, #0]
 8007076:	e007      	b.n	8007088 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007078:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800707c:	3301      	adds	r3, #1
 800707e:	b2db      	uxtb	r3, r3
 8007080:	b25a      	sxtb	r2, r3
 8007082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007084:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007088:	2301      	movs	r3, #1
 800708a:	637b      	str	r3, [r7, #52]	@ 0x34
 800708c:	e001      	b.n	8007092 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800708e:	2300      	movs	r3, #0
 8007090:	637b      	str	r3, [r7, #52]	@ 0x34
 8007092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007094:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	f383 8811 	msr	BASEPRI, r3
}
 800709c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800709e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3738      	adds	r7, #56	@ 0x38
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d10b      	bne.n	80070d2 <vQueueDelete+0x2a>
	__asm volatile
 80070ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070be:	f383 8811 	msr	BASEPRI, r3
 80070c2:	f3bf 8f6f 	isb	sy
 80070c6:	f3bf 8f4f 	dsb	sy
 80070ca:	60bb      	str	r3, [r7, #8]
}
 80070cc:	bf00      	nop
 80070ce:	bf00      	nop
 80070d0:	e7fd      	b.n	80070ce <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80070d2:	68f8      	ldr	r0, [r7, #12]
 80070d4:	f000 f95e 	bl	8007394 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d102      	bne.n	80070e8 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80070e2:	68f8      	ldr	r0, [r7, #12]
 80070e4:	f002 f948 	bl	8009378 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80070e8:	bf00      	nop
 80070ea:	3710      	adds	r7, #16
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80070f0:	b480      	push	{r7}
 80070f2:	b085      	sub	sp, #20
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d006      	beq.n	800710e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800710a:	60fb      	str	r3, [r7, #12]
 800710c:	e001      	b.n	8007112 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800710e:	2300      	movs	r3, #0
 8007110:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007112:	68fb      	ldr	r3, [r7, #12]
	}
 8007114:	4618      	mov	r0, r3
 8007116:	3714      	adds	r7, #20
 8007118:	46bd      	mov	sp, r7
 800711a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711e:	4770      	bx	lr

08007120 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b086      	sub	sp, #24
 8007124:	af00      	add	r7, sp, #0
 8007126:	60f8      	str	r0, [r7, #12]
 8007128:	60b9      	str	r1, [r7, #8]
 800712a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800712c:	2300      	movs	r3, #0
 800712e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007134:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800713a:	2b00      	cmp	r3, #0
 800713c:	d10d      	bne.n	800715a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d14d      	bne.n	80071e2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	689b      	ldr	r3, [r3, #8]
 800714a:	4618      	mov	r0, r3
 800714c:	f001 f87a 	bl	8008244 <xTaskPriorityDisinherit>
 8007150:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2200      	movs	r2, #0
 8007156:	609a      	str	r2, [r3, #8]
 8007158:	e043      	b.n	80071e2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d119      	bne.n	8007194 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6858      	ldr	r0, [r3, #4]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007168:	461a      	mov	r2, r3
 800716a:	68b9      	ldr	r1, [r7, #8]
 800716c:	f003 f81b 	bl	800a1a6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	685a      	ldr	r2, [r3, #4]
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007178:	441a      	add	r2, r3
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	685a      	ldr	r2, [r3, #4]
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	429a      	cmp	r2, r3
 8007188:	d32b      	bcc.n	80071e2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	605a      	str	r2, [r3, #4]
 8007192:	e026      	b.n	80071e2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	68d8      	ldr	r0, [r3, #12]
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800719c:	461a      	mov	r2, r3
 800719e:	68b9      	ldr	r1, [r7, #8]
 80071a0:	f003 f801 	bl	800a1a6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	68da      	ldr	r2, [r3, #12]
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071ac:	425b      	negs	r3, r3
 80071ae:	441a      	add	r2, r3
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	68da      	ldr	r2, [r3, #12]
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	429a      	cmp	r2, r3
 80071be:	d207      	bcs.n	80071d0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	689a      	ldr	r2, [r3, #8]
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071c8:	425b      	negs	r3, r3
 80071ca:	441a      	add	r2, r3
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2b02      	cmp	r3, #2
 80071d4:	d105      	bne.n	80071e2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d002      	beq.n	80071e2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80071dc:	693b      	ldr	r3, [r7, #16]
 80071de:	3b01      	subs	r3, #1
 80071e0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	1c5a      	adds	r2, r3, #1
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80071ea:	697b      	ldr	r3, [r7, #20]
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3718      	adds	r7, #24
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b082      	sub	sp, #8
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007202:	2b00      	cmp	r3, #0
 8007204:	d018      	beq.n	8007238 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	68da      	ldr	r2, [r3, #12]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800720e:	441a      	add	r2, r3
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	68da      	ldr	r2, [r3, #12]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	429a      	cmp	r2, r3
 800721e:	d303      	bcc.n	8007228 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681a      	ldr	r2, [r3, #0]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	68d9      	ldr	r1, [r3, #12]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007230:	461a      	mov	r2, r3
 8007232:	6838      	ldr	r0, [r7, #0]
 8007234:	f002 ffb7 	bl	800a1a6 <memcpy>
	}
}
 8007238:	bf00      	nop
 800723a:	3708      	adds	r7, #8
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}

08007240 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b084      	sub	sp, #16
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007248:	f001 fea6 	bl	8008f98 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007252:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007254:	e011      	b.n	800727a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800725a:	2b00      	cmp	r3, #0
 800725c:	d012      	beq.n	8007284 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	3324      	adds	r3, #36	@ 0x24
 8007262:	4618      	mov	r0, r3
 8007264:	f000 fda8 	bl	8007db8 <xTaskRemoveFromEventList>
 8007268:	4603      	mov	r3, r0
 800726a:	2b00      	cmp	r3, #0
 800726c:	d001      	beq.n	8007272 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800726e:	f000 fe81 	bl	8007f74 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007272:	7bfb      	ldrb	r3, [r7, #15]
 8007274:	3b01      	subs	r3, #1
 8007276:	b2db      	uxtb	r3, r3
 8007278:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800727a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800727e:	2b00      	cmp	r3, #0
 8007280:	dce9      	bgt.n	8007256 <prvUnlockQueue+0x16>
 8007282:	e000      	b.n	8007286 <prvUnlockQueue+0x46>
					break;
 8007284:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	22ff      	movs	r2, #255	@ 0xff
 800728a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800728e:	f001 feb5 	bl	8008ffc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007292:	f001 fe81 	bl	8008f98 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800729c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800729e:	e011      	b.n	80072c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	691b      	ldr	r3, [r3, #16]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d012      	beq.n	80072ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	3310      	adds	r3, #16
 80072ac:	4618      	mov	r0, r3
 80072ae:	f000 fd83 	bl	8007db8 <xTaskRemoveFromEventList>
 80072b2:	4603      	mov	r3, r0
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d001      	beq.n	80072bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80072b8:	f000 fe5c 	bl	8007f74 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80072bc:	7bbb      	ldrb	r3, [r7, #14]
 80072be:	3b01      	subs	r3, #1
 80072c0:	b2db      	uxtb	r3, r3
 80072c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80072c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	dce9      	bgt.n	80072a0 <prvUnlockQueue+0x60>
 80072cc:	e000      	b.n	80072d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80072ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	22ff      	movs	r2, #255	@ 0xff
 80072d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80072d8:	f001 fe90 	bl	8008ffc <vPortExitCritical>
}
 80072dc:	bf00      	nop
 80072de:	3710      	adds	r7, #16
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}

080072e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b084      	sub	sp, #16
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80072ec:	f001 fe54 	bl	8008f98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d102      	bne.n	80072fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80072f8:	2301      	movs	r3, #1
 80072fa:	60fb      	str	r3, [r7, #12]
 80072fc:	e001      	b.n	8007302 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80072fe:	2300      	movs	r3, #0
 8007300:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007302:	f001 fe7b 	bl	8008ffc <vPortExitCritical>

	return xReturn;
 8007306:	68fb      	ldr	r3, [r7, #12]
}
 8007308:	4618      	mov	r0, r3
 800730a:	3710      	adds	r7, #16
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}

08007310 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b084      	sub	sp, #16
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007318:	f001 fe3e 	bl	8008f98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007324:	429a      	cmp	r2, r3
 8007326:	d102      	bne.n	800732e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007328:	2301      	movs	r3, #1
 800732a:	60fb      	str	r3, [r7, #12]
 800732c:	e001      	b.n	8007332 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800732e:	2300      	movs	r3, #0
 8007330:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007332:	f001 fe63 	bl	8008ffc <vPortExitCritical>

	return xReturn;
 8007336:	68fb      	ldr	r3, [r7, #12]
}
 8007338:	4618      	mov	r0, r3
 800733a:	3710      	adds	r7, #16
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}

08007340 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007340:	b480      	push	{r7}
 8007342:	b085      	sub	sp, #20
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
 8007348:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800734a:	2300      	movs	r3, #0
 800734c:	60fb      	str	r3, [r7, #12]
 800734e:	e014      	b.n	800737a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007350:	4a0f      	ldr	r2, [pc, #60]	@ (8007390 <vQueueAddToRegistry+0x50>)
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d10b      	bne.n	8007374 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800735c:	490c      	ldr	r1, [pc, #48]	@ (8007390 <vQueueAddToRegistry+0x50>)
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	683a      	ldr	r2, [r7, #0]
 8007362:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007366:	4a0a      	ldr	r2, [pc, #40]	@ (8007390 <vQueueAddToRegistry+0x50>)
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	00db      	lsls	r3, r3, #3
 800736c:	4413      	add	r3, r2
 800736e:	687a      	ldr	r2, [r7, #4]
 8007370:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007372:	e006      	b.n	8007382 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	3301      	adds	r3, #1
 8007378:	60fb      	str	r3, [r7, #12]
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2b07      	cmp	r3, #7
 800737e:	d9e7      	bls.n	8007350 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007380:	bf00      	nop
 8007382:	bf00      	nop
 8007384:	3714      	adds	r7, #20
 8007386:	46bd      	mov	sp, r7
 8007388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738c:	4770      	bx	lr
 800738e:	bf00      	nop
 8007390:	200026b8 	.word	0x200026b8

08007394 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007394:	b480      	push	{r7}
 8007396:	b085      	sub	sp, #20
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800739c:	2300      	movs	r3, #0
 800739e:	60fb      	str	r3, [r7, #12]
 80073a0:	e016      	b.n	80073d0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80073a2:	4a10      	ldr	r2, [pc, #64]	@ (80073e4 <vQueueUnregisterQueue+0x50>)
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	00db      	lsls	r3, r3, #3
 80073a8:	4413      	add	r3, r2
 80073aa:	685b      	ldr	r3, [r3, #4]
 80073ac:	687a      	ldr	r2, [r7, #4]
 80073ae:	429a      	cmp	r2, r3
 80073b0:	d10b      	bne.n	80073ca <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80073b2:	4a0c      	ldr	r2, [pc, #48]	@ (80073e4 <vQueueUnregisterQueue+0x50>)
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2100      	movs	r1, #0
 80073b8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80073bc:	4a09      	ldr	r2, [pc, #36]	@ (80073e4 <vQueueUnregisterQueue+0x50>)
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	00db      	lsls	r3, r3, #3
 80073c2:	4413      	add	r3, r2
 80073c4:	2200      	movs	r2, #0
 80073c6:	605a      	str	r2, [r3, #4]
				break;
 80073c8:	e006      	b.n	80073d8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	3301      	adds	r3, #1
 80073ce:	60fb      	str	r3, [r7, #12]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2b07      	cmp	r3, #7
 80073d4:	d9e5      	bls.n	80073a2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80073d6:	bf00      	nop
 80073d8:	bf00      	nop
 80073da:	3714      	adds	r7, #20
 80073dc:	46bd      	mov	sp, r7
 80073de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e2:	4770      	bx	lr
 80073e4:	200026b8 	.word	0x200026b8

080073e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b086      	sub	sp, #24
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80073f8:	f001 fdce 	bl	8008f98 <vPortEnterCritical>
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007402:	b25b      	sxtb	r3, r3
 8007404:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007408:	d103      	bne.n	8007412 <vQueueWaitForMessageRestricted+0x2a>
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	2200      	movs	r2, #0
 800740e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007418:	b25b      	sxtb	r3, r3
 800741a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800741e:	d103      	bne.n	8007428 <vQueueWaitForMessageRestricted+0x40>
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	2200      	movs	r2, #0
 8007424:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007428:	f001 fde8 	bl	8008ffc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007430:	2b00      	cmp	r3, #0
 8007432:	d106      	bne.n	8007442 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007434:	697b      	ldr	r3, [r7, #20]
 8007436:	3324      	adds	r3, #36	@ 0x24
 8007438:	687a      	ldr	r2, [r7, #4]
 800743a:	68b9      	ldr	r1, [r7, #8]
 800743c:	4618      	mov	r0, r3
 800743e:	f000 fc8f 	bl	8007d60 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007442:	6978      	ldr	r0, [r7, #20]
 8007444:	f7ff fefc 	bl	8007240 <prvUnlockQueue>
	}
 8007448:	bf00      	nop
 800744a:	3718      	adds	r7, #24
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}

08007450 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007450:	b580      	push	{r7, lr}
 8007452:	b08e      	sub	sp, #56	@ 0x38
 8007454:	af04      	add	r7, sp, #16
 8007456:	60f8      	str	r0, [r7, #12]
 8007458:	60b9      	str	r1, [r7, #8]
 800745a:	607a      	str	r2, [r7, #4]
 800745c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800745e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007460:	2b00      	cmp	r3, #0
 8007462:	d10b      	bne.n	800747c <xTaskCreateStatic+0x2c>
	__asm volatile
 8007464:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007468:	f383 8811 	msr	BASEPRI, r3
 800746c:	f3bf 8f6f 	isb	sy
 8007470:	f3bf 8f4f 	dsb	sy
 8007474:	623b      	str	r3, [r7, #32]
}
 8007476:	bf00      	nop
 8007478:	bf00      	nop
 800747a:	e7fd      	b.n	8007478 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800747c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800747e:	2b00      	cmp	r3, #0
 8007480:	d10b      	bne.n	800749a <xTaskCreateStatic+0x4a>
	__asm volatile
 8007482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007486:	f383 8811 	msr	BASEPRI, r3
 800748a:	f3bf 8f6f 	isb	sy
 800748e:	f3bf 8f4f 	dsb	sy
 8007492:	61fb      	str	r3, [r7, #28]
}
 8007494:	bf00      	nop
 8007496:	bf00      	nop
 8007498:	e7fd      	b.n	8007496 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800749a:	235c      	movs	r3, #92	@ 0x5c
 800749c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	2b5c      	cmp	r3, #92	@ 0x5c
 80074a2:	d00b      	beq.n	80074bc <xTaskCreateStatic+0x6c>
	__asm volatile
 80074a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074a8:	f383 8811 	msr	BASEPRI, r3
 80074ac:	f3bf 8f6f 	isb	sy
 80074b0:	f3bf 8f4f 	dsb	sy
 80074b4:	61bb      	str	r3, [r7, #24]
}
 80074b6:	bf00      	nop
 80074b8:	bf00      	nop
 80074ba:	e7fd      	b.n	80074b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80074bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80074be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d01e      	beq.n	8007502 <xTaskCreateStatic+0xb2>
 80074c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d01b      	beq.n	8007502 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80074ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80074ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80074d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80074d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d6:	2202      	movs	r2, #2
 80074d8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80074dc:	2300      	movs	r3, #0
 80074de:	9303      	str	r3, [sp, #12]
 80074e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074e2:	9302      	str	r3, [sp, #8]
 80074e4:	f107 0314 	add.w	r3, r7, #20
 80074e8:	9301      	str	r3, [sp, #4]
 80074ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ec:	9300      	str	r3, [sp, #0]
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	687a      	ldr	r2, [r7, #4]
 80074f2:	68b9      	ldr	r1, [r7, #8]
 80074f4:	68f8      	ldr	r0, [r7, #12]
 80074f6:	f000 f850 	bl	800759a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80074fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80074fc:	f000 f8de 	bl	80076bc <prvAddNewTaskToReadyList>
 8007500:	e001      	b.n	8007506 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8007502:	2300      	movs	r3, #0
 8007504:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007506:	697b      	ldr	r3, [r7, #20]
	}
 8007508:	4618      	mov	r0, r3
 800750a:	3728      	adds	r7, #40	@ 0x28
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}

08007510 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007510:	b580      	push	{r7, lr}
 8007512:	b08c      	sub	sp, #48	@ 0x30
 8007514:	af04      	add	r7, sp, #16
 8007516:	60f8      	str	r0, [r7, #12]
 8007518:	60b9      	str	r1, [r7, #8]
 800751a:	603b      	str	r3, [r7, #0]
 800751c:	4613      	mov	r3, r2
 800751e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007520:	88fb      	ldrh	r3, [r7, #6]
 8007522:	009b      	lsls	r3, r3, #2
 8007524:	4618      	mov	r0, r3
 8007526:	f001 fe59 	bl	80091dc <pvPortMalloc>
 800752a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d00e      	beq.n	8007550 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007532:	205c      	movs	r0, #92	@ 0x5c
 8007534:	f001 fe52 	bl	80091dc <pvPortMalloc>
 8007538:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800753a:	69fb      	ldr	r3, [r7, #28]
 800753c:	2b00      	cmp	r3, #0
 800753e:	d003      	beq.n	8007548 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007540:	69fb      	ldr	r3, [r7, #28]
 8007542:	697a      	ldr	r2, [r7, #20]
 8007544:	631a      	str	r2, [r3, #48]	@ 0x30
 8007546:	e005      	b.n	8007554 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007548:	6978      	ldr	r0, [r7, #20]
 800754a:	f001 ff15 	bl	8009378 <vPortFree>
 800754e:	e001      	b.n	8007554 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007550:	2300      	movs	r3, #0
 8007552:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007554:	69fb      	ldr	r3, [r7, #28]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d017      	beq.n	800758a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800755a:	69fb      	ldr	r3, [r7, #28]
 800755c:	2200      	movs	r2, #0
 800755e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007562:	88fa      	ldrh	r2, [r7, #6]
 8007564:	2300      	movs	r3, #0
 8007566:	9303      	str	r3, [sp, #12]
 8007568:	69fb      	ldr	r3, [r7, #28]
 800756a:	9302      	str	r3, [sp, #8]
 800756c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800756e:	9301      	str	r3, [sp, #4]
 8007570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007572:	9300      	str	r3, [sp, #0]
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	68b9      	ldr	r1, [r7, #8]
 8007578:	68f8      	ldr	r0, [r7, #12]
 800757a:	f000 f80e 	bl	800759a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800757e:	69f8      	ldr	r0, [r7, #28]
 8007580:	f000 f89c 	bl	80076bc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007584:	2301      	movs	r3, #1
 8007586:	61bb      	str	r3, [r7, #24]
 8007588:	e002      	b.n	8007590 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800758a:	f04f 33ff 	mov.w	r3, #4294967295
 800758e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007590:	69bb      	ldr	r3, [r7, #24]
	}
 8007592:	4618      	mov	r0, r3
 8007594:	3720      	adds	r7, #32
 8007596:	46bd      	mov	sp, r7
 8007598:	bd80      	pop	{r7, pc}

0800759a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800759a:	b580      	push	{r7, lr}
 800759c:	b088      	sub	sp, #32
 800759e:	af00      	add	r7, sp, #0
 80075a0:	60f8      	str	r0, [r7, #12]
 80075a2:	60b9      	str	r1, [r7, #8]
 80075a4:	607a      	str	r2, [r7, #4]
 80075a6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80075a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075aa:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	009b      	lsls	r3, r3, #2
 80075b0:	461a      	mov	r2, r3
 80075b2:	21a5      	movs	r1, #165	@ 0xa5
 80075b4:	f002 fd7d 	bl	800a0b2 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80075b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80075c2:	3b01      	subs	r3, #1
 80075c4:	009b      	lsls	r3, r3, #2
 80075c6:	4413      	add	r3, r2
 80075c8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80075ca:	69bb      	ldr	r3, [r7, #24]
 80075cc:	f023 0307 	bic.w	r3, r3, #7
 80075d0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	f003 0307 	and.w	r3, r3, #7
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d00b      	beq.n	80075f4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80075dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e0:	f383 8811 	msr	BASEPRI, r3
 80075e4:	f3bf 8f6f 	isb	sy
 80075e8:	f3bf 8f4f 	dsb	sy
 80075ec:	617b      	str	r3, [r7, #20]
}
 80075ee:	bf00      	nop
 80075f0:	bf00      	nop
 80075f2:	e7fd      	b.n	80075f0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d01f      	beq.n	800763a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80075fa:	2300      	movs	r3, #0
 80075fc:	61fb      	str	r3, [r7, #28]
 80075fe:	e012      	b.n	8007626 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007600:	68ba      	ldr	r2, [r7, #8]
 8007602:	69fb      	ldr	r3, [r7, #28]
 8007604:	4413      	add	r3, r2
 8007606:	7819      	ldrb	r1, [r3, #0]
 8007608:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800760a:	69fb      	ldr	r3, [r7, #28]
 800760c:	4413      	add	r3, r2
 800760e:	3334      	adds	r3, #52	@ 0x34
 8007610:	460a      	mov	r2, r1
 8007612:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007614:	68ba      	ldr	r2, [r7, #8]
 8007616:	69fb      	ldr	r3, [r7, #28]
 8007618:	4413      	add	r3, r2
 800761a:	781b      	ldrb	r3, [r3, #0]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d006      	beq.n	800762e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007620:	69fb      	ldr	r3, [r7, #28]
 8007622:	3301      	adds	r3, #1
 8007624:	61fb      	str	r3, [r7, #28]
 8007626:	69fb      	ldr	r3, [r7, #28]
 8007628:	2b0f      	cmp	r3, #15
 800762a:	d9e9      	bls.n	8007600 <prvInitialiseNewTask+0x66>
 800762c:	e000      	b.n	8007630 <prvInitialiseNewTask+0x96>
			{
				break;
 800762e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007632:	2200      	movs	r2, #0
 8007634:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007638:	e003      	b.n	8007642 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800763a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800763c:	2200      	movs	r2, #0
 800763e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007644:	2b37      	cmp	r3, #55	@ 0x37
 8007646:	d901      	bls.n	800764c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007648:	2337      	movs	r3, #55	@ 0x37
 800764a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800764c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800764e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007650:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007654:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007656:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800765a:	2200      	movs	r2, #0
 800765c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800765e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007660:	3304      	adds	r3, #4
 8007662:	4618      	mov	r0, r3
 8007664:	f7fe fe34 	bl	80062d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800766a:	3318      	adds	r3, #24
 800766c:	4618      	mov	r0, r3
 800766e:	f7fe fe2f 	bl	80062d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007674:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007676:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800767a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800767e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007680:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007684:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007686:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800768a:	2200      	movs	r2, #0
 800768c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800768e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007690:	2200      	movs	r2, #0
 8007692:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007696:	683a      	ldr	r2, [r7, #0]
 8007698:	68f9      	ldr	r1, [r7, #12]
 800769a:	69b8      	ldr	r0, [r7, #24]
 800769c:	f001 fb48 	bl	8008d30 <pxPortInitialiseStack>
 80076a0:	4602      	mov	r2, r0
 80076a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076a4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80076a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d002      	beq.n	80076b2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80076ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80076b2:	bf00      	nop
 80076b4:	3720      	adds	r7, #32
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}
	...

080076bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b082      	sub	sp, #8
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80076c4:	f001 fc68 	bl	8008f98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80076c8:	4b2d      	ldr	r3, [pc, #180]	@ (8007780 <prvAddNewTaskToReadyList+0xc4>)
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	3301      	adds	r3, #1
 80076ce:	4a2c      	ldr	r2, [pc, #176]	@ (8007780 <prvAddNewTaskToReadyList+0xc4>)
 80076d0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80076d2:	4b2c      	ldr	r3, [pc, #176]	@ (8007784 <prvAddNewTaskToReadyList+0xc8>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d109      	bne.n	80076ee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80076da:	4a2a      	ldr	r2, [pc, #168]	@ (8007784 <prvAddNewTaskToReadyList+0xc8>)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80076e0:	4b27      	ldr	r3, [pc, #156]	@ (8007780 <prvAddNewTaskToReadyList+0xc4>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	d110      	bne.n	800770a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80076e8:	f000 fc68 	bl	8007fbc <prvInitialiseTaskLists>
 80076ec:	e00d      	b.n	800770a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80076ee:	4b26      	ldr	r3, [pc, #152]	@ (8007788 <prvAddNewTaskToReadyList+0xcc>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d109      	bne.n	800770a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80076f6:	4b23      	ldr	r3, [pc, #140]	@ (8007784 <prvAddNewTaskToReadyList+0xc8>)
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007700:	429a      	cmp	r2, r3
 8007702:	d802      	bhi.n	800770a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007704:	4a1f      	ldr	r2, [pc, #124]	@ (8007784 <prvAddNewTaskToReadyList+0xc8>)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800770a:	4b20      	ldr	r3, [pc, #128]	@ (800778c <prvAddNewTaskToReadyList+0xd0>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	3301      	adds	r3, #1
 8007710:	4a1e      	ldr	r2, [pc, #120]	@ (800778c <prvAddNewTaskToReadyList+0xd0>)
 8007712:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007714:	4b1d      	ldr	r3, [pc, #116]	@ (800778c <prvAddNewTaskToReadyList+0xd0>)
 8007716:	681a      	ldr	r2, [r3, #0]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007720:	4b1b      	ldr	r3, [pc, #108]	@ (8007790 <prvAddNewTaskToReadyList+0xd4>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	429a      	cmp	r2, r3
 8007726:	d903      	bls.n	8007730 <prvAddNewTaskToReadyList+0x74>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800772c:	4a18      	ldr	r2, [pc, #96]	@ (8007790 <prvAddNewTaskToReadyList+0xd4>)
 800772e:	6013      	str	r3, [r2, #0]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007734:	4613      	mov	r3, r2
 8007736:	009b      	lsls	r3, r3, #2
 8007738:	4413      	add	r3, r2
 800773a:	009b      	lsls	r3, r3, #2
 800773c:	4a15      	ldr	r2, [pc, #84]	@ (8007794 <prvAddNewTaskToReadyList+0xd8>)
 800773e:	441a      	add	r2, r3
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	3304      	adds	r3, #4
 8007744:	4619      	mov	r1, r3
 8007746:	4610      	mov	r0, r2
 8007748:	f7fe fdcf 	bl	80062ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800774c:	f001 fc56 	bl	8008ffc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007750:	4b0d      	ldr	r3, [pc, #52]	@ (8007788 <prvAddNewTaskToReadyList+0xcc>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d00e      	beq.n	8007776 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007758:	4b0a      	ldr	r3, [pc, #40]	@ (8007784 <prvAddNewTaskToReadyList+0xc8>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007762:	429a      	cmp	r2, r3
 8007764:	d207      	bcs.n	8007776 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007766:	4b0c      	ldr	r3, [pc, #48]	@ (8007798 <prvAddNewTaskToReadyList+0xdc>)
 8007768:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800776c:	601a      	str	r2, [r3, #0]
 800776e:	f3bf 8f4f 	dsb	sy
 8007772:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007776:	bf00      	nop
 8007778:	3708      	adds	r7, #8
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
 800777e:	bf00      	nop
 8007780:	20002bcc 	.word	0x20002bcc
 8007784:	200026f8 	.word	0x200026f8
 8007788:	20002bd8 	.word	0x20002bd8
 800778c:	20002be8 	.word	0x20002be8
 8007790:	20002bd4 	.word	0x20002bd4
 8007794:	200026fc 	.word	0x200026fc
 8007798:	e000ed04 	.word	0xe000ed04

0800779c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800779c:	b580      	push	{r7, lr}
 800779e:	b08a      	sub	sp, #40	@ 0x28
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
 80077a4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80077a6:	2300      	movs	r3, #0
 80077a8:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d10b      	bne.n	80077c8 <vTaskDelayUntil+0x2c>
	__asm volatile
 80077b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077b4:	f383 8811 	msr	BASEPRI, r3
 80077b8:	f3bf 8f6f 	isb	sy
 80077bc:	f3bf 8f4f 	dsb	sy
 80077c0:	617b      	str	r3, [r7, #20]
}
 80077c2:	bf00      	nop
 80077c4:	bf00      	nop
 80077c6:	e7fd      	b.n	80077c4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d10b      	bne.n	80077e6 <vTaskDelayUntil+0x4a>
	__asm volatile
 80077ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077d2:	f383 8811 	msr	BASEPRI, r3
 80077d6:	f3bf 8f6f 	isb	sy
 80077da:	f3bf 8f4f 	dsb	sy
 80077de:	613b      	str	r3, [r7, #16]
}
 80077e0:	bf00      	nop
 80077e2:	bf00      	nop
 80077e4:	e7fd      	b.n	80077e2 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80077e6:	4b2a      	ldr	r3, [pc, #168]	@ (8007890 <vTaskDelayUntil+0xf4>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d00b      	beq.n	8007806 <vTaskDelayUntil+0x6a>
	__asm volatile
 80077ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077f2:	f383 8811 	msr	BASEPRI, r3
 80077f6:	f3bf 8f6f 	isb	sy
 80077fa:	f3bf 8f4f 	dsb	sy
 80077fe:	60fb      	str	r3, [r7, #12]
}
 8007800:	bf00      	nop
 8007802:	bf00      	nop
 8007804:	e7fd      	b.n	8007802 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8007806:	f000 f8b1 	bl	800796c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800780a:	4b22      	ldr	r3, [pc, #136]	@ (8007894 <vTaskDelayUntil+0xf8>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	683a      	ldr	r2, [r7, #0]
 8007816:	4413      	add	r3, r2
 8007818:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	6a3a      	ldr	r2, [r7, #32]
 8007820:	429a      	cmp	r2, r3
 8007822:	d20b      	bcs.n	800783c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	69fa      	ldr	r2, [r7, #28]
 800782a:	429a      	cmp	r2, r3
 800782c:	d211      	bcs.n	8007852 <vTaskDelayUntil+0xb6>
 800782e:	69fa      	ldr	r2, [r7, #28]
 8007830:	6a3b      	ldr	r3, [r7, #32]
 8007832:	429a      	cmp	r2, r3
 8007834:	d90d      	bls.n	8007852 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8007836:	2301      	movs	r3, #1
 8007838:	627b      	str	r3, [r7, #36]	@ 0x24
 800783a:	e00a      	b.n	8007852 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	69fa      	ldr	r2, [r7, #28]
 8007842:	429a      	cmp	r2, r3
 8007844:	d303      	bcc.n	800784e <vTaskDelayUntil+0xb2>
 8007846:	69fa      	ldr	r2, [r7, #28]
 8007848:	6a3b      	ldr	r3, [r7, #32]
 800784a:	429a      	cmp	r2, r3
 800784c:	d901      	bls.n	8007852 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800784e:	2301      	movs	r3, #1
 8007850:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	69fa      	ldr	r2, [r7, #28]
 8007856:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8007858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800785a:	2b00      	cmp	r3, #0
 800785c:	d006      	beq.n	800786c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800785e:	69fa      	ldr	r2, [r7, #28]
 8007860:	6a3b      	ldr	r3, [r7, #32]
 8007862:	1ad3      	subs	r3, r2, r3
 8007864:	2100      	movs	r1, #0
 8007866:	4618      	mov	r0, r3
 8007868:	f000 fdf4 	bl	8008454 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800786c:	f000 f88c 	bl	8007988 <xTaskResumeAll>
 8007870:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007872:	69bb      	ldr	r3, [r7, #24]
 8007874:	2b00      	cmp	r3, #0
 8007876:	d107      	bne.n	8007888 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8007878:	4b07      	ldr	r3, [pc, #28]	@ (8007898 <vTaskDelayUntil+0xfc>)
 800787a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800787e:	601a      	str	r2, [r3, #0]
 8007880:	f3bf 8f4f 	dsb	sy
 8007884:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007888:	bf00      	nop
 800788a:	3728      	adds	r7, #40	@ 0x28
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}
 8007890:	20002bf4 	.word	0x20002bf4
 8007894:	20002bd0 	.word	0x20002bd0
 8007898:	e000ed04 	.word	0xe000ed04

0800789c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b08a      	sub	sp, #40	@ 0x28
 80078a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80078a2:	2300      	movs	r3, #0
 80078a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80078a6:	2300      	movs	r3, #0
 80078a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80078aa:	463a      	mov	r2, r7
 80078ac:	1d39      	adds	r1, r7, #4
 80078ae:	f107 0308 	add.w	r3, r7, #8
 80078b2:	4618      	mov	r0, r3
 80078b4:	f7fe fcb8 	bl	8006228 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80078b8:	6839      	ldr	r1, [r7, #0]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	68ba      	ldr	r2, [r7, #8]
 80078be:	9202      	str	r2, [sp, #8]
 80078c0:	9301      	str	r3, [sp, #4]
 80078c2:	2300      	movs	r3, #0
 80078c4:	9300      	str	r3, [sp, #0]
 80078c6:	2300      	movs	r3, #0
 80078c8:	460a      	mov	r2, r1
 80078ca:	4922      	ldr	r1, [pc, #136]	@ (8007954 <vTaskStartScheduler+0xb8>)
 80078cc:	4822      	ldr	r0, [pc, #136]	@ (8007958 <vTaskStartScheduler+0xbc>)
 80078ce:	f7ff fdbf 	bl	8007450 <xTaskCreateStatic>
 80078d2:	4603      	mov	r3, r0
 80078d4:	4a21      	ldr	r2, [pc, #132]	@ (800795c <vTaskStartScheduler+0xc0>)
 80078d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80078d8:	4b20      	ldr	r3, [pc, #128]	@ (800795c <vTaskStartScheduler+0xc0>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d002      	beq.n	80078e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80078e0:	2301      	movs	r3, #1
 80078e2:	617b      	str	r3, [r7, #20]
 80078e4:	e001      	b.n	80078ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80078e6:	2300      	movs	r3, #0
 80078e8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	d102      	bne.n	80078f6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80078f0:	f000 fe04 	bl	80084fc <xTimerCreateTimerTask>
 80078f4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	2b01      	cmp	r3, #1
 80078fa:	d116      	bne.n	800792a <vTaskStartScheduler+0x8e>
	__asm volatile
 80078fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007900:	f383 8811 	msr	BASEPRI, r3
 8007904:	f3bf 8f6f 	isb	sy
 8007908:	f3bf 8f4f 	dsb	sy
 800790c:	613b      	str	r3, [r7, #16]
}
 800790e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007910:	4b13      	ldr	r3, [pc, #76]	@ (8007960 <vTaskStartScheduler+0xc4>)
 8007912:	f04f 32ff 	mov.w	r2, #4294967295
 8007916:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007918:	4b12      	ldr	r3, [pc, #72]	@ (8007964 <vTaskStartScheduler+0xc8>)
 800791a:	2201      	movs	r2, #1
 800791c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800791e:	4b12      	ldr	r3, [pc, #72]	@ (8007968 <vTaskStartScheduler+0xcc>)
 8007920:	2200      	movs	r2, #0
 8007922:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007924:	f001 fa94 	bl	8008e50 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007928:	e00f      	b.n	800794a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007930:	d10b      	bne.n	800794a <vTaskStartScheduler+0xae>
	__asm volatile
 8007932:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007936:	f383 8811 	msr	BASEPRI, r3
 800793a:	f3bf 8f6f 	isb	sy
 800793e:	f3bf 8f4f 	dsb	sy
 8007942:	60fb      	str	r3, [r7, #12]
}
 8007944:	bf00      	nop
 8007946:	bf00      	nop
 8007948:	e7fd      	b.n	8007946 <vTaskStartScheduler+0xaa>
}
 800794a:	bf00      	nop
 800794c:	3718      	adds	r7, #24
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop
 8007954:	0800c698 	.word	0x0800c698
 8007958:	08007f8d 	.word	0x08007f8d
 800795c:	20002bf0 	.word	0x20002bf0
 8007960:	20002bec 	.word	0x20002bec
 8007964:	20002bd8 	.word	0x20002bd8
 8007968:	20002bd0 	.word	0x20002bd0

0800796c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800796c:	b480      	push	{r7}
 800796e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007970:	4b04      	ldr	r3, [pc, #16]	@ (8007984 <vTaskSuspendAll+0x18>)
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	3301      	adds	r3, #1
 8007976:	4a03      	ldr	r2, [pc, #12]	@ (8007984 <vTaskSuspendAll+0x18>)
 8007978:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800797a:	bf00      	nop
 800797c:	46bd      	mov	sp, r7
 800797e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007982:	4770      	bx	lr
 8007984:	20002bf4 	.word	0x20002bf4

08007988 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800798e:	2300      	movs	r3, #0
 8007990:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007992:	2300      	movs	r3, #0
 8007994:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007996:	4b42      	ldr	r3, [pc, #264]	@ (8007aa0 <xTaskResumeAll+0x118>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d10b      	bne.n	80079b6 <xTaskResumeAll+0x2e>
	__asm volatile
 800799e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a2:	f383 8811 	msr	BASEPRI, r3
 80079a6:	f3bf 8f6f 	isb	sy
 80079aa:	f3bf 8f4f 	dsb	sy
 80079ae:	603b      	str	r3, [r7, #0]
}
 80079b0:	bf00      	nop
 80079b2:	bf00      	nop
 80079b4:	e7fd      	b.n	80079b2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80079b6:	f001 faef 	bl	8008f98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80079ba:	4b39      	ldr	r3, [pc, #228]	@ (8007aa0 <xTaskResumeAll+0x118>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	3b01      	subs	r3, #1
 80079c0:	4a37      	ldr	r2, [pc, #220]	@ (8007aa0 <xTaskResumeAll+0x118>)
 80079c2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80079c4:	4b36      	ldr	r3, [pc, #216]	@ (8007aa0 <xTaskResumeAll+0x118>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d162      	bne.n	8007a92 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80079cc:	4b35      	ldr	r3, [pc, #212]	@ (8007aa4 <xTaskResumeAll+0x11c>)
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d05e      	beq.n	8007a92 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80079d4:	e02f      	b.n	8007a36 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079d6:	4b34      	ldr	r3, [pc, #208]	@ (8007aa8 <xTaskResumeAll+0x120>)
 80079d8:	68db      	ldr	r3, [r3, #12]
 80079da:	68db      	ldr	r3, [r3, #12]
 80079dc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	3318      	adds	r3, #24
 80079e2:	4618      	mov	r0, r3
 80079e4:	f7fe fcde 	bl	80063a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	3304      	adds	r3, #4
 80079ec:	4618      	mov	r0, r3
 80079ee:	f7fe fcd9 	bl	80063a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079f6:	4b2d      	ldr	r3, [pc, #180]	@ (8007aac <xTaskResumeAll+0x124>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d903      	bls.n	8007a06 <xTaskResumeAll+0x7e>
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a02:	4a2a      	ldr	r2, [pc, #168]	@ (8007aac <xTaskResumeAll+0x124>)
 8007a04:	6013      	str	r3, [r2, #0]
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a0a:	4613      	mov	r3, r2
 8007a0c:	009b      	lsls	r3, r3, #2
 8007a0e:	4413      	add	r3, r2
 8007a10:	009b      	lsls	r3, r3, #2
 8007a12:	4a27      	ldr	r2, [pc, #156]	@ (8007ab0 <xTaskResumeAll+0x128>)
 8007a14:	441a      	add	r2, r3
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	3304      	adds	r3, #4
 8007a1a:	4619      	mov	r1, r3
 8007a1c:	4610      	mov	r0, r2
 8007a1e:	f7fe fc64 	bl	80062ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a26:	4b23      	ldr	r3, [pc, #140]	@ (8007ab4 <xTaskResumeAll+0x12c>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a2c:	429a      	cmp	r2, r3
 8007a2e:	d302      	bcc.n	8007a36 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007a30:	4b21      	ldr	r3, [pc, #132]	@ (8007ab8 <xTaskResumeAll+0x130>)
 8007a32:	2201      	movs	r2, #1
 8007a34:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007a36:	4b1c      	ldr	r3, [pc, #112]	@ (8007aa8 <xTaskResumeAll+0x120>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d1cb      	bne.n	80079d6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d001      	beq.n	8007a48 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007a44:	f000 fb58 	bl	80080f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007a48:	4b1c      	ldr	r3, [pc, #112]	@ (8007abc <xTaskResumeAll+0x134>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d010      	beq.n	8007a76 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007a54:	f000 f846 	bl	8007ae4 <xTaskIncrementTick>
 8007a58:	4603      	mov	r3, r0
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d002      	beq.n	8007a64 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007a5e:	4b16      	ldr	r3, [pc, #88]	@ (8007ab8 <xTaskResumeAll+0x130>)
 8007a60:	2201      	movs	r2, #1
 8007a62:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	3b01      	subs	r3, #1
 8007a68:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d1f1      	bne.n	8007a54 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007a70:	4b12      	ldr	r3, [pc, #72]	@ (8007abc <xTaskResumeAll+0x134>)
 8007a72:	2200      	movs	r2, #0
 8007a74:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007a76:	4b10      	ldr	r3, [pc, #64]	@ (8007ab8 <xTaskResumeAll+0x130>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d009      	beq.n	8007a92 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007a7e:	2301      	movs	r3, #1
 8007a80:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007a82:	4b0f      	ldr	r3, [pc, #60]	@ (8007ac0 <xTaskResumeAll+0x138>)
 8007a84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a88:	601a      	str	r2, [r3, #0]
 8007a8a:	f3bf 8f4f 	dsb	sy
 8007a8e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007a92:	f001 fab3 	bl	8008ffc <vPortExitCritical>

	return xAlreadyYielded;
 8007a96:	68bb      	ldr	r3, [r7, #8]
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3710      	adds	r7, #16
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}
 8007aa0:	20002bf4 	.word	0x20002bf4
 8007aa4:	20002bcc 	.word	0x20002bcc
 8007aa8:	20002b8c 	.word	0x20002b8c
 8007aac:	20002bd4 	.word	0x20002bd4
 8007ab0:	200026fc 	.word	0x200026fc
 8007ab4:	200026f8 	.word	0x200026f8
 8007ab8:	20002be0 	.word	0x20002be0
 8007abc:	20002bdc 	.word	0x20002bdc
 8007ac0:	e000ed04 	.word	0xe000ed04

08007ac4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007aca:	4b05      	ldr	r3, [pc, #20]	@ (8007ae0 <xTaskGetTickCount+0x1c>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007ad0:	687b      	ldr	r3, [r7, #4]
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	370c      	adds	r7, #12
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007adc:	4770      	bx	lr
 8007ade:	bf00      	nop
 8007ae0:	20002bd0 	.word	0x20002bd0

08007ae4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b086      	sub	sp, #24
 8007ae8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007aea:	2300      	movs	r3, #0
 8007aec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007aee:	4b4f      	ldr	r3, [pc, #316]	@ (8007c2c <xTaskIncrementTick+0x148>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	f040 8090 	bne.w	8007c18 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007af8:	4b4d      	ldr	r3, [pc, #308]	@ (8007c30 <xTaskIncrementTick+0x14c>)
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	3301      	adds	r3, #1
 8007afe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007b00:	4a4b      	ldr	r2, [pc, #300]	@ (8007c30 <xTaskIncrementTick+0x14c>)
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d121      	bne.n	8007b50 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007b0c:	4b49      	ldr	r3, [pc, #292]	@ (8007c34 <xTaskIncrementTick+0x150>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d00b      	beq.n	8007b2e <xTaskIncrementTick+0x4a>
	__asm volatile
 8007b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b1a:	f383 8811 	msr	BASEPRI, r3
 8007b1e:	f3bf 8f6f 	isb	sy
 8007b22:	f3bf 8f4f 	dsb	sy
 8007b26:	603b      	str	r3, [r7, #0]
}
 8007b28:	bf00      	nop
 8007b2a:	bf00      	nop
 8007b2c:	e7fd      	b.n	8007b2a <xTaskIncrementTick+0x46>
 8007b2e:	4b41      	ldr	r3, [pc, #260]	@ (8007c34 <xTaskIncrementTick+0x150>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	60fb      	str	r3, [r7, #12]
 8007b34:	4b40      	ldr	r3, [pc, #256]	@ (8007c38 <xTaskIncrementTick+0x154>)
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4a3e      	ldr	r2, [pc, #248]	@ (8007c34 <xTaskIncrementTick+0x150>)
 8007b3a:	6013      	str	r3, [r2, #0]
 8007b3c:	4a3e      	ldr	r2, [pc, #248]	@ (8007c38 <xTaskIncrementTick+0x154>)
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	6013      	str	r3, [r2, #0]
 8007b42:	4b3e      	ldr	r3, [pc, #248]	@ (8007c3c <xTaskIncrementTick+0x158>)
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	3301      	adds	r3, #1
 8007b48:	4a3c      	ldr	r2, [pc, #240]	@ (8007c3c <xTaskIncrementTick+0x158>)
 8007b4a:	6013      	str	r3, [r2, #0]
 8007b4c:	f000 fad4 	bl	80080f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007b50:	4b3b      	ldr	r3, [pc, #236]	@ (8007c40 <xTaskIncrementTick+0x15c>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	693a      	ldr	r2, [r7, #16]
 8007b56:	429a      	cmp	r2, r3
 8007b58:	d349      	bcc.n	8007bee <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b5a:	4b36      	ldr	r3, [pc, #216]	@ (8007c34 <xTaskIncrementTick+0x150>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d104      	bne.n	8007b6e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b64:	4b36      	ldr	r3, [pc, #216]	@ (8007c40 <xTaskIncrementTick+0x15c>)
 8007b66:	f04f 32ff 	mov.w	r2, #4294967295
 8007b6a:	601a      	str	r2, [r3, #0]
					break;
 8007b6c:	e03f      	b.n	8007bee <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b6e:	4b31      	ldr	r3, [pc, #196]	@ (8007c34 <xTaskIncrementTick+0x150>)
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	68db      	ldr	r3, [r3, #12]
 8007b74:	68db      	ldr	r3, [r3, #12]
 8007b76:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	685b      	ldr	r3, [r3, #4]
 8007b7c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007b7e:	693a      	ldr	r2, [r7, #16]
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d203      	bcs.n	8007b8e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007b86:	4a2e      	ldr	r2, [pc, #184]	@ (8007c40 <xTaskIncrementTick+0x15c>)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007b8c:	e02f      	b.n	8007bee <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007b8e:	68bb      	ldr	r3, [r7, #8]
 8007b90:	3304      	adds	r3, #4
 8007b92:	4618      	mov	r0, r3
 8007b94:	f7fe fc06 	bl	80063a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d004      	beq.n	8007baa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	3318      	adds	r3, #24
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	f7fe fbfd 	bl	80063a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007baa:	68bb      	ldr	r3, [r7, #8]
 8007bac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bae:	4b25      	ldr	r3, [pc, #148]	@ (8007c44 <xTaskIncrementTick+0x160>)
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	429a      	cmp	r2, r3
 8007bb4:	d903      	bls.n	8007bbe <xTaskIncrementTick+0xda>
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bba:	4a22      	ldr	r2, [pc, #136]	@ (8007c44 <xTaskIncrementTick+0x160>)
 8007bbc:	6013      	str	r3, [r2, #0]
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bc2:	4613      	mov	r3, r2
 8007bc4:	009b      	lsls	r3, r3, #2
 8007bc6:	4413      	add	r3, r2
 8007bc8:	009b      	lsls	r3, r3, #2
 8007bca:	4a1f      	ldr	r2, [pc, #124]	@ (8007c48 <xTaskIncrementTick+0x164>)
 8007bcc:	441a      	add	r2, r3
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	3304      	adds	r3, #4
 8007bd2:	4619      	mov	r1, r3
 8007bd4:	4610      	mov	r0, r2
 8007bd6:	f7fe fb88 	bl	80062ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bde:	4b1b      	ldr	r3, [pc, #108]	@ (8007c4c <xTaskIncrementTick+0x168>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d3b8      	bcc.n	8007b5a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007be8:	2301      	movs	r3, #1
 8007bea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007bec:	e7b5      	b.n	8007b5a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007bee:	4b17      	ldr	r3, [pc, #92]	@ (8007c4c <xTaskIncrementTick+0x168>)
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bf4:	4914      	ldr	r1, [pc, #80]	@ (8007c48 <xTaskIncrementTick+0x164>)
 8007bf6:	4613      	mov	r3, r2
 8007bf8:	009b      	lsls	r3, r3, #2
 8007bfa:	4413      	add	r3, r2
 8007bfc:	009b      	lsls	r3, r3, #2
 8007bfe:	440b      	add	r3, r1
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d901      	bls.n	8007c0a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007c06:	2301      	movs	r3, #1
 8007c08:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007c0a:	4b11      	ldr	r3, [pc, #68]	@ (8007c50 <xTaskIncrementTick+0x16c>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d007      	beq.n	8007c22 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007c12:	2301      	movs	r3, #1
 8007c14:	617b      	str	r3, [r7, #20]
 8007c16:	e004      	b.n	8007c22 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007c18:	4b0e      	ldr	r3, [pc, #56]	@ (8007c54 <xTaskIncrementTick+0x170>)
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	3301      	adds	r3, #1
 8007c1e:	4a0d      	ldr	r2, [pc, #52]	@ (8007c54 <xTaskIncrementTick+0x170>)
 8007c20:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007c22:	697b      	ldr	r3, [r7, #20]
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3718      	adds	r7, #24
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}
 8007c2c:	20002bf4 	.word	0x20002bf4
 8007c30:	20002bd0 	.word	0x20002bd0
 8007c34:	20002b84 	.word	0x20002b84
 8007c38:	20002b88 	.word	0x20002b88
 8007c3c:	20002be4 	.word	0x20002be4
 8007c40:	20002bec 	.word	0x20002bec
 8007c44:	20002bd4 	.word	0x20002bd4
 8007c48:	200026fc 	.word	0x200026fc
 8007c4c:	200026f8 	.word	0x200026f8
 8007c50:	20002be0 	.word	0x20002be0
 8007c54:	20002bdc 	.word	0x20002bdc

08007c58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b085      	sub	sp, #20
 8007c5c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007c5e:	4b28      	ldr	r3, [pc, #160]	@ (8007d00 <vTaskSwitchContext+0xa8>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d003      	beq.n	8007c6e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007c66:	4b27      	ldr	r3, [pc, #156]	@ (8007d04 <vTaskSwitchContext+0xac>)
 8007c68:	2201      	movs	r2, #1
 8007c6a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007c6c:	e042      	b.n	8007cf4 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8007c6e:	4b25      	ldr	r3, [pc, #148]	@ (8007d04 <vTaskSwitchContext+0xac>)
 8007c70:	2200      	movs	r2, #0
 8007c72:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c74:	4b24      	ldr	r3, [pc, #144]	@ (8007d08 <vTaskSwitchContext+0xb0>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	60fb      	str	r3, [r7, #12]
 8007c7a:	e011      	b.n	8007ca0 <vTaskSwitchContext+0x48>
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d10b      	bne.n	8007c9a <vTaskSwitchContext+0x42>
	__asm volatile
 8007c82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c86:	f383 8811 	msr	BASEPRI, r3
 8007c8a:	f3bf 8f6f 	isb	sy
 8007c8e:	f3bf 8f4f 	dsb	sy
 8007c92:	607b      	str	r3, [r7, #4]
}
 8007c94:	bf00      	nop
 8007c96:	bf00      	nop
 8007c98:	e7fd      	b.n	8007c96 <vTaskSwitchContext+0x3e>
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	3b01      	subs	r3, #1
 8007c9e:	60fb      	str	r3, [r7, #12]
 8007ca0:	491a      	ldr	r1, [pc, #104]	@ (8007d0c <vTaskSwitchContext+0xb4>)
 8007ca2:	68fa      	ldr	r2, [r7, #12]
 8007ca4:	4613      	mov	r3, r2
 8007ca6:	009b      	lsls	r3, r3, #2
 8007ca8:	4413      	add	r3, r2
 8007caa:	009b      	lsls	r3, r3, #2
 8007cac:	440b      	add	r3, r1
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d0e3      	beq.n	8007c7c <vTaskSwitchContext+0x24>
 8007cb4:	68fa      	ldr	r2, [r7, #12]
 8007cb6:	4613      	mov	r3, r2
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	4413      	add	r3, r2
 8007cbc:	009b      	lsls	r3, r3, #2
 8007cbe:	4a13      	ldr	r2, [pc, #76]	@ (8007d0c <vTaskSwitchContext+0xb4>)
 8007cc0:	4413      	add	r3, r2
 8007cc2:	60bb      	str	r3, [r7, #8]
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	685a      	ldr	r2, [r3, #4]
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	605a      	str	r2, [r3, #4]
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	685a      	ldr	r2, [r3, #4]
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	3308      	adds	r3, #8
 8007cd6:	429a      	cmp	r2, r3
 8007cd8:	d104      	bne.n	8007ce4 <vTaskSwitchContext+0x8c>
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	685a      	ldr	r2, [r3, #4]
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	605a      	str	r2, [r3, #4]
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	68db      	ldr	r3, [r3, #12]
 8007cea:	4a09      	ldr	r2, [pc, #36]	@ (8007d10 <vTaskSwitchContext+0xb8>)
 8007cec:	6013      	str	r3, [r2, #0]
 8007cee:	4a06      	ldr	r2, [pc, #24]	@ (8007d08 <vTaskSwitchContext+0xb0>)
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	6013      	str	r3, [r2, #0]
}
 8007cf4:	bf00      	nop
 8007cf6:	3714      	adds	r7, #20
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfe:	4770      	bx	lr
 8007d00:	20002bf4 	.word	0x20002bf4
 8007d04:	20002be0 	.word	0x20002be0
 8007d08:	20002bd4 	.word	0x20002bd4
 8007d0c:	200026fc 	.word	0x200026fc
 8007d10:	200026f8 	.word	0x200026f8

08007d14 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b084      	sub	sp, #16
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d10b      	bne.n	8007d3c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d28:	f383 8811 	msr	BASEPRI, r3
 8007d2c:	f3bf 8f6f 	isb	sy
 8007d30:	f3bf 8f4f 	dsb	sy
 8007d34:	60fb      	str	r3, [r7, #12]
}
 8007d36:	bf00      	nop
 8007d38:	bf00      	nop
 8007d3a:	e7fd      	b.n	8007d38 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007d3c:	4b07      	ldr	r3, [pc, #28]	@ (8007d5c <vTaskPlaceOnEventList+0x48>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	3318      	adds	r3, #24
 8007d42:	4619      	mov	r1, r3
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f7fe faf4 	bl	8006332 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007d4a:	2101      	movs	r1, #1
 8007d4c:	6838      	ldr	r0, [r7, #0]
 8007d4e:	f000 fb81 	bl	8008454 <prvAddCurrentTaskToDelayedList>
}
 8007d52:	bf00      	nop
 8007d54:	3710      	adds	r7, #16
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
 8007d5a:	bf00      	nop
 8007d5c:	200026f8 	.word	0x200026f8

08007d60 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b086      	sub	sp, #24
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	60f8      	str	r0, [r7, #12]
 8007d68:	60b9      	str	r1, [r7, #8]
 8007d6a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d10b      	bne.n	8007d8a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007d72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d76:	f383 8811 	msr	BASEPRI, r3
 8007d7a:	f3bf 8f6f 	isb	sy
 8007d7e:	f3bf 8f4f 	dsb	sy
 8007d82:	617b      	str	r3, [r7, #20]
}
 8007d84:	bf00      	nop
 8007d86:	bf00      	nop
 8007d88:	e7fd      	b.n	8007d86 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007d8a:	4b0a      	ldr	r3, [pc, #40]	@ (8007db4 <vTaskPlaceOnEventListRestricted+0x54>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	3318      	adds	r3, #24
 8007d90:	4619      	mov	r1, r3
 8007d92:	68f8      	ldr	r0, [r7, #12]
 8007d94:	f7fe faa9 	bl	80062ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d002      	beq.n	8007da4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8007da2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007da4:	6879      	ldr	r1, [r7, #4]
 8007da6:	68b8      	ldr	r0, [r7, #8]
 8007da8:	f000 fb54 	bl	8008454 <prvAddCurrentTaskToDelayedList>
	}
 8007dac:	bf00      	nop
 8007dae:	3718      	adds	r7, #24
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}
 8007db4:	200026f8 	.word	0x200026f8

08007db8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b086      	sub	sp, #24
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	68db      	ldr	r3, [r3, #12]
 8007dc4:	68db      	ldr	r3, [r3, #12]
 8007dc6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007dc8:	693b      	ldr	r3, [r7, #16]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d10b      	bne.n	8007de6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dd2:	f383 8811 	msr	BASEPRI, r3
 8007dd6:	f3bf 8f6f 	isb	sy
 8007dda:	f3bf 8f4f 	dsb	sy
 8007dde:	60fb      	str	r3, [r7, #12]
}
 8007de0:	bf00      	nop
 8007de2:	bf00      	nop
 8007de4:	e7fd      	b.n	8007de2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	3318      	adds	r3, #24
 8007dea:	4618      	mov	r0, r3
 8007dec:	f7fe fada 	bl	80063a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007df0:	4b1d      	ldr	r3, [pc, #116]	@ (8007e68 <xTaskRemoveFromEventList+0xb0>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d11d      	bne.n	8007e34 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	3304      	adds	r3, #4
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	f7fe fad1 	bl	80063a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007e02:	693b      	ldr	r3, [r7, #16]
 8007e04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e06:	4b19      	ldr	r3, [pc, #100]	@ (8007e6c <xTaskRemoveFromEventList+0xb4>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	429a      	cmp	r2, r3
 8007e0c:	d903      	bls.n	8007e16 <xTaskRemoveFromEventList+0x5e>
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e12:	4a16      	ldr	r2, [pc, #88]	@ (8007e6c <xTaskRemoveFromEventList+0xb4>)
 8007e14:	6013      	str	r3, [r2, #0]
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e1a:	4613      	mov	r3, r2
 8007e1c:	009b      	lsls	r3, r3, #2
 8007e1e:	4413      	add	r3, r2
 8007e20:	009b      	lsls	r3, r3, #2
 8007e22:	4a13      	ldr	r2, [pc, #76]	@ (8007e70 <xTaskRemoveFromEventList+0xb8>)
 8007e24:	441a      	add	r2, r3
 8007e26:	693b      	ldr	r3, [r7, #16]
 8007e28:	3304      	adds	r3, #4
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	4610      	mov	r0, r2
 8007e2e:	f7fe fa5c 	bl	80062ea <vListInsertEnd>
 8007e32:	e005      	b.n	8007e40 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	3318      	adds	r3, #24
 8007e38:	4619      	mov	r1, r3
 8007e3a:	480e      	ldr	r0, [pc, #56]	@ (8007e74 <xTaskRemoveFromEventList+0xbc>)
 8007e3c:	f7fe fa55 	bl	80062ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e44:	4b0c      	ldr	r3, [pc, #48]	@ (8007e78 <xTaskRemoveFromEventList+0xc0>)
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d905      	bls.n	8007e5a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007e4e:	2301      	movs	r3, #1
 8007e50:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007e52:	4b0a      	ldr	r3, [pc, #40]	@ (8007e7c <xTaskRemoveFromEventList+0xc4>)
 8007e54:	2201      	movs	r2, #1
 8007e56:	601a      	str	r2, [r3, #0]
 8007e58:	e001      	b.n	8007e5e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007e5e:	697b      	ldr	r3, [r7, #20]
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3718      	adds	r7, #24
 8007e64:	46bd      	mov	sp, r7
 8007e66:	bd80      	pop	{r7, pc}
 8007e68:	20002bf4 	.word	0x20002bf4
 8007e6c:	20002bd4 	.word	0x20002bd4
 8007e70:	200026fc 	.word	0x200026fc
 8007e74:	20002b8c 	.word	0x20002b8c
 8007e78:	200026f8 	.word	0x200026f8
 8007e7c:	20002be0 	.word	0x20002be0

08007e80 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007e88:	4b06      	ldr	r3, [pc, #24]	@ (8007ea4 <vTaskInternalSetTimeOutState+0x24>)
 8007e8a:	681a      	ldr	r2, [r3, #0]
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007e90:	4b05      	ldr	r3, [pc, #20]	@ (8007ea8 <vTaskInternalSetTimeOutState+0x28>)
 8007e92:	681a      	ldr	r2, [r3, #0]
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	605a      	str	r2, [r3, #4]
}
 8007e98:	bf00      	nop
 8007e9a:	370c      	adds	r7, #12
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr
 8007ea4:	20002be4 	.word	0x20002be4
 8007ea8:	20002bd0 	.word	0x20002bd0

08007eac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b088      	sub	sp, #32
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d10b      	bne.n	8007ed4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ec0:	f383 8811 	msr	BASEPRI, r3
 8007ec4:	f3bf 8f6f 	isb	sy
 8007ec8:	f3bf 8f4f 	dsb	sy
 8007ecc:	613b      	str	r3, [r7, #16]
}
 8007ece:	bf00      	nop
 8007ed0:	bf00      	nop
 8007ed2:	e7fd      	b.n	8007ed0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d10b      	bne.n	8007ef2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ede:	f383 8811 	msr	BASEPRI, r3
 8007ee2:	f3bf 8f6f 	isb	sy
 8007ee6:	f3bf 8f4f 	dsb	sy
 8007eea:	60fb      	str	r3, [r7, #12]
}
 8007eec:	bf00      	nop
 8007eee:	bf00      	nop
 8007ef0:	e7fd      	b.n	8007eee <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007ef2:	f001 f851 	bl	8008f98 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007ef6:	4b1d      	ldr	r3, [pc, #116]	@ (8007f6c <xTaskCheckForTimeOut+0xc0>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	69ba      	ldr	r2, [r7, #24]
 8007f02:	1ad3      	subs	r3, r2, r3
 8007f04:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f0e:	d102      	bne.n	8007f16 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007f10:	2300      	movs	r3, #0
 8007f12:	61fb      	str	r3, [r7, #28]
 8007f14:	e023      	b.n	8007f5e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681a      	ldr	r2, [r3, #0]
 8007f1a:	4b15      	ldr	r3, [pc, #84]	@ (8007f70 <xTaskCheckForTimeOut+0xc4>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	429a      	cmp	r2, r3
 8007f20:	d007      	beq.n	8007f32 <xTaskCheckForTimeOut+0x86>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	685b      	ldr	r3, [r3, #4]
 8007f26:	69ba      	ldr	r2, [r7, #24]
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	d302      	bcc.n	8007f32 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	61fb      	str	r3, [r7, #28]
 8007f30:	e015      	b.n	8007f5e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	697a      	ldr	r2, [r7, #20]
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	d20b      	bcs.n	8007f54 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	681a      	ldr	r2, [r3, #0]
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	1ad2      	subs	r2, r2, r3
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007f48:	6878      	ldr	r0, [r7, #4]
 8007f4a:	f7ff ff99 	bl	8007e80 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	61fb      	str	r3, [r7, #28]
 8007f52:	e004      	b.n	8007f5e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	2200      	movs	r2, #0
 8007f58:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007f5e:	f001 f84d 	bl	8008ffc <vPortExitCritical>

	return xReturn;
 8007f62:	69fb      	ldr	r3, [r7, #28]
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	3720      	adds	r7, #32
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}
 8007f6c:	20002bd0 	.word	0x20002bd0
 8007f70:	20002be4 	.word	0x20002be4

08007f74 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007f74:	b480      	push	{r7}
 8007f76:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007f78:	4b03      	ldr	r3, [pc, #12]	@ (8007f88 <vTaskMissedYield+0x14>)
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	601a      	str	r2, [r3, #0]
}
 8007f7e:	bf00      	nop
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr
 8007f88:	20002be0 	.word	0x20002be0

08007f8c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b082      	sub	sp, #8
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007f94:	f000 f852 	bl	800803c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007f98:	4b06      	ldr	r3, [pc, #24]	@ (8007fb4 <prvIdleTask+0x28>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d9f9      	bls.n	8007f94 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007fa0:	4b05      	ldr	r3, [pc, #20]	@ (8007fb8 <prvIdleTask+0x2c>)
 8007fa2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fa6:	601a      	str	r2, [r3, #0]
 8007fa8:	f3bf 8f4f 	dsb	sy
 8007fac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007fb0:	e7f0      	b.n	8007f94 <prvIdleTask+0x8>
 8007fb2:	bf00      	nop
 8007fb4:	200026fc 	.word	0x200026fc
 8007fb8:	e000ed04 	.word	0xe000ed04

08007fbc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b082      	sub	sp, #8
 8007fc0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	607b      	str	r3, [r7, #4]
 8007fc6:	e00c      	b.n	8007fe2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007fc8:	687a      	ldr	r2, [r7, #4]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	009b      	lsls	r3, r3, #2
 8007fce:	4413      	add	r3, r2
 8007fd0:	009b      	lsls	r3, r3, #2
 8007fd2:	4a12      	ldr	r2, [pc, #72]	@ (800801c <prvInitialiseTaskLists+0x60>)
 8007fd4:	4413      	add	r3, r2
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f7fe f95a 	bl	8006290 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	3301      	adds	r3, #1
 8007fe0:	607b      	str	r3, [r7, #4]
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2b37      	cmp	r3, #55	@ 0x37
 8007fe6:	d9ef      	bls.n	8007fc8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007fe8:	480d      	ldr	r0, [pc, #52]	@ (8008020 <prvInitialiseTaskLists+0x64>)
 8007fea:	f7fe f951 	bl	8006290 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007fee:	480d      	ldr	r0, [pc, #52]	@ (8008024 <prvInitialiseTaskLists+0x68>)
 8007ff0:	f7fe f94e 	bl	8006290 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007ff4:	480c      	ldr	r0, [pc, #48]	@ (8008028 <prvInitialiseTaskLists+0x6c>)
 8007ff6:	f7fe f94b 	bl	8006290 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007ffa:	480c      	ldr	r0, [pc, #48]	@ (800802c <prvInitialiseTaskLists+0x70>)
 8007ffc:	f7fe f948 	bl	8006290 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008000:	480b      	ldr	r0, [pc, #44]	@ (8008030 <prvInitialiseTaskLists+0x74>)
 8008002:	f7fe f945 	bl	8006290 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008006:	4b0b      	ldr	r3, [pc, #44]	@ (8008034 <prvInitialiseTaskLists+0x78>)
 8008008:	4a05      	ldr	r2, [pc, #20]	@ (8008020 <prvInitialiseTaskLists+0x64>)
 800800a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800800c:	4b0a      	ldr	r3, [pc, #40]	@ (8008038 <prvInitialiseTaskLists+0x7c>)
 800800e:	4a05      	ldr	r2, [pc, #20]	@ (8008024 <prvInitialiseTaskLists+0x68>)
 8008010:	601a      	str	r2, [r3, #0]
}
 8008012:	bf00      	nop
 8008014:	3708      	adds	r7, #8
 8008016:	46bd      	mov	sp, r7
 8008018:	bd80      	pop	{r7, pc}
 800801a:	bf00      	nop
 800801c:	200026fc 	.word	0x200026fc
 8008020:	20002b5c 	.word	0x20002b5c
 8008024:	20002b70 	.word	0x20002b70
 8008028:	20002b8c 	.word	0x20002b8c
 800802c:	20002ba0 	.word	0x20002ba0
 8008030:	20002bb8 	.word	0x20002bb8
 8008034:	20002b84 	.word	0x20002b84
 8008038:	20002b88 	.word	0x20002b88

0800803c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b082      	sub	sp, #8
 8008040:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008042:	e019      	b.n	8008078 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008044:	f000 ffa8 	bl	8008f98 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008048:	4b10      	ldr	r3, [pc, #64]	@ (800808c <prvCheckTasksWaitingTermination+0x50>)
 800804a:	68db      	ldr	r3, [r3, #12]
 800804c:	68db      	ldr	r3, [r3, #12]
 800804e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	3304      	adds	r3, #4
 8008054:	4618      	mov	r0, r3
 8008056:	f7fe f9a5 	bl	80063a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800805a:	4b0d      	ldr	r3, [pc, #52]	@ (8008090 <prvCheckTasksWaitingTermination+0x54>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	3b01      	subs	r3, #1
 8008060:	4a0b      	ldr	r2, [pc, #44]	@ (8008090 <prvCheckTasksWaitingTermination+0x54>)
 8008062:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008064:	4b0b      	ldr	r3, [pc, #44]	@ (8008094 <prvCheckTasksWaitingTermination+0x58>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	3b01      	subs	r3, #1
 800806a:	4a0a      	ldr	r2, [pc, #40]	@ (8008094 <prvCheckTasksWaitingTermination+0x58>)
 800806c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800806e:	f000 ffc5 	bl	8008ffc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f000 f810 	bl	8008098 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008078:	4b06      	ldr	r3, [pc, #24]	@ (8008094 <prvCheckTasksWaitingTermination+0x58>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d1e1      	bne.n	8008044 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008080:	bf00      	nop
 8008082:	bf00      	nop
 8008084:	3708      	adds	r7, #8
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}
 800808a:	bf00      	nop
 800808c:	20002ba0 	.word	0x20002ba0
 8008090:	20002bcc 	.word	0x20002bcc
 8008094:	20002bb4 	.word	0x20002bb4

08008098 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008098:	b580      	push	{r7, lr}
 800809a:	b084      	sub	sp, #16
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d108      	bne.n	80080bc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080ae:	4618      	mov	r0, r3
 80080b0:	f001 f962 	bl	8009378 <vPortFree>
				vPortFree( pxTCB );
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f001 f95f 	bl	8009378 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80080ba:	e019      	b.n	80080f0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80080c2:	2b01      	cmp	r3, #1
 80080c4:	d103      	bne.n	80080ce <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f001 f956 	bl	8009378 <vPortFree>
	}
 80080cc:	e010      	b.n	80080f0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80080d4:	2b02      	cmp	r3, #2
 80080d6:	d00b      	beq.n	80080f0 <prvDeleteTCB+0x58>
	__asm volatile
 80080d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080dc:	f383 8811 	msr	BASEPRI, r3
 80080e0:	f3bf 8f6f 	isb	sy
 80080e4:	f3bf 8f4f 	dsb	sy
 80080e8:	60fb      	str	r3, [r7, #12]
}
 80080ea:	bf00      	nop
 80080ec:	bf00      	nop
 80080ee:	e7fd      	b.n	80080ec <prvDeleteTCB+0x54>
	}
 80080f0:	bf00      	nop
 80080f2:	3710      	adds	r7, #16
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bd80      	pop	{r7, pc}

080080f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80080f8:	b480      	push	{r7}
 80080fa:	b083      	sub	sp, #12
 80080fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80080fe:	4b0c      	ldr	r3, [pc, #48]	@ (8008130 <prvResetNextTaskUnblockTime+0x38>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d104      	bne.n	8008112 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008108:	4b0a      	ldr	r3, [pc, #40]	@ (8008134 <prvResetNextTaskUnblockTime+0x3c>)
 800810a:	f04f 32ff 	mov.w	r2, #4294967295
 800810e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008110:	e008      	b.n	8008124 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008112:	4b07      	ldr	r3, [pc, #28]	@ (8008130 <prvResetNextTaskUnblockTime+0x38>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	68db      	ldr	r3, [r3, #12]
 8008118:	68db      	ldr	r3, [r3, #12]
 800811a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	4a04      	ldr	r2, [pc, #16]	@ (8008134 <prvResetNextTaskUnblockTime+0x3c>)
 8008122:	6013      	str	r3, [r2, #0]
}
 8008124:	bf00      	nop
 8008126:	370c      	adds	r7, #12
 8008128:	46bd      	mov	sp, r7
 800812a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812e:	4770      	bx	lr
 8008130:	20002b84 	.word	0x20002b84
 8008134:	20002bec 	.word	0x20002bec

08008138 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008138:	b480      	push	{r7}
 800813a:	b083      	sub	sp, #12
 800813c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800813e:	4b0b      	ldr	r3, [pc, #44]	@ (800816c <xTaskGetSchedulerState+0x34>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	2b00      	cmp	r3, #0
 8008144:	d102      	bne.n	800814c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008146:	2301      	movs	r3, #1
 8008148:	607b      	str	r3, [r7, #4]
 800814a:	e008      	b.n	800815e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800814c:	4b08      	ldr	r3, [pc, #32]	@ (8008170 <xTaskGetSchedulerState+0x38>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d102      	bne.n	800815a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008154:	2302      	movs	r3, #2
 8008156:	607b      	str	r3, [r7, #4]
 8008158:	e001      	b.n	800815e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800815a:	2300      	movs	r3, #0
 800815c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800815e:	687b      	ldr	r3, [r7, #4]
	}
 8008160:	4618      	mov	r0, r3
 8008162:	370c      	adds	r7, #12
 8008164:	46bd      	mov	sp, r7
 8008166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816a:	4770      	bx	lr
 800816c:	20002bd8 	.word	0x20002bd8
 8008170:	20002bf4 	.word	0x20002bf4

08008174 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008174:	b580      	push	{r7, lr}
 8008176:	b084      	sub	sp, #16
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008180:	2300      	movs	r3, #0
 8008182:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d051      	beq.n	800822e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800818e:	4b2a      	ldr	r3, [pc, #168]	@ (8008238 <xTaskPriorityInherit+0xc4>)
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008194:	429a      	cmp	r2, r3
 8008196:	d241      	bcs.n	800821c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	699b      	ldr	r3, [r3, #24]
 800819c:	2b00      	cmp	r3, #0
 800819e:	db06      	blt.n	80081ae <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081a0:	4b25      	ldr	r3, [pc, #148]	@ (8008238 <xTaskPriorityInherit+0xc4>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081a6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	6959      	ldr	r1, [r3, #20]
 80081b2:	68bb      	ldr	r3, [r7, #8]
 80081b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081b6:	4613      	mov	r3, r2
 80081b8:	009b      	lsls	r3, r3, #2
 80081ba:	4413      	add	r3, r2
 80081bc:	009b      	lsls	r3, r3, #2
 80081be:	4a1f      	ldr	r2, [pc, #124]	@ (800823c <xTaskPriorityInherit+0xc8>)
 80081c0:	4413      	add	r3, r2
 80081c2:	4299      	cmp	r1, r3
 80081c4:	d122      	bne.n	800820c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80081c6:	68bb      	ldr	r3, [r7, #8]
 80081c8:	3304      	adds	r3, #4
 80081ca:	4618      	mov	r0, r3
 80081cc:	f7fe f8ea 	bl	80063a4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80081d0:	4b19      	ldr	r3, [pc, #100]	@ (8008238 <xTaskPriorityInherit+0xc4>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081d6:	68bb      	ldr	r3, [r7, #8]
 80081d8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081de:	4b18      	ldr	r3, [pc, #96]	@ (8008240 <xTaskPriorityInherit+0xcc>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	429a      	cmp	r2, r3
 80081e4:	d903      	bls.n	80081ee <xTaskPriorityInherit+0x7a>
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081ea:	4a15      	ldr	r2, [pc, #84]	@ (8008240 <xTaskPriorityInherit+0xcc>)
 80081ec:	6013      	str	r3, [r2, #0]
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081f2:	4613      	mov	r3, r2
 80081f4:	009b      	lsls	r3, r3, #2
 80081f6:	4413      	add	r3, r2
 80081f8:	009b      	lsls	r3, r3, #2
 80081fa:	4a10      	ldr	r2, [pc, #64]	@ (800823c <xTaskPriorityInherit+0xc8>)
 80081fc:	441a      	add	r2, r3
 80081fe:	68bb      	ldr	r3, [r7, #8]
 8008200:	3304      	adds	r3, #4
 8008202:	4619      	mov	r1, r3
 8008204:	4610      	mov	r0, r2
 8008206:	f7fe f870 	bl	80062ea <vListInsertEnd>
 800820a:	e004      	b.n	8008216 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800820c:	4b0a      	ldr	r3, [pc, #40]	@ (8008238 <xTaskPriorityInherit+0xc4>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008216:	2301      	movs	r3, #1
 8008218:	60fb      	str	r3, [r7, #12]
 800821a:	e008      	b.n	800822e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008220:	4b05      	ldr	r3, [pc, #20]	@ (8008238 <xTaskPriorityInherit+0xc4>)
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008226:	429a      	cmp	r2, r3
 8008228:	d201      	bcs.n	800822e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800822a:	2301      	movs	r3, #1
 800822c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800822e:	68fb      	ldr	r3, [r7, #12]
	}
 8008230:	4618      	mov	r0, r3
 8008232:	3710      	adds	r7, #16
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}
 8008238:	200026f8 	.word	0x200026f8
 800823c:	200026fc 	.word	0x200026fc
 8008240:	20002bd4 	.word	0x20002bd4

08008244 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008244:	b580      	push	{r7, lr}
 8008246:	b086      	sub	sp, #24
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008250:	2300      	movs	r3, #0
 8008252:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d058      	beq.n	800830c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800825a:	4b2f      	ldr	r3, [pc, #188]	@ (8008318 <xTaskPriorityDisinherit+0xd4>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	693a      	ldr	r2, [r7, #16]
 8008260:	429a      	cmp	r2, r3
 8008262:	d00b      	beq.n	800827c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8008264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008268:	f383 8811 	msr	BASEPRI, r3
 800826c:	f3bf 8f6f 	isb	sy
 8008270:	f3bf 8f4f 	dsb	sy
 8008274:	60fb      	str	r3, [r7, #12]
}
 8008276:	bf00      	nop
 8008278:	bf00      	nop
 800827a:	e7fd      	b.n	8008278 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008280:	2b00      	cmp	r3, #0
 8008282:	d10b      	bne.n	800829c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8008284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008288:	f383 8811 	msr	BASEPRI, r3
 800828c:	f3bf 8f6f 	isb	sy
 8008290:	f3bf 8f4f 	dsb	sy
 8008294:	60bb      	str	r3, [r7, #8]
}
 8008296:	bf00      	nop
 8008298:	bf00      	nop
 800829a:	e7fd      	b.n	8008298 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800829c:	693b      	ldr	r3, [r7, #16]
 800829e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082a0:	1e5a      	subs	r2, r3, #1
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80082a6:	693b      	ldr	r3, [r7, #16]
 80082a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d02c      	beq.n	800830c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80082b2:	693b      	ldr	r3, [r7, #16]
 80082b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d128      	bne.n	800830c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80082ba:	693b      	ldr	r3, [r7, #16]
 80082bc:	3304      	adds	r3, #4
 80082be:	4618      	mov	r0, r3
 80082c0:	f7fe f870 	bl	80063a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80082c4:	693b      	ldr	r3, [r7, #16]
 80082c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082d0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80082d8:	693b      	ldr	r3, [r7, #16]
 80082da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082dc:	4b0f      	ldr	r3, [pc, #60]	@ (800831c <xTaskPriorityDisinherit+0xd8>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	429a      	cmp	r2, r3
 80082e2:	d903      	bls.n	80082ec <xTaskPriorityDisinherit+0xa8>
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082e8:	4a0c      	ldr	r2, [pc, #48]	@ (800831c <xTaskPriorityDisinherit+0xd8>)
 80082ea:	6013      	str	r3, [r2, #0]
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082f0:	4613      	mov	r3, r2
 80082f2:	009b      	lsls	r3, r3, #2
 80082f4:	4413      	add	r3, r2
 80082f6:	009b      	lsls	r3, r3, #2
 80082f8:	4a09      	ldr	r2, [pc, #36]	@ (8008320 <xTaskPriorityDisinherit+0xdc>)
 80082fa:	441a      	add	r2, r3
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	3304      	adds	r3, #4
 8008300:	4619      	mov	r1, r3
 8008302:	4610      	mov	r0, r2
 8008304:	f7fd fff1 	bl	80062ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008308:	2301      	movs	r3, #1
 800830a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800830c:	697b      	ldr	r3, [r7, #20]
	}
 800830e:	4618      	mov	r0, r3
 8008310:	3718      	adds	r7, #24
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}
 8008316:	bf00      	nop
 8008318:	200026f8 	.word	0x200026f8
 800831c:	20002bd4 	.word	0x20002bd4
 8008320:	200026fc 	.word	0x200026fc

08008324 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008324:	b580      	push	{r7, lr}
 8008326:	b088      	sub	sp, #32
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
 800832c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008332:	2301      	movs	r3, #1
 8008334:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d06c      	beq.n	8008416 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800833c:	69bb      	ldr	r3, [r7, #24]
 800833e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008340:	2b00      	cmp	r3, #0
 8008342:	d10b      	bne.n	800835c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8008344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008348:	f383 8811 	msr	BASEPRI, r3
 800834c:	f3bf 8f6f 	isb	sy
 8008350:	f3bf 8f4f 	dsb	sy
 8008354:	60fb      	str	r3, [r7, #12]
}
 8008356:	bf00      	nop
 8008358:	bf00      	nop
 800835a:	e7fd      	b.n	8008358 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800835c:	69bb      	ldr	r3, [r7, #24]
 800835e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008360:	683a      	ldr	r2, [r7, #0]
 8008362:	429a      	cmp	r2, r3
 8008364:	d902      	bls.n	800836c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	61fb      	str	r3, [r7, #28]
 800836a:	e002      	b.n	8008372 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800836c:	69bb      	ldr	r3, [r7, #24]
 800836e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008370:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8008372:	69bb      	ldr	r3, [r7, #24]
 8008374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008376:	69fa      	ldr	r2, [r7, #28]
 8008378:	429a      	cmp	r2, r3
 800837a:	d04c      	beq.n	8008416 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800837c:	69bb      	ldr	r3, [r7, #24]
 800837e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008380:	697a      	ldr	r2, [r7, #20]
 8008382:	429a      	cmp	r2, r3
 8008384:	d147      	bne.n	8008416 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8008386:	4b26      	ldr	r3, [pc, #152]	@ (8008420 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	69ba      	ldr	r2, [r7, #24]
 800838c:	429a      	cmp	r2, r3
 800838e:	d10b      	bne.n	80083a8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8008390:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008394:	f383 8811 	msr	BASEPRI, r3
 8008398:	f3bf 8f6f 	isb	sy
 800839c:	f3bf 8f4f 	dsb	sy
 80083a0:	60bb      	str	r3, [r7, #8]
}
 80083a2:	bf00      	nop
 80083a4:	bf00      	nop
 80083a6:	e7fd      	b.n	80083a4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80083a8:	69bb      	ldr	r3, [r7, #24]
 80083aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083ac:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80083ae:	69bb      	ldr	r3, [r7, #24]
 80083b0:	69fa      	ldr	r2, [r7, #28]
 80083b2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80083b4:	69bb      	ldr	r3, [r7, #24]
 80083b6:	699b      	ldr	r3, [r3, #24]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	db04      	blt.n	80083c6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80083bc:	69fb      	ldr	r3, [r7, #28]
 80083be:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80083c2:	69bb      	ldr	r3, [r7, #24]
 80083c4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80083c6:	69bb      	ldr	r3, [r7, #24]
 80083c8:	6959      	ldr	r1, [r3, #20]
 80083ca:	693a      	ldr	r2, [r7, #16]
 80083cc:	4613      	mov	r3, r2
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	4413      	add	r3, r2
 80083d2:	009b      	lsls	r3, r3, #2
 80083d4:	4a13      	ldr	r2, [pc, #76]	@ (8008424 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80083d6:	4413      	add	r3, r2
 80083d8:	4299      	cmp	r1, r3
 80083da:	d11c      	bne.n	8008416 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80083dc:	69bb      	ldr	r3, [r7, #24]
 80083de:	3304      	adds	r3, #4
 80083e0:	4618      	mov	r0, r3
 80083e2:	f7fd ffdf 	bl	80063a4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80083e6:	69bb      	ldr	r3, [r7, #24]
 80083e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083ea:	4b0f      	ldr	r3, [pc, #60]	@ (8008428 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	429a      	cmp	r2, r3
 80083f0:	d903      	bls.n	80083fa <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80083f2:	69bb      	ldr	r3, [r7, #24]
 80083f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083f6:	4a0c      	ldr	r2, [pc, #48]	@ (8008428 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80083f8:	6013      	str	r3, [r2, #0]
 80083fa:	69bb      	ldr	r3, [r7, #24]
 80083fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80083fe:	4613      	mov	r3, r2
 8008400:	009b      	lsls	r3, r3, #2
 8008402:	4413      	add	r3, r2
 8008404:	009b      	lsls	r3, r3, #2
 8008406:	4a07      	ldr	r2, [pc, #28]	@ (8008424 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008408:	441a      	add	r2, r3
 800840a:	69bb      	ldr	r3, [r7, #24]
 800840c:	3304      	adds	r3, #4
 800840e:	4619      	mov	r1, r3
 8008410:	4610      	mov	r0, r2
 8008412:	f7fd ff6a 	bl	80062ea <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008416:	bf00      	nop
 8008418:	3720      	adds	r7, #32
 800841a:	46bd      	mov	sp, r7
 800841c:	bd80      	pop	{r7, pc}
 800841e:	bf00      	nop
 8008420:	200026f8 	.word	0x200026f8
 8008424:	200026fc 	.word	0x200026fc
 8008428:	20002bd4 	.word	0x20002bd4

0800842c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800842c:	b480      	push	{r7}
 800842e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008430:	4b07      	ldr	r3, [pc, #28]	@ (8008450 <pvTaskIncrementMutexHeldCount+0x24>)
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d004      	beq.n	8008442 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008438:	4b05      	ldr	r3, [pc, #20]	@ (8008450 <pvTaskIncrementMutexHeldCount+0x24>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800843e:	3201      	adds	r2, #1
 8008440:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8008442:	4b03      	ldr	r3, [pc, #12]	@ (8008450 <pvTaskIncrementMutexHeldCount+0x24>)
 8008444:	681b      	ldr	r3, [r3, #0]
	}
 8008446:	4618      	mov	r0, r3
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr
 8008450:	200026f8 	.word	0x200026f8

08008454 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b084      	sub	sp, #16
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800845e:	4b21      	ldr	r3, [pc, #132]	@ (80084e4 <prvAddCurrentTaskToDelayedList+0x90>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008464:	4b20      	ldr	r3, [pc, #128]	@ (80084e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	3304      	adds	r3, #4
 800846a:	4618      	mov	r0, r3
 800846c:	f7fd ff9a 	bl	80063a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008476:	d10a      	bne.n	800848e <prvAddCurrentTaskToDelayedList+0x3a>
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d007      	beq.n	800848e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800847e:	4b1a      	ldr	r3, [pc, #104]	@ (80084e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	3304      	adds	r3, #4
 8008484:	4619      	mov	r1, r3
 8008486:	4819      	ldr	r0, [pc, #100]	@ (80084ec <prvAddCurrentTaskToDelayedList+0x98>)
 8008488:	f7fd ff2f 	bl	80062ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800848c:	e026      	b.n	80084dc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800848e:	68fa      	ldr	r2, [r7, #12]
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	4413      	add	r3, r2
 8008494:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008496:	4b14      	ldr	r3, [pc, #80]	@ (80084e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	68ba      	ldr	r2, [r7, #8]
 800849c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800849e:	68ba      	ldr	r2, [r7, #8]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	429a      	cmp	r2, r3
 80084a4:	d209      	bcs.n	80084ba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084a6:	4b12      	ldr	r3, [pc, #72]	@ (80084f0 <prvAddCurrentTaskToDelayedList+0x9c>)
 80084a8:	681a      	ldr	r2, [r3, #0]
 80084aa:	4b0f      	ldr	r3, [pc, #60]	@ (80084e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	3304      	adds	r3, #4
 80084b0:	4619      	mov	r1, r3
 80084b2:	4610      	mov	r0, r2
 80084b4:	f7fd ff3d 	bl	8006332 <vListInsert>
}
 80084b8:	e010      	b.n	80084dc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084ba:	4b0e      	ldr	r3, [pc, #56]	@ (80084f4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80084bc:	681a      	ldr	r2, [r3, #0]
 80084be:	4b0a      	ldr	r3, [pc, #40]	@ (80084e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	3304      	adds	r3, #4
 80084c4:	4619      	mov	r1, r3
 80084c6:	4610      	mov	r0, r2
 80084c8:	f7fd ff33 	bl	8006332 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80084cc:	4b0a      	ldr	r3, [pc, #40]	@ (80084f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	68ba      	ldr	r2, [r7, #8]
 80084d2:	429a      	cmp	r2, r3
 80084d4:	d202      	bcs.n	80084dc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80084d6:	4a08      	ldr	r2, [pc, #32]	@ (80084f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	6013      	str	r3, [r2, #0]
}
 80084dc:	bf00      	nop
 80084de:	3710      	adds	r7, #16
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}
 80084e4:	20002bd0 	.word	0x20002bd0
 80084e8:	200026f8 	.word	0x200026f8
 80084ec:	20002bb8 	.word	0x20002bb8
 80084f0:	20002b88 	.word	0x20002b88
 80084f4:	20002b84 	.word	0x20002b84
 80084f8:	20002bec 	.word	0x20002bec

080084fc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b08a      	sub	sp, #40	@ 0x28
 8008500:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008502:	2300      	movs	r3, #0
 8008504:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008506:	f000 fbb1 	bl	8008c6c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800850a:	4b1d      	ldr	r3, [pc, #116]	@ (8008580 <xTimerCreateTimerTask+0x84>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d021      	beq.n	8008556 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008512:	2300      	movs	r3, #0
 8008514:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008516:	2300      	movs	r3, #0
 8008518:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800851a:	1d3a      	adds	r2, r7, #4
 800851c:	f107 0108 	add.w	r1, r7, #8
 8008520:	f107 030c 	add.w	r3, r7, #12
 8008524:	4618      	mov	r0, r3
 8008526:	f7fd fe99 	bl	800625c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800852a:	6879      	ldr	r1, [r7, #4]
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	68fa      	ldr	r2, [r7, #12]
 8008530:	9202      	str	r2, [sp, #8]
 8008532:	9301      	str	r3, [sp, #4]
 8008534:	2302      	movs	r3, #2
 8008536:	9300      	str	r3, [sp, #0]
 8008538:	2300      	movs	r3, #0
 800853a:	460a      	mov	r2, r1
 800853c:	4911      	ldr	r1, [pc, #68]	@ (8008584 <xTimerCreateTimerTask+0x88>)
 800853e:	4812      	ldr	r0, [pc, #72]	@ (8008588 <xTimerCreateTimerTask+0x8c>)
 8008540:	f7fe ff86 	bl	8007450 <xTaskCreateStatic>
 8008544:	4603      	mov	r3, r0
 8008546:	4a11      	ldr	r2, [pc, #68]	@ (800858c <xTimerCreateTimerTask+0x90>)
 8008548:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800854a:	4b10      	ldr	r3, [pc, #64]	@ (800858c <xTimerCreateTimerTask+0x90>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d001      	beq.n	8008556 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008552:	2301      	movs	r3, #1
 8008554:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d10b      	bne.n	8008574 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800855c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008560:	f383 8811 	msr	BASEPRI, r3
 8008564:	f3bf 8f6f 	isb	sy
 8008568:	f3bf 8f4f 	dsb	sy
 800856c:	613b      	str	r3, [r7, #16]
}
 800856e:	bf00      	nop
 8008570:	bf00      	nop
 8008572:	e7fd      	b.n	8008570 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008574:	697b      	ldr	r3, [r7, #20]
}
 8008576:	4618      	mov	r0, r3
 8008578:	3718      	adds	r7, #24
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}
 800857e:	bf00      	nop
 8008580:	20002c28 	.word	0x20002c28
 8008584:	0800c6a0 	.word	0x0800c6a0
 8008588:	08008805 	.word	0x08008805
 800858c:	20002c2c 	.word	0x20002c2c

08008590 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8008590:	b580      	push	{r7, lr}
 8008592:	b088      	sub	sp, #32
 8008594:	af02      	add	r7, sp, #8
 8008596:	60f8      	str	r0, [r7, #12]
 8008598:	60b9      	str	r1, [r7, #8]
 800859a:	607a      	str	r2, [r7, #4]
 800859c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800859e:	202c      	movs	r0, #44	@ 0x2c
 80085a0:	f000 fe1c 	bl	80091dc <pvPortMalloc>
 80085a4:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d00d      	beq.n	80085c8 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	2200      	movs	r2, #0
 80085b0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80085b4:	697b      	ldr	r3, [r7, #20]
 80085b6:	9301      	str	r3, [sp, #4]
 80085b8:	6a3b      	ldr	r3, [r7, #32]
 80085ba:	9300      	str	r3, [sp, #0]
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	687a      	ldr	r2, [r7, #4]
 80085c0:	68b9      	ldr	r1, [r7, #8]
 80085c2:	68f8      	ldr	r0, [r7, #12]
 80085c4:	f000 f845 	bl	8008652 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 80085c8:	697b      	ldr	r3, [r7, #20]
	}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3718      	adds	r7, #24
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}

080085d2 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 80085d2:	b580      	push	{r7, lr}
 80085d4:	b08a      	sub	sp, #40	@ 0x28
 80085d6:	af02      	add	r7, sp, #8
 80085d8:	60f8      	str	r0, [r7, #12]
 80085da:	60b9      	str	r1, [r7, #8]
 80085dc:	607a      	str	r2, [r7, #4]
 80085de:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 80085e0:	232c      	movs	r3, #44	@ 0x2c
 80085e2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	2b2c      	cmp	r3, #44	@ 0x2c
 80085e8:	d00b      	beq.n	8008602 <xTimerCreateStatic+0x30>
	__asm volatile
 80085ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ee:	f383 8811 	msr	BASEPRI, r3
 80085f2:	f3bf 8f6f 	isb	sy
 80085f6:	f3bf 8f4f 	dsb	sy
 80085fa:	61bb      	str	r3, [r7, #24]
}
 80085fc:	bf00      	nop
 80085fe:	bf00      	nop
 8008600:	e7fd      	b.n	80085fe <xTimerCreateStatic+0x2c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008602:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 8008604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008606:	2b00      	cmp	r3, #0
 8008608:	d10b      	bne.n	8008622 <xTimerCreateStatic+0x50>
	__asm volatile
 800860a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800860e:	f383 8811 	msr	BASEPRI, r3
 8008612:	f3bf 8f6f 	isb	sy
 8008616:	f3bf 8f4f 	dsb	sy
 800861a:	617b      	str	r3, [r7, #20]
}
 800861c:	bf00      	nop
 800861e:	bf00      	nop
 8008620:	e7fd      	b.n	800861e <xTimerCreateStatic+0x4c>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 8008622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008624:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 8008626:	69fb      	ldr	r3, [r7, #28]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d00d      	beq.n	8008648 <xTimerCreateStatic+0x76>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			auto-reload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800862c:	69fb      	ldr	r3, [r7, #28]
 800862e:	2202      	movs	r2, #2
 8008630:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8008634:	69fb      	ldr	r3, [r7, #28]
 8008636:	9301      	str	r3, [sp, #4]
 8008638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800863a:	9300      	str	r3, [sp, #0]
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	687a      	ldr	r2, [r7, #4]
 8008640:	68b9      	ldr	r1, [r7, #8]
 8008642:	68f8      	ldr	r0, [r7, #12]
 8008644:	f000 f805 	bl	8008652 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8008648:	69fb      	ldr	r3, [r7, #28]
	}
 800864a:	4618      	mov	r0, r3
 800864c:	3720      	adds	r7, #32
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}

08008652 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8008652:	b580      	push	{r7, lr}
 8008654:	b086      	sub	sp, #24
 8008656:	af00      	add	r7, sp, #0
 8008658:	60f8      	str	r0, [r7, #12]
 800865a:	60b9      	str	r1, [r7, #8]
 800865c:	607a      	str	r2, [r7, #4]
 800865e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d10b      	bne.n	800867e <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8008666:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800866a:	f383 8811 	msr	BASEPRI, r3
 800866e:	f3bf 8f6f 	isb	sy
 8008672:	f3bf 8f4f 	dsb	sy
 8008676:	617b      	str	r3, [r7, #20]
}
 8008678:	bf00      	nop
 800867a:	bf00      	nop
 800867c:	e7fd      	b.n	800867a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800867e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008680:	2b00      	cmp	r3, #0
 8008682:	d01e      	beq.n	80086c2 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8008684:	f000 faf2 	bl	8008c6c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8008688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800868a:	68fa      	ldr	r2, [r7, #12]
 800868c:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800868e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008690:	68ba      	ldr	r2, [r7, #8]
 8008692:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8008694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008696:	683a      	ldr	r2, [r7, #0]
 8008698:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800869a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800869c:	6a3a      	ldr	r2, [r7, #32]
 800869e:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 80086a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086a2:	3304      	adds	r3, #4
 80086a4:	4618      	mov	r0, r3
 80086a6:	f7fd fe13 	bl	80062d0 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d008      	beq.n	80086c2 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80086b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80086b6:	f043 0304 	orr.w	r3, r3, #4
 80086ba:	b2da      	uxtb	r2, r3
 80086bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80086c2:	bf00      	nop
 80086c4:	3718      	adds	r7, #24
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}
	...

080086cc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b08a      	sub	sp, #40	@ 0x28
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	60f8      	str	r0, [r7, #12]
 80086d4:	60b9      	str	r1, [r7, #8]
 80086d6:	607a      	str	r2, [r7, #4]
 80086d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80086da:	2300      	movs	r3, #0
 80086dc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d10b      	bne.n	80086fc <xTimerGenericCommand+0x30>
	__asm volatile
 80086e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e8:	f383 8811 	msr	BASEPRI, r3
 80086ec:	f3bf 8f6f 	isb	sy
 80086f0:	f3bf 8f4f 	dsb	sy
 80086f4:	623b      	str	r3, [r7, #32]
}
 80086f6:	bf00      	nop
 80086f8:	bf00      	nop
 80086fa:	e7fd      	b.n	80086f8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80086fc:	4b19      	ldr	r3, [pc, #100]	@ (8008764 <xTimerGenericCommand+0x98>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d02a      	beq.n	800875a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	2b05      	cmp	r3, #5
 8008714:	dc18      	bgt.n	8008748 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008716:	f7ff fd0f 	bl	8008138 <xTaskGetSchedulerState>
 800871a:	4603      	mov	r3, r0
 800871c:	2b02      	cmp	r3, #2
 800871e:	d109      	bne.n	8008734 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008720:	4b10      	ldr	r3, [pc, #64]	@ (8008764 <xTimerGenericCommand+0x98>)
 8008722:	6818      	ldr	r0, [r3, #0]
 8008724:	f107 0110 	add.w	r1, r7, #16
 8008728:	2300      	movs	r3, #0
 800872a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800872c:	f7fe f818 	bl	8006760 <xQueueGenericSend>
 8008730:	6278      	str	r0, [r7, #36]	@ 0x24
 8008732:	e012      	b.n	800875a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008734:	4b0b      	ldr	r3, [pc, #44]	@ (8008764 <xTimerGenericCommand+0x98>)
 8008736:	6818      	ldr	r0, [r3, #0]
 8008738:	f107 0110 	add.w	r1, r7, #16
 800873c:	2300      	movs	r3, #0
 800873e:	2200      	movs	r2, #0
 8008740:	f7fe f80e 	bl	8006760 <xQueueGenericSend>
 8008744:	6278      	str	r0, [r7, #36]	@ 0x24
 8008746:	e008      	b.n	800875a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008748:	4b06      	ldr	r3, [pc, #24]	@ (8008764 <xTimerGenericCommand+0x98>)
 800874a:	6818      	ldr	r0, [r3, #0]
 800874c:	f107 0110 	add.w	r1, r7, #16
 8008750:	2300      	movs	r3, #0
 8008752:	683a      	ldr	r2, [r7, #0]
 8008754:	f7fe f906 	bl	8006964 <xQueueGenericSendFromISR>
 8008758:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800875a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800875c:	4618      	mov	r0, r3
 800875e:	3728      	adds	r7, #40	@ 0x28
 8008760:	46bd      	mov	sp, r7
 8008762:	bd80      	pop	{r7, pc}
 8008764:	20002c28 	.word	0x20002c28

08008768 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b088      	sub	sp, #32
 800876c:	af02      	add	r7, sp, #8
 800876e:	6078      	str	r0, [r7, #4]
 8008770:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008772:	4b23      	ldr	r3, [pc, #140]	@ (8008800 <prvProcessExpiredTimer+0x98>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	68db      	ldr	r3, [r3, #12]
 8008778:	68db      	ldr	r3, [r3, #12]
 800877a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	3304      	adds	r3, #4
 8008780:	4618      	mov	r0, r3
 8008782:	f7fd fe0f 	bl	80063a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800878c:	f003 0304 	and.w	r3, r3, #4
 8008790:	2b00      	cmp	r3, #0
 8008792:	d023      	beq.n	80087dc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	699a      	ldr	r2, [r3, #24]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	18d1      	adds	r1, r2, r3
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	683a      	ldr	r2, [r7, #0]
 80087a0:	6978      	ldr	r0, [r7, #20]
 80087a2:	f000 f8d5 	bl	8008950 <prvInsertTimerInActiveList>
 80087a6:	4603      	mov	r3, r0
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d020      	beq.n	80087ee <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80087ac:	2300      	movs	r3, #0
 80087ae:	9300      	str	r3, [sp, #0]
 80087b0:	2300      	movs	r3, #0
 80087b2:	687a      	ldr	r2, [r7, #4]
 80087b4:	2100      	movs	r1, #0
 80087b6:	6978      	ldr	r0, [r7, #20]
 80087b8:	f7ff ff88 	bl	80086cc <xTimerGenericCommand>
 80087bc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d114      	bne.n	80087ee <prvProcessExpiredTimer+0x86>
	__asm volatile
 80087c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087c8:	f383 8811 	msr	BASEPRI, r3
 80087cc:	f3bf 8f6f 	isb	sy
 80087d0:	f3bf 8f4f 	dsb	sy
 80087d4:	60fb      	str	r3, [r7, #12]
}
 80087d6:	bf00      	nop
 80087d8:	bf00      	nop
 80087da:	e7fd      	b.n	80087d8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80087dc:	697b      	ldr	r3, [r7, #20]
 80087de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80087e2:	f023 0301 	bic.w	r3, r3, #1
 80087e6:	b2da      	uxtb	r2, r3
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80087ee:	697b      	ldr	r3, [r7, #20]
 80087f0:	6a1b      	ldr	r3, [r3, #32]
 80087f2:	6978      	ldr	r0, [r7, #20]
 80087f4:	4798      	blx	r3
}
 80087f6:	bf00      	nop
 80087f8:	3718      	adds	r7, #24
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}
 80087fe:	bf00      	nop
 8008800:	20002c20 	.word	0x20002c20

08008804 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b084      	sub	sp, #16
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800880c:	f107 0308 	add.w	r3, r7, #8
 8008810:	4618      	mov	r0, r3
 8008812:	f000 f859 	bl	80088c8 <prvGetNextExpireTime>
 8008816:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	4619      	mov	r1, r3
 800881c:	68f8      	ldr	r0, [r7, #12]
 800881e:	f000 f805 	bl	800882c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008822:	f000 f8d7 	bl	80089d4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008826:	bf00      	nop
 8008828:	e7f0      	b.n	800880c <prvTimerTask+0x8>
	...

0800882c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b084      	sub	sp, #16
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
 8008834:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008836:	f7ff f899 	bl	800796c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800883a:	f107 0308 	add.w	r3, r7, #8
 800883e:	4618      	mov	r0, r3
 8008840:	f000 f866 	bl	8008910 <prvSampleTimeNow>
 8008844:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d130      	bne.n	80088ae <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d10a      	bne.n	8008868 <prvProcessTimerOrBlockTask+0x3c>
 8008852:	687a      	ldr	r2, [r7, #4]
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	429a      	cmp	r2, r3
 8008858:	d806      	bhi.n	8008868 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800885a:	f7ff f895 	bl	8007988 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800885e:	68f9      	ldr	r1, [r7, #12]
 8008860:	6878      	ldr	r0, [r7, #4]
 8008862:	f7ff ff81 	bl	8008768 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008866:	e024      	b.n	80088b2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d008      	beq.n	8008880 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800886e:	4b13      	ldr	r3, [pc, #76]	@ (80088bc <prvProcessTimerOrBlockTask+0x90>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	2b00      	cmp	r3, #0
 8008876:	d101      	bne.n	800887c <prvProcessTimerOrBlockTask+0x50>
 8008878:	2301      	movs	r3, #1
 800887a:	e000      	b.n	800887e <prvProcessTimerOrBlockTask+0x52>
 800887c:	2300      	movs	r3, #0
 800887e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008880:	4b0f      	ldr	r3, [pc, #60]	@ (80088c0 <prvProcessTimerOrBlockTask+0x94>)
 8008882:	6818      	ldr	r0, [r3, #0]
 8008884:	687a      	ldr	r2, [r7, #4]
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	1ad3      	subs	r3, r2, r3
 800888a:	683a      	ldr	r2, [r7, #0]
 800888c:	4619      	mov	r1, r3
 800888e:	f7fe fdab 	bl	80073e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008892:	f7ff f879 	bl	8007988 <xTaskResumeAll>
 8008896:	4603      	mov	r3, r0
 8008898:	2b00      	cmp	r3, #0
 800889a:	d10a      	bne.n	80088b2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800889c:	4b09      	ldr	r3, [pc, #36]	@ (80088c4 <prvProcessTimerOrBlockTask+0x98>)
 800889e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088a2:	601a      	str	r2, [r3, #0]
 80088a4:	f3bf 8f4f 	dsb	sy
 80088a8:	f3bf 8f6f 	isb	sy
}
 80088ac:	e001      	b.n	80088b2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80088ae:	f7ff f86b 	bl	8007988 <xTaskResumeAll>
}
 80088b2:	bf00      	nop
 80088b4:	3710      	adds	r7, #16
 80088b6:	46bd      	mov	sp, r7
 80088b8:	bd80      	pop	{r7, pc}
 80088ba:	bf00      	nop
 80088bc:	20002c24 	.word	0x20002c24
 80088c0:	20002c28 	.word	0x20002c28
 80088c4:	e000ed04 	.word	0xe000ed04

080088c8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80088c8:	b480      	push	{r7}
 80088ca:	b085      	sub	sp, #20
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80088d0:	4b0e      	ldr	r3, [pc, #56]	@ (800890c <prvGetNextExpireTime+0x44>)
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d101      	bne.n	80088de <prvGetNextExpireTime+0x16>
 80088da:	2201      	movs	r2, #1
 80088dc:	e000      	b.n	80088e0 <prvGetNextExpireTime+0x18>
 80088de:	2200      	movs	r2, #0
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d105      	bne.n	80088f8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80088ec:	4b07      	ldr	r3, [pc, #28]	@ (800890c <prvGetNextExpireTime+0x44>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	68db      	ldr	r3, [r3, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	60fb      	str	r3, [r7, #12]
 80088f6:	e001      	b.n	80088fc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80088f8:	2300      	movs	r3, #0
 80088fa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80088fc:	68fb      	ldr	r3, [r7, #12]
}
 80088fe:	4618      	mov	r0, r3
 8008900:	3714      	adds	r7, #20
 8008902:	46bd      	mov	sp, r7
 8008904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008908:	4770      	bx	lr
 800890a:	bf00      	nop
 800890c:	20002c20 	.word	0x20002c20

08008910 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b084      	sub	sp, #16
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008918:	f7ff f8d4 	bl	8007ac4 <xTaskGetTickCount>
 800891c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800891e:	4b0b      	ldr	r3, [pc, #44]	@ (800894c <prvSampleTimeNow+0x3c>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	68fa      	ldr	r2, [r7, #12]
 8008924:	429a      	cmp	r2, r3
 8008926:	d205      	bcs.n	8008934 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008928:	f000 f93a 	bl	8008ba0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2201      	movs	r2, #1
 8008930:	601a      	str	r2, [r3, #0]
 8008932:	e002      	b.n	800893a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2200      	movs	r2, #0
 8008938:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800893a:	4a04      	ldr	r2, [pc, #16]	@ (800894c <prvSampleTimeNow+0x3c>)
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008940:	68fb      	ldr	r3, [r7, #12]
}
 8008942:	4618      	mov	r0, r3
 8008944:	3710      	adds	r7, #16
 8008946:	46bd      	mov	sp, r7
 8008948:	bd80      	pop	{r7, pc}
 800894a:	bf00      	nop
 800894c:	20002c30 	.word	0x20002c30

08008950 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008950:	b580      	push	{r7, lr}
 8008952:	b086      	sub	sp, #24
 8008954:	af00      	add	r7, sp, #0
 8008956:	60f8      	str	r0, [r7, #12]
 8008958:	60b9      	str	r1, [r7, #8]
 800895a:	607a      	str	r2, [r7, #4]
 800895c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800895e:	2300      	movs	r3, #0
 8008960:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	68ba      	ldr	r2, [r7, #8]
 8008966:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	68fa      	ldr	r2, [r7, #12]
 800896c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800896e:	68ba      	ldr	r2, [r7, #8]
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	429a      	cmp	r2, r3
 8008974:	d812      	bhi.n	800899c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008976:	687a      	ldr	r2, [r7, #4]
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	1ad2      	subs	r2, r2, r3
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	699b      	ldr	r3, [r3, #24]
 8008980:	429a      	cmp	r2, r3
 8008982:	d302      	bcc.n	800898a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008984:	2301      	movs	r3, #1
 8008986:	617b      	str	r3, [r7, #20]
 8008988:	e01b      	b.n	80089c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800898a:	4b10      	ldr	r3, [pc, #64]	@ (80089cc <prvInsertTimerInActiveList+0x7c>)
 800898c:	681a      	ldr	r2, [r3, #0]
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	3304      	adds	r3, #4
 8008992:	4619      	mov	r1, r3
 8008994:	4610      	mov	r0, r2
 8008996:	f7fd fccc 	bl	8006332 <vListInsert>
 800899a:	e012      	b.n	80089c2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800899c:	687a      	ldr	r2, [r7, #4]
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	429a      	cmp	r2, r3
 80089a2:	d206      	bcs.n	80089b2 <prvInsertTimerInActiveList+0x62>
 80089a4:	68ba      	ldr	r2, [r7, #8]
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	429a      	cmp	r2, r3
 80089aa:	d302      	bcc.n	80089b2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80089ac:	2301      	movs	r3, #1
 80089ae:	617b      	str	r3, [r7, #20]
 80089b0:	e007      	b.n	80089c2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80089b2:	4b07      	ldr	r3, [pc, #28]	@ (80089d0 <prvInsertTimerInActiveList+0x80>)
 80089b4:	681a      	ldr	r2, [r3, #0]
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	3304      	adds	r3, #4
 80089ba:	4619      	mov	r1, r3
 80089bc:	4610      	mov	r0, r2
 80089be:	f7fd fcb8 	bl	8006332 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80089c2:	697b      	ldr	r3, [r7, #20]
}
 80089c4:	4618      	mov	r0, r3
 80089c6:	3718      	adds	r7, #24
 80089c8:	46bd      	mov	sp, r7
 80089ca:	bd80      	pop	{r7, pc}
 80089cc:	20002c24 	.word	0x20002c24
 80089d0:	20002c20 	.word	0x20002c20

080089d4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b08e      	sub	sp, #56	@ 0x38
 80089d8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80089da:	e0ce      	b.n	8008b7a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	da19      	bge.n	8008a16 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80089e2:	1d3b      	adds	r3, r7, #4
 80089e4:	3304      	adds	r3, #4
 80089e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80089e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d10b      	bne.n	8008a06 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80089ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089f2:	f383 8811 	msr	BASEPRI, r3
 80089f6:	f3bf 8f6f 	isb	sy
 80089fa:	f3bf 8f4f 	dsb	sy
 80089fe:	61fb      	str	r3, [r7, #28]
}
 8008a00:	bf00      	nop
 8008a02:	bf00      	nop
 8008a04:	e7fd      	b.n	8008a02 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a0c:	6850      	ldr	r0, [r2, #4]
 8008a0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a10:	6892      	ldr	r2, [r2, #8]
 8008a12:	4611      	mov	r1, r2
 8008a14:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	f2c0 80ae 	blt.w	8008b7a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a24:	695b      	ldr	r3, [r3, #20]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d004      	beq.n	8008a34 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a2c:	3304      	adds	r3, #4
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f7fd fcb8 	bl	80063a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008a34:	463b      	mov	r3, r7
 8008a36:	4618      	mov	r0, r3
 8008a38:	f7ff ff6a 	bl	8008910 <prvSampleTimeNow>
 8008a3c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2b09      	cmp	r3, #9
 8008a42:	f200 8097 	bhi.w	8008b74 <prvProcessReceivedCommands+0x1a0>
 8008a46:	a201      	add	r2, pc, #4	@ (adr r2, 8008a4c <prvProcessReceivedCommands+0x78>)
 8008a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a4c:	08008a75 	.word	0x08008a75
 8008a50:	08008a75 	.word	0x08008a75
 8008a54:	08008a75 	.word	0x08008a75
 8008a58:	08008aeb 	.word	0x08008aeb
 8008a5c:	08008aff 	.word	0x08008aff
 8008a60:	08008b4b 	.word	0x08008b4b
 8008a64:	08008a75 	.word	0x08008a75
 8008a68:	08008a75 	.word	0x08008a75
 8008a6c:	08008aeb 	.word	0x08008aeb
 8008a70:	08008aff 	.word	0x08008aff
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008a74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a7a:	f043 0301 	orr.w	r3, r3, #1
 8008a7e:	b2da      	uxtb	r2, r3
 8008a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008a86:	68ba      	ldr	r2, [r7, #8]
 8008a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a8a:	699b      	ldr	r3, [r3, #24]
 8008a8c:	18d1      	adds	r1, r2, r3
 8008a8e:	68bb      	ldr	r3, [r7, #8]
 8008a90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a94:	f7ff ff5c 	bl	8008950 <prvInsertTimerInActiveList>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d06c      	beq.n	8008b78 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aa0:	6a1b      	ldr	r3, [r3, #32]
 8008aa2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008aa4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008aa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aa8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008aac:	f003 0304 	and.w	r3, r3, #4
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d061      	beq.n	8008b78 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008ab4:	68ba      	ldr	r2, [r7, #8]
 8008ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ab8:	699b      	ldr	r3, [r3, #24]
 8008aba:	441a      	add	r2, r3
 8008abc:	2300      	movs	r3, #0
 8008abe:	9300      	str	r3, [sp, #0]
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	2100      	movs	r1, #0
 8008ac4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ac6:	f7ff fe01 	bl	80086cc <xTimerGenericCommand>
 8008aca:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008acc:	6a3b      	ldr	r3, [r7, #32]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d152      	bne.n	8008b78 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008ad2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ad6:	f383 8811 	msr	BASEPRI, r3
 8008ada:	f3bf 8f6f 	isb	sy
 8008ade:	f3bf 8f4f 	dsb	sy
 8008ae2:	61bb      	str	r3, [r7, #24]
}
 8008ae4:	bf00      	nop
 8008ae6:	bf00      	nop
 8008ae8:	e7fd      	b.n	8008ae6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008af0:	f023 0301 	bic.w	r3, r3, #1
 8008af4:	b2da      	uxtb	r2, r3
 8008af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008af8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008afc:	e03d      	b.n	8008b7a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b04:	f043 0301 	orr.w	r3, r3, #1
 8008b08:	b2da      	uxtb	r2, r3
 8008b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b0c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008b10:	68ba      	ldr	r2, [r7, #8]
 8008b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b14:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b18:	699b      	ldr	r3, [r3, #24]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d10b      	bne.n	8008b36 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b22:	f383 8811 	msr	BASEPRI, r3
 8008b26:	f3bf 8f6f 	isb	sy
 8008b2a:	f3bf 8f4f 	dsb	sy
 8008b2e:	617b      	str	r3, [r7, #20]
}
 8008b30:	bf00      	nop
 8008b32:	bf00      	nop
 8008b34:	e7fd      	b.n	8008b32 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008b36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b38:	699a      	ldr	r2, [r3, #24]
 8008b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b3c:	18d1      	adds	r1, r2, r3
 8008b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008b44:	f7ff ff04 	bl	8008950 <prvInsertTimerInActiveList>
					break;
 8008b48:	e017      	b.n	8008b7a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008b4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b50:	f003 0302 	and.w	r3, r3, #2
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d103      	bne.n	8008b60 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008b58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008b5a:	f000 fc0d 	bl	8009378 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008b5e:	e00c      	b.n	8008b7a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008b66:	f023 0301 	bic.w	r3, r3, #1
 8008b6a:	b2da      	uxtb	r2, r3
 8008b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008b72:	e002      	b.n	8008b7a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008b74:	bf00      	nop
 8008b76:	e000      	b.n	8008b7a <prvProcessReceivedCommands+0x1a6>
					break;
 8008b78:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008b7a:	4b08      	ldr	r3, [pc, #32]	@ (8008b9c <prvProcessReceivedCommands+0x1c8>)
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	1d39      	adds	r1, r7, #4
 8008b80:	2200      	movs	r2, #0
 8008b82:	4618      	mov	r0, r3
 8008b84:	f7fe f81c 	bl	8006bc0 <xQueueReceive>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	f47f af26 	bne.w	80089dc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008b90:	bf00      	nop
 8008b92:	bf00      	nop
 8008b94:	3730      	adds	r7, #48	@ 0x30
 8008b96:	46bd      	mov	sp, r7
 8008b98:	bd80      	pop	{r7, pc}
 8008b9a:	bf00      	nop
 8008b9c:	20002c28 	.word	0x20002c28

08008ba0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b088      	sub	sp, #32
 8008ba4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008ba6:	e049      	b.n	8008c3c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008ba8:	4b2e      	ldr	r3, [pc, #184]	@ (8008c64 <prvSwitchTimerLists+0xc4>)
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	68db      	ldr	r3, [r3, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bb2:	4b2c      	ldr	r3, [pc, #176]	@ (8008c64 <prvSwitchTimerLists+0xc4>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	68db      	ldr	r3, [r3, #12]
 8008bb8:	68db      	ldr	r3, [r3, #12]
 8008bba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	3304      	adds	r3, #4
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	f7fd fbef 	bl	80063a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	6a1b      	ldr	r3, [r3, #32]
 8008bca:	68f8      	ldr	r0, [r7, #12]
 8008bcc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008bd4:	f003 0304 	and.w	r3, r3, #4
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d02f      	beq.n	8008c3c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	699b      	ldr	r3, [r3, #24]
 8008be0:	693a      	ldr	r2, [r7, #16]
 8008be2:	4413      	add	r3, r2
 8008be4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008be6:	68ba      	ldr	r2, [r7, #8]
 8008be8:	693b      	ldr	r3, [r7, #16]
 8008bea:	429a      	cmp	r2, r3
 8008bec:	d90e      	bls.n	8008c0c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	68ba      	ldr	r2, [r7, #8]
 8008bf2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	68fa      	ldr	r2, [r7, #12]
 8008bf8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8008c64 <prvSwitchTimerLists+0xc4>)
 8008bfc:	681a      	ldr	r2, [r3, #0]
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	3304      	adds	r3, #4
 8008c02:	4619      	mov	r1, r3
 8008c04:	4610      	mov	r0, r2
 8008c06:	f7fd fb94 	bl	8006332 <vListInsert>
 8008c0a:	e017      	b.n	8008c3c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	9300      	str	r3, [sp, #0]
 8008c10:	2300      	movs	r3, #0
 8008c12:	693a      	ldr	r2, [r7, #16]
 8008c14:	2100      	movs	r1, #0
 8008c16:	68f8      	ldr	r0, [r7, #12]
 8008c18:	f7ff fd58 	bl	80086cc <xTimerGenericCommand>
 8008c1c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d10b      	bne.n	8008c3c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c28:	f383 8811 	msr	BASEPRI, r3
 8008c2c:	f3bf 8f6f 	isb	sy
 8008c30:	f3bf 8f4f 	dsb	sy
 8008c34:	603b      	str	r3, [r7, #0]
}
 8008c36:	bf00      	nop
 8008c38:	bf00      	nop
 8008c3a:	e7fd      	b.n	8008c38 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008c3c:	4b09      	ldr	r3, [pc, #36]	@ (8008c64 <prvSwitchTimerLists+0xc4>)
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d1b0      	bne.n	8008ba8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008c46:	4b07      	ldr	r3, [pc, #28]	@ (8008c64 <prvSwitchTimerLists+0xc4>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008c4c:	4b06      	ldr	r3, [pc, #24]	@ (8008c68 <prvSwitchTimerLists+0xc8>)
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	4a04      	ldr	r2, [pc, #16]	@ (8008c64 <prvSwitchTimerLists+0xc4>)
 8008c52:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008c54:	4a04      	ldr	r2, [pc, #16]	@ (8008c68 <prvSwitchTimerLists+0xc8>)
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	6013      	str	r3, [r2, #0]
}
 8008c5a:	bf00      	nop
 8008c5c:	3718      	adds	r7, #24
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	bd80      	pop	{r7, pc}
 8008c62:	bf00      	nop
 8008c64:	20002c20 	.word	0x20002c20
 8008c68:	20002c24 	.word	0x20002c24

08008c6c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b082      	sub	sp, #8
 8008c70:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008c72:	f000 f991 	bl	8008f98 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008c76:	4b15      	ldr	r3, [pc, #84]	@ (8008ccc <prvCheckForValidListAndQueue+0x60>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d120      	bne.n	8008cc0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008c7e:	4814      	ldr	r0, [pc, #80]	@ (8008cd0 <prvCheckForValidListAndQueue+0x64>)
 8008c80:	f7fd fb06 	bl	8006290 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008c84:	4813      	ldr	r0, [pc, #76]	@ (8008cd4 <prvCheckForValidListAndQueue+0x68>)
 8008c86:	f7fd fb03 	bl	8006290 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008c8a:	4b13      	ldr	r3, [pc, #76]	@ (8008cd8 <prvCheckForValidListAndQueue+0x6c>)
 8008c8c:	4a10      	ldr	r2, [pc, #64]	@ (8008cd0 <prvCheckForValidListAndQueue+0x64>)
 8008c8e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008c90:	4b12      	ldr	r3, [pc, #72]	@ (8008cdc <prvCheckForValidListAndQueue+0x70>)
 8008c92:	4a10      	ldr	r2, [pc, #64]	@ (8008cd4 <prvCheckForValidListAndQueue+0x68>)
 8008c94:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008c96:	2300      	movs	r3, #0
 8008c98:	9300      	str	r3, [sp, #0]
 8008c9a:	4b11      	ldr	r3, [pc, #68]	@ (8008ce0 <prvCheckForValidListAndQueue+0x74>)
 8008c9c:	4a11      	ldr	r2, [pc, #68]	@ (8008ce4 <prvCheckForValidListAndQueue+0x78>)
 8008c9e:	2110      	movs	r1, #16
 8008ca0:	200a      	movs	r0, #10
 8008ca2:	f7fd fc13 	bl	80064cc <xQueueGenericCreateStatic>
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	4a08      	ldr	r2, [pc, #32]	@ (8008ccc <prvCheckForValidListAndQueue+0x60>)
 8008caa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008cac:	4b07      	ldr	r3, [pc, #28]	@ (8008ccc <prvCheckForValidListAndQueue+0x60>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d005      	beq.n	8008cc0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008cb4:	4b05      	ldr	r3, [pc, #20]	@ (8008ccc <prvCheckForValidListAndQueue+0x60>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	490b      	ldr	r1, [pc, #44]	@ (8008ce8 <prvCheckForValidListAndQueue+0x7c>)
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f7fe fb40 	bl	8007340 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008cc0:	f000 f99c 	bl	8008ffc <vPortExitCritical>
}
 8008cc4:	bf00      	nop
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	bd80      	pop	{r7, pc}
 8008cca:	bf00      	nop
 8008ccc:	20002c28 	.word	0x20002c28
 8008cd0:	20002bf8 	.word	0x20002bf8
 8008cd4:	20002c0c 	.word	0x20002c0c
 8008cd8:	20002c20 	.word	0x20002c20
 8008cdc:	20002c24 	.word	0x20002c24
 8008ce0:	20002cd4 	.word	0x20002cd4
 8008ce4:	20002c34 	.word	0x20002c34
 8008ce8:	0800c6a8 	.word	0x0800c6a8

08008cec <pvTimerGetTimerID>:
	return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b086      	sub	sp, #24
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	617b      	str	r3, [r7, #20]
void *pvReturn;

	configASSERT( xTimer );
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d10b      	bne.n	8008d16 <pvTimerGetTimerID+0x2a>
	__asm volatile
 8008cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d02:	f383 8811 	msr	BASEPRI, r3
 8008d06:	f3bf 8f6f 	isb	sy
 8008d0a:	f3bf 8f4f 	dsb	sy
 8008d0e:	60fb      	str	r3, [r7, #12]
}
 8008d10:	bf00      	nop
 8008d12:	bf00      	nop
 8008d14:	e7fd      	b.n	8008d12 <pvTimerGetTimerID+0x26>

	taskENTER_CRITICAL();
 8008d16:	f000 f93f 	bl	8008f98 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	69db      	ldr	r3, [r3, #28]
 8008d1e:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8008d20:	f000 f96c 	bl	8008ffc <vPortExitCritical>

	return pvReturn;
 8008d24:	693b      	ldr	r3, [r7, #16]
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3718      	adds	r7, #24
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}
	...

08008d30 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008d30:	b480      	push	{r7}
 8008d32:	b085      	sub	sp, #20
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	60f8      	str	r0, [r7, #12]
 8008d38:	60b9      	str	r1, [r7, #8]
 8008d3a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	3b04      	subs	r3, #4
 8008d40:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008d48:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	3b04      	subs	r3, #4
 8008d4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008d50:	68bb      	ldr	r3, [r7, #8]
 8008d52:	f023 0201 	bic.w	r2, r3, #1
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	3b04      	subs	r3, #4
 8008d5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008d60:	4a0c      	ldr	r2, [pc, #48]	@ (8008d94 <pxPortInitialiseStack+0x64>)
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	3b14      	subs	r3, #20
 8008d6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008d6c:	687a      	ldr	r2, [r7, #4]
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	3b04      	subs	r3, #4
 8008d76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	f06f 0202 	mvn.w	r2, #2
 8008d7e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	3b20      	subs	r3, #32
 8008d84:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008d86:	68fb      	ldr	r3, [r7, #12]
}
 8008d88:	4618      	mov	r0, r3
 8008d8a:	3714      	adds	r7, #20
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d92:	4770      	bx	lr
 8008d94:	08008d99 	.word	0x08008d99

08008d98 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008d98:	b480      	push	{r7}
 8008d9a:	b085      	sub	sp, #20
 8008d9c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008d9e:	2300      	movs	r3, #0
 8008da0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008da2:	4b13      	ldr	r3, [pc, #76]	@ (8008df0 <prvTaskExitError+0x58>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008daa:	d00b      	beq.n	8008dc4 <prvTaskExitError+0x2c>
	__asm volatile
 8008dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db0:	f383 8811 	msr	BASEPRI, r3
 8008db4:	f3bf 8f6f 	isb	sy
 8008db8:	f3bf 8f4f 	dsb	sy
 8008dbc:	60fb      	str	r3, [r7, #12]
}
 8008dbe:	bf00      	nop
 8008dc0:	bf00      	nop
 8008dc2:	e7fd      	b.n	8008dc0 <prvTaskExitError+0x28>
	__asm volatile
 8008dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dc8:	f383 8811 	msr	BASEPRI, r3
 8008dcc:	f3bf 8f6f 	isb	sy
 8008dd0:	f3bf 8f4f 	dsb	sy
 8008dd4:	60bb      	str	r3, [r7, #8]
}
 8008dd6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008dd8:	bf00      	nop
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d0fc      	beq.n	8008dda <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008de0:	bf00      	nop
 8008de2:	bf00      	nop
 8008de4:	3714      	adds	r7, #20
 8008de6:	46bd      	mov	sp, r7
 8008de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dec:	4770      	bx	lr
 8008dee:	bf00      	nop
 8008df0:	2000000c 	.word	0x2000000c
	...

08008e00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008e00:	4b07      	ldr	r3, [pc, #28]	@ (8008e20 <pxCurrentTCBConst2>)
 8008e02:	6819      	ldr	r1, [r3, #0]
 8008e04:	6808      	ldr	r0, [r1, #0]
 8008e06:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e0a:	f380 8809 	msr	PSP, r0
 8008e0e:	f3bf 8f6f 	isb	sy
 8008e12:	f04f 0000 	mov.w	r0, #0
 8008e16:	f380 8811 	msr	BASEPRI, r0
 8008e1a:	4770      	bx	lr
 8008e1c:	f3af 8000 	nop.w

08008e20 <pxCurrentTCBConst2>:
 8008e20:	200026f8 	.word	0x200026f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008e24:	bf00      	nop
 8008e26:	bf00      	nop

08008e28 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008e28:	4808      	ldr	r0, [pc, #32]	@ (8008e4c <prvPortStartFirstTask+0x24>)
 8008e2a:	6800      	ldr	r0, [r0, #0]
 8008e2c:	6800      	ldr	r0, [r0, #0]
 8008e2e:	f380 8808 	msr	MSP, r0
 8008e32:	f04f 0000 	mov.w	r0, #0
 8008e36:	f380 8814 	msr	CONTROL, r0
 8008e3a:	b662      	cpsie	i
 8008e3c:	b661      	cpsie	f
 8008e3e:	f3bf 8f4f 	dsb	sy
 8008e42:	f3bf 8f6f 	isb	sy
 8008e46:	df00      	svc	0
 8008e48:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008e4a:	bf00      	nop
 8008e4c:	e000ed08 	.word	0xe000ed08

08008e50 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b086      	sub	sp, #24
 8008e54:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008e56:	4b47      	ldr	r3, [pc, #284]	@ (8008f74 <xPortStartScheduler+0x124>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4a47      	ldr	r2, [pc, #284]	@ (8008f78 <xPortStartScheduler+0x128>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d10b      	bne.n	8008e78 <xPortStartScheduler+0x28>
	__asm volatile
 8008e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e64:	f383 8811 	msr	BASEPRI, r3
 8008e68:	f3bf 8f6f 	isb	sy
 8008e6c:	f3bf 8f4f 	dsb	sy
 8008e70:	613b      	str	r3, [r7, #16]
}
 8008e72:	bf00      	nop
 8008e74:	bf00      	nop
 8008e76:	e7fd      	b.n	8008e74 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008e78:	4b3e      	ldr	r3, [pc, #248]	@ (8008f74 <xPortStartScheduler+0x124>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a3f      	ldr	r2, [pc, #252]	@ (8008f7c <xPortStartScheduler+0x12c>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d10b      	bne.n	8008e9a <xPortStartScheduler+0x4a>
	__asm volatile
 8008e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e86:	f383 8811 	msr	BASEPRI, r3
 8008e8a:	f3bf 8f6f 	isb	sy
 8008e8e:	f3bf 8f4f 	dsb	sy
 8008e92:	60fb      	str	r3, [r7, #12]
}
 8008e94:	bf00      	nop
 8008e96:	bf00      	nop
 8008e98:	e7fd      	b.n	8008e96 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008e9a:	4b39      	ldr	r3, [pc, #228]	@ (8008f80 <xPortStartScheduler+0x130>)
 8008e9c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	781b      	ldrb	r3, [r3, #0]
 8008ea2:	b2db      	uxtb	r3, r3
 8008ea4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	22ff      	movs	r2, #255	@ 0xff
 8008eaa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008eac:	697b      	ldr	r3, [r7, #20]
 8008eae:	781b      	ldrb	r3, [r3, #0]
 8008eb0:	b2db      	uxtb	r3, r3
 8008eb2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008eb4:	78fb      	ldrb	r3, [r7, #3]
 8008eb6:	b2db      	uxtb	r3, r3
 8008eb8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008ebc:	b2da      	uxtb	r2, r3
 8008ebe:	4b31      	ldr	r3, [pc, #196]	@ (8008f84 <xPortStartScheduler+0x134>)
 8008ec0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008ec2:	4b31      	ldr	r3, [pc, #196]	@ (8008f88 <xPortStartScheduler+0x138>)
 8008ec4:	2207      	movs	r2, #7
 8008ec6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008ec8:	e009      	b.n	8008ede <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008eca:	4b2f      	ldr	r3, [pc, #188]	@ (8008f88 <xPortStartScheduler+0x138>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	3b01      	subs	r3, #1
 8008ed0:	4a2d      	ldr	r2, [pc, #180]	@ (8008f88 <xPortStartScheduler+0x138>)
 8008ed2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008ed4:	78fb      	ldrb	r3, [r7, #3]
 8008ed6:	b2db      	uxtb	r3, r3
 8008ed8:	005b      	lsls	r3, r3, #1
 8008eda:	b2db      	uxtb	r3, r3
 8008edc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008ede:	78fb      	ldrb	r3, [r7, #3]
 8008ee0:	b2db      	uxtb	r3, r3
 8008ee2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ee6:	2b80      	cmp	r3, #128	@ 0x80
 8008ee8:	d0ef      	beq.n	8008eca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008eea:	4b27      	ldr	r3, [pc, #156]	@ (8008f88 <xPortStartScheduler+0x138>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f1c3 0307 	rsb	r3, r3, #7
 8008ef2:	2b04      	cmp	r3, #4
 8008ef4:	d00b      	beq.n	8008f0e <xPortStartScheduler+0xbe>
	__asm volatile
 8008ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008efa:	f383 8811 	msr	BASEPRI, r3
 8008efe:	f3bf 8f6f 	isb	sy
 8008f02:	f3bf 8f4f 	dsb	sy
 8008f06:	60bb      	str	r3, [r7, #8]
}
 8008f08:	bf00      	nop
 8008f0a:	bf00      	nop
 8008f0c:	e7fd      	b.n	8008f0a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8008f88 <xPortStartScheduler+0x138>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	021b      	lsls	r3, r3, #8
 8008f14:	4a1c      	ldr	r2, [pc, #112]	@ (8008f88 <xPortStartScheduler+0x138>)
 8008f16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008f18:	4b1b      	ldr	r3, [pc, #108]	@ (8008f88 <xPortStartScheduler+0x138>)
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008f20:	4a19      	ldr	r2, [pc, #100]	@ (8008f88 <xPortStartScheduler+0x138>)
 8008f22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	b2da      	uxtb	r2, r3
 8008f28:	697b      	ldr	r3, [r7, #20]
 8008f2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008f2c:	4b17      	ldr	r3, [pc, #92]	@ (8008f8c <xPortStartScheduler+0x13c>)
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	4a16      	ldr	r2, [pc, #88]	@ (8008f8c <xPortStartScheduler+0x13c>)
 8008f32:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008f36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008f38:	4b14      	ldr	r3, [pc, #80]	@ (8008f8c <xPortStartScheduler+0x13c>)
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	4a13      	ldr	r2, [pc, #76]	@ (8008f8c <xPortStartScheduler+0x13c>)
 8008f3e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008f42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008f44:	f000 f8da 	bl	80090fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008f48:	4b11      	ldr	r3, [pc, #68]	@ (8008f90 <xPortStartScheduler+0x140>)
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008f4e:	f000 f8f9 	bl	8009144 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008f52:	4b10      	ldr	r3, [pc, #64]	@ (8008f94 <xPortStartScheduler+0x144>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	4a0f      	ldr	r2, [pc, #60]	@ (8008f94 <xPortStartScheduler+0x144>)
 8008f58:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008f5c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008f5e:	f7ff ff63 	bl	8008e28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008f62:	f7fe fe79 	bl	8007c58 <vTaskSwitchContext>
	prvTaskExitError();
 8008f66:	f7ff ff17 	bl	8008d98 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008f6a:	2300      	movs	r3, #0
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	3718      	adds	r7, #24
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}
 8008f74:	e000ed00 	.word	0xe000ed00
 8008f78:	410fc271 	.word	0x410fc271
 8008f7c:	410fc270 	.word	0x410fc270
 8008f80:	e000e400 	.word	0xe000e400
 8008f84:	20002d24 	.word	0x20002d24
 8008f88:	20002d28 	.word	0x20002d28
 8008f8c:	e000ed20 	.word	0xe000ed20
 8008f90:	2000000c 	.word	0x2000000c
 8008f94:	e000ef34 	.word	0xe000ef34

08008f98 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b083      	sub	sp, #12
 8008f9c:	af00      	add	r7, sp, #0
	__asm volatile
 8008f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa2:	f383 8811 	msr	BASEPRI, r3
 8008fa6:	f3bf 8f6f 	isb	sy
 8008faa:	f3bf 8f4f 	dsb	sy
 8008fae:	607b      	str	r3, [r7, #4]
}
 8008fb0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008fb2:	4b10      	ldr	r3, [pc, #64]	@ (8008ff4 <vPortEnterCritical+0x5c>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	3301      	adds	r3, #1
 8008fb8:	4a0e      	ldr	r2, [pc, #56]	@ (8008ff4 <vPortEnterCritical+0x5c>)
 8008fba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008fbc:	4b0d      	ldr	r3, [pc, #52]	@ (8008ff4 <vPortEnterCritical+0x5c>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	d110      	bne.n	8008fe6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008fc4:	4b0c      	ldr	r3, [pc, #48]	@ (8008ff8 <vPortEnterCritical+0x60>)
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	b2db      	uxtb	r3, r3
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d00b      	beq.n	8008fe6 <vPortEnterCritical+0x4e>
	__asm volatile
 8008fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fd2:	f383 8811 	msr	BASEPRI, r3
 8008fd6:	f3bf 8f6f 	isb	sy
 8008fda:	f3bf 8f4f 	dsb	sy
 8008fde:	603b      	str	r3, [r7, #0]
}
 8008fe0:	bf00      	nop
 8008fe2:	bf00      	nop
 8008fe4:	e7fd      	b.n	8008fe2 <vPortEnterCritical+0x4a>
	}
}
 8008fe6:	bf00      	nop
 8008fe8:	370c      	adds	r7, #12
 8008fea:	46bd      	mov	sp, r7
 8008fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff0:	4770      	bx	lr
 8008ff2:	bf00      	nop
 8008ff4:	2000000c 	.word	0x2000000c
 8008ff8:	e000ed04 	.word	0xe000ed04

08008ffc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b083      	sub	sp, #12
 8009000:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009002:	4b12      	ldr	r3, [pc, #72]	@ (800904c <vPortExitCritical+0x50>)
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d10b      	bne.n	8009022 <vPortExitCritical+0x26>
	__asm volatile
 800900a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800900e:	f383 8811 	msr	BASEPRI, r3
 8009012:	f3bf 8f6f 	isb	sy
 8009016:	f3bf 8f4f 	dsb	sy
 800901a:	607b      	str	r3, [r7, #4]
}
 800901c:	bf00      	nop
 800901e:	bf00      	nop
 8009020:	e7fd      	b.n	800901e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009022:	4b0a      	ldr	r3, [pc, #40]	@ (800904c <vPortExitCritical+0x50>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	3b01      	subs	r3, #1
 8009028:	4a08      	ldr	r2, [pc, #32]	@ (800904c <vPortExitCritical+0x50>)
 800902a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800902c:	4b07      	ldr	r3, [pc, #28]	@ (800904c <vPortExitCritical+0x50>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d105      	bne.n	8009040 <vPortExitCritical+0x44>
 8009034:	2300      	movs	r3, #0
 8009036:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	f383 8811 	msr	BASEPRI, r3
}
 800903e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009040:	bf00      	nop
 8009042:	370c      	adds	r7, #12
 8009044:	46bd      	mov	sp, r7
 8009046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904a:	4770      	bx	lr
 800904c:	2000000c 	.word	0x2000000c

08009050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009050:	f3ef 8009 	mrs	r0, PSP
 8009054:	f3bf 8f6f 	isb	sy
 8009058:	4b15      	ldr	r3, [pc, #84]	@ (80090b0 <pxCurrentTCBConst>)
 800905a:	681a      	ldr	r2, [r3, #0]
 800905c:	f01e 0f10 	tst.w	lr, #16
 8009060:	bf08      	it	eq
 8009062:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009066:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800906a:	6010      	str	r0, [r2, #0]
 800906c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009070:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009074:	f380 8811 	msr	BASEPRI, r0
 8009078:	f3bf 8f4f 	dsb	sy
 800907c:	f3bf 8f6f 	isb	sy
 8009080:	f7fe fdea 	bl	8007c58 <vTaskSwitchContext>
 8009084:	f04f 0000 	mov.w	r0, #0
 8009088:	f380 8811 	msr	BASEPRI, r0
 800908c:	bc09      	pop	{r0, r3}
 800908e:	6819      	ldr	r1, [r3, #0]
 8009090:	6808      	ldr	r0, [r1, #0]
 8009092:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009096:	f01e 0f10 	tst.w	lr, #16
 800909a:	bf08      	it	eq
 800909c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80090a0:	f380 8809 	msr	PSP, r0
 80090a4:	f3bf 8f6f 	isb	sy
 80090a8:	4770      	bx	lr
 80090aa:	bf00      	nop
 80090ac:	f3af 8000 	nop.w

080090b0 <pxCurrentTCBConst>:
 80090b0:	200026f8 	.word	0x200026f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80090b4:	bf00      	nop
 80090b6:	bf00      	nop

080090b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b082      	sub	sp, #8
 80090bc:	af00      	add	r7, sp, #0
	__asm volatile
 80090be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c2:	f383 8811 	msr	BASEPRI, r3
 80090c6:	f3bf 8f6f 	isb	sy
 80090ca:	f3bf 8f4f 	dsb	sy
 80090ce:	607b      	str	r3, [r7, #4]
}
 80090d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80090d2:	f7fe fd07 	bl	8007ae4 <xTaskIncrementTick>
 80090d6:	4603      	mov	r3, r0
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d003      	beq.n	80090e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80090dc:	4b06      	ldr	r3, [pc, #24]	@ (80090f8 <xPortSysTickHandler+0x40>)
 80090de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090e2:	601a      	str	r2, [r3, #0]
 80090e4:	2300      	movs	r3, #0
 80090e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	f383 8811 	msr	BASEPRI, r3
}
 80090ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80090f0:	bf00      	nop
 80090f2:	3708      	adds	r7, #8
 80090f4:	46bd      	mov	sp, r7
 80090f6:	bd80      	pop	{r7, pc}
 80090f8:	e000ed04 	.word	0xe000ed04

080090fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80090fc:	b480      	push	{r7}
 80090fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009100:	4b0b      	ldr	r3, [pc, #44]	@ (8009130 <vPortSetupTimerInterrupt+0x34>)
 8009102:	2200      	movs	r2, #0
 8009104:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009106:	4b0b      	ldr	r3, [pc, #44]	@ (8009134 <vPortSetupTimerInterrupt+0x38>)
 8009108:	2200      	movs	r2, #0
 800910a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800910c:	4b0a      	ldr	r3, [pc, #40]	@ (8009138 <vPortSetupTimerInterrupt+0x3c>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	4a0a      	ldr	r2, [pc, #40]	@ (800913c <vPortSetupTimerInterrupt+0x40>)
 8009112:	fba2 2303 	umull	r2, r3, r2, r3
 8009116:	099b      	lsrs	r3, r3, #6
 8009118:	4a09      	ldr	r2, [pc, #36]	@ (8009140 <vPortSetupTimerInterrupt+0x44>)
 800911a:	3b01      	subs	r3, #1
 800911c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800911e:	4b04      	ldr	r3, [pc, #16]	@ (8009130 <vPortSetupTimerInterrupt+0x34>)
 8009120:	2207      	movs	r2, #7
 8009122:	601a      	str	r2, [r3, #0]
}
 8009124:	bf00      	nop
 8009126:	46bd      	mov	sp, r7
 8009128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912c:	4770      	bx	lr
 800912e:	bf00      	nop
 8009130:	e000e010 	.word	0xe000e010
 8009134:	e000e018 	.word	0xe000e018
 8009138:	20000000 	.word	0x20000000
 800913c:	10624dd3 	.word	0x10624dd3
 8009140:	e000e014 	.word	0xe000e014

08009144 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009144:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009154 <vPortEnableVFP+0x10>
 8009148:	6801      	ldr	r1, [r0, #0]
 800914a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800914e:	6001      	str	r1, [r0, #0]
 8009150:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009152:	bf00      	nop
 8009154:	e000ed88 	.word	0xe000ed88

08009158 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009158:	b480      	push	{r7}
 800915a:	b085      	sub	sp, #20
 800915c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800915e:	f3ef 8305 	mrs	r3, IPSR
 8009162:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	2b0f      	cmp	r3, #15
 8009168:	d915      	bls.n	8009196 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800916a:	4a18      	ldr	r2, [pc, #96]	@ (80091cc <vPortValidateInterruptPriority+0x74>)
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	4413      	add	r3, r2
 8009170:	781b      	ldrb	r3, [r3, #0]
 8009172:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009174:	4b16      	ldr	r3, [pc, #88]	@ (80091d0 <vPortValidateInterruptPriority+0x78>)
 8009176:	781b      	ldrb	r3, [r3, #0]
 8009178:	7afa      	ldrb	r2, [r7, #11]
 800917a:	429a      	cmp	r2, r3
 800917c:	d20b      	bcs.n	8009196 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800917e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009182:	f383 8811 	msr	BASEPRI, r3
 8009186:	f3bf 8f6f 	isb	sy
 800918a:	f3bf 8f4f 	dsb	sy
 800918e:	607b      	str	r3, [r7, #4]
}
 8009190:	bf00      	nop
 8009192:	bf00      	nop
 8009194:	e7fd      	b.n	8009192 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009196:	4b0f      	ldr	r3, [pc, #60]	@ (80091d4 <vPortValidateInterruptPriority+0x7c>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800919e:	4b0e      	ldr	r3, [pc, #56]	@ (80091d8 <vPortValidateInterruptPriority+0x80>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	429a      	cmp	r2, r3
 80091a4:	d90b      	bls.n	80091be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80091a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091aa:	f383 8811 	msr	BASEPRI, r3
 80091ae:	f3bf 8f6f 	isb	sy
 80091b2:	f3bf 8f4f 	dsb	sy
 80091b6:	603b      	str	r3, [r7, #0]
}
 80091b8:	bf00      	nop
 80091ba:	bf00      	nop
 80091bc:	e7fd      	b.n	80091ba <vPortValidateInterruptPriority+0x62>
	}
 80091be:	bf00      	nop
 80091c0:	3714      	adds	r7, #20
 80091c2:	46bd      	mov	sp, r7
 80091c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c8:	4770      	bx	lr
 80091ca:	bf00      	nop
 80091cc:	e000e3f0 	.word	0xe000e3f0
 80091d0:	20002d24 	.word	0x20002d24
 80091d4:	e000ed0c 	.word	0xe000ed0c
 80091d8:	20002d28 	.word	0x20002d28

080091dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b08a      	sub	sp, #40	@ 0x28
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80091e4:	2300      	movs	r3, #0
 80091e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80091e8:	f7fe fbc0 	bl	800796c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80091ec:	4b5c      	ldr	r3, [pc, #368]	@ (8009360 <pvPortMalloc+0x184>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d101      	bne.n	80091f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80091f4:	f000 f924 	bl	8009440 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80091f8:	4b5a      	ldr	r3, [pc, #360]	@ (8009364 <pvPortMalloc+0x188>)
 80091fa:	681a      	ldr	r2, [r3, #0]
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	4013      	ands	r3, r2
 8009200:	2b00      	cmp	r3, #0
 8009202:	f040 8095 	bne.w	8009330 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d01e      	beq.n	800924a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800920c:	2208      	movs	r2, #8
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	4413      	add	r3, r2
 8009212:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f003 0307 	and.w	r3, r3, #7
 800921a:	2b00      	cmp	r3, #0
 800921c:	d015      	beq.n	800924a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f023 0307 	bic.w	r3, r3, #7
 8009224:	3308      	adds	r3, #8
 8009226:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f003 0307 	and.w	r3, r3, #7
 800922e:	2b00      	cmp	r3, #0
 8009230:	d00b      	beq.n	800924a <pvPortMalloc+0x6e>
	__asm volatile
 8009232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009236:	f383 8811 	msr	BASEPRI, r3
 800923a:	f3bf 8f6f 	isb	sy
 800923e:	f3bf 8f4f 	dsb	sy
 8009242:	617b      	str	r3, [r7, #20]
}
 8009244:	bf00      	nop
 8009246:	bf00      	nop
 8009248:	e7fd      	b.n	8009246 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d06f      	beq.n	8009330 <pvPortMalloc+0x154>
 8009250:	4b45      	ldr	r3, [pc, #276]	@ (8009368 <pvPortMalloc+0x18c>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	687a      	ldr	r2, [r7, #4]
 8009256:	429a      	cmp	r2, r3
 8009258:	d86a      	bhi.n	8009330 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800925a:	4b44      	ldr	r3, [pc, #272]	@ (800936c <pvPortMalloc+0x190>)
 800925c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800925e:	4b43      	ldr	r3, [pc, #268]	@ (800936c <pvPortMalloc+0x190>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009264:	e004      	b.n	8009270 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009268:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800926a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	687a      	ldr	r2, [r7, #4]
 8009276:	429a      	cmp	r2, r3
 8009278:	d903      	bls.n	8009282 <pvPortMalloc+0xa6>
 800927a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d1f1      	bne.n	8009266 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009282:	4b37      	ldr	r3, [pc, #220]	@ (8009360 <pvPortMalloc+0x184>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009288:	429a      	cmp	r2, r3
 800928a:	d051      	beq.n	8009330 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800928c:	6a3b      	ldr	r3, [r7, #32]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	2208      	movs	r2, #8
 8009292:	4413      	add	r3, r2
 8009294:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009298:	681a      	ldr	r2, [r3, #0]
 800929a:	6a3b      	ldr	r3, [r7, #32]
 800929c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800929e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092a0:	685a      	ldr	r2, [r3, #4]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	1ad2      	subs	r2, r2, r3
 80092a6:	2308      	movs	r3, #8
 80092a8:	005b      	lsls	r3, r3, #1
 80092aa:	429a      	cmp	r2, r3
 80092ac:	d920      	bls.n	80092f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80092ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	4413      	add	r3, r2
 80092b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80092b6:	69bb      	ldr	r3, [r7, #24]
 80092b8:	f003 0307 	and.w	r3, r3, #7
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d00b      	beq.n	80092d8 <pvPortMalloc+0xfc>
	__asm volatile
 80092c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092c4:	f383 8811 	msr	BASEPRI, r3
 80092c8:	f3bf 8f6f 	isb	sy
 80092cc:	f3bf 8f4f 	dsb	sy
 80092d0:	613b      	str	r3, [r7, #16]
}
 80092d2:	bf00      	nop
 80092d4:	bf00      	nop
 80092d6:	e7fd      	b.n	80092d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80092d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092da:	685a      	ldr	r2, [r3, #4]
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	1ad2      	subs	r2, r2, r3
 80092e0:	69bb      	ldr	r3, [r7, #24]
 80092e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80092e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092e6:	687a      	ldr	r2, [r7, #4]
 80092e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80092ea:	69b8      	ldr	r0, [r7, #24]
 80092ec:	f000 f90a 	bl	8009504 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80092f0:	4b1d      	ldr	r3, [pc, #116]	@ (8009368 <pvPortMalloc+0x18c>)
 80092f2:	681a      	ldr	r2, [r3, #0]
 80092f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	1ad3      	subs	r3, r2, r3
 80092fa:	4a1b      	ldr	r2, [pc, #108]	@ (8009368 <pvPortMalloc+0x18c>)
 80092fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80092fe:	4b1a      	ldr	r3, [pc, #104]	@ (8009368 <pvPortMalloc+0x18c>)
 8009300:	681a      	ldr	r2, [r3, #0]
 8009302:	4b1b      	ldr	r3, [pc, #108]	@ (8009370 <pvPortMalloc+0x194>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	429a      	cmp	r2, r3
 8009308:	d203      	bcs.n	8009312 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800930a:	4b17      	ldr	r3, [pc, #92]	@ (8009368 <pvPortMalloc+0x18c>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	4a18      	ldr	r2, [pc, #96]	@ (8009370 <pvPortMalloc+0x194>)
 8009310:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009314:	685a      	ldr	r2, [r3, #4]
 8009316:	4b13      	ldr	r3, [pc, #76]	@ (8009364 <pvPortMalloc+0x188>)
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	431a      	orrs	r2, r3
 800931c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800931e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009322:	2200      	movs	r2, #0
 8009324:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009326:	4b13      	ldr	r3, [pc, #76]	@ (8009374 <pvPortMalloc+0x198>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	3301      	adds	r3, #1
 800932c:	4a11      	ldr	r2, [pc, #68]	@ (8009374 <pvPortMalloc+0x198>)
 800932e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009330:	f7fe fb2a 	bl	8007988 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009334:	69fb      	ldr	r3, [r7, #28]
 8009336:	f003 0307 	and.w	r3, r3, #7
 800933a:	2b00      	cmp	r3, #0
 800933c:	d00b      	beq.n	8009356 <pvPortMalloc+0x17a>
	__asm volatile
 800933e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009342:	f383 8811 	msr	BASEPRI, r3
 8009346:	f3bf 8f6f 	isb	sy
 800934a:	f3bf 8f4f 	dsb	sy
 800934e:	60fb      	str	r3, [r7, #12]
}
 8009350:	bf00      	nop
 8009352:	bf00      	nop
 8009354:	e7fd      	b.n	8009352 <pvPortMalloc+0x176>
	return pvReturn;
 8009356:	69fb      	ldr	r3, [r7, #28]
}
 8009358:	4618      	mov	r0, r3
 800935a:	3728      	adds	r7, #40	@ 0x28
 800935c:	46bd      	mov	sp, r7
 800935e:	bd80      	pop	{r7, pc}
 8009360:	20006934 	.word	0x20006934
 8009364:	20006948 	.word	0x20006948
 8009368:	20006938 	.word	0x20006938
 800936c:	2000692c 	.word	0x2000692c
 8009370:	2000693c 	.word	0x2000693c
 8009374:	20006940 	.word	0x20006940

08009378 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b086      	sub	sp, #24
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2b00      	cmp	r3, #0
 8009388:	d04f      	beq.n	800942a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800938a:	2308      	movs	r3, #8
 800938c:	425b      	negs	r3, r3
 800938e:	697a      	ldr	r2, [r7, #20]
 8009390:	4413      	add	r3, r2
 8009392:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009394:	697b      	ldr	r3, [r7, #20]
 8009396:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009398:	693b      	ldr	r3, [r7, #16]
 800939a:	685a      	ldr	r2, [r3, #4]
 800939c:	4b25      	ldr	r3, [pc, #148]	@ (8009434 <vPortFree+0xbc>)
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4013      	ands	r3, r2
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d10b      	bne.n	80093be <vPortFree+0x46>
	__asm volatile
 80093a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093aa:	f383 8811 	msr	BASEPRI, r3
 80093ae:	f3bf 8f6f 	isb	sy
 80093b2:	f3bf 8f4f 	dsb	sy
 80093b6:	60fb      	str	r3, [r7, #12]
}
 80093b8:	bf00      	nop
 80093ba:	bf00      	nop
 80093bc:	e7fd      	b.n	80093ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d00b      	beq.n	80093de <vPortFree+0x66>
	__asm volatile
 80093c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ca:	f383 8811 	msr	BASEPRI, r3
 80093ce:	f3bf 8f6f 	isb	sy
 80093d2:	f3bf 8f4f 	dsb	sy
 80093d6:	60bb      	str	r3, [r7, #8]
}
 80093d8:	bf00      	nop
 80093da:	bf00      	nop
 80093dc:	e7fd      	b.n	80093da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80093de:	693b      	ldr	r3, [r7, #16]
 80093e0:	685a      	ldr	r2, [r3, #4]
 80093e2:	4b14      	ldr	r3, [pc, #80]	@ (8009434 <vPortFree+0xbc>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	4013      	ands	r3, r2
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d01e      	beq.n	800942a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d11a      	bne.n	800942a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80093f4:	693b      	ldr	r3, [r7, #16]
 80093f6:	685a      	ldr	r2, [r3, #4]
 80093f8:	4b0e      	ldr	r3, [pc, #56]	@ (8009434 <vPortFree+0xbc>)
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	43db      	mvns	r3, r3
 80093fe:	401a      	ands	r2, r3
 8009400:	693b      	ldr	r3, [r7, #16]
 8009402:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009404:	f7fe fab2 	bl	800796c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009408:	693b      	ldr	r3, [r7, #16]
 800940a:	685a      	ldr	r2, [r3, #4]
 800940c:	4b0a      	ldr	r3, [pc, #40]	@ (8009438 <vPortFree+0xc0>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	4413      	add	r3, r2
 8009412:	4a09      	ldr	r2, [pc, #36]	@ (8009438 <vPortFree+0xc0>)
 8009414:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009416:	6938      	ldr	r0, [r7, #16]
 8009418:	f000 f874 	bl	8009504 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800941c:	4b07      	ldr	r3, [pc, #28]	@ (800943c <vPortFree+0xc4>)
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	3301      	adds	r3, #1
 8009422:	4a06      	ldr	r2, [pc, #24]	@ (800943c <vPortFree+0xc4>)
 8009424:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009426:	f7fe faaf 	bl	8007988 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800942a:	bf00      	nop
 800942c:	3718      	adds	r7, #24
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}
 8009432:	bf00      	nop
 8009434:	20006948 	.word	0x20006948
 8009438:	20006938 	.word	0x20006938
 800943c:	20006944 	.word	0x20006944

08009440 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009440:	b480      	push	{r7}
 8009442:	b085      	sub	sp, #20
 8009444:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009446:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800944a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800944c:	4b27      	ldr	r3, [pc, #156]	@ (80094ec <prvHeapInit+0xac>)
 800944e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f003 0307 	and.w	r3, r3, #7
 8009456:	2b00      	cmp	r3, #0
 8009458:	d00c      	beq.n	8009474 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	3307      	adds	r3, #7
 800945e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	f023 0307 	bic.w	r3, r3, #7
 8009466:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009468:	68ba      	ldr	r2, [r7, #8]
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	1ad3      	subs	r3, r2, r3
 800946e:	4a1f      	ldr	r2, [pc, #124]	@ (80094ec <prvHeapInit+0xac>)
 8009470:	4413      	add	r3, r2
 8009472:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009478:	4a1d      	ldr	r2, [pc, #116]	@ (80094f0 <prvHeapInit+0xb0>)
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800947e:	4b1c      	ldr	r3, [pc, #112]	@ (80094f0 <prvHeapInit+0xb0>)
 8009480:	2200      	movs	r2, #0
 8009482:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	68ba      	ldr	r2, [r7, #8]
 8009488:	4413      	add	r3, r2
 800948a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800948c:	2208      	movs	r2, #8
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	1a9b      	subs	r3, r3, r2
 8009492:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f023 0307 	bic.w	r3, r3, #7
 800949a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	4a15      	ldr	r2, [pc, #84]	@ (80094f4 <prvHeapInit+0xb4>)
 80094a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80094a2:	4b14      	ldr	r3, [pc, #80]	@ (80094f4 <prvHeapInit+0xb4>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	2200      	movs	r2, #0
 80094a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80094aa:	4b12      	ldr	r3, [pc, #72]	@ (80094f4 <prvHeapInit+0xb4>)
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	2200      	movs	r2, #0
 80094b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	68fa      	ldr	r2, [r7, #12]
 80094ba:	1ad2      	subs	r2, r2, r3
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80094c0:	4b0c      	ldr	r3, [pc, #48]	@ (80094f4 <prvHeapInit+0xb4>)
 80094c2:	681a      	ldr	r2, [r3, #0]
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80094c8:	683b      	ldr	r3, [r7, #0]
 80094ca:	685b      	ldr	r3, [r3, #4]
 80094cc:	4a0a      	ldr	r2, [pc, #40]	@ (80094f8 <prvHeapInit+0xb8>)
 80094ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	4a09      	ldr	r2, [pc, #36]	@ (80094fc <prvHeapInit+0xbc>)
 80094d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80094d8:	4b09      	ldr	r3, [pc, #36]	@ (8009500 <prvHeapInit+0xc0>)
 80094da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80094de:	601a      	str	r2, [r3, #0]
}
 80094e0:	bf00      	nop
 80094e2:	3714      	adds	r7, #20
 80094e4:	46bd      	mov	sp, r7
 80094e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ea:	4770      	bx	lr
 80094ec:	20002d2c 	.word	0x20002d2c
 80094f0:	2000692c 	.word	0x2000692c
 80094f4:	20006934 	.word	0x20006934
 80094f8:	2000693c 	.word	0x2000693c
 80094fc:	20006938 	.word	0x20006938
 8009500:	20006948 	.word	0x20006948

08009504 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009504:	b480      	push	{r7}
 8009506:	b085      	sub	sp, #20
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800950c:	4b28      	ldr	r3, [pc, #160]	@ (80095b0 <prvInsertBlockIntoFreeList+0xac>)
 800950e:	60fb      	str	r3, [r7, #12]
 8009510:	e002      	b.n	8009518 <prvInsertBlockIntoFreeList+0x14>
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	60fb      	str	r3, [r7, #12]
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	687a      	ldr	r2, [r7, #4]
 800951e:	429a      	cmp	r2, r3
 8009520:	d8f7      	bhi.n	8009512 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	685b      	ldr	r3, [r3, #4]
 800952a:	68ba      	ldr	r2, [r7, #8]
 800952c:	4413      	add	r3, r2
 800952e:	687a      	ldr	r2, [r7, #4]
 8009530:	429a      	cmp	r2, r3
 8009532:	d108      	bne.n	8009546 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	685a      	ldr	r2, [r3, #4]
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	685b      	ldr	r3, [r3, #4]
 800953c:	441a      	add	r2, r3
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	685b      	ldr	r3, [r3, #4]
 800954e:	68ba      	ldr	r2, [r7, #8]
 8009550:	441a      	add	r2, r3
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	429a      	cmp	r2, r3
 8009558:	d118      	bne.n	800958c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	681a      	ldr	r2, [r3, #0]
 800955e:	4b15      	ldr	r3, [pc, #84]	@ (80095b4 <prvInsertBlockIntoFreeList+0xb0>)
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	429a      	cmp	r2, r3
 8009564:	d00d      	beq.n	8009582 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	685a      	ldr	r2, [r3, #4]
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	685b      	ldr	r3, [r3, #4]
 8009570:	441a      	add	r2, r3
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	681a      	ldr	r2, [r3, #0]
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	601a      	str	r2, [r3, #0]
 8009580:	e008      	b.n	8009594 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009582:	4b0c      	ldr	r3, [pc, #48]	@ (80095b4 <prvInsertBlockIntoFreeList+0xb0>)
 8009584:	681a      	ldr	r2, [r3, #0]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	601a      	str	r2, [r3, #0]
 800958a:	e003      	b.n	8009594 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681a      	ldr	r2, [r3, #0]
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009594:	68fa      	ldr	r2, [r7, #12]
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	429a      	cmp	r2, r3
 800959a:	d002      	beq.n	80095a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	687a      	ldr	r2, [r7, #4]
 80095a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80095a2:	bf00      	nop
 80095a4:	3714      	adds	r7, #20
 80095a6:	46bd      	mov	sp, r7
 80095a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ac:	4770      	bx	lr
 80095ae:	bf00      	nop
 80095b0:	2000692c 	.word	0x2000692c
 80095b4:	20006934 	.word	0x20006934

080095b8 <__cvt>:
 80095b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80095bc:	ec57 6b10 	vmov	r6, r7, d0
 80095c0:	2f00      	cmp	r7, #0
 80095c2:	460c      	mov	r4, r1
 80095c4:	4619      	mov	r1, r3
 80095c6:	463b      	mov	r3, r7
 80095c8:	bfbb      	ittet	lt
 80095ca:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80095ce:	461f      	movlt	r7, r3
 80095d0:	2300      	movge	r3, #0
 80095d2:	232d      	movlt	r3, #45	@ 0x2d
 80095d4:	700b      	strb	r3, [r1, #0]
 80095d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80095d8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80095dc:	4691      	mov	r9, r2
 80095de:	f023 0820 	bic.w	r8, r3, #32
 80095e2:	bfbc      	itt	lt
 80095e4:	4632      	movlt	r2, r6
 80095e6:	4616      	movlt	r6, r2
 80095e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80095ec:	d005      	beq.n	80095fa <__cvt+0x42>
 80095ee:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80095f2:	d100      	bne.n	80095f6 <__cvt+0x3e>
 80095f4:	3401      	adds	r4, #1
 80095f6:	2102      	movs	r1, #2
 80095f8:	e000      	b.n	80095fc <__cvt+0x44>
 80095fa:	2103      	movs	r1, #3
 80095fc:	ab03      	add	r3, sp, #12
 80095fe:	9301      	str	r3, [sp, #4]
 8009600:	ab02      	add	r3, sp, #8
 8009602:	9300      	str	r3, [sp, #0]
 8009604:	ec47 6b10 	vmov	d0, r6, r7
 8009608:	4653      	mov	r3, sl
 800960a:	4622      	mov	r2, r4
 800960c:	f000 fe64 	bl	800a2d8 <_dtoa_r>
 8009610:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009614:	4605      	mov	r5, r0
 8009616:	d119      	bne.n	800964c <__cvt+0x94>
 8009618:	f019 0f01 	tst.w	r9, #1
 800961c:	d00e      	beq.n	800963c <__cvt+0x84>
 800961e:	eb00 0904 	add.w	r9, r0, r4
 8009622:	2200      	movs	r2, #0
 8009624:	2300      	movs	r3, #0
 8009626:	4630      	mov	r0, r6
 8009628:	4639      	mov	r1, r7
 800962a:	f7f7 fa4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800962e:	b108      	cbz	r0, 8009634 <__cvt+0x7c>
 8009630:	f8cd 900c 	str.w	r9, [sp, #12]
 8009634:	2230      	movs	r2, #48	@ 0x30
 8009636:	9b03      	ldr	r3, [sp, #12]
 8009638:	454b      	cmp	r3, r9
 800963a:	d31e      	bcc.n	800967a <__cvt+0xc2>
 800963c:	9b03      	ldr	r3, [sp, #12]
 800963e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009640:	1b5b      	subs	r3, r3, r5
 8009642:	4628      	mov	r0, r5
 8009644:	6013      	str	r3, [r2, #0]
 8009646:	b004      	add	sp, #16
 8009648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800964c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009650:	eb00 0904 	add.w	r9, r0, r4
 8009654:	d1e5      	bne.n	8009622 <__cvt+0x6a>
 8009656:	7803      	ldrb	r3, [r0, #0]
 8009658:	2b30      	cmp	r3, #48	@ 0x30
 800965a:	d10a      	bne.n	8009672 <__cvt+0xba>
 800965c:	2200      	movs	r2, #0
 800965e:	2300      	movs	r3, #0
 8009660:	4630      	mov	r0, r6
 8009662:	4639      	mov	r1, r7
 8009664:	f7f7 fa30 	bl	8000ac8 <__aeabi_dcmpeq>
 8009668:	b918      	cbnz	r0, 8009672 <__cvt+0xba>
 800966a:	f1c4 0401 	rsb	r4, r4, #1
 800966e:	f8ca 4000 	str.w	r4, [sl]
 8009672:	f8da 3000 	ldr.w	r3, [sl]
 8009676:	4499      	add	r9, r3
 8009678:	e7d3      	b.n	8009622 <__cvt+0x6a>
 800967a:	1c59      	adds	r1, r3, #1
 800967c:	9103      	str	r1, [sp, #12]
 800967e:	701a      	strb	r2, [r3, #0]
 8009680:	e7d9      	b.n	8009636 <__cvt+0x7e>

08009682 <__exponent>:
 8009682:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009684:	2900      	cmp	r1, #0
 8009686:	bfba      	itte	lt
 8009688:	4249      	neglt	r1, r1
 800968a:	232d      	movlt	r3, #45	@ 0x2d
 800968c:	232b      	movge	r3, #43	@ 0x2b
 800968e:	2909      	cmp	r1, #9
 8009690:	7002      	strb	r2, [r0, #0]
 8009692:	7043      	strb	r3, [r0, #1]
 8009694:	dd29      	ble.n	80096ea <__exponent+0x68>
 8009696:	f10d 0307 	add.w	r3, sp, #7
 800969a:	461d      	mov	r5, r3
 800969c:	270a      	movs	r7, #10
 800969e:	461a      	mov	r2, r3
 80096a0:	fbb1 f6f7 	udiv	r6, r1, r7
 80096a4:	fb07 1416 	mls	r4, r7, r6, r1
 80096a8:	3430      	adds	r4, #48	@ 0x30
 80096aa:	f802 4c01 	strb.w	r4, [r2, #-1]
 80096ae:	460c      	mov	r4, r1
 80096b0:	2c63      	cmp	r4, #99	@ 0x63
 80096b2:	f103 33ff 	add.w	r3, r3, #4294967295
 80096b6:	4631      	mov	r1, r6
 80096b8:	dcf1      	bgt.n	800969e <__exponent+0x1c>
 80096ba:	3130      	adds	r1, #48	@ 0x30
 80096bc:	1e94      	subs	r4, r2, #2
 80096be:	f803 1c01 	strb.w	r1, [r3, #-1]
 80096c2:	1c41      	adds	r1, r0, #1
 80096c4:	4623      	mov	r3, r4
 80096c6:	42ab      	cmp	r3, r5
 80096c8:	d30a      	bcc.n	80096e0 <__exponent+0x5e>
 80096ca:	f10d 0309 	add.w	r3, sp, #9
 80096ce:	1a9b      	subs	r3, r3, r2
 80096d0:	42ac      	cmp	r4, r5
 80096d2:	bf88      	it	hi
 80096d4:	2300      	movhi	r3, #0
 80096d6:	3302      	adds	r3, #2
 80096d8:	4403      	add	r3, r0
 80096da:	1a18      	subs	r0, r3, r0
 80096dc:	b003      	add	sp, #12
 80096de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096e0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80096e4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80096e8:	e7ed      	b.n	80096c6 <__exponent+0x44>
 80096ea:	2330      	movs	r3, #48	@ 0x30
 80096ec:	3130      	adds	r1, #48	@ 0x30
 80096ee:	7083      	strb	r3, [r0, #2]
 80096f0:	70c1      	strb	r1, [r0, #3]
 80096f2:	1d03      	adds	r3, r0, #4
 80096f4:	e7f1      	b.n	80096da <__exponent+0x58>
	...

080096f8 <_printf_float>:
 80096f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096fc:	b08d      	sub	sp, #52	@ 0x34
 80096fe:	460c      	mov	r4, r1
 8009700:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009704:	4616      	mov	r6, r2
 8009706:	461f      	mov	r7, r3
 8009708:	4605      	mov	r5, r0
 800970a:	f000 fcdb 	bl	800a0c4 <_localeconv_r>
 800970e:	6803      	ldr	r3, [r0, #0]
 8009710:	9304      	str	r3, [sp, #16]
 8009712:	4618      	mov	r0, r3
 8009714:	f7f6 fdac 	bl	8000270 <strlen>
 8009718:	2300      	movs	r3, #0
 800971a:	930a      	str	r3, [sp, #40]	@ 0x28
 800971c:	f8d8 3000 	ldr.w	r3, [r8]
 8009720:	9005      	str	r0, [sp, #20]
 8009722:	3307      	adds	r3, #7
 8009724:	f023 0307 	bic.w	r3, r3, #7
 8009728:	f103 0208 	add.w	r2, r3, #8
 800972c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009730:	f8d4 b000 	ldr.w	fp, [r4]
 8009734:	f8c8 2000 	str.w	r2, [r8]
 8009738:	e9d3 8900 	ldrd	r8, r9, [r3]
 800973c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009740:	9307      	str	r3, [sp, #28]
 8009742:	f8cd 8018 	str.w	r8, [sp, #24]
 8009746:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800974a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800974e:	4b9c      	ldr	r3, [pc, #624]	@ (80099c0 <_printf_float+0x2c8>)
 8009750:	f04f 32ff 	mov.w	r2, #4294967295
 8009754:	f7f7 f9ea 	bl	8000b2c <__aeabi_dcmpun>
 8009758:	bb70      	cbnz	r0, 80097b8 <_printf_float+0xc0>
 800975a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800975e:	4b98      	ldr	r3, [pc, #608]	@ (80099c0 <_printf_float+0x2c8>)
 8009760:	f04f 32ff 	mov.w	r2, #4294967295
 8009764:	f7f7 f9c4 	bl	8000af0 <__aeabi_dcmple>
 8009768:	bb30      	cbnz	r0, 80097b8 <_printf_float+0xc0>
 800976a:	2200      	movs	r2, #0
 800976c:	2300      	movs	r3, #0
 800976e:	4640      	mov	r0, r8
 8009770:	4649      	mov	r1, r9
 8009772:	f7f7 f9b3 	bl	8000adc <__aeabi_dcmplt>
 8009776:	b110      	cbz	r0, 800977e <_printf_float+0x86>
 8009778:	232d      	movs	r3, #45	@ 0x2d
 800977a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800977e:	4a91      	ldr	r2, [pc, #580]	@ (80099c4 <_printf_float+0x2cc>)
 8009780:	4b91      	ldr	r3, [pc, #580]	@ (80099c8 <_printf_float+0x2d0>)
 8009782:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009786:	bf94      	ite	ls
 8009788:	4690      	movls	r8, r2
 800978a:	4698      	movhi	r8, r3
 800978c:	2303      	movs	r3, #3
 800978e:	6123      	str	r3, [r4, #16]
 8009790:	f02b 0304 	bic.w	r3, fp, #4
 8009794:	6023      	str	r3, [r4, #0]
 8009796:	f04f 0900 	mov.w	r9, #0
 800979a:	9700      	str	r7, [sp, #0]
 800979c:	4633      	mov	r3, r6
 800979e:	aa0b      	add	r2, sp, #44	@ 0x2c
 80097a0:	4621      	mov	r1, r4
 80097a2:	4628      	mov	r0, r5
 80097a4:	f000 f9d2 	bl	8009b4c <_printf_common>
 80097a8:	3001      	adds	r0, #1
 80097aa:	f040 808d 	bne.w	80098c8 <_printf_float+0x1d0>
 80097ae:	f04f 30ff 	mov.w	r0, #4294967295
 80097b2:	b00d      	add	sp, #52	@ 0x34
 80097b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097b8:	4642      	mov	r2, r8
 80097ba:	464b      	mov	r3, r9
 80097bc:	4640      	mov	r0, r8
 80097be:	4649      	mov	r1, r9
 80097c0:	f7f7 f9b4 	bl	8000b2c <__aeabi_dcmpun>
 80097c4:	b140      	cbz	r0, 80097d8 <_printf_float+0xe0>
 80097c6:	464b      	mov	r3, r9
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	bfbc      	itt	lt
 80097cc:	232d      	movlt	r3, #45	@ 0x2d
 80097ce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80097d2:	4a7e      	ldr	r2, [pc, #504]	@ (80099cc <_printf_float+0x2d4>)
 80097d4:	4b7e      	ldr	r3, [pc, #504]	@ (80099d0 <_printf_float+0x2d8>)
 80097d6:	e7d4      	b.n	8009782 <_printf_float+0x8a>
 80097d8:	6863      	ldr	r3, [r4, #4]
 80097da:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80097de:	9206      	str	r2, [sp, #24]
 80097e0:	1c5a      	adds	r2, r3, #1
 80097e2:	d13b      	bne.n	800985c <_printf_float+0x164>
 80097e4:	2306      	movs	r3, #6
 80097e6:	6063      	str	r3, [r4, #4]
 80097e8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80097ec:	2300      	movs	r3, #0
 80097ee:	6022      	str	r2, [r4, #0]
 80097f0:	9303      	str	r3, [sp, #12]
 80097f2:	ab0a      	add	r3, sp, #40	@ 0x28
 80097f4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80097f8:	ab09      	add	r3, sp, #36	@ 0x24
 80097fa:	9300      	str	r3, [sp, #0]
 80097fc:	6861      	ldr	r1, [r4, #4]
 80097fe:	ec49 8b10 	vmov	d0, r8, r9
 8009802:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009806:	4628      	mov	r0, r5
 8009808:	f7ff fed6 	bl	80095b8 <__cvt>
 800980c:	9b06      	ldr	r3, [sp, #24]
 800980e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009810:	2b47      	cmp	r3, #71	@ 0x47
 8009812:	4680      	mov	r8, r0
 8009814:	d129      	bne.n	800986a <_printf_float+0x172>
 8009816:	1cc8      	adds	r0, r1, #3
 8009818:	db02      	blt.n	8009820 <_printf_float+0x128>
 800981a:	6863      	ldr	r3, [r4, #4]
 800981c:	4299      	cmp	r1, r3
 800981e:	dd41      	ble.n	80098a4 <_printf_float+0x1ac>
 8009820:	f1aa 0a02 	sub.w	sl, sl, #2
 8009824:	fa5f fa8a 	uxtb.w	sl, sl
 8009828:	3901      	subs	r1, #1
 800982a:	4652      	mov	r2, sl
 800982c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009830:	9109      	str	r1, [sp, #36]	@ 0x24
 8009832:	f7ff ff26 	bl	8009682 <__exponent>
 8009836:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009838:	1813      	adds	r3, r2, r0
 800983a:	2a01      	cmp	r2, #1
 800983c:	4681      	mov	r9, r0
 800983e:	6123      	str	r3, [r4, #16]
 8009840:	dc02      	bgt.n	8009848 <_printf_float+0x150>
 8009842:	6822      	ldr	r2, [r4, #0]
 8009844:	07d2      	lsls	r2, r2, #31
 8009846:	d501      	bpl.n	800984c <_printf_float+0x154>
 8009848:	3301      	adds	r3, #1
 800984a:	6123      	str	r3, [r4, #16]
 800984c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009850:	2b00      	cmp	r3, #0
 8009852:	d0a2      	beq.n	800979a <_printf_float+0xa2>
 8009854:	232d      	movs	r3, #45	@ 0x2d
 8009856:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800985a:	e79e      	b.n	800979a <_printf_float+0xa2>
 800985c:	9a06      	ldr	r2, [sp, #24]
 800985e:	2a47      	cmp	r2, #71	@ 0x47
 8009860:	d1c2      	bne.n	80097e8 <_printf_float+0xf0>
 8009862:	2b00      	cmp	r3, #0
 8009864:	d1c0      	bne.n	80097e8 <_printf_float+0xf0>
 8009866:	2301      	movs	r3, #1
 8009868:	e7bd      	b.n	80097e6 <_printf_float+0xee>
 800986a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800986e:	d9db      	bls.n	8009828 <_printf_float+0x130>
 8009870:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009874:	d118      	bne.n	80098a8 <_printf_float+0x1b0>
 8009876:	2900      	cmp	r1, #0
 8009878:	6863      	ldr	r3, [r4, #4]
 800987a:	dd0b      	ble.n	8009894 <_printf_float+0x19c>
 800987c:	6121      	str	r1, [r4, #16]
 800987e:	b913      	cbnz	r3, 8009886 <_printf_float+0x18e>
 8009880:	6822      	ldr	r2, [r4, #0]
 8009882:	07d0      	lsls	r0, r2, #31
 8009884:	d502      	bpl.n	800988c <_printf_float+0x194>
 8009886:	3301      	adds	r3, #1
 8009888:	440b      	add	r3, r1
 800988a:	6123      	str	r3, [r4, #16]
 800988c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800988e:	f04f 0900 	mov.w	r9, #0
 8009892:	e7db      	b.n	800984c <_printf_float+0x154>
 8009894:	b913      	cbnz	r3, 800989c <_printf_float+0x1a4>
 8009896:	6822      	ldr	r2, [r4, #0]
 8009898:	07d2      	lsls	r2, r2, #31
 800989a:	d501      	bpl.n	80098a0 <_printf_float+0x1a8>
 800989c:	3302      	adds	r3, #2
 800989e:	e7f4      	b.n	800988a <_printf_float+0x192>
 80098a0:	2301      	movs	r3, #1
 80098a2:	e7f2      	b.n	800988a <_printf_float+0x192>
 80098a4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80098a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098aa:	4299      	cmp	r1, r3
 80098ac:	db05      	blt.n	80098ba <_printf_float+0x1c2>
 80098ae:	6823      	ldr	r3, [r4, #0]
 80098b0:	6121      	str	r1, [r4, #16]
 80098b2:	07d8      	lsls	r0, r3, #31
 80098b4:	d5ea      	bpl.n	800988c <_printf_float+0x194>
 80098b6:	1c4b      	adds	r3, r1, #1
 80098b8:	e7e7      	b.n	800988a <_printf_float+0x192>
 80098ba:	2900      	cmp	r1, #0
 80098bc:	bfd4      	ite	le
 80098be:	f1c1 0202 	rsble	r2, r1, #2
 80098c2:	2201      	movgt	r2, #1
 80098c4:	4413      	add	r3, r2
 80098c6:	e7e0      	b.n	800988a <_printf_float+0x192>
 80098c8:	6823      	ldr	r3, [r4, #0]
 80098ca:	055a      	lsls	r2, r3, #21
 80098cc:	d407      	bmi.n	80098de <_printf_float+0x1e6>
 80098ce:	6923      	ldr	r3, [r4, #16]
 80098d0:	4642      	mov	r2, r8
 80098d2:	4631      	mov	r1, r6
 80098d4:	4628      	mov	r0, r5
 80098d6:	47b8      	blx	r7
 80098d8:	3001      	adds	r0, #1
 80098da:	d12b      	bne.n	8009934 <_printf_float+0x23c>
 80098dc:	e767      	b.n	80097ae <_printf_float+0xb6>
 80098de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80098e2:	f240 80dd 	bls.w	8009aa0 <_printf_float+0x3a8>
 80098e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80098ea:	2200      	movs	r2, #0
 80098ec:	2300      	movs	r3, #0
 80098ee:	f7f7 f8eb 	bl	8000ac8 <__aeabi_dcmpeq>
 80098f2:	2800      	cmp	r0, #0
 80098f4:	d033      	beq.n	800995e <_printf_float+0x266>
 80098f6:	4a37      	ldr	r2, [pc, #220]	@ (80099d4 <_printf_float+0x2dc>)
 80098f8:	2301      	movs	r3, #1
 80098fa:	4631      	mov	r1, r6
 80098fc:	4628      	mov	r0, r5
 80098fe:	47b8      	blx	r7
 8009900:	3001      	adds	r0, #1
 8009902:	f43f af54 	beq.w	80097ae <_printf_float+0xb6>
 8009906:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800990a:	4543      	cmp	r3, r8
 800990c:	db02      	blt.n	8009914 <_printf_float+0x21c>
 800990e:	6823      	ldr	r3, [r4, #0]
 8009910:	07d8      	lsls	r0, r3, #31
 8009912:	d50f      	bpl.n	8009934 <_printf_float+0x23c>
 8009914:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009918:	4631      	mov	r1, r6
 800991a:	4628      	mov	r0, r5
 800991c:	47b8      	blx	r7
 800991e:	3001      	adds	r0, #1
 8009920:	f43f af45 	beq.w	80097ae <_printf_float+0xb6>
 8009924:	f04f 0900 	mov.w	r9, #0
 8009928:	f108 38ff 	add.w	r8, r8, #4294967295
 800992c:	f104 0a1a 	add.w	sl, r4, #26
 8009930:	45c8      	cmp	r8, r9
 8009932:	dc09      	bgt.n	8009948 <_printf_float+0x250>
 8009934:	6823      	ldr	r3, [r4, #0]
 8009936:	079b      	lsls	r3, r3, #30
 8009938:	f100 8103 	bmi.w	8009b42 <_printf_float+0x44a>
 800993c:	68e0      	ldr	r0, [r4, #12]
 800993e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009940:	4298      	cmp	r0, r3
 8009942:	bfb8      	it	lt
 8009944:	4618      	movlt	r0, r3
 8009946:	e734      	b.n	80097b2 <_printf_float+0xba>
 8009948:	2301      	movs	r3, #1
 800994a:	4652      	mov	r2, sl
 800994c:	4631      	mov	r1, r6
 800994e:	4628      	mov	r0, r5
 8009950:	47b8      	blx	r7
 8009952:	3001      	adds	r0, #1
 8009954:	f43f af2b 	beq.w	80097ae <_printf_float+0xb6>
 8009958:	f109 0901 	add.w	r9, r9, #1
 800995c:	e7e8      	b.n	8009930 <_printf_float+0x238>
 800995e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009960:	2b00      	cmp	r3, #0
 8009962:	dc39      	bgt.n	80099d8 <_printf_float+0x2e0>
 8009964:	4a1b      	ldr	r2, [pc, #108]	@ (80099d4 <_printf_float+0x2dc>)
 8009966:	2301      	movs	r3, #1
 8009968:	4631      	mov	r1, r6
 800996a:	4628      	mov	r0, r5
 800996c:	47b8      	blx	r7
 800996e:	3001      	adds	r0, #1
 8009970:	f43f af1d 	beq.w	80097ae <_printf_float+0xb6>
 8009974:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009978:	ea59 0303 	orrs.w	r3, r9, r3
 800997c:	d102      	bne.n	8009984 <_printf_float+0x28c>
 800997e:	6823      	ldr	r3, [r4, #0]
 8009980:	07d9      	lsls	r1, r3, #31
 8009982:	d5d7      	bpl.n	8009934 <_printf_float+0x23c>
 8009984:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009988:	4631      	mov	r1, r6
 800998a:	4628      	mov	r0, r5
 800998c:	47b8      	blx	r7
 800998e:	3001      	adds	r0, #1
 8009990:	f43f af0d 	beq.w	80097ae <_printf_float+0xb6>
 8009994:	f04f 0a00 	mov.w	sl, #0
 8009998:	f104 0b1a 	add.w	fp, r4, #26
 800999c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800999e:	425b      	negs	r3, r3
 80099a0:	4553      	cmp	r3, sl
 80099a2:	dc01      	bgt.n	80099a8 <_printf_float+0x2b0>
 80099a4:	464b      	mov	r3, r9
 80099a6:	e793      	b.n	80098d0 <_printf_float+0x1d8>
 80099a8:	2301      	movs	r3, #1
 80099aa:	465a      	mov	r2, fp
 80099ac:	4631      	mov	r1, r6
 80099ae:	4628      	mov	r0, r5
 80099b0:	47b8      	blx	r7
 80099b2:	3001      	adds	r0, #1
 80099b4:	f43f aefb 	beq.w	80097ae <_printf_float+0xb6>
 80099b8:	f10a 0a01 	add.w	sl, sl, #1
 80099bc:	e7ee      	b.n	800999c <_printf_float+0x2a4>
 80099be:	bf00      	nop
 80099c0:	7fefffff 	.word	0x7fefffff
 80099c4:	0800c718 	.word	0x0800c718
 80099c8:	0800c71c 	.word	0x0800c71c
 80099cc:	0800c720 	.word	0x0800c720
 80099d0:	0800c724 	.word	0x0800c724
 80099d4:	0800c728 	.word	0x0800c728
 80099d8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80099da:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80099de:	4553      	cmp	r3, sl
 80099e0:	bfa8      	it	ge
 80099e2:	4653      	movge	r3, sl
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	4699      	mov	r9, r3
 80099e8:	dc36      	bgt.n	8009a58 <_printf_float+0x360>
 80099ea:	f04f 0b00 	mov.w	fp, #0
 80099ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80099f2:	f104 021a 	add.w	r2, r4, #26
 80099f6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80099f8:	9306      	str	r3, [sp, #24]
 80099fa:	eba3 0309 	sub.w	r3, r3, r9
 80099fe:	455b      	cmp	r3, fp
 8009a00:	dc31      	bgt.n	8009a66 <_printf_float+0x36e>
 8009a02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a04:	459a      	cmp	sl, r3
 8009a06:	dc3a      	bgt.n	8009a7e <_printf_float+0x386>
 8009a08:	6823      	ldr	r3, [r4, #0]
 8009a0a:	07da      	lsls	r2, r3, #31
 8009a0c:	d437      	bmi.n	8009a7e <_printf_float+0x386>
 8009a0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a10:	ebaa 0903 	sub.w	r9, sl, r3
 8009a14:	9b06      	ldr	r3, [sp, #24]
 8009a16:	ebaa 0303 	sub.w	r3, sl, r3
 8009a1a:	4599      	cmp	r9, r3
 8009a1c:	bfa8      	it	ge
 8009a1e:	4699      	movge	r9, r3
 8009a20:	f1b9 0f00 	cmp.w	r9, #0
 8009a24:	dc33      	bgt.n	8009a8e <_printf_float+0x396>
 8009a26:	f04f 0800 	mov.w	r8, #0
 8009a2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009a2e:	f104 0b1a 	add.w	fp, r4, #26
 8009a32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a34:	ebaa 0303 	sub.w	r3, sl, r3
 8009a38:	eba3 0309 	sub.w	r3, r3, r9
 8009a3c:	4543      	cmp	r3, r8
 8009a3e:	f77f af79 	ble.w	8009934 <_printf_float+0x23c>
 8009a42:	2301      	movs	r3, #1
 8009a44:	465a      	mov	r2, fp
 8009a46:	4631      	mov	r1, r6
 8009a48:	4628      	mov	r0, r5
 8009a4a:	47b8      	blx	r7
 8009a4c:	3001      	adds	r0, #1
 8009a4e:	f43f aeae 	beq.w	80097ae <_printf_float+0xb6>
 8009a52:	f108 0801 	add.w	r8, r8, #1
 8009a56:	e7ec      	b.n	8009a32 <_printf_float+0x33a>
 8009a58:	4642      	mov	r2, r8
 8009a5a:	4631      	mov	r1, r6
 8009a5c:	4628      	mov	r0, r5
 8009a5e:	47b8      	blx	r7
 8009a60:	3001      	adds	r0, #1
 8009a62:	d1c2      	bne.n	80099ea <_printf_float+0x2f2>
 8009a64:	e6a3      	b.n	80097ae <_printf_float+0xb6>
 8009a66:	2301      	movs	r3, #1
 8009a68:	4631      	mov	r1, r6
 8009a6a:	4628      	mov	r0, r5
 8009a6c:	9206      	str	r2, [sp, #24]
 8009a6e:	47b8      	blx	r7
 8009a70:	3001      	adds	r0, #1
 8009a72:	f43f ae9c 	beq.w	80097ae <_printf_float+0xb6>
 8009a76:	9a06      	ldr	r2, [sp, #24]
 8009a78:	f10b 0b01 	add.w	fp, fp, #1
 8009a7c:	e7bb      	b.n	80099f6 <_printf_float+0x2fe>
 8009a7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a82:	4631      	mov	r1, r6
 8009a84:	4628      	mov	r0, r5
 8009a86:	47b8      	blx	r7
 8009a88:	3001      	adds	r0, #1
 8009a8a:	d1c0      	bne.n	8009a0e <_printf_float+0x316>
 8009a8c:	e68f      	b.n	80097ae <_printf_float+0xb6>
 8009a8e:	9a06      	ldr	r2, [sp, #24]
 8009a90:	464b      	mov	r3, r9
 8009a92:	4442      	add	r2, r8
 8009a94:	4631      	mov	r1, r6
 8009a96:	4628      	mov	r0, r5
 8009a98:	47b8      	blx	r7
 8009a9a:	3001      	adds	r0, #1
 8009a9c:	d1c3      	bne.n	8009a26 <_printf_float+0x32e>
 8009a9e:	e686      	b.n	80097ae <_printf_float+0xb6>
 8009aa0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009aa4:	f1ba 0f01 	cmp.w	sl, #1
 8009aa8:	dc01      	bgt.n	8009aae <_printf_float+0x3b6>
 8009aaa:	07db      	lsls	r3, r3, #31
 8009aac:	d536      	bpl.n	8009b1c <_printf_float+0x424>
 8009aae:	2301      	movs	r3, #1
 8009ab0:	4642      	mov	r2, r8
 8009ab2:	4631      	mov	r1, r6
 8009ab4:	4628      	mov	r0, r5
 8009ab6:	47b8      	blx	r7
 8009ab8:	3001      	adds	r0, #1
 8009aba:	f43f ae78 	beq.w	80097ae <_printf_float+0xb6>
 8009abe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009ac2:	4631      	mov	r1, r6
 8009ac4:	4628      	mov	r0, r5
 8009ac6:	47b8      	blx	r7
 8009ac8:	3001      	adds	r0, #1
 8009aca:	f43f ae70 	beq.w	80097ae <_printf_float+0xb6>
 8009ace:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009ada:	f7f6 fff5 	bl	8000ac8 <__aeabi_dcmpeq>
 8009ade:	b9c0      	cbnz	r0, 8009b12 <_printf_float+0x41a>
 8009ae0:	4653      	mov	r3, sl
 8009ae2:	f108 0201 	add.w	r2, r8, #1
 8009ae6:	4631      	mov	r1, r6
 8009ae8:	4628      	mov	r0, r5
 8009aea:	47b8      	blx	r7
 8009aec:	3001      	adds	r0, #1
 8009aee:	d10c      	bne.n	8009b0a <_printf_float+0x412>
 8009af0:	e65d      	b.n	80097ae <_printf_float+0xb6>
 8009af2:	2301      	movs	r3, #1
 8009af4:	465a      	mov	r2, fp
 8009af6:	4631      	mov	r1, r6
 8009af8:	4628      	mov	r0, r5
 8009afa:	47b8      	blx	r7
 8009afc:	3001      	adds	r0, #1
 8009afe:	f43f ae56 	beq.w	80097ae <_printf_float+0xb6>
 8009b02:	f108 0801 	add.w	r8, r8, #1
 8009b06:	45d0      	cmp	r8, sl
 8009b08:	dbf3      	blt.n	8009af2 <_printf_float+0x3fa>
 8009b0a:	464b      	mov	r3, r9
 8009b0c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009b10:	e6df      	b.n	80098d2 <_printf_float+0x1da>
 8009b12:	f04f 0800 	mov.w	r8, #0
 8009b16:	f104 0b1a 	add.w	fp, r4, #26
 8009b1a:	e7f4      	b.n	8009b06 <_printf_float+0x40e>
 8009b1c:	2301      	movs	r3, #1
 8009b1e:	4642      	mov	r2, r8
 8009b20:	e7e1      	b.n	8009ae6 <_printf_float+0x3ee>
 8009b22:	2301      	movs	r3, #1
 8009b24:	464a      	mov	r2, r9
 8009b26:	4631      	mov	r1, r6
 8009b28:	4628      	mov	r0, r5
 8009b2a:	47b8      	blx	r7
 8009b2c:	3001      	adds	r0, #1
 8009b2e:	f43f ae3e 	beq.w	80097ae <_printf_float+0xb6>
 8009b32:	f108 0801 	add.w	r8, r8, #1
 8009b36:	68e3      	ldr	r3, [r4, #12]
 8009b38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009b3a:	1a5b      	subs	r3, r3, r1
 8009b3c:	4543      	cmp	r3, r8
 8009b3e:	dcf0      	bgt.n	8009b22 <_printf_float+0x42a>
 8009b40:	e6fc      	b.n	800993c <_printf_float+0x244>
 8009b42:	f04f 0800 	mov.w	r8, #0
 8009b46:	f104 0919 	add.w	r9, r4, #25
 8009b4a:	e7f4      	b.n	8009b36 <_printf_float+0x43e>

08009b4c <_printf_common>:
 8009b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b50:	4616      	mov	r6, r2
 8009b52:	4698      	mov	r8, r3
 8009b54:	688a      	ldr	r2, [r1, #8]
 8009b56:	690b      	ldr	r3, [r1, #16]
 8009b58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009b5c:	4293      	cmp	r3, r2
 8009b5e:	bfb8      	it	lt
 8009b60:	4613      	movlt	r3, r2
 8009b62:	6033      	str	r3, [r6, #0]
 8009b64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009b68:	4607      	mov	r7, r0
 8009b6a:	460c      	mov	r4, r1
 8009b6c:	b10a      	cbz	r2, 8009b72 <_printf_common+0x26>
 8009b6e:	3301      	adds	r3, #1
 8009b70:	6033      	str	r3, [r6, #0]
 8009b72:	6823      	ldr	r3, [r4, #0]
 8009b74:	0699      	lsls	r1, r3, #26
 8009b76:	bf42      	ittt	mi
 8009b78:	6833      	ldrmi	r3, [r6, #0]
 8009b7a:	3302      	addmi	r3, #2
 8009b7c:	6033      	strmi	r3, [r6, #0]
 8009b7e:	6825      	ldr	r5, [r4, #0]
 8009b80:	f015 0506 	ands.w	r5, r5, #6
 8009b84:	d106      	bne.n	8009b94 <_printf_common+0x48>
 8009b86:	f104 0a19 	add.w	sl, r4, #25
 8009b8a:	68e3      	ldr	r3, [r4, #12]
 8009b8c:	6832      	ldr	r2, [r6, #0]
 8009b8e:	1a9b      	subs	r3, r3, r2
 8009b90:	42ab      	cmp	r3, r5
 8009b92:	dc26      	bgt.n	8009be2 <_printf_common+0x96>
 8009b94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009b98:	6822      	ldr	r2, [r4, #0]
 8009b9a:	3b00      	subs	r3, #0
 8009b9c:	bf18      	it	ne
 8009b9e:	2301      	movne	r3, #1
 8009ba0:	0692      	lsls	r2, r2, #26
 8009ba2:	d42b      	bmi.n	8009bfc <_printf_common+0xb0>
 8009ba4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009ba8:	4641      	mov	r1, r8
 8009baa:	4638      	mov	r0, r7
 8009bac:	47c8      	blx	r9
 8009bae:	3001      	adds	r0, #1
 8009bb0:	d01e      	beq.n	8009bf0 <_printf_common+0xa4>
 8009bb2:	6823      	ldr	r3, [r4, #0]
 8009bb4:	6922      	ldr	r2, [r4, #16]
 8009bb6:	f003 0306 	and.w	r3, r3, #6
 8009bba:	2b04      	cmp	r3, #4
 8009bbc:	bf02      	ittt	eq
 8009bbe:	68e5      	ldreq	r5, [r4, #12]
 8009bc0:	6833      	ldreq	r3, [r6, #0]
 8009bc2:	1aed      	subeq	r5, r5, r3
 8009bc4:	68a3      	ldr	r3, [r4, #8]
 8009bc6:	bf0c      	ite	eq
 8009bc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009bcc:	2500      	movne	r5, #0
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	bfc4      	itt	gt
 8009bd2:	1a9b      	subgt	r3, r3, r2
 8009bd4:	18ed      	addgt	r5, r5, r3
 8009bd6:	2600      	movs	r6, #0
 8009bd8:	341a      	adds	r4, #26
 8009bda:	42b5      	cmp	r5, r6
 8009bdc:	d11a      	bne.n	8009c14 <_printf_common+0xc8>
 8009bde:	2000      	movs	r0, #0
 8009be0:	e008      	b.n	8009bf4 <_printf_common+0xa8>
 8009be2:	2301      	movs	r3, #1
 8009be4:	4652      	mov	r2, sl
 8009be6:	4641      	mov	r1, r8
 8009be8:	4638      	mov	r0, r7
 8009bea:	47c8      	blx	r9
 8009bec:	3001      	adds	r0, #1
 8009bee:	d103      	bne.n	8009bf8 <_printf_common+0xac>
 8009bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8009bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bf8:	3501      	adds	r5, #1
 8009bfa:	e7c6      	b.n	8009b8a <_printf_common+0x3e>
 8009bfc:	18e1      	adds	r1, r4, r3
 8009bfe:	1c5a      	adds	r2, r3, #1
 8009c00:	2030      	movs	r0, #48	@ 0x30
 8009c02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009c06:	4422      	add	r2, r4
 8009c08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009c0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009c10:	3302      	adds	r3, #2
 8009c12:	e7c7      	b.n	8009ba4 <_printf_common+0x58>
 8009c14:	2301      	movs	r3, #1
 8009c16:	4622      	mov	r2, r4
 8009c18:	4641      	mov	r1, r8
 8009c1a:	4638      	mov	r0, r7
 8009c1c:	47c8      	blx	r9
 8009c1e:	3001      	adds	r0, #1
 8009c20:	d0e6      	beq.n	8009bf0 <_printf_common+0xa4>
 8009c22:	3601      	adds	r6, #1
 8009c24:	e7d9      	b.n	8009bda <_printf_common+0x8e>
	...

08009c28 <_printf_i>:
 8009c28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c2c:	7e0f      	ldrb	r7, [r1, #24]
 8009c2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009c30:	2f78      	cmp	r7, #120	@ 0x78
 8009c32:	4691      	mov	r9, r2
 8009c34:	4680      	mov	r8, r0
 8009c36:	460c      	mov	r4, r1
 8009c38:	469a      	mov	sl, r3
 8009c3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009c3e:	d807      	bhi.n	8009c50 <_printf_i+0x28>
 8009c40:	2f62      	cmp	r7, #98	@ 0x62
 8009c42:	d80a      	bhi.n	8009c5a <_printf_i+0x32>
 8009c44:	2f00      	cmp	r7, #0
 8009c46:	f000 80d2 	beq.w	8009dee <_printf_i+0x1c6>
 8009c4a:	2f58      	cmp	r7, #88	@ 0x58
 8009c4c:	f000 80b9 	beq.w	8009dc2 <_printf_i+0x19a>
 8009c50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009c54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009c58:	e03a      	b.n	8009cd0 <_printf_i+0xa8>
 8009c5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009c5e:	2b15      	cmp	r3, #21
 8009c60:	d8f6      	bhi.n	8009c50 <_printf_i+0x28>
 8009c62:	a101      	add	r1, pc, #4	@ (adr r1, 8009c68 <_printf_i+0x40>)
 8009c64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009c68:	08009cc1 	.word	0x08009cc1
 8009c6c:	08009cd5 	.word	0x08009cd5
 8009c70:	08009c51 	.word	0x08009c51
 8009c74:	08009c51 	.word	0x08009c51
 8009c78:	08009c51 	.word	0x08009c51
 8009c7c:	08009c51 	.word	0x08009c51
 8009c80:	08009cd5 	.word	0x08009cd5
 8009c84:	08009c51 	.word	0x08009c51
 8009c88:	08009c51 	.word	0x08009c51
 8009c8c:	08009c51 	.word	0x08009c51
 8009c90:	08009c51 	.word	0x08009c51
 8009c94:	08009dd5 	.word	0x08009dd5
 8009c98:	08009cff 	.word	0x08009cff
 8009c9c:	08009d8f 	.word	0x08009d8f
 8009ca0:	08009c51 	.word	0x08009c51
 8009ca4:	08009c51 	.word	0x08009c51
 8009ca8:	08009df7 	.word	0x08009df7
 8009cac:	08009c51 	.word	0x08009c51
 8009cb0:	08009cff 	.word	0x08009cff
 8009cb4:	08009c51 	.word	0x08009c51
 8009cb8:	08009c51 	.word	0x08009c51
 8009cbc:	08009d97 	.word	0x08009d97
 8009cc0:	6833      	ldr	r3, [r6, #0]
 8009cc2:	1d1a      	adds	r2, r3, #4
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	6032      	str	r2, [r6, #0]
 8009cc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ccc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	e09d      	b.n	8009e10 <_printf_i+0x1e8>
 8009cd4:	6833      	ldr	r3, [r6, #0]
 8009cd6:	6820      	ldr	r0, [r4, #0]
 8009cd8:	1d19      	adds	r1, r3, #4
 8009cda:	6031      	str	r1, [r6, #0]
 8009cdc:	0606      	lsls	r6, r0, #24
 8009cde:	d501      	bpl.n	8009ce4 <_printf_i+0xbc>
 8009ce0:	681d      	ldr	r5, [r3, #0]
 8009ce2:	e003      	b.n	8009cec <_printf_i+0xc4>
 8009ce4:	0645      	lsls	r5, r0, #25
 8009ce6:	d5fb      	bpl.n	8009ce0 <_printf_i+0xb8>
 8009ce8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009cec:	2d00      	cmp	r5, #0
 8009cee:	da03      	bge.n	8009cf8 <_printf_i+0xd0>
 8009cf0:	232d      	movs	r3, #45	@ 0x2d
 8009cf2:	426d      	negs	r5, r5
 8009cf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009cf8:	4859      	ldr	r0, [pc, #356]	@ (8009e60 <_printf_i+0x238>)
 8009cfa:	230a      	movs	r3, #10
 8009cfc:	e011      	b.n	8009d22 <_printf_i+0xfa>
 8009cfe:	6821      	ldr	r1, [r4, #0]
 8009d00:	6833      	ldr	r3, [r6, #0]
 8009d02:	0608      	lsls	r0, r1, #24
 8009d04:	f853 5b04 	ldr.w	r5, [r3], #4
 8009d08:	d402      	bmi.n	8009d10 <_printf_i+0xe8>
 8009d0a:	0649      	lsls	r1, r1, #25
 8009d0c:	bf48      	it	mi
 8009d0e:	b2ad      	uxthmi	r5, r5
 8009d10:	2f6f      	cmp	r7, #111	@ 0x6f
 8009d12:	4853      	ldr	r0, [pc, #332]	@ (8009e60 <_printf_i+0x238>)
 8009d14:	6033      	str	r3, [r6, #0]
 8009d16:	bf14      	ite	ne
 8009d18:	230a      	movne	r3, #10
 8009d1a:	2308      	moveq	r3, #8
 8009d1c:	2100      	movs	r1, #0
 8009d1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009d22:	6866      	ldr	r6, [r4, #4]
 8009d24:	60a6      	str	r6, [r4, #8]
 8009d26:	2e00      	cmp	r6, #0
 8009d28:	bfa2      	ittt	ge
 8009d2a:	6821      	ldrge	r1, [r4, #0]
 8009d2c:	f021 0104 	bicge.w	r1, r1, #4
 8009d30:	6021      	strge	r1, [r4, #0]
 8009d32:	b90d      	cbnz	r5, 8009d38 <_printf_i+0x110>
 8009d34:	2e00      	cmp	r6, #0
 8009d36:	d04b      	beq.n	8009dd0 <_printf_i+0x1a8>
 8009d38:	4616      	mov	r6, r2
 8009d3a:	fbb5 f1f3 	udiv	r1, r5, r3
 8009d3e:	fb03 5711 	mls	r7, r3, r1, r5
 8009d42:	5dc7      	ldrb	r7, [r0, r7]
 8009d44:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009d48:	462f      	mov	r7, r5
 8009d4a:	42bb      	cmp	r3, r7
 8009d4c:	460d      	mov	r5, r1
 8009d4e:	d9f4      	bls.n	8009d3a <_printf_i+0x112>
 8009d50:	2b08      	cmp	r3, #8
 8009d52:	d10b      	bne.n	8009d6c <_printf_i+0x144>
 8009d54:	6823      	ldr	r3, [r4, #0]
 8009d56:	07df      	lsls	r7, r3, #31
 8009d58:	d508      	bpl.n	8009d6c <_printf_i+0x144>
 8009d5a:	6923      	ldr	r3, [r4, #16]
 8009d5c:	6861      	ldr	r1, [r4, #4]
 8009d5e:	4299      	cmp	r1, r3
 8009d60:	bfde      	ittt	le
 8009d62:	2330      	movle	r3, #48	@ 0x30
 8009d64:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009d68:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009d6c:	1b92      	subs	r2, r2, r6
 8009d6e:	6122      	str	r2, [r4, #16]
 8009d70:	f8cd a000 	str.w	sl, [sp]
 8009d74:	464b      	mov	r3, r9
 8009d76:	aa03      	add	r2, sp, #12
 8009d78:	4621      	mov	r1, r4
 8009d7a:	4640      	mov	r0, r8
 8009d7c:	f7ff fee6 	bl	8009b4c <_printf_common>
 8009d80:	3001      	adds	r0, #1
 8009d82:	d14a      	bne.n	8009e1a <_printf_i+0x1f2>
 8009d84:	f04f 30ff 	mov.w	r0, #4294967295
 8009d88:	b004      	add	sp, #16
 8009d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d8e:	6823      	ldr	r3, [r4, #0]
 8009d90:	f043 0320 	orr.w	r3, r3, #32
 8009d94:	6023      	str	r3, [r4, #0]
 8009d96:	4833      	ldr	r0, [pc, #204]	@ (8009e64 <_printf_i+0x23c>)
 8009d98:	2778      	movs	r7, #120	@ 0x78
 8009d9a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009d9e:	6823      	ldr	r3, [r4, #0]
 8009da0:	6831      	ldr	r1, [r6, #0]
 8009da2:	061f      	lsls	r7, r3, #24
 8009da4:	f851 5b04 	ldr.w	r5, [r1], #4
 8009da8:	d402      	bmi.n	8009db0 <_printf_i+0x188>
 8009daa:	065f      	lsls	r7, r3, #25
 8009dac:	bf48      	it	mi
 8009dae:	b2ad      	uxthmi	r5, r5
 8009db0:	6031      	str	r1, [r6, #0]
 8009db2:	07d9      	lsls	r1, r3, #31
 8009db4:	bf44      	itt	mi
 8009db6:	f043 0320 	orrmi.w	r3, r3, #32
 8009dba:	6023      	strmi	r3, [r4, #0]
 8009dbc:	b11d      	cbz	r5, 8009dc6 <_printf_i+0x19e>
 8009dbe:	2310      	movs	r3, #16
 8009dc0:	e7ac      	b.n	8009d1c <_printf_i+0xf4>
 8009dc2:	4827      	ldr	r0, [pc, #156]	@ (8009e60 <_printf_i+0x238>)
 8009dc4:	e7e9      	b.n	8009d9a <_printf_i+0x172>
 8009dc6:	6823      	ldr	r3, [r4, #0]
 8009dc8:	f023 0320 	bic.w	r3, r3, #32
 8009dcc:	6023      	str	r3, [r4, #0]
 8009dce:	e7f6      	b.n	8009dbe <_printf_i+0x196>
 8009dd0:	4616      	mov	r6, r2
 8009dd2:	e7bd      	b.n	8009d50 <_printf_i+0x128>
 8009dd4:	6833      	ldr	r3, [r6, #0]
 8009dd6:	6825      	ldr	r5, [r4, #0]
 8009dd8:	6961      	ldr	r1, [r4, #20]
 8009dda:	1d18      	adds	r0, r3, #4
 8009ddc:	6030      	str	r0, [r6, #0]
 8009dde:	062e      	lsls	r6, r5, #24
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	d501      	bpl.n	8009de8 <_printf_i+0x1c0>
 8009de4:	6019      	str	r1, [r3, #0]
 8009de6:	e002      	b.n	8009dee <_printf_i+0x1c6>
 8009de8:	0668      	lsls	r0, r5, #25
 8009dea:	d5fb      	bpl.n	8009de4 <_printf_i+0x1bc>
 8009dec:	8019      	strh	r1, [r3, #0]
 8009dee:	2300      	movs	r3, #0
 8009df0:	6123      	str	r3, [r4, #16]
 8009df2:	4616      	mov	r6, r2
 8009df4:	e7bc      	b.n	8009d70 <_printf_i+0x148>
 8009df6:	6833      	ldr	r3, [r6, #0]
 8009df8:	1d1a      	adds	r2, r3, #4
 8009dfa:	6032      	str	r2, [r6, #0]
 8009dfc:	681e      	ldr	r6, [r3, #0]
 8009dfe:	6862      	ldr	r2, [r4, #4]
 8009e00:	2100      	movs	r1, #0
 8009e02:	4630      	mov	r0, r6
 8009e04:	f7f6 f9e4 	bl	80001d0 <memchr>
 8009e08:	b108      	cbz	r0, 8009e0e <_printf_i+0x1e6>
 8009e0a:	1b80      	subs	r0, r0, r6
 8009e0c:	6060      	str	r0, [r4, #4]
 8009e0e:	6863      	ldr	r3, [r4, #4]
 8009e10:	6123      	str	r3, [r4, #16]
 8009e12:	2300      	movs	r3, #0
 8009e14:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e18:	e7aa      	b.n	8009d70 <_printf_i+0x148>
 8009e1a:	6923      	ldr	r3, [r4, #16]
 8009e1c:	4632      	mov	r2, r6
 8009e1e:	4649      	mov	r1, r9
 8009e20:	4640      	mov	r0, r8
 8009e22:	47d0      	blx	sl
 8009e24:	3001      	adds	r0, #1
 8009e26:	d0ad      	beq.n	8009d84 <_printf_i+0x15c>
 8009e28:	6823      	ldr	r3, [r4, #0]
 8009e2a:	079b      	lsls	r3, r3, #30
 8009e2c:	d413      	bmi.n	8009e56 <_printf_i+0x22e>
 8009e2e:	68e0      	ldr	r0, [r4, #12]
 8009e30:	9b03      	ldr	r3, [sp, #12]
 8009e32:	4298      	cmp	r0, r3
 8009e34:	bfb8      	it	lt
 8009e36:	4618      	movlt	r0, r3
 8009e38:	e7a6      	b.n	8009d88 <_printf_i+0x160>
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	4632      	mov	r2, r6
 8009e3e:	4649      	mov	r1, r9
 8009e40:	4640      	mov	r0, r8
 8009e42:	47d0      	blx	sl
 8009e44:	3001      	adds	r0, #1
 8009e46:	d09d      	beq.n	8009d84 <_printf_i+0x15c>
 8009e48:	3501      	adds	r5, #1
 8009e4a:	68e3      	ldr	r3, [r4, #12]
 8009e4c:	9903      	ldr	r1, [sp, #12]
 8009e4e:	1a5b      	subs	r3, r3, r1
 8009e50:	42ab      	cmp	r3, r5
 8009e52:	dcf2      	bgt.n	8009e3a <_printf_i+0x212>
 8009e54:	e7eb      	b.n	8009e2e <_printf_i+0x206>
 8009e56:	2500      	movs	r5, #0
 8009e58:	f104 0619 	add.w	r6, r4, #25
 8009e5c:	e7f5      	b.n	8009e4a <_printf_i+0x222>
 8009e5e:	bf00      	nop
 8009e60:	0800c72a 	.word	0x0800c72a
 8009e64:	0800c73b 	.word	0x0800c73b

08009e68 <std>:
 8009e68:	2300      	movs	r3, #0
 8009e6a:	b510      	push	{r4, lr}
 8009e6c:	4604      	mov	r4, r0
 8009e6e:	e9c0 3300 	strd	r3, r3, [r0]
 8009e72:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009e76:	6083      	str	r3, [r0, #8]
 8009e78:	8181      	strh	r1, [r0, #12]
 8009e7a:	6643      	str	r3, [r0, #100]	@ 0x64
 8009e7c:	81c2      	strh	r2, [r0, #14]
 8009e7e:	6183      	str	r3, [r0, #24]
 8009e80:	4619      	mov	r1, r3
 8009e82:	2208      	movs	r2, #8
 8009e84:	305c      	adds	r0, #92	@ 0x5c
 8009e86:	f000 f914 	bl	800a0b2 <memset>
 8009e8a:	4b0d      	ldr	r3, [pc, #52]	@ (8009ec0 <std+0x58>)
 8009e8c:	6263      	str	r3, [r4, #36]	@ 0x24
 8009e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8009ec4 <std+0x5c>)
 8009e90:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009e92:	4b0d      	ldr	r3, [pc, #52]	@ (8009ec8 <std+0x60>)
 8009e94:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009e96:	4b0d      	ldr	r3, [pc, #52]	@ (8009ecc <std+0x64>)
 8009e98:	6323      	str	r3, [r4, #48]	@ 0x30
 8009e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8009ed0 <std+0x68>)
 8009e9c:	6224      	str	r4, [r4, #32]
 8009e9e:	429c      	cmp	r4, r3
 8009ea0:	d006      	beq.n	8009eb0 <std+0x48>
 8009ea2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009ea6:	4294      	cmp	r4, r2
 8009ea8:	d002      	beq.n	8009eb0 <std+0x48>
 8009eaa:	33d0      	adds	r3, #208	@ 0xd0
 8009eac:	429c      	cmp	r4, r3
 8009eae:	d105      	bne.n	8009ebc <std+0x54>
 8009eb0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009eb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009eb8:	f000 b972 	b.w	800a1a0 <__retarget_lock_init_recursive>
 8009ebc:	bd10      	pop	{r4, pc}
 8009ebe:	bf00      	nop
 8009ec0:	0800a02d 	.word	0x0800a02d
 8009ec4:	0800a04f 	.word	0x0800a04f
 8009ec8:	0800a087 	.word	0x0800a087
 8009ecc:	0800a0ab 	.word	0x0800a0ab
 8009ed0:	2000694c 	.word	0x2000694c

08009ed4 <stdio_exit_handler>:
 8009ed4:	4a02      	ldr	r2, [pc, #8]	@ (8009ee0 <stdio_exit_handler+0xc>)
 8009ed6:	4903      	ldr	r1, [pc, #12]	@ (8009ee4 <stdio_exit_handler+0x10>)
 8009ed8:	4803      	ldr	r0, [pc, #12]	@ (8009ee8 <stdio_exit_handler+0x14>)
 8009eda:	f000 b869 	b.w	8009fb0 <_fwalk_sglue>
 8009ede:	bf00      	nop
 8009ee0:	20000010 	.word	0x20000010
 8009ee4:	0800bb1d 	.word	0x0800bb1d
 8009ee8:	20000020 	.word	0x20000020

08009eec <cleanup_stdio>:
 8009eec:	6841      	ldr	r1, [r0, #4]
 8009eee:	4b0c      	ldr	r3, [pc, #48]	@ (8009f20 <cleanup_stdio+0x34>)
 8009ef0:	4299      	cmp	r1, r3
 8009ef2:	b510      	push	{r4, lr}
 8009ef4:	4604      	mov	r4, r0
 8009ef6:	d001      	beq.n	8009efc <cleanup_stdio+0x10>
 8009ef8:	f001 fe10 	bl	800bb1c <_fflush_r>
 8009efc:	68a1      	ldr	r1, [r4, #8]
 8009efe:	4b09      	ldr	r3, [pc, #36]	@ (8009f24 <cleanup_stdio+0x38>)
 8009f00:	4299      	cmp	r1, r3
 8009f02:	d002      	beq.n	8009f0a <cleanup_stdio+0x1e>
 8009f04:	4620      	mov	r0, r4
 8009f06:	f001 fe09 	bl	800bb1c <_fflush_r>
 8009f0a:	68e1      	ldr	r1, [r4, #12]
 8009f0c:	4b06      	ldr	r3, [pc, #24]	@ (8009f28 <cleanup_stdio+0x3c>)
 8009f0e:	4299      	cmp	r1, r3
 8009f10:	d004      	beq.n	8009f1c <cleanup_stdio+0x30>
 8009f12:	4620      	mov	r0, r4
 8009f14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f18:	f001 be00 	b.w	800bb1c <_fflush_r>
 8009f1c:	bd10      	pop	{r4, pc}
 8009f1e:	bf00      	nop
 8009f20:	2000694c 	.word	0x2000694c
 8009f24:	200069b4 	.word	0x200069b4
 8009f28:	20006a1c 	.word	0x20006a1c

08009f2c <global_stdio_init.part.0>:
 8009f2c:	b510      	push	{r4, lr}
 8009f2e:	4b0b      	ldr	r3, [pc, #44]	@ (8009f5c <global_stdio_init.part.0+0x30>)
 8009f30:	4c0b      	ldr	r4, [pc, #44]	@ (8009f60 <global_stdio_init.part.0+0x34>)
 8009f32:	4a0c      	ldr	r2, [pc, #48]	@ (8009f64 <global_stdio_init.part.0+0x38>)
 8009f34:	601a      	str	r2, [r3, #0]
 8009f36:	4620      	mov	r0, r4
 8009f38:	2200      	movs	r2, #0
 8009f3a:	2104      	movs	r1, #4
 8009f3c:	f7ff ff94 	bl	8009e68 <std>
 8009f40:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009f44:	2201      	movs	r2, #1
 8009f46:	2109      	movs	r1, #9
 8009f48:	f7ff ff8e 	bl	8009e68 <std>
 8009f4c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009f50:	2202      	movs	r2, #2
 8009f52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f56:	2112      	movs	r1, #18
 8009f58:	f7ff bf86 	b.w	8009e68 <std>
 8009f5c:	20006a84 	.word	0x20006a84
 8009f60:	2000694c 	.word	0x2000694c
 8009f64:	08009ed5 	.word	0x08009ed5

08009f68 <__sfp_lock_acquire>:
 8009f68:	4801      	ldr	r0, [pc, #4]	@ (8009f70 <__sfp_lock_acquire+0x8>)
 8009f6a:	f000 b91a 	b.w	800a1a2 <__retarget_lock_acquire_recursive>
 8009f6e:	bf00      	nop
 8009f70:	20006a8d 	.word	0x20006a8d

08009f74 <__sfp_lock_release>:
 8009f74:	4801      	ldr	r0, [pc, #4]	@ (8009f7c <__sfp_lock_release+0x8>)
 8009f76:	f000 b915 	b.w	800a1a4 <__retarget_lock_release_recursive>
 8009f7a:	bf00      	nop
 8009f7c:	20006a8d 	.word	0x20006a8d

08009f80 <__sinit>:
 8009f80:	b510      	push	{r4, lr}
 8009f82:	4604      	mov	r4, r0
 8009f84:	f7ff fff0 	bl	8009f68 <__sfp_lock_acquire>
 8009f88:	6a23      	ldr	r3, [r4, #32]
 8009f8a:	b11b      	cbz	r3, 8009f94 <__sinit+0x14>
 8009f8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f90:	f7ff bff0 	b.w	8009f74 <__sfp_lock_release>
 8009f94:	4b04      	ldr	r3, [pc, #16]	@ (8009fa8 <__sinit+0x28>)
 8009f96:	6223      	str	r3, [r4, #32]
 8009f98:	4b04      	ldr	r3, [pc, #16]	@ (8009fac <__sinit+0x2c>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d1f5      	bne.n	8009f8c <__sinit+0xc>
 8009fa0:	f7ff ffc4 	bl	8009f2c <global_stdio_init.part.0>
 8009fa4:	e7f2      	b.n	8009f8c <__sinit+0xc>
 8009fa6:	bf00      	nop
 8009fa8:	08009eed 	.word	0x08009eed
 8009fac:	20006a84 	.word	0x20006a84

08009fb0 <_fwalk_sglue>:
 8009fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fb4:	4607      	mov	r7, r0
 8009fb6:	4688      	mov	r8, r1
 8009fb8:	4614      	mov	r4, r2
 8009fba:	2600      	movs	r6, #0
 8009fbc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009fc0:	f1b9 0901 	subs.w	r9, r9, #1
 8009fc4:	d505      	bpl.n	8009fd2 <_fwalk_sglue+0x22>
 8009fc6:	6824      	ldr	r4, [r4, #0]
 8009fc8:	2c00      	cmp	r4, #0
 8009fca:	d1f7      	bne.n	8009fbc <_fwalk_sglue+0xc>
 8009fcc:	4630      	mov	r0, r6
 8009fce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009fd2:	89ab      	ldrh	r3, [r5, #12]
 8009fd4:	2b01      	cmp	r3, #1
 8009fd6:	d907      	bls.n	8009fe8 <_fwalk_sglue+0x38>
 8009fd8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009fdc:	3301      	adds	r3, #1
 8009fde:	d003      	beq.n	8009fe8 <_fwalk_sglue+0x38>
 8009fe0:	4629      	mov	r1, r5
 8009fe2:	4638      	mov	r0, r7
 8009fe4:	47c0      	blx	r8
 8009fe6:	4306      	orrs	r6, r0
 8009fe8:	3568      	adds	r5, #104	@ 0x68
 8009fea:	e7e9      	b.n	8009fc0 <_fwalk_sglue+0x10>

08009fec <siprintf>:
 8009fec:	b40e      	push	{r1, r2, r3}
 8009fee:	b500      	push	{lr}
 8009ff0:	b09c      	sub	sp, #112	@ 0x70
 8009ff2:	ab1d      	add	r3, sp, #116	@ 0x74
 8009ff4:	9002      	str	r0, [sp, #8]
 8009ff6:	9006      	str	r0, [sp, #24]
 8009ff8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009ffc:	4809      	ldr	r0, [pc, #36]	@ (800a024 <siprintf+0x38>)
 8009ffe:	9107      	str	r1, [sp, #28]
 800a000:	9104      	str	r1, [sp, #16]
 800a002:	4909      	ldr	r1, [pc, #36]	@ (800a028 <siprintf+0x3c>)
 800a004:	f853 2b04 	ldr.w	r2, [r3], #4
 800a008:	9105      	str	r1, [sp, #20]
 800a00a:	6800      	ldr	r0, [r0, #0]
 800a00c:	9301      	str	r3, [sp, #4]
 800a00e:	a902      	add	r1, sp, #8
 800a010:	f001 fc04 	bl	800b81c <_svfiprintf_r>
 800a014:	9b02      	ldr	r3, [sp, #8]
 800a016:	2200      	movs	r2, #0
 800a018:	701a      	strb	r2, [r3, #0]
 800a01a:	b01c      	add	sp, #112	@ 0x70
 800a01c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a020:	b003      	add	sp, #12
 800a022:	4770      	bx	lr
 800a024:	2000001c 	.word	0x2000001c
 800a028:	ffff0208 	.word	0xffff0208

0800a02c <__sread>:
 800a02c:	b510      	push	{r4, lr}
 800a02e:	460c      	mov	r4, r1
 800a030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a034:	f000 f86c 	bl	800a110 <_read_r>
 800a038:	2800      	cmp	r0, #0
 800a03a:	bfab      	itete	ge
 800a03c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a03e:	89a3      	ldrhlt	r3, [r4, #12]
 800a040:	181b      	addge	r3, r3, r0
 800a042:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a046:	bfac      	ite	ge
 800a048:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a04a:	81a3      	strhlt	r3, [r4, #12]
 800a04c:	bd10      	pop	{r4, pc}

0800a04e <__swrite>:
 800a04e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a052:	461f      	mov	r7, r3
 800a054:	898b      	ldrh	r3, [r1, #12]
 800a056:	05db      	lsls	r3, r3, #23
 800a058:	4605      	mov	r5, r0
 800a05a:	460c      	mov	r4, r1
 800a05c:	4616      	mov	r6, r2
 800a05e:	d505      	bpl.n	800a06c <__swrite+0x1e>
 800a060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a064:	2302      	movs	r3, #2
 800a066:	2200      	movs	r2, #0
 800a068:	f000 f840 	bl	800a0ec <_lseek_r>
 800a06c:	89a3      	ldrh	r3, [r4, #12]
 800a06e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a072:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a076:	81a3      	strh	r3, [r4, #12]
 800a078:	4632      	mov	r2, r6
 800a07a:	463b      	mov	r3, r7
 800a07c:	4628      	mov	r0, r5
 800a07e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a082:	f000 b857 	b.w	800a134 <_write_r>

0800a086 <__sseek>:
 800a086:	b510      	push	{r4, lr}
 800a088:	460c      	mov	r4, r1
 800a08a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a08e:	f000 f82d 	bl	800a0ec <_lseek_r>
 800a092:	1c43      	adds	r3, r0, #1
 800a094:	89a3      	ldrh	r3, [r4, #12]
 800a096:	bf15      	itete	ne
 800a098:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a09a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a09e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a0a2:	81a3      	strheq	r3, [r4, #12]
 800a0a4:	bf18      	it	ne
 800a0a6:	81a3      	strhne	r3, [r4, #12]
 800a0a8:	bd10      	pop	{r4, pc}

0800a0aa <__sclose>:
 800a0aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a0ae:	f000 b80d 	b.w	800a0cc <_close_r>

0800a0b2 <memset>:
 800a0b2:	4402      	add	r2, r0
 800a0b4:	4603      	mov	r3, r0
 800a0b6:	4293      	cmp	r3, r2
 800a0b8:	d100      	bne.n	800a0bc <memset+0xa>
 800a0ba:	4770      	bx	lr
 800a0bc:	f803 1b01 	strb.w	r1, [r3], #1
 800a0c0:	e7f9      	b.n	800a0b6 <memset+0x4>
	...

0800a0c4 <_localeconv_r>:
 800a0c4:	4800      	ldr	r0, [pc, #0]	@ (800a0c8 <_localeconv_r+0x4>)
 800a0c6:	4770      	bx	lr
 800a0c8:	2000015c 	.word	0x2000015c

0800a0cc <_close_r>:
 800a0cc:	b538      	push	{r3, r4, r5, lr}
 800a0ce:	4d06      	ldr	r5, [pc, #24]	@ (800a0e8 <_close_r+0x1c>)
 800a0d0:	2300      	movs	r3, #0
 800a0d2:	4604      	mov	r4, r0
 800a0d4:	4608      	mov	r0, r1
 800a0d6:	602b      	str	r3, [r5, #0]
 800a0d8:	f002 fa56 	bl	800c588 <_close>
 800a0dc:	1c43      	adds	r3, r0, #1
 800a0de:	d102      	bne.n	800a0e6 <_close_r+0x1a>
 800a0e0:	682b      	ldr	r3, [r5, #0]
 800a0e2:	b103      	cbz	r3, 800a0e6 <_close_r+0x1a>
 800a0e4:	6023      	str	r3, [r4, #0]
 800a0e6:	bd38      	pop	{r3, r4, r5, pc}
 800a0e8:	20006a88 	.word	0x20006a88

0800a0ec <_lseek_r>:
 800a0ec:	b538      	push	{r3, r4, r5, lr}
 800a0ee:	4d07      	ldr	r5, [pc, #28]	@ (800a10c <_lseek_r+0x20>)
 800a0f0:	4604      	mov	r4, r0
 800a0f2:	4608      	mov	r0, r1
 800a0f4:	4611      	mov	r1, r2
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	602a      	str	r2, [r5, #0]
 800a0fa:	461a      	mov	r2, r3
 800a0fc:	f002 fa6c 	bl	800c5d8 <_lseek>
 800a100:	1c43      	adds	r3, r0, #1
 800a102:	d102      	bne.n	800a10a <_lseek_r+0x1e>
 800a104:	682b      	ldr	r3, [r5, #0]
 800a106:	b103      	cbz	r3, 800a10a <_lseek_r+0x1e>
 800a108:	6023      	str	r3, [r4, #0]
 800a10a:	bd38      	pop	{r3, r4, r5, pc}
 800a10c:	20006a88 	.word	0x20006a88

0800a110 <_read_r>:
 800a110:	b538      	push	{r3, r4, r5, lr}
 800a112:	4d07      	ldr	r5, [pc, #28]	@ (800a130 <_read_r+0x20>)
 800a114:	4604      	mov	r4, r0
 800a116:	4608      	mov	r0, r1
 800a118:	4611      	mov	r1, r2
 800a11a:	2200      	movs	r2, #0
 800a11c:	602a      	str	r2, [r5, #0]
 800a11e:	461a      	mov	r2, r3
 800a120:	f002 fa62 	bl	800c5e8 <_read>
 800a124:	1c43      	adds	r3, r0, #1
 800a126:	d102      	bne.n	800a12e <_read_r+0x1e>
 800a128:	682b      	ldr	r3, [r5, #0]
 800a12a:	b103      	cbz	r3, 800a12e <_read_r+0x1e>
 800a12c:	6023      	str	r3, [r4, #0]
 800a12e:	bd38      	pop	{r3, r4, r5, pc}
 800a130:	20006a88 	.word	0x20006a88

0800a134 <_write_r>:
 800a134:	b538      	push	{r3, r4, r5, lr}
 800a136:	4d07      	ldr	r5, [pc, #28]	@ (800a154 <_write_r+0x20>)
 800a138:	4604      	mov	r4, r0
 800a13a:	4608      	mov	r0, r1
 800a13c:	4611      	mov	r1, r2
 800a13e:	2200      	movs	r2, #0
 800a140:	602a      	str	r2, [r5, #0]
 800a142:	461a      	mov	r2, r3
 800a144:	f002 fa66 	bl	800c614 <_write>
 800a148:	1c43      	adds	r3, r0, #1
 800a14a:	d102      	bne.n	800a152 <_write_r+0x1e>
 800a14c:	682b      	ldr	r3, [r5, #0]
 800a14e:	b103      	cbz	r3, 800a152 <_write_r+0x1e>
 800a150:	6023      	str	r3, [r4, #0]
 800a152:	bd38      	pop	{r3, r4, r5, pc}
 800a154:	20006a88 	.word	0x20006a88

0800a158 <__libc_init_array>:
 800a158:	b570      	push	{r4, r5, r6, lr}
 800a15a:	4d0d      	ldr	r5, [pc, #52]	@ (800a190 <__libc_init_array+0x38>)
 800a15c:	4c0d      	ldr	r4, [pc, #52]	@ (800a194 <__libc_init_array+0x3c>)
 800a15e:	1b64      	subs	r4, r4, r5
 800a160:	10a4      	asrs	r4, r4, #2
 800a162:	2600      	movs	r6, #0
 800a164:	42a6      	cmp	r6, r4
 800a166:	d109      	bne.n	800a17c <__libc_init_array+0x24>
 800a168:	4d0b      	ldr	r5, [pc, #44]	@ (800a198 <__libc_init_array+0x40>)
 800a16a:	4c0c      	ldr	r4, [pc, #48]	@ (800a19c <__libc_init_array+0x44>)
 800a16c:	f002 fa5c 	bl	800c628 <_init>
 800a170:	1b64      	subs	r4, r4, r5
 800a172:	10a4      	asrs	r4, r4, #2
 800a174:	2600      	movs	r6, #0
 800a176:	42a6      	cmp	r6, r4
 800a178:	d105      	bne.n	800a186 <__libc_init_array+0x2e>
 800a17a:	bd70      	pop	{r4, r5, r6, pc}
 800a17c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a180:	4798      	blx	r3
 800a182:	3601      	adds	r6, #1
 800a184:	e7ee      	b.n	800a164 <__libc_init_array+0xc>
 800a186:	f855 3b04 	ldr.w	r3, [r5], #4
 800a18a:	4798      	blx	r3
 800a18c:	3601      	adds	r6, #1
 800a18e:	e7f2      	b.n	800a176 <__libc_init_array+0x1e>
 800a190:	0800cac8 	.word	0x0800cac8
 800a194:	0800cac8 	.word	0x0800cac8
 800a198:	0800cac8 	.word	0x0800cac8
 800a19c:	0800cacc 	.word	0x0800cacc

0800a1a0 <__retarget_lock_init_recursive>:
 800a1a0:	4770      	bx	lr

0800a1a2 <__retarget_lock_acquire_recursive>:
 800a1a2:	4770      	bx	lr

0800a1a4 <__retarget_lock_release_recursive>:
 800a1a4:	4770      	bx	lr

0800a1a6 <memcpy>:
 800a1a6:	440a      	add	r2, r1
 800a1a8:	4291      	cmp	r1, r2
 800a1aa:	f100 33ff 	add.w	r3, r0, #4294967295
 800a1ae:	d100      	bne.n	800a1b2 <memcpy+0xc>
 800a1b0:	4770      	bx	lr
 800a1b2:	b510      	push	{r4, lr}
 800a1b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a1bc:	4291      	cmp	r1, r2
 800a1be:	d1f9      	bne.n	800a1b4 <memcpy+0xe>
 800a1c0:	bd10      	pop	{r4, pc}

0800a1c2 <quorem>:
 800a1c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1c6:	6903      	ldr	r3, [r0, #16]
 800a1c8:	690c      	ldr	r4, [r1, #16]
 800a1ca:	42a3      	cmp	r3, r4
 800a1cc:	4607      	mov	r7, r0
 800a1ce:	db7e      	blt.n	800a2ce <quorem+0x10c>
 800a1d0:	3c01      	subs	r4, #1
 800a1d2:	f101 0814 	add.w	r8, r1, #20
 800a1d6:	00a3      	lsls	r3, r4, #2
 800a1d8:	f100 0514 	add.w	r5, r0, #20
 800a1dc:	9300      	str	r3, [sp, #0]
 800a1de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a1e2:	9301      	str	r3, [sp, #4]
 800a1e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a1e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a1ec:	3301      	adds	r3, #1
 800a1ee:	429a      	cmp	r2, r3
 800a1f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a1f4:	fbb2 f6f3 	udiv	r6, r2, r3
 800a1f8:	d32e      	bcc.n	800a258 <quorem+0x96>
 800a1fa:	f04f 0a00 	mov.w	sl, #0
 800a1fe:	46c4      	mov	ip, r8
 800a200:	46ae      	mov	lr, r5
 800a202:	46d3      	mov	fp, sl
 800a204:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a208:	b298      	uxth	r0, r3
 800a20a:	fb06 a000 	mla	r0, r6, r0, sl
 800a20e:	0c02      	lsrs	r2, r0, #16
 800a210:	0c1b      	lsrs	r3, r3, #16
 800a212:	fb06 2303 	mla	r3, r6, r3, r2
 800a216:	f8de 2000 	ldr.w	r2, [lr]
 800a21a:	b280      	uxth	r0, r0
 800a21c:	b292      	uxth	r2, r2
 800a21e:	1a12      	subs	r2, r2, r0
 800a220:	445a      	add	r2, fp
 800a222:	f8de 0000 	ldr.w	r0, [lr]
 800a226:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a22a:	b29b      	uxth	r3, r3
 800a22c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a230:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a234:	b292      	uxth	r2, r2
 800a236:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a23a:	45e1      	cmp	r9, ip
 800a23c:	f84e 2b04 	str.w	r2, [lr], #4
 800a240:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a244:	d2de      	bcs.n	800a204 <quorem+0x42>
 800a246:	9b00      	ldr	r3, [sp, #0]
 800a248:	58eb      	ldr	r3, [r5, r3]
 800a24a:	b92b      	cbnz	r3, 800a258 <quorem+0x96>
 800a24c:	9b01      	ldr	r3, [sp, #4]
 800a24e:	3b04      	subs	r3, #4
 800a250:	429d      	cmp	r5, r3
 800a252:	461a      	mov	r2, r3
 800a254:	d32f      	bcc.n	800a2b6 <quorem+0xf4>
 800a256:	613c      	str	r4, [r7, #16]
 800a258:	4638      	mov	r0, r7
 800a25a:	f001 f97b 	bl	800b554 <__mcmp>
 800a25e:	2800      	cmp	r0, #0
 800a260:	db25      	blt.n	800a2ae <quorem+0xec>
 800a262:	4629      	mov	r1, r5
 800a264:	2000      	movs	r0, #0
 800a266:	f858 2b04 	ldr.w	r2, [r8], #4
 800a26a:	f8d1 c000 	ldr.w	ip, [r1]
 800a26e:	fa1f fe82 	uxth.w	lr, r2
 800a272:	fa1f f38c 	uxth.w	r3, ip
 800a276:	eba3 030e 	sub.w	r3, r3, lr
 800a27a:	4403      	add	r3, r0
 800a27c:	0c12      	lsrs	r2, r2, #16
 800a27e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a282:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a286:	b29b      	uxth	r3, r3
 800a288:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a28c:	45c1      	cmp	r9, r8
 800a28e:	f841 3b04 	str.w	r3, [r1], #4
 800a292:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a296:	d2e6      	bcs.n	800a266 <quorem+0xa4>
 800a298:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a29c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a2a0:	b922      	cbnz	r2, 800a2ac <quorem+0xea>
 800a2a2:	3b04      	subs	r3, #4
 800a2a4:	429d      	cmp	r5, r3
 800a2a6:	461a      	mov	r2, r3
 800a2a8:	d30b      	bcc.n	800a2c2 <quorem+0x100>
 800a2aa:	613c      	str	r4, [r7, #16]
 800a2ac:	3601      	adds	r6, #1
 800a2ae:	4630      	mov	r0, r6
 800a2b0:	b003      	add	sp, #12
 800a2b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2b6:	6812      	ldr	r2, [r2, #0]
 800a2b8:	3b04      	subs	r3, #4
 800a2ba:	2a00      	cmp	r2, #0
 800a2bc:	d1cb      	bne.n	800a256 <quorem+0x94>
 800a2be:	3c01      	subs	r4, #1
 800a2c0:	e7c6      	b.n	800a250 <quorem+0x8e>
 800a2c2:	6812      	ldr	r2, [r2, #0]
 800a2c4:	3b04      	subs	r3, #4
 800a2c6:	2a00      	cmp	r2, #0
 800a2c8:	d1ef      	bne.n	800a2aa <quorem+0xe8>
 800a2ca:	3c01      	subs	r4, #1
 800a2cc:	e7ea      	b.n	800a2a4 <quorem+0xe2>
 800a2ce:	2000      	movs	r0, #0
 800a2d0:	e7ee      	b.n	800a2b0 <quorem+0xee>
 800a2d2:	0000      	movs	r0, r0
 800a2d4:	0000      	movs	r0, r0
	...

0800a2d8 <_dtoa_r>:
 800a2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2dc:	69c7      	ldr	r7, [r0, #28]
 800a2de:	b099      	sub	sp, #100	@ 0x64
 800a2e0:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a2e4:	ec55 4b10 	vmov	r4, r5, d0
 800a2e8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800a2ea:	9109      	str	r1, [sp, #36]	@ 0x24
 800a2ec:	4683      	mov	fp, r0
 800a2ee:	920e      	str	r2, [sp, #56]	@ 0x38
 800a2f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a2f2:	b97f      	cbnz	r7, 800a314 <_dtoa_r+0x3c>
 800a2f4:	2010      	movs	r0, #16
 800a2f6:	f000 fdfd 	bl	800aef4 <malloc>
 800a2fa:	4602      	mov	r2, r0
 800a2fc:	f8cb 001c 	str.w	r0, [fp, #28]
 800a300:	b920      	cbnz	r0, 800a30c <_dtoa_r+0x34>
 800a302:	4ba7      	ldr	r3, [pc, #668]	@ (800a5a0 <_dtoa_r+0x2c8>)
 800a304:	21ef      	movs	r1, #239	@ 0xef
 800a306:	48a7      	ldr	r0, [pc, #668]	@ (800a5a4 <_dtoa_r+0x2cc>)
 800a308:	f001 fc5a 	bl	800bbc0 <__assert_func>
 800a30c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a310:	6007      	str	r7, [r0, #0]
 800a312:	60c7      	str	r7, [r0, #12]
 800a314:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a318:	6819      	ldr	r1, [r3, #0]
 800a31a:	b159      	cbz	r1, 800a334 <_dtoa_r+0x5c>
 800a31c:	685a      	ldr	r2, [r3, #4]
 800a31e:	604a      	str	r2, [r1, #4]
 800a320:	2301      	movs	r3, #1
 800a322:	4093      	lsls	r3, r2
 800a324:	608b      	str	r3, [r1, #8]
 800a326:	4658      	mov	r0, fp
 800a328:	f000 feda 	bl	800b0e0 <_Bfree>
 800a32c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a330:	2200      	movs	r2, #0
 800a332:	601a      	str	r2, [r3, #0]
 800a334:	1e2b      	subs	r3, r5, #0
 800a336:	bfb9      	ittee	lt
 800a338:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a33c:	9303      	strlt	r3, [sp, #12]
 800a33e:	2300      	movge	r3, #0
 800a340:	6033      	strge	r3, [r6, #0]
 800a342:	9f03      	ldr	r7, [sp, #12]
 800a344:	4b98      	ldr	r3, [pc, #608]	@ (800a5a8 <_dtoa_r+0x2d0>)
 800a346:	bfbc      	itt	lt
 800a348:	2201      	movlt	r2, #1
 800a34a:	6032      	strlt	r2, [r6, #0]
 800a34c:	43bb      	bics	r3, r7
 800a34e:	d112      	bne.n	800a376 <_dtoa_r+0x9e>
 800a350:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a352:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a356:	6013      	str	r3, [r2, #0]
 800a358:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a35c:	4323      	orrs	r3, r4
 800a35e:	f000 854d 	beq.w	800adfc <_dtoa_r+0xb24>
 800a362:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a364:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800a5bc <_dtoa_r+0x2e4>
 800a368:	2b00      	cmp	r3, #0
 800a36a:	f000 854f 	beq.w	800ae0c <_dtoa_r+0xb34>
 800a36e:	f10a 0303 	add.w	r3, sl, #3
 800a372:	f000 bd49 	b.w	800ae08 <_dtoa_r+0xb30>
 800a376:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a37a:	2200      	movs	r2, #0
 800a37c:	ec51 0b17 	vmov	r0, r1, d7
 800a380:	2300      	movs	r3, #0
 800a382:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800a386:	f7f6 fb9f 	bl	8000ac8 <__aeabi_dcmpeq>
 800a38a:	4680      	mov	r8, r0
 800a38c:	b158      	cbz	r0, 800a3a6 <_dtoa_r+0xce>
 800a38e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a390:	2301      	movs	r3, #1
 800a392:	6013      	str	r3, [r2, #0]
 800a394:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a396:	b113      	cbz	r3, 800a39e <_dtoa_r+0xc6>
 800a398:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a39a:	4b84      	ldr	r3, [pc, #528]	@ (800a5ac <_dtoa_r+0x2d4>)
 800a39c:	6013      	str	r3, [r2, #0]
 800a39e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800a5c0 <_dtoa_r+0x2e8>
 800a3a2:	f000 bd33 	b.w	800ae0c <_dtoa_r+0xb34>
 800a3a6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a3aa:	aa16      	add	r2, sp, #88	@ 0x58
 800a3ac:	a917      	add	r1, sp, #92	@ 0x5c
 800a3ae:	4658      	mov	r0, fp
 800a3b0:	f001 f980 	bl	800b6b4 <__d2b>
 800a3b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a3b8:	4681      	mov	r9, r0
 800a3ba:	2e00      	cmp	r6, #0
 800a3bc:	d077      	beq.n	800a4ae <_dtoa_r+0x1d6>
 800a3be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a3c0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800a3c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a3c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a3cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a3d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a3d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a3d8:	4619      	mov	r1, r3
 800a3da:	2200      	movs	r2, #0
 800a3dc:	4b74      	ldr	r3, [pc, #464]	@ (800a5b0 <_dtoa_r+0x2d8>)
 800a3de:	f7f5 ff53 	bl	8000288 <__aeabi_dsub>
 800a3e2:	a369      	add	r3, pc, #420	@ (adr r3, 800a588 <_dtoa_r+0x2b0>)
 800a3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e8:	f7f6 f906 	bl	80005f8 <__aeabi_dmul>
 800a3ec:	a368      	add	r3, pc, #416	@ (adr r3, 800a590 <_dtoa_r+0x2b8>)
 800a3ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3f2:	f7f5 ff4b 	bl	800028c <__adddf3>
 800a3f6:	4604      	mov	r4, r0
 800a3f8:	4630      	mov	r0, r6
 800a3fa:	460d      	mov	r5, r1
 800a3fc:	f7f6 f892 	bl	8000524 <__aeabi_i2d>
 800a400:	a365      	add	r3, pc, #404	@ (adr r3, 800a598 <_dtoa_r+0x2c0>)
 800a402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a406:	f7f6 f8f7 	bl	80005f8 <__aeabi_dmul>
 800a40a:	4602      	mov	r2, r0
 800a40c:	460b      	mov	r3, r1
 800a40e:	4620      	mov	r0, r4
 800a410:	4629      	mov	r1, r5
 800a412:	f7f5 ff3b 	bl	800028c <__adddf3>
 800a416:	4604      	mov	r4, r0
 800a418:	460d      	mov	r5, r1
 800a41a:	f7f6 fb9d 	bl	8000b58 <__aeabi_d2iz>
 800a41e:	2200      	movs	r2, #0
 800a420:	4607      	mov	r7, r0
 800a422:	2300      	movs	r3, #0
 800a424:	4620      	mov	r0, r4
 800a426:	4629      	mov	r1, r5
 800a428:	f7f6 fb58 	bl	8000adc <__aeabi_dcmplt>
 800a42c:	b140      	cbz	r0, 800a440 <_dtoa_r+0x168>
 800a42e:	4638      	mov	r0, r7
 800a430:	f7f6 f878 	bl	8000524 <__aeabi_i2d>
 800a434:	4622      	mov	r2, r4
 800a436:	462b      	mov	r3, r5
 800a438:	f7f6 fb46 	bl	8000ac8 <__aeabi_dcmpeq>
 800a43c:	b900      	cbnz	r0, 800a440 <_dtoa_r+0x168>
 800a43e:	3f01      	subs	r7, #1
 800a440:	2f16      	cmp	r7, #22
 800a442:	d851      	bhi.n	800a4e8 <_dtoa_r+0x210>
 800a444:	4b5b      	ldr	r3, [pc, #364]	@ (800a5b4 <_dtoa_r+0x2dc>)
 800a446:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a44a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a44e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a452:	f7f6 fb43 	bl	8000adc <__aeabi_dcmplt>
 800a456:	2800      	cmp	r0, #0
 800a458:	d048      	beq.n	800a4ec <_dtoa_r+0x214>
 800a45a:	3f01      	subs	r7, #1
 800a45c:	2300      	movs	r3, #0
 800a45e:	9312      	str	r3, [sp, #72]	@ 0x48
 800a460:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a462:	1b9b      	subs	r3, r3, r6
 800a464:	1e5a      	subs	r2, r3, #1
 800a466:	bf44      	itt	mi
 800a468:	f1c3 0801 	rsbmi	r8, r3, #1
 800a46c:	2300      	movmi	r3, #0
 800a46e:	9208      	str	r2, [sp, #32]
 800a470:	bf54      	ite	pl
 800a472:	f04f 0800 	movpl.w	r8, #0
 800a476:	9308      	strmi	r3, [sp, #32]
 800a478:	2f00      	cmp	r7, #0
 800a47a:	db39      	blt.n	800a4f0 <_dtoa_r+0x218>
 800a47c:	9b08      	ldr	r3, [sp, #32]
 800a47e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800a480:	443b      	add	r3, r7
 800a482:	9308      	str	r3, [sp, #32]
 800a484:	2300      	movs	r3, #0
 800a486:	930a      	str	r3, [sp, #40]	@ 0x28
 800a488:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a48a:	2b09      	cmp	r3, #9
 800a48c:	d864      	bhi.n	800a558 <_dtoa_r+0x280>
 800a48e:	2b05      	cmp	r3, #5
 800a490:	bfc4      	itt	gt
 800a492:	3b04      	subgt	r3, #4
 800a494:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800a496:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a498:	f1a3 0302 	sub.w	r3, r3, #2
 800a49c:	bfcc      	ite	gt
 800a49e:	2400      	movgt	r4, #0
 800a4a0:	2401      	movle	r4, #1
 800a4a2:	2b03      	cmp	r3, #3
 800a4a4:	d863      	bhi.n	800a56e <_dtoa_r+0x296>
 800a4a6:	e8df f003 	tbb	[pc, r3]
 800a4aa:	372a      	.short	0x372a
 800a4ac:	5535      	.short	0x5535
 800a4ae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800a4b2:	441e      	add	r6, r3
 800a4b4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a4b8:	2b20      	cmp	r3, #32
 800a4ba:	bfc1      	itttt	gt
 800a4bc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a4c0:	409f      	lslgt	r7, r3
 800a4c2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a4c6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a4ca:	bfd6      	itet	le
 800a4cc:	f1c3 0320 	rsble	r3, r3, #32
 800a4d0:	ea47 0003 	orrgt.w	r0, r7, r3
 800a4d4:	fa04 f003 	lslle.w	r0, r4, r3
 800a4d8:	f7f6 f814 	bl	8000504 <__aeabi_ui2d>
 800a4dc:	2201      	movs	r2, #1
 800a4de:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a4e2:	3e01      	subs	r6, #1
 800a4e4:	9214      	str	r2, [sp, #80]	@ 0x50
 800a4e6:	e777      	b.n	800a3d8 <_dtoa_r+0x100>
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	e7b8      	b.n	800a45e <_dtoa_r+0x186>
 800a4ec:	9012      	str	r0, [sp, #72]	@ 0x48
 800a4ee:	e7b7      	b.n	800a460 <_dtoa_r+0x188>
 800a4f0:	427b      	negs	r3, r7
 800a4f2:	930a      	str	r3, [sp, #40]	@ 0x28
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	eba8 0807 	sub.w	r8, r8, r7
 800a4fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a4fc:	e7c4      	b.n	800a488 <_dtoa_r+0x1b0>
 800a4fe:	2300      	movs	r3, #0
 800a500:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a502:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a504:	2b00      	cmp	r3, #0
 800a506:	dc35      	bgt.n	800a574 <_dtoa_r+0x29c>
 800a508:	2301      	movs	r3, #1
 800a50a:	9300      	str	r3, [sp, #0]
 800a50c:	9307      	str	r3, [sp, #28]
 800a50e:	461a      	mov	r2, r3
 800a510:	920e      	str	r2, [sp, #56]	@ 0x38
 800a512:	e00b      	b.n	800a52c <_dtoa_r+0x254>
 800a514:	2301      	movs	r3, #1
 800a516:	e7f3      	b.n	800a500 <_dtoa_r+0x228>
 800a518:	2300      	movs	r3, #0
 800a51a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a51c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a51e:	18fb      	adds	r3, r7, r3
 800a520:	9300      	str	r3, [sp, #0]
 800a522:	3301      	adds	r3, #1
 800a524:	2b01      	cmp	r3, #1
 800a526:	9307      	str	r3, [sp, #28]
 800a528:	bfb8      	it	lt
 800a52a:	2301      	movlt	r3, #1
 800a52c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800a530:	2100      	movs	r1, #0
 800a532:	2204      	movs	r2, #4
 800a534:	f102 0514 	add.w	r5, r2, #20
 800a538:	429d      	cmp	r5, r3
 800a53a:	d91f      	bls.n	800a57c <_dtoa_r+0x2a4>
 800a53c:	6041      	str	r1, [r0, #4]
 800a53e:	4658      	mov	r0, fp
 800a540:	f000 fd8e 	bl	800b060 <_Balloc>
 800a544:	4682      	mov	sl, r0
 800a546:	2800      	cmp	r0, #0
 800a548:	d13c      	bne.n	800a5c4 <_dtoa_r+0x2ec>
 800a54a:	4b1b      	ldr	r3, [pc, #108]	@ (800a5b8 <_dtoa_r+0x2e0>)
 800a54c:	4602      	mov	r2, r0
 800a54e:	f240 11af 	movw	r1, #431	@ 0x1af
 800a552:	e6d8      	b.n	800a306 <_dtoa_r+0x2e>
 800a554:	2301      	movs	r3, #1
 800a556:	e7e0      	b.n	800a51a <_dtoa_r+0x242>
 800a558:	2401      	movs	r4, #1
 800a55a:	2300      	movs	r3, #0
 800a55c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a55e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a560:	f04f 33ff 	mov.w	r3, #4294967295
 800a564:	9300      	str	r3, [sp, #0]
 800a566:	9307      	str	r3, [sp, #28]
 800a568:	2200      	movs	r2, #0
 800a56a:	2312      	movs	r3, #18
 800a56c:	e7d0      	b.n	800a510 <_dtoa_r+0x238>
 800a56e:	2301      	movs	r3, #1
 800a570:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a572:	e7f5      	b.n	800a560 <_dtoa_r+0x288>
 800a574:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a576:	9300      	str	r3, [sp, #0]
 800a578:	9307      	str	r3, [sp, #28]
 800a57a:	e7d7      	b.n	800a52c <_dtoa_r+0x254>
 800a57c:	3101      	adds	r1, #1
 800a57e:	0052      	lsls	r2, r2, #1
 800a580:	e7d8      	b.n	800a534 <_dtoa_r+0x25c>
 800a582:	bf00      	nop
 800a584:	f3af 8000 	nop.w
 800a588:	636f4361 	.word	0x636f4361
 800a58c:	3fd287a7 	.word	0x3fd287a7
 800a590:	8b60c8b3 	.word	0x8b60c8b3
 800a594:	3fc68a28 	.word	0x3fc68a28
 800a598:	509f79fb 	.word	0x509f79fb
 800a59c:	3fd34413 	.word	0x3fd34413
 800a5a0:	0800c759 	.word	0x0800c759
 800a5a4:	0800c770 	.word	0x0800c770
 800a5a8:	7ff00000 	.word	0x7ff00000
 800a5ac:	0800c729 	.word	0x0800c729
 800a5b0:	3ff80000 	.word	0x3ff80000
 800a5b4:	0800c868 	.word	0x0800c868
 800a5b8:	0800c7c8 	.word	0x0800c7c8
 800a5bc:	0800c755 	.word	0x0800c755
 800a5c0:	0800c728 	.word	0x0800c728
 800a5c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800a5c8:	6018      	str	r0, [r3, #0]
 800a5ca:	9b07      	ldr	r3, [sp, #28]
 800a5cc:	2b0e      	cmp	r3, #14
 800a5ce:	f200 80a4 	bhi.w	800a71a <_dtoa_r+0x442>
 800a5d2:	2c00      	cmp	r4, #0
 800a5d4:	f000 80a1 	beq.w	800a71a <_dtoa_r+0x442>
 800a5d8:	2f00      	cmp	r7, #0
 800a5da:	dd33      	ble.n	800a644 <_dtoa_r+0x36c>
 800a5dc:	4bad      	ldr	r3, [pc, #692]	@ (800a894 <_dtoa_r+0x5bc>)
 800a5de:	f007 020f 	and.w	r2, r7, #15
 800a5e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a5e6:	ed93 7b00 	vldr	d7, [r3]
 800a5ea:	05f8      	lsls	r0, r7, #23
 800a5ec:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a5f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800a5f4:	d516      	bpl.n	800a624 <_dtoa_r+0x34c>
 800a5f6:	4ba8      	ldr	r3, [pc, #672]	@ (800a898 <_dtoa_r+0x5c0>)
 800a5f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a5fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a600:	f7f6 f924 	bl	800084c <__aeabi_ddiv>
 800a604:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a608:	f004 040f 	and.w	r4, r4, #15
 800a60c:	2603      	movs	r6, #3
 800a60e:	4da2      	ldr	r5, [pc, #648]	@ (800a898 <_dtoa_r+0x5c0>)
 800a610:	b954      	cbnz	r4, 800a628 <_dtoa_r+0x350>
 800a612:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a616:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a61a:	f7f6 f917 	bl	800084c <__aeabi_ddiv>
 800a61e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a622:	e028      	b.n	800a676 <_dtoa_r+0x39e>
 800a624:	2602      	movs	r6, #2
 800a626:	e7f2      	b.n	800a60e <_dtoa_r+0x336>
 800a628:	07e1      	lsls	r1, r4, #31
 800a62a:	d508      	bpl.n	800a63e <_dtoa_r+0x366>
 800a62c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a630:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a634:	f7f5 ffe0 	bl	80005f8 <__aeabi_dmul>
 800a638:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a63c:	3601      	adds	r6, #1
 800a63e:	1064      	asrs	r4, r4, #1
 800a640:	3508      	adds	r5, #8
 800a642:	e7e5      	b.n	800a610 <_dtoa_r+0x338>
 800a644:	f000 80d2 	beq.w	800a7ec <_dtoa_r+0x514>
 800a648:	427c      	negs	r4, r7
 800a64a:	4b92      	ldr	r3, [pc, #584]	@ (800a894 <_dtoa_r+0x5bc>)
 800a64c:	4d92      	ldr	r5, [pc, #584]	@ (800a898 <_dtoa_r+0x5c0>)
 800a64e:	f004 020f 	and.w	r2, r4, #15
 800a652:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a65a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a65e:	f7f5 ffcb 	bl	80005f8 <__aeabi_dmul>
 800a662:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a666:	1124      	asrs	r4, r4, #4
 800a668:	2300      	movs	r3, #0
 800a66a:	2602      	movs	r6, #2
 800a66c:	2c00      	cmp	r4, #0
 800a66e:	f040 80b2 	bne.w	800a7d6 <_dtoa_r+0x4fe>
 800a672:	2b00      	cmp	r3, #0
 800a674:	d1d3      	bne.n	800a61e <_dtoa_r+0x346>
 800a676:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a678:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	f000 80b7 	beq.w	800a7f0 <_dtoa_r+0x518>
 800a682:	4b86      	ldr	r3, [pc, #536]	@ (800a89c <_dtoa_r+0x5c4>)
 800a684:	2200      	movs	r2, #0
 800a686:	4620      	mov	r0, r4
 800a688:	4629      	mov	r1, r5
 800a68a:	f7f6 fa27 	bl	8000adc <__aeabi_dcmplt>
 800a68e:	2800      	cmp	r0, #0
 800a690:	f000 80ae 	beq.w	800a7f0 <_dtoa_r+0x518>
 800a694:	9b07      	ldr	r3, [sp, #28]
 800a696:	2b00      	cmp	r3, #0
 800a698:	f000 80aa 	beq.w	800a7f0 <_dtoa_r+0x518>
 800a69c:	9b00      	ldr	r3, [sp, #0]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	dd37      	ble.n	800a712 <_dtoa_r+0x43a>
 800a6a2:	1e7b      	subs	r3, r7, #1
 800a6a4:	9304      	str	r3, [sp, #16]
 800a6a6:	4620      	mov	r0, r4
 800a6a8:	4b7d      	ldr	r3, [pc, #500]	@ (800a8a0 <_dtoa_r+0x5c8>)
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	4629      	mov	r1, r5
 800a6ae:	f7f5 ffa3 	bl	80005f8 <__aeabi_dmul>
 800a6b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a6b6:	9c00      	ldr	r4, [sp, #0]
 800a6b8:	3601      	adds	r6, #1
 800a6ba:	4630      	mov	r0, r6
 800a6bc:	f7f5 ff32 	bl	8000524 <__aeabi_i2d>
 800a6c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a6c4:	f7f5 ff98 	bl	80005f8 <__aeabi_dmul>
 800a6c8:	4b76      	ldr	r3, [pc, #472]	@ (800a8a4 <_dtoa_r+0x5cc>)
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	f7f5 fdde 	bl	800028c <__adddf3>
 800a6d0:	4605      	mov	r5, r0
 800a6d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800a6d6:	2c00      	cmp	r4, #0
 800a6d8:	f040 808d 	bne.w	800a7f6 <_dtoa_r+0x51e>
 800a6dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a6e0:	4b71      	ldr	r3, [pc, #452]	@ (800a8a8 <_dtoa_r+0x5d0>)
 800a6e2:	2200      	movs	r2, #0
 800a6e4:	f7f5 fdd0 	bl	8000288 <__aeabi_dsub>
 800a6e8:	4602      	mov	r2, r0
 800a6ea:	460b      	mov	r3, r1
 800a6ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a6f0:	462a      	mov	r2, r5
 800a6f2:	4633      	mov	r3, r6
 800a6f4:	f7f6 fa10 	bl	8000b18 <__aeabi_dcmpgt>
 800a6f8:	2800      	cmp	r0, #0
 800a6fa:	f040 828b 	bne.w	800ac14 <_dtoa_r+0x93c>
 800a6fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a702:	462a      	mov	r2, r5
 800a704:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800a708:	f7f6 f9e8 	bl	8000adc <__aeabi_dcmplt>
 800a70c:	2800      	cmp	r0, #0
 800a70e:	f040 8128 	bne.w	800a962 <_dtoa_r+0x68a>
 800a712:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800a716:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800a71a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	f2c0 815a 	blt.w	800a9d6 <_dtoa_r+0x6fe>
 800a722:	2f0e      	cmp	r7, #14
 800a724:	f300 8157 	bgt.w	800a9d6 <_dtoa_r+0x6fe>
 800a728:	4b5a      	ldr	r3, [pc, #360]	@ (800a894 <_dtoa_r+0x5bc>)
 800a72a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a72e:	ed93 7b00 	vldr	d7, [r3]
 800a732:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a734:	2b00      	cmp	r3, #0
 800a736:	ed8d 7b00 	vstr	d7, [sp]
 800a73a:	da03      	bge.n	800a744 <_dtoa_r+0x46c>
 800a73c:	9b07      	ldr	r3, [sp, #28]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	f340 8101 	ble.w	800a946 <_dtoa_r+0x66e>
 800a744:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a748:	4656      	mov	r6, sl
 800a74a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a74e:	4620      	mov	r0, r4
 800a750:	4629      	mov	r1, r5
 800a752:	f7f6 f87b 	bl	800084c <__aeabi_ddiv>
 800a756:	f7f6 f9ff 	bl	8000b58 <__aeabi_d2iz>
 800a75a:	4680      	mov	r8, r0
 800a75c:	f7f5 fee2 	bl	8000524 <__aeabi_i2d>
 800a760:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a764:	f7f5 ff48 	bl	80005f8 <__aeabi_dmul>
 800a768:	4602      	mov	r2, r0
 800a76a:	460b      	mov	r3, r1
 800a76c:	4620      	mov	r0, r4
 800a76e:	4629      	mov	r1, r5
 800a770:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a774:	f7f5 fd88 	bl	8000288 <__aeabi_dsub>
 800a778:	f806 4b01 	strb.w	r4, [r6], #1
 800a77c:	9d07      	ldr	r5, [sp, #28]
 800a77e:	eba6 040a 	sub.w	r4, r6, sl
 800a782:	42a5      	cmp	r5, r4
 800a784:	4602      	mov	r2, r0
 800a786:	460b      	mov	r3, r1
 800a788:	f040 8117 	bne.w	800a9ba <_dtoa_r+0x6e2>
 800a78c:	f7f5 fd7e 	bl	800028c <__adddf3>
 800a790:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a794:	4604      	mov	r4, r0
 800a796:	460d      	mov	r5, r1
 800a798:	f7f6 f9be 	bl	8000b18 <__aeabi_dcmpgt>
 800a79c:	2800      	cmp	r0, #0
 800a79e:	f040 80f9 	bne.w	800a994 <_dtoa_r+0x6bc>
 800a7a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7a6:	4620      	mov	r0, r4
 800a7a8:	4629      	mov	r1, r5
 800a7aa:	f7f6 f98d 	bl	8000ac8 <__aeabi_dcmpeq>
 800a7ae:	b118      	cbz	r0, 800a7b8 <_dtoa_r+0x4e0>
 800a7b0:	f018 0f01 	tst.w	r8, #1
 800a7b4:	f040 80ee 	bne.w	800a994 <_dtoa_r+0x6bc>
 800a7b8:	4649      	mov	r1, r9
 800a7ba:	4658      	mov	r0, fp
 800a7bc:	f000 fc90 	bl	800b0e0 <_Bfree>
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	7033      	strb	r3, [r6, #0]
 800a7c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a7c6:	3701      	adds	r7, #1
 800a7c8:	601f      	str	r7, [r3, #0]
 800a7ca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	f000 831d 	beq.w	800ae0c <_dtoa_r+0xb34>
 800a7d2:	601e      	str	r6, [r3, #0]
 800a7d4:	e31a      	b.n	800ae0c <_dtoa_r+0xb34>
 800a7d6:	07e2      	lsls	r2, r4, #31
 800a7d8:	d505      	bpl.n	800a7e6 <_dtoa_r+0x50e>
 800a7da:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a7de:	f7f5 ff0b 	bl	80005f8 <__aeabi_dmul>
 800a7e2:	3601      	adds	r6, #1
 800a7e4:	2301      	movs	r3, #1
 800a7e6:	1064      	asrs	r4, r4, #1
 800a7e8:	3508      	adds	r5, #8
 800a7ea:	e73f      	b.n	800a66c <_dtoa_r+0x394>
 800a7ec:	2602      	movs	r6, #2
 800a7ee:	e742      	b.n	800a676 <_dtoa_r+0x39e>
 800a7f0:	9c07      	ldr	r4, [sp, #28]
 800a7f2:	9704      	str	r7, [sp, #16]
 800a7f4:	e761      	b.n	800a6ba <_dtoa_r+0x3e2>
 800a7f6:	4b27      	ldr	r3, [pc, #156]	@ (800a894 <_dtoa_r+0x5bc>)
 800a7f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a7fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a7fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a802:	4454      	add	r4, sl
 800a804:	2900      	cmp	r1, #0
 800a806:	d053      	beq.n	800a8b0 <_dtoa_r+0x5d8>
 800a808:	4928      	ldr	r1, [pc, #160]	@ (800a8ac <_dtoa_r+0x5d4>)
 800a80a:	2000      	movs	r0, #0
 800a80c:	f7f6 f81e 	bl	800084c <__aeabi_ddiv>
 800a810:	4633      	mov	r3, r6
 800a812:	462a      	mov	r2, r5
 800a814:	f7f5 fd38 	bl	8000288 <__aeabi_dsub>
 800a818:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a81c:	4656      	mov	r6, sl
 800a81e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a822:	f7f6 f999 	bl	8000b58 <__aeabi_d2iz>
 800a826:	4605      	mov	r5, r0
 800a828:	f7f5 fe7c 	bl	8000524 <__aeabi_i2d>
 800a82c:	4602      	mov	r2, r0
 800a82e:	460b      	mov	r3, r1
 800a830:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a834:	f7f5 fd28 	bl	8000288 <__aeabi_dsub>
 800a838:	3530      	adds	r5, #48	@ 0x30
 800a83a:	4602      	mov	r2, r0
 800a83c:	460b      	mov	r3, r1
 800a83e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a842:	f806 5b01 	strb.w	r5, [r6], #1
 800a846:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a84a:	f7f6 f947 	bl	8000adc <__aeabi_dcmplt>
 800a84e:	2800      	cmp	r0, #0
 800a850:	d171      	bne.n	800a936 <_dtoa_r+0x65e>
 800a852:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a856:	4911      	ldr	r1, [pc, #68]	@ (800a89c <_dtoa_r+0x5c4>)
 800a858:	2000      	movs	r0, #0
 800a85a:	f7f5 fd15 	bl	8000288 <__aeabi_dsub>
 800a85e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a862:	f7f6 f93b 	bl	8000adc <__aeabi_dcmplt>
 800a866:	2800      	cmp	r0, #0
 800a868:	f040 8095 	bne.w	800a996 <_dtoa_r+0x6be>
 800a86c:	42a6      	cmp	r6, r4
 800a86e:	f43f af50 	beq.w	800a712 <_dtoa_r+0x43a>
 800a872:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a876:	4b0a      	ldr	r3, [pc, #40]	@ (800a8a0 <_dtoa_r+0x5c8>)
 800a878:	2200      	movs	r2, #0
 800a87a:	f7f5 febd 	bl	80005f8 <__aeabi_dmul>
 800a87e:	4b08      	ldr	r3, [pc, #32]	@ (800a8a0 <_dtoa_r+0x5c8>)
 800a880:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a884:	2200      	movs	r2, #0
 800a886:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a88a:	f7f5 feb5 	bl	80005f8 <__aeabi_dmul>
 800a88e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a892:	e7c4      	b.n	800a81e <_dtoa_r+0x546>
 800a894:	0800c868 	.word	0x0800c868
 800a898:	0800c840 	.word	0x0800c840
 800a89c:	3ff00000 	.word	0x3ff00000
 800a8a0:	40240000 	.word	0x40240000
 800a8a4:	401c0000 	.word	0x401c0000
 800a8a8:	40140000 	.word	0x40140000
 800a8ac:	3fe00000 	.word	0x3fe00000
 800a8b0:	4631      	mov	r1, r6
 800a8b2:	4628      	mov	r0, r5
 800a8b4:	f7f5 fea0 	bl	80005f8 <__aeabi_dmul>
 800a8b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800a8bc:	9415      	str	r4, [sp, #84]	@ 0x54
 800a8be:	4656      	mov	r6, sl
 800a8c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8c4:	f7f6 f948 	bl	8000b58 <__aeabi_d2iz>
 800a8c8:	4605      	mov	r5, r0
 800a8ca:	f7f5 fe2b 	bl	8000524 <__aeabi_i2d>
 800a8ce:	4602      	mov	r2, r0
 800a8d0:	460b      	mov	r3, r1
 800a8d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8d6:	f7f5 fcd7 	bl	8000288 <__aeabi_dsub>
 800a8da:	3530      	adds	r5, #48	@ 0x30
 800a8dc:	f806 5b01 	strb.w	r5, [r6], #1
 800a8e0:	4602      	mov	r2, r0
 800a8e2:	460b      	mov	r3, r1
 800a8e4:	42a6      	cmp	r6, r4
 800a8e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a8ea:	f04f 0200 	mov.w	r2, #0
 800a8ee:	d124      	bne.n	800a93a <_dtoa_r+0x662>
 800a8f0:	4bac      	ldr	r3, [pc, #688]	@ (800aba4 <_dtoa_r+0x8cc>)
 800a8f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800a8f6:	f7f5 fcc9 	bl	800028c <__adddf3>
 800a8fa:	4602      	mov	r2, r0
 800a8fc:	460b      	mov	r3, r1
 800a8fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a902:	f7f6 f909 	bl	8000b18 <__aeabi_dcmpgt>
 800a906:	2800      	cmp	r0, #0
 800a908:	d145      	bne.n	800a996 <_dtoa_r+0x6be>
 800a90a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800a90e:	49a5      	ldr	r1, [pc, #660]	@ (800aba4 <_dtoa_r+0x8cc>)
 800a910:	2000      	movs	r0, #0
 800a912:	f7f5 fcb9 	bl	8000288 <__aeabi_dsub>
 800a916:	4602      	mov	r2, r0
 800a918:	460b      	mov	r3, r1
 800a91a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a91e:	f7f6 f8dd 	bl	8000adc <__aeabi_dcmplt>
 800a922:	2800      	cmp	r0, #0
 800a924:	f43f aef5 	beq.w	800a712 <_dtoa_r+0x43a>
 800a928:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800a92a:	1e73      	subs	r3, r6, #1
 800a92c:	9315      	str	r3, [sp, #84]	@ 0x54
 800a92e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a932:	2b30      	cmp	r3, #48	@ 0x30
 800a934:	d0f8      	beq.n	800a928 <_dtoa_r+0x650>
 800a936:	9f04      	ldr	r7, [sp, #16]
 800a938:	e73e      	b.n	800a7b8 <_dtoa_r+0x4e0>
 800a93a:	4b9b      	ldr	r3, [pc, #620]	@ (800aba8 <_dtoa_r+0x8d0>)
 800a93c:	f7f5 fe5c 	bl	80005f8 <__aeabi_dmul>
 800a940:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a944:	e7bc      	b.n	800a8c0 <_dtoa_r+0x5e8>
 800a946:	d10c      	bne.n	800a962 <_dtoa_r+0x68a>
 800a948:	4b98      	ldr	r3, [pc, #608]	@ (800abac <_dtoa_r+0x8d4>)
 800a94a:	2200      	movs	r2, #0
 800a94c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a950:	f7f5 fe52 	bl	80005f8 <__aeabi_dmul>
 800a954:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a958:	f7f6 f8d4 	bl	8000b04 <__aeabi_dcmpge>
 800a95c:	2800      	cmp	r0, #0
 800a95e:	f000 8157 	beq.w	800ac10 <_dtoa_r+0x938>
 800a962:	2400      	movs	r4, #0
 800a964:	4625      	mov	r5, r4
 800a966:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a968:	43db      	mvns	r3, r3
 800a96a:	9304      	str	r3, [sp, #16]
 800a96c:	4656      	mov	r6, sl
 800a96e:	2700      	movs	r7, #0
 800a970:	4621      	mov	r1, r4
 800a972:	4658      	mov	r0, fp
 800a974:	f000 fbb4 	bl	800b0e0 <_Bfree>
 800a978:	2d00      	cmp	r5, #0
 800a97a:	d0dc      	beq.n	800a936 <_dtoa_r+0x65e>
 800a97c:	b12f      	cbz	r7, 800a98a <_dtoa_r+0x6b2>
 800a97e:	42af      	cmp	r7, r5
 800a980:	d003      	beq.n	800a98a <_dtoa_r+0x6b2>
 800a982:	4639      	mov	r1, r7
 800a984:	4658      	mov	r0, fp
 800a986:	f000 fbab 	bl	800b0e0 <_Bfree>
 800a98a:	4629      	mov	r1, r5
 800a98c:	4658      	mov	r0, fp
 800a98e:	f000 fba7 	bl	800b0e0 <_Bfree>
 800a992:	e7d0      	b.n	800a936 <_dtoa_r+0x65e>
 800a994:	9704      	str	r7, [sp, #16]
 800a996:	4633      	mov	r3, r6
 800a998:	461e      	mov	r6, r3
 800a99a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a99e:	2a39      	cmp	r2, #57	@ 0x39
 800a9a0:	d107      	bne.n	800a9b2 <_dtoa_r+0x6da>
 800a9a2:	459a      	cmp	sl, r3
 800a9a4:	d1f8      	bne.n	800a998 <_dtoa_r+0x6c0>
 800a9a6:	9a04      	ldr	r2, [sp, #16]
 800a9a8:	3201      	adds	r2, #1
 800a9aa:	9204      	str	r2, [sp, #16]
 800a9ac:	2230      	movs	r2, #48	@ 0x30
 800a9ae:	f88a 2000 	strb.w	r2, [sl]
 800a9b2:	781a      	ldrb	r2, [r3, #0]
 800a9b4:	3201      	adds	r2, #1
 800a9b6:	701a      	strb	r2, [r3, #0]
 800a9b8:	e7bd      	b.n	800a936 <_dtoa_r+0x65e>
 800a9ba:	4b7b      	ldr	r3, [pc, #492]	@ (800aba8 <_dtoa_r+0x8d0>)
 800a9bc:	2200      	movs	r2, #0
 800a9be:	f7f5 fe1b 	bl	80005f8 <__aeabi_dmul>
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	4604      	mov	r4, r0
 800a9c8:	460d      	mov	r5, r1
 800a9ca:	f7f6 f87d 	bl	8000ac8 <__aeabi_dcmpeq>
 800a9ce:	2800      	cmp	r0, #0
 800a9d0:	f43f aebb 	beq.w	800a74a <_dtoa_r+0x472>
 800a9d4:	e6f0      	b.n	800a7b8 <_dtoa_r+0x4e0>
 800a9d6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a9d8:	2a00      	cmp	r2, #0
 800a9da:	f000 80db 	beq.w	800ab94 <_dtoa_r+0x8bc>
 800a9de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a9e0:	2a01      	cmp	r2, #1
 800a9e2:	f300 80bf 	bgt.w	800ab64 <_dtoa_r+0x88c>
 800a9e6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a9e8:	2a00      	cmp	r2, #0
 800a9ea:	f000 80b7 	beq.w	800ab5c <_dtoa_r+0x884>
 800a9ee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a9f2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a9f4:	4646      	mov	r6, r8
 800a9f6:	9a08      	ldr	r2, [sp, #32]
 800a9f8:	2101      	movs	r1, #1
 800a9fa:	441a      	add	r2, r3
 800a9fc:	4658      	mov	r0, fp
 800a9fe:	4498      	add	r8, r3
 800aa00:	9208      	str	r2, [sp, #32]
 800aa02:	f000 fc21 	bl	800b248 <__i2b>
 800aa06:	4605      	mov	r5, r0
 800aa08:	b15e      	cbz	r6, 800aa22 <_dtoa_r+0x74a>
 800aa0a:	9b08      	ldr	r3, [sp, #32]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	dd08      	ble.n	800aa22 <_dtoa_r+0x74a>
 800aa10:	42b3      	cmp	r3, r6
 800aa12:	9a08      	ldr	r2, [sp, #32]
 800aa14:	bfa8      	it	ge
 800aa16:	4633      	movge	r3, r6
 800aa18:	eba8 0803 	sub.w	r8, r8, r3
 800aa1c:	1af6      	subs	r6, r6, r3
 800aa1e:	1ad3      	subs	r3, r2, r3
 800aa20:	9308      	str	r3, [sp, #32]
 800aa22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa24:	b1f3      	cbz	r3, 800aa64 <_dtoa_r+0x78c>
 800aa26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	f000 80b7 	beq.w	800ab9c <_dtoa_r+0x8c4>
 800aa2e:	b18c      	cbz	r4, 800aa54 <_dtoa_r+0x77c>
 800aa30:	4629      	mov	r1, r5
 800aa32:	4622      	mov	r2, r4
 800aa34:	4658      	mov	r0, fp
 800aa36:	f000 fcc7 	bl	800b3c8 <__pow5mult>
 800aa3a:	464a      	mov	r2, r9
 800aa3c:	4601      	mov	r1, r0
 800aa3e:	4605      	mov	r5, r0
 800aa40:	4658      	mov	r0, fp
 800aa42:	f000 fc17 	bl	800b274 <__multiply>
 800aa46:	4649      	mov	r1, r9
 800aa48:	9004      	str	r0, [sp, #16]
 800aa4a:	4658      	mov	r0, fp
 800aa4c:	f000 fb48 	bl	800b0e0 <_Bfree>
 800aa50:	9b04      	ldr	r3, [sp, #16]
 800aa52:	4699      	mov	r9, r3
 800aa54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aa56:	1b1a      	subs	r2, r3, r4
 800aa58:	d004      	beq.n	800aa64 <_dtoa_r+0x78c>
 800aa5a:	4649      	mov	r1, r9
 800aa5c:	4658      	mov	r0, fp
 800aa5e:	f000 fcb3 	bl	800b3c8 <__pow5mult>
 800aa62:	4681      	mov	r9, r0
 800aa64:	2101      	movs	r1, #1
 800aa66:	4658      	mov	r0, fp
 800aa68:	f000 fbee 	bl	800b248 <__i2b>
 800aa6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa6e:	4604      	mov	r4, r0
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	f000 81cf 	beq.w	800ae14 <_dtoa_r+0xb3c>
 800aa76:	461a      	mov	r2, r3
 800aa78:	4601      	mov	r1, r0
 800aa7a:	4658      	mov	r0, fp
 800aa7c:	f000 fca4 	bl	800b3c8 <__pow5mult>
 800aa80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa82:	2b01      	cmp	r3, #1
 800aa84:	4604      	mov	r4, r0
 800aa86:	f300 8095 	bgt.w	800abb4 <_dtoa_r+0x8dc>
 800aa8a:	9b02      	ldr	r3, [sp, #8]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	f040 8087 	bne.w	800aba0 <_dtoa_r+0x8c8>
 800aa92:	9b03      	ldr	r3, [sp, #12]
 800aa94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	f040 8089 	bne.w	800abb0 <_dtoa_r+0x8d8>
 800aa9e:	9b03      	ldr	r3, [sp, #12]
 800aaa0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aaa4:	0d1b      	lsrs	r3, r3, #20
 800aaa6:	051b      	lsls	r3, r3, #20
 800aaa8:	b12b      	cbz	r3, 800aab6 <_dtoa_r+0x7de>
 800aaaa:	9b08      	ldr	r3, [sp, #32]
 800aaac:	3301      	adds	r3, #1
 800aaae:	9308      	str	r3, [sp, #32]
 800aab0:	f108 0801 	add.w	r8, r8, #1
 800aab4:	2301      	movs	r3, #1
 800aab6:	930a      	str	r3, [sp, #40]	@ 0x28
 800aab8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	f000 81b0 	beq.w	800ae20 <_dtoa_r+0xb48>
 800aac0:	6923      	ldr	r3, [r4, #16]
 800aac2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aac6:	6918      	ldr	r0, [r3, #16]
 800aac8:	f000 fb72 	bl	800b1b0 <__hi0bits>
 800aacc:	f1c0 0020 	rsb	r0, r0, #32
 800aad0:	9b08      	ldr	r3, [sp, #32]
 800aad2:	4418      	add	r0, r3
 800aad4:	f010 001f 	ands.w	r0, r0, #31
 800aad8:	d077      	beq.n	800abca <_dtoa_r+0x8f2>
 800aada:	f1c0 0320 	rsb	r3, r0, #32
 800aade:	2b04      	cmp	r3, #4
 800aae0:	dd6b      	ble.n	800abba <_dtoa_r+0x8e2>
 800aae2:	9b08      	ldr	r3, [sp, #32]
 800aae4:	f1c0 001c 	rsb	r0, r0, #28
 800aae8:	4403      	add	r3, r0
 800aaea:	4480      	add	r8, r0
 800aaec:	4406      	add	r6, r0
 800aaee:	9308      	str	r3, [sp, #32]
 800aaf0:	f1b8 0f00 	cmp.w	r8, #0
 800aaf4:	dd05      	ble.n	800ab02 <_dtoa_r+0x82a>
 800aaf6:	4649      	mov	r1, r9
 800aaf8:	4642      	mov	r2, r8
 800aafa:	4658      	mov	r0, fp
 800aafc:	f000 fcbe 	bl	800b47c <__lshift>
 800ab00:	4681      	mov	r9, r0
 800ab02:	9b08      	ldr	r3, [sp, #32]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	dd05      	ble.n	800ab14 <_dtoa_r+0x83c>
 800ab08:	4621      	mov	r1, r4
 800ab0a:	461a      	mov	r2, r3
 800ab0c:	4658      	mov	r0, fp
 800ab0e:	f000 fcb5 	bl	800b47c <__lshift>
 800ab12:	4604      	mov	r4, r0
 800ab14:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d059      	beq.n	800abce <_dtoa_r+0x8f6>
 800ab1a:	4621      	mov	r1, r4
 800ab1c:	4648      	mov	r0, r9
 800ab1e:	f000 fd19 	bl	800b554 <__mcmp>
 800ab22:	2800      	cmp	r0, #0
 800ab24:	da53      	bge.n	800abce <_dtoa_r+0x8f6>
 800ab26:	1e7b      	subs	r3, r7, #1
 800ab28:	9304      	str	r3, [sp, #16]
 800ab2a:	4649      	mov	r1, r9
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	220a      	movs	r2, #10
 800ab30:	4658      	mov	r0, fp
 800ab32:	f000 faf7 	bl	800b124 <__multadd>
 800ab36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ab38:	4681      	mov	r9, r0
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	f000 8172 	beq.w	800ae24 <_dtoa_r+0xb4c>
 800ab40:	2300      	movs	r3, #0
 800ab42:	4629      	mov	r1, r5
 800ab44:	220a      	movs	r2, #10
 800ab46:	4658      	mov	r0, fp
 800ab48:	f000 faec 	bl	800b124 <__multadd>
 800ab4c:	9b00      	ldr	r3, [sp, #0]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	4605      	mov	r5, r0
 800ab52:	dc67      	bgt.n	800ac24 <_dtoa_r+0x94c>
 800ab54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab56:	2b02      	cmp	r3, #2
 800ab58:	dc41      	bgt.n	800abde <_dtoa_r+0x906>
 800ab5a:	e063      	b.n	800ac24 <_dtoa_r+0x94c>
 800ab5c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ab5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800ab62:	e746      	b.n	800a9f2 <_dtoa_r+0x71a>
 800ab64:	9b07      	ldr	r3, [sp, #28]
 800ab66:	1e5c      	subs	r4, r3, #1
 800ab68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab6a:	42a3      	cmp	r3, r4
 800ab6c:	bfbf      	itttt	lt
 800ab6e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800ab70:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800ab72:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800ab74:	1ae3      	sublt	r3, r4, r3
 800ab76:	bfb4      	ite	lt
 800ab78:	18d2      	addlt	r2, r2, r3
 800ab7a:	1b1c      	subge	r4, r3, r4
 800ab7c:	9b07      	ldr	r3, [sp, #28]
 800ab7e:	bfbc      	itt	lt
 800ab80:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800ab82:	2400      	movlt	r4, #0
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	bfb5      	itete	lt
 800ab88:	eba8 0603 	sublt.w	r6, r8, r3
 800ab8c:	9b07      	ldrge	r3, [sp, #28]
 800ab8e:	2300      	movlt	r3, #0
 800ab90:	4646      	movge	r6, r8
 800ab92:	e730      	b.n	800a9f6 <_dtoa_r+0x71e>
 800ab94:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ab96:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800ab98:	4646      	mov	r6, r8
 800ab9a:	e735      	b.n	800aa08 <_dtoa_r+0x730>
 800ab9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ab9e:	e75c      	b.n	800aa5a <_dtoa_r+0x782>
 800aba0:	2300      	movs	r3, #0
 800aba2:	e788      	b.n	800aab6 <_dtoa_r+0x7de>
 800aba4:	3fe00000 	.word	0x3fe00000
 800aba8:	40240000 	.word	0x40240000
 800abac:	40140000 	.word	0x40140000
 800abb0:	9b02      	ldr	r3, [sp, #8]
 800abb2:	e780      	b.n	800aab6 <_dtoa_r+0x7de>
 800abb4:	2300      	movs	r3, #0
 800abb6:	930a      	str	r3, [sp, #40]	@ 0x28
 800abb8:	e782      	b.n	800aac0 <_dtoa_r+0x7e8>
 800abba:	d099      	beq.n	800aaf0 <_dtoa_r+0x818>
 800abbc:	9a08      	ldr	r2, [sp, #32]
 800abbe:	331c      	adds	r3, #28
 800abc0:	441a      	add	r2, r3
 800abc2:	4498      	add	r8, r3
 800abc4:	441e      	add	r6, r3
 800abc6:	9208      	str	r2, [sp, #32]
 800abc8:	e792      	b.n	800aaf0 <_dtoa_r+0x818>
 800abca:	4603      	mov	r3, r0
 800abcc:	e7f6      	b.n	800abbc <_dtoa_r+0x8e4>
 800abce:	9b07      	ldr	r3, [sp, #28]
 800abd0:	9704      	str	r7, [sp, #16]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	dc20      	bgt.n	800ac18 <_dtoa_r+0x940>
 800abd6:	9300      	str	r3, [sp, #0]
 800abd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800abda:	2b02      	cmp	r3, #2
 800abdc:	dd1e      	ble.n	800ac1c <_dtoa_r+0x944>
 800abde:	9b00      	ldr	r3, [sp, #0]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	f47f aec0 	bne.w	800a966 <_dtoa_r+0x68e>
 800abe6:	4621      	mov	r1, r4
 800abe8:	2205      	movs	r2, #5
 800abea:	4658      	mov	r0, fp
 800abec:	f000 fa9a 	bl	800b124 <__multadd>
 800abf0:	4601      	mov	r1, r0
 800abf2:	4604      	mov	r4, r0
 800abf4:	4648      	mov	r0, r9
 800abf6:	f000 fcad 	bl	800b554 <__mcmp>
 800abfa:	2800      	cmp	r0, #0
 800abfc:	f77f aeb3 	ble.w	800a966 <_dtoa_r+0x68e>
 800ac00:	4656      	mov	r6, sl
 800ac02:	2331      	movs	r3, #49	@ 0x31
 800ac04:	f806 3b01 	strb.w	r3, [r6], #1
 800ac08:	9b04      	ldr	r3, [sp, #16]
 800ac0a:	3301      	adds	r3, #1
 800ac0c:	9304      	str	r3, [sp, #16]
 800ac0e:	e6ae      	b.n	800a96e <_dtoa_r+0x696>
 800ac10:	9c07      	ldr	r4, [sp, #28]
 800ac12:	9704      	str	r7, [sp, #16]
 800ac14:	4625      	mov	r5, r4
 800ac16:	e7f3      	b.n	800ac00 <_dtoa_r+0x928>
 800ac18:	9b07      	ldr	r3, [sp, #28]
 800ac1a:	9300      	str	r3, [sp, #0]
 800ac1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	f000 8104 	beq.w	800ae2c <_dtoa_r+0xb54>
 800ac24:	2e00      	cmp	r6, #0
 800ac26:	dd05      	ble.n	800ac34 <_dtoa_r+0x95c>
 800ac28:	4629      	mov	r1, r5
 800ac2a:	4632      	mov	r2, r6
 800ac2c:	4658      	mov	r0, fp
 800ac2e:	f000 fc25 	bl	800b47c <__lshift>
 800ac32:	4605      	mov	r5, r0
 800ac34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d05a      	beq.n	800acf0 <_dtoa_r+0xa18>
 800ac3a:	6869      	ldr	r1, [r5, #4]
 800ac3c:	4658      	mov	r0, fp
 800ac3e:	f000 fa0f 	bl	800b060 <_Balloc>
 800ac42:	4606      	mov	r6, r0
 800ac44:	b928      	cbnz	r0, 800ac52 <_dtoa_r+0x97a>
 800ac46:	4b84      	ldr	r3, [pc, #528]	@ (800ae58 <_dtoa_r+0xb80>)
 800ac48:	4602      	mov	r2, r0
 800ac4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800ac4e:	f7ff bb5a 	b.w	800a306 <_dtoa_r+0x2e>
 800ac52:	692a      	ldr	r2, [r5, #16]
 800ac54:	3202      	adds	r2, #2
 800ac56:	0092      	lsls	r2, r2, #2
 800ac58:	f105 010c 	add.w	r1, r5, #12
 800ac5c:	300c      	adds	r0, #12
 800ac5e:	f7ff faa2 	bl	800a1a6 <memcpy>
 800ac62:	2201      	movs	r2, #1
 800ac64:	4631      	mov	r1, r6
 800ac66:	4658      	mov	r0, fp
 800ac68:	f000 fc08 	bl	800b47c <__lshift>
 800ac6c:	f10a 0301 	add.w	r3, sl, #1
 800ac70:	9307      	str	r3, [sp, #28]
 800ac72:	9b00      	ldr	r3, [sp, #0]
 800ac74:	4453      	add	r3, sl
 800ac76:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ac78:	9b02      	ldr	r3, [sp, #8]
 800ac7a:	f003 0301 	and.w	r3, r3, #1
 800ac7e:	462f      	mov	r7, r5
 800ac80:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac82:	4605      	mov	r5, r0
 800ac84:	9b07      	ldr	r3, [sp, #28]
 800ac86:	4621      	mov	r1, r4
 800ac88:	3b01      	subs	r3, #1
 800ac8a:	4648      	mov	r0, r9
 800ac8c:	9300      	str	r3, [sp, #0]
 800ac8e:	f7ff fa98 	bl	800a1c2 <quorem>
 800ac92:	4639      	mov	r1, r7
 800ac94:	9002      	str	r0, [sp, #8]
 800ac96:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ac9a:	4648      	mov	r0, r9
 800ac9c:	f000 fc5a 	bl	800b554 <__mcmp>
 800aca0:	462a      	mov	r2, r5
 800aca2:	9008      	str	r0, [sp, #32]
 800aca4:	4621      	mov	r1, r4
 800aca6:	4658      	mov	r0, fp
 800aca8:	f000 fc70 	bl	800b58c <__mdiff>
 800acac:	68c2      	ldr	r2, [r0, #12]
 800acae:	4606      	mov	r6, r0
 800acb0:	bb02      	cbnz	r2, 800acf4 <_dtoa_r+0xa1c>
 800acb2:	4601      	mov	r1, r0
 800acb4:	4648      	mov	r0, r9
 800acb6:	f000 fc4d 	bl	800b554 <__mcmp>
 800acba:	4602      	mov	r2, r0
 800acbc:	4631      	mov	r1, r6
 800acbe:	4658      	mov	r0, fp
 800acc0:	920e      	str	r2, [sp, #56]	@ 0x38
 800acc2:	f000 fa0d 	bl	800b0e0 <_Bfree>
 800acc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acc8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800acca:	9e07      	ldr	r6, [sp, #28]
 800accc:	ea43 0102 	orr.w	r1, r3, r2
 800acd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800acd2:	4319      	orrs	r1, r3
 800acd4:	d110      	bne.n	800acf8 <_dtoa_r+0xa20>
 800acd6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800acda:	d029      	beq.n	800ad30 <_dtoa_r+0xa58>
 800acdc:	9b08      	ldr	r3, [sp, #32]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	dd02      	ble.n	800ace8 <_dtoa_r+0xa10>
 800ace2:	9b02      	ldr	r3, [sp, #8]
 800ace4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800ace8:	9b00      	ldr	r3, [sp, #0]
 800acea:	f883 8000 	strb.w	r8, [r3]
 800acee:	e63f      	b.n	800a970 <_dtoa_r+0x698>
 800acf0:	4628      	mov	r0, r5
 800acf2:	e7bb      	b.n	800ac6c <_dtoa_r+0x994>
 800acf4:	2201      	movs	r2, #1
 800acf6:	e7e1      	b.n	800acbc <_dtoa_r+0x9e4>
 800acf8:	9b08      	ldr	r3, [sp, #32]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	db04      	blt.n	800ad08 <_dtoa_r+0xa30>
 800acfe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ad00:	430b      	orrs	r3, r1
 800ad02:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ad04:	430b      	orrs	r3, r1
 800ad06:	d120      	bne.n	800ad4a <_dtoa_r+0xa72>
 800ad08:	2a00      	cmp	r2, #0
 800ad0a:	dded      	ble.n	800ace8 <_dtoa_r+0xa10>
 800ad0c:	4649      	mov	r1, r9
 800ad0e:	2201      	movs	r2, #1
 800ad10:	4658      	mov	r0, fp
 800ad12:	f000 fbb3 	bl	800b47c <__lshift>
 800ad16:	4621      	mov	r1, r4
 800ad18:	4681      	mov	r9, r0
 800ad1a:	f000 fc1b 	bl	800b554 <__mcmp>
 800ad1e:	2800      	cmp	r0, #0
 800ad20:	dc03      	bgt.n	800ad2a <_dtoa_r+0xa52>
 800ad22:	d1e1      	bne.n	800ace8 <_dtoa_r+0xa10>
 800ad24:	f018 0f01 	tst.w	r8, #1
 800ad28:	d0de      	beq.n	800ace8 <_dtoa_r+0xa10>
 800ad2a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ad2e:	d1d8      	bne.n	800ace2 <_dtoa_r+0xa0a>
 800ad30:	9a00      	ldr	r2, [sp, #0]
 800ad32:	2339      	movs	r3, #57	@ 0x39
 800ad34:	7013      	strb	r3, [r2, #0]
 800ad36:	4633      	mov	r3, r6
 800ad38:	461e      	mov	r6, r3
 800ad3a:	3b01      	subs	r3, #1
 800ad3c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800ad40:	2a39      	cmp	r2, #57	@ 0x39
 800ad42:	d052      	beq.n	800adea <_dtoa_r+0xb12>
 800ad44:	3201      	adds	r2, #1
 800ad46:	701a      	strb	r2, [r3, #0]
 800ad48:	e612      	b.n	800a970 <_dtoa_r+0x698>
 800ad4a:	2a00      	cmp	r2, #0
 800ad4c:	dd07      	ble.n	800ad5e <_dtoa_r+0xa86>
 800ad4e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800ad52:	d0ed      	beq.n	800ad30 <_dtoa_r+0xa58>
 800ad54:	9a00      	ldr	r2, [sp, #0]
 800ad56:	f108 0301 	add.w	r3, r8, #1
 800ad5a:	7013      	strb	r3, [r2, #0]
 800ad5c:	e608      	b.n	800a970 <_dtoa_r+0x698>
 800ad5e:	9b07      	ldr	r3, [sp, #28]
 800ad60:	9a07      	ldr	r2, [sp, #28]
 800ad62:	f803 8c01 	strb.w	r8, [r3, #-1]
 800ad66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	d028      	beq.n	800adbe <_dtoa_r+0xae6>
 800ad6c:	4649      	mov	r1, r9
 800ad6e:	2300      	movs	r3, #0
 800ad70:	220a      	movs	r2, #10
 800ad72:	4658      	mov	r0, fp
 800ad74:	f000 f9d6 	bl	800b124 <__multadd>
 800ad78:	42af      	cmp	r7, r5
 800ad7a:	4681      	mov	r9, r0
 800ad7c:	f04f 0300 	mov.w	r3, #0
 800ad80:	f04f 020a 	mov.w	r2, #10
 800ad84:	4639      	mov	r1, r7
 800ad86:	4658      	mov	r0, fp
 800ad88:	d107      	bne.n	800ad9a <_dtoa_r+0xac2>
 800ad8a:	f000 f9cb 	bl	800b124 <__multadd>
 800ad8e:	4607      	mov	r7, r0
 800ad90:	4605      	mov	r5, r0
 800ad92:	9b07      	ldr	r3, [sp, #28]
 800ad94:	3301      	adds	r3, #1
 800ad96:	9307      	str	r3, [sp, #28]
 800ad98:	e774      	b.n	800ac84 <_dtoa_r+0x9ac>
 800ad9a:	f000 f9c3 	bl	800b124 <__multadd>
 800ad9e:	4629      	mov	r1, r5
 800ada0:	4607      	mov	r7, r0
 800ada2:	2300      	movs	r3, #0
 800ada4:	220a      	movs	r2, #10
 800ada6:	4658      	mov	r0, fp
 800ada8:	f000 f9bc 	bl	800b124 <__multadd>
 800adac:	4605      	mov	r5, r0
 800adae:	e7f0      	b.n	800ad92 <_dtoa_r+0xaba>
 800adb0:	9b00      	ldr	r3, [sp, #0]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	bfcc      	ite	gt
 800adb6:	461e      	movgt	r6, r3
 800adb8:	2601      	movle	r6, #1
 800adba:	4456      	add	r6, sl
 800adbc:	2700      	movs	r7, #0
 800adbe:	4649      	mov	r1, r9
 800adc0:	2201      	movs	r2, #1
 800adc2:	4658      	mov	r0, fp
 800adc4:	f000 fb5a 	bl	800b47c <__lshift>
 800adc8:	4621      	mov	r1, r4
 800adca:	4681      	mov	r9, r0
 800adcc:	f000 fbc2 	bl	800b554 <__mcmp>
 800add0:	2800      	cmp	r0, #0
 800add2:	dcb0      	bgt.n	800ad36 <_dtoa_r+0xa5e>
 800add4:	d102      	bne.n	800addc <_dtoa_r+0xb04>
 800add6:	f018 0f01 	tst.w	r8, #1
 800adda:	d1ac      	bne.n	800ad36 <_dtoa_r+0xa5e>
 800addc:	4633      	mov	r3, r6
 800adde:	461e      	mov	r6, r3
 800ade0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ade4:	2a30      	cmp	r2, #48	@ 0x30
 800ade6:	d0fa      	beq.n	800adde <_dtoa_r+0xb06>
 800ade8:	e5c2      	b.n	800a970 <_dtoa_r+0x698>
 800adea:	459a      	cmp	sl, r3
 800adec:	d1a4      	bne.n	800ad38 <_dtoa_r+0xa60>
 800adee:	9b04      	ldr	r3, [sp, #16]
 800adf0:	3301      	adds	r3, #1
 800adf2:	9304      	str	r3, [sp, #16]
 800adf4:	2331      	movs	r3, #49	@ 0x31
 800adf6:	f88a 3000 	strb.w	r3, [sl]
 800adfa:	e5b9      	b.n	800a970 <_dtoa_r+0x698>
 800adfc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800adfe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ae5c <_dtoa_r+0xb84>
 800ae02:	b11b      	cbz	r3, 800ae0c <_dtoa_r+0xb34>
 800ae04:	f10a 0308 	add.w	r3, sl, #8
 800ae08:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ae0a:	6013      	str	r3, [r2, #0]
 800ae0c:	4650      	mov	r0, sl
 800ae0e:	b019      	add	sp, #100	@ 0x64
 800ae10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae16:	2b01      	cmp	r3, #1
 800ae18:	f77f ae37 	ble.w	800aa8a <_dtoa_r+0x7b2>
 800ae1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae1e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae20:	2001      	movs	r0, #1
 800ae22:	e655      	b.n	800aad0 <_dtoa_r+0x7f8>
 800ae24:	9b00      	ldr	r3, [sp, #0]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	f77f aed6 	ble.w	800abd8 <_dtoa_r+0x900>
 800ae2c:	4656      	mov	r6, sl
 800ae2e:	4621      	mov	r1, r4
 800ae30:	4648      	mov	r0, r9
 800ae32:	f7ff f9c6 	bl	800a1c2 <quorem>
 800ae36:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ae3a:	f806 8b01 	strb.w	r8, [r6], #1
 800ae3e:	9b00      	ldr	r3, [sp, #0]
 800ae40:	eba6 020a 	sub.w	r2, r6, sl
 800ae44:	4293      	cmp	r3, r2
 800ae46:	ddb3      	ble.n	800adb0 <_dtoa_r+0xad8>
 800ae48:	4649      	mov	r1, r9
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	220a      	movs	r2, #10
 800ae4e:	4658      	mov	r0, fp
 800ae50:	f000 f968 	bl	800b124 <__multadd>
 800ae54:	4681      	mov	r9, r0
 800ae56:	e7ea      	b.n	800ae2e <_dtoa_r+0xb56>
 800ae58:	0800c7c8 	.word	0x0800c7c8
 800ae5c:	0800c74c 	.word	0x0800c74c

0800ae60 <_free_r>:
 800ae60:	b538      	push	{r3, r4, r5, lr}
 800ae62:	4605      	mov	r5, r0
 800ae64:	2900      	cmp	r1, #0
 800ae66:	d041      	beq.n	800aeec <_free_r+0x8c>
 800ae68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae6c:	1f0c      	subs	r4, r1, #4
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	bfb8      	it	lt
 800ae72:	18e4      	addlt	r4, r4, r3
 800ae74:	f000 f8e8 	bl	800b048 <__malloc_lock>
 800ae78:	4a1d      	ldr	r2, [pc, #116]	@ (800aef0 <_free_r+0x90>)
 800ae7a:	6813      	ldr	r3, [r2, #0]
 800ae7c:	b933      	cbnz	r3, 800ae8c <_free_r+0x2c>
 800ae7e:	6063      	str	r3, [r4, #4]
 800ae80:	6014      	str	r4, [r2, #0]
 800ae82:	4628      	mov	r0, r5
 800ae84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae88:	f000 b8e4 	b.w	800b054 <__malloc_unlock>
 800ae8c:	42a3      	cmp	r3, r4
 800ae8e:	d908      	bls.n	800aea2 <_free_r+0x42>
 800ae90:	6820      	ldr	r0, [r4, #0]
 800ae92:	1821      	adds	r1, r4, r0
 800ae94:	428b      	cmp	r3, r1
 800ae96:	bf01      	itttt	eq
 800ae98:	6819      	ldreq	r1, [r3, #0]
 800ae9a:	685b      	ldreq	r3, [r3, #4]
 800ae9c:	1809      	addeq	r1, r1, r0
 800ae9e:	6021      	streq	r1, [r4, #0]
 800aea0:	e7ed      	b.n	800ae7e <_free_r+0x1e>
 800aea2:	461a      	mov	r2, r3
 800aea4:	685b      	ldr	r3, [r3, #4]
 800aea6:	b10b      	cbz	r3, 800aeac <_free_r+0x4c>
 800aea8:	42a3      	cmp	r3, r4
 800aeaa:	d9fa      	bls.n	800aea2 <_free_r+0x42>
 800aeac:	6811      	ldr	r1, [r2, #0]
 800aeae:	1850      	adds	r0, r2, r1
 800aeb0:	42a0      	cmp	r0, r4
 800aeb2:	d10b      	bne.n	800aecc <_free_r+0x6c>
 800aeb4:	6820      	ldr	r0, [r4, #0]
 800aeb6:	4401      	add	r1, r0
 800aeb8:	1850      	adds	r0, r2, r1
 800aeba:	4283      	cmp	r3, r0
 800aebc:	6011      	str	r1, [r2, #0]
 800aebe:	d1e0      	bne.n	800ae82 <_free_r+0x22>
 800aec0:	6818      	ldr	r0, [r3, #0]
 800aec2:	685b      	ldr	r3, [r3, #4]
 800aec4:	6053      	str	r3, [r2, #4]
 800aec6:	4408      	add	r0, r1
 800aec8:	6010      	str	r0, [r2, #0]
 800aeca:	e7da      	b.n	800ae82 <_free_r+0x22>
 800aecc:	d902      	bls.n	800aed4 <_free_r+0x74>
 800aece:	230c      	movs	r3, #12
 800aed0:	602b      	str	r3, [r5, #0]
 800aed2:	e7d6      	b.n	800ae82 <_free_r+0x22>
 800aed4:	6820      	ldr	r0, [r4, #0]
 800aed6:	1821      	adds	r1, r4, r0
 800aed8:	428b      	cmp	r3, r1
 800aeda:	bf04      	itt	eq
 800aedc:	6819      	ldreq	r1, [r3, #0]
 800aede:	685b      	ldreq	r3, [r3, #4]
 800aee0:	6063      	str	r3, [r4, #4]
 800aee2:	bf04      	itt	eq
 800aee4:	1809      	addeq	r1, r1, r0
 800aee6:	6021      	streq	r1, [r4, #0]
 800aee8:	6054      	str	r4, [r2, #4]
 800aeea:	e7ca      	b.n	800ae82 <_free_r+0x22>
 800aeec:	bd38      	pop	{r3, r4, r5, pc}
 800aeee:	bf00      	nop
 800aef0:	20006a94 	.word	0x20006a94

0800aef4 <malloc>:
 800aef4:	4b02      	ldr	r3, [pc, #8]	@ (800af00 <malloc+0xc>)
 800aef6:	4601      	mov	r1, r0
 800aef8:	6818      	ldr	r0, [r3, #0]
 800aefa:	f000 b825 	b.w	800af48 <_malloc_r>
 800aefe:	bf00      	nop
 800af00:	2000001c 	.word	0x2000001c

0800af04 <sbrk_aligned>:
 800af04:	b570      	push	{r4, r5, r6, lr}
 800af06:	4e0f      	ldr	r6, [pc, #60]	@ (800af44 <sbrk_aligned+0x40>)
 800af08:	460c      	mov	r4, r1
 800af0a:	6831      	ldr	r1, [r6, #0]
 800af0c:	4605      	mov	r5, r0
 800af0e:	b911      	cbnz	r1, 800af16 <sbrk_aligned+0x12>
 800af10:	f000 fe46 	bl	800bba0 <_sbrk_r>
 800af14:	6030      	str	r0, [r6, #0]
 800af16:	4621      	mov	r1, r4
 800af18:	4628      	mov	r0, r5
 800af1a:	f000 fe41 	bl	800bba0 <_sbrk_r>
 800af1e:	1c43      	adds	r3, r0, #1
 800af20:	d103      	bne.n	800af2a <sbrk_aligned+0x26>
 800af22:	f04f 34ff 	mov.w	r4, #4294967295
 800af26:	4620      	mov	r0, r4
 800af28:	bd70      	pop	{r4, r5, r6, pc}
 800af2a:	1cc4      	adds	r4, r0, #3
 800af2c:	f024 0403 	bic.w	r4, r4, #3
 800af30:	42a0      	cmp	r0, r4
 800af32:	d0f8      	beq.n	800af26 <sbrk_aligned+0x22>
 800af34:	1a21      	subs	r1, r4, r0
 800af36:	4628      	mov	r0, r5
 800af38:	f000 fe32 	bl	800bba0 <_sbrk_r>
 800af3c:	3001      	adds	r0, #1
 800af3e:	d1f2      	bne.n	800af26 <sbrk_aligned+0x22>
 800af40:	e7ef      	b.n	800af22 <sbrk_aligned+0x1e>
 800af42:	bf00      	nop
 800af44:	20006a90 	.word	0x20006a90

0800af48 <_malloc_r>:
 800af48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af4c:	1ccd      	adds	r5, r1, #3
 800af4e:	f025 0503 	bic.w	r5, r5, #3
 800af52:	3508      	adds	r5, #8
 800af54:	2d0c      	cmp	r5, #12
 800af56:	bf38      	it	cc
 800af58:	250c      	movcc	r5, #12
 800af5a:	2d00      	cmp	r5, #0
 800af5c:	4606      	mov	r6, r0
 800af5e:	db01      	blt.n	800af64 <_malloc_r+0x1c>
 800af60:	42a9      	cmp	r1, r5
 800af62:	d904      	bls.n	800af6e <_malloc_r+0x26>
 800af64:	230c      	movs	r3, #12
 800af66:	6033      	str	r3, [r6, #0]
 800af68:	2000      	movs	r0, #0
 800af6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800af6e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b044 <_malloc_r+0xfc>
 800af72:	f000 f869 	bl	800b048 <__malloc_lock>
 800af76:	f8d8 3000 	ldr.w	r3, [r8]
 800af7a:	461c      	mov	r4, r3
 800af7c:	bb44      	cbnz	r4, 800afd0 <_malloc_r+0x88>
 800af7e:	4629      	mov	r1, r5
 800af80:	4630      	mov	r0, r6
 800af82:	f7ff ffbf 	bl	800af04 <sbrk_aligned>
 800af86:	1c43      	adds	r3, r0, #1
 800af88:	4604      	mov	r4, r0
 800af8a:	d158      	bne.n	800b03e <_malloc_r+0xf6>
 800af8c:	f8d8 4000 	ldr.w	r4, [r8]
 800af90:	4627      	mov	r7, r4
 800af92:	2f00      	cmp	r7, #0
 800af94:	d143      	bne.n	800b01e <_malloc_r+0xd6>
 800af96:	2c00      	cmp	r4, #0
 800af98:	d04b      	beq.n	800b032 <_malloc_r+0xea>
 800af9a:	6823      	ldr	r3, [r4, #0]
 800af9c:	4639      	mov	r1, r7
 800af9e:	4630      	mov	r0, r6
 800afa0:	eb04 0903 	add.w	r9, r4, r3
 800afa4:	f000 fdfc 	bl	800bba0 <_sbrk_r>
 800afa8:	4581      	cmp	r9, r0
 800afaa:	d142      	bne.n	800b032 <_malloc_r+0xea>
 800afac:	6821      	ldr	r1, [r4, #0]
 800afae:	1a6d      	subs	r5, r5, r1
 800afb0:	4629      	mov	r1, r5
 800afb2:	4630      	mov	r0, r6
 800afb4:	f7ff ffa6 	bl	800af04 <sbrk_aligned>
 800afb8:	3001      	adds	r0, #1
 800afba:	d03a      	beq.n	800b032 <_malloc_r+0xea>
 800afbc:	6823      	ldr	r3, [r4, #0]
 800afbe:	442b      	add	r3, r5
 800afc0:	6023      	str	r3, [r4, #0]
 800afc2:	f8d8 3000 	ldr.w	r3, [r8]
 800afc6:	685a      	ldr	r2, [r3, #4]
 800afc8:	bb62      	cbnz	r2, 800b024 <_malloc_r+0xdc>
 800afca:	f8c8 7000 	str.w	r7, [r8]
 800afce:	e00f      	b.n	800aff0 <_malloc_r+0xa8>
 800afd0:	6822      	ldr	r2, [r4, #0]
 800afd2:	1b52      	subs	r2, r2, r5
 800afd4:	d420      	bmi.n	800b018 <_malloc_r+0xd0>
 800afd6:	2a0b      	cmp	r2, #11
 800afd8:	d917      	bls.n	800b00a <_malloc_r+0xc2>
 800afda:	1961      	adds	r1, r4, r5
 800afdc:	42a3      	cmp	r3, r4
 800afde:	6025      	str	r5, [r4, #0]
 800afe0:	bf18      	it	ne
 800afe2:	6059      	strne	r1, [r3, #4]
 800afe4:	6863      	ldr	r3, [r4, #4]
 800afe6:	bf08      	it	eq
 800afe8:	f8c8 1000 	streq.w	r1, [r8]
 800afec:	5162      	str	r2, [r4, r5]
 800afee:	604b      	str	r3, [r1, #4]
 800aff0:	4630      	mov	r0, r6
 800aff2:	f000 f82f 	bl	800b054 <__malloc_unlock>
 800aff6:	f104 000b 	add.w	r0, r4, #11
 800affa:	1d23      	adds	r3, r4, #4
 800affc:	f020 0007 	bic.w	r0, r0, #7
 800b000:	1ac2      	subs	r2, r0, r3
 800b002:	bf1c      	itt	ne
 800b004:	1a1b      	subne	r3, r3, r0
 800b006:	50a3      	strne	r3, [r4, r2]
 800b008:	e7af      	b.n	800af6a <_malloc_r+0x22>
 800b00a:	6862      	ldr	r2, [r4, #4]
 800b00c:	42a3      	cmp	r3, r4
 800b00e:	bf0c      	ite	eq
 800b010:	f8c8 2000 	streq.w	r2, [r8]
 800b014:	605a      	strne	r2, [r3, #4]
 800b016:	e7eb      	b.n	800aff0 <_malloc_r+0xa8>
 800b018:	4623      	mov	r3, r4
 800b01a:	6864      	ldr	r4, [r4, #4]
 800b01c:	e7ae      	b.n	800af7c <_malloc_r+0x34>
 800b01e:	463c      	mov	r4, r7
 800b020:	687f      	ldr	r7, [r7, #4]
 800b022:	e7b6      	b.n	800af92 <_malloc_r+0x4a>
 800b024:	461a      	mov	r2, r3
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	42a3      	cmp	r3, r4
 800b02a:	d1fb      	bne.n	800b024 <_malloc_r+0xdc>
 800b02c:	2300      	movs	r3, #0
 800b02e:	6053      	str	r3, [r2, #4]
 800b030:	e7de      	b.n	800aff0 <_malloc_r+0xa8>
 800b032:	230c      	movs	r3, #12
 800b034:	6033      	str	r3, [r6, #0]
 800b036:	4630      	mov	r0, r6
 800b038:	f000 f80c 	bl	800b054 <__malloc_unlock>
 800b03c:	e794      	b.n	800af68 <_malloc_r+0x20>
 800b03e:	6005      	str	r5, [r0, #0]
 800b040:	e7d6      	b.n	800aff0 <_malloc_r+0xa8>
 800b042:	bf00      	nop
 800b044:	20006a94 	.word	0x20006a94

0800b048 <__malloc_lock>:
 800b048:	4801      	ldr	r0, [pc, #4]	@ (800b050 <__malloc_lock+0x8>)
 800b04a:	f7ff b8aa 	b.w	800a1a2 <__retarget_lock_acquire_recursive>
 800b04e:	bf00      	nop
 800b050:	20006a8c 	.word	0x20006a8c

0800b054 <__malloc_unlock>:
 800b054:	4801      	ldr	r0, [pc, #4]	@ (800b05c <__malloc_unlock+0x8>)
 800b056:	f7ff b8a5 	b.w	800a1a4 <__retarget_lock_release_recursive>
 800b05a:	bf00      	nop
 800b05c:	20006a8c 	.word	0x20006a8c

0800b060 <_Balloc>:
 800b060:	b570      	push	{r4, r5, r6, lr}
 800b062:	69c6      	ldr	r6, [r0, #28]
 800b064:	4604      	mov	r4, r0
 800b066:	460d      	mov	r5, r1
 800b068:	b976      	cbnz	r6, 800b088 <_Balloc+0x28>
 800b06a:	2010      	movs	r0, #16
 800b06c:	f7ff ff42 	bl	800aef4 <malloc>
 800b070:	4602      	mov	r2, r0
 800b072:	61e0      	str	r0, [r4, #28]
 800b074:	b920      	cbnz	r0, 800b080 <_Balloc+0x20>
 800b076:	4b18      	ldr	r3, [pc, #96]	@ (800b0d8 <_Balloc+0x78>)
 800b078:	4818      	ldr	r0, [pc, #96]	@ (800b0dc <_Balloc+0x7c>)
 800b07a:	216b      	movs	r1, #107	@ 0x6b
 800b07c:	f000 fda0 	bl	800bbc0 <__assert_func>
 800b080:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b084:	6006      	str	r6, [r0, #0]
 800b086:	60c6      	str	r6, [r0, #12]
 800b088:	69e6      	ldr	r6, [r4, #28]
 800b08a:	68f3      	ldr	r3, [r6, #12]
 800b08c:	b183      	cbz	r3, 800b0b0 <_Balloc+0x50>
 800b08e:	69e3      	ldr	r3, [r4, #28]
 800b090:	68db      	ldr	r3, [r3, #12]
 800b092:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b096:	b9b8      	cbnz	r0, 800b0c8 <_Balloc+0x68>
 800b098:	2101      	movs	r1, #1
 800b09a:	fa01 f605 	lsl.w	r6, r1, r5
 800b09e:	1d72      	adds	r2, r6, #5
 800b0a0:	0092      	lsls	r2, r2, #2
 800b0a2:	4620      	mov	r0, r4
 800b0a4:	f000 fdaa 	bl	800bbfc <_calloc_r>
 800b0a8:	b160      	cbz	r0, 800b0c4 <_Balloc+0x64>
 800b0aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b0ae:	e00e      	b.n	800b0ce <_Balloc+0x6e>
 800b0b0:	2221      	movs	r2, #33	@ 0x21
 800b0b2:	2104      	movs	r1, #4
 800b0b4:	4620      	mov	r0, r4
 800b0b6:	f000 fda1 	bl	800bbfc <_calloc_r>
 800b0ba:	69e3      	ldr	r3, [r4, #28]
 800b0bc:	60f0      	str	r0, [r6, #12]
 800b0be:	68db      	ldr	r3, [r3, #12]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d1e4      	bne.n	800b08e <_Balloc+0x2e>
 800b0c4:	2000      	movs	r0, #0
 800b0c6:	bd70      	pop	{r4, r5, r6, pc}
 800b0c8:	6802      	ldr	r2, [r0, #0]
 800b0ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b0d4:	e7f7      	b.n	800b0c6 <_Balloc+0x66>
 800b0d6:	bf00      	nop
 800b0d8:	0800c759 	.word	0x0800c759
 800b0dc:	0800c7d9 	.word	0x0800c7d9

0800b0e0 <_Bfree>:
 800b0e0:	b570      	push	{r4, r5, r6, lr}
 800b0e2:	69c6      	ldr	r6, [r0, #28]
 800b0e4:	4605      	mov	r5, r0
 800b0e6:	460c      	mov	r4, r1
 800b0e8:	b976      	cbnz	r6, 800b108 <_Bfree+0x28>
 800b0ea:	2010      	movs	r0, #16
 800b0ec:	f7ff ff02 	bl	800aef4 <malloc>
 800b0f0:	4602      	mov	r2, r0
 800b0f2:	61e8      	str	r0, [r5, #28]
 800b0f4:	b920      	cbnz	r0, 800b100 <_Bfree+0x20>
 800b0f6:	4b09      	ldr	r3, [pc, #36]	@ (800b11c <_Bfree+0x3c>)
 800b0f8:	4809      	ldr	r0, [pc, #36]	@ (800b120 <_Bfree+0x40>)
 800b0fa:	218f      	movs	r1, #143	@ 0x8f
 800b0fc:	f000 fd60 	bl	800bbc0 <__assert_func>
 800b100:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b104:	6006      	str	r6, [r0, #0]
 800b106:	60c6      	str	r6, [r0, #12]
 800b108:	b13c      	cbz	r4, 800b11a <_Bfree+0x3a>
 800b10a:	69eb      	ldr	r3, [r5, #28]
 800b10c:	6862      	ldr	r2, [r4, #4]
 800b10e:	68db      	ldr	r3, [r3, #12]
 800b110:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b114:	6021      	str	r1, [r4, #0]
 800b116:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b11a:	bd70      	pop	{r4, r5, r6, pc}
 800b11c:	0800c759 	.word	0x0800c759
 800b120:	0800c7d9 	.word	0x0800c7d9

0800b124 <__multadd>:
 800b124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b128:	690d      	ldr	r5, [r1, #16]
 800b12a:	4607      	mov	r7, r0
 800b12c:	460c      	mov	r4, r1
 800b12e:	461e      	mov	r6, r3
 800b130:	f101 0c14 	add.w	ip, r1, #20
 800b134:	2000      	movs	r0, #0
 800b136:	f8dc 3000 	ldr.w	r3, [ip]
 800b13a:	b299      	uxth	r1, r3
 800b13c:	fb02 6101 	mla	r1, r2, r1, r6
 800b140:	0c1e      	lsrs	r6, r3, #16
 800b142:	0c0b      	lsrs	r3, r1, #16
 800b144:	fb02 3306 	mla	r3, r2, r6, r3
 800b148:	b289      	uxth	r1, r1
 800b14a:	3001      	adds	r0, #1
 800b14c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b150:	4285      	cmp	r5, r0
 800b152:	f84c 1b04 	str.w	r1, [ip], #4
 800b156:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b15a:	dcec      	bgt.n	800b136 <__multadd+0x12>
 800b15c:	b30e      	cbz	r6, 800b1a2 <__multadd+0x7e>
 800b15e:	68a3      	ldr	r3, [r4, #8]
 800b160:	42ab      	cmp	r3, r5
 800b162:	dc19      	bgt.n	800b198 <__multadd+0x74>
 800b164:	6861      	ldr	r1, [r4, #4]
 800b166:	4638      	mov	r0, r7
 800b168:	3101      	adds	r1, #1
 800b16a:	f7ff ff79 	bl	800b060 <_Balloc>
 800b16e:	4680      	mov	r8, r0
 800b170:	b928      	cbnz	r0, 800b17e <__multadd+0x5a>
 800b172:	4602      	mov	r2, r0
 800b174:	4b0c      	ldr	r3, [pc, #48]	@ (800b1a8 <__multadd+0x84>)
 800b176:	480d      	ldr	r0, [pc, #52]	@ (800b1ac <__multadd+0x88>)
 800b178:	21ba      	movs	r1, #186	@ 0xba
 800b17a:	f000 fd21 	bl	800bbc0 <__assert_func>
 800b17e:	6922      	ldr	r2, [r4, #16]
 800b180:	3202      	adds	r2, #2
 800b182:	f104 010c 	add.w	r1, r4, #12
 800b186:	0092      	lsls	r2, r2, #2
 800b188:	300c      	adds	r0, #12
 800b18a:	f7ff f80c 	bl	800a1a6 <memcpy>
 800b18e:	4621      	mov	r1, r4
 800b190:	4638      	mov	r0, r7
 800b192:	f7ff ffa5 	bl	800b0e0 <_Bfree>
 800b196:	4644      	mov	r4, r8
 800b198:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b19c:	3501      	adds	r5, #1
 800b19e:	615e      	str	r6, [r3, #20]
 800b1a0:	6125      	str	r5, [r4, #16]
 800b1a2:	4620      	mov	r0, r4
 800b1a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1a8:	0800c7c8 	.word	0x0800c7c8
 800b1ac:	0800c7d9 	.word	0x0800c7d9

0800b1b0 <__hi0bits>:
 800b1b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	bf36      	itet	cc
 800b1b8:	0403      	lslcc	r3, r0, #16
 800b1ba:	2000      	movcs	r0, #0
 800b1bc:	2010      	movcc	r0, #16
 800b1be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b1c2:	bf3c      	itt	cc
 800b1c4:	021b      	lslcc	r3, r3, #8
 800b1c6:	3008      	addcc	r0, #8
 800b1c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b1cc:	bf3c      	itt	cc
 800b1ce:	011b      	lslcc	r3, r3, #4
 800b1d0:	3004      	addcc	r0, #4
 800b1d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b1d6:	bf3c      	itt	cc
 800b1d8:	009b      	lslcc	r3, r3, #2
 800b1da:	3002      	addcc	r0, #2
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	db05      	blt.n	800b1ec <__hi0bits+0x3c>
 800b1e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b1e4:	f100 0001 	add.w	r0, r0, #1
 800b1e8:	bf08      	it	eq
 800b1ea:	2020      	moveq	r0, #32
 800b1ec:	4770      	bx	lr

0800b1ee <__lo0bits>:
 800b1ee:	6803      	ldr	r3, [r0, #0]
 800b1f0:	4602      	mov	r2, r0
 800b1f2:	f013 0007 	ands.w	r0, r3, #7
 800b1f6:	d00b      	beq.n	800b210 <__lo0bits+0x22>
 800b1f8:	07d9      	lsls	r1, r3, #31
 800b1fa:	d421      	bmi.n	800b240 <__lo0bits+0x52>
 800b1fc:	0798      	lsls	r0, r3, #30
 800b1fe:	bf49      	itett	mi
 800b200:	085b      	lsrmi	r3, r3, #1
 800b202:	089b      	lsrpl	r3, r3, #2
 800b204:	2001      	movmi	r0, #1
 800b206:	6013      	strmi	r3, [r2, #0]
 800b208:	bf5c      	itt	pl
 800b20a:	6013      	strpl	r3, [r2, #0]
 800b20c:	2002      	movpl	r0, #2
 800b20e:	4770      	bx	lr
 800b210:	b299      	uxth	r1, r3
 800b212:	b909      	cbnz	r1, 800b218 <__lo0bits+0x2a>
 800b214:	0c1b      	lsrs	r3, r3, #16
 800b216:	2010      	movs	r0, #16
 800b218:	b2d9      	uxtb	r1, r3
 800b21a:	b909      	cbnz	r1, 800b220 <__lo0bits+0x32>
 800b21c:	3008      	adds	r0, #8
 800b21e:	0a1b      	lsrs	r3, r3, #8
 800b220:	0719      	lsls	r1, r3, #28
 800b222:	bf04      	itt	eq
 800b224:	091b      	lsreq	r3, r3, #4
 800b226:	3004      	addeq	r0, #4
 800b228:	0799      	lsls	r1, r3, #30
 800b22a:	bf04      	itt	eq
 800b22c:	089b      	lsreq	r3, r3, #2
 800b22e:	3002      	addeq	r0, #2
 800b230:	07d9      	lsls	r1, r3, #31
 800b232:	d403      	bmi.n	800b23c <__lo0bits+0x4e>
 800b234:	085b      	lsrs	r3, r3, #1
 800b236:	f100 0001 	add.w	r0, r0, #1
 800b23a:	d003      	beq.n	800b244 <__lo0bits+0x56>
 800b23c:	6013      	str	r3, [r2, #0]
 800b23e:	4770      	bx	lr
 800b240:	2000      	movs	r0, #0
 800b242:	4770      	bx	lr
 800b244:	2020      	movs	r0, #32
 800b246:	4770      	bx	lr

0800b248 <__i2b>:
 800b248:	b510      	push	{r4, lr}
 800b24a:	460c      	mov	r4, r1
 800b24c:	2101      	movs	r1, #1
 800b24e:	f7ff ff07 	bl	800b060 <_Balloc>
 800b252:	4602      	mov	r2, r0
 800b254:	b928      	cbnz	r0, 800b262 <__i2b+0x1a>
 800b256:	4b05      	ldr	r3, [pc, #20]	@ (800b26c <__i2b+0x24>)
 800b258:	4805      	ldr	r0, [pc, #20]	@ (800b270 <__i2b+0x28>)
 800b25a:	f240 1145 	movw	r1, #325	@ 0x145
 800b25e:	f000 fcaf 	bl	800bbc0 <__assert_func>
 800b262:	2301      	movs	r3, #1
 800b264:	6144      	str	r4, [r0, #20]
 800b266:	6103      	str	r3, [r0, #16]
 800b268:	bd10      	pop	{r4, pc}
 800b26a:	bf00      	nop
 800b26c:	0800c7c8 	.word	0x0800c7c8
 800b270:	0800c7d9 	.word	0x0800c7d9

0800b274 <__multiply>:
 800b274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b278:	4614      	mov	r4, r2
 800b27a:	690a      	ldr	r2, [r1, #16]
 800b27c:	6923      	ldr	r3, [r4, #16]
 800b27e:	429a      	cmp	r2, r3
 800b280:	bfa8      	it	ge
 800b282:	4623      	movge	r3, r4
 800b284:	460f      	mov	r7, r1
 800b286:	bfa4      	itt	ge
 800b288:	460c      	movge	r4, r1
 800b28a:	461f      	movge	r7, r3
 800b28c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800b290:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800b294:	68a3      	ldr	r3, [r4, #8]
 800b296:	6861      	ldr	r1, [r4, #4]
 800b298:	eb0a 0609 	add.w	r6, sl, r9
 800b29c:	42b3      	cmp	r3, r6
 800b29e:	b085      	sub	sp, #20
 800b2a0:	bfb8      	it	lt
 800b2a2:	3101      	addlt	r1, #1
 800b2a4:	f7ff fedc 	bl	800b060 <_Balloc>
 800b2a8:	b930      	cbnz	r0, 800b2b8 <__multiply+0x44>
 800b2aa:	4602      	mov	r2, r0
 800b2ac:	4b44      	ldr	r3, [pc, #272]	@ (800b3c0 <__multiply+0x14c>)
 800b2ae:	4845      	ldr	r0, [pc, #276]	@ (800b3c4 <__multiply+0x150>)
 800b2b0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b2b4:	f000 fc84 	bl	800bbc0 <__assert_func>
 800b2b8:	f100 0514 	add.w	r5, r0, #20
 800b2bc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b2c0:	462b      	mov	r3, r5
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	4543      	cmp	r3, r8
 800b2c6:	d321      	bcc.n	800b30c <__multiply+0x98>
 800b2c8:	f107 0114 	add.w	r1, r7, #20
 800b2cc:	f104 0214 	add.w	r2, r4, #20
 800b2d0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800b2d4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800b2d8:	9302      	str	r3, [sp, #8]
 800b2da:	1b13      	subs	r3, r2, r4
 800b2dc:	3b15      	subs	r3, #21
 800b2de:	f023 0303 	bic.w	r3, r3, #3
 800b2e2:	3304      	adds	r3, #4
 800b2e4:	f104 0715 	add.w	r7, r4, #21
 800b2e8:	42ba      	cmp	r2, r7
 800b2ea:	bf38      	it	cc
 800b2ec:	2304      	movcc	r3, #4
 800b2ee:	9301      	str	r3, [sp, #4]
 800b2f0:	9b02      	ldr	r3, [sp, #8]
 800b2f2:	9103      	str	r1, [sp, #12]
 800b2f4:	428b      	cmp	r3, r1
 800b2f6:	d80c      	bhi.n	800b312 <__multiply+0x9e>
 800b2f8:	2e00      	cmp	r6, #0
 800b2fa:	dd03      	ble.n	800b304 <__multiply+0x90>
 800b2fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b300:	2b00      	cmp	r3, #0
 800b302:	d05b      	beq.n	800b3bc <__multiply+0x148>
 800b304:	6106      	str	r6, [r0, #16]
 800b306:	b005      	add	sp, #20
 800b308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b30c:	f843 2b04 	str.w	r2, [r3], #4
 800b310:	e7d8      	b.n	800b2c4 <__multiply+0x50>
 800b312:	f8b1 a000 	ldrh.w	sl, [r1]
 800b316:	f1ba 0f00 	cmp.w	sl, #0
 800b31a:	d024      	beq.n	800b366 <__multiply+0xf2>
 800b31c:	f104 0e14 	add.w	lr, r4, #20
 800b320:	46a9      	mov	r9, r5
 800b322:	f04f 0c00 	mov.w	ip, #0
 800b326:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b32a:	f8d9 3000 	ldr.w	r3, [r9]
 800b32e:	fa1f fb87 	uxth.w	fp, r7
 800b332:	b29b      	uxth	r3, r3
 800b334:	fb0a 330b 	mla	r3, sl, fp, r3
 800b338:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800b33c:	f8d9 7000 	ldr.w	r7, [r9]
 800b340:	4463      	add	r3, ip
 800b342:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b346:	fb0a c70b 	mla	r7, sl, fp, ip
 800b34a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800b34e:	b29b      	uxth	r3, r3
 800b350:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b354:	4572      	cmp	r2, lr
 800b356:	f849 3b04 	str.w	r3, [r9], #4
 800b35a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800b35e:	d8e2      	bhi.n	800b326 <__multiply+0xb2>
 800b360:	9b01      	ldr	r3, [sp, #4]
 800b362:	f845 c003 	str.w	ip, [r5, r3]
 800b366:	9b03      	ldr	r3, [sp, #12]
 800b368:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b36c:	3104      	adds	r1, #4
 800b36e:	f1b9 0f00 	cmp.w	r9, #0
 800b372:	d021      	beq.n	800b3b8 <__multiply+0x144>
 800b374:	682b      	ldr	r3, [r5, #0]
 800b376:	f104 0c14 	add.w	ip, r4, #20
 800b37a:	46ae      	mov	lr, r5
 800b37c:	f04f 0a00 	mov.w	sl, #0
 800b380:	f8bc b000 	ldrh.w	fp, [ip]
 800b384:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800b388:	fb09 770b 	mla	r7, r9, fp, r7
 800b38c:	4457      	add	r7, sl
 800b38e:	b29b      	uxth	r3, r3
 800b390:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800b394:	f84e 3b04 	str.w	r3, [lr], #4
 800b398:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b39c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3a0:	f8be 3000 	ldrh.w	r3, [lr]
 800b3a4:	fb09 330a 	mla	r3, r9, sl, r3
 800b3a8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800b3ac:	4562      	cmp	r2, ip
 800b3ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b3b2:	d8e5      	bhi.n	800b380 <__multiply+0x10c>
 800b3b4:	9f01      	ldr	r7, [sp, #4]
 800b3b6:	51eb      	str	r3, [r5, r7]
 800b3b8:	3504      	adds	r5, #4
 800b3ba:	e799      	b.n	800b2f0 <__multiply+0x7c>
 800b3bc:	3e01      	subs	r6, #1
 800b3be:	e79b      	b.n	800b2f8 <__multiply+0x84>
 800b3c0:	0800c7c8 	.word	0x0800c7c8
 800b3c4:	0800c7d9 	.word	0x0800c7d9

0800b3c8 <__pow5mult>:
 800b3c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3cc:	4615      	mov	r5, r2
 800b3ce:	f012 0203 	ands.w	r2, r2, #3
 800b3d2:	4607      	mov	r7, r0
 800b3d4:	460e      	mov	r6, r1
 800b3d6:	d007      	beq.n	800b3e8 <__pow5mult+0x20>
 800b3d8:	4c25      	ldr	r4, [pc, #148]	@ (800b470 <__pow5mult+0xa8>)
 800b3da:	3a01      	subs	r2, #1
 800b3dc:	2300      	movs	r3, #0
 800b3de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b3e2:	f7ff fe9f 	bl	800b124 <__multadd>
 800b3e6:	4606      	mov	r6, r0
 800b3e8:	10ad      	asrs	r5, r5, #2
 800b3ea:	d03d      	beq.n	800b468 <__pow5mult+0xa0>
 800b3ec:	69fc      	ldr	r4, [r7, #28]
 800b3ee:	b97c      	cbnz	r4, 800b410 <__pow5mult+0x48>
 800b3f0:	2010      	movs	r0, #16
 800b3f2:	f7ff fd7f 	bl	800aef4 <malloc>
 800b3f6:	4602      	mov	r2, r0
 800b3f8:	61f8      	str	r0, [r7, #28]
 800b3fa:	b928      	cbnz	r0, 800b408 <__pow5mult+0x40>
 800b3fc:	4b1d      	ldr	r3, [pc, #116]	@ (800b474 <__pow5mult+0xac>)
 800b3fe:	481e      	ldr	r0, [pc, #120]	@ (800b478 <__pow5mult+0xb0>)
 800b400:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b404:	f000 fbdc 	bl	800bbc0 <__assert_func>
 800b408:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b40c:	6004      	str	r4, [r0, #0]
 800b40e:	60c4      	str	r4, [r0, #12]
 800b410:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b414:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b418:	b94c      	cbnz	r4, 800b42e <__pow5mult+0x66>
 800b41a:	f240 2171 	movw	r1, #625	@ 0x271
 800b41e:	4638      	mov	r0, r7
 800b420:	f7ff ff12 	bl	800b248 <__i2b>
 800b424:	2300      	movs	r3, #0
 800b426:	f8c8 0008 	str.w	r0, [r8, #8]
 800b42a:	4604      	mov	r4, r0
 800b42c:	6003      	str	r3, [r0, #0]
 800b42e:	f04f 0900 	mov.w	r9, #0
 800b432:	07eb      	lsls	r3, r5, #31
 800b434:	d50a      	bpl.n	800b44c <__pow5mult+0x84>
 800b436:	4631      	mov	r1, r6
 800b438:	4622      	mov	r2, r4
 800b43a:	4638      	mov	r0, r7
 800b43c:	f7ff ff1a 	bl	800b274 <__multiply>
 800b440:	4631      	mov	r1, r6
 800b442:	4680      	mov	r8, r0
 800b444:	4638      	mov	r0, r7
 800b446:	f7ff fe4b 	bl	800b0e0 <_Bfree>
 800b44a:	4646      	mov	r6, r8
 800b44c:	106d      	asrs	r5, r5, #1
 800b44e:	d00b      	beq.n	800b468 <__pow5mult+0xa0>
 800b450:	6820      	ldr	r0, [r4, #0]
 800b452:	b938      	cbnz	r0, 800b464 <__pow5mult+0x9c>
 800b454:	4622      	mov	r2, r4
 800b456:	4621      	mov	r1, r4
 800b458:	4638      	mov	r0, r7
 800b45a:	f7ff ff0b 	bl	800b274 <__multiply>
 800b45e:	6020      	str	r0, [r4, #0]
 800b460:	f8c0 9000 	str.w	r9, [r0]
 800b464:	4604      	mov	r4, r0
 800b466:	e7e4      	b.n	800b432 <__pow5mult+0x6a>
 800b468:	4630      	mov	r0, r6
 800b46a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b46e:	bf00      	nop
 800b470:	0800c834 	.word	0x0800c834
 800b474:	0800c759 	.word	0x0800c759
 800b478:	0800c7d9 	.word	0x0800c7d9

0800b47c <__lshift>:
 800b47c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b480:	460c      	mov	r4, r1
 800b482:	6849      	ldr	r1, [r1, #4]
 800b484:	6923      	ldr	r3, [r4, #16]
 800b486:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b48a:	68a3      	ldr	r3, [r4, #8]
 800b48c:	4607      	mov	r7, r0
 800b48e:	4691      	mov	r9, r2
 800b490:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b494:	f108 0601 	add.w	r6, r8, #1
 800b498:	42b3      	cmp	r3, r6
 800b49a:	db0b      	blt.n	800b4b4 <__lshift+0x38>
 800b49c:	4638      	mov	r0, r7
 800b49e:	f7ff fddf 	bl	800b060 <_Balloc>
 800b4a2:	4605      	mov	r5, r0
 800b4a4:	b948      	cbnz	r0, 800b4ba <__lshift+0x3e>
 800b4a6:	4602      	mov	r2, r0
 800b4a8:	4b28      	ldr	r3, [pc, #160]	@ (800b54c <__lshift+0xd0>)
 800b4aa:	4829      	ldr	r0, [pc, #164]	@ (800b550 <__lshift+0xd4>)
 800b4ac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b4b0:	f000 fb86 	bl	800bbc0 <__assert_func>
 800b4b4:	3101      	adds	r1, #1
 800b4b6:	005b      	lsls	r3, r3, #1
 800b4b8:	e7ee      	b.n	800b498 <__lshift+0x1c>
 800b4ba:	2300      	movs	r3, #0
 800b4bc:	f100 0114 	add.w	r1, r0, #20
 800b4c0:	f100 0210 	add.w	r2, r0, #16
 800b4c4:	4618      	mov	r0, r3
 800b4c6:	4553      	cmp	r3, sl
 800b4c8:	db33      	blt.n	800b532 <__lshift+0xb6>
 800b4ca:	6920      	ldr	r0, [r4, #16]
 800b4cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b4d0:	f104 0314 	add.w	r3, r4, #20
 800b4d4:	f019 091f 	ands.w	r9, r9, #31
 800b4d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b4dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b4e0:	d02b      	beq.n	800b53a <__lshift+0xbe>
 800b4e2:	f1c9 0e20 	rsb	lr, r9, #32
 800b4e6:	468a      	mov	sl, r1
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	6818      	ldr	r0, [r3, #0]
 800b4ec:	fa00 f009 	lsl.w	r0, r0, r9
 800b4f0:	4310      	orrs	r0, r2
 800b4f2:	f84a 0b04 	str.w	r0, [sl], #4
 800b4f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b4fa:	459c      	cmp	ip, r3
 800b4fc:	fa22 f20e 	lsr.w	r2, r2, lr
 800b500:	d8f3      	bhi.n	800b4ea <__lshift+0x6e>
 800b502:	ebac 0304 	sub.w	r3, ip, r4
 800b506:	3b15      	subs	r3, #21
 800b508:	f023 0303 	bic.w	r3, r3, #3
 800b50c:	3304      	adds	r3, #4
 800b50e:	f104 0015 	add.w	r0, r4, #21
 800b512:	4584      	cmp	ip, r0
 800b514:	bf38      	it	cc
 800b516:	2304      	movcc	r3, #4
 800b518:	50ca      	str	r2, [r1, r3]
 800b51a:	b10a      	cbz	r2, 800b520 <__lshift+0xa4>
 800b51c:	f108 0602 	add.w	r6, r8, #2
 800b520:	3e01      	subs	r6, #1
 800b522:	4638      	mov	r0, r7
 800b524:	612e      	str	r6, [r5, #16]
 800b526:	4621      	mov	r1, r4
 800b528:	f7ff fdda 	bl	800b0e0 <_Bfree>
 800b52c:	4628      	mov	r0, r5
 800b52e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b532:	f842 0f04 	str.w	r0, [r2, #4]!
 800b536:	3301      	adds	r3, #1
 800b538:	e7c5      	b.n	800b4c6 <__lshift+0x4a>
 800b53a:	3904      	subs	r1, #4
 800b53c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b540:	f841 2f04 	str.w	r2, [r1, #4]!
 800b544:	459c      	cmp	ip, r3
 800b546:	d8f9      	bhi.n	800b53c <__lshift+0xc0>
 800b548:	e7ea      	b.n	800b520 <__lshift+0xa4>
 800b54a:	bf00      	nop
 800b54c:	0800c7c8 	.word	0x0800c7c8
 800b550:	0800c7d9 	.word	0x0800c7d9

0800b554 <__mcmp>:
 800b554:	690a      	ldr	r2, [r1, #16]
 800b556:	4603      	mov	r3, r0
 800b558:	6900      	ldr	r0, [r0, #16]
 800b55a:	1a80      	subs	r0, r0, r2
 800b55c:	b530      	push	{r4, r5, lr}
 800b55e:	d10e      	bne.n	800b57e <__mcmp+0x2a>
 800b560:	3314      	adds	r3, #20
 800b562:	3114      	adds	r1, #20
 800b564:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b568:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b56c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b570:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b574:	4295      	cmp	r5, r2
 800b576:	d003      	beq.n	800b580 <__mcmp+0x2c>
 800b578:	d205      	bcs.n	800b586 <__mcmp+0x32>
 800b57a:	f04f 30ff 	mov.w	r0, #4294967295
 800b57e:	bd30      	pop	{r4, r5, pc}
 800b580:	42a3      	cmp	r3, r4
 800b582:	d3f3      	bcc.n	800b56c <__mcmp+0x18>
 800b584:	e7fb      	b.n	800b57e <__mcmp+0x2a>
 800b586:	2001      	movs	r0, #1
 800b588:	e7f9      	b.n	800b57e <__mcmp+0x2a>
	...

0800b58c <__mdiff>:
 800b58c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b590:	4689      	mov	r9, r1
 800b592:	4606      	mov	r6, r0
 800b594:	4611      	mov	r1, r2
 800b596:	4648      	mov	r0, r9
 800b598:	4614      	mov	r4, r2
 800b59a:	f7ff ffdb 	bl	800b554 <__mcmp>
 800b59e:	1e05      	subs	r5, r0, #0
 800b5a0:	d112      	bne.n	800b5c8 <__mdiff+0x3c>
 800b5a2:	4629      	mov	r1, r5
 800b5a4:	4630      	mov	r0, r6
 800b5a6:	f7ff fd5b 	bl	800b060 <_Balloc>
 800b5aa:	4602      	mov	r2, r0
 800b5ac:	b928      	cbnz	r0, 800b5ba <__mdiff+0x2e>
 800b5ae:	4b3f      	ldr	r3, [pc, #252]	@ (800b6ac <__mdiff+0x120>)
 800b5b0:	f240 2137 	movw	r1, #567	@ 0x237
 800b5b4:	483e      	ldr	r0, [pc, #248]	@ (800b6b0 <__mdiff+0x124>)
 800b5b6:	f000 fb03 	bl	800bbc0 <__assert_func>
 800b5ba:	2301      	movs	r3, #1
 800b5bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b5c0:	4610      	mov	r0, r2
 800b5c2:	b003      	add	sp, #12
 800b5c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5c8:	bfbc      	itt	lt
 800b5ca:	464b      	movlt	r3, r9
 800b5cc:	46a1      	movlt	r9, r4
 800b5ce:	4630      	mov	r0, r6
 800b5d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b5d4:	bfba      	itte	lt
 800b5d6:	461c      	movlt	r4, r3
 800b5d8:	2501      	movlt	r5, #1
 800b5da:	2500      	movge	r5, #0
 800b5dc:	f7ff fd40 	bl	800b060 <_Balloc>
 800b5e0:	4602      	mov	r2, r0
 800b5e2:	b918      	cbnz	r0, 800b5ec <__mdiff+0x60>
 800b5e4:	4b31      	ldr	r3, [pc, #196]	@ (800b6ac <__mdiff+0x120>)
 800b5e6:	f240 2145 	movw	r1, #581	@ 0x245
 800b5ea:	e7e3      	b.n	800b5b4 <__mdiff+0x28>
 800b5ec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b5f0:	6926      	ldr	r6, [r4, #16]
 800b5f2:	60c5      	str	r5, [r0, #12]
 800b5f4:	f109 0310 	add.w	r3, r9, #16
 800b5f8:	f109 0514 	add.w	r5, r9, #20
 800b5fc:	f104 0e14 	add.w	lr, r4, #20
 800b600:	f100 0b14 	add.w	fp, r0, #20
 800b604:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b608:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b60c:	9301      	str	r3, [sp, #4]
 800b60e:	46d9      	mov	r9, fp
 800b610:	f04f 0c00 	mov.w	ip, #0
 800b614:	9b01      	ldr	r3, [sp, #4]
 800b616:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b61a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b61e:	9301      	str	r3, [sp, #4]
 800b620:	fa1f f38a 	uxth.w	r3, sl
 800b624:	4619      	mov	r1, r3
 800b626:	b283      	uxth	r3, r0
 800b628:	1acb      	subs	r3, r1, r3
 800b62a:	0c00      	lsrs	r0, r0, #16
 800b62c:	4463      	add	r3, ip
 800b62e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b632:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b636:	b29b      	uxth	r3, r3
 800b638:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b63c:	4576      	cmp	r6, lr
 800b63e:	f849 3b04 	str.w	r3, [r9], #4
 800b642:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b646:	d8e5      	bhi.n	800b614 <__mdiff+0x88>
 800b648:	1b33      	subs	r3, r6, r4
 800b64a:	3b15      	subs	r3, #21
 800b64c:	f023 0303 	bic.w	r3, r3, #3
 800b650:	3415      	adds	r4, #21
 800b652:	3304      	adds	r3, #4
 800b654:	42a6      	cmp	r6, r4
 800b656:	bf38      	it	cc
 800b658:	2304      	movcc	r3, #4
 800b65a:	441d      	add	r5, r3
 800b65c:	445b      	add	r3, fp
 800b65e:	461e      	mov	r6, r3
 800b660:	462c      	mov	r4, r5
 800b662:	4544      	cmp	r4, r8
 800b664:	d30e      	bcc.n	800b684 <__mdiff+0xf8>
 800b666:	f108 0103 	add.w	r1, r8, #3
 800b66a:	1b49      	subs	r1, r1, r5
 800b66c:	f021 0103 	bic.w	r1, r1, #3
 800b670:	3d03      	subs	r5, #3
 800b672:	45a8      	cmp	r8, r5
 800b674:	bf38      	it	cc
 800b676:	2100      	movcc	r1, #0
 800b678:	440b      	add	r3, r1
 800b67a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b67e:	b191      	cbz	r1, 800b6a6 <__mdiff+0x11a>
 800b680:	6117      	str	r7, [r2, #16]
 800b682:	e79d      	b.n	800b5c0 <__mdiff+0x34>
 800b684:	f854 1b04 	ldr.w	r1, [r4], #4
 800b688:	46e6      	mov	lr, ip
 800b68a:	0c08      	lsrs	r0, r1, #16
 800b68c:	fa1c fc81 	uxtah	ip, ip, r1
 800b690:	4471      	add	r1, lr
 800b692:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b696:	b289      	uxth	r1, r1
 800b698:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b69c:	f846 1b04 	str.w	r1, [r6], #4
 800b6a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b6a4:	e7dd      	b.n	800b662 <__mdiff+0xd6>
 800b6a6:	3f01      	subs	r7, #1
 800b6a8:	e7e7      	b.n	800b67a <__mdiff+0xee>
 800b6aa:	bf00      	nop
 800b6ac:	0800c7c8 	.word	0x0800c7c8
 800b6b0:	0800c7d9 	.word	0x0800c7d9

0800b6b4 <__d2b>:
 800b6b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b6b8:	460f      	mov	r7, r1
 800b6ba:	2101      	movs	r1, #1
 800b6bc:	ec59 8b10 	vmov	r8, r9, d0
 800b6c0:	4616      	mov	r6, r2
 800b6c2:	f7ff fccd 	bl	800b060 <_Balloc>
 800b6c6:	4604      	mov	r4, r0
 800b6c8:	b930      	cbnz	r0, 800b6d8 <__d2b+0x24>
 800b6ca:	4602      	mov	r2, r0
 800b6cc:	4b23      	ldr	r3, [pc, #140]	@ (800b75c <__d2b+0xa8>)
 800b6ce:	4824      	ldr	r0, [pc, #144]	@ (800b760 <__d2b+0xac>)
 800b6d0:	f240 310f 	movw	r1, #783	@ 0x30f
 800b6d4:	f000 fa74 	bl	800bbc0 <__assert_func>
 800b6d8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b6dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b6e0:	b10d      	cbz	r5, 800b6e6 <__d2b+0x32>
 800b6e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b6e6:	9301      	str	r3, [sp, #4]
 800b6e8:	f1b8 0300 	subs.w	r3, r8, #0
 800b6ec:	d023      	beq.n	800b736 <__d2b+0x82>
 800b6ee:	4668      	mov	r0, sp
 800b6f0:	9300      	str	r3, [sp, #0]
 800b6f2:	f7ff fd7c 	bl	800b1ee <__lo0bits>
 800b6f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b6fa:	b1d0      	cbz	r0, 800b732 <__d2b+0x7e>
 800b6fc:	f1c0 0320 	rsb	r3, r0, #32
 800b700:	fa02 f303 	lsl.w	r3, r2, r3
 800b704:	430b      	orrs	r3, r1
 800b706:	40c2      	lsrs	r2, r0
 800b708:	6163      	str	r3, [r4, #20]
 800b70a:	9201      	str	r2, [sp, #4]
 800b70c:	9b01      	ldr	r3, [sp, #4]
 800b70e:	61a3      	str	r3, [r4, #24]
 800b710:	2b00      	cmp	r3, #0
 800b712:	bf0c      	ite	eq
 800b714:	2201      	moveq	r2, #1
 800b716:	2202      	movne	r2, #2
 800b718:	6122      	str	r2, [r4, #16]
 800b71a:	b1a5      	cbz	r5, 800b746 <__d2b+0x92>
 800b71c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b720:	4405      	add	r5, r0
 800b722:	603d      	str	r5, [r7, #0]
 800b724:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b728:	6030      	str	r0, [r6, #0]
 800b72a:	4620      	mov	r0, r4
 800b72c:	b003      	add	sp, #12
 800b72e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b732:	6161      	str	r1, [r4, #20]
 800b734:	e7ea      	b.n	800b70c <__d2b+0x58>
 800b736:	a801      	add	r0, sp, #4
 800b738:	f7ff fd59 	bl	800b1ee <__lo0bits>
 800b73c:	9b01      	ldr	r3, [sp, #4]
 800b73e:	6163      	str	r3, [r4, #20]
 800b740:	3020      	adds	r0, #32
 800b742:	2201      	movs	r2, #1
 800b744:	e7e8      	b.n	800b718 <__d2b+0x64>
 800b746:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b74a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b74e:	6038      	str	r0, [r7, #0]
 800b750:	6918      	ldr	r0, [r3, #16]
 800b752:	f7ff fd2d 	bl	800b1b0 <__hi0bits>
 800b756:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b75a:	e7e5      	b.n	800b728 <__d2b+0x74>
 800b75c:	0800c7c8 	.word	0x0800c7c8
 800b760:	0800c7d9 	.word	0x0800c7d9

0800b764 <__ssputs_r>:
 800b764:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b768:	688e      	ldr	r6, [r1, #8]
 800b76a:	461f      	mov	r7, r3
 800b76c:	42be      	cmp	r6, r7
 800b76e:	680b      	ldr	r3, [r1, #0]
 800b770:	4682      	mov	sl, r0
 800b772:	460c      	mov	r4, r1
 800b774:	4690      	mov	r8, r2
 800b776:	d82d      	bhi.n	800b7d4 <__ssputs_r+0x70>
 800b778:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b77c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b780:	d026      	beq.n	800b7d0 <__ssputs_r+0x6c>
 800b782:	6965      	ldr	r5, [r4, #20]
 800b784:	6909      	ldr	r1, [r1, #16]
 800b786:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b78a:	eba3 0901 	sub.w	r9, r3, r1
 800b78e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b792:	1c7b      	adds	r3, r7, #1
 800b794:	444b      	add	r3, r9
 800b796:	106d      	asrs	r5, r5, #1
 800b798:	429d      	cmp	r5, r3
 800b79a:	bf38      	it	cc
 800b79c:	461d      	movcc	r5, r3
 800b79e:	0553      	lsls	r3, r2, #21
 800b7a0:	d527      	bpl.n	800b7f2 <__ssputs_r+0x8e>
 800b7a2:	4629      	mov	r1, r5
 800b7a4:	f7ff fbd0 	bl	800af48 <_malloc_r>
 800b7a8:	4606      	mov	r6, r0
 800b7aa:	b360      	cbz	r0, 800b806 <__ssputs_r+0xa2>
 800b7ac:	6921      	ldr	r1, [r4, #16]
 800b7ae:	464a      	mov	r2, r9
 800b7b0:	f7fe fcf9 	bl	800a1a6 <memcpy>
 800b7b4:	89a3      	ldrh	r3, [r4, #12]
 800b7b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b7ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7be:	81a3      	strh	r3, [r4, #12]
 800b7c0:	6126      	str	r6, [r4, #16]
 800b7c2:	6165      	str	r5, [r4, #20]
 800b7c4:	444e      	add	r6, r9
 800b7c6:	eba5 0509 	sub.w	r5, r5, r9
 800b7ca:	6026      	str	r6, [r4, #0]
 800b7cc:	60a5      	str	r5, [r4, #8]
 800b7ce:	463e      	mov	r6, r7
 800b7d0:	42be      	cmp	r6, r7
 800b7d2:	d900      	bls.n	800b7d6 <__ssputs_r+0x72>
 800b7d4:	463e      	mov	r6, r7
 800b7d6:	6820      	ldr	r0, [r4, #0]
 800b7d8:	4632      	mov	r2, r6
 800b7da:	4641      	mov	r1, r8
 800b7dc:	f000 f9c6 	bl	800bb6c <memmove>
 800b7e0:	68a3      	ldr	r3, [r4, #8]
 800b7e2:	1b9b      	subs	r3, r3, r6
 800b7e4:	60a3      	str	r3, [r4, #8]
 800b7e6:	6823      	ldr	r3, [r4, #0]
 800b7e8:	4433      	add	r3, r6
 800b7ea:	6023      	str	r3, [r4, #0]
 800b7ec:	2000      	movs	r0, #0
 800b7ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7f2:	462a      	mov	r2, r5
 800b7f4:	f000 fa28 	bl	800bc48 <_realloc_r>
 800b7f8:	4606      	mov	r6, r0
 800b7fa:	2800      	cmp	r0, #0
 800b7fc:	d1e0      	bne.n	800b7c0 <__ssputs_r+0x5c>
 800b7fe:	6921      	ldr	r1, [r4, #16]
 800b800:	4650      	mov	r0, sl
 800b802:	f7ff fb2d 	bl	800ae60 <_free_r>
 800b806:	230c      	movs	r3, #12
 800b808:	f8ca 3000 	str.w	r3, [sl]
 800b80c:	89a3      	ldrh	r3, [r4, #12]
 800b80e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b812:	81a3      	strh	r3, [r4, #12]
 800b814:	f04f 30ff 	mov.w	r0, #4294967295
 800b818:	e7e9      	b.n	800b7ee <__ssputs_r+0x8a>
	...

0800b81c <_svfiprintf_r>:
 800b81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b820:	4698      	mov	r8, r3
 800b822:	898b      	ldrh	r3, [r1, #12]
 800b824:	061b      	lsls	r3, r3, #24
 800b826:	b09d      	sub	sp, #116	@ 0x74
 800b828:	4607      	mov	r7, r0
 800b82a:	460d      	mov	r5, r1
 800b82c:	4614      	mov	r4, r2
 800b82e:	d510      	bpl.n	800b852 <_svfiprintf_r+0x36>
 800b830:	690b      	ldr	r3, [r1, #16]
 800b832:	b973      	cbnz	r3, 800b852 <_svfiprintf_r+0x36>
 800b834:	2140      	movs	r1, #64	@ 0x40
 800b836:	f7ff fb87 	bl	800af48 <_malloc_r>
 800b83a:	6028      	str	r0, [r5, #0]
 800b83c:	6128      	str	r0, [r5, #16]
 800b83e:	b930      	cbnz	r0, 800b84e <_svfiprintf_r+0x32>
 800b840:	230c      	movs	r3, #12
 800b842:	603b      	str	r3, [r7, #0]
 800b844:	f04f 30ff 	mov.w	r0, #4294967295
 800b848:	b01d      	add	sp, #116	@ 0x74
 800b84a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b84e:	2340      	movs	r3, #64	@ 0x40
 800b850:	616b      	str	r3, [r5, #20]
 800b852:	2300      	movs	r3, #0
 800b854:	9309      	str	r3, [sp, #36]	@ 0x24
 800b856:	2320      	movs	r3, #32
 800b858:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b85c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b860:	2330      	movs	r3, #48	@ 0x30
 800b862:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ba00 <_svfiprintf_r+0x1e4>
 800b866:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b86a:	f04f 0901 	mov.w	r9, #1
 800b86e:	4623      	mov	r3, r4
 800b870:	469a      	mov	sl, r3
 800b872:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b876:	b10a      	cbz	r2, 800b87c <_svfiprintf_r+0x60>
 800b878:	2a25      	cmp	r2, #37	@ 0x25
 800b87a:	d1f9      	bne.n	800b870 <_svfiprintf_r+0x54>
 800b87c:	ebba 0b04 	subs.w	fp, sl, r4
 800b880:	d00b      	beq.n	800b89a <_svfiprintf_r+0x7e>
 800b882:	465b      	mov	r3, fp
 800b884:	4622      	mov	r2, r4
 800b886:	4629      	mov	r1, r5
 800b888:	4638      	mov	r0, r7
 800b88a:	f7ff ff6b 	bl	800b764 <__ssputs_r>
 800b88e:	3001      	adds	r0, #1
 800b890:	f000 80a7 	beq.w	800b9e2 <_svfiprintf_r+0x1c6>
 800b894:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b896:	445a      	add	r2, fp
 800b898:	9209      	str	r2, [sp, #36]	@ 0x24
 800b89a:	f89a 3000 	ldrb.w	r3, [sl]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	f000 809f 	beq.w	800b9e2 <_svfiprintf_r+0x1c6>
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	f04f 32ff 	mov.w	r2, #4294967295
 800b8aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b8ae:	f10a 0a01 	add.w	sl, sl, #1
 800b8b2:	9304      	str	r3, [sp, #16]
 800b8b4:	9307      	str	r3, [sp, #28]
 800b8b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b8ba:	931a      	str	r3, [sp, #104]	@ 0x68
 800b8bc:	4654      	mov	r4, sl
 800b8be:	2205      	movs	r2, #5
 800b8c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8c4:	484e      	ldr	r0, [pc, #312]	@ (800ba00 <_svfiprintf_r+0x1e4>)
 800b8c6:	f7f4 fc83 	bl	80001d0 <memchr>
 800b8ca:	9a04      	ldr	r2, [sp, #16]
 800b8cc:	b9d8      	cbnz	r0, 800b906 <_svfiprintf_r+0xea>
 800b8ce:	06d0      	lsls	r0, r2, #27
 800b8d0:	bf44      	itt	mi
 800b8d2:	2320      	movmi	r3, #32
 800b8d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b8d8:	0711      	lsls	r1, r2, #28
 800b8da:	bf44      	itt	mi
 800b8dc:	232b      	movmi	r3, #43	@ 0x2b
 800b8de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b8e2:	f89a 3000 	ldrb.w	r3, [sl]
 800b8e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b8e8:	d015      	beq.n	800b916 <_svfiprintf_r+0xfa>
 800b8ea:	9a07      	ldr	r2, [sp, #28]
 800b8ec:	4654      	mov	r4, sl
 800b8ee:	2000      	movs	r0, #0
 800b8f0:	f04f 0c0a 	mov.w	ip, #10
 800b8f4:	4621      	mov	r1, r4
 800b8f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b8fa:	3b30      	subs	r3, #48	@ 0x30
 800b8fc:	2b09      	cmp	r3, #9
 800b8fe:	d94b      	bls.n	800b998 <_svfiprintf_r+0x17c>
 800b900:	b1b0      	cbz	r0, 800b930 <_svfiprintf_r+0x114>
 800b902:	9207      	str	r2, [sp, #28]
 800b904:	e014      	b.n	800b930 <_svfiprintf_r+0x114>
 800b906:	eba0 0308 	sub.w	r3, r0, r8
 800b90a:	fa09 f303 	lsl.w	r3, r9, r3
 800b90e:	4313      	orrs	r3, r2
 800b910:	9304      	str	r3, [sp, #16]
 800b912:	46a2      	mov	sl, r4
 800b914:	e7d2      	b.n	800b8bc <_svfiprintf_r+0xa0>
 800b916:	9b03      	ldr	r3, [sp, #12]
 800b918:	1d19      	adds	r1, r3, #4
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	9103      	str	r1, [sp, #12]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	bfbb      	ittet	lt
 800b922:	425b      	neglt	r3, r3
 800b924:	f042 0202 	orrlt.w	r2, r2, #2
 800b928:	9307      	strge	r3, [sp, #28]
 800b92a:	9307      	strlt	r3, [sp, #28]
 800b92c:	bfb8      	it	lt
 800b92e:	9204      	strlt	r2, [sp, #16]
 800b930:	7823      	ldrb	r3, [r4, #0]
 800b932:	2b2e      	cmp	r3, #46	@ 0x2e
 800b934:	d10a      	bne.n	800b94c <_svfiprintf_r+0x130>
 800b936:	7863      	ldrb	r3, [r4, #1]
 800b938:	2b2a      	cmp	r3, #42	@ 0x2a
 800b93a:	d132      	bne.n	800b9a2 <_svfiprintf_r+0x186>
 800b93c:	9b03      	ldr	r3, [sp, #12]
 800b93e:	1d1a      	adds	r2, r3, #4
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	9203      	str	r2, [sp, #12]
 800b944:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b948:	3402      	adds	r4, #2
 800b94a:	9305      	str	r3, [sp, #20]
 800b94c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ba10 <_svfiprintf_r+0x1f4>
 800b950:	7821      	ldrb	r1, [r4, #0]
 800b952:	2203      	movs	r2, #3
 800b954:	4650      	mov	r0, sl
 800b956:	f7f4 fc3b 	bl	80001d0 <memchr>
 800b95a:	b138      	cbz	r0, 800b96c <_svfiprintf_r+0x150>
 800b95c:	9b04      	ldr	r3, [sp, #16]
 800b95e:	eba0 000a 	sub.w	r0, r0, sl
 800b962:	2240      	movs	r2, #64	@ 0x40
 800b964:	4082      	lsls	r2, r0
 800b966:	4313      	orrs	r3, r2
 800b968:	3401      	adds	r4, #1
 800b96a:	9304      	str	r3, [sp, #16]
 800b96c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b970:	4824      	ldr	r0, [pc, #144]	@ (800ba04 <_svfiprintf_r+0x1e8>)
 800b972:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b976:	2206      	movs	r2, #6
 800b978:	f7f4 fc2a 	bl	80001d0 <memchr>
 800b97c:	2800      	cmp	r0, #0
 800b97e:	d036      	beq.n	800b9ee <_svfiprintf_r+0x1d2>
 800b980:	4b21      	ldr	r3, [pc, #132]	@ (800ba08 <_svfiprintf_r+0x1ec>)
 800b982:	bb1b      	cbnz	r3, 800b9cc <_svfiprintf_r+0x1b0>
 800b984:	9b03      	ldr	r3, [sp, #12]
 800b986:	3307      	adds	r3, #7
 800b988:	f023 0307 	bic.w	r3, r3, #7
 800b98c:	3308      	adds	r3, #8
 800b98e:	9303      	str	r3, [sp, #12]
 800b990:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b992:	4433      	add	r3, r6
 800b994:	9309      	str	r3, [sp, #36]	@ 0x24
 800b996:	e76a      	b.n	800b86e <_svfiprintf_r+0x52>
 800b998:	fb0c 3202 	mla	r2, ip, r2, r3
 800b99c:	460c      	mov	r4, r1
 800b99e:	2001      	movs	r0, #1
 800b9a0:	e7a8      	b.n	800b8f4 <_svfiprintf_r+0xd8>
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	3401      	adds	r4, #1
 800b9a6:	9305      	str	r3, [sp, #20]
 800b9a8:	4619      	mov	r1, r3
 800b9aa:	f04f 0c0a 	mov.w	ip, #10
 800b9ae:	4620      	mov	r0, r4
 800b9b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b9b4:	3a30      	subs	r2, #48	@ 0x30
 800b9b6:	2a09      	cmp	r2, #9
 800b9b8:	d903      	bls.n	800b9c2 <_svfiprintf_r+0x1a6>
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d0c6      	beq.n	800b94c <_svfiprintf_r+0x130>
 800b9be:	9105      	str	r1, [sp, #20]
 800b9c0:	e7c4      	b.n	800b94c <_svfiprintf_r+0x130>
 800b9c2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b9c6:	4604      	mov	r4, r0
 800b9c8:	2301      	movs	r3, #1
 800b9ca:	e7f0      	b.n	800b9ae <_svfiprintf_r+0x192>
 800b9cc:	ab03      	add	r3, sp, #12
 800b9ce:	9300      	str	r3, [sp, #0]
 800b9d0:	462a      	mov	r2, r5
 800b9d2:	4b0e      	ldr	r3, [pc, #56]	@ (800ba0c <_svfiprintf_r+0x1f0>)
 800b9d4:	a904      	add	r1, sp, #16
 800b9d6:	4638      	mov	r0, r7
 800b9d8:	f7fd fe8e 	bl	80096f8 <_printf_float>
 800b9dc:	1c42      	adds	r2, r0, #1
 800b9de:	4606      	mov	r6, r0
 800b9e0:	d1d6      	bne.n	800b990 <_svfiprintf_r+0x174>
 800b9e2:	89ab      	ldrh	r3, [r5, #12]
 800b9e4:	065b      	lsls	r3, r3, #25
 800b9e6:	f53f af2d 	bmi.w	800b844 <_svfiprintf_r+0x28>
 800b9ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b9ec:	e72c      	b.n	800b848 <_svfiprintf_r+0x2c>
 800b9ee:	ab03      	add	r3, sp, #12
 800b9f0:	9300      	str	r3, [sp, #0]
 800b9f2:	462a      	mov	r2, r5
 800b9f4:	4b05      	ldr	r3, [pc, #20]	@ (800ba0c <_svfiprintf_r+0x1f0>)
 800b9f6:	a904      	add	r1, sp, #16
 800b9f8:	4638      	mov	r0, r7
 800b9fa:	f7fe f915 	bl	8009c28 <_printf_i>
 800b9fe:	e7ed      	b.n	800b9dc <_svfiprintf_r+0x1c0>
 800ba00:	0800c930 	.word	0x0800c930
 800ba04:	0800c93a 	.word	0x0800c93a
 800ba08:	080096f9 	.word	0x080096f9
 800ba0c:	0800b765 	.word	0x0800b765
 800ba10:	0800c936 	.word	0x0800c936

0800ba14 <__sflush_r>:
 800ba14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ba18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba1c:	0716      	lsls	r6, r2, #28
 800ba1e:	4605      	mov	r5, r0
 800ba20:	460c      	mov	r4, r1
 800ba22:	d454      	bmi.n	800bace <__sflush_r+0xba>
 800ba24:	684b      	ldr	r3, [r1, #4]
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	dc02      	bgt.n	800ba30 <__sflush_r+0x1c>
 800ba2a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	dd48      	ble.n	800bac2 <__sflush_r+0xae>
 800ba30:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ba32:	2e00      	cmp	r6, #0
 800ba34:	d045      	beq.n	800bac2 <__sflush_r+0xae>
 800ba36:	2300      	movs	r3, #0
 800ba38:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ba3c:	682f      	ldr	r7, [r5, #0]
 800ba3e:	6a21      	ldr	r1, [r4, #32]
 800ba40:	602b      	str	r3, [r5, #0]
 800ba42:	d030      	beq.n	800baa6 <__sflush_r+0x92>
 800ba44:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ba46:	89a3      	ldrh	r3, [r4, #12]
 800ba48:	0759      	lsls	r1, r3, #29
 800ba4a:	d505      	bpl.n	800ba58 <__sflush_r+0x44>
 800ba4c:	6863      	ldr	r3, [r4, #4]
 800ba4e:	1ad2      	subs	r2, r2, r3
 800ba50:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ba52:	b10b      	cbz	r3, 800ba58 <__sflush_r+0x44>
 800ba54:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ba56:	1ad2      	subs	r2, r2, r3
 800ba58:	2300      	movs	r3, #0
 800ba5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ba5c:	6a21      	ldr	r1, [r4, #32]
 800ba5e:	4628      	mov	r0, r5
 800ba60:	47b0      	blx	r6
 800ba62:	1c43      	adds	r3, r0, #1
 800ba64:	89a3      	ldrh	r3, [r4, #12]
 800ba66:	d106      	bne.n	800ba76 <__sflush_r+0x62>
 800ba68:	6829      	ldr	r1, [r5, #0]
 800ba6a:	291d      	cmp	r1, #29
 800ba6c:	d82b      	bhi.n	800bac6 <__sflush_r+0xb2>
 800ba6e:	4a2a      	ldr	r2, [pc, #168]	@ (800bb18 <__sflush_r+0x104>)
 800ba70:	410a      	asrs	r2, r1
 800ba72:	07d6      	lsls	r6, r2, #31
 800ba74:	d427      	bmi.n	800bac6 <__sflush_r+0xb2>
 800ba76:	2200      	movs	r2, #0
 800ba78:	6062      	str	r2, [r4, #4]
 800ba7a:	04d9      	lsls	r1, r3, #19
 800ba7c:	6922      	ldr	r2, [r4, #16]
 800ba7e:	6022      	str	r2, [r4, #0]
 800ba80:	d504      	bpl.n	800ba8c <__sflush_r+0x78>
 800ba82:	1c42      	adds	r2, r0, #1
 800ba84:	d101      	bne.n	800ba8a <__sflush_r+0x76>
 800ba86:	682b      	ldr	r3, [r5, #0]
 800ba88:	b903      	cbnz	r3, 800ba8c <__sflush_r+0x78>
 800ba8a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ba8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ba8e:	602f      	str	r7, [r5, #0]
 800ba90:	b1b9      	cbz	r1, 800bac2 <__sflush_r+0xae>
 800ba92:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ba96:	4299      	cmp	r1, r3
 800ba98:	d002      	beq.n	800baa0 <__sflush_r+0x8c>
 800ba9a:	4628      	mov	r0, r5
 800ba9c:	f7ff f9e0 	bl	800ae60 <_free_r>
 800baa0:	2300      	movs	r3, #0
 800baa2:	6363      	str	r3, [r4, #52]	@ 0x34
 800baa4:	e00d      	b.n	800bac2 <__sflush_r+0xae>
 800baa6:	2301      	movs	r3, #1
 800baa8:	4628      	mov	r0, r5
 800baaa:	47b0      	blx	r6
 800baac:	4602      	mov	r2, r0
 800baae:	1c50      	adds	r0, r2, #1
 800bab0:	d1c9      	bne.n	800ba46 <__sflush_r+0x32>
 800bab2:	682b      	ldr	r3, [r5, #0]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d0c6      	beq.n	800ba46 <__sflush_r+0x32>
 800bab8:	2b1d      	cmp	r3, #29
 800baba:	d001      	beq.n	800bac0 <__sflush_r+0xac>
 800babc:	2b16      	cmp	r3, #22
 800babe:	d11e      	bne.n	800bafe <__sflush_r+0xea>
 800bac0:	602f      	str	r7, [r5, #0]
 800bac2:	2000      	movs	r0, #0
 800bac4:	e022      	b.n	800bb0c <__sflush_r+0xf8>
 800bac6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800baca:	b21b      	sxth	r3, r3
 800bacc:	e01b      	b.n	800bb06 <__sflush_r+0xf2>
 800bace:	690f      	ldr	r7, [r1, #16]
 800bad0:	2f00      	cmp	r7, #0
 800bad2:	d0f6      	beq.n	800bac2 <__sflush_r+0xae>
 800bad4:	0793      	lsls	r3, r2, #30
 800bad6:	680e      	ldr	r6, [r1, #0]
 800bad8:	bf08      	it	eq
 800bada:	694b      	ldreq	r3, [r1, #20]
 800badc:	600f      	str	r7, [r1, #0]
 800bade:	bf18      	it	ne
 800bae0:	2300      	movne	r3, #0
 800bae2:	eba6 0807 	sub.w	r8, r6, r7
 800bae6:	608b      	str	r3, [r1, #8]
 800bae8:	f1b8 0f00 	cmp.w	r8, #0
 800baec:	dde9      	ble.n	800bac2 <__sflush_r+0xae>
 800baee:	6a21      	ldr	r1, [r4, #32]
 800baf0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800baf2:	4643      	mov	r3, r8
 800baf4:	463a      	mov	r2, r7
 800baf6:	4628      	mov	r0, r5
 800baf8:	47b0      	blx	r6
 800bafa:	2800      	cmp	r0, #0
 800bafc:	dc08      	bgt.n	800bb10 <__sflush_r+0xfc>
 800bafe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb06:	81a3      	strh	r3, [r4, #12]
 800bb08:	f04f 30ff 	mov.w	r0, #4294967295
 800bb0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bb10:	4407      	add	r7, r0
 800bb12:	eba8 0800 	sub.w	r8, r8, r0
 800bb16:	e7e7      	b.n	800bae8 <__sflush_r+0xd4>
 800bb18:	dfbffffe 	.word	0xdfbffffe

0800bb1c <_fflush_r>:
 800bb1c:	b538      	push	{r3, r4, r5, lr}
 800bb1e:	690b      	ldr	r3, [r1, #16]
 800bb20:	4605      	mov	r5, r0
 800bb22:	460c      	mov	r4, r1
 800bb24:	b913      	cbnz	r3, 800bb2c <_fflush_r+0x10>
 800bb26:	2500      	movs	r5, #0
 800bb28:	4628      	mov	r0, r5
 800bb2a:	bd38      	pop	{r3, r4, r5, pc}
 800bb2c:	b118      	cbz	r0, 800bb36 <_fflush_r+0x1a>
 800bb2e:	6a03      	ldr	r3, [r0, #32]
 800bb30:	b90b      	cbnz	r3, 800bb36 <_fflush_r+0x1a>
 800bb32:	f7fe fa25 	bl	8009f80 <__sinit>
 800bb36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d0f3      	beq.n	800bb26 <_fflush_r+0xa>
 800bb3e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bb40:	07d0      	lsls	r0, r2, #31
 800bb42:	d404      	bmi.n	800bb4e <_fflush_r+0x32>
 800bb44:	0599      	lsls	r1, r3, #22
 800bb46:	d402      	bmi.n	800bb4e <_fflush_r+0x32>
 800bb48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb4a:	f7fe fb2a 	bl	800a1a2 <__retarget_lock_acquire_recursive>
 800bb4e:	4628      	mov	r0, r5
 800bb50:	4621      	mov	r1, r4
 800bb52:	f7ff ff5f 	bl	800ba14 <__sflush_r>
 800bb56:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bb58:	07da      	lsls	r2, r3, #31
 800bb5a:	4605      	mov	r5, r0
 800bb5c:	d4e4      	bmi.n	800bb28 <_fflush_r+0xc>
 800bb5e:	89a3      	ldrh	r3, [r4, #12]
 800bb60:	059b      	lsls	r3, r3, #22
 800bb62:	d4e1      	bmi.n	800bb28 <_fflush_r+0xc>
 800bb64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bb66:	f7fe fb1d 	bl	800a1a4 <__retarget_lock_release_recursive>
 800bb6a:	e7dd      	b.n	800bb28 <_fflush_r+0xc>

0800bb6c <memmove>:
 800bb6c:	4288      	cmp	r0, r1
 800bb6e:	b510      	push	{r4, lr}
 800bb70:	eb01 0402 	add.w	r4, r1, r2
 800bb74:	d902      	bls.n	800bb7c <memmove+0x10>
 800bb76:	4284      	cmp	r4, r0
 800bb78:	4623      	mov	r3, r4
 800bb7a:	d807      	bhi.n	800bb8c <memmove+0x20>
 800bb7c:	1e43      	subs	r3, r0, #1
 800bb7e:	42a1      	cmp	r1, r4
 800bb80:	d008      	beq.n	800bb94 <memmove+0x28>
 800bb82:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bb86:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bb8a:	e7f8      	b.n	800bb7e <memmove+0x12>
 800bb8c:	4402      	add	r2, r0
 800bb8e:	4601      	mov	r1, r0
 800bb90:	428a      	cmp	r2, r1
 800bb92:	d100      	bne.n	800bb96 <memmove+0x2a>
 800bb94:	bd10      	pop	{r4, pc}
 800bb96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bb9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bb9e:	e7f7      	b.n	800bb90 <memmove+0x24>

0800bba0 <_sbrk_r>:
 800bba0:	b538      	push	{r3, r4, r5, lr}
 800bba2:	4d06      	ldr	r5, [pc, #24]	@ (800bbbc <_sbrk_r+0x1c>)
 800bba4:	2300      	movs	r3, #0
 800bba6:	4604      	mov	r4, r0
 800bba8:	4608      	mov	r0, r1
 800bbaa:	602b      	str	r3, [r5, #0]
 800bbac:	f000 fd24 	bl	800c5f8 <_sbrk>
 800bbb0:	1c43      	adds	r3, r0, #1
 800bbb2:	d102      	bne.n	800bbba <_sbrk_r+0x1a>
 800bbb4:	682b      	ldr	r3, [r5, #0]
 800bbb6:	b103      	cbz	r3, 800bbba <_sbrk_r+0x1a>
 800bbb8:	6023      	str	r3, [r4, #0]
 800bbba:	bd38      	pop	{r3, r4, r5, pc}
 800bbbc:	20006a88 	.word	0x20006a88

0800bbc0 <__assert_func>:
 800bbc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bbc2:	4614      	mov	r4, r2
 800bbc4:	461a      	mov	r2, r3
 800bbc6:	4b09      	ldr	r3, [pc, #36]	@ (800bbec <__assert_func+0x2c>)
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	4605      	mov	r5, r0
 800bbcc:	68d8      	ldr	r0, [r3, #12]
 800bbce:	b954      	cbnz	r4, 800bbe6 <__assert_func+0x26>
 800bbd0:	4b07      	ldr	r3, [pc, #28]	@ (800bbf0 <__assert_func+0x30>)
 800bbd2:	461c      	mov	r4, r3
 800bbd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bbd8:	9100      	str	r1, [sp, #0]
 800bbda:	462b      	mov	r3, r5
 800bbdc:	4905      	ldr	r1, [pc, #20]	@ (800bbf4 <__assert_func+0x34>)
 800bbde:	f000 f86f 	bl	800bcc0 <fiprintf>
 800bbe2:	f000 f87f 	bl	800bce4 <abort>
 800bbe6:	4b04      	ldr	r3, [pc, #16]	@ (800bbf8 <__assert_func+0x38>)
 800bbe8:	e7f4      	b.n	800bbd4 <__assert_func+0x14>
 800bbea:	bf00      	nop
 800bbec:	2000001c 	.word	0x2000001c
 800bbf0:	0800c986 	.word	0x0800c986
 800bbf4:	0800c958 	.word	0x0800c958
 800bbf8:	0800c94b 	.word	0x0800c94b

0800bbfc <_calloc_r>:
 800bbfc:	b570      	push	{r4, r5, r6, lr}
 800bbfe:	fba1 5402 	umull	r5, r4, r1, r2
 800bc02:	b93c      	cbnz	r4, 800bc14 <_calloc_r+0x18>
 800bc04:	4629      	mov	r1, r5
 800bc06:	f7ff f99f 	bl	800af48 <_malloc_r>
 800bc0a:	4606      	mov	r6, r0
 800bc0c:	b928      	cbnz	r0, 800bc1a <_calloc_r+0x1e>
 800bc0e:	2600      	movs	r6, #0
 800bc10:	4630      	mov	r0, r6
 800bc12:	bd70      	pop	{r4, r5, r6, pc}
 800bc14:	220c      	movs	r2, #12
 800bc16:	6002      	str	r2, [r0, #0]
 800bc18:	e7f9      	b.n	800bc0e <_calloc_r+0x12>
 800bc1a:	462a      	mov	r2, r5
 800bc1c:	4621      	mov	r1, r4
 800bc1e:	f7fe fa48 	bl	800a0b2 <memset>
 800bc22:	e7f5      	b.n	800bc10 <_calloc_r+0x14>

0800bc24 <__ascii_mbtowc>:
 800bc24:	b082      	sub	sp, #8
 800bc26:	b901      	cbnz	r1, 800bc2a <__ascii_mbtowc+0x6>
 800bc28:	a901      	add	r1, sp, #4
 800bc2a:	b142      	cbz	r2, 800bc3e <__ascii_mbtowc+0x1a>
 800bc2c:	b14b      	cbz	r3, 800bc42 <__ascii_mbtowc+0x1e>
 800bc2e:	7813      	ldrb	r3, [r2, #0]
 800bc30:	600b      	str	r3, [r1, #0]
 800bc32:	7812      	ldrb	r2, [r2, #0]
 800bc34:	1e10      	subs	r0, r2, #0
 800bc36:	bf18      	it	ne
 800bc38:	2001      	movne	r0, #1
 800bc3a:	b002      	add	sp, #8
 800bc3c:	4770      	bx	lr
 800bc3e:	4610      	mov	r0, r2
 800bc40:	e7fb      	b.n	800bc3a <__ascii_mbtowc+0x16>
 800bc42:	f06f 0001 	mvn.w	r0, #1
 800bc46:	e7f8      	b.n	800bc3a <__ascii_mbtowc+0x16>

0800bc48 <_realloc_r>:
 800bc48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc4c:	4680      	mov	r8, r0
 800bc4e:	4615      	mov	r5, r2
 800bc50:	460c      	mov	r4, r1
 800bc52:	b921      	cbnz	r1, 800bc5e <_realloc_r+0x16>
 800bc54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc58:	4611      	mov	r1, r2
 800bc5a:	f7ff b975 	b.w	800af48 <_malloc_r>
 800bc5e:	b92a      	cbnz	r2, 800bc6c <_realloc_r+0x24>
 800bc60:	f7ff f8fe 	bl	800ae60 <_free_r>
 800bc64:	2400      	movs	r4, #0
 800bc66:	4620      	mov	r0, r4
 800bc68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc6c:	f000 f841 	bl	800bcf2 <_malloc_usable_size_r>
 800bc70:	4285      	cmp	r5, r0
 800bc72:	4606      	mov	r6, r0
 800bc74:	d802      	bhi.n	800bc7c <_realloc_r+0x34>
 800bc76:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800bc7a:	d8f4      	bhi.n	800bc66 <_realloc_r+0x1e>
 800bc7c:	4629      	mov	r1, r5
 800bc7e:	4640      	mov	r0, r8
 800bc80:	f7ff f962 	bl	800af48 <_malloc_r>
 800bc84:	4607      	mov	r7, r0
 800bc86:	2800      	cmp	r0, #0
 800bc88:	d0ec      	beq.n	800bc64 <_realloc_r+0x1c>
 800bc8a:	42b5      	cmp	r5, r6
 800bc8c:	462a      	mov	r2, r5
 800bc8e:	4621      	mov	r1, r4
 800bc90:	bf28      	it	cs
 800bc92:	4632      	movcs	r2, r6
 800bc94:	f7fe fa87 	bl	800a1a6 <memcpy>
 800bc98:	4621      	mov	r1, r4
 800bc9a:	4640      	mov	r0, r8
 800bc9c:	f7ff f8e0 	bl	800ae60 <_free_r>
 800bca0:	463c      	mov	r4, r7
 800bca2:	e7e0      	b.n	800bc66 <_realloc_r+0x1e>

0800bca4 <__ascii_wctomb>:
 800bca4:	4603      	mov	r3, r0
 800bca6:	4608      	mov	r0, r1
 800bca8:	b141      	cbz	r1, 800bcbc <__ascii_wctomb+0x18>
 800bcaa:	2aff      	cmp	r2, #255	@ 0xff
 800bcac:	d904      	bls.n	800bcb8 <__ascii_wctomb+0x14>
 800bcae:	228a      	movs	r2, #138	@ 0x8a
 800bcb0:	601a      	str	r2, [r3, #0]
 800bcb2:	f04f 30ff 	mov.w	r0, #4294967295
 800bcb6:	4770      	bx	lr
 800bcb8:	700a      	strb	r2, [r1, #0]
 800bcba:	2001      	movs	r0, #1
 800bcbc:	4770      	bx	lr
	...

0800bcc0 <fiprintf>:
 800bcc0:	b40e      	push	{r1, r2, r3}
 800bcc2:	b503      	push	{r0, r1, lr}
 800bcc4:	4601      	mov	r1, r0
 800bcc6:	ab03      	add	r3, sp, #12
 800bcc8:	4805      	ldr	r0, [pc, #20]	@ (800bce0 <fiprintf+0x20>)
 800bcca:	f853 2b04 	ldr.w	r2, [r3], #4
 800bcce:	6800      	ldr	r0, [r0, #0]
 800bcd0:	9301      	str	r3, [sp, #4]
 800bcd2:	f000 f83f 	bl	800bd54 <_vfiprintf_r>
 800bcd6:	b002      	add	sp, #8
 800bcd8:	f85d eb04 	ldr.w	lr, [sp], #4
 800bcdc:	b003      	add	sp, #12
 800bcde:	4770      	bx	lr
 800bce0:	2000001c 	.word	0x2000001c

0800bce4 <abort>:
 800bce4:	b508      	push	{r3, lr}
 800bce6:	2006      	movs	r0, #6
 800bce8:	f000 fa08 	bl	800c0fc <raise>
 800bcec:	2001      	movs	r0, #1
 800bcee:	f000 fc99 	bl	800c624 <_exit>

0800bcf2 <_malloc_usable_size_r>:
 800bcf2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bcf6:	1f18      	subs	r0, r3, #4
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	bfbc      	itt	lt
 800bcfc:	580b      	ldrlt	r3, [r1, r0]
 800bcfe:	18c0      	addlt	r0, r0, r3
 800bd00:	4770      	bx	lr

0800bd02 <__sfputc_r>:
 800bd02:	6893      	ldr	r3, [r2, #8]
 800bd04:	3b01      	subs	r3, #1
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	b410      	push	{r4}
 800bd0a:	6093      	str	r3, [r2, #8]
 800bd0c:	da08      	bge.n	800bd20 <__sfputc_r+0x1e>
 800bd0e:	6994      	ldr	r4, [r2, #24]
 800bd10:	42a3      	cmp	r3, r4
 800bd12:	db01      	blt.n	800bd18 <__sfputc_r+0x16>
 800bd14:	290a      	cmp	r1, #10
 800bd16:	d103      	bne.n	800bd20 <__sfputc_r+0x1e>
 800bd18:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd1c:	f000 b932 	b.w	800bf84 <__swbuf_r>
 800bd20:	6813      	ldr	r3, [r2, #0]
 800bd22:	1c58      	adds	r0, r3, #1
 800bd24:	6010      	str	r0, [r2, #0]
 800bd26:	7019      	strb	r1, [r3, #0]
 800bd28:	4608      	mov	r0, r1
 800bd2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bd2e:	4770      	bx	lr

0800bd30 <__sfputs_r>:
 800bd30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd32:	4606      	mov	r6, r0
 800bd34:	460f      	mov	r7, r1
 800bd36:	4614      	mov	r4, r2
 800bd38:	18d5      	adds	r5, r2, r3
 800bd3a:	42ac      	cmp	r4, r5
 800bd3c:	d101      	bne.n	800bd42 <__sfputs_r+0x12>
 800bd3e:	2000      	movs	r0, #0
 800bd40:	e007      	b.n	800bd52 <__sfputs_r+0x22>
 800bd42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd46:	463a      	mov	r2, r7
 800bd48:	4630      	mov	r0, r6
 800bd4a:	f7ff ffda 	bl	800bd02 <__sfputc_r>
 800bd4e:	1c43      	adds	r3, r0, #1
 800bd50:	d1f3      	bne.n	800bd3a <__sfputs_r+0xa>
 800bd52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bd54 <_vfiprintf_r>:
 800bd54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd58:	460d      	mov	r5, r1
 800bd5a:	b09d      	sub	sp, #116	@ 0x74
 800bd5c:	4614      	mov	r4, r2
 800bd5e:	4698      	mov	r8, r3
 800bd60:	4606      	mov	r6, r0
 800bd62:	b118      	cbz	r0, 800bd6c <_vfiprintf_r+0x18>
 800bd64:	6a03      	ldr	r3, [r0, #32]
 800bd66:	b90b      	cbnz	r3, 800bd6c <_vfiprintf_r+0x18>
 800bd68:	f7fe f90a 	bl	8009f80 <__sinit>
 800bd6c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd6e:	07d9      	lsls	r1, r3, #31
 800bd70:	d405      	bmi.n	800bd7e <_vfiprintf_r+0x2a>
 800bd72:	89ab      	ldrh	r3, [r5, #12]
 800bd74:	059a      	lsls	r2, r3, #22
 800bd76:	d402      	bmi.n	800bd7e <_vfiprintf_r+0x2a>
 800bd78:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bd7a:	f7fe fa12 	bl	800a1a2 <__retarget_lock_acquire_recursive>
 800bd7e:	89ab      	ldrh	r3, [r5, #12]
 800bd80:	071b      	lsls	r3, r3, #28
 800bd82:	d501      	bpl.n	800bd88 <_vfiprintf_r+0x34>
 800bd84:	692b      	ldr	r3, [r5, #16]
 800bd86:	b99b      	cbnz	r3, 800bdb0 <_vfiprintf_r+0x5c>
 800bd88:	4629      	mov	r1, r5
 800bd8a:	4630      	mov	r0, r6
 800bd8c:	f000 f938 	bl	800c000 <__swsetup_r>
 800bd90:	b170      	cbz	r0, 800bdb0 <_vfiprintf_r+0x5c>
 800bd92:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bd94:	07dc      	lsls	r4, r3, #31
 800bd96:	d504      	bpl.n	800bda2 <_vfiprintf_r+0x4e>
 800bd98:	f04f 30ff 	mov.w	r0, #4294967295
 800bd9c:	b01d      	add	sp, #116	@ 0x74
 800bd9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bda2:	89ab      	ldrh	r3, [r5, #12]
 800bda4:	0598      	lsls	r0, r3, #22
 800bda6:	d4f7      	bmi.n	800bd98 <_vfiprintf_r+0x44>
 800bda8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bdaa:	f7fe f9fb 	bl	800a1a4 <__retarget_lock_release_recursive>
 800bdae:	e7f3      	b.n	800bd98 <_vfiprintf_r+0x44>
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bdb4:	2320      	movs	r3, #32
 800bdb6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bdba:	f8cd 800c 	str.w	r8, [sp, #12]
 800bdbe:	2330      	movs	r3, #48	@ 0x30
 800bdc0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bf70 <_vfiprintf_r+0x21c>
 800bdc4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bdc8:	f04f 0901 	mov.w	r9, #1
 800bdcc:	4623      	mov	r3, r4
 800bdce:	469a      	mov	sl, r3
 800bdd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bdd4:	b10a      	cbz	r2, 800bdda <_vfiprintf_r+0x86>
 800bdd6:	2a25      	cmp	r2, #37	@ 0x25
 800bdd8:	d1f9      	bne.n	800bdce <_vfiprintf_r+0x7a>
 800bdda:	ebba 0b04 	subs.w	fp, sl, r4
 800bdde:	d00b      	beq.n	800bdf8 <_vfiprintf_r+0xa4>
 800bde0:	465b      	mov	r3, fp
 800bde2:	4622      	mov	r2, r4
 800bde4:	4629      	mov	r1, r5
 800bde6:	4630      	mov	r0, r6
 800bde8:	f7ff ffa2 	bl	800bd30 <__sfputs_r>
 800bdec:	3001      	adds	r0, #1
 800bdee:	f000 80a7 	beq.w	800bf40 <_vfiprintf_r+0x1ec>
 800bdf2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bdf4:	445a      	add	r2, fp
 800bdf6:	9209      	str	r2, [sp, #36]	@ 0x24
 800bdf8:	f89a 3000 	ldrb.w	r3, [sl]
 800bdfc:	2b00      	cmp	r3, #0
 800bdfe:	f000 809f 	beq.w	800bf40 <_vfiprintf_r+0x1ec>
 800be02:	2300      	movs	r3, #0
 800be04:	f04f 32ff 	mov.w	r2, #4294967295
 800be08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800be0c:	f10a 0a01 	add.w	sl, sl, #1
 800be10:	9304      	str	r3, [sp, #16]
 800be12:	9307      	str	r3, [sp, #28]
 800be14:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800be18:	931a      	str	r3, [sp, #104]	@ 0x68
 800be1a:	4654      	mov	r4, sl
 800be1c:	2205      	movs	r2, #5
 800be1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be22:	4853      	ldr	r0, [pc, #332]	@ (800bf70 <_vfiprintf_r+0x21c>)
 800be24:	f7f4 f9d4 	bl	80001d0 <memchr>
 800be28:	9a04      	ldr	r2, [sp, #16]
 800be2a:	b9d8      	cbnz	r0, 800be64 <_vfiprintf_r+0x110>
 800be2c:	06d1      	lsls	r1, r2, #27
 800be2e:	bf44      	itt	mi
 800be30:	2320      	movmi	r3, #32
 800be32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be36:	0713      	lsls	r3, r2, #28
 800be38:	bf44      	itt	mi
 800be3a:	232b      	movmi	r3, #43	@ 0x2b
 800be3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800be40:	f89a 3000 	ldrb.w	r3, [sl]
 800be44:	2b2a      	cmp	r3, #42	@ 0x2a
 800be46:	d015      	beq.n	800be74 <_vfiprintf_r+0x120>
 800be48:	9a07      	ldr	r2, [sp, #28]
 800be4a:	4654      	mov	r4, sl
 800be4c:	2000      	movs	r0, #0
 800be4e:	f04f 0c0a 	mov.w	ip, #10
 800be52:	4621      	mov	r1, r4
 800be54:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be58:	3b30      	subs	r3, #48	@ 0x30
 800be5a:	2b09      	cmp	r3, #9
 800be5c:	d94b      	bls.n	800bef6 <_vfiprintf_r+0x1a2>
 800be5e:	b1b0      	cbz	r0, 800be8e <_vfiprintf_r+0x13a>
 800be60:	9207      	str	r2, [sp, #28]
 800be62:	e014      	b.n	800be8e <_vfiprintf_r+0x13a>
 800be64:	eba0 0308 	sub.w	r3, r0, r8
 800be68:	fa09 f303 	lsl.w	r3, r9, r3
 800be6c:	4313      	orrs	r3, r2
 800be6e:	9304      	str	r3, [sp, #16]
 800be70:	46a2      	mov	sl, r4
 800be72:	e7d2      	b.n	800be1a <_vfiprintf_r+0xc6>
 800be74:	9b03      	ldr	r3, [sp, #12]
 800be76:	1d19      	adds	r1, r3, #4
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	9103      	str	r1, [sp, #12]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	bfbb      	ittet	lt
 800be80:	425b      	neglt	r3, r3
 800be82:	f042 0202 	orrlt.w	r2, r2, #2
 800be86:	9307      	strge	r3, [sp, #28]
 800be88:	9307      	strlt	r3, [sp, #28]
 800be8a:	bfb8      	it	lt
 800be8c:	9204      	strlt	r2, [sp, #16]
 800be8e:	7823      	ldrb	r3, [r4, #0]
 800be90:	2b2e      	cmp	r3, #46	@ 0x2e
 800be92:	d10a      	bne.n	800beaa <_vfiprintf_r+0x156>
 800be94:	7863      	ldrb	r3, [r4, #1]
 800be96:	2b2a      	cmp	r3, #42	@ 0x2a
 800be98:	d132      	bne.n	800bf00 <_vfiprintf_r+0x1ac>
 800be9a:	9b03      	ldr	r3, [sp, #12]
 800be9c:	1d1a      	adds	r2, r3, #4
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	9203      	str	r2, [sp, #12]
 800bea2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bea6:	3402      	adds	r4, #2
 800bea8:	9305      	str	r3, [sp, #20]
 800beaa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bf80 <_vfiprintf_r+0x22c>
 800beae:	7821      	ldrb	r1, [r4, #0]
 800beb0:	2203      	movs	r2, #3
 800beb2:	4650      	mov	r0, sl
 800beb4:	f7f4 f98c 	bl	80001d0 <memchr>
 800beb8:	b138      	cbz	r0, 800beca <_vfiprintf_r+0x176>
 800beba:	9b04      	ldr	r3, [sp, #16]
 800bebc:	eba0 000a 	sub.w	r0, r0, sl
 800bec0:	2240      	movs	r2, #64	@ 0x40
 800bec2:	4082      	lsls	r2, r0
 800bec4:	4313      	orrs	r3, r2
 800bec6:	3401      	adds	r4, #1
 800bec8:	9304      	str	r3, [sp, #16]
 800beca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bece:	4829      	ldr	r0, [pc, #164]	@ (800bf74 <_vfiprintf_r+0x220>)
 800bed0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bed4:	2206      	movs	r2, #6
 800bed6:	f7f4 f97b 	bl	80001d0 <memchr>
 800beda:	2800      	cmp	r0, #0
 800bedc:	d03f      	beq.n	800bf5e <_vfiprintf_r+0x20a>
 800bede:	4b26      	ldr	r3, [pc, #152]	@ (800bf78 <_vfiprintf_r+0x224>)
 800bee0:	bb1b      	cbnz	r3, 800bf2a <_vfiprintf_r+0x1d6>
 800bee2:	9b03      	ldr	r3, [sp, #12]
 800bee4:	3307      	adds	r3, #7
 800bee6:	f023 0307 	bic.w	r3, r3, #7
 800beea:	3308      	adds	r3, #8
 800beec:	9303      	str	r3, [sp, #12]
 800beee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bef0:	443b      	add	r3, r7
 800bef2:	9309      	str	r3, [sp, #36]	@ 0x24
 800bef4:	e76a      	b.n	800bdcc <_vfiprintf_r+0x78>
 800bef6:	fb0c 3202 	mla	r2, ip, r2, r3
 800befa:	460c      	mov	r4, r1
 800befc:	2001      	movs	r0, #1
 800befe:	e7a8      	b.n	800be52 <_vfiprintf_r+0xfe>
 800bf00:	2300      	movs	r3, #0
 800bf02:	3401      	adds	r4, #1
 800bf04:	9305      	str	r3, [sp, #20]
 800bf06:	4619      	mov	r1, r3
 800bf08:	f04f 0c0a 	mov.w	ip, #10
 800bf0c:	4620      	mov	r0, r4
 800bf0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bf12:	3a30      	subs	r2, #48	@ 0x30
 800bf14:	2a09      	cmp	r2, #9
 800bf16:	d903      	bls.n	800bf20 <_vfiprintf_r+0x1cc>
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d0c6      	beq.n	800beaa <_vfiprintf_r+0x156>
 800bf1c:	9105      	str	r1, [sp, #20]
 800bf1e:	e7c4      	b.n	800beaa <_vfiprintf_r+0x156>
 800bf20:	fb0c 2101 	mla	r1, ip, r1, r2
 800bf24:	4604      	mov	r4, r0
 800bf26:	2301      	movs	r3, #1
 800bf28:	e7f0      	b.n	800bf0c <_vfiprintf_r+0x1b8>
 800bf2a:	ab03      	add	r3, sp, #12
 800bf2c:	9300      	str	r3, [sp, #0]
 800bf2e:	462a      	mov	r2, r5
 800bf30:	4b12      	ldr	r3, [pc, #72]	@ (800bf7c <_vfiprintf_r+0x228>)
 800bf32:	a904      	add	r1, sp, #16
 800bf34:	4630      	mov	r0, r6
 800bf36:	f7fd fbdf 	bl	80096f8 <_printf_float>
 800bf3a:	4607      	mov	r7, r0
 800bf3c:	1c78      	adds	r0, r7, #1
 800bf3e:	d1d6      	bne.n	800beee <_vfiprintf_r+0x19a>
 800bf40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf42:	07d9      	lsls	r1, r3, #31
 800bf44:	d405      	bmi.n	800bf52 <_vfiprintf_r+0x1fe>
 800bf46:	89ab      	ldrh	r3, [r5, #12]
 800bf48:	059a      	lsls	r2, r3, #22
 800bf4a:	d402      	bmi.n	800bf52 <_vfiprintf_r+0x1fe>
 800bf4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf4e:	f7fe f929 	bl	800a1a4 <__retarget_lock_release_recursive>
 800bf52:	89ab      	ldrh	r3, [r5, #12]
 800bf54:	065b      	lsls	r3, r3, #25
 800bf56:	f53f af1f 	bmi.w	800bd98 <_vfiprintf_r+0x44>
 800bf5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bf5c:	e71e      	b.n	800bd9c <_vfiprintf_r+0x48>
 800bf5e:	ab03      	add	r3, sp, #12
 800bf60:	9300      	str	r3, [sp, #0]
 800bf62:	462a      	mov	r2, r5
 800bf64:	4b05      	ldr	r3, [pc, #20]	@ (800bf7c <_vfiprintf_r+0x228>)
 800bf66:	a904      	add	r1, sp, #16
 800bf68:	4630      	mov	r0, r6
 800bf6a:	f7fd fe5d 	bl	8009c28 <_printf_i>
 800bf6e:	e7e4      	b.n	800bf3a <_vfiprintf_r+0x1e6>
 800bf70:	0800c930 	.word	0x0800c930
 800bf74:	0800c93a 	.word	0x0800c93a
 800bf78:	080096f9 	.word	0x080096f9
 800bf7c:	0800bd31 	.word	0x0800bd31
 800bf80:	0800c936 	.word	0x0800c936

0800bf84 <__swbuf_r>:
 800bf84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bf86:	460e      	mov	r6, r1
 800bf88:	4614      	mov	r4, r2
 800bf8a:	4605      	mov	r5, r0
 800bf8c:	b118      	cbz	r0, 800bf96 <__swbuf_r+0x12>
 800bf8e:	6a03      	ldr	r3, [r0, #32]
 800bf90:	b90b      	cbnz	r3, 800bf96 <__swbuf_r+0x12>
 800bf92:	f7fd fff5 	bl	8009f80 <__sinit>
 800bf96:	69a3      	ldr	r3, [r4, #24]
 800bf98:	60a3      	str	r3, [r4, #8]
 800bf9a:	89a3      	ldrh	r3, [r4, #12]
 800bf9c:	071a      	lsls	r2, r3, #28
 800bf9e:	d501      	bpl.n	800bfa4 <__swbuf_r+0x20>
 800bfa0:	6923      	ldr	r3, [r4, #16]
 800bfa2:	b943      	cbnz	r3, 800bfb6 <__swbuf_r+0x32>
 800bfa4:	4621      	mov	r1, r4
 800bfa6:	4628      	mov	r0, r5
 800bfa8:	f000 f82a 	bl	800c000 <__swsetup_r>
 800bfac:	b118      	cbz	r0, 800bfb6 <__swbuf_r+0x32>
 800bfae:	f04f 37ff 	mov.w	r7, #4294967295
 800bfb2:	4638      	mov	r0, r7
 800bfb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bfb6:	6823      	ldr	r3, [r4, #0]
 800bfb8:	6922      	ldr	r2, [r4, #16]
 800bfba:	1a98      	subs	r0, r3, r2
 800bfbc:	6963      	ldr	r3, [r4, #20]
 800bfbe:	b2f6      	uxtb	r6, r6
 800bfc0:	4283      	cmp	r3, r0
 800bfc2:	4637      	mov	r7, r6
 800bfc4:	dc05      	bgt.n	800bfd2 <__swbuf_r+0x4e>
 800bfc6:	4621      	mov	r1, r4
 800bfc8:	4628      	mov	r0, r5
 800bfca:	f7ff fda7 	bl	800bb1c <_fflush_r>
 800bfce:	2800      	cmp	r0, #0
 800bfd0:	d1ed      	bne.n	800bfae <__swbuf_r+0x2a>
 800bfd2:	68a3      	ldr	r3, [r4, #8]
 800bfd4:	3b01      	subs	r3, #1
 800bfd6:	60a3      	str	r3, [r4, #8]
 800bfd8:	6823      	ldr	r3, [r4, #0]
 800bfda:	1c5a      	adds	r2, r3, #1
 800bfdc:	6022      	str	r2, [r4, #0]
 800bfde:	701e      	strb	r6, [r3, #0]
 800bfe0:	6962      	ldr	r2, [r4, #20]
 800bfe2:	1c43      	adds	r3, r0, #1
 800bfe4:	429a      	cmp	r2, r3
 800bfe6:	d004      	beq.n	800bff2 <__swbuf_r+0x6e>
 800bfe8:	89a3      	ldrh	r3, [r4, #12]
 800bfea:	07db      	lsls	r3, r3, #31
 800bfec:	d5e1      	bpl.n	800bfb2 <__swbuf_r+0x2e>
 800bfee:	2e0a      	cmp	r6, #10
 800bff0:	d1df      	bne.n	800bfb2 <__swbuf_r+0x2e>
 800bff2:	4621      	mov	r1, r4
 800bff4:	4628      	mov	r0, r5
 800bff6:	f7ff fd91 	bl	800bb1c <_fflush_r>
 800bffa:	2800      	cmp	r0, #0
 800bffc:	d0d9      	beq.n	800bfb2 <__swbuf_r+0x2e>
 800bffe:	e7d6      	b.n	800bfae <__swbuf_r+0x2a>

0800c000 <__swsetup_r>:
 800c000:	b538      	push	{r3, r4, r5, lr}
 800c002:	4b29      	ldr	r3, [pc, #164]	@ (800c0a8 <__swsetup_r+0xa8>)
 800c004:	4605      	mov	r5, r0
 800c006:	6818      	ldr	r0, [r3, #0]
 800c008:	460c      	mov	r4, r1
 800c00a:	b118      	cbz	r0, 800c014 <__swsetup_r+0x14>
 800c00c:	6a03      	ldr	r3, [r0, #32]
 800c00e:	b90b      	cbnz	r3, 800c014 <__swsetup_r+0x14>
 800c010:	f7fd ffb6 	bl	8009f80 <__sinit>
 800c014:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c018:	0719      	lsls	r1, r3, #28
 800c01a:	d422      	bmi.n	800c062 <__swsetup_r+0x62>
 800c01c:	06da      	lsls	r2, r3, #27
 800c01e:	d407      	bmi.n	800c030 <__swsetup_r+0x30>
 800c020:	2209      	movs	r2, #9
 800c022:	602a      	str	r2, [r5, #0]
 800c024:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c028:	81a3      	strh	r3, [r4, #12]
 800c02a:	f04f 30ff 	mov.w	r0, #4294967295
 800c02e:	e033      	b.n	800c098 <__swsetup_r+0x98>
 800c030:	0758      	lsls	r0, r3, #29
 800c032:	d512      	bpl.n	800c05a <__swsetup_r+0x5a>
 800c034:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c036:	b141      	cbz	r1, 800c04a <__swsetup_r+0x4a>
 800c038:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c03c:	4299      	cmp	r1, r3
 800c03e:	d002      	beq.n	800c046 <__swsetup_r+0x46>
 800c040:	4628      	mov	r0, r5
 800c042:	f7fe ff0d 	bl	800ae60 <_free_r>
 800c046:	2300      	movs	r3, #0
 800c048:	6363      	str	r3, [r4, #52]	@ 0x34
 800c04a:	89a3      	ldrh	r3, [r4, #12]
 800c04c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c050:	81a3      	strh	r3, [r4, #12]
 800c052:	2300      	movs	r3, #0
 800c054:	6063      	str	r3, [r4, #4]
 800c056:	6923      	ldr	r3, [r4, #16]
 800c058:	6023      	str	r3, [r4, #0]
 800c05a:	89a3      	ldrh	r3, [r4, #12]
 800c05c:	f043 0308 	orr.w	r3, r3, #8
 800c060:	81a3      	strh	r3, [r4, #12]
 800c062:	6923      	ldr	r3, [r4, #16]
 800c064:	b94b      	cbnz	r3, 800c07a <__swsetup_r+0x7a>
 800c066:	89a3      	ldrh	r3, [r4, #12]
 800c068:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c06c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c070:	d003      	beq.n	800c07a <__swsetup_r+0x7a>
 800c072:	4621      	mov	r1, r4
 800c074:	4628      	mov	r0, r5
 800c076:	f000 f883 	bl	800c180 <__smakebuf_r>
 800c07a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c07e:	f013 0201 	ands.w	r2, r3, #1
 800c082:	d00a      	beq.n	800c09a <__swsetup_r+0x9a>
 800c084:	2200      	movs	r2, #0
 800c086:	60a2      	str	r2, [r4, #8]
 800c088:	6962      	ldr	r2, [r4, #20]
 800c08a:	4252      	negs	r2, r2
 800c08c:	61a2      	str	r2, [r4, #24]
 800c08e:	6922      	ldr	r2, [r4, #16]
 800c090:	b942      	cbnz	r2, 800c0a4 <__swsetup_r+0xa4>
 800c092:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c096:	d1c5      	bne.n	800c024 <__swsetup_r+0x24>
 800c098:	bd38      	pop	{r3, r4, r5, pc}
 800c09a:	0799      	lsls	r1, r3, #30
 800c09c:	bf58      	it	pl
 800c09e:	6962      	ldrpl	r2, [r4, #20]
 800c0a0:	60a2      	str	r2, [r4, #8]
 800c0a2:	e7f4      	b.n	800c08e <__swsetup_r+0x8e>
 800c0a4:	2000      	movs	r0, #0
 800c0a6:	e7f7      	b.n	800c098 <__swsetup_r+0x98>
 800c0a8:	2000001c 	.word	0x2000001c

0800c0ac <_raise_r>:
 800c0ac:	291f      	cmp	r1, #31
 800c0ae:	b538      	push	{r3, r4, r5, lr}
 800c0b0:	4605      	mov	r5, r0
 800c0b2:	460c      	mov	r4, r1
 800c0b4:	d904      	bls.n	800c0c0 <_raise_r+0x14>
 800c0b6:	2316      	movs	r3, #22
 800c0b8:	6003      	str	r3, [r0, #0]
 800c0ba:	f04f 30ff 	mov.w	r0, #4294967295
 800c0be:	bd38      	pop	{r3, r4, r5, pc}
 800c0c0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c0c2:	b112      	cbz	r2, 800c0ca <_raise_r+0x1e>
 800c0c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c0c8:	b94b      	cbnz	r3, 800c0de <_raise_r+0x32>
 800c0ca:	4628      	mov	r0, r5
 800c0cc:	f000 f830 	bl	800c130 <_getpid_r>
 800c0d0:	4622      	mov	r2, r4
 800c0d2:	4601      	mov	r1, r0
 800c0d4:	4628      	mov	r0, r5
 800c0d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c0da:	f000 b817 	b.w	800c10c <_kill_r>
 800c0de:	2b01      	cmp	r3, #1
 800c0e0:	d00a      	beq.n	800c0f8 <_raise_r+0x4c>
 800c0e2:	1c59      	adds	r1, r3, #1
 800c0e4:	d103      	bne.n	800c0ee <_raise_r+0x42>
 800c0e6:	2316      	movs	r3, #22
 800c0e8:	6003      	str	r3, [r0, #0]
 800c0ea:	2001      	movs	r0, #1
 800c0ec:	e7e7      	b.n	800c0be <_raise_r+0x12>
 800c0ee:	2100      	movs	r1, #0
 800c0f0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c0f4:	4620      	mov	r0, r4
 800c0f6:	4798      	blx	r3
 800c0f8:	2000      	movs	r0, #0
 800c0fa:	e7e0      	b.n	800c0be <_raise_r+0x12>

0800c0fc <raise>:
 800c0fc:	4b02      	ldr	r3, [pc, #8]	@ (800c108 <raise+0xc>)
 800c0fe:	4601      	mov	r1, r0
 800c100:	6818      	ldr	r0, [r3, #0]
 800c102:	f7ff bfd3 	b.w	800c0ac <_raise_r>
 800c106:	bf00      	nop
 800c108:	2000001c 	.word	0x2000001c

0800c10c <_kill_r>:
 800c10c:	b538      	push	{r3, r4, r5, lr}
 800c10e:	4d07      	ldr	r5, [pc, #28]	@ (800c12c <_kill_r+0x20>)
 800c110:	2300      	movs	r3, #0
 800c112:	4604      	mov	r4, r0
 800c114:	4608      	mov	r0, r1
 800c116:	4611      	mov	r1, r2
 800c118:	602b      	str	r3, [r5, #0]
 800c11a:	f000 fa55 	bl	800c5c8 <_kill>
 800c11e:	1c43      	adds	r3, r0, #1
 800c120:	d102      	bne.n	800c128 <_kill_r+0x1c>
 800c122:	682b      	ldr	r3, [r5, #0]
 800c124:	b103      	cbz	r3, 800c128 <_kill_r+0x1c>
 800c126:	6023      	str	r3, [r4, #0]
 800c128:	bd38      	pop	{r3, r4, r5, pc}
 800c12a:	bf00      	nop
 800c12c:	20006a88 	.word	0x20006a88

0800c130 <_getpid_r>:
 800c130:	f000 ba3a 	b.w	800c5a8 <_getpid>

0800c134 <__swhatbuf_r>:
 800c134:	b570      	push	{r4, r5, r6, lr}
 800c136:	460c      	mov	r4, r1
 800c138:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c13c:	2900      	cmp	r1, #0
 800c13e:	b096      	sub	sp, #88	@ 0x58
 800c140:	4615      	mov	r5, r2
 800c142:	461e      	mov	r6, r3
 800c144:	da0d      	bge.n	800c162 <__swhatbuf_r+0x2e>
 800c146:	89a3      	ldrh	r3, [r4, #12]
 800c148:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c14c:	f04f 0100 	mov.w	r1, #0
 800c150:	bf14      	ite	ne
 800c152:	2340      	movne	r3, #64	@ 0x40
 800c154:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c158:	2000      	movs	r0, #0
 800c15a:	6031      	str	r1, [r6, #0]
 800c15c:	602b      	str	r3, [r5, #0]
 800c15e:	b016      	add	sp, #88	@ 0x58
 800c160:	bd70      	pop	{r4, r5, r6, pc}
 800c162:	466a      	mov	r2, sp
 800c164:	f000 f848 	bl	800c1f8 <_fstat_r>
 800c168:	2800      	cmp	r0, #0
 800c16a:	dbec      	blt.n	800c146 <__swhatbuf_r+0x12>
 800c16c:	9901      	ldr	r1, [sp, #4]
 800c16e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c172:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c176:	4259      	negs	r1, r3
 800c178:	4159      	adcs	r1, r3
 800c17a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c17e:	e7eb      	b.n	800c158 <__swhatbuf_r+0x24>

0800c180 <__smakebuf_r>:
 800c180:	898b      	ldrh	r3, [r1, #12]
 800c182:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c184:	079d      	lsls	r5, r3, #30
 800c186:	4606      	mov	r6, r0
 800c188:	460c      	mov	r4, r1
 800c18a:	d507      	bpl.n	800c19c <__smakebuf_r+0x1c>
 800c18c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c190:	6023      	str	r3, [r4, #0]
 800c192:	6123      	str	r3, [r4, #16]
 800c194:	2301      	movs	r3, #1
 800c196:	6163      	str	r3, [r4, #20]
 800c198:	b003      	add	sp, #12
 800c19a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c19c:	ab01      	add	r3, sp, #4
 800c19e:	466a      	mov	r2, sp
 800c1a0:	f7ff ffc8 	bl	800c134 <__swhatbuf_r>
 800c1a4:	9f00      	ldr	r7, [sp, #0]
 800c1a6:	4605      	mov	r5, r0
 800c1a8:	4639      	mov	r1, r7
 800c1aa:	4630      	mov	r0, r6
 800c1ac:	f7fe fecc 	bl	800af48 <_malloc_r>
 800c1b0:	b948      	cbnz	r0, 800c1c6 <__smakebuf_r+0x46>
 800c1b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1b6:	059a      	lsls	r2, r3, #22
 800c1b8:	d4ee      	bmi.n	800c198 <__smakebuf_r+0x18>
 800c1ba:	f023 0303 	bic.w	r3, r3, #3
 800c1be:	f043 0302 	orr.w	r3, r3, #2
 800c1c2:	81a3      	strh	r3, [r4, #12]
 800c1c4:	e7e2      	b.n	800c18c <__smakebuf_r+0xc>
 800c1c6:	89a3      	ldrh	r3, [r4, #12]
 800c1c8:	6020      	str	r0, [r4, #0]
 800c1ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1ce:	81a3      	strh	r3, [r4, #12]
 800c1d0:	9b01      	ldr	r3, [sp, #4]
 800c1d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c1d6:	b15b      	cbz	r3, 800c1f0 <__smakebuf_r+0x70>
 800c1d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c1dc:	4630      	mov	r0, r6
 800c1de:	f000 f81d 	bl	800c21c <_isatty_r>
 800c1e2:	b128      	cbz	r0, 800c1f0 <__smakebuf_r+0x70>
 800c1e4:	89a3      	ldrh	r3, [r4, #12]
 800c1e6:	f023 0303 	bic.w	r3, r3, #3
 800c1ea:	f043 0301 	orr.w	r3, r3, #1
 800c1ee:	81a3      	strh	r3, [r4, #12]
 800c1f0:	89a3      	ldrh	r3, [r4, #12]
 800c1f2:	431d      	orrs	r5, r3
 800c1f4:	81a5      	strh	r5, [r4, #12]
 800c1f6:	e7cf      	b.n	800c198 <__smakebuf_r+0x18>

0800c1f8 <_fstat_r>:
 800c1f8:	b538      	push	{r3, r4, r5, lr}
 800c1fa:	4d07      	ldr	r5, [pc, #28]	@ (800c218 <_fstat_r+0x20>)
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	4604      	mov	r4, r0
 800c200:	4608      	mov	r0, r1
 800c202:	4611      	mov	r1, r2
 800c204:	602b      	str	r3, [r5, #0]
 800c206:	f000 f9c7 	bl	800c598 <_fstat>
 800c20a:	1c43      	adds	r3, r0, #1
 800c20c:	d102      	bne.n	800c214 <_fstat_r+0x1c>
 800c20e:	682b      	ldr	r3, [r5, #0]
 800c210:	b103      	cbz	r3, 800c214 <_fstat_r+0x1c>
 800c212:	6023      	str	r3, [r4, #0]
 800c214:	bd38      	pop	{r3, r4, r5, pc}
 800c216:	bf00      	nop
 800c218:	20006a88 	.word	0x20006a88

0800c21c <_isatty_r>:
 800c21c:	b538      	push	{r3, r4, r5, lr}
 800c21e:	4d06      	ldr	r5, [pc, #24]	@ (800c238 <_isatty_r+0x1c>)
 800c220:	2300      	movs	r3, #0
 800c222:	4604      	mov	r4, r0
 800c224:	4608      	mov	r0, r1
 800c226:	602b      	str	r3, [r5, #0]
 800c228:	f000 f9c6 	bl	800c5b8 <_isatty>
 800c22c:	1c43      	adds	r3, r0, #1
 800c22e:	d102      	bne.n	800c236 <_isatty_r+0x1a>
 800c230:	682b      	ldr	r3, [r5, #0]
 800c232:	b103      	cbz	r3, 800c236 <_isatty_r+0x1a>
 800c234:	6023      	str	r3, [r4, #0]
 800c236:	bd38      	pop	{r3, r4, r5, pc}
 800c238:	20006a88 	.word	0x20006a88

0800c23c <atan2f>:
 800c23c:	f000 b822 	b.w	800c284 <__ieee754_atan2f>

0800c240 <sqrtf>:
 800c240:	b508      	push	{r3, lr}
 800c242:	ed2d 8b02 	vpush	{d8}
 800c246:	eeb0 8a40 	vmov.f32	s16, s0
 800c24a:	f000 f817 	bl	800c27c <__ieee754_sqrtf>
 800c24e:	eeb4 8a48 	vcmp.f32	s16, s16
 800c252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c256:	d60c      	bvs.n	800c272 <sqrtf+0x32>
 800c258:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800c278 <sqrtf+0x38>
 800c25c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800c260:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c264:	d505      	bpl.n	800c272 <sqrtf+0x32>
 800c266:	f000 f989 	bl	800c57c <__errno>
 800c26a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800c26e:	2321      	movs	r3, #33	@ 0x21
 800c270:	6003      	str	r3, [r0, #0]
 800c272:	ecbd 8b02 	vpop	{d8}
 800c276:	bd08      	pop	{r3, pc}
 800c278:	00000000 	.word	0x00000000

0800c27c <__ieee754_sqrtf>:
 800c27c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c280:	4770      	bx	lr
	...

0800c284 <__ieee754_atan2f>:
 800c284:	ee10 2a90 	vmov	r2, s1
 800c288:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800c28c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c290:	b510      	push	{r4, lr}
 800c292:	eef0 7a40 	vmov.f32	s15, s0
 800c296:	d806      	bhi.n	800c2a6 <__ieee754_atan2f+0x22>
 800c298:	ee10 0a10 	vmov	r0, s0
 800c29c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800c2a0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c2a4:	d904      	bls.n	800c2b0 <__ieee754_atan2f+0x2c>
 800c2a6:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800c2aa:	eeb0 0a67 	vmov.f32	s0, s15
 800c2ae:	bd10      	pop	{r4, pc}
 800c2b0:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800c2b4:	d103      	bne.n	800c2be <__ieee754_atan2f+0x3a>
 800c2b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2ba:	f000 b883 	b.w	800c3c4 <atanf>
 800c2be:	1794      	asrs	r4, r2, #30
 800c2c0:	f004 0402 	and.w	r4, r4, #2
 800c2c4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800c2c8:	b943      	cbnz	r3, 800c2dc <__ieee754_atan2f+0x58>
 800c2ca:	2c02      	cmp	r4, #2
 800c2cc:	d05e      	beq.n	800c38c <__ieee754_atan2f+0x108>
 800c2ce:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800c3a0 <__ieee754_atan2f+0x11c>
 800c2d2:	2c03      	cmp	r4, #3
 800c2d4:	bf08      	it	eq
 800c2d6:	eef0 7a47 	vmoveq.f32	s15, s14
 800c2da:	e7e6      	b.n	800c2aa <__ieee754_atan2f+0x26>
 800c2dc:	b941      	cbnz	r1, 800c2f0 <__ieee754_atan2f+0x6c>
 800c2de:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800c3a4 <__ieee754_atan2f+0x120>
 800c2e2:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800c3a8 <__ieee754_atan2f+0x124>
 800c2e6:	2800      	cmp	r0, #0
 800c2e8:	bfb8      	it	lt
 800c2ea:	eef0 7a47 	vmovlt.f32	s15, s14
 800c2ee:	e7dc      	b.n	800c2aa <__ieee754_atan2f+0x26>
 800c2f0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c2f4:	d110      	bne.n	800c318 <__ieee754_atan2f+0x94>
 800c2f6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c2fa:	f104 34ff 	add.w	r4, r4, #4294967295
 800c2fe:	d107      	bne.n	800c310 <__ieee754_atan2f+0x8c>
 800c300:	2c02      	cmp	r4, #2
 800c302:	d846      	bhi.n	800c392 <__ieee754_atan2f+0x10e>
 800c304:	4b29      	ldr	r3, [pc, #164]	@ (800c3ac <__ieee754_atan2f+0x128>)
 800c306:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c30a:	edd3 7a00 	vldr	s15, [r3]
 800c30e:	e7cc      	b.n	800c2aa <__ieee754_atan2f+0x26>
 800c310:	2c02      	cmp	r4, #2
 800c312:	d841      	bhi.n	800c398 <__ieee754_atan2f+0x114>
 800c314:	4b26      	ldr	r3, [pc, #152]	@ (800c3b0 <__ieee754_atan2f+0x12c>)
 800c316:	e7f6      	b.n	800c306 <__ieee754_atan2f+0x82>
 800c318:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c31c:	d0df      	beq.n	800c2de <__ieee754_atan2f+0x5a>
 800c31e:	1a5b      	subs	r3, r3, r1
 800c320:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800c324:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800c328:	da1a      	bge.n	800c360 <__ieee754_atan2f+0xdc>
 800c32a:	2a00      	cmp	r2, #0
 800c32c:	da01      	bge.n	800c332 <__ieee754_atan2f+0xae>
 800c32e:	313c      	adds	r1, #60	@ 0x3c
 800c330:	db19      	blt.n	800c366 <__ieee754_atan2f+0xe2>
 800c332:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800c336:	f000 f919 	bl	800c56c <fabsf>
 800c33a:	f000 f843 	bl	800c3c4 <atanf>
 800c33e:	eef0 7a40 	vmov.f32	s15, s0
 800c342:	2c01      	cmp	r4, #1
 800c344:	d012      	beq.n	800c36c <__ieee754_atan2f+0xe8>
 800c346:	2c02      	cmp	r4, #2
 800c348:	d017      	beq.n	800c37a <__ieee754_atan2f+0xf6>
 800c34a:	2c00      	cmp	r4, #0
 800c34c:	d0ad      	beq.n	800c2aa <__ieee754_atan2f+0x26>
 800c34e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800c3b4 <__ieee754_atan2f+0x130>
 800c352:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c356:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800c3b8 <__ieee754_atan2f+0x134>
 800c35a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c35e:	e7a4      	b.n	800c2aa <__ieee754_atan2f+0x26>
 800c360:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800c3a4 <__ieee754_atan2f+0x120>
 800c364:	e7ed      	b.n	800c342 <__ieee754_atan2f+0xbe>
 800c366:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800c3bc <__ieee754_atan2f+0x138>
 800c36a:	e7ea      	b.n	800c342 <__ieee754_atan2f+0xbe>
 800c36c:	ee17 3a90 	vmov	r3, s15
 800c370:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c374:	ee07 3a90 	vmov	s15, r3
 800c378:	e797      	b.n	800c2aa <__ieee754_atan2f+0x26>
 800c37a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800c3b4 <__ieee754_atan2f+0x130>
 800c37e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c382:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800c3b8 <__ieee754_atan2f+0x134>
 800c386:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c38a:	e78e      	b.n	800c2aa <__ieee754_atan2f+0x26>
 800c38c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800c3b8 <__ieee754_atan2f+0x134>
 800c390:	e78b      	b.n	800c2aa <__ieee754_atan2f+0x26>
 800c392:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800c3c0 <__ieee754_atan2f+0x13c>
 800c396:	e788      	b.n	800c2aa <__ieee754_atan2f+0x26>
 800c398:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800c3bc <__ieee754_atan2f+0x138>
 800c39c:	e785      	b.n	800c2aa <__ieee754_atan2f+0x26>
 800c39e:	bf00      	nop
 800c3a0:	c0490fdb 	.word	0xc0490fdb
 800c3a4:	3fc90fdb 	.word	0x3fc90fdb
 800c3a8:	bfc90fdb 	.word	0xbfc90fdb
 800c3ac:	0800ca94 	.word	0x0800ca94
 800c3b0:	0800ca88 	.word	0x0800ca88
 800c3b4:	33bbbd2e 	.word	0x33bbbd2e
 800c3b8:	40490fdb 	.word	0x40490fdb
 800c3bc:	00000000 	.word	0x00000000
 800c3c0:	3f490fdb 	.word	0x3f490fdb

0800c3c4 <atanf>:
 800c3c4:	b538      	push	{r3, r4, r5, lr}
 800c3c6:	ee10 5a10 	vmov	r5, s0
 800c3ca:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800c3ce:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800c3d2:	eef0 7a40 	vmov.f32	s15, s0
 800c3d6:	d310      	bcc.n	800c3fa <atanf+0x36>
 800c3d8:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800c3dc:	d904      	bls.n	800c3e8 <atanf+0x24>
 800c3de:	ee70 7a00 	vadd.f32	s15, s0, s0
 800c3e2:	eeb0 0a67 	vmov.f32	s0, s15
 800c3e6:	bd38      	pop	{r3, r4, r5, pc}
 800c3e8:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800c520 <atanf+0x15c>
 800c3ec:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800c524 <atanf+0x160>
 800c3f0:	2d00      	cmp	r5, #0
 800c3f2:	bfc8      	it	gt
 800c3f4:	eef0 7a47 	vmovgt.f32	s15, s14
 800c3f8:	e7f3      	b.n	800c3e2 <atanf+0x1e>
 800c3fa:	4b4b      	ldr	r3, [pc, #300]	@ (800c528 <atanf+0x164>)
 800c3fc:	429c      	cmp	r4, r3
 800c3fe:	d810      	bhi.n	800c422 <atanf+0x5e>
 800c400:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800c404:	d20a      	bcs.n	800c41c <atanf+0x58>
 800c406:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800c52c <atanf+0x168>
 800c40a:	ee30 7a07 	vadd.f32	s14, s0, s14
 800c40e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c412:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800c416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c41a:	dce2      	bgt.n	800c3e2 <atanf+0x1e>
 800c41c:	f04f 33ff 	mov.w	r3, #4294967295
 800c420:	e013      	b.n	800c44a <atanf+0x86>
 800c422:	f000 f8a3 	bl	800c56c <fabsf>
 800c426:	4b42      	ldr	r3, [pc, #264]	@ (800c530 <atanf+0x16c>)
 800c428:	429c      	cmp	r4, r3
 800c42a:	d84f      	bhi.n	800c4cc <atanf+0x108>
 800c42c:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800c430:	429c      	cmp	r4, r3
 800c432:	d841      	bhi.n	800c4b8 <atanf+0xf4>
 800c434:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800c438:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800c43c:	eea0 7a27 	vfma.f32	s14, s0, s15
 800c440:	2300      	movs	r3, #0
 800c442:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c446:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c44a:	1c5a      	adds	r2, r3, #1
 800c44c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800c450:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800c534 <atanf+0x170>
 800c454:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800c538 <atanf+0x174>
 800c458:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800c53c <atanf+0x178>
 800c45c:	ee66 6a06 	vmul.f32	s13, s12, s12
 800c460:	eee6 5a87 	vfma.f32	s11, s13, s14
 800c464:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800c540 <atanf+0x17c>
 800c468:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800c46c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800c544 <atanf+0x180>
 800c470:	eee7 5a26 	vfma.f32	s11, s14, s13
 800c474:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800c548 <atanf+0x184>
 800c478:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800c47c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800c54c <atanf+0x188>
 800c480:	eee7 5a26 	vfma.f32	s11, s14, s13
 800c484:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800c550 <atanf+0x18c>
 800c488:	eea6 5a87 	vfma.f32	s10, s13, s14
 800c48c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800c554 <atanf+0x190>
 800c490:	eea5 7a26 	vfma.f32	s14, s10, s13
 800c494:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800c558 <atanf+0x194>
 800c498:	eea7 5a26 	vfma.f32	s10, s14, s13
 800c49c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800c55c <atanf+0x198>
 800c4a0:	eea5 7a26 	vfma.f32	s14, s10, s13
 800c4a4:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c4a8:	eea5 7a86 	vfma.f32	s14, s11, s12
 800c4ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 800c4b0:	d121      	bne.n	800c4f6 <atanf+0x132>
 800c4b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c4b6:	e794      	b.n	800c3e2 <atanf+0x1e>
 800c4b8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800c4bc:	ee30 7a67 	vsub.f32	s14, s0, s15
 800c4c0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800c4c4:	2301      	movs	r3, #1
 800c4c6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c4ca:	e7be      	b.n	800c44a <atanf+0x86>
 800c4cc:	4b24      	ldr	r3, [pc, #144]	@ (800c560 <atanf+0x19c>)
 800c4ce:	429c      	cmp	r4, r3
 800c4d0:	d80b      	bhi.n	800c4ea <atanf+0x126>
 800c4d2:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800c4d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800c4da:	eea0 7a27 	vfma.f32	s14, s0, s15
 800c4de:	2302      	movs	r3, #2
 800c4e0:	ee70 6a67 	vsub.f32	s13, s0, s15
 800c4e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c4e8:	e7af      	b.n	800c44a <atanf+0x86>
 800c4ea:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800c4ee:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800c4f2:	2303      	movs	r3, #3
 800c4f4:	e7a9      	b.n	800c44a <atanf+0x86>
 800c4f6:	4a1b      	ldr	r2, [pc, #108]	@ (800c564 <atanf+0x1a0>)
 800c4f8:	491b      	ldr	r1, [pc, #108]	@ (800c568 <atanf+0x1a4>)
 800c4fa:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800c4fe:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800c502:	edd3 6a00 	vldr	s13, [r3]
 800c506:	ee37 7a66 	vsub.f32	s14, s14, s13
 800c50a:	2d00      	cmp	r5, #0
 800c50c:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c510:	edd2 7a00 	vldr	s15, [r2]
 800c514:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c518:	bfb8      	it	lt
 800c51a:	eef1 7a67 	vneglt.f32	s15, s15
 800c51e:	e760      	b.n	800c3e2 <atanf+0x1e>
 800c520:	bfc90fdb 	.word	0xbfc90fdb
 800c524:	3fc90fdb 	.word	0x3fc90fdb
 800c528:	3edfffff 	.word	0x3edfffff
 800c52c:	7149f2ca 	.word	0x7149f2ca
 800c530:	3f97ffff 	.word	0x3f97ffff
 800c534:	3c8569d7 	.word	0x3c8569d7
 800c538:	3d4bda59 	.word	0x3d4bda59
 800c53c:	bd6ef16b 	.word	0xbd6ef16b
 800c540:	3d886b35 	.word	0x3d886b35
 800c544:	3dba2e6e 	.word	0x3dba2e6e
 800c548:	3e124925 	.word	0x3e124925
 800c54c:	3eaaaaab 	.word	0x3eaaaaab
 800c550:	bd15a221 	.word	0xbd15a221
 800c554:	bd9d8795 	.word	0xbd9d8795
 800c558:	bde38e38 	.word	0xbde38e38
 800c55c:	be4ccccd 	.word	0xbe4ccccd
 800c560:	401bffff 	.word	0x401bffff
 800c564:	0800cab0 	.word	0x0800cab0
 800c568:	0800caa0 	.word	0x0800caa0

0800c56c <fabsf>:
 800c56c:	ee10 3a10 	vmov	r3, s0
 800c570:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c574:	ee00 3a10 	vmov	s0, r3
 800c578:	4770      	bx	lr
	...

0800c57c <__errno>:
 800c57c:	4b01      	ldr	r3, [pc, #4]	@ (800c584 <__errno+0x8>)
 800c57e:	6818      	ldr	r0, [r3, #0]
 800c580:	4770      	bx	lr
 800c582:	bf00      	nop
 800c584:	2000001c 	.word	0x2000001c

0800c588 <_close>:
 800c588:	4b02      	ldr	r3, [pc, #8]	@ (800c594 <_close+0xc>)
 800c58a:	2258      	movs	r2, #88	@ 0x58
 800c58c:	601a      	str	r2, [r3, #0]
 800c58e:	f04f 30ff 	mov.w	r0, #4294967295
 800c592:	4770      	bx	lr
 800c594:	20006a88 	.word	0x20006a88

0800c598 <_fstat>:
 800c598:	4b02      	ldr	r3, [pc, #8]	@ (800c5a4 <_fstat+0xc>)
 800c59a:	2258      	movs	r2, #88	@ 0x58
 800c59c:	601a      	str	r2, [r3, #0]
 800c59e:	f04f 30ff 	mov.w	r0, #4294967295
 800c5a2:	4770      	bx	lr
 800c5a4:	20006a88 	.word	0x20006a88

0800c5a8 <_getpid>:
 800c5a8:	4b02      	ldr	r3, [pc, #8]	@ (800c5b4 <_getpid+0xc>)
 800c5aa:	2258      	movs	r2, #88	@ 0x58
 800c5ac:	601a      	str	r2, [r3, #0]
 800c5ae:	f04f 30ff 	mov.w	r0, #4294967295
 800c5b2:	4770      	bx	lr
 800c5b4:	20006a88 	.word	0x20006a88

0800c5b8 <_isatty>:
 800c5b8:	4b02      	ldr	r3, [pc, #8]	@ (800c5c4 <_isatty+0xc>)
 800c5ba:	2258      	movs	r2, #88	@ 0x58
 800c5bc:	601a      	str	r2, [r3, #0]
 800c5be:	2000      	movs	r0, #0
 800c5c0:	4770      	bx	lr
 800c5c2:	bf00      	nop
 800c5c4:	20006a88 	.word	0x20006a88

0800c5c8 <_kill>:
 800c5c8:	4b02      	ldr	r3, [pc, #8]	@ (800c5d4 <_kill+0xc>)
 800c5ca:	2258      	movs	r2, #88	@ 0x58
 800c5cc:	601a      	str	r2, [r3, #0]
 800c5ce:	f04f 30ff 	mov.w	r0, #4294967295
 800c5d2:	4770      	bx	lr
 800c5d4:	20006a88 	.word	0x20006a88

0800c5d8 <_lseek>:
 800c5d8:	4b02      	ldr	r3, [pc, #8]	@ (800c5e4 <_lseek+0xc>)
 800c5da:	2258      	movs	r2, #88	@ 0x58
 800c5dc:	601a      	str	r2, [r3, #0]
 800c5de:	f04f 30ff 	mov.w	r0, #4294967295
 800c5e2:	4770      	bx	lr
 800c5e4:	20006a88 	.word	0x20006a88

0800c5e8 <_read>:
 800c5e8:	4b02      	ldr	r3, [pc, #8]	@ (800c5f4 <_read+0xc>)
 800c5ea:	2258      	movs	r2, #88	@ 0x58
 800c5ec:	601a      	str	r2, [r3, #0]
 800c5ee:	f04f 30ff 	mov.w	r0, #4294967295
 800c5f2:	4770      	bx	lr
 800c5f4:	20006a88 	.word	0x20006a88

0800c5f8 <_sbrk>:
 800c5f8:	4a04      	ldr	r2, [pc, #16]	@ (800c60c <_sbrk+0x14>)
 800c5fa:	6811      	ldr	r1, [r2, #0]
 800c5fc:	4603      	mov	r3, r0
 800c5fe:	b909      	cbnz	r1, 800c604 <_sbrk+0xc>
 800c600:	4903      	ldr	r1, [pc, #12]	@ (800c610 <_sbrk+0x18>)
 800c602:	6011      	str	r1, [r2, #0]
 800c604:	6810      	ldr	r0, [r2, #0]
 800c606:	4403      	add	r3, r0
 800c608:	6013      	str	r3, [r2, #0]
 800c60a:	4770      	bx	lr
 800c60c:	20006a98 	.word	0x20006a98
 800c610:	20006aa0 	.word	0x20006aa0

0800c614 <_write>:
 800c614:	4b02      	ldr	r3, [pc, #8]	@ (800c620 <_write+0xc>)
 800c616:	2258      	movs	r2, #88	@ 0x58
 800c618:	601a      	str	r2, [r3, #0]
 800c61a:	f04f 30ff 	mov.w	r0, #4294967295
 800c61e:	4770      	bx	lr
 800c620:	20006a88 	.word	0x20006a88

0800c624 <_exit>:
 800c624:	e7fe      	b.n	800c624 <_exit>
	...

0800c628 <_init>:
 800c628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c62a:	bf00      	nop
 800c62c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c62e:	bc08      	pop	{r3}
 800c630:	469e      	mov	lr, r3
 800c632:	4770      	bx	lr

0800c634 <_fini>:
 800c634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c636:	bf00      	nop
 800c638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c63a:	bc08      	pop	{r3}
 800c63c:	469e      	mov	lr, r3
 800c63e:	4770      	bx	lr
