Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  8 18:52:25 2022
| Host         : DESKTOP-715IQOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (605)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (258)
5. checking no_input_delay (11)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (605)
--------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_next_state_reg[2]/Q (HIGH)

 There are 164 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 164 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 164 register/latch pins with no clock driven by root clock pin: core/CMU/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/DatatoReg_MEM_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: core/reg_EXE_MEM/WR_MEM_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (258)
--------------------------------------------------
 There are 258 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.098        0.000                      0                13112        0.085        0.000                      0                13112        3.000        0.000                       0                 10180  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.215        0.000                      0                  190        0.260        0.000                      0                  190        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout2          36.885        0.000                      0                   20        0.282        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          26.185        0.000                      0                12854        0.085        0.000                      0                12854       48.750        0.000                       0                 10064  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         6.256        0.000                      0                   17        0.291        0.000                      0                   17  
sys_clk_pin   clkout3             5.098        0.000                      0                   11        0.186        0.000                      0                   11  
clkout2       clkout3            16.578        0.000                      0                    2        0.202        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 92.014        0.000                      0                   32        2.254        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.076ns (25.053%)  route 3.219ns (74.947%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.363    CLK_GEN/led_counter[16]
    SLICE_X50Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.487 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.794    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.918 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.226    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.350 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.910    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.034 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.514     8.548    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.672 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.858     9.530    CLK_GEN/led_clk_0
    SLICE_X51Y92         FDRE                                         r  CLK_GEN/led_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.933    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  CLK_GEN/led_counter_reg[5]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y92         FDRE (Setup_fdre_C_R)       -0.429    14.744    CLK_GEN/led_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.076ns (25.053%)  route 3.219ns (74.947%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.363    CLK_GEN/led_counter[16]
    SLICE_X50Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.487 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.794    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.918 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.226    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.350 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.910    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.034 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.514     8.548    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.672 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.858     9.530    CLK_GEN/led_clk_0
    SLICE_X51Y92         FDRE                                         r  CLK_GEN/led_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.933    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  CLK_GEN/led_counter_reg[6]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y92         FDRE (Setup_fdre_C_R)       -0.429    14.744    CLK_GEN/led_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.076ns (25.053%)  route 3.219ns (74.947%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.363    CLK_GEN/led_counter[16]
    SLICE_X50Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.487 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.794    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.918 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.226    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.350 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.910    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.034 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.514     8.548    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.672 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.858     9.530    CLK_GEN/led_clk_0
    SLICE_X51Y92         FDRE                                         r  CLK_GEN/led_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.933    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  CLK_GEN/led_counter_reg[7]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y92         FDRE (Setup_fdre_C_R)       -0.429    14.744    CLK_GEN/led_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 1.076ns (25.053%)  route 3.219ns (74.947%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.363    CLK_GEN/led_counter[16]
    SLICE_X50Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.487 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.794    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.918 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.226    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.350 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.910    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.034 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.514     8.548    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.672 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.858     9.530    CLK_GEN/led_clk_0
    SLICE_X51Y92         FDRE                                         r  CLK_GEN/led_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.933    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  CLK_GEN/led_counter_reg[8]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y92         FDRE (Setup_fdre_C_R)       -0.429    14.744    CLK_GEN/led_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.530    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.076ns (25.434%)  route 3.155ns (74.566%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.363    CLK_GEN/led_counter[16]
    SLICE_X50Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.487 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.794    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.918 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.226    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.350 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.910    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.034 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.514     8.548    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.672 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.793     9.465    CLK_GEN/led_clk_0
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.933    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[1]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y91         FDRE (Setup_fdre_C_R)       -0.429    14.744    CLK_GEN/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.076ns (25.434%)  route 3.155ns (74.566%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.363    CLK_GEN/led_counter[16]
    SLICE_X50Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.487 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.794    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.918 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.226    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.350 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.910    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.034 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.514     8.548    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.672 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.793     9.465    CLK_GEN/led_clk_0
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.933    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[2]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y91         FDRE (Setup_fdre_C_R)       -0.429    14.744    CLK_GEN/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.076ns (25.434%)  route 3.155ns (74.566%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.363    CLK_GEN/led_counter[16]
    SLICE_X50Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.487 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.794    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.918 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.226    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.350 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.910    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.034 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.514     8.548    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.672 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.793     9.465    CLK_GEN/led_clk_0
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.933    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[3]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y91         FDRE (Setup_fdre_C_R)       -0.429    14.744    CLK_GEN/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.076ns (25.434%)  route 3.155ns (74.566%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.363    CLK_GEN/led_counter[16]
    SLICE_X50Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.487 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.794    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.918 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.226    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.350 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.910    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.034 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.514     8.548    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.672 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.793     9.465    CLK_GEN/led_clk_0
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.933    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y91         FDRE (Setup_fdre_C_R)       -0.429    14.744    CLK_GEN/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.076ns (25.809%)  route 3.093ns (74.191%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.363    CLK_GEN/led_counter[16]
    SLICE_X50Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.487 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.794    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.918 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.226    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.350 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.910    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.034 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.514     8.548    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.672 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.732     9.404    CLK_GEN/led_clk_0
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.511    14.934    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[10]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    14.745    CLK_GEN/led_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.076ns (25.809%)  route 3.093ns (74.191%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.632     5.235    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.456     5.691 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.363    CLK_GEN/led_counter[16]
    SLICE_X50Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.487 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.794    CLK_GEN/led_counter[0]_i_9_n_1
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124     6.918 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.307     7.226    CLK_GEN/led_counter[0]_i_7_n_1
    SLICE_X50Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.350 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.560     7.910    CLK_GEN/led_counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.034 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.514     8.548    CLK_GEN/led_counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     8.672 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.732     9.404    CLK_GEN/led_clk_0
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.511    14.934    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[11]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    14.745    CLK_GEN/led_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.404    
  -------------------------------------------------------------------
                         slack                                  5.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.251ns (68.758%)  route 0.114ns (31.242%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.671     1.591    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  uart_tx_ctrl/bitTmr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.732 r  uart_tx_ctrl/bitTmr_reg[1]/Q
                         net (fo=2, routed)           0.114     1.846    uart_tx_ctrl/bitTmr_reg[1]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.956 r  uart_tx_ctrl/bitTmr_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.956    uart_tx_ctrl/bitTmr_reg[0]_i_2_n_7
    SLICE_X1Y0           FDRE                                         r  uart_tx_ctrl/bitTmr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.948     2.113    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  uart_tx_ctrl/bitTmr_reg[1]/C
                         clock pessimism             -0.522     1.591    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.105     1.696    uart_tx_ctrl/bitTmr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.743    CLK_GEN/led_counter[16]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  CLK_GEN/led_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.851    CLK_GEN/led_counter0_carry__2_n_5
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  CLK_GEN/led_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.742    CLK_GEN/led_counter[8]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  CLK_GEN/led_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.850    CLK_GEN/led_counter0_carry__0_n_5
    SLICE_X51Y92         FDRE                                         r  CLK_GEN/led_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  CLK_GEN/led_counter_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CLK_GEN/led_counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.744    CLK_GEN/led_counter[28]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  CLK_GEN/led_counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.852    CLK_GEN/led_counter0_carry__5_n_5
    SLICE_X51Y97         FDRE                                         r  CLK_GEN/led_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.836     2.001    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.590    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.671     1.591    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     1.732 r  uart_tx_ctrl/bitTmr_reg[7]/Q
                         net (fo=2, routed)           0.117     1.849    uart_tx_ctrl/bitTmr_reg[7]
    SLICE_X1Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.957 r  uart_tx_ctrl/bitTmr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.957    uart_tx_ctrl/bitTmr_reg[4]_i_1_n_5
    SLICE_X1Y1           FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.948     2.113    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
                         clock pessimism             -0.522     1.591    
    SLICE_X1Y1           FDRE (Hold_fdre_C_D)         0.105     1.696    uart_tx_ctrl/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.252ns (68.596%)  route 0.115ns (31.404%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.671     1.591    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  uart_tx_ctrl/bitTmr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.732 r  uart_tx_ctrl/bitTmr_reg[2]/Q
                         net (fo=2, routed)           0.115     1.847    uart_tx_ctrl/bitTmr_reg[2]
    SLICE_X1Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.958 r  uart_tx_ctrl/bitTmr_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.958    uart_tx_ctrl/bitTmr_reg[0]_i_2_n_6
    SLICE_X1Y0           FDRE                                         r  uart_tx_ctrl/bitTmr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.948     2.113    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y0           FDRE                                         r  uart_tx_ctrl/bitTmr_reg[2]/C
                         clock pessimism             -0.522     1.591    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.105     1.696    uart_tx_ctrl/bitTmr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.745    CLK_GEN/led_counter[12]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  CLK_GEN/led_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.853    CLK_GEN/led_counter0_carry__1_n_5
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  CLK_GEN/led_counter_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.484    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  CLK_GEN/led_counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.746    CLK_GEN/led_counter[20]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  CLK_GEN/led_counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.854    CLK_GEN/led_counter0_carry__3_n_5
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.835     2.000    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    CLK_GEN/led_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.564     1.483    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  CLK_GEN/led_counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.745    CLK_GEN/led_counter[4]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  CLK_GEN/led_counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.853    CLK_GEN/led_counter0_carry_n_5
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.834     1.999    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y91         FDRE                                         r  CLK_GEN/led_counter_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.105     1.588    CLK_GEN/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitTmr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.671     1.591    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     1.732 r  uart_tx_ctrl/bitTmr_reg[11]/Q
                         net (fo=2, routed)           0.120     1.852    uart_tx_ctrl/bitTmr_reg[11]
    SLICE_X1Y2           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.960 r  uart_tx_ctrl/bitTmr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    uart_tx_ctrl/bitTmr_reg[8]_i_1_n_5
    SLICE_X1Y2           FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.948     2.113    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y2           FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
                         clock pessimism             -0.522     1.591    
    SLICE_X1Y2           FDRE (Hold_fdre_C_D)         0.105     1.696    uart_tx_ctrl/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y96     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y96     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y93     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y93     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y93     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y94     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y94     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y94     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y91     CLK_GEN/led_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y91     CLK_GEN/led_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y91     CLK_GEN/led_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y91     CLK_GEN/led_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y92     CLK_GEN/led_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y92     CLK_GEN/led_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y92     CLK_GEN/led_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y92     CLK_GEN/led_counter_reg[8]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y3       uart_tx_ctrl/bitIndex_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y3       uart_tx_ctrl/bitIndex_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y3       uart_tx_ctrl/bitIndex_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y3       uart_tx_ctrl/bitIndex_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y4       uart_tx_ctrl/bitIndex_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y4       uart_tx_ctrl/bitIndex_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y4       uart_tx_ctrl/bitIndex_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X4Y4       uart_tx_ctrl/bitIndex_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       36.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.885ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.674ns (54.687%)  route 1.387ns (45.313%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 45.023 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.384 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.384    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.597    45.023    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.275    45.298    
                         clock uncertainty           -0.091    45.207    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    45.269    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         45.269    
                         arrival time                          -8.384    
  -------------------------------------------------------------------
                         slack                                 36.885    

Slack (MET) :             36.906ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.653ns (54.374%)  route 1.387ns (45.626%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 45.023 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.363 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.363    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.597    45.023    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.275    45.298    
                         clock uncertainty           -0.091    45.207    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    45.269    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         45.269    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                 36.906    

Slack (MET) :             36.907ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 1.677ns (54.732%)  route 1.387ns (45.268%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 45.023 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.164    BTN_SCAN/clk_count_reg[12]_i_1_n_1
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.387 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.387    BTN_SCAN/clk_count_reg[16]_i_1_n_8
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.597    45.023    BTN_SCAN/clk_disp
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.300    45.323    
                         clock uncertainty           -0.091    45.232    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.062    45.294    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         45.294    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                 36.907    

Slack (MET) :             36.957ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.611ns (53.735%)  route 1.387ns (46.265%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 45.023 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.164 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.164    BTN_SCAN/clk_count_reg[12]_i_1_n_1
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.321 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     8.321    BTN_SCAN/clk_count_reg[16]_i_1_n_3
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.597    45.023    BTN_SCAN/clk_disp
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.300    45.323    
                         clock uncertainty           -0.091    45.232    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.046    45.278    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         45.278    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                 36.957    

Slack (MET) :             36.980ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 1.579ns (53.236%)  route 1.387ns (46.764%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 45.023 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.289 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.289    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.597    45.023    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.275    45.298    
                         clock uncertainty           -0.091    45.207    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    45.269    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         45.269    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                 36.980    

Slack (MET) :             36.996ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.950ns  (logic 1.563ns (52.982%)  route 1.387ns (47.018%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 45.023 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.050 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.050    BTN_SCAN/clk_count_reg[8]_i_1_n_1
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.273 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.273    BTN_SCAN/clk_count_reg[12]_i_1_n_8
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.597    45.023    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.275    45.298    
                         clock uncertainty           -0.091    45.207    
    SLICE_X0Y85          FDRE (Setup_fdre_C_D)        0.062    45.269    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         45.269    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                 36.996    

Slack (MET) :             36.998ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 1.560ns (52.934%)  route 1.387ns (47.066%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 45.022 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.270 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.270    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.596    45.022    BTN_SCAN/clk_disp
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.275    45.297    
                         clock uncertainty           -0.091    45.206    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    45.268    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         45.268    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                 36.998    

Slack (MET) :             37.019ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 1.539ns (52.597%)  route 1.387ns (47.403%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 45.022 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.249 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.249    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.596    45.022    BTN_SCAN/clk_disp
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.275    45.297    
                         clock uncertainty           -0.091    45.206    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    45.268    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         45.268    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                 37.019    

Slack (MET) :             37.093ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 1.465ns (51.367%)  route 1.387ns (48.633%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 45.022 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.175 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.175    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.596    45.022    BTN_SCAN/clk_disp
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.275    45.297    
                         clock uncertainty           -0.091    45.206    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    45.268    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         45.268    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                 37.093    

Slack (MET) :             37.109ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 1.449ns (51.092%)  route 1.387ns (48.908%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 45.022 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.718     5.323    BTN_SCAN/clk_disp
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.387     7.166    BTN_SCAN/p_0_in
    SLICE_X0Y82          LUT2 (Prop_lut2_I1_O)        0.124     7.290 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.290    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.822 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.822    BTN_SCAN/clk_count_reg[0]_i_1_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.936 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.936    BTN_SCAN/clk_count_reg[4]_i_1_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.159 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.159    BTN_SCAN/clk_count_reg[8]_i_1_n_8
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.596    45.022    BTN_SCAN/clk_disp
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism              0.275    45.297    
                         clock uncertainty           -0.091    45.206    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)        0.062    45.268    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         45.268    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                 37.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.595     1.516    BTN_SCAN/clk_disp
    SLICE_X0Y81          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           0.187     1.844    BTN_SCAN/LED_OBUF[0]
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.045     1.889 r  BTN_SCAN/result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    BTN_SCAN/result[0]_i_1_n_1
    SLICE_X0Y81          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.866     2.033    BTN_SCAN/clk_disp
    SLICE_X0Y81          FDRE                                         r  BTN_SCAN/result_reg[0]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.091     1.607    BTN_SCAN/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.249ns (60.368%)  route 0.163ns (39.632%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.598     1.519    BTN_SCAN/clk_disp
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.163     1.824    BTN_SCAN/p_0_in
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.045     1.869 r  BTN_SCAN/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.869    BTN_SCAN/clk_count[12]_i_2_n_1
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.932 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.932    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.870     2.037    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.639    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.252ns (60.823%)  route 0.162ns (39.177%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.598     1.519    BTN_SCAN/clk_disp
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.162     1.823    BTN_SCAN/p_0_in
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.045     1.868 r  BTN_SCAN/clk_count[12]_i_3/O
                         net (fo=1, routed)           0.000     1.868    BTN_SCAN/clk_count[12]_i_3_n_1
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.934 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.870     2.037    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.639    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.598     1.519    BTN_SCAN/clk_disp
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.161     1.821    BTN_SCAN/clk_count_reg_n_1_[11]
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.045     1.866 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.866    BTN_SCAN/clk_count[8]_i_2_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.929 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.929    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.869     2.036    BTN_SCAN/clk_disp
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.596     1.517    BTN_SCAN/clk_disp
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  BTN_SCAN/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.161     1.819    BTN_SCAN/clk_count_reg_n_1_[3]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.864 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.864    BTN_SCAN/clk_count[0]_i_3_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.927 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    BTN_SCAN/clk_count_reg[0]_i_1_n_5
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.867     2.034    BTN_SCAN/clk_disp
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.597     1.518    BTN_SCAN/clk_disp
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.161     1.820    BTN_SCAN/clk_count_reg_n_1_[7]
    SLICE_X0Y83          LUT2 (Prop_lut2_I0_O)        0.045     1.865 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.865    BTN_SCAN/clk_count[4]_i_2_n_1
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.928 r  BTN_SCAN/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    BTN_SCAN/clk_count_reg[4]_i_1_n_5
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.868     2.035    BTN_SCAN/clk_disp
    SLICE_X0Y83          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    BTN_SCAN/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.596     1.517    BTN_SCAN/clk_disp
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.173     1.831    BTN_SCAN/clk_count_reg_n_1_[0]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.045     1.876 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.876    BTN_SCAN/clk_count[0]_i_6_n_1
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.946 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    BTN_SCAN/clk_count_reg[0]_i_1_n_8
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.867     2.034    BTN_SCAN/clk_disp
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.598     1.519    BTN_SCAN/clk_disp
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  BTN_SCAN/clk_count_reg[8]/Q
                         net (fo=1, routed)           0.173     1.833    BTN_SCAN/clk_count_reg_n_1_[8]
    SLICE_X0Y84          LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  BTN_SCAN/clk_count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.878    BTN_SCAN/clk_count[8]_i_5_n_1
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.948 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    BTN_SCAN/clk_count_reg[8]_i_1_n_8
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.869     2.036    BTN_SCAN/clk_disp
    SLICE_X0Y84          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.598     1.519    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  BTN_SCAN/clk_count_reg[12]/Q
                         net (fo=1, routed)           0.173     1.833    BTN_SCAN/clk_count_reg_n_1_[12]
    SLICE_X0Y85          LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  BTN_SCAN/clk_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.878    BTN_SCAN/clk_count[12]_i_5_n_1
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.948 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    BTN_SCAN/clk_count_reg[12]_i_1_n_8
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.870     2.037    BTN_SCAN/clk_disp
    SLICE_X0Y85          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.598     1.519    BTN_SCAN/clk_disp
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  BTN_SCAN/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.173     1.833    BTN_SCAN/clk_count_reg_n_1_[16]
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  BTN_SCAN/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.878    BTN_SCAN/clk_count[16]_i_2_n_1
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.948 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    BTN_SCAN/clk_count_reg[16]_i_1_n_8
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.870     2.037    BTN_SCAN/clk_disp
    SLICE_X0Y86          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y82      BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y84      BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y84      BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y85      BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y85      BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y85      BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y85      BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y86      BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y85      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y85      BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y85      BTN_SCAN/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y85      BTN_SCAN/clk_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y85      BTN_SCAN/clk_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y85      BTN_SCAN/clk_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y85      BTN_SCAN/clk_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y85      BTN_SCAN/clk_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y86      BTN_SCAN/clk_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y86      BTN_SCAN/clk_count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y82      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y84      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y84      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y82      BTN_SCAN/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y82      BTN_SCAN/clk_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y82      BTN_SCAN/clk_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y83      BTN_SCAN/clk_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y83      BTN_SCAN/clk_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y83      BTN_SCAN/clk_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y83      BTN_SCAN/clk_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       26.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.185ns  (required time - arrival time)
  Source:                 core/register/register_reg[9][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        20.079ns  (logic 4.371ns (21.769%)  route 15.708ns (78.232%))
  Logic Levels:           19  (CARRY4=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=3)
  Clock Path Skew:        -3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 105.157 - 100.000 ) 
    Source Clock Delay      (SCD):    8.549ns = ( 58.549 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.630    58.549    core/register/debug_clk
    SLICE_X14Y71         FDRE                                         r  core/register/register_reg[9][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.524    59.073 r  core/register/register_reg[9][1]/Q
                         net (fo=3, routed)           1.235    60.308    core/register/register_reg[9]_8[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.432 r  core/register/A_EX[1]_i_12/O
                         net (fo=1, routed)           0.000    60.432    core/register/A_EX[1]_i_12_n_1
    SLICE_X14Y72         MUXF7 (Prop_muxf7_I0_O)      0.209    60.641 r  core/register/A_EX_reg[1]_i_6/O
                         net (fo=1, routed)           0.979    61.620    core/register/A_EX_reg[1]_i_6_n_1
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.297    61.917 r  core/register/A_EX[1]_i_3/O
                         net (fo=2, routed)           1.156    63.072    core/hazard_unit/rs1_data_reg[1]
    SLICE_X37Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.196 r  core/hazard_unit/A_EX[1]_i_2/O
                         net (fo=1, routed)           0.154    63.350    core/hazard_unit/A_EX[1]_i_2_n_1
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    63.474 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           1.573    65.048    core/hazard_unit/rs1_data_ID[1]
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.124    65.172 r  core/hazard_unit/IR_ID[31]_i_48/O
                         net (fo=1, routed)           0.000    65.172    core/cmp_ID/S[0]
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.704 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.704    core/cmp_ID/IR_ID_reg[31]_i_31_n_1
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.818 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.818    core/cmp_ID/IR_ID_reg[31]_i_18_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.046 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.631    66.677    core/reg_IF_ID/CO[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.307    66.984 r  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=2, routed)           0.874    67.858    core/ctrl/PCurrent_ID_reg[31]_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I2_O)        0.326    68.184 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=97, routed)          1.417    69.601    core/U1_3/Branch_ctrl
    SLICE_X34Y89         LUT6 (Prop_lut6_I1_O)        0.124    69.725 r  core/U1_3/segment_shift[54]_i_78/O
                         net (fo=1, routed)           0.000    69.725    core/U1_3/segment_shift[54]_i_78_n_1
    SLICE_X34Y89         MUXF7 (Prop_muxf7_I0_O)      0.209    69.934 r  core/U1_3/segment_shift_reg[54]_i_29/O
                         net (fo=1, routed)           0.436    70.369    core/U1_3/segment_shift_reg[54]_i_29_n_1
    SLICE_X34Y88         LUT6 (Prop_lut6_I1_O)        0.297    70.666 r  core/U1_3/segment_shift[54]_i_9/O
                         net (fo=2, routed)           1.132    71.798    DEBUG_CTRL/Test_signal[5]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.124    71.922 f  DEBUG_CTRL/buffer_reg_i_178/O
                         net (fo=6, routed)           0.877    72.799    DEBUG_CTRL/FSM_onehot_state_reg[1]_7
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    72.923 r  DEBUG_CTRL/buffer_reg_i_167/O
                         net (fo=1, routed)           0.872    73.794    DEBUG_CTRL/buffer_reg_i_167_n_1
    SLICE_X8Y72          LUT6 (Prop_lut6_I1_O)        0.124    73.918 r  DEBUG_CTRL/buffer_reg_i_78/O
                         net (fo=1, routed)           0.856    74.774    DEBUG_CTRL/buffer_reg_i_78_n_1
    SLICE_X9Y72          LUT6 (Prop_lut6_I5_O)        0.124    74.898 r  DEBUG_CTRL/buffer_reg_i_24/O
                         net (fo=1, routed)           0.000    74.898    DEBUG_CTRL/buffer_reg_i_24_n_1
    SLICE_X9Y72          MUXF7 (Prop_muxf7_I0_O)      0.212    75.110 r  DEBUG_CTRL/buffer_reg_i_7/O
                         net (fo=1, routed)           3.518    78.629    UART_BUFF/DIADI[2]
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.731   105.157    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.336    
                         clock uncertainty           -0.106   105.230    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.416   104.814    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.814    
                         arrival time                         -78.629    
  -------------------------------------------------------------------
                         slack                                 26.185    

Slack (MET) :             26.666ns  (required time - arrival time)
  Source:                 core/register/register_reg[9][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        19.774ns  (logic 4.164ns (21.058%)  route 15.610ns (78.942%))
  Logic Levels:           18  (CARRY4=3 LUT4=1 LUT5=3 LUT6=9 MUXF7=2)
  Clock Path Skew:        -3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 105.157 - 100.000 ) 
    Source Clock Delay      (SCD):    8.549ns = ( 58.549 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.630    58.549    core/register/debug_clk
    SLICE_X14Y71         FDRE                                         r  core/register/register_reg[9][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.524    59.073 r  core/register/register_reg[9][1]/Q
                         net (fo=3, routed)           1.235    60.308    core/register/register_reg[9]_8[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.432 r  core/register/A_EX[1]_i_12/O
                         net (fo=1, routed)           0.000    60.432    core/register/A_EX[1]_i_12_n_1
    SLICE_X14Y72         MUXF7 (Prop_muxf7_I0_O)      0.209    60.641 r  core/register/A_EX_reg[1]_i_6/O
                         net (fo=1, routed)           0.979    61.620    core/register/A_EX_reg[1]_i_6_n_1
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.297    61.917 r  core/register/A_EX[1]_i_3/O
                         net (fo=2, routed)           1.156    63.072    core/hazard_unit/rs1_data_reg[1]
    SLICE_X37Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.196 r  core/hazard_unit/A_EX[1]_i_2/O
                         net (fo=1, routed)           0.154    63.350    core/hazard_unit/A_EX[1]_i_2_n_1
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    63.474 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           1.573    65.048    core/hazard_unit/rs1_data_ID[1]
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.124    65.172 r  core/hazard_unit/IR_ID[31]_i_48/O
                         net (fo=1, routed)           0.000    65.172    core/cmp_ID/S[0]
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.704 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.704    core/cmp_ID/IR_ID_reg[31]_i_31_n_1
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.818 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.818    core/cmp_ID/IR_ID_reg[31]_i_18_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.046 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.631    66.677    core/reg_IF_ID/CO[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.307    66.984 r  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=2, routed)           0.874    67.858    core/ctrl/PCurrent_ID_reg[31]_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I2_O)        0.326    68.184 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=97, routed)          0.770    68.954    core/U1_3/Branch_ctrl
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124    69.078 f  core/U1_3/segment_shift[6]_i_59/O
                         net (fo=1, routed)           0.000    69.078    core/U1_3/segment_shift[6]_i_59_n_1
    SLICE_X41Y74         MUXF7 (Prop_muxf7_I0_O)      0.212    69.290 f  core/U1_3/segment_shift_reg[6]_i_22/O
                         net (fo=1, routed)           0.446    69.736    core/U1_3/segment_shift_reg[6]_i_22_n_1
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.299    70.035 f  core/U1_3/segment_shift[6]_i_6/O
                         net (fo=2, routed)           1.630    71.664    core/Test_signal[3]
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.124    71.788 f  core/segment_shift[6]_i_2/O
                         net (fo=14, routed)          1.260    73.049    DEBUG_CTRL/debug_data[3]
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.124    73.173 f  DEBUG_CTRL/buffer_reg_i_36/O
                         net (fo=2, routed)           1.049    74.221    DEBUG_CTRL/buffer_reg_i_36_n_1
    SLICE_X7Y71          LUT5 (Prop_lut5_I3_O)        0.124    74.345 r  DEBUG_CTRL/buffer_reg_i_13/O
                         net (fo=2, routed)           0.819    75.164    DEBUG_CTRL/buffer_reg_i_13_n_1
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124    75.288 r  DEBUG_CTRL/buffer_reg_i_4/O
                         net (fo=1, routed)           3.035    78.323    UART_BUFF/DIADI[5]
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.731   105.157    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.336    
                         clock uncertainty           -0.106   105.230    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241   104.989    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.989    
                         arrival time                         -78.323    
  -------------------------------------------------------------------
                         slack                                 26.666    

Slack (MET) :             26.677ns  (required time - arrival time)
  Source:                 core/register/register_reg[9][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        19.762ns  (logic 4.164ns (21.071%)  route 15.598ns (78.930%))
  Logic Levels:           18  (CARRY4=3 LUT4=1 LUT5=3 LUT6=9 MUXF7=2)
  Clock Path Skew:        -3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 105.157 - 100.000 ) 
    Source Clock Delay      (SCD):    8.549ns = ( 58.549 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.630    58.549    core/register/debug_clk
    SLICE_X14Y71         FDRE                                         r  core/register/register_reg[9][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.524    59.073 r  core/register/register_reg[9][1]/Q
                         net (fo=3, routed)           1.235    60.308    core/register/register_reg[9]_8[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.432 r  core/register/A_EX[1]_i_12/O
                         net (fo=1, routed)           0.000    60.432    core/register/A_EX[1]_i_12_n_1
    SLICE_X14Y72         MUXF7 (Prop_muxf7_I0_O)      0.209    60.641 r  core/register/A_EX_reg[1]_i_6/O
                         net (fo=1, routed)           0.979    61.620    core/register/A_EX_reg[1]_i_6_n_1
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.297    61.917 r  core/register/A_EX[1]_i_3/O
                         net (fo=2, routed)           1.156    63.072    core/hazard_unit/rs1_data_reg[1]
    SLICE_X37Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.196 r  core/hazard_unit/A_EX[1]_i_2/O
                         net (fo=1, routed)           0.154    63.350    core/hazard_unit/A_EX[1]_i_2_n_1
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    63.474 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           1.573    65.048    core/hazard_unit/rs1_data_ID[1]
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.124    65.172 r  core/hazard_unit/IR_ID[31]_i_48/O
                         net (fo=1, routed)           0.000    65.172    core/cmp_ID/S[0]
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.704 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.704    core/cmp_ID/IR_ID_reg[31]_i_31_n_1
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.818 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.818    core/cmp_ID/IR_ID_reg[31]_i_18_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.046 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.631    66.677    core/reg_IF_ID/CO[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.307    66.984 r  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=2, routed)           0.874    67.858    core/ctrl/PCurrent_ID_reg[31]_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I2_O)        0.326    68.184 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=97, routed)          0.770    68.954    core/U1_3/Branch_ctrl
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124    69.078 f  core/U1_3/segment_shift[6]_i_59/O
                         net (fo=1, routed)           0.000    69.078    core/U1_3/segment_shift[6]_i_59_n_1
    SLICE_X41Y74         MUXF7 (Prop_muxf7_I0_O)      0.212    69.290 f  core/U1_3/segment_shift_reg[6]_i_22/O
                         net (fo=1, routed)           0.446    69.736    core/U1_3/segment_shift_reg[6]_i_22_n_1
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.299    70.035 f  core/U1_3/segment_shift[6]_i_6/O
                         net (fo=2, routed)           1.630    71.664    core/Test_signal[3]
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.124    71.788 f  core/segment_shift[6]_i_2/O
                         net (fo=14, routed)          1.260    73.049    DEBUG_CTRL/debug_data[3]
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.124    73.173 f  DEBUG_CTRL/buffer_reg_i_36/O
                         net (fo=2, routed)           1.049    74.221    DEBUG_CTRL/buffer_reg_i_36_n_1
    SLICE_X7Y71          LUT5 (Prop_lut5_I3_O)        0.124    74.345 r  DEBUG_CTRL/buffer_reg_i_13/O
                         net (fo=2, routed)           0.824    75.169    DEBUG_CTRL/buffer_reg_i_13_n_1
    SLICE_X7Y69          LUT6 (Prop_lut6_I0_O)        0.124    75.293 r  DEBUG_CTRL/buffer_reg_i_5/O
                         net (fo=1, routed)           3.018    78.311    UART_BUFF/DIADI[4]
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.731   105.157    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.336    
                         clock uncertainty           -0.106   105.230    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241   104.989    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.989    
                         arrival time                         -78.311    
  -------------------------------------------------------------------
                         slack                                 26.677    

Slack (MET) :             26.778ns  (required time - arrival time)
  Source:                 core/register/register_reg[9][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        19.487ns  (logic 4.376ns (22.456%)  route 15.111ns (77.544%))
  Logic Levels:           19  (CARRY4=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=3)
  Clock Path Skew:        -3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 105.157 - 100.000 ) 
    Source Clock Delay      (SCD):    8.549ns = ( 58.549 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.630    58.549    core/register/debug_clk
    SLICE_X14Y71         FDRE                                         r  core/register/register_reg[9][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.524    59.073 r  core/register/register_reg[9][1]/Q
                         net (fo=3, routed)           1.235    60.308    core/register/register_reg[9]_8[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.432 r  core/register/A_EX[1]_i_12/O
                         net (fo=1, routed)           0.000    60.432    core/register/A_EX[1]_i_12_n_1
    SLICE_X14Y72         MUXF7 (Prop_muxf7_I0_O)      0.209    60.641 r  core/register/A_EX_reg[1]_i_6/O
                         net (fo=1, routed)           0.979    61.620    core/register/A_EX_reg[1]_i_6_n_1
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.297    61.917 r  core/register/A_EX[1]_i_3/O
                         net (fo=2, routed)           1.156    63.072    core/hazard_unit/rs1_data_reg[1]
    SLICE_X37Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.196 r  core/hazard_unit/A_EX[1]_i_2/O
                         net (fo=1, routed)           0.154    63.350    core/hazard_unit/A_EX[1]_i_2_n_1
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    63.474 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           1.573    65.048    core/hazard_unit/rs1_data_ID[1]
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.124    65.172 r  core/hazard_unit/IR_ID[31]_i_48/O
                         net (fo=1, routed)           0.000    65.172    core/cmp_ID/S[0]
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.704 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.704    core/cmp_ID/IR_ID_reg[31]_i_31_n_1
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.818 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.818    core/cmp_ID/IR_ID_reg[31]_i_18_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.046 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.631    66.677    core/reg_IF_ID/CO[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.307    66.984 r  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=2, routed)           0.874    67.858    core/ctrl/PCurrent_ID_reg[31]_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I2_O)        0.326    68.184 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=97, routed)          0.770    68.954    core/U1_3/Branch_ctrl
    SLICE_X41Y74         LUT6 (Prop_lut6_I1_O)        0.124    69.078 r  core/U1_3/segment_shift[6]_i_59/O
                         net (fo=1, routed)           0.000    69.078    core/U1_3/segment_shift[6]_i_59_n_1
    SLICE_X41Y74         MUXF7 (Prop_muxf7_I0_O)      0.212    69.290 r  core/U1_3/segment_shift_reg[6]_i_22/O
                         net (fo=1, routed)           0.446    69.736    core/U1_3/segment_shift_reg[6]_i_22_n_1
    SLICE_X37Y73         LUT6 (Prop_lut6_I1_O)        0.299    70.035 r  core/U1_3/segment_shift[6]_i_6/O
                         net (fo=2, routed)           1.630    71.664    core/Test_signal[3]
    SLICE_X5Y69          LUT6 (Prop_lut6_I0_O)        0.124    71.788 r  core/segment_shift[6]_i_2/O
                         net (fo=14, routed)          1.086    72.875    DEBUG_CTRL/debug_data[3]
    SLICE_X12Y71         LUT6 (Prop_lut6_I1_O)        0.124    72.999 f  DEBUG_CTRL/buffer_reg_i_96/O
                         net (fo=2, routed)           0.958    73.957    DEBUG_CTRL/buffer_reg_i_96_n_1
    SLICE_X11Y71         LUT6 (Prop_lut6_I1_O)        0.124    74.081 r  DEBUG_CTRL/buffer_reg_i_92/O
                         net (fo=1, routed)           0.667    74.748    DEBUG_CTRL/buffer_reg_i_92_n_1
    SLICE_X11Y71         LUT6 (Prop_lut6_I1_O)        0.124    74.872 r  DEBUG_CTRL/buffer_reg_i_30/O
                         net (fo=1, routed)           0.000    74.872    DEBUG_CTRL/buffer_reg_i_30_n_1
    SLICE_X11Y71         MUXF7 (Prop_muxf7_I0_O)      0.212    75.084 r  DEBUG_CTRL/buffer_reg_i_9/O
                         net (fo=1, routed)           2.953    78.036    UART_BUFF/DIADI[0]
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.731   105.157    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.336    
                         clock uncertainty           -0.106   105.230    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.416   104.814    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.814    
                         arrival time                         -78.036    
  -------------------------------------------------------------------
                         slack                                 26.778    

Slack (MET) :             26.884ns  (required time - arrival time)
  Source:                 core/register/register_reg[9][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        19.382ns  (logic 4.373ns (22.562%)  route 15.009ns (77.438%))
  Logic Levels:           19  (CARRY4=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=3)
  Clock Path Skew:        -3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 105.157 - 100.000 ) 
    Source Clock Delay      (SCD):    8.549ns = ( 58.549 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.630    58.549    core/register/debug_clk
    SLICE_X14Y71         FDRE                                         r  core/register/register_reg[9][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.524    59.073 r  core/register/register_reg[9][1]/Q
                         net (fo=3, routed)           1.235    60.308    core/register/register_reg[9]_8[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.432 r  core/register/A_EX[1]_i_12/O
                         net (fo=1, routed)           0.000    60.432    core/register/A_EX[1]_i_12_n_1
    SLICE_X14Y72         MUXF7 (Prop_muxf7_I0_O)      0.209    60.641 r  core/register/A_EX_reg[1]_i_6/O
                         net (fo=1, routed)           0.979    61.620    core/register/A_EX_reg[1]_i_6_n_1
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.297    61.917 r  core/register/A_EX[1]_i_3/O
                         net (fo=2, routed)           1.156    63.072    core/hazard_unit/rs1_data_reg[1]
    SLICE_X37Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.196 r  core/hazard_unit/A_EX[1]_i_2/O
                         net (fo=1, routed)           0.154    63.350    core/hazard_unit/A_EX[1]_i_2_n_1
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    63.474 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           1.573    65.048    core/hazard_unit/rs1_data_ID[1]
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.124    65.172 r  core/hazard_unit/IR_ID[31]_i_48/O
                         net (fo=1, routed)           0.000    65.172    core/cmp_ID/S[0]
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.704 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.704    core/cmp_ID/IR_ID_reg[31]_i_31_n_1
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.818 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.818    core/cmp_ID/IR_ID_reg[31]_i_18_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.046 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.631    66.677    core/reg_IF_ID/CO[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.307    66.984 r  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=2, routed)           0.874    67.858    core/ctrl/PCurrent_ID_reg[31]_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I2_O)        0.326    68.184 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=97, routed)          0.821    69.005    core/U1_3/Branch_ctrl
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.124    69.129 r  core/U1_3/segment_shift[38]_i_59/O
                         net (fo=1, routed)           0.000    69.129    core/U1_3/segment_shift[38]_i_59_n_1
    SLICE_X33Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    69.341 r  core/U1_3/segment_shift_reg[38]_i_21/O
                         net (fo=1, routed)           0.436    69.777    core/U1_3/segment_shift_reg[38]_i_21_n_1
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.299    70.076 r  core/U1_3/segment_shift[38]_i_6/O
                         net (fo=2, routed)           1.241    71.317    core/reg_EXE_MEM/Test_signal[11]
    SLICE_X9Y73          LUT6 (Prop_lut6_I0_O)        0.124    71.441 r  core/reg_EXE_MEM/buffer_reg_i_132/O
                         net (fo=9, routed)           0.739    72.180    DEBUG_CTRL/buffer_reg_i_33_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.124    72.304 r  DEBUG_CTRL/buffer_reg_i_101/O
                         net (fo=1, routed)           1.168    73.472    DEBUG_CTRL/buffer_reg_i_101_n_1
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.124    73.596 r  DEBUG_CTRL/buffer_reg_i_33/O
                         net (fo=1, routed)           0.872    74.468    DEBUG_CTRL/buffer_reg_i_33_n_1
    SLICE_X8Y71          LUT6 (Prop_lut6_I1_O)        0.124    74.592 r  DEBUG_CTRL/buffer_reg_i_11/O
                         net (fo=1, routed)           0.000    74.592    DEBUG_CTRL/buffer_reg_i_11_n_1
    SLICE_X8Y71          MUXF7 (Prop_muxf7_I0_O)      0.209    74.801 r  DEBUG_CTRL/buffer_reg_i_3/O
                         net (fo=1, routed)           3.131    77.931    UART_BUFF/DIADI[6]
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.731   105.157    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.336    
                         clock uncertainty           -0.106   105.230    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.414   104.816    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.816    
                         arrival time                         -77.931    
  -------------------------------------------------------------------
                         slack                                 26.884    

Slack (MET) :             26.936ns  (required time - arrival time)
  Source:                 core/register/register_reg[9][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        19.504ns  (logic 4.131ns (21.181%)  route 15.373ns (78.819%))
  Logic Levels:           18  (CARRY4=3 LUT4=1 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 105.157 - 100.000 ) 
    Source Clock Delay      (SCD):    8.549ns = ( 58.549 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.630    58.549    core/register/debug_clk
    SLICE_X14Y71         FDRE                                         r  core/register/register_reg[9][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.524    59.073 r  core/register/register_reg[9][1]/Q
                         net (fo=3, routed)           1.235    60.308    core/register/register_reg[9]_8[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.432 r  core/register/A_EX[1]_i_12/O
                         net (fo=1, routed)           0.000    60.432    core/register/A_EX[1]_i_12_n_1
    SLICE_X14Y72         MUXF7 (Prop_muxf7_I0_O)      0.209    60.641 r  core/register/A_EX_reg[1]_i_6/O
                         net (fo=1, routed)           0.979    61.620    core/register/A_EX_reg[1]_i_6_n_1
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.297    61.917 r  core/register/A_EX[1]_i_3/O
                         net (fo=2, routed)           1.156    63.072    core/hazard_unit/rs1_data_reg[1]
    SLICE_X37Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.196 r  core/hazard_unit/A_EX[1]_i_2/O
                         net (fo=1, routed)           0.154    63.350    core/hazard_unit/A_EX[1]_i_2_n_1
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    63.474 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           1.573    65.048    core/hazard_unit/rs1_data_ID[1]
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.124    65.172 r  core/hazard_unit/IR_ID[31]_i_48/O
                         net (fo=1, routed)           0.000    65.172    core/cmp_ID/S[0]
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.704 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.704    core/cmp_ID/IR_ID_reg[31]_i_31_n_1
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.818 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.818    core/cmp_ID/IR_ID_reg[31]_i_18_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.046 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.631    66.677    core/reg_IF_ID/CO[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.307    66.984 r  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=2, routed)           0.874    67.858    core/ctrl/PCurrent_ID_reg[31]_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I2_O)        0.326    68.184 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=97, routed)          1.170    69.354    core/U1_3/Branch_ctrl
    SLICE_X32Y88         LUT6 (Prop_lut6_I1_O)        0.124    69.478 f  core/U1_3/segment_shift[54]_i_39/O
                         net (fo=2, routed)           0.158    69.636    core/U1_3/segment_shift[54]_i_39_n_1
    SLICE_X32Y88         LUT6 (Prop_lut6_I5_O)        0.124    69.760 f  core/U1_3/segment_shift[54]_i_12/O
                         net (fo=1, routed)           1.054    70.814    core/U1_3_n_57
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.124    70.938 f  core/segment_shift[54]_i_4/O
                         net (fo=9, routed)           0.806    71.743    DEBUG_CTRL/debug_data[20]
    SLICE_X10Y83         LUT5 (Prop_lut5_I1_O)        0.124    71.867 r  DEBUG_CTRL/buffer_reg_i_133/O
                         net (fo=3, routed)           1.149    73.017    DEBUG_CTRL/buffer_reg_i_133_n_1
    SLICE_X8Y74          LUT5 (Prop_lut5_I0_O)        0.150    73.167 f  DEBUG_CTRL/buffer_reg_i_72/O
                         net (fo=1, routed)           0.664    73.831    DEBUG_CTRL/buffer_reg_i_72_n_1
    SLICE_X7Y71          LUT6 (Prop_lut6_I3_O)        0.328    74.159 r  DEBUG_CTRL/buffer_reg_i_23/O
                         net (fo=1, routed)           0.836    74.995    DEBUG_CTRL/buffer_reg_i_23_n_1
    SLICE_X10Y70         LUT6 (Prop_lut6_I5_O)        0.124    75.119 r  DEBUG_CTRL/buffer_reg_i_6/O
                         net (fo=1, routed)           2.934    78.053    UART_BUFF/DIADI[3]
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.731   105.157    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.336    
                         clock uncertainty           -0.106   105.230    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241   104.989    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.989    
                         arrival time                         -78.053    
  -------------------------------------------------------------------
                         slack                                 26.936    

Slack (MET) :             27.032ns  (required time - arrival time)
  Source:                 core/register/register_reg[9][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        19.407ns  (logic 4.699ns (24.213%)  route 14.708ns (75.787%))
  Logic Levels:           20  (CARRY4=3 LUT4=1 LUT5=2 LUT6=10 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -3.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 105.157 - 100.000 ) 
    Source Clock Delay      (SCD):    8.549ns = ( 58.549 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.630    58.549    core/register/debug_clk
    SLICE_X14Y71         FDRE                                         r  core/register/register_reg[9][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.524    59.073 r  core/register/register_reg[9][1]/Q
                         net (fo=3, routed)           1.235    60.308    core/register/register_reg[9]_8[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.432 r  core/register/A_EX[1]_i_12/O
                         net (fo=1, routed)           0.000    60.432    core/register/A_EX[1]_i_12_n_1
    SLICE_X14Y72         MUXF7 (Prop_muxf7_I0_O)      0.209    60.641 r  core/register/A_EX_reg[1]_i_6/O
                         net (fo=1, routed)           0.979    61.620    core/register/A_EX_reg[1]_i_6_n_1
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.297    61.917 r  core/register/A_EX[1]_i_3/O
                         net (fo=2, routed)           1.156    63.072    core/hazard_unit/rs1_data_reg[1]
    SLICE_X37Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.196 r  core/hazard_unit/A_EX[1]_i_2/O
                         net (fo=1, routed)           0.154    63.350    core/hazard_unit/A_EX[1]_i_2_n_1
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    63.474 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           1.573    65.048    core/hazard_unit/rs1_data_ID[1]
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.124    65.172 r  core/hazard_unit/IR_ID[31]_i_48/O
                         net (fo=1, routed)           0.000    65.172    core/cmp_ID/S[0]
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.704 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.704    core/cmp_ID/IR_ID_reg[31]_i_31_n_1
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.818 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.818    core/cmp_ID/IR_ID_reg[31]_i_18_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.046 f  core/cmp_ID/IR_ID_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.631    66.677    core/reg_IF_ID/CO[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.307    66.984 r  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=2, routed)           0.874    67.858    core/ctrl/PCurrent_ID_reg[31]_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I2_O)        0.326    68.184 r  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=97, routed)          1.417    69.601    core/U1_3/Branch_ctrl
    SLICE_X34Y89         LUT6 (Prop_lut6_I1_O)        0.124    69.725 f  core/U1_3/segment_shift[54]_i_78/O
                         net (fo=1, routed)           0.000    69.725    core/U1_3/segment_shift[54]_i_78_n_1
    SLICE_X34Y89         MUXF7 (Prop_muxf7_I0_O)      0.209    69.934 f  core/U1_3/segment_shift_reg[54]_i_29/O
                         net (fo=1, routed)           0.436    70.369    core/U1_3/segment_shift_reg[54]_i_29_n_1
    SLICE_X34Y88         LUT6 (Prop_lut6_I1_O)        0.297    70.666 f  core/U1_3/segment_shift[54]_i_9/O
                         net (fo=2, routed)           1.132    71.798    DEBUG_CTRL/Test_signal[5]
    SLICE_X10Y85         LUT6 (Prop_lut6_I1_O)        0.124    71.922 r  DEBUG_CTRL/buffer_reg_i_178/O
                         net (fo=6, routed)           1.127    73.049    DEBUG_CTRL/FSM_onehot_state_reg[1]_7
    SLICE_X11Y74         LUT6 (Prop_lut6_I2_O)        0.124    73.173 r  DEBUG_CTRL/buffer_reg_i_287/O
                         net (fo=1, routed)           0.479    73.653    DEBUG_CTRL/buffer_reg_i_287_n_1
    SLICE_X10Y74         LUT6 (Prop_lut6_I0_O)        0.124    73.777 r  DEBUG_CTRL/buffer_reg_i_175/O
                         net (fo=1, routed)           0.000    73.777    DEBUG_CTRL/buffer_reg_i_175_n_1
    SLICE_X10Y74         MUXF7 (Prop_muxf7_I1_O)      0.247    74.024 r  DEBUG_CTRL/buffer_reg_i_83/O
                         net (fo=1, routed)           0.000    74.024    DEBUG_CTRL/buffer_reg_i_83_n_1
    SLICE_X10Y74         MUXF8 (Prop_muxf8_I0_O)      0.098    74.122 r  DEBUG_CTRL/buffer_reg_i_27/O
                         net (fo=1, routed)           0.813    74.935    DEBUG_CTRL/buffer_reg_i_27_n_1
    SLICE_X8Y70          LUT6 (Prop_lut6_I2_O)        0.319    75.254 r  DEBUG_CTRL/buffer_reg_i_8/O
                         net (fo=1, routed)           2.703    77.956    UART_BUFF/DIADI[1]
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.731   105.157    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.336    
                         clock uncertainty           -0.106   105.230    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241   104.989    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.989    
                         arrival time                         -77.956    
  -------------------------------------------------------------------
                         slack                                 27.032    

Slack (MET) :             37.535ns  (required time - arrival time)
  Source:                 core/register/register_reg[9][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.106ns  (logic 3.157ns (26.079%)  route 8.949ns (73.921%))
  Logic Levels:           12  (CARRY4=3 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.858ns = ( 107.858 - 100.000 ) 
    Source Clock Delay      (SCD):    8.549ns = ( 58.549 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.630    58.549    core/register/debug_clk
    SLICE_X14Y71         FDRE                                         r  core/register/register_reg[9][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.524    59.073 r  core/register/register_reg[9][1]/Q
                         net (fo=3, routed)           1.235    60.308    core/register/register_reg[9]_8[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.432 r  core/register/A_EX[1]_i_12/O
                         net (fo=1, routed)           0.000    60.432    core/register/A_EX[1]_i_12_n_1
    SLICE_X14Y72         MUXF7 (Prop_muxf7_I0_O)      0.209    60.641 r  core/register/A_EX_reg[1]_i_6/O
                         net (fo=1, routed)           0.979    61.620    core/register/A_EX_reg[1]_i_6_n_1
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.297    61.917 r  core/register/A_EX[1]_i_3/O
                         net (fo=2, routed)           1.156    63.072    core/hazard_unit/rs1_data_reg[1]
    SLICE_X37Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.196 r  core/hazard_unit/A_EX[1]_i_2/O
                         net (fo=1, routed)           0.154    63.350    core/hazard_unit/A_EX[1]_i_2_n_1
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    63.474 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           1.573    65.048    core/hazard_unit/rs1_data_ID[1]
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.124    65.172 r  core/hazard_unit/IR_ID[31]_i_48/O
                         net (fo=1, routed)           0.000    65.172    core/cmp_ID/S[0]
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.704 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.704    core/cmp_ID/IR_ID_reg[31]_i_31_n_1
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.818 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.818    core/cmp_ID/IR_ID_reg[31]_i_18_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.046 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.631    66.677    core/reg_IF_ID/CO[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.307    66.984 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=2, routed)           0.874    67.858    core/ctrl/PCurrent_ID_reg[31]_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I2_O)        0.326    68.184 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=97, routed)          0.991    69.175    core/reg_IF_ID/Branch_ctrl
    SLICE_X32Y85         LUT3 (Prop_lut3_I0_O)        0.124    69.299 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.356    70.655    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_1
    SLICE_X36Y73         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.501   107.858    core/reg_IF_ID/debug_clk
    SLICE_X36Y73         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[1]/C
                         clock pessimism              0.642   108.500    
                         clock uncertainty           -0.106   108.394    
    SLICE_X36Y73         FDRE (Setup_fdre_C_CE)      -0.205   108.189    core/reg_IF_ID/PCurrent_ID_reg[1]
  -------------------------------------------------------------------
                         required time                        108.189    
                         arrival time                         -70.655    
  -------------------------------------------------------------------
                         slack                                 37.535    

Slack (MET) :             37.569ns  (required time - arrival time)
  Source:                 core/register/register_reg[9][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        12.017ns  (logic 3.151ns (26.221%)  route 8.866ns (73.779%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.863ns = ( 107.863 - 100.000 ) 
    Source Clock Delay      (SCD):    8.549ns = ( 58.549 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.630    58.549    core/register/debug_clk
    SLICE_X14Y71         FDRE                                         r  core/register/register_reg[9][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.524    59.073 r  core/register/register_reg[9][1]/Q
                         net (fo=3, routed)           1.235    60.308    core/register/register_reg[9]_8[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.432 r  core/register/A_EX[1]_i_12/O
                         net (fo=1, routed)           0.000    60.432    core/register/A_EX[1]_i_12_n_1
    SLICE_X14Y72         MUXF7 (Prop_muxf7_I0_O)      0.209    60.641 r  core/register/A_EX_reg[1]_i_6/O
                         net (fo=1, routed)           0.979    61.620    core/register/A_EX_reg[1]_i_6_n_1
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.297    61.917 r  core/register/A_EX[1]_i_3/O
                         net (fo=2, routed)           1.156    63.072    core/hazard_unit/rs1_data_reg[1]
    SLICE_X37Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.196 r  core/hazard_unit/A_EX[1]_i_2/O
                         net (fo=1, routed)           0.154    63.350    core/hazard_unit/A_EX[1]_i_2_n_1
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    63.474 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           1.573    65.048    core/hazard_unit/rs1_data_ID[1]
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.124    65.172 r  core/hazard_unit/IR_ID[31]_i_48/O
                         net (fo=1, routed)           0.000    65.172    core/cmp_ID/S[0]
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.704 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.704    core/cmp_ID/IR_ID_reg[31]_i_31_n_1
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.818 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.818    core/cmp_ID/IR_ID_reg[31]_i_18_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.046 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.631    66.677    core/reg_IF_ID/CO[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.307    66.984 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=2, routed)           0.874    67.858    core/ctrl/PCurrent_ID_reg[31]_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I2_O)        0.326    68.184 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=97, routed)          1.731    69.915    core/reg_IF_ID/Branch_ctrl
    SLICE_X15Y76         LUT2 (Prop_lut2_I1_O)        0.118    70.033 r  core/reg_IF_ID/IR_ID[16]_i_1/O
                         net (fo=1, routed)           0.533    70.566    core/reg_IF_ID/IR_ID[16]_i_1_n_1
    SLICE_X15Y76         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.506   107.863    core/reg_IF_ID/debug_clk
    SLICE_X15Y76         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[16]/C
                         clock pessimism              0.642   108.505    
                         clock uncertainty           -0.106   108.399    
    SLICE_X15Y76         FDRE (Setup_fdre_C_D)       -0.264   108.135    core/reg_IF_ID/IR_ID_reg[16]
  -------------------------------------------------------------------
                         required time                        108.135    
                         arrival time                         -70.566    
  -------------------------------------------------------------------
                         slack                                 37.569    

Slack (MET) :             37.655ns  (required time - arrival time)
  Source:                 core/register/register_reg[9][1]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/IR_ID_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        11.935ns  (logic 3.185ns (26.687%)  route 8.750ns (73.313%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.858ns = ( 107.858 - 100.000 ) 
    Source Clock Delay      (SCD):    8.549ns = ( 58.549 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.294    55.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.152    56.051 f  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.570    56.621    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298    56.919 f  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.630    58.549    core/register/debug_clk
    SLICE_X14Y71         FDRE                                         r  core/register/register_reg[9][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.524    59.073 r  core/register/register_reg[9][1]/Q
                         net (fo=3, routed)           1.235    60.308    core/register/register_reg[9]_8[1]
    SLICE_X14Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.432 r  core/register/A_EX[1]_i_12/O
                         net (fo=1, routed)           0.000    60.432    core/register/A_EX[1]_i_12_n_1
    SLICE_X14Y72         MUXF7 (Prop_muxf7_I0_O)      0.209    60.641 r  core/register/A_EX_reg[1]_i_6/O
                         net (fo=1, routed)           0.979    61.620    core/register/A_EX_reg[1]_i_6_n_1
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.297    61.917 r  core/register/A_EX[1]_i_3/O
                         net (fo=2, routed)           1.156    63.072    core/hazard_unit/rs1_data_reg[1]
    SLICE_X37Y74         LUT4 (Prop_lut4_I0_O)        0.124    63.196 r  core/hazard_unit/A_EX[1]_i_2/O
                         net (fo=1, routed)           0.154    63.350    core/hazard_unit/A_EX[1]_i_2_n_1
    SLICE_X37Y74         LUT5 (Prop_lut5_I0_O)        0.124    63.474 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           1.573    65.048    core/hazard_unit/rs1_data_ID[1]
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.124    65.172 r  core/hazard_unit/IR_ID[31]_i_48/O
                         net (fo=1, routed)           0.000    65.172    core/cmp_ID/S[0]
    SLICE_X37Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    65.704 r  core/cmp_ID/IR_ID_reg[31]_i_31/CO[3]
                         net (fo=1, routed)           0.000    65.704    core/cmp_ID/IR_ID_reg[31]_i_31_n_1
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.818 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.818    core/cmp_ID/IR_ID_reg[31]_i_18_n_1
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.046 r  core/cmp_ID/IR_ID_reg[31]_i_10/CO[2]
                         net (fo=2, routed)           0.631    66.677    core/reg_IF_ID/CO[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I4_O)        0.307    66.984 f  core/reg_IF_ID/IR_ID[31]_i_7/O
                         net (fo=2, routed)           0.874    67.858    core/ctrl/PCurrent_ID_reg[31]_0
    SLICE_X43Y78         LUT6 (Prop_lut6_I2_O)        0.326    68.184 f  core/ctrl/i_/IR_ID[31]_i_4/O
                         net (fo=97, routed)          1.673    69.857    core/reg_IF_ID/Branch_ctrl
    SLICE_X29Y74         LUT2 (Prop_lut2_I1_O)        0.152    70.009 r  core/reg_IF_ID/IR_ID[17]_i_1/O
                         net (fo=1, routed)           0.475    70.484    core/reg_IF_ID/IR_ID[17]_i_1_n_1
    SLICE_X29Y74         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.501   107.858    core/reg_IF_ID/debug_clk
    SLICE_X29Y74         FDRE                                         r  core/reg_IF_ID/IR_ID_reg[17]/C
                         clock pessimism              0.642   108.500    
                         clock uncertainty           -0.106   108.394    
    SLICE_X29Y74         FDRE (Setup_fdre_C_D)       -0.255   108.139    core/reg_IF_ID/IR_ID_reg[17]
  -------------------------------------------------------------------
                         required time                        108.139    
                         arrival time                         -70.484    
  -------------------------------------------------------------------
                         slack                                 37.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.250%)  route 0.162ns (49.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X8Y3           FDRE                                         r  UART_BUFF/tail_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     1.725 r  UART_BUFF/tail_reg[4]/Q
                         net (fo=5, routed)           0.162     1.887    UART_BUFF/tail_reg_n_1_[4]
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.956     2.123    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.504     1.619    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.802    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.176%)  route 0.169ns (50.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X8Y3           FDRE                                         r  UART_BUFF/tail_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     1.725 r  UART_BUFF/tail_reg[5]/Q
                         net (fo=4, routed)           0.169     1.894    UART_BUFF/tail_reg_n_1_[5]
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.956     2.123    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.504     1.619    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.802    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.912%)  route 0.171ns (51.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X8Y3           FDRE                                         r  UART_BUFF/tail_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     1.725 r  UART_BUFF/tail_reg[7]/Q
                         net (fo=3, routed)           0.171     1.896    UART_BUFF/tail_reg_n_1_[7]
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.956     2.123    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.504     1.619    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.802    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 UART_BUFF/tail_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.281%)  route 0.224ns (57.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X8Y3           FDRE                                         r  UART_BUFF/tail_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     1.725 r  UART_BUFF/tail_reg[6]/Q
                         net (fo=4, routed)           0.224     1.949    UART_BUFF/tail_reg_n_1_[6]
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.956     2.123    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism             -0.504     1.619    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.802    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 UART_BUFF/head_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.972%)  route 0.251ns (64.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X9Y3           FDRE                                         r  UART_BUFF/head_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     1.702 r  UART_BUFF/head_reg[4]/Q
                         net (fo=6, routed)           0.251     1.953    UART_BUFF/head[4]
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.957     2.124    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.504     1.620    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.803    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/u_b_h_w_EX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.328%)  route 0.119ns (45.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.506ns
    Source Clock Delay      (SCD):    2.619ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.553     2.619    core/reg_ID_EX/debug_clk
    SLICE_X44Y75         FDRE                                         r  core/reg_ID_EX/u_b_h_w_EX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y75         FDRE (Prop_fdre_C_Q)         0.141     2.760 r  core/reg_ID_EX/u_b_h_w_EX_reg[2]/Q
                         net (fo=1, routed)           0.119     2.879    core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]_1[2]
    SLICE_X46Y75         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.819     3.506    core/reg_EXE_MEM/debug_clk
    SLICE_X46Y75         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/C
                         clock pessimism             -0.854     2.651    
    SLICE_X46Y75         FDRE (Hold_fdre_C_D)         0.063     2.714    core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.890ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.564     2.630    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y86         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     2.794 r  core/reg_EXE_MEM/PCurrent_MEM_reg[31]/Q
                         net (fo=2, routed)           0.067     2.861    core/reg_MEM_WB/D[31]
    SLICE_X34Y86         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.834     3.521    core/reg_MEM_WB/debug_clk
    SLICE_X34Y86         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[31]/C
                         clock pessimism             -0.890     2.630    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.064     2.694    core/reg_MEM_WB/PCurrent_WB_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.724%)  route 0.112ns (44.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.521ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.875ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.565     2.631    core/reg_EXE_MEM/debug_clk
    SLICE_X32Y84         FDRE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.141     2.772 r  core/reg_EXE_MEM/PCurrent_MEM_reg[20]/Q
                         net (fo=2, routed)           0.112     2.884    core/reg_MEM_WB/D[20]
    SLICE_X31Y84         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.834     3.521    core/reg_MEM_WB/debug_clk
    SLICE_X31Y84         FDRE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[20]/C
                         clock pessimism             -0.875     2.645    
    SLICE_X31Y84         FDRE (Hold_fdre_C_D)         0.072     2.717    core/reg_MEM_WB/PCurrent_WB_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.511ns
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.874ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.557     2.623    core/reg_ID_EX/debug_clk
    SLICE_X29Y75         FDRE                                         r  core/reg_ID_EX/IR_EX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     2.764 r  core/reg_ID_EX/IR_EX_reg[6]/Q
                         net (fo=2, routed)           0.097     2.861    core/reg_EXE_MEM/IR_MEM_reg[31]_0[6]
    SLICE_X28Y75         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.824     3.511    core/reg_EXE_MEM/debug_clk
    SLICE_X28Y75         FDRE                                         r  core/reg_EXE_MEM/IR_MEM_reg[6]/C
                         clock pessimism             -0.874     2.636    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.057     2.693    core/reg_EXE_MEM/IR_MEM_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.693    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.513ns
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.044     1.760 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.218     1.978    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.088     2.066 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.557     2.623    core/reg_IF_ID/debug_clk
    SLICE_X33Y76         FDRE                                         r  core/reg_IF_ID/PCurrent_ID_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     2.764 r  core/reg_IF_ID/PCurrent_ID_reg[8]/Q
                         net (fo=4, routed)           0.127     2.891    core/reg_ID_EX/PCurrent_ID[8]
    SLICE_X34Y77         FDRE                                         r  core/reg_ID_EX/PCurrent_EX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.826     3.513    core/reg_ID_EX/debug_clk
    SLICE_X34Y77         FDRE                                         r  core/reg_ID_EX/PCurrent_EX_reg[8]/C
                         clock pessimism             -0.854     2.658    
    SLICE_X34Y77         FDRE (Hold_fdre_C_D)         0.063     2.721    core/reg_ID_EX/PCurrent_EX_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X0Y0      UART_BUFF/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X0Y12     core/RAM/data_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X0Y13     core/RAM/data_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y0      UART_BUFF/buffer_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y12     core/RAM/data_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y13     core/RAM/data_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    FSM_sequential_state_reg[2]_i_1/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    n_0_30994_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y74     core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y74     core/CMU/CACHE/inner_tag_reg_r1_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y73     core/CMU/CACHE/inner_tag_reg_r1_0_63_18_20/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y73     core/CMU/CACHE/inner_tag_reg_r1_0_63_18_20/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y73     core/CMU/CACHE/inner_tag_reg_r1_0_63_18_20/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X34Y73     core/CMU/CACHE/inner_tag_reg_r1_0_63_18_20/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X42Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_6_8/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_9_11/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         50.000      48.750     SLICE_X38Y71     core/CMU/CACHE/inner_tag_reg_r1_0_63_9_11/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 2.454ns (72.500%)  route 0.931ns (27.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.862     5.466    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.920 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.931     8.851    uart_tx_ctrl/D[7]
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.771    15.193    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.180    15.373    
                         clock uncertainty           -0.205    15.169    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)       -0.062    15.107    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 2.454ns (72.497%)  route 0.931ns (27.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.862     5.466    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.920 r  UART_BUFF/buffer_reg/DOBDO[5]
                         net (fo=1, routed)           0.931     8.851    uart_tx_ctrl/D[5]
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.771    15.193    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.180    15.373    
                         clock uncertainty           -0.205    15.169    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)       -0.058    15.111    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 2.454ns (73.298%)  route 0.894ns (26.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.862     5.466    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.920 r  UART_BUFF/buffer_reg/DOBDO[3]
                         net (fo=1, routed)           0.894     8.814    uart_tx_ctrl/D[3]
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.771    15.193    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.180    15.373    
                         clock uncertainty           -0.205    15.169    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)       -0.093    15.076    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.281ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 2.454ns (72.729%)  route 0.920ns (27.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.862     5.466    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.920 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.920     8.840    uart_tx_ctrl/D[6]
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.771    15.193    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.180    15.373    
                         clock uncertainty           -0.205    15.169    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)       -0.047    15.122    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  6.281    

Slack (MET) :             6.395ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 2.454ns (76.048%)  route 0.773ns (23.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.862     5.466    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.920 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.773     8.693    uart_tx_ctrl/D[2]
    SLICE_X5Y0           FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.771    15.193    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.180    15.373    
                         clock uncertainty           -0.205    15.169    
    SLICE_X5Y0           FDRE (Setup_fdre_C_D)       -0.081    15.088    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  6.395    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.193ns  (logic 2.454ns (76.858%)  route 0.739ns (23.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.862     5.466    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.920 r  UART_BUFF/buffer_reg/DOBDO[1]
                         net (fo=1, routed)           0.739     8.659    uart_tx_ctrl/D[1]
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.771    15.193    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.180    15.373    
                         clock uncertainty           -0.205    15.169    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)       -0.095    15.074    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.416ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 2.454ns (76.215%)  route 0.766ns (23.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.862     5.466    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.920 r  UART_BUFF/buffer_reg/DOBDO[0]
                         net (fo=1, routed)           0.766     8.686    uart_tx_ctrl/D[0]
    SLICE_X5Y0           FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.771    15.193    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.373    
                         clock uncertainty           -0.205    15.169    
    SLICE_X5Y0           FDRE (Setup_fdre_C_D)       -0.067    15.102    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -8.686    
  -------------------------------------------------------------------
                         slack                                  6.416    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 2.454ns (79.366%)  route 0.638ns (20.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.466ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.862     5.466    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.920 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.638     8.558    uart_tx_ctrl/D[4]
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.771    15.193    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.180    15.373    
                         clock uncertainty           -0.205    15.169    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)       -0.061    15.108    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.550    

Slack (MET) :             7.134ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.580ns (22.186%)  route 2.034ns (77.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 15.194 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.898     5.503    UART_BUFF/clk_cpu
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.456     5.959 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          2.034     7.993    uart_tx_ctrl/E[0]
    SLICE_X2Y1           LUT6 (Prop_lut6_I3_O)        0.124     8.117 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     8.117    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_1
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.772    15.194    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.180    15.374    
                         clock uncertainty           -0.205    15.170    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)        0.081    15.251    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  7.134    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.456ns (24.657%)  route 1.393ns (75.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.898     5.503    UART_BUFF/clk_cpu
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.456     5.959 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.393     7.352    uart_tx_ctrl/E[0]
    SLICE_X5Y0           FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.771    15.193    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.373    
                         clock uncertainty           -0.205    15.169    
    SLICE_X5Y0           FDRE (Setup_fdre_C_CE)      -0.205    14.964    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  7.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.273%)  route 0.591ns (80.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.669     1.591    UART_BUFF/clk_cpu
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.732 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.591     2.323    uart_tx_ctrl/E[0]
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.947     2.112    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.866    
                         clock uncertainty            0.205     2.071    
    SLICE_X5Y1           FDRE (Hold_fdre_C_CE)       -0.039     2.032    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.273%)  route 0.591ns (80.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.669     1.591    UART_BUFF/clk_cpu
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.732 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.591     2.323    uart_tx_ctrl/E[0]
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.947     2.112    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.866    
                         clock uncertainty            0.205     2.071    
    SLICE_X5Y1           FDRE (Hold_fdre_C_CE)       -0.039     2.032    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.273%)  route 0.591ns (80.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.669     1.591    UART_BUFF/clk_cpu
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.732 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.591     2.323    uart_tx_ctrl/E[0]
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.947     2.112    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.866    
                         clock uncertainty            0.205     2.071    
    SLICE_X5Y1           FDRE (Hold_fdre_C_CE)       -0.039     2.032    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.273%)  route 0.591ns (80.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.669     1.591    UART_BUFF/clk_cpu
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.732 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.591     2.323    uart_tx_ctrl/E[0]
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.947     2.112    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.866    
                         clock uncertainty            0.205     2.071    
    SLICE_X5Y1           FDRE (Hold_fdre_C_CE)       -0.039     2.032    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.273%)  route 0.591ns (80.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.669     1.591    UART_BUFF/clk_cpu
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.732 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.591     2.323    uart_tx_ctrl/E[0]
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.947     2.112    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.866    
                         clock uncertainty            0.205     2.071    
    SLICE_X5Y1           FDRE (Hold_fdre_C_CE)       -0.039     2.032    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.141ns (19.273%)  route 0.591ns (80.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.669     1.591    UART_BUFF/clk_cpu
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.732 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.591     2.323    uart_tx_ctrl/E[0]
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.947     2.112    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.866    
                         clock uncertainty            0.205     2.071    
    SLICE_X5Y1           FDRE (Hold_fdre_C_CE)       -0.039     2.032    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.585ns (67.319%)  route 0.284ns (32.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.683     1.604    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     2.189 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.284     2.473    uart_tx_ctrl/D[4]
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.947     2.112    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.866    
                         clock uncertainty            0.205     2.071    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.070     2.141    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.751%)  route 0.653ns (82.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.669     1.591    UART_BUFF/clk_cpu
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.732 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.653     2.385    uart_tx_ctrl/E[0]
    SLICE_X5Y0           FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.947     2.112    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.866    
                         clock uncertainty            0.205     2.071    
    SLICE_X5Y0           FDRE (Hold_fdre_C_CE)       -0.039     2.032    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.141ns (17.751%)  route 0.653ns (82.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.669     1.591    UART_BUFF/clk_cpu
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     1.732 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.653     2.385    uart_tx_ctrl/E[0]
    SLICE_X5Y0           FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.947     2.112    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.866    
                         clock uncertainty            0.205     2.071    
    SLICE_X5Y0           FDRE (Hold_fdre_C_CE)       -0.039     2.032    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.585ns (64.369%)  route 0.324ns (35.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.604ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.683     1.604    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.189 r  UART_BUFF/buffer_reg/DOBDO[0]
                         net (fo=1, routed)           0.324     2.513    uart_tx_ctrl/D[0]
    SLICE_X5Y0           FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.947     2.112    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.866    
                         clock uncertainty            0.205     2.071    
    SLICE_X5Y0           FDRE (Hold_fdre_C_D)         0.070     2.141    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.372    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.600ns  (logic 2.000ns (43.480%)  route 2.600ns (56.520%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 105.194 - 100.000 ) 
    Source Clock Delay      (SCD):    5.503ns = ( 95.503 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.900    95.503    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    96.021 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.697    96.718    uart_tx_ctrl/txState[0]
    SLICE_X2Y1           LUT4 (Prop_lut4_I0_O)        0.146    96.864 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.812    97.677    UART_BUFF/update_head
    SLICE_X9Y3           LUT6 (Prop_lut6_I3_O)        0.328    98.005 r  UART_BUFF/full0_carry_i_4/O
                         net (fo=1, routed)           0.524    98.529    UART_BUFF/full0_carry_i_4_n_1
    SLICE_X6Y3           LUT5 (Prop_lut5_I0_O)        0.124    98.653 r  UART_BUFF/full0_carry_i_2/O
                         net (fo=1, routed)           0.000    98.653    UART_BUFF/full0_carry_i_2_n_1
    SLICE_X6Y3           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    99.227 r  UART_BUFF/full0_carry/CO[2]
                         net (fo=1, routed)           0.566    99.793    uart_tx_ctrl/full_reg[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I2_O)        0.310   100.103 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000   100.103    UART_BUFF/full_reg_0
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.769   105.194    UART_BUFF/clk_cpu
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism              0.180   105.374    
                         clock uncertainty           -0.205   105.170    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)        0.031   105.201    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                        105.201    
                         arrival time                        -100.103    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.143ns  (logic 0.668ns (31.175%)  route 1.475ns (68.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.158ns = ( 105.158 - 100.000 ) 
    Source Clock Delay      (SCD):    5.503ns = ( 95.503 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.900    95.503    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    96.021 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.884    96.905    UART_BUFF/txState[0]
    SLICE_X3Y1           LUT5 (Prop_lut5_I3_O)        0.150    97.055 r  UART_BUFF/buffer_reg_i_2/O
                         net (fo=1, routed)           0.591    97.645    UART_BUFF/buffer_reg_i_2_n_1
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.732   105.158    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism              0.180   105.338    
                         clock uncertainty           -0.205   105.133    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.651   104.482    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.482    
                         arrival time                         -97.645    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.963ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.215ns  (logic 0.664ns (29.979%)  route 1.551ns (70.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 105.114 - 100.000 ) 
    Source Clock Delay      (SCD):    5.503ns = ( 95.503 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.900    95.503    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    96.021 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.697    96.718    uart_tx_ctrl/txState[0]
    SLICE_X2Y1           LUT4 (Prop_lut4_I0_O)        0.146    96.864 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.853    97.718    UART_BUFF/update_head
    SLICE_X9Y3           FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.689   105.114    UART_BUFF/clk_cpu
    SLICE_X9Y3           FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism              0.180   105.294    
                         clock uncertainty           -0.205   105.090    
    SLICE_X9Y3           FDRE (Setup_fdre_C_CE)      -0.409   104.681    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                        104.681    
                         arrival time                         -97.718    
  -------------------------------------------------------------------
                         slack                                  6.963    

Slack (MET) :             6.963ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.215ns  (logic 0.664ns (29.979%)  route 1.551ns (70.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 105.114 - 100.000 ) 
    Source Clock Delay      (SCD):    5.503ns = ( 95.503 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.900    95.503    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    96.021 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.697    96.718    uart_tx_ctrl/txState[0]
    SLICE_X2Y1           LUT4 (Prop_lut4_I0_O)        0.146    96.864 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.853    97.718    UART_BUFF/update_head
    SLICE_X9Y3           FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.689   105.114    UART_BUFF/clk_cpu
    SLICE_X9Y3           FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism              0.180   105.294    
                         clock uncertainty           -0.205   105.090    
    SLICE_X9Y3           FDRE (Setup_fdre_C_CE)      -0.409   104.681    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                        104.681    
                         arrival time                         -97.718    
  -------------------------------------------------------------------
                         slack                                  6.963    

Slack (MET) :             7.330ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.366ns  (logic 0.642ns (27.139%)  route 1.724ns (72.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns = ( 105.194 - 100.000 ) 
    Source Clock Delay      (SCD):    5.503ns = ( 95.503 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.900    95.503    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    96.021 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.724    97.744    UART_BUFF/txState[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.124    97.868 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000    97.868    UART_BUFF/send_i_1_n_1
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.769   105.194    UART_BUFF/clk_cpu
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism              0.180   105.374    
                         clock uncertainty           -0.205   105.170    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)        0.029   105.199    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                        105.199    
                         arrival time                         -97.868    
  -------------------------------------------------------------------
                         slack                                  7.330    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.923ns  (logic 0.664ns (34.523%)  route 1.259ns (65.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 105.192 - 100.000 ) 
    Source Clock Delay      (SCD):    5.503ns = ( 95.503 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.900    95.503    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    96.021 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.697    96.718    uart_tx_ctrl/txState[0]
    SLICE_X2Y1           LUT4 (Prop_lut4_I0_O)        0.146    96.864 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.562    97.426    UART_BUFF/update_head
    SLICE_X6Y4           FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.767   105.192    UART_BUFF/clk_cpu
    SLICE_X6Y4           FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism              0.180   105.372    
                         clock uncertainty           -0.205   105.168    
    SLICE_X6Y4           FDRE (Setup_fdre_C_CE)      -0.373   104.795    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                        104.795    
                         arrival time                         -97.426    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.923ns  (logic 0.664ns (34.523%)  route 1.259ns (65.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 105.192 - 100.000 ) 
    Source Clock Delay      (SCD):    5.503ns = ( 95.503 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.900    95.503    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    96.021 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.697    96.718    uart_tx_ctrl/txState[0]
    SLICE_X2Y1           LUT4 (Prop_lut4_I0_O)        0.146    96.864 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.562    97.426    UART_BUFF/update_head
    SLICE_X6Y4           FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.767   105.192    UART_BUFF/clk_cpu
    SLICE_X6Y4           FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism              0.180   105.372    
                         clock uncertainty           -0.205   105.168    
    SLICE_X6Y4           FDRE (Setup_fdre_C_CE)      -0.373   104.795    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                        104.795    
                         arrival time                         -97.426    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.908ns  (logic 0.664ns (34.806%)  route 1.244ns (65.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 105.192 - 100.000 ) 
    Source Clock Delay      (SCD):    5.503ns = ( 95.503 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.900    95.503    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    96.021 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.697    96.718    uart_tx_ctrl/txState[0]
    SLICE_X2Y1           LUT4 (Prop_lut4_I0_O)        0.146    96.864 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.546    97.410    UART_BUFF/update_head
    SLICE_X6Y3           FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.767   105.192    UART_BUFF/clk_cpu
    SLICE_X6Y3           FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism              0.180   105.372    
                         clock uncertainty           -0.205   105.168    
    SLICE_X6Y3           FDRE (Setup_fdre_C_CE)      -0.373   104.795    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                        104.795    
                         arrival time                         -97.410    
  -------------------------------------------------------------------
                         slack                                  7.384    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.887ns  (logic 0.664ns (35.186%)  route 1.223ns (64.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 105.193 - 100.000 ) 
    Source Clock Delay      (SCD):    5.503ns = ( 95.503 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.900    95.503    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    96.021 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.697    96.718    uart_tx_ctrl/txState[0]
    SLICE_X2Y1           LUT4 (Prop_lut4_I0_O)        0.146    96.864 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.526    97.390    UART_BUFF/update_head
    SLICE_X6Y2           FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.768   105.193    UART_BUFF/clk_cpu
    SLICE_X6Y2           FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism              0.180   105.373    
                         clock uncertainty           -0.205   105.169    
    SLICE_X6Y2           FDRE (Setup_fdre_C_CE)      -0.373   104.796    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                        104.796    
                         arrival time                         -97.390    
  -------------------------------------------------------------------
                         slack                                  7.406    

Slack (MET) :             7.406ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        1.887ns  (logic 0.664ns (35.186%)  route 1.223ns (64.814%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 105.193 - 100.000 ) 
    Source Clock Delay      (SCD):    5.503ns = ( 95.503 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.900    95.503    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518    96.021 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.697    96.718    uart_tx_ctrl/txState[0]
    SLICE_X2Y1           LUT4 (Prop_lut4_I0_O)        0.146    96.864 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.526    97.390    UART_BUFF/update_head
    SLICE_X6Y2           FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.768   105.193    UART_BUFF/clk_cpu
    SLICE_X6Y2           FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism              0.180   105.373    
                         clock uncertainty           -0.205   105.169    
    SLICE_X6Y2           FDRE (Setup_fdre_C_CE)      -0.373   104.796    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                        104.796    
                         arrival time                         -97.390    
  -------------------------------------------------------------------
                         slack                                  7.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.213ns (30.091%)  route 0.495ns (69.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.671     1.591    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.755 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.194     1.949    UART_BUFF/txState[1]
    SLICE_X3Y1           LUT5 (Prop_lut5_I2_O)        0.049     1.998 r  UART_BUFF/buffer_reg_i_2/O
                         net (fo=1, routed)           0.301     2.299    UART_BUFF/buffer_reg_i_2_n_1
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.957     2.124    UART_BUFF/clk_cpu
    RAMB18_X0Y0          RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.245     1.879    
                         clock uncertainty            0.205     2.083    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.029     2.112    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.209ns (27.054%)  route 0.564ns (72.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.671     1.591    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.755 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.564     2.318    UART_BUFF/txState[1]
    SLICE_X3Y1           LUT6 (Prop_lut6_I2_O)        0.045     2.363 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.363    UART_BUFF/send_i_1_n_1
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.946     2.113    UART_BUFF/clk_cpu
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.867    
                         clock uncertainty            0.205     2.072    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.091     2.163    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.207ns (32.671%)  route 0.427ns (67.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.671     1.591    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.755 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.204     1.959    uart_tx_ctrl/txState[1]
    SLICE_X2Y1           LUT4 (Prop_lut4_I1_O)        0.043     2.002 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.223     2.225    UART_BUFF/update_head
    SLICE_X6Y2           FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.945     2.112    UART_BUFF/clk_cpu
    SLICE_X6Y2           FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism             -0.245     1.866    
                         clock uncertainty            0.205     2.071    
    SLICE_X6Y2           FDRE (Hold_fdre_C_CE)       -0.082     1.989    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.207ns (32.671%)  route 0.427ns (67.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.671     1.591    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.755 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.204     1.959    uart_tx_ctrl/txState[1]
    SLICE_X2Y1           LUT4 (Prop_lut4_I1_O)        0.043     2.002 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.223     2.225    UART_BUFF/update_head
    SLICE_X6Y2           FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.945     2.112    UART_BUFF/clk_cpu
    SLICE_X6Y2           FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism             -0.245     1.866    
                         clock uncertainty            0.205     2.071    
    SLICE_X6Y2           FDRE (Hold_fdre_C_CE)       -0.082     1.989    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.207ns (32.671%)  route 0.427ns (67.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.671     1.591    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.755 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.204     1.959    uart_tx_ctrl/txState[1]
    SLICE_X2Y1           LUT4 (Prop_lut4_I1_O)        0.043     2.002 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.223     2.225    UART_BUFF/update_head
    SLICE_X6Y2           FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.945     2.112    UART_BUFF/clk_cpu
    SLICE_X6Y2           FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism             -0.245     1.866    
                         clock uncertainty            0.205     2.071    
    SLICE_X6Y2           FDRE (Hold_fdre_C_CE)       -0.082     1.989    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.207ns (32.402%)  route 0.432ns (67.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.671     1.591    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.755 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.204     1.959    uart_tx_ctrl/txState[1]
    SLICE_X2Y1           LUT4 (Prop_lut4_I1_O)        0.043     2.002 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.228     2.230    UART_BUFF/update_head
    SLICE_X6Y4           FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.944     2.111    UART_BUFF/clk_cpu
    SLICE_X6Y4           FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism             -0.245     1.865    
                         clock uncertainty            0.205     2.070    
    SLICE_X6Y4           FDRE (Hold_fdre_C_CE)       -0.082     1.988    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.207ns (32.402%)  route 0.432ns (67.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.671     1.591    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.755 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.204     1.959    uart_tx_ctrl/txState[1]
    SLICE_X2Y1           LUT4 (Prop_lut4_I1_O)        0.043     2.002 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.228     2.230    UART_BUFF/update_head
    SLICE_X6Y4           FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.944     2.111    UART_BUFF/clk_cpu
    SLICE_X6Y4           FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism             -0.245     1.865    
                         clock uncertainty            0.205     2.070    
    SLICE_X6Y4           FDRE (Hold_fdre_C_CE)       -0.082     1.988    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.207ns (31.546%)  route 0.449ns (68.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.671     1.591    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.755 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.204     1.959    uart_tx_ctrl/txState[1]
    SLICE_X2Y1           LUT4 (Prop_lut4_I1_O)        0.043     2.002 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.245     2.247    UART_BUFF/update_head
    SLICE_X6Y3           FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.944     2.111    UART_BUFF/clk_cpu
    SLICE_X6Y3           FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism             -0.245     1.865    
                         clock uncertainty            0.205     2.070    
    SLICE_X6Y3           FDRE (Hold_fdre_C_CE)       -0.082     1.988    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.209ns (22.742%)  route 0.710ns (77.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.671     1.591    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.755 r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.710     2.465    uart_tx_ctrl/txState[0]
    SLICE_X3Y1           LUT6 (Prop_lut6_I1_O)        0.045     2.510 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000     2.510    UART_BUFF/full_reg_0
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.946     2.113    UART_BUFF/clk_cpu
    SLICE_X3Y1           FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism             -0.245     1.867    
                         clock uncertainty            0.205     2.072    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.092     2.164    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.207ns (25.324%)  route 0.610ns (74.676%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.671     1.591    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.755 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.204     1.959    uart_tx_ctrl/txState[1]
    SLICE_X2Y1           LUT4 (Prop_lut4_I1_O)        0.043     2.002 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.406     2.408    UART_BUFF/update_head
    SLICE_X9Y3           FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.914     2.081    UART_BUFF/clk_cpu
    SLICE_X9Y3           FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X9Y3           FDRE (Hold_fdre_C_CE)       -0.105     1.935    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.473    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       16.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.578ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        3.005ns  (logic 0.580ns (19.300%)  route 2.425ns (80.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 105.017 - 100.000 ) 
    Source Clock Delay      (SCD):    5.317ns = ( 85.317 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.712    85.317    BTN_SCAN/clk_disp
    SLICE_X0Y81          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456    85.773 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           2.425    88.198    DEBUG_CTRL/LED_OBUF[8]
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.124    88.322 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000    88.322    DEBUG_CTRL/start_i_1_n_1
    SLICE_X3Y70          FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.591   105.017    DEBUG_CTRL/clk_cpu
    SLICE_X3Y70          FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism              0.079   105.095    
                         clock uncertainty           -0.226   104.869    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)        0.031   104.900    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                        104.900    
                         arrival time                         -88.322    
  -------------------------------------------------------------------
                         slack                                 16.578    

Slack (MET) :             17.405ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.177ns  (logic 0.580ns (26.644%)  route 1.597ns (73.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 105.017 - 100.000 ) 
    Source Clock Delay      (SCD):    5.317ns = ( 85.317 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.712    85.317    BTN_SCAN/clk_disp
    SLICE_X0Y81          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456    85.773 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           1.597    87.370    BTN_SCAN/LED_OBUF[0]
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.124    87.494 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000    87.494    DEBUG_CTRL/done_reg_0
    SLICE_X3Y70          FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.591   105.017    DEBUG_CTRL/clk_cpu
    SLICE_X3Y70          FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism              0.079   105.095    
                         clock uncertainty           -0.226   104.869    
    SLICE_X3Y70          FDRE (Setup_fdre_C_D)        0.029   104.898    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                        104.898    
                         arrival time                         -87.494    
  -------------------------------------------------------------------
                         slack                                 17.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.186ns (22.042%)  route 0.658ns (77.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.595     1.516    BTN_SCAN/clk_disp
    SLICE_X0Y81          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           0.658     2.315    BTN_SCAN/LED_OBUF[0]
    SLICE_X3Y70          LUT5 (Prop_lut5_I0_O)        0.045     2.360 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     2.360    DEBUG_CTRL/done_reg_0
    SLICE_X3Y70          FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.864     2.031    DEBUG_CTRL/clk_cpu
    SLICE_X3Y70          FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism             -0.190     1.841    
                         clock uncertainty            0.226     2.067    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.091     2.158    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.186ns (14.327%)  route 1.112ns (85.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.595     1.516    BTN_SCAN/clk_disp
    SLICE_X0Y81          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=6, routed)           1.112     2.770    DEBUG_CTRL/LED_OBUF[8]
    SLICE_X3Y70          LUT6 (Prop_lut6_I1_O)        0.045     2.815 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     2.815    DEBUG_CTRL/start_i_1_n_1
    SLICE_X3Y70          FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.864     2.031    DEBUG_CTRL/clk_cpu
    SLICE_X3Y70          FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism             -0.190     1.841    
                         clock uncertainty            0.226     2.067    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.092     2.159    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  0.656    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       92.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.014ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.096ns  (logic 0.478ns (4.734%)  route 9.618ns (95.266%))
  Logic Levels:           0  
  Clock Path Skew:        2.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.863ns = ( 107.863 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.645     5.250    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.478     5.728 f  rst_all_reg/Q
                         net (fo=1321, routed)        9.618    15.346    core/REG_PC/rst_all
    SLICE_X31Y80         FDCE                                         f  core/REG_PC/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.506   107.863    core/REG_PC/debug_clk
    SLICE_X31Y80         FDCE                                         r  core/REG_PC/Q_reg[17]/C
                         clock pessimism              0.179   108.042    
                         clock uncertainty           -0.106   107.936    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.576   107.360    core/REG_PC/Q_reg[17]
  -------------------------------------------------------------------
                         required time                        107.360    
                         arrival time                         -15.346    
  -------------------------------------------------------------------
                         slack                                 92.014    

Slack (MET) :             92.014ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.096ns  (logic 0.478ns (4.734%)  route 9.618ns (95.266%))
  Logic Levels:           0  
  Clock Path Skew:        2.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.863ns = ( 107.863 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.645     5.250    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.478     5.728 f  rst_all_reg/Q
                         net (fo=1321, routed)        9.618    15.346    core/REG_PC/rst_all
    SLICE_X31Y80         FDCE                                         f  core/REG_PC/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.506   107.863    core/REG_PC/debug_clk
    SLICE_X31Y80         FDCE                                         r  core/REG_PC/Q_reg[18]/C
                         clock pessimism              0.179   108.042    
                         clock uncertainty           -0.106   107.936    
    SLICE_X31Y80         FDCE (Recov_fdce_C_CLR)     -0.576   107.360    core/REG_PC/Q_reg[18]
  -------------------------------------------------------------------
                         required time                        107.360    
                         arrival time                         -15.346    
  -------------------------------------------------------------------
                         slack                                 92.014    

Slack (MET) :             92.170ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[29]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.947ns  (logic 0.478ns (4.806%)  route 9.469ns (95.194%))
  Logic Levels:           0  
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.869ns = ( 107.869 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.645     5.250    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.478     5.728 f  rst_all_reg/Q
                         net (fo=1321, routed)        9.469    15.196    core/REG_PC/rst_all
    SLICE_X32Y85         FDCE                                         f  core/REG_PC/Q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.512   107.869    core/REG_PC/debug_clk
    SLICE_X32Y85         FDCE                                         r  core/REG_PC/Q_reg[29]/C
                         clock pessimism              0.179   108.048    
                         clock uncertainty           -0.106   107.942    
    SLICE_X32Y85         FDCE (Recov_fdce_C_CLR)     -0.576   107.366    core/REG_PC/Q_reg[29]
  -------------------------------------------------------------------
                         required time                        107.366    
                         arrival time                         -15.196    
  -------------------------------------------------------------------
                         slack                                 92.170    

Slack (MET) :             92.170ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[30]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.947ns  (logic 0.478ns (4.806%)  route 9.469ns (95.194%))
  Logic Levels:           0  
  Clock Path Skew:        2.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.869ns = ( 107.869 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.645     5.250    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.478     5.728 f  rst_all_reg/Q
                         net (fo=1321, routed)        9.469    15.196    core/REG_PC/rst_all
    SLICE_X32Y85         FDCE                                         f  core/REG_PC/Q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.512   107.869    core/REG_PC/debug_clk
    SLICE_X32Y85         FDCE                                         r  core/REG_PC/Q_reg[30]/C
                         clock pessimism              0.179   108.048    
                         clock uncertainty           -0.106   107.942    
    SLICE_X32Y85         FDCE (Recov_fdce_C_CLR)     -0.576   107.366    core/REG_PC/Q_reg[30]
  -------------------------------------------------------------------
                         required time                        107.366    
                         arrival time                         -15.196    
  -------------------------------------------------------------------
                         slack                                 92.170    

Slack (MET) :             92.638ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 0.478ns (5.050%)  route 8.988ns (94.950%))
  Logic Levels:           0  
  Clock Path Skew:        2.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.857ns = ( 107.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.645     5.250    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.478     5.728 f  rst_all_reg/Q
                         net (fo=1321, routed)        8.988    14.716    core/REG_PC/rst_all
    SLICE_X40Y76         FDCE                                         f  core/REG_PC/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.500   107.857    core/REG_PC/debug_clk
    SLICE_X40Y76         FDCE                                         r  core/REG_PC/Q_reg[0]/C
                         clock pessimism              0.179   108.036    
                         clock uncertainty           -0.106   107.930    
    SLICE_X40Y76         FDCE (Recov_fdce_C_CLR)     -0.576   107.354    core/REG_PC/Q_reg[0]
  -------------------------------------------------------------------
                         required time                        107.354    
                         arrival time                         -14.716    
  -------------------------------------------------------------------
                         slack                                 92.638    

Slack (MET) :             92.638ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.466ns  (logic 0.478ns (5.050%)  route 8.988ns (94.950%))
  Logic Levels:           0  
  Clock Path Skew:        2.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.857ns = ( 107.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.645     5.250    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.478     5.728 f  rst_all_reg/Q
                         net (fo=1321, routed)        8.988    14.716    core/REG_PC/rst_all
    SLICE_X40Y76         FDCE                                         f  core/REG_PC/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.500   107.857    core/REG_PC/debug_clk
    SLICE_X40Y76         FDCE                                         r  core/REG_PC/Q_reg[1]/C
                         clock pessimism              0.179   108.036    
                         clock uncertainty           -0.106   107.930    
    SLICE_X40Y76         FDCE (Recov_fdce_C_CLR)     -0.576   107.354    core/REG_PC/Q_reg[1]
  -------------------------------------------------------------------
                         required time                        107.354    
                         arrival time                         -14.716    
  -------------------------------------------------------------------
                         slack                                 92.638    

Slack (MET) :             92.919ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[27]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 0.478ns (5.197%)  route 8.719ns (94.803%))
  Logic Levels:           0  
  Clock Path Skew:        2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.868ns = ( 107.868 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.645     5.250    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.478     5.728 f  rst_all_reg/Q
                         net (fo=1321, routed)        8.719    14.447    core/REG_PC/rst_all
    SLICE_X33Y84         FDCE                                         f  core/REG_PC/Q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.511   107.868    core/REG_PC/debug_clk
    SLICE_X33Y84         FDCE                                         r  core/REG_PC/Q_reg[27]/C
                         clock pessimism              0.179   108.047    
                         clock uncertainty           -0.106   107.941    
    SLICE_X33Y84         FDCE (Recov_fdce_C_CLR)     -0.576   107.365    core/REG_PC/Q_reg[27]
  -------------------------------------------------------------------
                         required time                        107.365    
                         arrival time                         -14.447    
  -------------------------------------------------------------------
                         slack                                 92.919    

Slack (MET) :             92.919ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[28]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 0.478ns (5.197%)  route 8.719ns (94.803%))
  Logic Levels:           0  
  Clock Path Skew:        2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.868ns = ( 107.868 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.645     5.250    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.478     5.728 f  rst_all_reg/Q
                         net (fo=1321, routed)        8.719    14.447    core/REG_PC/rst_all
    SLICE_X33Y84         FDCE                                         f  core/REG_PC/Q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.511   107.868    core/REG_PC/debug_clk
    SLICE_X33Y84         FDCE                                         r  core/REG_PC/Q_reg[28]/C
                         clock pessimism              0.179   108.047    
                         clock uncertainty           -0.106   107.941    
    SLICE_X33Y84         FDCE (Recov_fdce_C_CLR)     -0.576   107.365    core/REG_PC/Q_reg[28]
  -------------------------------------------------------------------
                         required time                        107.365    
                         arrival time                         -14.447    
  -------------------------------------------------------------------
                         slack                                 92.919    

Slack (MET) :             92.919ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 0.478ns (5.197%)  route 8.719ns (94.803%))
  Logic Levels:           0  
  Clock Path Skew:        2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.868ns = ( 107.868 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.645     5.250    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.478     5.728 f  rst_all_reg/Q
                         net (fo=1321, routed)        8.719    14.447    core/REG_PC/rst_all
    SLICE_X33Y84         FDCE                                         f  core/REG_PC/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.511   107.868    core/REG_PC/debug_clk
    SLICE_X33Y84         FDCE                                         r  core/REG_PC/Q_reg[2]/C
                         clock pessimism              0.179   108.047    
                         clock uncertainty           -0.106   107.941    
    SLICE_X33Y84         FDCE (Recov_fdce_C_CLR)     -0.576   107.365    core/REG_PC/Q_reg[2]
  -------------------------------------------------------------------
                         required time                        107.365    
                         arrival time                         -14.447    
  -------------------------------------------------------------------
                         slack                                 92.919    

Slack (MET) :             92.919ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[31]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 0.478ns (5.197%)  route 8.719ns (94.803%))
  Logic Levels:           0  
  Clock Path Skew:        2.798ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.868ns = ( 107.868 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.645     5.250    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.478     5.728 f  rst_all_reg/Q
                         net (fo=1321, routed)        8.719    14.447    core/REG_PC/rst_all
    SLICE_X33Y84         FDCE                                         f  core/REG_PC/Q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          2.041   105.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.122   105.589 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.514   106.103    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.254   106.357 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        1.511   107.868    core/REG_PC/debug_clk
    SLICE_X33Y84         FDCE                                         r  core/REG_PC/Q_reg[31]/C
                         clock pessimism              0.179   108.047    
                         clock uncertainty           -0.106   107.941    
    SLICE_X33Y84         FDCE (Recov_fdce_C_CLR)     -0.576   107.365    core/REG_PC/Q_reg[31]
  -------------------------------------------------------------------
                         required time                        107.365    
                         arrival time                         -14.447    
  -------------------------------------------------------------------
                         slack                                 92.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.254ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[15]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.148ns (3.809%)  route 3.737ns (96.191%))
  Logic Levels:           0  
  Clock Path Skew:        1.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.517ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.573     1.494    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.148     1.642 f  rst_all_reg/Q
                         net (fo=1321, routed)        3.737     5.380    core/REG_PC/rst_all
    SLICE_X33Y80         FDCE                                         f  core/REG_PC/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.830     3.517    core/REG_PC/debug_clk
    SLICE_X33Y80         FDCE                                         r  core/REG_PC/Q_reg[15]/C
                         clock pessimism             -0.245     3.271    
    SLICE_X33Y80         FDCE (Remov_fdce_C_CLR)     -0.145     3.126    core/REG_PC/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           5.380    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.254ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.148ns (3.809%)  route 3.737ns (96.191%))
  Logic Levels:           0  
  Clock Path Skew:        1.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.517ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.573     1.494    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.148     1.642 f  rst_all_reg/Q
                         net (fo=1321, routed)        3.737     5.380    core/REG_PC/rst_all
    SLICE_X33Y80         FDCE                                         f  core/REG_PC/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.830     3.517    core/REG_PC/debug_clk
    SLICE_X33Y80         FDCE                                         r  core/REG_PC/Q_reg[16]/C
                         clock pessimism             -0.245     3.271    
    SLICE_X33Y80         FDCE (Remov_fdce_C_CLR)     -0.145     3.126    core/REG_PC/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.126    
                         arrival time                           5.380    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.434ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[5]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.148ns (3.645%)  route 3.912ns (96.355%))
  Logic Levels:           0  
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.512ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.573     1.494    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.148     1.642 f  rst_all_reg/Q
                         net (fo=1321, routed)        3.912     5.555    core/REG_PC/rst_all
    SLICE_X32Y76         FDCE                                         f  core/REG_PC/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.825     3.512    core/REG_PC/debug_clk
    SLICE_X32Y76         FDCE                                         r  core/REG_PC/Q_reg[5]/C
                         clock pessimism             -0.245     3.266    
    SLICE_X32Y76         FDCE (Remov_fdce_C_CLR)     -0.145     3.121    core/REG_PC/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           5.555    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[6]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.148ns (3.645%)  route 3.912ns (96.355%))
  Logic Levels:           0  
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.512ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.573     1.494    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.148     1.642 f  rst_all_reg/Q
                         net (fo=1321, routed)        3.912     5.555    core/REG_PC/rst_all
    SLICE_X32Y76         FDCE                                         f  core/REG_PC/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.825     3.512    core/REG_PC/debug_clk
    SLICE_X32Y76         FDCE                                         r  core/REG_PC/Q_reg[6]/C
                         clock pessimism             -0.245     3.266    
    SLICE_X32Y76         FDCE (Remov_fdce_C_CLR)     -0.145     3.121    core/REG_PC/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           5.555    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[7]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.148ns (3.645%)  route 3.912ns (96.355%))
  Logic Levels:           0  
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.512ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.573     1.494    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.148     1.642 f  rst_all_reg/Q
                         net (fo=1321, routed)        3.912     5.555    core/REG_PC/rst_all
    SLICE_X32Y76         FDCE                                         f  core/REG_PC/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.825     3.512    core/REG_PC/debug_clk
    SLICE_X32Y76         FDCE                                         r  core/REG_PC/Q_reg[7]/C
                         clock pessimism             -0.245     3.266    
    SLICE_X32Y76         FDCE (Remov_fdce_C_CLR)     -0.145     3.121    core/REG_PC/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           5.555    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[8]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.148ns (3.645%)  route 3.912ns (96.355%))
  Logic Levels:           0  
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.512ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.573     1.494    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.148     1.642 f  rst_all_reg/Q
                         net (fo=1321, routed)        3.912     5.555    core/REG_PC/rst_all
    SLICE_X32Y76         FDCE                                         f  core/REG_PC/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.825     3.512    core/REG_PC/debug_clk
    SLICE_X32Y76         FDCE                                         r  core/REG_PC/Q_reg[8]/C
                         clock pessimism             -0.245     3.266    
    SLICE_X32Y76         FDCE (Remov_fdce_C_CLR)     -0.145     3.121    core/REG_PC/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.121    
                         arrival time                           5.555    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.485ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[11]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.148ns (3.596%)  route 3.967ns (96.404%))
  Logic Levels:           0  
  Clock Path Skew:        1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.573     1.494    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.148     1.642 f  rst_all_reg/Q
                         net (fo=1321, routed)        3.967     5.610    core/REG_PC/rst_all
    SLICE_X33Y79         FDCE                                         f  core/REG_PC/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.829     3.516    core/REG_PC/debug_clk
    SLICE_X33Y79         FDCE                                         r  core/REG_PC/Q_reg[11]/C
                         clock pessimism             -0.245     3.270    
    SLICE_X33Y79         FDCE (Remov_fdce_C_CLR)     -0.145     3.125    core/REG_PC/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.125    
                         arrival time                           5.610    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.485ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[12]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.148ns (3.596%)  route 3.967ns (96.404%))
  Logic Levels:           0  
  Clock Path Skew:        1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.573     1.494    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.148     1.642 f  rst_all_reg/Q
                         net (fo=1321, routed)        3.967     5.610    core/REG_PC/rst_all
    SLICE_X33Y79         FDCE                                         f  core/REG_PC/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.829     3.516    core/REG_PC/debug_clk
    SLICE_X33Y79         FDCE                                         r  core/REG_PC/Q_reg[12]/C
                         clock pessimism             -0.245     3.270    
    SLICE_X33Y79         FDCE (Remov_fdce_C_CLR)     -0.145     3.125    core/REG_PC/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.125    
                         arrival time                           5.610    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.485ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[13]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.148ns (3.596%)  route 3.967ns (96.404%))
  Logic Levels:           0  
  Clock Path Skew:        1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.573     1.494    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.148     1.642 f  rst_all_reg/Q
                         net (fo=1321, routed)        3.967     5.610    core/REG_PC/rst_all
    SLICE_X33Y79         FDCE                                         f  core/REG_PC/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.829     3.516    core/REG_PC/debug_clk
    SLICE_X33Y79         FDCE                                         r  core/REG_PC/Q_reg[13]/C
                         clock pessimism             -0.245     3.270    
    SLICE_X33Y79         FDCE (Remov_fdce_C_CLR)     -0.145     3.125    core/REG_PC/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.125    
                         arrival time                           5.610    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.485ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[14]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.148ns (3.596%)  route 3.967ns (96.404%))
  Logic Levels:           0  
  Clock Path Skew:        1.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.516ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          0.573     1.494    clk_cpu
    SLICE_X10Y95         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.148     1.642 f  rst_all_reg/Q
                         net (fo=1321, routed)        3.967     5.610    core/REG_PC/rst_all
    SLICE_X33Y79         FDCE                                         f  core/REG_PC/Q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=59, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.055     2.338 r  BTN_SCAN/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           0.242     2.580    BTN_SCAN_n_4
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.107     2.687 r  FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1548, routed)        0.829     3.516    core/REG_PC/debug_clk
    SLICE_X33Y79         FDCE                                         r  core/REG_PC/Q_reg[14]/C
                         clock pessimism             -0.245     3.270    
    SLICE_X33Y79         FDCE (Remov_fdce_C_CLR)     -0.145     3.125    core/REG_PC/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.125    
                         arrival time                           5.610    
  -------------------------------------------------------------------
                         slack                                  2.485    





