/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [5:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [16:0] celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [28:0] celloutsig_0_24z;
  wire [27:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire [21:0] celloutsig_0_33z;
  wire [10:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [10:0] celloutsig_0_46z;
  wire [5:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_70z;
  wire [6:0] celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [23:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_21z = !(celloutsig_0_4z[4] ? celloutsig_0_15z : celloutsig_0_9z[8]);
  assign celloutsig_0_22z = !(celloutsig_0_4z[4] ? celloutsig_0_5z : celloutsig_0_19z[0]);
  assign celloutsig_0_37z = ~((celloutsig_0_3z | celloutsig_0_36z) & celloutsig_0_5z);
  assign celloutsig_0_18z = ~((celloutsig_0_15z | celloutsig_0_2z[5]) & celloutsig_0_1z[8]);
  assign celloutsig_0_27z = ~((_00_ | celloutsig_0_21z) & celloutsig_0_10z[4]);
  reg [3:0] _07_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _07_ <= 4'h0;
    else _07_ <= in_data[74:71];
  assign { _01_[3], _00_, _01_[1:0] } = _07_;
  assign celloutsig_1_1z = celloutsig_1_0z[7:5] / { 1'h1, celloutsig_1_0z[5:4] };
  assign celloutsig_0_14z = celloutsig_0_10z[4:1] / { 1'h1, celloutsig_0_6z };
  assign celloutsig_0_5z = in_data[19:11] == { in_data[40:38], celloutsig_0_3z, _01_[3], _00_, _01_[1:0], celloutsig_0_3z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_5z } == in_data[87:73];
  assign celloutsig_0_23z = { in_data[46:44], celloutsig_0_8z, celloutsig_0_17z } == { celloutsig_0_16z[4:1], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_15z };
  assign celloutsig_0_26z = celloutsig_0_1z[4:2] == { celloutsig_0_25z[6:5], celloutsig_0_15z };
  assign celloutsig_0_36z = { celloutsig_0_25z[24:22], celloutsig_0_8z } <= { celloutsig_0_19z[16:14], celloutsig_0_7z };
  assign celloutsig_1_19z = { celloutsig_1_3z[3:1], celloutsig_1_15z } <= { celloutsig_1_2z[9:3], celloutsig_1_6z };
  assign celloutsig_0_13z = { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z } <= { celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_11z[4:3], celloutsig_0_12z } <= { celloutsig_0_10z[3:2], celloutsig_0_8z };
  assign celloutsig_0_30z = { celloutsig_0_1z[3:2], celloutsig_0_16z } <= { celloutsig_0_17z[5:1], celloutsig_0_22z, celloutsig_0_15z };
  assign celloutsig_0_32z = celloutsig_0_29z % { 1'h1, celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_0_33z = { celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_31z, celloutsig_0_5z, _01_[3], _00_, _01_[1:0], _01_[3], _00_, _01_[1:0], celloutsig_0_20z } % { 1'h1, celloutsig_0_11z[3:0], celloutsig_0_19z };
  assign celloutsig_0_70z = { celloutsig_0_19z[1], celloutsig_0_55z, celloutsig_0_8z } % { 1'h1, celloutsig_0_46z[7:6] };
  assign celloutsig_1_0z = in_data[162:148] % { 1'h1, in_data[172:159] };
  assign celloutsig_1_3z = celloutsig_1_0z[4:0] % { 1'h1, celloutsig_1_0z[13:10] };
  assign celloutsig_0_16z = celloutsig_0_10z[5:1] % { 1'h1, in_data[16:13] };
  assign celloutsig_0_29z = celloutsig_0_1z[8:6] % { 1'h1, celloutsig_0_9z[8], celloutsig_0_28z };
  assign celloutsig_0_38z = { celloutsig_0_2z[6:3], celloutsig_0_30z } * { celloutsig_0_9z[2], celloutsig_0_23z, celloutsig_0_6z };
  assign celloutsig_0_4z = { celloutsig_0_1z[4], _01_[3], _00_, _01_[1:0], celloutsig_0_3z } * { celloutsig_0_2z[4:0], celloutsig_0_3z };
  assign celloutsig_0_51z = celloutsig_0_16z[4:2] * celloutsig_0_34z[5:3];
  assign celloutsig_1_4z = { in_data[98:96], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } * { celloutsig_1_2z[10:1], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[107:101] * { celloutsig_1_4z[5:4], celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[66:58] * { in_data[48], _01_[3], _00_, _01_[1:0], _01_[3], _00_, _01_[1:0] };
  assign celloutsig_0_24z = in_data[55:27] * { in_data[5:0], celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_34z = celloutsig_0_23z ? { _01_[3], _00_, _01_[1:0], _01_[3], _00_, _01_[1:0], celloutsig_0_32z } : { celloutsig_0_17z[5:0], celloutsig_0_16z };
  assign celloutsig_0_46z = celloutsig_0_33z[0] ? { celloutsig_0_17z[4:1], celloutsig_0_12z, celloutsig_0_37z, celloutsig_0_38z } : { in_data[24:16], celloutsig_0_43z, celloutsig_0_22z };
  assign celloutsig_0_6z = celloutsig_0_3z ? { celloutsig_0_4z[4], 2'h3 } : celloutsig_0_2z[2:0];
  assign celloutsig_1_2z = celloutsig_1_1z[1] ? celloutsig_1_0z[10:0] : celloutsig_1_0z[12:2];
  assign celloutsig_0_25z = celloutsig_0_2z[3] ? { celloutsig_0_17z[9:3], celloutsig_0_21z, _01_[3], _00_, _01_[1:0], celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_3z } : { celloutsig_0_24z[21:10], celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_7z = { celloutsig_0_1z[6:5], _01_[3], _00_, _01_[1:0] } !== { celloutsig_0_2z[2:1], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_6z = celloutsig_1_4z[9:6] !== celloutsig_1_0z[9:6];
  assign celloutsig_0_20z = { _01_[3], _00_, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z } !== celloutsig_0_2z[8:4];
  assign celloutsig_0_31z = { celloutsig_0_16z[3:0], celloutsig_0_27z, celloutsig_0_18z, celloutsig_0_13z } !== { celloutsig_0_16z[4:1], celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_71z = ~ in_data[60:54];
  assign celloutsig_1_15z = ~ celloutsig_1_5z[6:2];
  assign celloutsig_0_19z = ~ { celloutsig_0_17z[7:1], celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_3z = ~^ { celloutsig_0_2z[6:0], _01_[3], _00_, _01_[1:0], celloutsig_0_1z };
  assign celloutsig_0_43z = ~^ celloutsig_0_2z[7:3];
  assign celloutsig_0_55z = ~^ { celloutsig_0_6z, celloutsig_0_30z, celloutsig_0_51z };
  assign celloutsig_0_12z = ~^ celloutsig_0_1z[6:1];
  assign celloutsig_0_28z = ~^ { celloutsig_0_25z[18:11], celloutsig_0_3z };
  assign celloutsig_1_18z = celloutsig_1_15z <<< { celloutsig_1_0z[13:12], celloutsig_1_1z };
  assign celloutsig_0_9z = { celloutsig_0_1z[6:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z } <<< { celloutsig_0_2z[3:1], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_10z = { celloutsig_0_4z[3:2], celloutsig_0_6z, celloutsig_0_8z } <<< { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_6z[1:0], celloutsig_0_6z } <<< celloutsig_0_2z[5:1];
  assign celloutsig_0_17z = { celloutsig_0_11z[2:1], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_10z } <<< { celloutsig_0_9z[8:0], celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[26:18] <<< in_data[26:18];
  assign _01_[2] = _00_;
  assign { out_data[132:128], out_data[96], out_data[34:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
