#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 7;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002a8f61bd960 .scope module, "Register_tb" "Register_tb" 2 10;
 .timescale -6 -7;
v000002a8f6336d60_0 .var "_dirrInput", 2 0;
v000002a8f6336e00_0 .var "_dirrOutput1", 2 0;
v000002a8f6336ea0_0 .var "_dirrOutput2", 2 0;
v000002a8f639f200_0 .var "_enableWrite", 0 0;
v000002a8f639f2a0_0 .var "_inputData", 31 0;
v000002a8f639f700_0 .net "_outputData1", 31 0, v000002a8f6336ae0_0;  1 drivers
v000002a8f639f5c0_0 .net "_outputData2", 31 0, v000002a8f6336b80_0;  1 drivers
o000002a8f634dfd8 .functor BUFZ 1, C4<z>; HiZ drive
v000002a8f639f0c0_0 .net "clk", 0 0, o000002a8f634dfd8;  0 drivers
S_000002a8f61bdaf0 .scope module, "registro" "registersArray" 2 55, 3 10 0, S_000002a8f61bd960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inputData";
    .port_info 1 /INPUT 3 "dirrInput";
    .port_info 2 /INPUT 3 "dirrOutput1";
    .port_info 3 /INPUT 3 "dirrOutput2";
    .port_info 4 /OUTPUT 32 "outputData1";
    .port_info 5 /OUTPUT 32 "outputData2";
    .port_info 6 /INPUT 1 "write_en";
    .port_info 7 /INPUT 1 "clk";
P_000002a8f63347d0 .param/l "BITS_ADDR" 0 3 12, +C4<00000000000000000000000000000011>;
P_000002a8f6334808 .param/l "BITS_DATA" 0 3 11, +C4<00000000000000000000000000100000>;
v000002a8f61bbd30_0 .net "clk", 0 0, o000002a8f634dfd8;  alias, 0 drivers
v000002a8f61b66e0_0 .net "dirrInput", 2 0, v000002a8f6336d60_0;  1 drivers
v000002a8f61bdc80_0 .net "dirrOutput1", 2 0, v000002a8f6336e00_0;  1 drivers
v000002a8f61bdd20_0 .net "dirrOutput2", 2 0, v000002a8f6336ea0_0;  1 drivers
v000002a8f6336a40_0 .net "inputData", 31 0, v000002a8f639f2a0_0;  1 drivers
v000002a8f6336ae0_0 .var "outputData1", 31 0;
v000002a8f6336b80_0 .var "outputData2", 31 0;
v000002a8f6336c20 .array "registersArray", 0 7, 31 0;
v000002a8f6336cc0_0 .net "write_en", 0 0, v000002a8f639f200_0;  1 drivers
E_000002a8f634c410/0 .event anyedge, v000002a8f61bdd20_0;
E_000002a8f634c410/1 .event posedge, v000002a8f61bbd30_0;
E_000002a8f634c410 .event/or E_000002a8f634c410/0, E_000002a8f634c410/1;
E_000002a8f634c390/0 .event anyedge, v000002a8f61bdc80_0;
E_000002a8f634c390/1 .event posedge, v000002a8f61bbd30_0;
E_000002a8f634c390 .event/or E_000002a8f634c390/0, E_000002a8f634c390/1;
E_000002a8f634c490 .event negedge, v000002a8f61bbd30_0;
    .scope S_000002a8f61bdaf0;
T_0 ;
    %wait E_000002a8f634c490;
    %load/vec4 v000002a8f6336cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000002a8f6336a40_0;
    %load/vec4 v000002a8f61b66e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a8f6336c20, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002a8f61bdaf0;
T_1 ;
    %wait E_000002a8f634c390;
    %load/vec4 v000002a8f61bdc80_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002a8f6336c20, 4;
    %assign/vec4 v000002a8f6336ae0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a8f61bdaf0;
T_2 ;
    %wait E_000002a8f634c410;
    %load/vec4 v000002a8f61bdd20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002a8f6336c20, 4;
    %assign/vec4 v000002a8f6336b80_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000002a8f61bd960;
T_3 ;
    %vpi_call 2 26 "$dumpfile", "registros.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars" {0 0 0};
    %vpi_call 2 31 "$monitor", "\012 _inputData : %b \012 _dirrInput : %b \012 _dirrOutput1 : %b \012 _dirrOutput2 : %b \012 _outputData1 : %b \012 _outputData2 : %b \012 _enableWrite : %b \012\012################################################", v000002a8f639f2a0_0, v000002a8f6336d60_0, v000002a8f6336e00_0, v000002a8f6336ea0_0, v000002a8f639f700_0, v000002a8f639f5c0_0, v000002a8f639f200_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a8f639f200_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2901265150, 0, 32;
    %store/vec4 v000002a8f639f2a0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002a8f6336d60_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002a8f6336e00_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000002a8f639f2a0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002a8f6336d60_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002a8f6336e00_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000002a8f639f2a0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002a8f6336d60_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002a8f6336e00_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002a8f6336ea0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a8f639f200_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002a8f639f2a0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002a8f6336d60_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002a8f6336e00_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002a8f6336e00_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "registros_tb.v";
    "registros.v";
