{
  "module_name": "mt8183-gce.h",
  "hash_id": "5b12af02352e64079cd60f0ecb2f701cc6210f5438ac4c3debd61e01a25c5ceb",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/gce/mt8183-gce.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_GCE_MT8183_H\n#define _DT_BINDINGS_GCE_MT8183_H\n\n#define CMDQ_NO_TIMEOUT\t\t0xffffffff\n\n \n#define CMDQ_THR_PRIO_LOWEST\t0\n#define CMDQ_THR_PRIO_HIGHEST\t1\n\n \n#define SUBSYS_1300XXXX\t\t0\n#define SUBSYS_1400XXXX\t\t1\n#define SUBSYS_1401XXXX\t\t2\n#define SUBSYS_1402XXXX\t\t3\n#define SUBSYS_1502XXXX\t\t4\n#define SUBSYS_1880XXXX\t\t5\n#define SUBSYS_1881XXXX\t\t6\n#define SUBSYS_1882XXXX\t\t7\n#define SUBSYS_1883XXXX\t\t8\n#define SUBSYS_1884XXXX\t\t9\n#define SUBSYS_1000XXXX\t\t10\n#define SUBSYS_1001XXXX\t\t11\n#define SUBSYS_1002XXXX\t\t12\n#define SUBSYS_1003XXXX\t\t13\n#define SUBSYS_1004XXXX\t\t14\n#define SUBSYS_1005XXXX\t\t15\n#define SUBSYS_1020XXXX\t\t16\n#define SUBSYS_1028XXXX\t\t17\n#define SUBSYS_1700XXXX\t\t18\n#define SUBSYS_1701XXXX\t\t19\n#define SUBSYS_1702XXXX\t\t20\n#define SUBSYS_1703XXXX\t\t21\n#define SUBSYS_1800XXXX\t\t22\n#define SUBSYS_1801XXXX\t\t23\n#define SUBSYS_1802XXXX\t\t24\n#define SUBSYS_1804XXXX\t\t25\n#define SUBSYS_1805XXXX\t\t26\n#define SUBSYS_1808XXXX\t\t27\n#define SUBSYS_180aXXXX\t\t28\n#define SUBSYS_180bXXXX\t\t29\n\n#define CMDQ_EVENT_DISP_RDMA0_SOF\t\t\t\t\t0\n#define CMDQ_EVENT_DISP_RDMA1_SOF\t\t\t\t\t1\n#define CMDQ_EVENT_MDP_RDMA0_SOF\t\t\t\t\t2\n#define CMDQ_EVENT_MDP_RSZ0_SOF\t\t\t\t\t\t4\n#define CMDQ_EVENT_MDP_RSZ1_SOF\t\t\t\t\t\t5\n#define CMDQ_EVENT_MDP_TDSHP_SOF\t\t\t\t\t6\n#define CMDQ_EVENT_MDP_WROT0_SOF\t\t\t\t\t7\n#define CMDQ_EVENT_MDP_WDMA0_SOF\t\t\t\t\t8\n#define CMDQ_EVENT_DISP_OVL0_SOF\t\t\t\t\t9\n#define CMDQ_EVENT_DISP_OVL0_2L_SOF\t\t\t\t\t10\n#define CMDQ_EVENT_DISP_OVL1_2L_SOF\t\t\t\t\t11\n#define CMDQ_EVENT_DISP_WDMA0_SOF\t\t\t\t\t12\n#define CMDQ_EVENT_DISP_COLOR0_SOF\t\t\t\t\t13\n#define CMDQ_EVENT_DISP_CCORR0_SOF\t\t\t\t\t14\n#define CMDQ_EVENT_DISP_AAL0_SOF\t\t\t\t\t15\n#define CMDQ_EVENT_DISP_GAMMA0_SOF\t\t\t\t\t16\n#define CMDQ_EVENT_DISP_DITHER0_SOF\t\t\t\t\t17\n#define CMDQ_EVENT_DISP_PWM0_SOF\t\t\t\t\t18\n#define CMDQ_EVENT_DISP_DSI0_SOF\t\t\t\t\t19\n#define CMDQ_EVENT_DISP_DPI0_SOF\t\t\t\t\t20\n#define CMDQ_EVENT_DISP_RSZ_SOF\t\t\t\t\t\t22\n#define CMDQ_EVENT_MDP_AAL_SOF\t\t\t\t\t\t23\n#define CMDQ_EVENT_MDP_CCORR_SOF\t\t\t\t\t24\n#define CMDQ_EVENT_DISP_DBI_SOF\t\t\t\t\t\t25\n#define CMDQ_EVENT_DISP_RDMA0_EOF\t\t\t\t\t26\n#define CMDQ_EVENT_DISP_RDMA1_EOF\t\t\t\t\t27\n#define CMDQ_EVENT_MDP_RDMA0_EOF\t\t\t\t\t28\n#define CMDQ_EVENT_MDP_RSZ0_EOF\t\t\t\t\t\t30\n#define CMDQ_EVENT_MDP_RSZ1_EOF\t\t\t\t\t\t31\n#define CMDQ_EVENT_MDP_TDSHP_EOF\t\t\t\t\t32\n#define CMDQ_EVENT_MDP_WROT0_EOF\t\t\t\t\t33\n#define CMDQ_EVENT_MDP_WDMA0_EOF\t\t\t\t\t34\n#define CMDQ_EVENT_DISP_OVL0_EOF\t\t\t\t\t35\n#define CMDQ_EVENT_DISP_OVL0_2L_EOF\t\t\t\t\t36\n#define CMDQ_EVENT_DISP_OVL1_2L_EOF\t\t\t\t\t37\n#define CMDQ_EVENT_DISP_WDMA0_EOF\t\t\t\t\t38\n#define CMDQ_EVENT_DISP_COLOR0_EOF\t\t\t\t\t39\n#define CMDQ_EVENT_DISP_CCORR0_EOF\t\t\t\t\t40\n#define CMDQ_EVENT_DISP_AAL0_EOF\t\t\t\t\t41\n#define CMDQ_EVENT_DISP_GAMMA0_EOF\t\t\t\t\t42\n#define CMDQ_EVENT_DISP_DITHER0_EOF\t\t\t\t\t43\n#define CMDQ_EVENT_DSI0_EOF\t\t\t\t\t\t44\n#define CMDQ_EVENT_DPI0_EOF\t\t\t\t\t\t45\n#define CMDQ_EVENT_DISP_RSZ_EOF\t\t\t\t\t\t47\n#define CMDQ_EVENT_MDP_AAL_EOF\t\t\t\t\t\t48\n#define CMDQ_EVENT_MDP_CCORR_EOF\t\t\t\t\t49\n#define CMDQ_EVENT_DBI_EOF\t\t\t\t\t\t50\n#define CMDQ_EVENT_MUTEX_STREAM_DONE0\t\t\t\t\t130\n#define CMDQ_EVENT_MUTEX_STREAM_DONE1\t\t\t\t\t131\n#define CMDQ_EVENT_MUTEX_STREAM_DONE2\t\t\t\t\t132\n#define CMDQ_EVENT_MUTEX_STREAM_DONE3\t\t\t\t\t133\n#define CMDQ_EVENT_MUTEX_STREAM_DONE4\t\t\t\t\t134\n#define CMDQ_EVENT_MUTEX_STREAM_DONE5\t\t\t\t\t135\n#define CMDQ_EVENT_MUTEX_STREAM_DONE6\t\t\t\t\t136\n#define CMDQ_EVENT_MUTEX_STREAM_DONE7\t\t\t\t\t137\n#define CMDQ_EVENT_MUTEX_STREAM_DONE8\t\t\t\t\t138\n#define CMDQ_EVENT_MUTEX_STREAM_DONE9\t\t\t\t\t139\n#define CMDQ_EVENT_MUTEX_STREAM_DONE10\t\t\t\t\t140\n#define CMDQ_EVENT_MUTEX_STREAM_DONE11\t\t\t\t\t141\n#define CMDQ_EVENT_DISP_RDMA0_BUF_UNDERRUN_EVEN\t\t\t\t142\n#define CMDQ_EVENT_DISP_RDMA1_BUF_UNDERRUN_EVEN\t\t\t\t143\n#define CMDQ_EVENT_DSI0_TE_EVENT\t\t\t\t\t144\n#define CMDQ_EVENT_DSI0_IRQ_EVENT\t\t\t\t\t145\n#define CMDQ_EVENT_DSI0_DONE_EVENT\t\t\t\t\t146\n#define CMDQ_EVENT_DISP_WDMA0_SW_RST_DONE\t\t\t\t150\n#define CMDQ_EVENT_MDP_WDMA_SW_RST_DONE\t\t\t\t\t151\n#define CMDQ_EVENT_MDP_WROT0_SW_RST_DONE\t\t\t\t152\n#define CMDQ_EVENT_MDP_RDMA0_SW_RST_DONE\t\t\t\t154\n#define CMDQ_EVENT_DISP_OVL0_FRAME_RST_DONE_PULE\t\t\t155\n#define CMDQ_EVENT_DISP_OVL0_2L_FRAME_RST_DONE_ULSE\t\t\t156\n#define CMDQ_EVENT_DISP_OVL1_2L_FRAME_RST_DONE_ULSE\t\t\t157\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_0\t\t\t\t\t257\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_1\t\t\t\t\t258\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_2\t\t\t\t\t259\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_3\t\t\t\t\t260\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_4\t\t\t\t\t261\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_5\t\t\t\t\t262\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_6\t\t\t\t\t263\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_7\t\t\t\t\t264\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_8\t\t\t\t\t265\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_9\t\t\t\t\t266\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_10\t\t\t\t\t267\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_11\t\t\t\t\t268\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_12\t\t\t\t\t269\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_13\t\t\t\t\t270\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_14\t\t\t\t\t271\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_15\t\t\t\t\t272\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_16\t\t\t\t\t273\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_17\t\t\t\t\t274\n#define CMDQ_EVENT_ISP_FRAME_DONE_P2_18\t\t\t\t\t275\n#define CMDQ_EVENT_AMD_FRAME_DONE\t\t\t\t\t276\n#define CMDQ_EVENT_DVE_DONE\t\t\t\t\t\t277\n#define CMDQ_EVENT_WMFE_DONE\t\t\t\t\t\t278\n#define CMDQ_EVENT_RSC_DONE\t\t\t\t\t\t279\n#define CMDQ_EVENT_MFB_DONE\t\t\t\t\t\t280\n#define CMDQ_EVENT_WPE_A_DONE\t\t\t\t\t\t281\n#define CMDQ_EVENT_SPE_B_DONE\t\t\t\t\t\t282\n#define CMDQ_EVENT_OCC_DONE\t\t\t\t\t\t283\n#define CMDQ_EVENT_VENC_CMDQ_FRAME_DONE\t\t\t\t\t289\n#define CMDQ_EVENT_JPG_ENC_CMDQ_DONE\t\t\t\t\t290\n#define CMDQ_EVENT_JPG_DEC_CMDQ_DONE\t\t\t\t\t291\n#define CMDQ_EVENT_VENC_CMDQ_MB_DONE\t\t\t\t\t292\n#define CMDQ_EVENT_VENC_CMDQ_128BYTE_DONE\t\t\t\t293\n#define CMDQ_EVENT_ISP_FRAME_DONE_A\t\t\t\t\t321\n#define CMDQ_EVENT_ISP_FRAME_DONE_B\t\t\t\t\t322\n#define CMDQ_EVENT_CAMSV0_PASS1_DONE\t\t\t\t\t323\n#define CMDQ_EVENT_CAMSV1_PASS1_DONE\t\t\t\t\t324\n#define CMDQ_EVENT_CAMSV2_PASS1_DONE\t\t\t\t\t325\n#define CMDQ_EVENT_TSF_DONE\t\t\t\t\t\t326\n#define CMDQ_EVENT_SENINF_CAM0_FIFO_FULL\t\t\t\t327\n#define CMDQ_EVENT_SENINF_CAM1_FIFO_FULL\t\t\t\t328\n#define CMDQ_EVENT_SENINF_CAM2_FIFO_FULL\t\t\t\t329\n#define CMDQ_EVENT_SENINF_CAM3_FIFO_FULL\t\t\t\t330\n#define CMDQ_EVENT_SENINF_CAM4_FIFO_FULL\t\t\t\t331\n#define CMDQ_EVENT_SENINF_CAM5_FIFO_FULL\t\t\t\t332\n#define CMDQ_EVENT_SENINF_CAM6_FIFO_FULL\t\t\t\t333\n#define CMDQ_EVENT_SENINF_CAM7_FIFO_FULL\t\t\t\t334\n#define CMDQ_EVENT_IPU_CORE0_DONE0\t\t\t\t\t353\n#define CMDQ_EVENT_IPU_CORE0_DONE1\t\t\t\t\t354\n#define CMDQ_EVENT_IPU_CORE0_DONE2\t\t\t\t\t355\n#define CMDQ_EVENT_IPU_CORE0_DONE3\t\t\t\t\t356\n#define CMDQ_EVENT_IPU_CORE1_DONE0\t\t\t\t\t385\n#define CMDQ_EVENT_IPU_CORE1_DONE1\t\t\t\t\t386\n#define CMDQ_EVENT_IPU_CORE1_DONE2\t\t\t\t\t387\n#define CMDQ_EVENT_IPU_CORE1_DONE3\t\t\t\t\t388\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}