# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pynqz2.ip_user_files/ip/dsp_smac_8_1/sim/dsp_smac_8.vhd" \
"../../../../pynqz2.ip_user_files/ip/dsp_smac_32/sim/dsp_smac_32.vhd" \
"../../../../pynqz2.ip_user_files/ip/dsp_smac_16_1/sim/dsp_smac_16.vhd" \

# Do not sort compile order
nosort
