#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Nov 09 10:16:05 2017
# Process ID: 7708
# Current directory: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11252 F:\MIZ7035_Demon\s3\CH08_DMA_PL_LWIP\Miz_sys\Miz_sys.xpr
# Log file: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/vivado.log
# Journal file: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.xpr
INFO: [Project 1-313] Project file moved from 'F:/Miz702N/free/s3/CH08_DMA_PL_LWIP/Miz_sys' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_ip_lib/AXI_OLED'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 938.906 ; gain = 241.344
open_bd_design {F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:user:SSD1306_OLED_ML:1.0 - SSD1306_OLED_ML_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dma_0/s2mm_introut(intr) and /ila_0/probe0(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <system> from BD file <F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd>
set_property part xc7z035ffg676-2 [current_project]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {system_axi_dma_0_0 system_processing_system7_0_0 system_SSD1306_OLED_ML_0_0 system_axis_data_fifo_0_1 system_axi_mem_intercon_0 system_rst_processing_system7_0_50M_0 system_ila_0_0 system_processing_system7_0_axi_periph_0 system_xlconcat_0_0 system_axi_gpio_0_0}] -log ip_upgrade.log
Upgrading 'F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_SSD1306_OLED_ML_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_axi_dma_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /ila_0/probe0(undef) and /axi_dma_0_upgraded_ipi/s2mm_introut(intr)
INFO: [IP_Flow 19-3420] Updated system_axi_gpio_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_axi_mem_intercon_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_axis_data_fifo_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated system_ila_0_0 to use current project options
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0_upgraded_ipi: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_dma_0/s2mm_introut(intr) and /ila_0_upgraded_ipi/probe0(undef)
INFO: [IP_Flow 19-3420] Updated system_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_processing_system7_0_axi_periph_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_rst_processing_system7_0_50M_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_xlconcat_0_0 to use current project options
Wrote  : <F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
Wrote  : <F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 1169.848 ; gain = 157.195
export_ip_user_files -of_objects [get_ips {system_axi_dma_0_0 system_processing_system7_0_0 system_SSD1306_OLED_ML_0_0 system_axis_data_fifo_0_1 system_axi_mem_intercon_0 system_rst_processing_system7_0_50M_0 system_ila_0_0 system_processing_system7_0_axi_periph_0 system_xlconcat_0_0 system_axi_gpio_0_0}] -no_script -sync -force -quiet
set_property synth_checkpoint_mode Hierarchical [get_files  F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
generate_target all [get_files  F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
Verilog Output written to : F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [IP_Flow 19-3422] Upgraded charLib (Block Memory Generator 8.3) from revision 1 to revision 5
INFO: [BD 41-1029] Generation completed for the IP Integrator block SSD1306_OLED_ML_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1458.273 ; gain = 278.926
export_ip_user_files -of_objects [get_files F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_processing_system7_0_0_synth_1 system_SSD1306_OLED_ML_0_0_synth_1 system_rst_processing_system7_0_50M_0_synth_1 system_axi_dma_0_0_synth_1 system_xlconcat_0_0_synth_1 system_ila_0_0_synth_1 system_axis_data_fifo_0_1_synth_1 system_axi_gpio_0_0_synth_1 system_xbar_0_synth_1 system_auto_pc_0_synth_1 system_auto_us_0_synth_1 system_auto_pc_1_synth_1}
[Thu Nov 09 10:18:38 2017] Launched system_processing_system7_0_0_synth_1, system_SSD1306_OLED_ML_0_0_synth_1, system_rst_processing_system7_0_50M_0_synth_1, system_axi_dma_0_0_synth_1, system_xlconcat_0_0_synth_1, system_ila_0_0_synth_1, system_axis_data_fifo_0_1_synth_1, system_axi_gpio_0_0_synth_1, system_xbar_0_synth_1, system_auto_pc_0_synth_1, system_auto_us_0_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_processing_system7_0_0_synth_1/runme.log
system_SSD1306_OLED_ML_0_0_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_SSD1306_OLED_ML_0_0_synth_1/runme.log
system_rst_processing_system7_0_50M_0_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_rst_processing_system7_0_50M_0_synth_1/runme.log
system_axi_dma_0_0_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_axi_dma_0_0_synth_1/runme.log
system_xlconcat_0_0_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_xlconcat_0_0_synth_1/runme.log
system_ila_0_0_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_ila_0_0_synth_1/runme.log
system_axis_data_fifo_0_1_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_axis_data_fifo_0_1_synth_1/runme.log
system_axi_gpio_0_0_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_axi_gpio_0_0_synth_1/runme.log
system_xbar_0_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_xbar_0_synth_1/runme.log
system_auto_pc_0_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_auto_pc_0_synth_1/runme.log
system_auto_us_0_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_auto_us_0_synth_1/runme.log
system_auto_pc_1_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 09 10:23:07 2017] Launched system_SSD1306_OLED_ML_0_0_synth_1, synth_1...
Run output will be captured here:
system_SSD1306_OLED_ML_0_0_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_SSD1306_OLED_ML_0_0_synth_1/runme.log
synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Thu Nov 09 10:23:07 2017] Launched impl_1...
Run output will be captured here: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/impl_1/runme.log
reset_run synth_1
reset_run system_SSD1306_OLED_ML_0_0_synth_1
delete_bd_objs [get_bd_nets SSD1306_OLED_ML_0_SDIN] [get_bd_nets SSD1306_OLED_ML_0_SCLK] [get_bd_nets SSD1306_OLED_ML_0_DC] [get_bd_nets SSD1306_OLED_ML_0_RES] [get_bd_nets SSD1306_OLED_ML_0_VBAT] [get_bd_nets SSD1306_OLED_ML_0_VDD] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells SSD1306_OLED_ML_0]
delete_bd_objs [get_bd_ports DC] [get_bd_ports SCLK] [get_bd_ports VBAT] [get_bd_ports VDD] [get_bd_ports RES] [get_bd_ports SDIN]
open_bd_design {F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
generate_target all [get_files  F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
Verilog Output written to : F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1645.078 ; gain = 47.461
export_ip_user_files -of_objects [get_files F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_xbar_0_synth_1 system_auto_pc_0_synth_1 system_auto_us_0_synth_1 system_auto_pc_1_synth_1}
[Thu Nov 09 10:25:03 2017] Launched system_xbar_0_synth_1, system_auto_pc_0_synth_1, system_auto_us_0_synth_1, system_auto_pc_1_synth_1...
Run output will be captured here:
system_xbar_0_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_xbar_0_synth_1/runme.log
system_auto_pc_0_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_auto_pc_0_synth_1/runme.log
system_auto_us_0_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_auto_us_0_synth_1/runme.log
system_auto_pc_1_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_auto_pc_1_synth_1/runme.log
export_simulation -of_objects [get_files F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd] -directory F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.ip_user_files/sim_scripts -ip_user_files_dir F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.ip_user_files -ipstatic_source_dir F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.cache/compile_simlib/modelsim} {questa=F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.cache/compile_simlib/questa} {riviera=F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.cache/compile_simlib/riviera} {activehdl=F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 09 10:26:27 2017] Launched system_auto_us_0_synth_1, synth_1...
Run output will be captured here:
system_auto_us_0_synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/system_auto_us_0_synth_1/runme.log
synth_1: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Thu Nov 09 10:26:27 2017] Launched impl_1...
Run output will be captured here: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/impl_1/runme.log
open_bd_design {F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [HDL 9-2216] Analyzing Verilog file "F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/new/dma_system_wrapper.v" into library work [F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/new/dma_system_wrapper.v:1]
[Thu Nov 09 10:36:42 2017] Launched synth_1...
Run output will be captured here: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/synth_1/runme.log
remove_files  F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_SSD1306_OLED_ML_0_0/IPSRC/charLib/charLib.coe
file delete -force F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_SSD1306_OLED_ML_0_0/IPSRC/charLib/charLib.coe
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Nov 09 10:37:15 2017] Launched synth_1...
Run output will be captured here: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/synth_1/runme.log
[Thu Nov 09 10:37:15 2017] Launched impl_1...
Run output will be captured here: F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/impl_1/runme.log
file copy -force F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/impl_1/dma_system_wrapper.sysdef F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf

file copy -force F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/impl_1/dma_system_wrapper.sysdef F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf

file copy -force F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/impl_1/dma_system_wrapper.sysdef F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf

launch_sdk -workspace F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk -hwspec F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk -hwspec F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/impl_1/dma_system_wrapper.sysdef F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf

launch_sdk -workspace F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk -hwspec F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk -hwspec F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file mkdir F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk
file copy -force F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.runs/impl_1/dma_system_wrapper.sysdef F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf

launch_sdk -workspace F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk -hwspec F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk -hwspec F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.sdk/dma_system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {F:/MIZ7035_Demon/s3/CH08_DMA_PL_LWIP/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 09 15:36:40 2017...
