{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509580325896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509580325901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 19:52:05 2017 " "Processing started: Wed Nov 01 19:52:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509580325901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509580325901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509580325901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509580326210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509580326210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "your_alu_mux.v 4 4 " "Found 4 design units, including 4 entities, in source file your_alu_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_1 " "Found entity 1: ALU_1" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/alu_quartus/your_ALU_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509580335556 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder " "Found entity 2: half_adder" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/alu_quartus/your_ALU_mux.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509580335556 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/alu_quartus/your_ALU_mux.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509580335556 ""} { "Info" "ISGN_ENTITY_NAME" "4 add_8 " "Found entity 4: add_8" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/alu_quartus/your_ALU_mux.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509580335556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509580335556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.bdf" "" { Schematic "D:/GitHub/ECE2504/Project02/alu_quartus/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509580335557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509580335557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509580335597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_1 ALU_1:inst " "Elaborating entity \"ALU_1\" for hierarchy \"ALU_1:inst\"" {  } { { "alu.bdf" "inst" { Schematic "D:/GitHub/ECE2504/Project02/alu_quartus/alu.bdf" { { 576 696 872 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509580335608 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 your_ALU_mux.v(36) " "Verilog HDL assignment warning at your_ALU_mux.v(36): truncated value with size 32 to match size of target (1)" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/alu_quartus/your_ALU_mux.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509580335611 "|alu|ALU_1:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 your_ALU_mux.v(38) " "Verilog HDL assignment warning at your_ALU_mux.v(38): truncated value with size 32 to match size of target (8)" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/alu_quartus/your_ALU_mux.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509580335612 "|alu|ALU_1:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 your_ALU_mux.v(53) " "Verilog HDL assignment warning at your_ALU_mux.v(53): truncated value with size 32 to match size of target (1)" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/alu_quartus/your_ALU_mux.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509580335612 "|alu|ALU_1:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 your_ALU_mux.v(59) " "Verilog HDL assignment warning at your_ALU_mux.v(59): truncated value with size 32 to match size of target (1)" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/alu_quartus/your_ALU_mux.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509580335613 "|alu|ALU_1:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 your_ALU_mux.v(66) " "Verilog HDL assignment warning at your_ALU_mux.v(66): truncated value with size 32 to match size of target (8)" {  } { { "your_ALU_mux.v" "" { Text "D:/GitHub/ECE2504/Project02/alu_quartus/your_ALU_mux.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1509580335613 "|alu|ALU_1:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_8 ALU_1:inst\|add_8:addg " "Elaborating entity \"add_8\" for hierarchy \"ALU_1:inst\|add_8:addg\"" {  } { { "your_ALU_mux.v" "addg" { Text "D:/GitHub/ECE2504/Project02/alu_quartus/your_ALU_mux.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509580335637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU_1:inst\|add_8:addg\|full_adder:fa0\[0\] " "Elaborating entity \"full_adder\" for hierarchy \"ALU_1:inst\|add_8:addg\|full_adder:fa0\[0\]\"" {  } { { "your_ALU_mux.v" "fa0\[0\]" { Text "D:/GitHub/ECE2504/Project02/alu_quartus/your_ALU_mux.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509580335656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder ALU_1:inst\|add_8:addg\|full_adder:fa0\[0\]\|half_adder:g0 " "Elaborating entity \"half_adder\" for hierarchy \"ALU_1:inst\|add_8:addg\|full_adder:fa0\[0\]\|half_adder:g0\"" {  } { { "your_ALU_mux.v" "g0" { Text "D:/GitHub/ECE2504/Project02/alu_quartus/your_ALU_mux.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509580335675 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509580336790 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509580338060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509580338060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "326 " "Implemented 326 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509580338166 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509580338166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "262 " "Implemented 262 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509580338166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509580338166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509580338206 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 19:52:18 2017 " "Processing ended: Wed Nov 01 19:52:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509580338206 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509580338206 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509580338206 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509580338206 ""}
