Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/test_SRL_isim_beh.exe -prj C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/test_SRL_beh.prj work.test_SRL work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/param_2_to_1_mux.v" into library work
Analyzing Verilog file "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/SRL.v" into library work
Analyzing Verilog file "C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/test_SRL.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102776 KB
Fuse CPU Usage: 155 ms
Compiling module param_2_to_1_mux(N=32)
Compiling module SRL
Compiling module test_SRL
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable C:/Users/cs141/Documents/GitHub/CS141-Labs/lab2_alu/test_SRL_isim_beh.exe
Fuse Memory Usage: 106344 KB
Fuse CPU Usage: 186 ms
