HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:NeuroMini
Implementation;Synthesis|| CG921 ||@W:a2c_data is already declared in this scope.||NeuroMini.srr(56);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/56||cmam.v(14);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\hdl\cmam.v'/linenumber/14
Implementation;Synthesis|| CG921 ||@W:c2a_data is already declared in this scope.||NeuroMini.srr(57);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/57||cmam.v(14);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\hdl\cmam.v'/linenumber/14
Implementation;Synthesis|| CG921 ||@W:c2a_valid is already declared in this scope.||NeuroMini.srr(58);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/58||cmam.v(14);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\hdl\cmam.v'/linenumber/14
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||NeuroMini.srr(66);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/66||coreapb3.v(13);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/13
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||NeuroMini.srr(76);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/76||nmic_tx.v(52);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\hdl\nmic_tx.v'/linenumber/52
Implementation;Synthesis|| CG360 ||@W:Removing wire almostfulli_assert, as there is no assignment to it.||NeuroMini.srr(148);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/148||corefifo_sync_scntr.v(159);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/159
Implementation;Synthesis|| CG360 ||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||NeuroMini.srr(149);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/149||corefifo_sync_scntr.v(160);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/160
Implementation;Synthesis|| CG360 ||@W:Removing wire fulli_assert, as there is no assignment to it.||NeuroMini.srr(150);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/150||corefifo_sync_scntr.v(161);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/161
Implementation;Synthesis|| CG360 ||@W:Removing wire fulli_deassert, as there is no assignment to it.||NeuroMini.srr(151);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/151||corefifo_sync_scntr.v(162);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/162
Implementation;Synthesis|| CG360 ||@W:Removing wire re_top_p, as there is no assignment to it.||NeuroMini.srr(152);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/152||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||NeuroMini.srr(153);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/153||corefifo_sync_scntr.v(391);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/391
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||NeuroMini.srr(154);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/154||corefifo_sync_scntr.v(391);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/391
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||NeuroMini.srr(155);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/155||corefifo_sync_scntr.v(369);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/369
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||NeuroMini.srr(156);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/156||corefifo_sync_scntr.v(369);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/369
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||NeuroMini.srr(157);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/157||corefifo_sync_scntr.v(369);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/369
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||NeuroMini.srr(158);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/158||corefifo_sync_scntr.v(369);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/369
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sc_r_fwft[6:0]. Make sure that there are no unused intermediate registers.||NeuroMini.srr(159);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/159||corefifo_sync_scntr.v(296);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/296
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to genblk5.wack_r assign 0, register removed by optimization.||NeuroMini.srr(160);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/160||corefifo_sync_scntr.v(444);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/444
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to genblk5.overflow_r assign 0, register removed by optimization.||NeuroMini.srr(161);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/161||corefifo_sync_scntr.v(444);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/444
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||NeuroMini.srr(162);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/162||corefifo_sync_scntr.v(391);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/391
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||NeuroMini.srr(163);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/163||corefifo_sync_scntr.v(391);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/391
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to rdcnt[6:0] assign 0, register removed by optimization.||NeuroMini.srr(164);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/164||corefifo_sync_scntr.v(259);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/259
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to wrcnt[6:0] assign 0, register removed by optimization.||NeuroMini.srr(165);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/165||corefifo_sync_scntr.v(239);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/239
Implementation;Synthesis|| CG360 ||@W:Removing wire EMPTY2, as there is no assignment to it.||NeuroMini.srr(185);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/185||COREFIFO.v(189);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/189
Implementation;Synthesis|| CG360 ||@W:Removing wire AEMPTY2, as there is no assignment to it.||NeuroMini.srr(186);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/186||COREFIFO.v(190);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/190
Implementation;Synthesis|| CG360 ||@W:Removing wire fifo_rd_en, as there is no assignment to it.||NeuroMini.srr(187);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/187||COREFIFO.v(191);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/191
Implementation;Synthesis|| CG360 ||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||NeuroMini.srr(188);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/188||COREFIFO.v(195);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/195
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||NeuroMini.srr(189);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/189||COREFIFO.v(196);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/196
Implementation;Synthesis|| CG360 ||@W:Removing wire pf_Q, as there is no assignment to it.||NeuroMini.srr(190);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/190||COREFIFO.v(201);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/201
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_Q, as there is no assignment to it.||NeuroMini.srr(191);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/191||COREFIFO.v(202);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/202
Implementation;Synthesis|| CG360 ||@W:Removing wire DVLD_async, as there is no assignment to it.||NeuroMini.srr(192);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/192||COREFIFO.v(220);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/220
Implementation;Synthesis|| CG360 ||@W:Removing wire DVLD_sync, as there is no assignment to it.||NeuroMini.srr(193);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/193||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_dvld, as there is no assignment to it.||NeuroMini.srr(194);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/194||COREFIFO.v(223);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/223
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||NeuroMini.srr(195);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/195||COREFIFO.v(224);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/224
Implementation;Synthesis|| CG360 ||@W:Removing wire pf_dvld, as there is no assignment to it.||NeuroMini.srr(196);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/196||COREFIFO.v(225);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/225
Implementation;Synthesis|| CG133 ||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||NeuroMini.srr(197);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/197||COREFIFO.v(229);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/229
Implementation;Synthesis|| CG133 ||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||NeuroMini.srr(198);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/198||COREFIFO.v(243);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/243
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1[15:0]. Make sure that there are no unused intermediate registers.||NeuroMini.srr(199);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/199||COREFIFO.v(929);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/929
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r[15:0]. Make sure that there are no unused intermediate registers.||NeuroMini.srr(200);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/200||COREFIFO.v(919);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/919
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||NeuroMini.srr(201);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/201||COREFIFO.v(868);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/868
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||NeuroMini.srr(202);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/202||COREFIFO.v(868);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/868
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||NeuroMini.srr(203);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/203||COREFIFO.v(868);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/868
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1[15:0]. Make sure that there are no unused intermediate registers.||NeuroMini.srr(204);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/204||COREFIFO.v(856);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/856
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre[15:0]. Make sure that there are no unused intermediate registers.||NeuroMini.srr(205);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/205||COREFIFO.v(846);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/846
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r[15:0]. Make sure that there are no unused intermediate registers.||NeuroMini.srr(206);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/206||COREFIFO.v(836);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/836
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||NeuroMini.srr(207);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/207||COREFIFO.v(323);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/323
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||NeuroMini.srr(208);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/208||COREFIFO.v(323);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/323
Implementation;Synthesis|| CG360 ||@W:Removing wire almostfulli_assert, as there is no assignment to it.||NeuroMini.srr(280);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/280||corefifo_sync_scntr.v(159);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/159
Implementation;Synthesis|| CG360 ||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||NeuroMini.srr(281);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/281||corefifo_sync_scntr.v(160);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/160
Implementation;Synthesis|| CG360 ||@W:Removing wire fulli_assert, as there is no assignment to it.||NeuroMini.srr(282);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/282||corefifo_sync_scntr.v(161);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/161
Implementation;Synthesis|| CG360 ||@W:Removing wire fulli_deassert, as there is no assignment to it.||NeuroMini.srr(283);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/283||corefifo_sync_scntr.v(162);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/162
Implementation;Synthesis|| CG360 ||@W:Removing wire re_top_p, as there is no assignment to it.||NeuroMini.srr(284);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/284||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||NeuroMini.srr(285);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/285||corefifo_sync_scntr.v(391);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/391
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||NeuroMini.srr(286);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/286||corefifo_sync_scntr.v(391);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/391
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||NeuroMini.srr(287);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/287||corefifo_sync_scntr.v(369);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/369
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||NeuroMini.srr(288);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/288||corefifo_sync_scntr.v(369);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/369
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||NeuroMini.srr(289);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/289||corefifo_sync_scntr.v(369);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/369
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||NeuroMini.srr(290);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/290||corefifo_sync_scntr.v(369);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/369
Implementation;Synthesis|| CL169 ||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||NeuroMini.srr(291);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/291||corefifo_sync_scntr.v(296);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/296
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to genblk5.wack_r assign 0, register removed by optimization.||NeuroMini.srr(292);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/292||corefifo_sync_scntr.v(444);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/444
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to genblk5.overflow_r assign 0, register removed by optimization.||NeuroMini.srr(293);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/293||corefifo_sync_scntr.v(444);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/444
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||NeuroMini.srr(294);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/294||corefifo_sync_scntr.v(391);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/391
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||NeuroMini.srr(295);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/295||corefifo_sync_scntr.v(391);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/391
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||NeuroMini.srr(296);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/296||corefifo_sync_scntr.v(259);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/259
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||NeuroMini.srr(297);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/297||corefifo_sync_scntr.v(239);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/239
Implementation;Synthesis|| CG360 ||@W:Removing wire EMPTY2, as there is no assignment to it.||NeuroMini.srr(313);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/313||COREFIFO.v(189);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/189
Implementation;Synthesis|| CG360 ||@W:Removing wire AEMPTY2, as there is no assignment to it.||NeuroMini.srr(314);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/314||COREFIFO.v(190);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/190
Implementation;Synthesis|| CG360 ||@W:Removing wire fifo_rd_en, as there is no assignment to it.||NeuroMini.srr(315);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/315||COREFIFO.v(191);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/191
Implementation;Synthesis|| CG360 ||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||NeuroMini.srr(316);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/316||COREFIFO.v(195);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/195
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||NeuroMini.srr(317);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/317||COREFIFO.v(196);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/196
Implementation;Synthesis|| CG360 ||@W:Removing wire pf_Q, as there is no assignment to it.||NeuroMini.srr(318);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/318||COREFIFO.v(201);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/201
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_Q, as there is no assignment to it.||NeuroMini.srr(319);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/319||COREFIFO.v(202);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/202
Implementation;Synthesis|| CG360 ||@W:Removing wire DVLD_async, as there is no assignment to it.||NeuroMini.srr(320);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/320||COREFIFO.v(220);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/220
Implementation;Synthesis|| CG360 ||@W:Removing wire DVLD_sync, as there is no assignment to it.||NeuroMini.srr(321);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/321||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_dvld, as there is no assignment to it.||NeuroMini.srr(322);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/322||COREFIFO.v(223);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/223
Implementation;Synthesis|| CG360 ||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||NeuroMini.srr(323);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/323||COREFIFO.v(224);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/224
Implementation;Synthesis|| CG360 ||@W:Removing wire pf_dvld, as there is no assignment to it.||NeuroMini.srr(324);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/324||COREFIFO.v(225);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/225
Implementation;Synthesis|| CG133 ||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||NeuroMini.srr(325);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/325||COREFIFO.v(229);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/229
Implementation;Synthesis|| CG133 ||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||NeuroMini.srr(326);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/326||COREFIFO.v(243);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/243
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1[15:0]. Make sure that there are no unused intermediate registers.||NeuroMini.srr(327);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/327||COREFIFO.v(929);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/929
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r[15:0]. Make sure that there are no unused intermediate registers.||NeuroMini.srr(328);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/328||COREFIFO.v(919);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/919
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||NeuroMini.srr(329);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/329||COREFIFO.v(868);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/868
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||NeuroMini.srr(330);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/330||COREFIFO.v(868);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/868
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||NeuroMini.srr(331);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/331||COREFIFO.v(868);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/868
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1[15:0]. Make sure that there are no unused intermediate registers.||NeuroMini.srr(332);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/332||COREFIFO.v(856);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/856
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre[15:0]. Make sure that there are no unused intermediate registers.||NeuroMini.srr(333);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/333||COREFIFO.v(846);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/846
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r[15:0]. Make sure that there are no unused intermediate registers.||NeuroMini.srr(334);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/334||COREFIFO.v(836);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/836
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||NeuroMini.srr(335);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/335||COREFIFO.v(323);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/323
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||NeuroMini.srr(336);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/336||COREFIFO.v(323);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/323
Implementation;Synthesis|| CG360 ||@W:Removing wire ackfifo_data_in, as there is no assignment to it.||NeuroMini.srr(341);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/341||nm_channel.v(45);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\hdl\nm_channel.v'/linenumber/45
Implementation;Synthesis|| CG360 ||@W:Removing wire adcfifo_data_in, as there is no assignment to it.||NeuroMini.srr(342);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/342||nm_channel.v(45);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\hdl\nm_channel.v'/linenumber/45
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 6 of debug_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||NeuroMini.srr(346);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/346||nmic_if.v(203);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\hdl\nmic_if.v'/linenumber/203
Implementation;Synthesis|| CG360 ||@W:Removing wire CAPB3IlOI, as there is no assignment to it.||NeuroMini.srr(433);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/433||coreapb3.v(1495);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/1495
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||NeuroMini.srr(458);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/458||NeuroMini_OSC_0_OSC.v(15);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\NeuroMini\OSC_0\NeuroMini_OSC_0_OSC.v'/linenumber/15
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||NeuroMini.srr(459);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/459||NeuroMini_OSC_0_OSC.v(16);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\NeuroMini\OSC_0\NeuroMini_OSC_0_OSC.v'/linenumber/16
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||NeuroMini.srr(460);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/460||NeuroMini_OSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\NeuroMini\OSC_0\NeuroMini_OSC_0_OSC.v'/linenumber/17
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||NeuroMini.srr(461);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/461||NeuroMini_OSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\NeuroMini\OSC_0\NeuroMini_OSC_0_OSC.v'/linenumber/18
Implementation;Synthesis|| CL157 ||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||NeuroMini.srr(462);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/462||NeuroMini_OSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\NeuroMini\OSC_0\NeuroMini_OSC_0_OSC.v'/linenumber/20
Implementation;Synthesis|| CL246 ||@W:Input port bits 27 to 20 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||NeuroMini.srr(463);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/463||coreapb3.v(407);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core_obfuscated\coreapb3.v'/linenumber/407
Implementation;Synthesis|| CL156 ||@W:*Input cm_txd[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||NeuroMini.srr(512);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/512||nmic_if.v(46);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\hdl\nmic_if.v'/linenumber/46
Implementation;Synthesis|| CL156 ||@W:*Input cm_txvalid[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||NeuroMini.srr(513);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/513||nmic_if.v(46);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\hdl\nmic_if.v'/linenumber/46
Implementation;Synthesis|| CL156 ||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||NeuroMini.srr(519);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/519||COREFIFO.v(189);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ADCFIFO\ADCFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/189
Implementation;Synthesis|| CL156 ||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||NeuroMini.srr(525);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/525||COREFIFO.v(189);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\component\work\ACKFIFO\ACKFIFO_0\rtl\vlog\core\COREFIFO.v'/linenumber/189
Implementation;Synthesis|| MT530 ||@W:Found inferred clock NeuroMini_FCCC_0_FCCC|GL0_net_inferred_clock which controls 1021 sequential elements including cmam_if_wrap_0.cmam_if.nif.cmd_inst.state[2:0]. This clock has no specified timing constraint which may adversely impact design performance. ||NeuroMini.srr(629);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/629||cm_demux.v(129);liberoaction://cross_probe/hdl/file/'p:\libero\neuromini_golden\hdl\cm_demux.v'/linenumber/129
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||NeuroMini.srr(849);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/849||neuromini_osc_0_osc.v(23);liberoaction://cross_probe/hdl/file/'p:\libero\neuromini_golden\component\work\neuromini\osc_0\neuromini_osc_0_osc.v'/linenumber/23
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||NeuroMini.srr(850);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/850||neuromini_fccc_0_fccc.v(20);liberoaction://cross_probe/hdl/file/'p:\libero\neuromini_golden\component\work\neuromini\fccc_0\neuromini_fccc_0_fccc.v'/linenumber/20
Implementation;Synthesis|| MT420 ||@W:Found inferred clock NeuroMini_FCCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL0_net"||NeuroMini.srr(851);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/851||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||NeuroMini.srr(864);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/864||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||NeuroMini.srr(866);liberoaction://cross_probe/hdl/file/'P:\Libero\NeuroMini_golden\synthesis\NeuroMini.srr'/linenumber/866||null;null
Implementation;Compile;RootName:NeuroMini
Implementation;Compile||(null)||Please refer to the log file for details about 8 Info(s)||NeuroMini_compile_log.log;liberoaction://open_report/file/NeuroMini_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:NeuroMini
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||NeuroMini_layout_log.log;liberoaction://open_report/file/NeuroMini_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||NeuroMini_generateBitstream.log;liberoaction://open_report/file/NeuroMini_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:NeuroMini
