// Seed: 832570680
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    output wire id_3,
    output tri1 id_4,
    input tri id_5,
    output supply1 id_6,
    output supply0 id_7
    , id_9
);
  wire id_10;
  wire id_11 = id_11;
  assign id_0 = "" !=? 1 ? id_1 : id_5;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input uwire id_6,
    output supply0 id_7,
    input uwire id_8,
    input tri id_9,
    input wor id_10,
    input wand id_11,
    input supply0 id_12,
    input wor id_13,
    output wand id_14,
    input supply1 id_15,
    input tri1 id_16
);
  assign #id_18 id_2 = 1 == id_3;
  wire id_19;
  xnor (
      id_14,
      id_11,
      id_10,
      id_16,
      id_4,
      id_15,
      id_19,
      id_3,
      id_1,
      id_18,
      id_6,
      id_13,
      id_5,
      id_8,
      id_12
  );
  module_0(
      id_0, id_10, id_7, id_2, id_0, id_3, id_7, id_14
  );
  supply1 id_20;
  assign id_20 = id_1;
  assign id_2  = 1'd0;
endmodule
