<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD TB</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD TB'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD TB')">CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD TB</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.16</td>
<td class="s9 cl rt"><a href="mod171.html#Line" > 96.92</a></td>
<td class="s10 cl rt"><a href="mod171.html#Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod171.html#Toggle" > 91.72</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod171.html#Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/test/main_tb/tb_top_simple_ctu_can_fd.vhd')">/home/oille/Downloads/ctucanfd_ip_core/test/main_tb/tb_top_simple_ctu_can_fd.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod171.html#inst_tag_419"  onclick="showContent('inst_tag_419')">TB_TOP_CTU_CAN_FD</a></td>
<td class="s9 cl rt"> 92.16</td>
<td class="s9 cl rt"><a href="mod171.html#Line" > 96.92</a></td>
<td class="s10 cl rt"><a href="mod171.html#Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod171.html#Toggle" > 91.72</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod171.html#Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD TB'>
<hr>
<a name="inst_tag_419"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_419" >TB_TOP_CTU_CAN_FD</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.16</td>
<td class="s9 cl rt"><a href="mod171.html#Line" > 96.92</a></td>
<td class="s10 cl rt"><a href="mod171.html#Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod171.html#Toggle" > 91.72</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod171.html#Branch" > 80.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.61</td>
<td class="s9 cl rt"> 95.07</td>
<td class="s9 cl rt"> 96.90</td>
<td class="s9 cl rt"> 92.84</td>
<td class="s9 cl rt"> 92.82</td>
<td class="s9 cl rt"> 96.03</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<span class=inst>none</span>
<br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod300.html#inst_tag_1066" id="tag_urg_inst_1066">CTU_CAN_FD_VIP_INST</a></td>
<td class="s5 cl rt"> 53.86</td>
<td class="s7 cl rt"> 71.94</td>
<td class="s4 cl rt"> 47.62</td>
<td class="s7 cl rt"> 73.63</td>
<td class="s2 cl rt"> 20.00</td>
<td class="s5 cl rt"> 56.13</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod293.html#inst_tag_1017" id="tag_urg_inst_1017">DUT</a></td>
<td class="s9 cl rt"> 98.30</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 97.49</td>
<td class="s9 cl rt"> 98.04</td>
<td class="s9 cl rt"> 95.73</td>
<td class="s9 cl rt"> 98.52</td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD TB'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod171.html" >CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD TB</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>65</td><td>63</td><td>96.92</td></tr>
<tr class="s9"><td class="lf">VHDL_PROCESS</td><td>345</td><td>63</td><td>62</td><td>98.41</td></tr>
<tr class="s5"><td class="lf">VHDL_PROCESS</td><td>440</td><td>2</td><td>1</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
344                         begin
345        1/1                  wait for 10 ns;
346                     
347        1/1                  info_m(&quot;***************************************************************&quot;);
348        1/1                  info_m(&quot;CTU CAN FD main testbench&quot;);
349        1/1                  info_m(&quot;&quot;);
350        1/1                  info_m(&quot;Test configuration:&quot;);
351        1/1                  info_m(&quot;  Test type: &quot; &amp; test_type);
352        1/1                  info_m(&quot;  Test name: &quot; &amp; test_name);
353        1/1                  info_m(&quot;  No. of iterations: &quot; &amp; integer'image(iterations));
354        1/1                  info_m(&quot;  Stand-alone VIP: &quot; &amp; boolean'image(stand_alone_vip_mode));
355        1/1                  info_m(&quot;  System clock period: &quot; &amp; cfg_sys_clk_period);
356        1/1                  info_m(&quot;  Log level: &quot; &amp; t_log_verbosity'image(log_level));
357        1/1                  info_m(&quot;  Seed: &quot; &amp; integer'image(seed));
358        1/1                  info_m(&quot;  Reference test iterations: &quot; &amp; integer'image(reference_iterations));
359        1/1                  info_m(&quot;  Timeout: &quot; &amp; timeout);
360        1/1                  info_m(&quot;  Finish on error: &quot; &amp; integer'image(finish_on_error));
361        1/1                  info_m(&quot;&quot;);
362        1/1                  info_m(&quot;DUT configuration:&quot;);
363        1/1                  info_m(&quot;  RX buffer size: &quot; &amp; integer'image(rx_buffer_size));
364        1/1                  info_m(&quot;  TXT Buffer count: &quot; &amp; integer'image(txt_buffer_count));
365        1/1                  info_m(&quot;  Filter A: &quot; &amp; boolean'image(sup_filtA));
366        1/1                  info_m(&quot;  Filter B: &quot; &amp; boolean'image(sup_filtB));
367        1/1                  info_m(&quot;  Filter C: &quot; &amp; boolean'image(sup_filtC));
368        1/1                  info_m(&quot;  Range filter: &quot; &amp; boolean'image(sup_range));
369        1/1                  info_m(&quot;  Traffic counters: &quot; &amp; boolean'image(sup_traffic_ctrs));
370        1/1                  info_m(&quot;  Target technology: &quot; &amp; integer'image(target_technology));
371        1/1                  info_m(&quot;  Reset Buffer RAMS: &quot; &amp; boolean'image(reset_buffer_rams));
372        1/1                  info_m(&quot;&quot;);
373        1/1                  info_m(&quot;Bit timing settings (Nominal):&quot;);
374        1/1                  info_m(&quot;  BRP: &quot; &amp; integer'image(cfg_brp));
375        1/1                  info_m(&quot;  PH1: &quot; &amp; integer'image(cfg_ph_1));
376        1/1                  info_m(&quot;  PROP: &quot; &amp; integer'image(cfg_prop));
377        1/1                  info_m(&quot;  PH2: &quot; &amp; integer'image(cfg_ph_2));
378        1/1                  info_m(&quot;  SJW: &quot; &amp; integer'image(cfg_sjw));
379        1/1                  info_m(&quot;&quot;);
380        1/1                  info_m(&quot;Bit timing settings (Data):&quot;);
381        1/1                  info_m(&quot;  BRP: &quot; &amp; integer'image(cfg_brp_fd));
382        1/1                  info_m(&quot;  PH1: &quot; &amp; integer'image(cfg_ph_1_fd));
383        1/1                  info_m(&quot;  PROP: &quot; &amp; integer'image(cfg_prop_fd));
384        1/1                  info_m(&quot;  PH2: &quot; &amp; integer'image(cfg_ph_2_fd));
385        1/1                  info_m(&quot;  SJW: &quot; &amp; integer'image(cfg_sjw_fd));
386        1/1                  info_m(&quot;&quot;);
387        1/1                  info_m(&quot;***************************************************************&quot;);
388                     
389        1/1                  for i in 1 to iterations loop
390        1/1                      info_m(&quot;***************************************************************&quot;);
391        1/1                      info_m(&quot; Iteration nr: &quot; &amp; integer'image(i));
392        1/1                      info_m(&quot;***************************************************************&quot;);
393                     
394                                 -- Special deposit for traffic counters code coverage!
395        1/1                      if (test_name = &quot;rx_counter&quot; or test_name = &quot;tx_counter&quot;) then
396        1/1                          rand_logic_vect_v(rnd_vect, 0.5);
397        1/1                          info_m(&quot;Depositing TX frame counter and RX frame counter to: &quot; &amp; to_hstring(rnd_vect));
398                                     &lt;&lt;signal .TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST.tx_frame_ctr_i  : std_logic_vector(31 downto 0) &gt;&gt; &lt;= force out rnd_vect;
399                                     &lt;&lt;signal .TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST.rx_frame_ctr_i  : std_logic_vector(31 downto 0) &gt;&gt; &lt;= force out rnd_vect;
400        1/1                          wait for 1 ns;
401                                     &lt;&lt;signal .TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST.tx_frame_ctr_i  : std_logic_vector(31 downto 0) &gt;&gt; &lt;= release out;
402                                     &lt;&lt;signal .TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST.rx_frame_ctr_i  : std_logic_vector(31 downto 0) &gt;&gt; &lt;= release out;
403                                 elsif (test_name = &quot;err_norm_fd&quot;) then
404        1/1                          rand_logic_vect_v(rnd_vect, 0.5);
405        1/1                          info_m(&quot;Depositing ERR NORM counters to: &quot; &amp; integer'image(to_integer(unsigned(rnd_vect(15 downto 0 )))));
406        1/1                          info_m(&quot;Depositing ERR FD counters to: &quot;   &amp; integer'image(to_integer(unsigned(rnd_vect(31 downto 16)))));
407                                     &lt;&lt;signal .TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.FAULT_CONFINEMENT_INST.ERR_COUNTERS_INST.norm_err_ctr  : std_logic_vector(15 downto 0) &gt;&gt; &lt;= force out rnd_vect(15 downto 0);
408                                     &lt;&lt;signal .TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.FAULT_CONFINEMENT_INST.ERR_COUNTERS_INST.data_err_ctr  : std_logic_vector(15 downto 0) &gt;&gt; &lt;= force out rnd_vect(31 downto 16);
409        1/1                          wait for 1 ns;
410                                     &lt;&lt;signal .TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.FAULT_CONFINEMENT_INST.ERR_COUNTERS_INST.norm_err_ctr  : std_logic_vector(15 downto 0) &gt;&gt; &lt;= release out;
411                                     &lt;&lt;signal .TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.FAULT_CONFINEMENT_INST.ERR_COUNTERS_INST.data_err_ctr  : std_logic_vector(15 downto 0) &gt;&gt; &lt;= release out;
412                                 end if;
413                     
414                                 -- Execute test
415        1/1                      test_start &lt;= '1';
416        1/1                      wait until test_done = '1';
417        1/1                      wait for 1 ns;
418                     
419                                 -- Propagate fail to Vunit if test signals it failed
420                                 -- true indicates fail (exit code 1)
421        1/1                      if (test_success = '0') then
422        <font color = "red">0/1     ==>                  std.env.finish;</font>
423                                 end if;
424                     
425                                 -- Finish handshake
426        1/1                      test_start &lt;= '0';
427        1/1                      wait until test_done = '0';
428        1/1                      wait for 10 ns;
429                             end loop;
430                     
431                             -- Finish succesfully
432        1/1                  std.env.finish;
433                         end process;
434                     
435                         ---------------------------------------------------------------------------
436                         -- Spawn watchdog
437                         ---------------------------------------------------------------------------
438                         process
439                         begin
440        1/1                  wait for time'value(timeout);
441        <font color = "red">0/1     ==>          report &quot;Timeout reached!&quot; severity failure;</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod171.html" >CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD TB</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       395
 EXPRESSION ((TEST_NAME = &quot;rx_counter&quot;) OR (TEST_NAME = &quot;tx_counter&quot;))
             -------------1------------    -------------2------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod171.html" >CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD TB</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">20</td>
<td class="rt">17</td>
<td class="rt">85.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">326</td>
<td class="rt">299</td>
<td class="rt">91.72 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">163</td>
<td class="rt">155</td>
<td class="rt">95.09 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">163</td>
<td class="rt">144</td>
<td class="rt">88.34 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">20</td>
<td class="rt">17</td>
<td class="rt">85.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">326</td>
<td class="rt">299</td>
<td class="rt">91.72 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">163</td>
<td class="rt">155</td>
<td class="rt">95.09 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">163</td>
<td class="rt">144</td>
<td class="rt">88.34 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>CLK_SYS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RES_N</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WRITE_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>READ_DATA[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ADDRESS[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ADDRESS[11:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ADDRESS[15:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SCS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SWR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SRD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SBE[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>INT</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CAN_TX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CAN_RX</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP[30:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TIMESTAMP[36:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP[38:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP[43:39]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP[45:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP[49:46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP[51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP[54:52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP[59:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP[60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP[62:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TIMESTAMP[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>TEST_PROBE.RX_TRIGGER_NBS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_PROBE.RX_TRIGGER_WBS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_PROBE.TX_TRIGGER</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_START</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_DONE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>TEST_SUCCESS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SCAN_ENABLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod171.html" >CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD TB</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">395</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">421</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
395                    if (test_name = "rx_counter" or test_name = "tx_counter") then
                       <font color = "green">-1-</font>  
396                        rand_logic_vect_v(rnd_vect, 0.5);
           <font color = "green">                ==></font>
397                        info_m("Depositing TX frame counter and RX frame counter to: " & to_hstring(rnd_vect));
398                        <<signal .TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST.tx_frame_ctr_i  : std_logic_vector(31 downto 0) >> <= force out rnd_vect;
399                        <<signal .TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST.rx_frame_ctr_i  : std_logic_vector(31 downto 0) >> <= force out rnd_vect;
400                        wait for 1 ns;
401                        <<signal .TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST.tx_frame_ctr_i  : std_logic_vector(31 downto 0) >> <= release out;
402                        <<signal .TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.BUS_TRAFFIC_CTRS_GEN.BUS_TRAFFIC_COUNTERS_INST.rx_frame_ctr_i  : std_logic_vector(31 downto 0) >> <= release out;
403                    elsif (test_name = "err_norm_fd") then
                          <font color = "green">-2-</font>  
404                        rand_logic_vect_v(rnd_vect, 0.5);
           <font color = "green">                ==></font>
405                        info_m("Depositing ERR NORM counters to: " & integer'image(to_integer(unsigned(rnd_vect(15 downto 0 )))));
406                        info_m("Depositing ERR FD counters to: "   & integer'image(to_integer(unsigned(rnd_vect(31 downto 16)))));
407                        <<signal .TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.FAULT_CONFINEMENT_INST.ERR_COUNTERS_INST.norm_err_ctr  : std_logic_vector(15 downto 0) >> <= force out rnd_vect(15 downto 0);
408                        <<signal .TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.FAULT_CONFINEMENT_INST.ERR_COUNTERS_INST.data_err_ctr  : std_logic_vector(15 downto 0) >> <= force out rnd_vect(31 downto 16);
409                        wait for 1 ns;
410                        <<signal .TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.FAULT_CONFINEMENT_INST.ERR_COUNTERS_INST.norm_err_ctr  : std_logic_vector(15 downto 0) >> <= release out;
411                        <<signal .TB_TOP_CTU_CAN_FD.DUT.CAN_CORE_INST.FAULT_CONFINEMENT_INST.ERR_COUNTERS_INST.data_err_ctr  : std_logic_vector(15 downto 0) >> <= release out;
412                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
421                    if (test_success = '0') then
                       <font color = "red">-1-</font>  
422                        std.env.finish;
           <font color = "red">                ==></font>
423                    end if;
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_419">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD TB">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
