$date
	Thu Nov 21 15:19:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux4 $end
$var wire 1 ! y $end
$var reg 1 " d0 $end
$var reg 1 # d1 $end
$var reg 1 $ d2 $end
$var reg 1 % d3 $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module uut $end
$var wire 1 ( and0 $end
$var wire 1 ) and1 $end
$var wire 1 * and2 $end
$var wire 1 + and3 $end
$var wire 1 , d0 $end
$var wire 1 - d1 $end
$var wire 1 . d2 $end
$var wire 1 / d3 $end
$var wire 1 0 ns0 $end
$var wire 1 1 ns1 $end
$var wire 1 2 s0 $end
$var wire 1 3 s1 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
z!
$end
#10
1(
1!
11
10
0+
0*
0)
0'
03
0&
02
0%
0/
0$
0.
0#
0-
1"
1,
#20
0!
01
0(
1'
13
1#
1-
0"
0,
#30
11
00
0'
03
1&
12
1$
1.
0#
0-
#40
1!
01
1+
1'
13
1%
1/
0$
0.
