{
    "description": "a full AND-gate test designed to fail", 
    "edge": [
        "a-b W1", 
        "c-d W2", 
        "e-f W3", 
        "g-h W4"
    ], 
    "head": {
        "text": [
            "tspan", 
            {
                "class": "error h3"
            }, 
            "Simulation failure "
        ], 
        "tick": 0
    }, 
    "name": "andGate_timed", 
    "signal": [
        [
            "CLK", 
            {
                "name": "CLK", 
                "period": "2", 
                "type": "std_logic", 
                "wave": "p......"
            }
        ], 
        [
            "IN", 
            {
                "name": "A", 
                "type": "std_logic", 
                "wave": "0.1.0.1.0....."
            }, 
            {
                "name": "B", 
                "type": "std_logic", 
                "wave": "0.1.0.....1.0."
            }
        ], 
        [
            "OUT", 
            {
                "name": [
                    "tspan", 
                    {
                        "class": "error h4"
                    }, 
                    "F"
                ], 
                "node": "..ac..eg", 
                "type": "std_logic", 
                "wave": "0.....1.0....."
            }, 
            {
                "name": [
                    "tspan", 
                    {
                        "class": "error h4"
                    }, 
                    "F_sim"
                ], 
                "node": "..bd..fh", 
                "type": "std_logic", 
                "wave": "0.110.000....."
            }
        ]
    ], 
    "test": "andgate_failing"
}