{"vcs1":{"timestamp_begin":1684311078.519850520, "rt":1.41, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684311080.021379153, "rt":1.29, "ut":0.46, "st":0.17}}
{"link":{"timestamp_begin":1684311081.379993730, "rt":0.42, "ut":0.21, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684311077.872051258}
{"VCS_COMP_START_TIME": 1684311077.872051258}
{"VCS_COMP_END_TIME": 1684311083.319955056}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330572}}
{"stitch_vcselab": {"peak_mem": 211968}}
