{"vcs1":{"timestamp_begin":1716822834.945101726, "rt":2.58, "ut":2.38, "st":0.18}}
{"vcselab":{"timestamp_begin":1716822837.562425604, "rt":0.25, "ut":0.18, "st":0.02}}
{"link":{"timestamp_begin":1716822837.851578382, "rt":0.24, "ut":0.11, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1716822834.642552762}
{"VCS_COMP_START_TIME": 1716822834.642552762}
{"VCS_COMP_END_TIME": 1716822838.208068322}
{"VCS_USER_OPTIONS": "-fgp -full64 -sverilog /home/AS20233757/AS501_assignment/sim/tb/core_tb_10.sv /home/AS20233757/AS501_assignment/sim/../rtl/common/core_package.sv /home/AS20233757/AS501_assignment/sim/../rtl/common/d_flip_flop.sv /home/AS20233757/AS501_assignment/sim/../rtl/common/mux2to1.sv /home/AS20233757/AS501_assignment/sim/../rtl/common/mux3to1.sv /home/AS20233757/AS501_assignment/sim/../rtl/common/mux4to1.sv /home/AS20233757/AS501_assignment/sim/../rtl/common/mux5to1.sv /home/AS20233757/AS501_assignment/sim/../rtl/common/counter.sv /home/AS20233757/AS501_assignment/sim/../rtl/memory/memory_top.sv /technology/SAED32/lib/sram/verilog/saed32sram.v /home/AS20233757/AS501_assignment/sim/../rtl/cache/submodule/cache_sram.sv /home/AS20233757/AS501_assignment/sim/../rtl/cache/instr_cache.sv /home/AS20233757/AS501_assignment/sim/../rtl/scalar_core/alu.sv /home/AS20233757/AS501_assignment/sim/../rtl/scalar_core/csr.sv /home/AS20233757/AS501_assignment/sim/../rtl/scalar_core/decoder.sv /home/AS20233757/AS501_assignment/sim/../rtl/scalar_core/regfile.sv /home/AS20233757/AS501_assignment/sim/../rtl/scalar_core/scalar_core.sv /home/AS20233757/AS501_assignment/sim/../rtl/cpu_top.sv -timescale=1ns/1ps +incdir+/tools/Synopsys/dc/V-2023.12-SP1/dw/sim_ver +define+SIM -debug_access+all -kdb -l vcs.log"}
{"vcs1": {"peak_mem": 518760}}
{"vcselab": {"peak_mem": 251172}}
