#define M31DPHY_APBCFGSAIF__SYSCFG_0_ADDR                  (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x0U)
#define U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_WIDTH          0x6U
#define U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_SHIFT          0x0U
#define U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_MASK           0x3FU
#define U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_WIDTH 0x1U
#define U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_SHIFT 0x6U
#define U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_MASK  0x40U
#define U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_WIDTH 0x6U
#define U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_SHIFT 0x7U
#define U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_MASK  0x1F80U
#define U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_WIDTH          0x6U
#define U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_SHIFT          0xDU
#define U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_MASK           0x7E000U
#define U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_EN_WIDTH 0x1U
#define U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_EN_SHIFT 0x13U
#define U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_EN_MASK  0x80000U
#define U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_IN_WIDTH 0x6U
#define U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_IN_SHIFT 0x14U
#define U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_IN_MASK  0x3F00000U
#define M31DPHY_APBCFGSAIF__SYSCFG_4_ADDR                  (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x4U)
#define U0_M31DPHY_XCFGI_REG00_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG00_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG00_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_8_ADDR                  (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x8U)
#define U0_M31DPHY_XCFGI_REG01_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG01_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG01_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_12_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0xcU)
#define U0_M31DPHY_XCFGI_REG02_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG02_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG02_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_16_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x10U)
#define U0_M31DPHY_XCFGI_REG03_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG03_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG03_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_20_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x14U)
#define U0_M31DPHY_XCFGI_REG04_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG04_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG04_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_24_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x18U)
#define U0_M31DPHY_XCFGI_REG05_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG05_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG05_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_28_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x1cU)
#define U0_M31DPHY_XCFGI_REG06_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG06_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG06_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_32_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x20U)
#define U0_M31DPHY_XCFGI_REG07_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG07_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG07_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_36_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x24U)
#define U0_M31DPHY_XCFGI_REG08_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG08_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG08_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_40_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x28U)
#define U0_M31DPHY_XCFGI_REG09_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG09_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG09_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_44_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x2cU)
#define U0_M31DPHY_XCFGI_REG10_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG10_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG10_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_48_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x30U)
#define U0_M31DPHY_XCFGI_REG11_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG11_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG11_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_52_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x34U)
#define U0_M31DPHY_XCFGI_REG12_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG12_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG12_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_56_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x38U)
#define U0_M31DPHY_XCFGI_REG13_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG13_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG13_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_60_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x3cU)
#define U0_M31DPHY_XCFGI_REG14_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG14_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG14_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_64_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x40U)
#define U0_M31DPHY_XCFGI_REG15_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG15_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG15_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_68_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x44U)
#define U0_M31DPHY_XCFGI_REG16_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG16_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG16_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_72_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x48U)
#define U0_M31DPHY_XCFGI_REG17_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG17_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG17_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_76_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x4cU)
#define U0_M31DPHY_XCFGI_REG18_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG18_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG18_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_80_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x50U)
#define U0_M31DPHY_XCFGI_REG19_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG19_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG19_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_84_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x54U)
#define U0_M31DPHY_XCFGI_REG20_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG20_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG20_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_88_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x58U)
#define U0_M31DPHY_XCFGI_REG21_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG21_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG21_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_92_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x5cU)
#define U0_M31DPHY_XCFGI_REG22_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG22_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG22_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_96_ADDR                 (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x60U)
#define U0_M31DPHY_XCFGI_REG23_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG23_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG23_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_100_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x64U)
#define U0_M31DPHY_XCFGI_REG24_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG24_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG24_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_104_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x68U)
#define U0_M31DPHY_XCFGI_REG25_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG25_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG25_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_108_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x6cU)
#define U0_M31DPHY_XCFGI_REG26_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG26_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG26_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_112_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x70U)
#define U0_M31DPHY_XCFGI_REG27_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG27_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG27_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_116_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x74U)
#define U0_M31DPHY_XCFGI_REG28_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG28_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG28_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_120_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x78U)
#define U0_M31DPHY_XCFGI_REG29_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG29_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG29_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_124_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x7cU)
#define U0_M31DPHY_XCFGI_REG30_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG30_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG30_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_128_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x80U)
#define U0_M31DPHY_XCFGI_REG31_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG31_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG31_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_132_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x84U)
#define U0_M31DPHY_XCFGI_REG32_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG32_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG32_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_136_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x88U)
#define U0_M31DPHY_XCFGI_REG33_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG33_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG33_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_140_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x8cU)
#define U0_M31DPHY_XCFGI_REG34_WIDTH                       0x20U
#define U0_M31DPHY_XCFGI_REG34_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG34_MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_144_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x90U)
#define U0_M31DPHY_XCFGI_REG35_WIDTH                       0x10U
#define U0_M31DPHY_XCFGI_REG35_SHIFT                       0x0U
#define U0_M31DPHY_XCFGI_REG35_MASK                        0xFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_148_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x94U)
#define U0_M31DPHY_XCFGO_31_0__WIDTH                       0x20U
#define U0_M31DPHY_XCFGO_31_0__SHIFT                       0x0U
#define U0_M31DPHY_XCFGO_31_0__MASK                        0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_152_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x98U)
#define U0_M31DPHY_XCFGO_63_32__WIDTH                      0x20U
#define U0_M31DPHY_XCFGO_63_32__SHIFT                      0x0U
#define U0_M31DPHY_XCFGO_63_32__MASK                       0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_156_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0x9cU)
#define U0_M31DPHY_XCFGO_95_64__WIDTH                      0x20U
#define U0_M31DPHY_XCFGO_95_64__SHIFT                      0x0U
#define U0_M31DPHY_XCFGO_95_64__MASK                       0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_160_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0xa0U)
#define U0_M31DPHY_XCFGO_127_96__WIDTH                     0x20U
#define U0_M31DPHY_XCFGO_127_96__SHIFT                     0x0U
#define U0_M31DPHY_XCFGO_127_96__MASK                      0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_164_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0xa4U)
#define U0_M31DPHY_XCFGO_159_128__WIDTH                    0x20U
#define U0_M31DPHY_XCFGO_159_128__SHIFT                    0x0U
#define U0_M31DPHY_XCFGO_159_128__MASK                     0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_168_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0xa8U)
#define U0_M31DPHY_XCFGO_191_160__WIDTH                    0x20U
#define U0_M31DPHY_XCFGO_191_160__SHIFT                    0x0U
#define U0_M31DPHY_XCFGO_191_160__MASK                     0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_172_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0xacU)
#define U0_M31DPHY_XCFGO_223_192__WIDTH                    0x20U
#define U0_M31DPHY_XCFGO_223_192__SHIFT                    0x0U
#define U0_M31DPHY_XCFGO_223_192__MASK                     0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_176_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0xb0U)
#define U0_M31DPHY_XCFGO_255_224__WIDTH                    0x20U
#define U0_M31DPHY_XCFGO_255_224__SHIFT                    0x0U
#define U0_M31DPHY_XCFGO_255_224__MASK                     0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_180_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0xb4U)
#define U0_M31DPHY_XCFGO_287_256__WIDTH                    0x20U
#define U0_M31DPHY_XCFGO_287_256__SHIFT                    0x0U
#define U0_M31DPHY_XCFGO_287_256__MASK                     0xFFFFFFFFU
#define M31DPHY_APBCFGSAIF__SYSCFG_184_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0xb8U)
#define U0_M31DPHY_XCFGO_295_288__WIDTH                    0x8U
#define U0_M31DPHY_XCFGO_295_288__SHIFT                    0x0U
#define U0_M31DPHY_XCFGO_295_288__MASK                     0xFFU
#define U0_M31DPHY_DATA_BUS16_8_WIDTH                      0x1U
#define U0_M31DPHY_DATA_BUS16_8_SHIFT                      0x8U
#define U0_M31DPHY_DATA_BUS16_8_MASK                       0x100U
#define U0_M31DPHY_DEBUG_MODE_SEL_WIDTH                    0x7U
#define U0_M31DPHY_DEBUG_MODE_SEL_SHIFT                    0x9U
#define U0_M31DPHY_DEBUG_MODE_SEL_MASK                     0xFE00U
#define U0_M31DPHY_DEBUG_OUT_WIDTH                         0x10U
#define U0_M31DPHY_DEBUG_OUT_SHIFT                         0x10U
#define U0_M31DPHY_DEBUG_OUT_MASK                          0xFFFF0000U
#define M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0xbcU)
#define U0_M31DPHY_DPDN_SWAP_CLK_WIDTH                     0x1U
#define U0_M31DPHY_DPDN_SWAP_CLK_SHIFT                     0x0U
#define U0_M31DPHY_DPDN_SWAP_CLK_MASK                      0x1U
#define U0_M31DPHY_DPDN_SWAP_CLK1_WIDTH                    0x1U
#define U0_M31DPHY_DPDN_SWAP_CLK1_SHIFT                    0x1U
#define U0_M31DPHY_DPDN_SWAP_CLK1_MASK                     0x2U
#define U0_M31DPHY_DPDN_SWAP_LAN0_WIDTH                    0x1U
#define U0_M31DPHY_DPDN_SWAP_LAN0_SHIFT                    0x2U
#define U0_M31DPHY_DPDN_SWAP_LAN0_MASK                     0x4U
#define U0_M31DPHY_DPDN_SWAP_LAN1_WIDTH                    0x1U
#define U0_M31DPHY_DPDN_SWAP_LAN1_SHIFT                    0x3U
#define U0_M31DPHY_DPDN_SWAP_LAN1_MASK                     0x8U
#define U0_M31DPHY_DPDN_SWAP_LAN2_WIDTH                    0x1U
#define U0_M31DPHY_DPDN_SWAP_LAN2_SHIFT                    0x4U
#define U0_M31DPHY_DPDN_SWAP_LAN2_MASK                     0x10U
#define U0_M31DPHY_DPDN_SWAP_LAN3_WIDTH                    0x1U
#define U0_M31DPHY_DPDN_SWAP_LAN3_SHIFT                    0x5U
#define U0_M31DPHY_DPDN_SWAP_LAN3_MASK                     0x20U
#define U0_M31DPHY_ENABLE_CLK_WIDTH                        0x1U
#define U0_M31DPHY_ENABLE_CLK_SHIFT                        0x6U
#define U0_M31DPHY_ENABLE_CLK_MASK                         0x40U
#define U0_M31DPHY_ENABLE_CLK1_WIDTH                       0x1U
#define U0_M31DPHY_ENABLE_CLK1_SHIFT                       0x7U
#define U0_M31DPHY_ENABLE_CLK1_MASK                        0x80U
#define U0_M31DPHY_ENABLE_LAN0_WIDTH                       0x1U
#define U0_M31DPHY_ENABLE_LAN0_SHIFT                       0x8U
#define U0_M31DPHY_ENABLE_LAN0_MASK                        0x100U
#define U0_M31DPHY_ENABLE_LAN1_WIDTH                       0x1U
#define U0_M31DPHY_ENABLE_LAN1_SHIFT                       0x9U
#define U0_M31DPHY_ENABLE_LAN1_MASK                        0x200U
#define U0_M31DPHY_ENABLE_LAN2_WIDTH                       0x1U
#define U0_M31DPHY_ENABLE_LAN2_SHIFT                       0xAU
#define U0_M31DPHY_ENABLE_LAN2_MASK                        0x400U
#define U0_M31DPHY_ENABLE_LAN3_WIDTH                       0x1U
#define U0_M31DPHY_ENABLE_LAN3_SHIFT                       0xBU
#define U0_M31DPHY_ENABLE_LAN3_MASK                        0x800U
#define U0_M31DPHY_GPI_EN_WIDTH                            0x6U
#define U0_M31DPHY_GPI_EN_SHIFT                            0xCU
#define U0_M31DPHY_GPI_EN_MASK                             0x3F000U
#define U0_M31DPHY_HS_FREQ_CHANGE_CLK_WIDTH                0x1U
#define U0_M31DPHY_HS_FREQ_CHANGE_CLK_SHIFT                0x12U
#define U0_M31DPHY_HS_FREQ_CHANGE_CLK_MASK                 0x40000U
#define U0_M31DPHY_HS_FREQ_CHANGE_CLK1_WIDTH               0x1U
#define U0_M31DPHY_HS_FREQ_CHANGE_CLK1_SHIFT               0x13U
#define U0_M31DPHY_HS_FREQ_CHANGE_CLK1_MASK                0x80000U
#define U0_M31DPHY_LANE_SWAP_CLK_WIDTH                     0x3U
#define U0_M31DPHY_LANE_SWAP_CLK_SHIFT                     0x14U
#define U0_M31DPHY_LANE_SWAP_CLK_MASK                      0x700000U
#define U0_M31DPHY_LANE_SWAP_CLK1_WIDTH                    0x3U
#define U0_M31DPHY_LANE_SWAP_CLK1_SHIFT                    0x17U
#define U0_M31DPHY_LANE_SWAP_CLK1_MASK                     0x3800000U
#define U0_M31DPHY_LANE_SWAP_LAN0_WIDTH                    0x3U
#define U0_M31DPHY_LANE_SWAP_LAN0_SHIFT                    0x1AU
#define U0_M31DPHY_LANE_SWAP_LAN0_MASK                     0x1C000000U
#define U0_M31DPHY_LANE_SWAP_LAN1_WIDTH                    0x3U
#define U0_M31DPHY_LANE_SWAP_LAN1_SHIFT                    0x1DU
#define U0_M31DPHY_LANE_SWAP_LAN1_MASK                     0xE0000000U
#define M31DPHY_APBCFGSAIF__SYSCFG_192_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0xc0U)
#define U0_M31DPHY_LANE_SWAP_LAN2_WIDTH                    0x3U
#define U0_M31DPHY_LANE_SWAP_LAN2_SHIFT                    0x0U
#define U0_M31DPHY_LANE_SWAP_LAN2_MASK                     0x7U
#define U0_M31DPHY_LANE_SWAP_LAN3_WIDTH                    0x3U
#define U0_M31DPHY_LANE_SWAP_LAN3_SHIFT                    0x3U
#define U0_M31DPHY_LANE_SWAP_LAN3_MASK                     0x38U
#define U0_M31DPHY_MP_TEST_EN_WIDTH                        0x1U
#define U0_M31DPHY_MP_TEST_EN_SHIFT                        0x6U
#define U0_M31DPHY_MP_TEST_EN_MASK                         0x40U
#define U0_M31DPHY_MP_TEST_MODE_SEL_WIDTH                  0x5U
#define U0_M31DPHY_MP_TEST_MODE_SEL_SHIFT                  0x7U
#define U0_M31DPHY_MP_TEST_MODE_SEL_MASK                   0xF80U
#define U0_M31DPHY_PLL_CLK_SEL_WIDTH                       0xAU
#define U0_M31DPHY_PLL_CLK_SEL_SHIFT                       0xCU
#define U0_M31DPHY_PLL_CLK_SEL_MASK                        0x3FF000U
#define U0_M31DPHY_PRECOUNTER_IN_CLK_WIDTH                 0x8U
#define U0_M31DPHY_PRECOUNTER_IN_CLK_SHIFT                 0x16U
#define U0_M31DPHY_PRECOUNTER_IN_CLK_MASK                  0x3FC00000U
#define M31DPHY_APBCFGSAIF__SYSCFG_196_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0xc4U)
#define U0_M31DPHY_PRECOUNTER_IN_CLK1_WIDTH                0x8U
#define U0_M31DPHY_PRECOUNTER_IN_CLK1_SHIFT                0x0U
#define U0_M31DPHY_PRECOUNTER_IN_CLK1_MASK                 0xFFU
#define U0_M31DPHY_PRECOUNTER_IN_LAN0_WIDTH                0x8U
#define U0_M31DPHY_PRECOUNTER_IN_LAN0_SHIFT                0x8U
#define U0_M31DPHY_PRECOUNTER_IN_LAN0_MASK                 0xFF00U
#define U0_M31DPHY_PRECOUNTER_IN_LAN1_WIDTH                0x8U
#define U0_M31DPHY_PRECOUNTER_IN_LAN1_SHIFT                0x10U
#define U0_M31DPHY_PRECOUNTER_IN_LAN1_MASK                 0xFF0000U
#define U0_M31DPHY_PRECOUNTER_IN_LAN2_WIDTH                0x8U
#define U0_M31DPHY_PRECOUNTER_IN_LAN2_SHIFT                0x18U
#define U0_M31DPHY_PRECOUNTER_IN_LAN2_MASK                 0xFF000000U
#define M31DPHY_APBCFGSAIF__SYSCFG_200_ADDR                (U0_M31DPHY_APBCFG__SAIF_BD_APB__BASE_ADDR + 0xc8U)
#define U0_M31DPHY_PRECOUNTER_IN_LAN3_WIDTH                0x8U
#define U0_M31DPHY_PRECOUNTER_IN_LAN3_SHIFT                0x0U
#define U0_M31DPHY_PRECOUNTER_IN_LAN3_MASK                 0xFFU
#define U0_M31DPHY_RX_1C2C_SEL_WIDTH                       0x1U
#define U0_M31DPHY_RX_1C2C_SEL_SHIFT                       0x8U
#define U0_M31DPHY_RX_1C2C_SEL_MASK                        0x100U
#define GET_U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C            saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_0_ADDR,U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_SHIFT,U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_MASK)
#define GET_U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN   saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_0_ADDR,U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_SHIFT,U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_MASK)
#define SET_U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN(data) saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_0_ADDR,data,U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_SHIFT,U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_EN_MASK)
#define GET_U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN   saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_0_ADDR,U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_SHIFT,U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_MASK)
#define SET_U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN(data) saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_0_ADDR,data,U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_SHIFT,U0_M31DPHY_DA_CDPHY_R100_CTRL0_2D1C_EFUSE_IN_MASK)
#define GET_U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C            saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_0_ADDR,U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_SHIFT,U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_MASK)
#define GET_U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_EN   saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_0_ADDR,U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_EN_SHIFT,U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_EN_MASK)
#define SET_U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_EN(data) saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_0_ADDR,data,U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_EN_SHIFT,U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_EN_MASK)
#define GET_U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_IN   saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_0_ADDR,U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_IN_SHIFT,U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_IN_MASK)
#define SET_U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_IN(data) saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_0_ADDR,data,U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_IN_SHIFT,U0_M31DPHY_DA_CDPHY_R100_CTRL1_2D1C_EFUSE_IN_MASK)
#define GET_U0_M31DPHY_XCFGI_REG00                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_4_ADDR,U0_M31DPHY_XCFGI_REG00_SHIFT,U0_M31DPHY_XCFGI_REG00_MASK)
#define SET_U0_M31DPHY_XCFGI_REG00(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_4_ADDR,data,U0_M31DPHY_XCFGI_REG00_SHIFT,U0_M31DPHY_XCFGI_REG00_MASK)
#define GET_U0_M31DPHY_XCFGI_REG01                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_8_ADDR,U0_M31DPHY_XCFGI_REG01_SHIFT,U0_M31DPHY_XCFGI_REG01_MASK)
#define SET_U0_M31DPHY_XCFGI_REG01(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_8_ADDR,data,U0_M31DPHY_XCFGI_REG01_SHIFT,U0_M31DPHY_XCFGI_REG01_MASK)
#define GET_U0_M31DPHY_XCFGI_REG02                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_12_ADDR,U0_M31DPHY_XCFGI_REG02_SHIFT,U0_M31DPHY_XCFGI_REG02_MASK)
#define SET_U0_M31DPHY_XCFGI_REG02(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_12_ADDR,data,U0_M31DPHY_XCFGI_REG02_SHIFT,U0_M31DPHY_XCFGI_REG02_MASK)
#define GET_U0_M31DPHY_XCFGI_REG03                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_16_ADDR,U0_M31DPHY_XCFGI_REG03_SHIFT,U0_M31DPHY_XCFGI_REG03_MASK)
#define SET_U0_M31DPHY_XCFGI_REG03(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_16_ADDR,data,U0_M31DPHY_XCFGI_REG03_SHIFT,U0_M31DPHY_XCFGI_REG03_MASK)
#define GET_U0_M31DPHY_XCFGI_REG04                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_20_ADDR,U0_M31DPHY_XCFGI_REG04_SHIFT,U0_M31DPHY_XCFGI_REG04_MASK)
#define SET_U0_M31DPHY_XCFGI_REG04(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_20_ADDR,data,U0_M31DPHY_XCFGI_REG04_SHIFT,U0_M31DPHY_XCFGI_REG04_MASK)
#define GET_U0_M31DPHY_XCFGI_REG05                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_24_ADDR,U0_M31DPHY_XCFGI_REG05_SHIFT,U0_M31DPHY_XCFGI_REG05_MASK)
#define SET_U0_M31DPHY_XCFGI_REG05(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_24_ADDR,data,U0_M31DPHY_XCFGI_REG05_SHIFT,U0_M31DPHY_XCFGI_REG05_MASK)
#define GET_U0_M31DPHY_XCFGI_REG06                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_28_ADDR,U0_M31DPHY_XCFGI_REG06_SHIFT,U0_M31DPHY_XCFGI_REG06_MASK)
#define SET_U0_M31DPHY_XCFGI_REG06(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_28_ADDR,data,U0_M31DPHY_XCFGI_REG06_SHIFT,U0_M31DPHY_XCFGI_REG06_MASK)
#define GET_U0_M31DPHY_XCFGI_REG07                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_32_ADDR,U0_M31DPHY_XCFGI_REG07_SHIFT,U0_M31DPHY_XCFGI_REG07_MASK)
#define SET_U0_M31DPHY_XCFGI_REG07(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_32_ADDR,data,U0_M31DPHY_XCFGI_REG07_SHIFT,U0_M31DPHY_XCFGI_REG07_MASK)
#define GET_U0_M31DPHY_XCFGI_REG08                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_36_ADDR,U0_M31DPHY_XCFGI_REG08_SHIFT,U0_M31DPHY_XCFGI_REG08_MASK)
#define SET_U0_M31DPHY_XCFGI_REG08(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_36_ADDR,data,U0_M31DPHY_XCFGI_REG08_SHIFT,U0_M31DPHY_XCFGI_REG08_MASK)
#define GET_U0_M31DPHY_XCFGI_REG09                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_40_ADDR,U0_M31DPHY_XCFGI_REG09_SHIFT,U0_M31DPHY_XCFGI_REG09_MASK)
#define SET_U0_M31DPHY_XCFGI_REG09(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_40_ADDR,data,U0_M31DPHY_XCFGI_REG09_SHIFT,U0_M31DPHY_XCFGI_REG09_MASK)
#define GET_U0_M31DPHY_XCFGI_REG10                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_44_ADDR,U0_M31DPHY_XCFGI_REG10_SHIFT,U0_M31DPHY_XCFGI_REG10_MASK)
#define SET_U0_M31DPHY_XCFGI_REG10(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_44_ADDR,data,U0_M31DPHY_XCFGI_REG10_SHIFT,U0_M31DPHY_XCFGI_REG10_MASK)
#define GET_U0_M31DPHY_XCFGI_REG11                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_48_ADDR,U0_M31DPHY_XCFGI_REG11_SHIFT,U0_M31DPHY_XCFGI_REG11_MASK)
#define SET_U0_M31DPHY_XCFGI_REG11(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_48_ADDR,data,U0_M31DPHY_XCFGI_REG11_SHIFT,U0_M31DPHY_XCFGI_REG11_MASK)
#define GET_U0_M31DPHY_XCFGI_REG12                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_52_ADDR,U0_M31DPHY_XCFGI_REG12_SHIFT,U0_M31DPHY_XCFGI_REG12_MASK)
#define SET_U0_M31DPHY_XCFGI_REG12(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_52_ADDR,data,U0_M31DPHY_XCFGI_REG12_SHIFT,U0_M31DPHY_XCFGI_REG12_MASK)
#define GET_U0_M31DPHY_XCFGI_REG13                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_56_ADDR,U0_M31DPHY_XCFGI_REG13_SHIFT,U0_M31DPHY_XCFGI_REG13_MASK)
#define SET_U0_M31DPHY_XCFGI_REG13(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_56_ADDR,data,U0_M31DPHY_XCFGI_REG13_SHIFT,U0_M31DPHY_XCFGI_REG13_MASK)
#define GET_U0_M31DPHY_XCFGI_REG14                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_60_ADDR,U0_M31DPHY_XCFGI_REG14_SHIFT,U0_M31DPHY_XCFGI_REG14_MASK)
#define SET_U0_M31DPHY_XCFGI_REG14(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_60_ADDR,data,U0_M31DPHY_XCFGI_REG14_SHIFT,U0_M31DPHY_XCFGI_REG14_MASK)
#define GET_U0_M31DPHY_XCFGI_REG15                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_64_ADDR,U0_M31DPHY_XCFGI_REG15_SHIFT,U0_M31DPHY_XCFGI_REG15_MASK)
#define SET_U0_M31DPHY_XCFGI_REG15(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_64_ADDR,data,U0_M31DPHY_XCFGI_REG15_SHIFT,U0_M31DPHY_XCFGI_REG15_MASK)
#define GET_U0_M31DPHY_XCFGI_REG16                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_68_ADDR,U0_M31DPHY_XCFGI_REG16_SHIFT,U0_M31DPHY_XCFGI_REG16_MASK)
#define SET_U0_M31DPHY_XCFGI_REG16(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_68_ADDR,data,U0_M31DPHY_XCFGI_REG16_SHIFT,U0_M31DPHY_XCFGI_REG16_MASK)
#define GET_U0_M31DPHY_XCFGI_REG17                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_72_ADDR,U0_M31DPHY_XCFGI_REG17_SHIFT,U0_M31DPHY_XCFGI_REG17_MASK)
#define SET_U0_M31DPHY_XCFGI_REG17(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_72_ADDR,data,U0_M31DPHY_XCFGI_REG17_SHIFT,U0_M31DPHY_XCFGI_REG17_MASK)
#define GET_U0_M31DPHY_XCFGI_REG18                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_76_ADDR,U0_M31DPHY_XCFGI_REG18_SHIFT,U0_M31DPHY_XCFGI_REG18_MASK)
#define SET_U0_M31DPHY_XCFGI_REG18(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_76_ADDR,data,U0_M31DPHY_XCFGI_REG18_SHIFT,U0_M31DPHY_XCFGI_REG18_MASK)
#define GET_U0_M31DPHY_XCFGI_REG19                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_80_ADDR,U0_M31DPHY_XCFGI_REG19_SHIFT,U0_M31DPHY_XCFGI_REG19_MASK)
#define SET_U0_M31DPHY_XCFGI_REG19(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_80_ADDR,data,U0_M31DPHY_XCFGI_REG19_SHIFT,U0_M31DPHY_XCFGI_REG19_MASK)
#define GET_U0_M31DPHY_XCFGI_REG20                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_84_ADDR,U0_M31DPHY_XCFGI_REG20_SHIFT,U0_M31DPHY_XCFGI_REG20_MASK)
#define SET_U0_M31DPHY_XCFGI_REG20(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_84_ADDR,data,U0_M31DPHY_XCFGI_REG20_SHIFT,U0_M31DPHY_XCFGI_REG20_MASK)
#define GET_U0_M31DPHY_XCFGI_REG21                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_88_ADDR,U0_M31DPHY_XCFGI_REG21_SHIFT,U0_M31DPHY_XCFGI_REG21_MASK)
#define SET_U0_M31DPHY_XCFGI_REG21(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_88_ADDR,data,U0_M31DPHY_XCFGI_REG21_SHIFT,U0_M31DPHY_XCFGI_REG21_MASK)
#define GET_U0_M31DPHY_XCFGI_REG22                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_92_ADDR,U0_M31DPHY_XCFGI_REG22_SHIFT,U0_M31DPHY_XCFGI_REG22_MASK)
#define SET_U0_M31DPHY_XCFGI_REG22(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_92_ADDR,data,U0_M31DPHY_XCFGI_REG22_SHIFT,U0_M31DPHY_XCFGI_REG22_MASK)
#define GET_U0_M31DPHY_XCFGI_REG23                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_96_ADDR,U0_M31DPHY_XCFGI_REG23_SHIFT,U0_M31DPHY_XCFGI_REG23_MASK)
#define SET_U0_M31DPHY_XCFGI_REG23(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_96_ADDR,data,U0_M31DPHY_XCFGI_REG23_SHIFT,U0_M31DPHY_XCFGI_REG23_MASK)
#define GET_U0_M31DPHY_XCFGI_REG24                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_100_ADDR,U0_M31DPHY_XCFGI_REG24_SHIFT,U0_M31DPHY_XCFGI_REG24_MASK)
#define SET_U0_M31DPHY_XCFGI_REG24(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_100_ADDR,data,U0_M31DPHY_XCFGI_REG24_SHIFT,U0_M31DPHY_XCFGI_REG24_MASK)
#define GET_U0_M31DPHY_XCFGI_REG25                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_104_ADDR,U0_M31DPHY_XCFGI_REG25_SHIFT,U0_M31DPHY_XCFGI_REG25_MASK)
#define SET_U0_M31DPHY_XCFGI_REG25(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_104_ADDR,data,U0_M31DPHY_XCFGI_REG25_SHIFT,U0_M31DPHY_XCFGI_REG25_MASK)
#define GET_U0_M31DPHY_XCFGI_REG26                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_108_ADDR,U0_M31DPHY_XCFGI_REG26_SHIFT,U0_M31DPHY_XCFGI_REG26_MASK)
#define SET_U0_M31DPHY_XCFGI_REG26(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_108_ADDR,data,U0_M31DPHY_XCFGI_REG26_SHIFT,U0_M31DPHY_XCFGI_REG26_MASK)
#define GET_U0_M31DPHY_XCFGI_REG27                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_112_ADDR,U0_M31DPHY_XCFGI_REG27_SHIFT,U0_M31DPHY_XCFGI_REG27_MASK)
#define SET_U0_M31DPHY_XCFGI_REG27(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_112_ADDR,data,U0_M31DPHY_XCFGI_REG27_SHIFT,U0_M31DPHY_XCFGI_REG27_MASK)
#define GET_U0_M31DPHY_XCFGI_REG28                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_116_ADDR,U0_M31DPHY_XCFGI_REG28_SHIFT,U0_M31DPHY_XCFGI_REG28_MASK)
#define SET_U0_M31DPHY_XCFGI_REG28(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_116_ADDR,data,U0_M31DPHY_XCFGI_REG28_SHIFT,U0_M31DPHY_XCFGI_REG28_MASK)
#define GET_U0_M31DPHY_XCFGI_REG29                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_120_ADDR,U0_M31DPHY_XCFGI_REG29_SHIFT,U0_M31DPHY_XCFGI_REG29_MASK)
#define SET_U0_M31DPHY_XCFGI_REG29(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_120_ADDR,data,U0_M31DPHY_XCFGI_REG29_SHIFT,U0_M31DPHY_XCFGI_REG29_MASK)
#define GET_U0_M31DPHY_XCFGI_REG30                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_124_ADDR,U0_M31DPHY_XCFGI_REG30_SHIFT,U0_M31DPHY_XCFGI_REG30_MASK)
#define SET_U0_M31DPHY_XCFGI_REG30(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_124_ADDR,data,U0_M31DPHY_XCFGI_REG30_SHIFT,U0_M31DPHY_XCFGI_REG30_MASK)
#define GET_U0_M31DPHY_XCFGI_REG31                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_128_ADDR,U0_M31DPHY_XCFGI_REG31_SHIFT,U0_M31DPHY_XCFGI_REG31_MASK)
#define SET_U0_M31DPHY_XCFGI_REG31(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_128_ADDR,data,U0_M31DPHY_XCFGI_REG31_SHIFT,U0_M31DPHY_XCFGI_REG31_MASK)
#define GET_U0_M31DPHY_XCFGI_REG32                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_132_ADDR,U0_M31DPHY_XCFGI_REG32_SHIFT,U0_M31DPHY_XCFGI_REG32_MASK)
#define SET_U0_M31DPHY_XCFGI_REG32(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_132_ADDR,data,U0_M31DPHY_XCFGI_REG32_SHIFT,U0_M31DPHY_XCFGI_REG32_MASK)
#define GET_U0_M31DPHY_XCFGI_REG33                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_136_ADDR,U0_M31DPHY_XCFGI_REG33_SHIFT,U0_M31DPHY_XCFGI_REG33_MASK)
#define SET_U0_M31DPHY_XCFGI_REG33(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_136_ADDR,data,U0_M31DPHY_XCFGI_REG33_SHIFT,U0_M31DPHY_XCFGI_REG33_MASK)
#define GET_U0_M31DPHY_XCFGI_REG34                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_140_ADDR,U0_M31DPHY_XCFGI_REG34_SHIFT,U0_M31DPHY_XCFGI_REG34_MASK)
#define SET_U0_M31DPHY_XCFGI_REG34(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_140_ADDR,data,U0_M31DPHY_XCFGI_REG34_SHIFT,U0_M31DPHY_XCFGI_REG34_MASK)
#define GET_U0_M31DPHY_XCFGI_REG35                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_144_ADDR,U0_M31DPHY_XCFGI_REG35_SHIFT,U0_M31DPHY_XCFGI_REG35_MASK)
#define SET_U0_M31DPHY_XCFGI_REG35(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_144_ADDR,data,U0_M31DPHY_XCFGI_REG35_SHIFT,U0_M31DPHY_XCFGI_REG35_MASK)
#define GET_U0_M31DPHY_XCFGO_31_0_                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_148_ADDR,U0_M31DPHY_XCFGO_31_0__SHIFT,U0_M31DPHY_XCFGO_31_0__MASK)
#define GET_U0_M31DPHY_XCFGO_63_32_                        saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_152_ADDR,U0_M31DPHY_XCFGO_63_32__SHIFT,U0_M31DPHY_XCFGO_63_32__MASK)
#define GET_U0_M31DPHY_XCFGO_95_64_                        saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_156_ADDR,U0_M31DPHY_XCFGO_95_64__SHIFT,U0_M31DPHY_XCFGO_95_64__MASK)
#define GET_U0_M31DPHY_XCFGO_127_96_                       saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_160_ADDR,U0_M31DPHY_XCFGO_127_96__SHIFT,U0_M31DPHY_XCFGO_127_96__MASK)
#define GET_U0_M31DPHY_XCFGO_159_128_                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_164_ADDR,U0_M31DPHY_XCFGO_159_128__SHIFT,U0_M31DPHY_XCFGO_159_128__MASK)
#define GET_U0_M31DPHY_XCFGO_191_160_                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_168_ADDR,U0_M31DPHY_XCFGO_191_160__SHIFT,U0_M31DPHY_XCFGO_191_160__MASK)
#define GET_U0_M31DPHY_XCFGO_223_192_                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_172_ADDR,U0_M31DPHY_XCFGO_223_192__SHIFT,U0_M31DPHY_XCFGO_223_192__MASK)
#define GET_U0_M31DPHY_XCFGO_255_224_                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_176_ADDR,U0_M31DPHY_XCFGO_255_224__SHIFT,U0_M31DPHY_XCFGO_255_224__MASK)
#define GET_U0_M31DPHY_XCFGO_287_256_                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_180_ADDR,U0_M31DPHY_XCFGO_287_256__SHIFT,U0_M31DPHY_XCFGO_287_256__MASK)
#define GET_U0_M31DPHY_XCFGO_295_288_                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_184_ADDR,U0_M31DPHY_XCFGO_295_288__SHIFT,U0_M31DPHY_XCFGO_295_288__MASK)
#define GET_U0_M31DPHY_DATA_BUS16_8                        saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_184_ADDR,U0_M31DPHY_DATA_BUS16_8_SHIFT,U0_M31DPHY_DATA_BUS16_8_MASK)
#define SET_U0_M31DPHY_DATA_BUS16_8(data)                  saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_184_ADDR,data,U0_M31DPHY_DATA_BUS16_8_SHIFT,U0_M31DPHY_DATA_BUS16_8_MASK)
#define GET_U0_M31DPHY_DEBUG_MODE_SEL                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_184_ADDR,U0_M31DPHY_DEBUG_MODE_SEL_SHIFT,U0_M31DPHY_DEBUG_MODE_SEL_MASK)
#define SET_U0_M31DPHY_DEBUG_MODE_SEL(data)                saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_184_ADDR,data,U0_M31DPHY_DEBUG_MODE_SEL_SHIFT,U0_M31DPHY_DEBUG_MODE_SEL_MASK)
#define GET_U0_M31DPHY_DEBUG_OUT                           saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_184_ADDR,U0_M31DPHY_DEBUG_OUT_SHIFT,U0_M31DPHY_DEBUG_OUT_MASK)
#define GET_U0_M31DPHY_DPDN_SWAP_CLK                       saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_DPDN_SWAP_CLK_SHIFT,U0_M31DPHY_DPDN_SWAP_CLK_MASK)
#define SET_U0_M31DPHY_DPDN_SWAP_CLK(data)                 saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_DPDN_SWAP_CLK_SHIFT,U0_M31DPHY_DPDN_SWAP_CLK_MASK)
#define GET_U0_M31DPHY_DPDN_SWAP_CLK1                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_DPDN_SWAP_CLK1_SHIFT,U0_M31DPHY_DPDN_SWAP_CLK1_MASK)
#define SET_U0_M31DPHY_DPDN_SWAP_CLK1(data)                saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_DPDN_SWAP_CLK1_SHIFT,U0_M31DPHY_DPDN_SWAP_CLK1_MASK)
#define GET_U0_M31DPHY_DPDN_SWAP_LAN0                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_DPDN_SWAP_LAN0_SHIFT,U0_M31DPHY_DPDN_SWAP_LAN0_MASK)
#define SET_U0_M31DPHY_DPDN_SWAP_LAN0(data)                saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_DPDN_SWAP_LAN0_SHIFT,U0_M31DPHY_DPDN_SWAP_LAN0_MASK)
#define GET_U0_M31DPHY_DPDN_SWAP_LAN1                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_DPDN_SWAP_LAN1_SHIFT,U0_M31DPHY_DPDN_SWAP_LAN1_MASK)
#define SET_U0_M31DPHY_DPDN_SWAP_LAN1(data)                saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_DPDN_SWAP_LAN1_SHIFT,U0_M31DPHY_DPDN_SWAP_LAN1_MASK)
#define GET_U0_M31DPHY_DPDN_SWAP_LAN2                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_DPDN_SWAP_LAN2_SHIFT,U0_M31DPHY_DPDN_SWAP_LAN2_MASK)
#define SET_U0_M31DPHY_DPDN_SWAP_LAN2(data)                saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_DPDN_SWAP_LAN2_SHIFT,U0_M31DPHY_DPDN_SWAP_LAN2_MASK)
#define GET_U0_M31DPHY_DPDN_SWAP_LAN3                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_DPDN_SWAP_LAN3_SHIFT,U0_M31DPHY_DPDN_SWAP_LAN3_MASK)
#define SET_U0_M31DPHY_DPDN_SWAP_LAN3(data)                saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_DPDN_SWAP_LAN3_SHIFT,U0_M31DPHY_DPDN_SWAP_LAN3_MASK)
#define GET_U0_M31DPHY_ENABLE_CLK                          saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_ENABLE_CLK_SHIFT,U0_M31DPHY_ENABLE_CLK_MASK)
#define SET_U0_M31DPHY_ENABLE_CLK(data)                    saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_ENABLE_CLK_SHIFT,U0_M31DPHY_ENABLE_CLK_MASK)
#define GET_U0_M31DPHY_ENABLE_CLK1                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_ENABLE_CLK1_SHIFT,U0_M31DPHY_ENABLE_CLK1_MASK)
#define SET_U0_M31DPHY_ENABLE_CLK1(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_ENABLE_CLK1_SHIFT,U0_M31DPHY_ENABLE_CLK1_MASK)
#define GET_U0_M31DPHY_ENABLE_LAN0                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_ENABLE_LAN0_SHIFT,U0_M31DPHY_ENABLE_LAN0_MASK)
#define SET_U0_M31DPHY_ENABLE_LAN0(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_ENABLE_LAN0_SHIFT,U0_M31DPHY_ENABLE_LAN0_MASK)
#define GET_U0_M31DPHY_ENABLE_LAN1                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_ENABLE_LAN1_SHIFT,U0_M31DPHY_ENABLE_LAN1_MASK)
#define SET_U0_M31DPHY_ENABLE_LAN1(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_ENABLE_LAN1_SHIFT,U0_M31DPHY_ENABLE_LAN1_MASK)
#define GET_U0_M31DPHY_ENABLE_LAN2                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_ENABLE_LAN2_SHIFT,U0_M31DPHY_ENABLE_LAN2_MASK)
#define SET_U0_M31DPHY_ENABLE_LAN2(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_ENABLE_LAN2_SHIFT,U0_M31DPHY_ENABLE_LAN2_MASK)
#define GET_U0_M31DPHY_ENABLE_LAN3                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_ENABLE_LAN3_SHIFT,U0_M31DPHY_ENABLE_LAN3_MASK)
#define SET_U0_M31DPHY_ENABLE_LAN3(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_ENABLE_LAN3_SHIFT,U0_M31DPHY_ENABLE_LAN3_MASK)
#define GET_U0_M31DPHY_GPI_EN                              saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_GPI_EN_SHIFT,U0_M31DPHY_GPI_EN_MASK)
#define SET_U0_M31DPHY_GPI_EN(data)                        saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_GPI_EN_SHIFT,U0_M31DPHY_GPI_EN_MASK)
#define GET_U0_M31DPHY_HS_FREQ_CHANGE_CLK                  saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_HS_FREQ_CHANGE_CLK_SHIFT,U0_M31DPHY_HS_FREQ_CHANGE_CLK_MASK)
#define SET_U0_M31DPHY_HS_FREQ_CHANGE_CLK(data)            saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_HS_FREQ_CHANGE_CLK_SHIFT,U0_M31DPHY_HS_FREQ_CHANGE_CLK_MASK)
#define GET_U0_M31DPHY_HS_FREQ_CHANGE_CLK1                 saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_HS_FREQ_CHANGE_CLK1_SHIFT,U0_M31DPHY_HS_FREQ_CHANGE_CLK1_MASK)
#define SET_U0_M31DPHY_HS_FREQ_CHANGE_CLK1(data)           saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_HS_FREQ_CHANGE_CLK1_SHIFT,U0_M31DPHY_HS_FREQ_CHANGE_CLK1_MASK)
#define GET_U0_M31DPHY_LANE_SWAP_CLK                       saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_LANE_SWAP_CLK_SHIFT,U0_M31DPHY_LANE_SWAP_CLK_MASK)
#define SET_U0_M31DPHY_LANE_SWAP_CLK(data)                 saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_LANE_SWAP_CLK_SHIFT,U0_M31DPHY_LANE_SWAP_CLK_MASK)
#define GET_U0_M31DPHY_LANE_SWAP_CLK1                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_LANE_SWAP_CLK1_SHIFT,U0_M31DPHY_LANE_SWAP_CLK1_MASK)
#define SET_U0_M31DPHY_LANE_SWAP_CLK1(data)                saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_LANE_SWAP_CLK1_SHIFT,U0_M31DPHY_LANE_SWAP_CLK1_MASK)
#define GET_U0_M31DPHY_LANE_SWAP_LAN0                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_LANE_SWAP_LAN0_SHIFT,U0_M31DPHY_LANE_SWAP_LAN0_MASK)
#define SET_U0_M31DPHY_LANE_SWAP_LAN0(data)                saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_LANE_SWAP_LAN0_SHIFT,U0_M31DPHY_LANE_SWAP_LAN0_MASK)
#define GET_U0_M31DPHY_LANE_SWAP_LAN1                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,U0_M31DPHY_LANE_SWAP_LAN1_SHIFT,U0_M31DPHY_LANE_SWAP_LAN1_MASK)
#define SET_U0_M31DPHY_LANE_SWAP_LAN1(data)                saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_188_ADDR,data,U0_M31DPHY_LANE_SWAP_LAN1_SHIFT,U0_M31DPHY_LANE_SWAP_LAN1_MASK)
#define GET_U0_M31DPHY_LANE_SWAP_LAN2                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_192_ADDR,U0_M31DPHY_LANE_SWAP_LAN2_SHIFT,U0_M31DPHY_LANE_SWAP_LAN2_MASK)
#define SET_U0_M31DPHY_LANE_SWAP_LAN2(data)                saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_192_ADDR,data,U0_M31DPHY_LANE_SWAP_LAN2_SHIFT,U0_M31DPHY_LANE_SWAP_LAN2_MASK)
#define GET_U0_M31DPHY_LANE_SWAP_LAN3                      saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_192_ADDR,U0_M31DPHY_LANE_SWAP_LAN3_SHIFT,U0_M31DPHY_LANE_SWAP_LAN3_MASK)
#define SET_U0_M31DPHY_LANE_SWAP_LAN3(data)                saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_192_ADDR,data,U0_M31DPHY_LANE_SWAP_LAN3_SHIFT,U0_M31DPHY_LANE_SWAP_LAN3_MASK)
#define GET_U0_M31DPHY_MP_TEST_EN                          saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_192_ADDR,U0_M31DPHY_MP_TEST_EN_SHIFT,U0_M31DPHY_MP_TEST_EN_MASK)
#define SET_U0_M31DPHY_MP_TEST_EN(data)                    saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_192_ADDR,data,U0_M31DPHY_MP_TEST_EN_SHIFT,U0_M31DPHY_MP_TEST_EN_MASK)
#define GET_U0_M31DPHY_MP_TEST_MODE_SEL                    saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_192_ADDR,U0_M31DPHY_MP_TEST_MODE_SEL_SHIFT,U0_M31DPHY_MP_TEST_MODE_SEL_MASK)
#define SET_U0_M31DPHY_MP_TEST_MODE_SEL(data)              saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_192_ADDR,data,U0_M31DPHY_MP_TEST_MODE_SEL_SHIFT,U0_M31DPHY_MP_TEST_MODE_SEL_MASK)
#define GET_U0_M31DPHY_PLL_CLK_SEL                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_192_ADDR,U0_M31DPHY_PLL_CLK_SEL_SHIFT,U0_M31DPHY_PLL_CLK_SEL_MASK)
#define SET_U0_M31DPHY_PLL_CLK_SEL(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_192_ADDR,data,U0_M31DPHY_PLL_CLK_SEL_SHIFT,U0_M31DPHY_PLL_CLK_SEL_MASK)
#define GET_U0_M31DPHY_PRECOUNTER_IN_CLK                   saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_192_ADDR,U0_M31DPHY_PRECOUNTER_IN_CLK_SHIFT,U0_M31DPHY_PRECOUNTER_IN_CLK_MASK)
#define SET_U0_M31DPHY_PRECOUNTER_IN_CLK(data)             saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_192_ADDR,data,U0_M31DPHY_PRECOUNTER_IN_CLK_SHIFT,U0_M31DPHY_PRECOUNTER_IN_CLK_MASK)
#define GET_U0_M31DPHY_PRECOUNTER_IN_CLK1                  saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_196_ADDR,U0_M31DPHY_PRECOUNTER_IN_CLK1_SHIFT,U0_M31DPHY_PRECOUNTER_IN_CLK1_MASK)
#define SET_U0_M31DPHY_PRECOUNTER_IN_CLK1(data)            saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_196_ADDR,data,U0_M31DPHY_PRECOUNTER_IN_CLK1_SHIFT,U0_M31DPHY_PRECOUNTER_IN_CLK1_MASK)
#define GET_U0_M31DPHY_PRECOUNTER_IN_LAN0                  saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_196_ADDR,U0_M31DPHY_PRECOUNTER_IN_LAN0_SHIFT,U0_M31DPHY_PRECOUNTER_IN_LAN0_MASK)
#define SET_U0_M31DPHY_PRECOUNTER_IN_LAN0(data)            saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_196_ADDR,data,U0_M31DPHY_PRECOUNTER_IN_LAN0_SHIFT,U0_M31DPHY_PRECOUNTER_IN_LAN0_MASK)
#define GET_U0_M31DPHY_PRECOUNTER_IN_LAN1                  saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_196_ADDR,U0_M31DPHY_PRECOUNTER_IN_LAN1_SHIFT,U0_M31DPHY_PRECOUNTER_IN_LAN1_MASK)
#define SET_U0_M31DPHY_PRECOUNTER_IN_LAN1(data)            saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_196_ADDR,data,U0_M31DPHY_PRECOUNTER_IN_LAN1_SHIFT,U0_M31DPHY_PRECOUNTER_IN_LAN1_MASK)
#define GET_U0_M31DPHY_PRECOUNTER_IN_LAN2                  saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_196_ADDR,U0_M31DPHY_PRECOUNTER_IN_LAN2_SHIFT,U0_M31DPHY_PRECOUNTER_IN_LAN2_MASK)
#define SET_U0_M31DPHY_PRECOUNTER_IN_LAN2(data)            saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_196_ADDR,data,U0_M31DPHY_PRECOUNTER_IN_LAN2_SHIFT,U0_M31DPHY_PRECOUNTER_IN_LAN2_MASK)
#define GET_U0_M31DPHY_PRECOUNTER_IN_LAN3                  saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_200_ADDR,U0_M31DPHY_PRECOUNTER_IN_LAN3_SHIFT,U0_M31DPHY_PRECOUNTER_IN_LAN3_MASK)
#define SET_U0_M31DPHY_PRECOUNTER_IN_LAN3(data)            saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_200_ADDR,data,U0_M31DPHY_PRECOUNTER_IN_LAN3_SHIFT,U0_M31DPHY_PRECOUNTER_IN_LAN3_MASK)
#define GET_U0_M31DPHY_RX_1C2C_SEL                         saif_get_reg(M31DPHY_APBCFGSAIF__SYSCFG_200_ADDR,U0_M31DPHY_RX_1C2C_SEL_SHIFT,U0_M31DPHY_RX_1C2C_SEL_MASK)
#define SET_U0_M31DPHY_RX_1C2C_SEL(data)                   saif_set_reg(M31DPHY_APBCFGSAIF__SYSCFG_200_ADDR,data,U0_M31DPHY_RX_1C2C_SEL_SHIFT,U0_M31DPHY_RX_1C2C_SEL_MASK)
