
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../spec_cpu_traces/470.lbm-1274B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000003 cycles: 3766725 heartbeat IPC: 2.65483 cumulative IPC: 2.65483 (Simulation time: 0 hr 0 min 12 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7529116 heartbeat IPC: 2.65788 cumulative IPC: 2.65635 (Simulation time: 0 hr 0 min 24 sec) 

Warmup complete CPU 0 instructions: 25000003 cycles: 9414731 (Simulation time: 0 hr 0 min 30 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 16166626 heartbeat IPC: 1.15774 cumulative IPC: 0.740533 (Simulation time: 0 hr 0 min 37 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 29723478 heartbeat IPC: 0.737634 cumulative IPC: 0.738598 (Simulation time: 0 hr 0 min 52 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 43284106 heartbeat IPC: 0.737429 cumulative IPC: 0.73813 (Simulation time: 0 hr 1 min 7 sec) 
Finished CPU 0 instructions: 25000002 cycles: 33869376 cumulative IPC: 0.73813 (Simulation time: 0 hr 1 min 7 sec) 

CPU 0 Branch Prediction Accuracy: 99.396% MPKI: 0.0838

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.73813 instructions: 25000002 cycles: 33869376
L1D TOTAL     ACCESS:    4482266  HIT:    3329661  MISS:    1152605
L1D LOAD      ACCESS:    1971921  HIT:    1794273  MISS:     177648
L1D RFO       ACCESS:    2510345  HIT:    1535388  MISS:     974957
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    5836304  HIT:    5836304  MISS:          0
L1I LOAD      ACCESS:    5836304  HIT:    5836304  MISS:          0
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:    2206655  HIT:    1496118  MISS:     710537
LLC LOAD      ACCESS:     177648  HIT:      78892  MISS:      98756
LLC RFO       ACCESS:     974957  HIT:     442076  MISS:     532881
LLC PREFETCH  ACCESS:      78879  HIT:          0  MISS:      78879
LLC WRITEBACK ACCESS:     975171  HIT:     975150  MISS:         21
LLC PREFETCH  REQUESTED:     351098  ISSUED:     175562  USEFUL:     159117  USELESS:          0
Major fault: 0 Minor fault: 11897

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 177648
* CPU 0 Total Misses: 98756
* CPU 0 Total Prefetches: 78879
* CPU 0 Total Prefetch Hits: 78879
* CPU 0 Total Non-useful Prefetches: 0
* CPU 0 Total Undecided Prefetches: 0

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 177648
* CPU 0 ROI Misses: 98756
* CPU 0 ROI Prefetches: 78879
* CPU 0 ROI Prefetch Hits: 78879
* CPU 0 ROI Non-useful Prefetches: 0
* CPU 0 ROI Undecided Prefetches: 0

