
*** Running vivado
    with args -log main_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source main_design_wrapper.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Aug  6 15:19:00 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_design_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1411.977 ; gain = 126.793 ; free physical = 1257 ; free virtual = 14994
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/fpga2C/interface_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nothon/fpga2C/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top main_design_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Device 21-9227] Part: xc7z020clg400-2 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0.dcp' for cell 'main_design_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_fifo_generator_0_1/main_design_fifo_generator_0_1.dcp' for cell 'main_design_i/fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_fifo_0_1/main_design_fifo_0_1.dcp' for cell 'main_design_i/fifo_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_hdmi_ctrl_0_0/main_design_hdmi_ctrl_0_0.dcp' for cell 'main_design_i/hdmi_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_iobuf_I2C0_SDA_0/main_design_iobuf_I2C0_SDA_0.dcp' for cell 'main_design_i/iobuf_I2C0_SCL'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_my_iobuf_0_0/main_design_my_iobuf_0_0.dcp' for cell 'main_design_i/iobuf_I2C0_SDA'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_selectio_wiz_0_2/main_design_selectio_wiz_0_2.dcp' for cell 'main_design_i/lvds_selectio_data_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_selectio_data_0_0/main_design_lvds_selectio_data_0_0.dcp' for cell 'main_design_i/lvds_selectio_data_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_noip_ctrl_0_0/main_design_noip_ctrl_0_0.dcp' for cell 'main_design_i/noip_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_noip_lvds_stream_0_0/main_design_noip_lvds_stream_0_0.dcp' for cell 'main_design_i/noip_lvds_stream_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_noip_lvds_stream_0_1/main_design_noip_lvds_stream_0_1.dcp' for cell 'main_design_i/noip_lvds_stream_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/main_design_proc_sys_reset_0_0.dcp' for cell 'main_design_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/main_design_processing_system7_0_0.dcp' for cell 'main_design_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_sync_1_inverter_1/main_design_lvds_sync_1_inverter_1.dcp' for cell 'main_design_i/selectio_reset_inverter'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_2/main_design_xbar_2.dcp' for cell 'main_design_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_pc_1/main_design_auto_pc_1.dcp' for cell 'main_design_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0.dcp' for cell 'main_design_i/axi_mem_intercon/s00_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1.dcp' for cell 'main_design_i/axi_mem_intercon/s01_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2.dcp' for cell 'main_design_i/axi_mem_intercon/s02_couplers/auto_us_df'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_3/main_design_xbar_3.dcp' for cell 'main_design_i/axis_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_k_0/main_design_auto_ss_k_0.dcp' for cell 'main_design_i/axis_interconnect_0/m00_couplers/auto_ss_k'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_0/main_design_auto_ss_slidr_0.dcp' for cell 'main_design_i/axis_interconnect_0/m00_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_k_1/main_design_auto_ss_k_1.dcp' for cell 'main_design_i/axis_interconnect_0/m01_couplers/auto_ss_k'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_1/main_design_auto_ss_slidr_1.dcp' for cell 'main_design_i/axis_interconnect_0/m01_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slid_0/main_design_auto_ss_slid_0.dcp' for cell 'main_design_i/axis_interconnect_0/s00_couplers/auto_ss_slid'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_4/main_design_xbar_4.dcp' for cell 'main_design_i/axis_interconnect_1/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_k_2/main_design_auto_ss_k_2.dcp' for cell 'main_design_i/axis_interconnect_1/m00_couplers/auto_ss_k'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_ss_slidr_2/main_design_auto_ss_slidr_2.dcp' for cell 'main_design_i/axis_interconnect_1/m00_couplers/auto_ss_slidr'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_xbar_1/main_design_xbar_1.dcp' for cell 'main_design_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_pc_0/main_design_auto_pc_0.dcp' for cell 'main_design_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1829.883 ; gain = 0.000 ; free physical = 668 ; free virtual = 14451
INFO: [Netlist 29-17] Analyzing 301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'main_design_i/iobuf_I2C0_SCL/I' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'main_design_i/iobuf_I2C0_SCL/I' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/iobuf_I2C0_SCL/I' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'main_design_i/iobuf_I2C0_SCL/O' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'main_design_i/iobuf_I2C0_SCL/O' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/iobuf_I2C0_SCL/O' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'main_design_i/iobuf_I2C0_SCL/T' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'main_design_i/iobuf_I2C0_SCL/T' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/iobuf_I2C0_SCL/T' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'main_design_i/iobuf_I2C0_SDA/I' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'main_design_i/iobuf_I2C0_SDA/I' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/iobuf_I2C0_SDA/I' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'main_design_i/iobuf_I2C0_SDA/O' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'main_design_i/iobuf_I2C0_SDA/O' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/iobuf_I2C0_SDA/O' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'main_design_i/iobuf_I2C0_SDA/T' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'main_design_i/iobuf_I2C0_SDA/T' is not directly connected to top level port. 'DRIVE' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'main_design_i/iobuf_I2C0_SDA/T' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/main_design_processing_system7_0_0.xdc] for cell 'main_design_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.159990 which will be rounded to 0.160 to ensure it is an integer multiple of 1 picosecond [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/main_design_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_processing_system7_0_0/main_design_processing_system7_0_0.xdc] for cell 'main_design_i/processing_system7_0/inst'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/main_design_proc_sys_reset_0_0_board.xdc] for cell 'main_design_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/main_design_proc_sys_reset_0_0_board.xdc] for cell 'main_design_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/main_design_proc_sys_reset_0_0.xdc] for cell 'main_design_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_proc_sys_reset_0_0/main_design_proc_sys_reset_0_0.xdc] for cell 'main_design_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0.xdc] for cell 'main_design_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0.xdc] for cell 'main_design_i/axi_dma_0/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_selectio_wiz_0_2/main_design_selectio_wiz_0_2.xdc] for cell 'main_design_i/lvds_selectio_data_0/inst'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_selectio_wiz_0_2/main_design_selectio_wiz_0_2.xdc] for cell 'main_design_i/lvds_selectio_data_0/inst'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_selectio_data_0_0/main_design_lvds_selectio_data_0_0.xdc] for cell 'main_design_i/lvds_selectio_data_1/inst'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_lvds_selectio_data_0_0/main_design_lvds_selectio_data_0_0.xdc] for cell 'main_design_i/lvds_selectio_data_1/inst'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_fifo_generator_0_1/main_design_fifo_generator_0_1.xdc] for cell 'main_design_i/fifo_0/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_fifo_generator_0_1/main_design_fifo_generator_0_1.xdc] for cell 'main_design_i/fifo_0/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_fifo_0_1/main_design_fifo_0_1.xdc] for cell 'main_design_i/fifo_1/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_fifo_0_1/main_design_fifo_0_1.xdc] for cell 'main_design_i/fifo_1/U0'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc]
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/constrs_1/new/elab_constraints.xdc]
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc] for cell 'main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-11' is a duplicate and will not be added again. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc:54]
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_clocks.xdc] for cell 'main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc] for cell 'main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst'
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-1' is a duplicate and will not be added again. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-11' is a duplicate and will not be added again. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc:54]
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_clocks.xdc] for cell 'main_design_i/axi_mem_intercon/s01_couplers/auto_us_df/inst'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc] for cell 'main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-10' is a duplicate and will not be added again. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-935] Waiver ID 'CDC-11' is a duplicate and will not be added again. [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc:54]
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_clocks.xdc] for cell 'main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst'
Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0_clocks.xdc] for cell 'main_design_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0_clocks.xdc] for cell 'main_design_i/axi_dma_0/U0'
INFO: [Project 1-1714] 10 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 17 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2928.914 ; gain = 0.000 ; free physical = 453 ; free virtual = 13917
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 87 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 62 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM64M => RAM64M (RAMD64E(x4)): 16 instances

44 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2928.914 ; gain = 1516.938 ; free physical = 453 ; free virtual = 13917
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 1 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2928.914 ; gain = 0.000 ; free physical = 442 ; free virtual = 13919

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 229b8b4e9

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2928.914 ; gain = 0.000 ; free physical = 434 ; free virtual = 13915

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 229b8b4e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 224 ; free virtual = 13452

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 229b8b4e9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 223 ; free virtual = 13451
Phase 1 Initialization | Checksum: 229b8b4e9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 225 ; free virtual = 13453

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 229b8b4e9

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 223 ; free virtual = 13451

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 229b8b4e9

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 222 ; free virtual = 13451
Phase 2 Timer Update And Timing Data Collection | Checksum: 229b8b4e9

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 222 ; free virtual = 13451

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 8 inverters resulting in an inversion of 89 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 144b99d91

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 223 ; free virtual = 13464
Retarget | Checksum: 144b99d91
INFO: [Opt 31-389] Phase Retarget created 26 cells and removed 141 cells
INFO: [Opt 31-1021] In phase Retarget, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 18 load pin(s).
Phase 4 Constant propagation | Checksum: 175fa8456

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 220 ; free virtual = 13462
Constant propagation | Checksum: 175fa8456
INFO: [Opt 31-389] Phase Constant propagation created 133 cells and removed 701 cells
INFO: [Opt 31-1021] In phase Constant propagation, 87 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1f76eab1a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 234 ; free virtual = 13475
Sweep | Checksum: 1f76eab1a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1005 cells
INFO: [Opt 31-1021] In phase Sweep, 401 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 15d2663c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 234 ; free virtual = 13475
BUFG optimization | Checksum: 15d2663c7
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 15d2663c7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 234 ; free virtual = 13475
Shift Register Optimization | Checksum: 15d2663c7
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 12 pins
Phase 8 Post Processing Netlist | Checksum: 208d65935

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 233 ; free virtual = 13474
Post Processing Netlist | Checksum: 208d65935
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 117 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 17a1c6b54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 218 ; free virtual = 13460

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 213 ; free virtual = 13454
Phase 9.2 Verifying Netlist Connectivity | Checksum: 17a1c6b54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 213 ; free virtual = 13454
Phase 9 Finalization | Checksum: 17a1c6b54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 212 ; free virtual = 13454
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              26  |             141  |                                             84  |
|  Constant propagation         |             133  |             701  |                                             87  |
|  Sweep                        |               0  |            1005  |                                            401  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                            117  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 17a1c6b54

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2936.684 ; gain = 0.000 ; free physical = 211 ; free virtual = 13453

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 4 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 218a8b580

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 291 ; free virtual = 13250
Ending Power Optimization Task | Checksum: 218a8b580

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3269.652 ; gain = 332.969 ; free physical = 291 ; free virtual = 13250

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 218a8b580

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 291 ; free virtual = 13250

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 291 ; free virtual = 13250
Ending Netlist Obfuscation Task | Checksum: 1c0ddd1ef

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 291 ; free virtual = 13250
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3269.652 ; gain = 340.738 ; free physical = 291 ; free virtual = 13250
INFO: [Vivado 12-24828] Executing command : report_drc -file main_design_wrapper_drc_opted.rpt -pb main_design_wrapper_drc_opted.pb -rpx main_design_wrapper_drc_opted.rpx
Command: report_drc -file main_design_wrapper_drc_opted.rpt -pb main_design_wrapper_drc_opted.pb -rpx main_design_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/impl_1/main_design_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 267 ; free virtual = 13268
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 267 ; free virtual = 13268
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 266 ; free virtual = 13268
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 266 ; free virtual = 13268
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 266 ; free virtual = 13268
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 266 ; free virtual = 13268
Write Physdb Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 266 ; free virtual = 13268
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/impl_1/main_design_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 342 ; free virtual = 13240
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 140de8848

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 342 ; free virtual = 13240
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 342 ; free virtual = 13240

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5a1635c3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 349 ; free virtual = 13247

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f22eaff2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 334 ; free virtual = 13235

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f22eaff2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 334 ; free virtual = 13235
Phase 1 Placer Initialization | Checksum: f22eaff2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 334 ; free virtual = 13235

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e8190796

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 374 ; free virtual = 13275

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14aa0765a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 390 ; free virtual = 13292

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12b59090f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 389 ; free virtual = 13293

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 24a5bc2f5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:11 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 404 ; free virtual = 13347

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 28 LUTNM shape to break, 489 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 19, two critical 9, total 28, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 225 nets or LUTs. Breaked 28 LUTs, combined 197 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 394 ; free virtual = 13339

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           28  |            197  |                   225  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           28  |            197  |                   225  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d917827c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:13 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 453 ; free virtual = 13332
Phase 2.4 Global Placement Core | Checksum: 13af2b28e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:14 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 452 ; free virtual = 13332
Phase 2 Global Placement | Checksum: 13af2b28e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:14 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 452 ; free virtual = 13332

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18d0ee097

Time (s): cpu = 00:00:50 ; elapsed = 00:00:14 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 451 ; free virtual = 13326

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1323633f3

Time (s): cpu = 00:00:54 ; elapsed = 00:00:15 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 450 ; free virtual = 13326

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12c71aa2c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:15 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 450 ; free virtual = 13326

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1af4f3341

Time (s): cpu = 00:00:54 ; elapsed = 00:00:15 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 450 ; free virtual = 13326

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: c81b8a7d

Time (s): cpu = 00:00:59 ; elapsed = 00:00:17 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 305 ; free virtual = 13265

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1440cdbf9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:20 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 251 ; free virtual = 13237

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1439f7816

Time (s): cpu = 00:01:03 ; elapsed = 00:00:20 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 260 ; free virtual = 13251

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15558a56f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:20 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 260 ; free virtual = 13251

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 20a7f222a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:23 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 386 ; free virtual = 13355
Phase 3 Detail Placement | Checksum: 20a7f222a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:23 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 385 ; free virtual = 13355

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2127c0b74

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.627 | TNS=-624.044 |
Phase 1 Physical Synthesis Initialization | Checksum: 1de27185b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 460 ; free virtual = 13371
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e3746f54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 460 ; free virtual = 13371
Phase 4.1.1.1 BUFG Insertion | Checksum: 2127c0b74

Time (s): cpu = 00:01:20 ; elapsed = 00:00:26 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 460 ; free virtual = 13371

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.247. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19f1485ed

Time (s): cpu = 00:01:48 ; elapsed = 00:00:54 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 162 ; free virtual = 13280

Time (s): cpu = 00:01:48 ; elapsed = 00:00:54 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 162 ; free virtual = 13280
Phase 4.1 Post Commit Optimization | Checksum: 19f1485ed

Time (s): cpu = 00:01:48 ; elapsed = 00:00:54 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 156 ; free virtual = 13279

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19f1485ed

Time (s): cpu = 00:01:48 ; elapsed = 00:00:54 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 132 ; free virtual = 13277

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19f1485ed

Time (s): cpu = 00:01:48 ; elapsed = 00:00:54 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 143 ; free virtual = 13308
Phase 4.3 Placer Reporting | Checksum: 19f1485ed

Time (s): cpu = 00:01:49 ; elapsed = 00:00:54 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 224 ; free virtual = 13314

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 237 ; free virtual = 13311

Time (s): cpu = 00:01:49 ; elapsed = 00:00:54 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 234 ; free virtual = 13307
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11e9e458f

Time (s): cpu = 00:01:49 ; elapsed = 00:00:55 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 242 ; free virtual = 13303
Ending Placer Task | Checksum: efc072b5

Time (s): cpu = 00:01:49 ; elapsed = 00:00:55 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 293 ; free virtual = 13308
116 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:53 ; elapsed = 00:00:57 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 316 ; free virtual = 13309
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file main_design_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 275 ; free virtual = 13274
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_design_wrapper_utilization_placed.rpt -pb main_design_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file main_design_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 360 ; free virtual = 13349
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 406 ; free virtual = 13288
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 324 ; free virtual = 13208
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 324 ; free virtual = 13208
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 324 ; free virtual = 13208
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 324 ; free virtual = 13209
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 324 ; free virtual = 13210
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 324 ; free virtual = 13210
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/impl_1/main_design_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 351 ; free virtual = 13228
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 5.47s |  WALL: 1.52s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 351 ; free virtual = 13228

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.971 |
Phase 1 Physical Synthesis Initialization | Checksum: 18047de8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 344 ; free virtual = 13245
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.971 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18047de8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 321 ; free virtual = 13254

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.971 |
INFO: [Physopt 32-702] Processed net main_design_i/lvds_selectio_data_0/inst/data_in_to_device[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/selectio_reset_inverter/Res[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/lvds_selectio_data_1/inst/data_in_to_device[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/fifo_wr_en.  Re-placed instance main_design_i/noip_lvds_stream_0/U0/fifo_wr_en_reg
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/fifo_wr_en. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.931 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/pixel_polarity[0].  Re-placed instance main_design_i/noip_lvds_stream_0/U0/pixel_polarity_reg[0]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/pixel_polarity[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.891 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/fifo_wr_en. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0.  Re-placed instance main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.621 |
INFO: [Physopt 32-81] Processed net main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.662 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_1/U0/pixel_polarity[0].  Re-placed instance main_design_i/noip_lvds_stream_1/U0/pixel_polarity_reg[0]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_1/U0/pixel_polarity[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.491 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[1].  Re-placed instance main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[1]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.383 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[2].  Re-placed instance main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[2]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.275 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[3].  Re-placed instance main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[3]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.167 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[4].  Re-placed instance main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[4]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.059 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[5].  Re-placed instance main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[5]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-264.951 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[6].  Re-placed instance main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg[6]
INFO: [Physopt 32-735] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-264.843 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf_addr[0].  Re-placed instance main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[0]
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf_addr[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.336 |
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf_addr[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_2_n_0. Critical path length was reduced through logic transformation on cell main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_2_comp.
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_cnt[3]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.005 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt__0[1].  Re-placed instance main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[1]
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.157 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt__0[3].  Re-placed instance main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[3]
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt__0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.416 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt__0[4].  Re-placed instance main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[4]
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt__0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.561 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt__0[6].  Re-placed instance main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt_reg[6]
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wcnt__0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.841 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf_addr[0].  Re-placed instance main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[0]
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf_addr[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.348 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/be__0[2].  Re-placed instance main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[2]
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/be__0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.728 |
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf_addr[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr was not replicated.
INFO: [Physopt 32-710] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0. Critical path length was reduced through logic transformation on cell main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-265.836 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/be__0[0].  Re-placed instance main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_be_reg[0]
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/be__0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-266.261 |
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/be__0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr was not replicated.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_ptr. Critical path length was reduced through logic transformation on cell main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/load_mi_d1_i_1_comp_2.
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-229.287 |
INFO: [Physopt 32-710] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0. Critical path length was reduced through logic transformation on cell main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-228.594 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i.  Re-placed instance main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-228.499 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i.  Re-placed instance main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-228.489 |
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/aw_pop. Replicated 1 times.
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/aw_pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-229.214 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/USE_WRITE.wr_cmd_ready.  Re-placed instance main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/cmd_ready_i_reg
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/USE_WRITE.wr_cmd_ready. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-228.454 |
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/buf_cnt[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/aw_pop_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-227.832 |
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/aw_pop. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/aw_pop. Critical path length was reduced through logic transformation on cell main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2_comp.
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-199.278 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[25].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-199.252 |
INFO: [Physopt 32-702] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[4].  Re-placed instance main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[4]_INST_0
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-198.600 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[30].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-198.585 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[22].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-198.526 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[12].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-198.272 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[26].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-198.214 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[25].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-198.188 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[11].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-198.020 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg_n_0_[0].  Re-placed instance main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-198.011 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg_n_0_[1].  Re-placed instance main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.478 | TNS=-198.002 |
INFO: [Physopt 32-702] Processed net main_design_i/lvds_selectio_data_0/inst/data_in_to_device[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/selectio_reset_inverter/Res[0].  Re-placed instance main_design_i/selectio_reset_inverter/Res[0]_INST_0
INFO: [Physopt 32-735] Processed net main_design_i/selectio_reset_inverter/Res[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-197.290 |
INFO: [Physopt 32-702] Processed net main_design_i/lvds_selectio_data_1/inst/data_in_to_device[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/selectio_reset_inverter/Res[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/lvds_selectio_data_0/inst/data_in_to_device[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/read_data_ctr.  Re-placed instance main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/read_data_ctr. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-197.281 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg_n_0_[3].  Re-placed instance main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-197.272 |
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg_n_0_[4].  Re-placed instance main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-197.263 |
INFO: [Physopt 32-702] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[27].  Re-placed instance main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[27]_INST_0
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-196.504 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_5_n_0.  Re-placed instance main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_5
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-196.329 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[13].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-196.183 |
INFO: [Physopt 32-702] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[22].  Re-placed instance main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[22]_INST_0
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-195.863 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[4].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-195.842 |
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf_addr[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-193.562 |
INFO: [Physopt 32-702] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[1].  Re-placed instance main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[1]_INST_0
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-193.134 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[22].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-193.117 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[12].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[12]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-192.937 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[22].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-192.617 |
INFO: [Physopt 32-702] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[23].  Re-placed instance main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[23]_INST_0
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-192.117 |
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf_addr[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-191.949 |
INFO: [Physopt 32-702] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[19].  Re-placed instance main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[19]_INST_0
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-191.671 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[9].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-191.410 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14_n_0.  Re-placed instance main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-190.780 |
INFO: [Physopt 32-702] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[0].  Re-placed instance main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[0]_INST_0
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-190.340 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[34].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[34]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-189.966 |
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_aready0__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/processing_system7_0/inst/S_AXI_HP0_WREADY. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-189.966 |
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 142 ; free virtual = 13152
Phase 3 Critical Path Optimization | Checksum: 15f33c874

Time (s): cpu = 00:01:09 ; elapsed = 00:00:17 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 147 ; free virtual = 13153

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-189.966 |
INFO: [Physopt 32-702] Processed net main_design_i/lvds_selectio_data_1/inst/data_in_to_device[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/selectio_reset_inverter/Res[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/lvds_selectio_data_0/inst/data_in_to_device[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf_addr[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0 was not replicated.
INFO: [Physopt 32-710] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0. Critical path length was reduced through logic transformation on cell main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-189.651 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[8].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[8]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-189.636 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Re-placed instance main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-189.606 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i.  Re-placed instance main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-189.588 |
INFO: [Physopt 32-702] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[5].  Re-placed instance main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[5]_INST_0
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-189.308 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[21].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-189.262 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[32].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[32]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-189.126 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[60].  Re-placed instance main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[60]
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[60]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-188.830 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[61].  Re-placed instance main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[61]
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[61]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-188.534 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[62].  Re-placed instance main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[62]
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[62]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-188.237 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[63].  Re-placed instance main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[63]
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i0_out[63]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-187.941 |
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/aw_pop. Replicated 2 times.
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/aw_pop. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-185.820 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[11].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[11]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-185.469 |
INFO: [Physopt 32-702] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31].  Re-placed instance main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31]_INST_0
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-185.175 |
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_state[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[2]_i_3_n_0. Critical path length was reduced through logic transformation on cell main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[2]_i_3_comp.
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/FSM_sequential_mi_state[2]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-184.640 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[28].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-184.529 |
INFO: [Physopt 32-702] Processed net main_design_i/lvds_selectio_data_1/inst/data_in_to_device[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/selectio_reset_inverter/Res[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/lvds_selectio_data_0/inst/data_in_to_device[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/FSM_onehot_DState_reg_n_0_[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/noip_lvds_stream_0/U0/bitslip[3]_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[19].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-184.349 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[33].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[33]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-184.323 |
INFO: [Physopt 32-702] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[18].  Re-placed instance main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[18]_INST_0
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-183.891 |
INFO: [Physopt 32-702] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[10].  Re-placed instance main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[10]_INST_0
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-183.444 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2_reg_n_0_[2].  Re-placed instance main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2_reg[2]
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-183.415 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2_reg_n_0_[5].  Re-placed instance main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2_reg[5]
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-183.386 |
INFO: [Physopt 32-663] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2_reg_n_0_[7].  Re-placed instance main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2_reg[7]
INFO: [Physopt 32-735] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wstrb_mask_d2_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-183.357 |
INFO: [Physopt 32-702] Processed net main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState[4]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-182.588 |
INFO: [Physopt 32-702] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-181.963 |
INFO: [Physopt 32-702] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[8].  Re-placed instance main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[8]_INST_0
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-181.527 |
INFO: [Physopt 32-702] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net main_design_i/noip_ctrl_0/U0/noip_ctrl_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-180.536 |
INFO: [Physopt 32-663] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[14].  Re-placed instance main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]
INFO: [Physopt 32-735] Processed net main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-180.523 |
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_buf_addr[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/M_AXI_WLAST_i_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_aready0__0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr[6]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net main_design_i/processing_system7_0/inst/S_AXI_HP0_WREADY. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.475 | TNS=-180.523 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 219 ; free virtual = 13121
Phase 4 Critical Path Optimization | Checksum: 11cef6a57

Time (s): cpu = 00:01:47 ; elapsed = 00:00:26 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 219 ; free virtual = 13121
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 219 ; free virtual = 13121
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.475 | TNS=-180.523 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.004  |         85.448  |            4  |              0  |                    88  |           0  |           2  |  00:00:24  |
|  Total          |          0.004  |         85.448  |            4  |              0  |                    88  |           0  |           3  |  00:00:24  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 219 ; free virtual = 13121
Ending Physical Synthesis Task | Checksum: 1246ceef0

Time (s): cpu = 00:01:48 ; elapsed = 00:00:26 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 219 ; free virtual = 13121
INFO: [Common 17-83] Releasing license: Implementation
478 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:53 ; elapsed = 00:00:27 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 218 ; free virtual = 13120
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 193 ; free virtual = 13110
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 237 ; free virtual = 13124
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 237 ; free virtual = 13124
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 237 ; free virtual = 13125
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 235 ; free virtual = 13123
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 235 ; free virtual = 13124
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 235 ; free virtual = 13124
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/impl_1/main_design_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 412d1c86 ConstDB: 0 ShapeSum: a49c2f15 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 9fa058e7 | NumContArr: 4796d8c7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26c8926e8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 683 ; free virtual = 13256

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26c8926e8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 639 ; free virtual = 13234

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26c8926e8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 639 ; free virtual = 13235
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1de051260

Time (s): cpu = 00:00:43 ; elapsed = 00:00:28 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 678 ; free virtual = 13214
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.378 | TNS=-94.084| WHS=-0.226 | THS=-529.896|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00610956 %
  Global Horizontal Routing Utilization  = 0.000676133 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10214
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10212
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24e6bfc26

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 666 ; free virtual = 13208

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 24e6bfc26

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 673 ; free virtual = 13215

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 17905a12c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 653 ; free virtual = 13169
Phase 4 Initial Routing | Checksum: 17905a12c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:30 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 653 ; free virtual = 13169
INFO: [Route 35-580] Design has 59 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+============================================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                                                        |
+====================+===================+============================================================================================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/D                                                                                        |
| clk_fpga_0         | clk_fpga_0        | main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[27]/D                                                                                        |
| clk_fpga_0         | clk_fpga_0        | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_ptr_reg[4]/D          |
| clk_fpga_0         | clk_fpga_0        | main_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/D                                                                                        |
| clk_fpga_0         | clk_fpga_0        | main_design_i/axi_mem_intercon/s02_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/mi_wrap_be_next_reg[2]/D |
+--------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 840
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.525 | TNS=-172.954| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 286c35c27

Time (s): cpu = 00:01:05 ; elapsed = 00:00:36 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 543 ; free virtual = 13119

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.525 | TNS=-246.530| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2a487b49e

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 543 ; free virtual = 13119
Phase 5 Rip-up And Reroute | Checksum: 2a487b49e

Time (s): cpu = 00:01:06 ; elapsed = 00:00:36 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 543 ; free virtual = 13119

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22e452938

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 543 ; free virtual = 13120
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.525 | TNS=-220.111| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1e00a9ab4

Time (s): cpu = 00:01:09 ; elapsed = 00:00:38 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 526 ; free virtual = 13099

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1e00a9ab4

Time (s): cpu = 00:01:09 ; elapsed = 00:00:38 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 526 ; free virtual = 13099
Phase 6 Delay and Skew Optimization | Checksum: 1e00a9ab4

Time (s): cpu = 00:01:09 ; elapsed = 00:00:38 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 526 ; free virtual = 13099

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.525 | TNS=-220.827| WHS=0.056  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 18f358e5e

Time (s): cpu = 00:01:12 ; elapsed = 00:00:39 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 505 ; free virtual = 13078
Phase 7 Post Hold Fix | Checksum: 18f358e5e

Time (s): cpu = 00:01:12 ; elapsed = 00:00:39 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 505 ; free virtual = 13078

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.11303 %
  Global Horizontal Routing Utilization  = 2.47059 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 79.2793%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 18f358e5e

Time (s): cpu = 00:01:12 ; elapsed = 00:00:39 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 505 ; free virtual = 13078

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 18f358e5e

Time (s): cpu = 00:01:12 ; elapsed = 00:00:39 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 505 ; free virtual = 13079

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 18ee5971e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:39 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 505 ; free virtual = 13079

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 18ee5971e

Time (s): cpu = 00:01:14 ; elapsed = 00:00:39 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 505 ; free virtual = 13079

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.525 | TNS=-220.827| WHS=0.056  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 18ee5971e

Time (s): cpu = 00:01:14 ; elapsed = 00:00:39 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 501 ; free virtual = 13080
Total Elapsed time in route_design: 39.46 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 2550e32b9

Time (s): cpu = 00:01:14 ; elapsed = 00:00:40 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 501 ; free virtual = 13087
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 2550e32b9

Time (s): cpu = 00:01:14 ; elapsed = 00:00:40 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 503 ; free virtual = 13089

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
497 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:42 . Memory (MB): peak = 3269.652 ; gain = 0.000 ; free physical = 537 ; free virtual = 13093
INFO: [Vivado 12-24828] Executing command : report_drc -file main_design_wrapper_drc_routed.rpt -pb main_design_wrapper_drc_routed.pb -rpx main_design_wrapper_drc_routed.rpx
Command: report_drc -file main_design_wrapper_drc_routed.rpt -pb main_design_wrapper_drc_routed.pb -rpx main_design_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/impl_1/main_design_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file main_design_wrapper_methodology_drc_routed.rpt -pb main_design_wrapper_methodology_drc_routed.pb -rpx main_design_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file main_design_wrapper_methodology_drc_routed.rpt -pb main_design_wrapper_methodology_drc_routed.pb -rpx main_design_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/impl_1/main_design_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file main_design_wrapper_timing_summary_routed.rpt -pb main_design_wrapper_timing_summary_routed.pb -rpx main_design_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file main_design_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file main_design_wrapper_bus_skew_routed.rpt -pb main_design_wrapper_bus_skew_routed.pb -rpx main_design_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file main_design_wrapper_route_status.rpt -pb main_design_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file main_design_wrapper_power_routed.rpt -pb main_design_wrapper_power_summary_routed.pb -rpx main_design_wrapper_power_routed.rpx
Command: report_power -file main_design_wrapper_power_routed.rpt -pb main_design_wrapper_power_summary_routed.pb -rpx main_design_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
517 Infos, 51 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file main_design_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:00:34 ; elapsed = 00:00:11 . Memory (MB): peak = 3353.824 ; gain = 84.172 ; free physical = 485 ; free virtual = 13031
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3353.824 ; gain = 0.000 ; free physical = 478 ; free virtual = 13040
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3353.824 ; gain = 0.000 ; free physical = 480 ; free virtual = 13058
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3353.824 ; gain = 0.000 ; free physical = 480 ; free virtual = 13058
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3353.824 ; gain = 0.000 ; free physical = 480 ; free virtual = 13060
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3353.824 ; gain = 0.000 ; free physical = 480 ; free virtual = 13062
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3353.824 ; gain = 0.000 ; free physical = 480 ; free virtual = 13063
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3353.824 ; gain = 0.000 ; free physical = 480 ; free virtual = 13063
INFO: [Common 17-1381] The checkpoint '/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/impl_1/main_design_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue Aug  6 15:22:18 2024...
