|lab5
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
chipselect => chipselect.IN1
read => read.IN1
write => write.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
CLOCK_50 => CLOCK_50.IN2
Reset => Reset.IN1


|lab5|ASC:drawline_controller
address[0] => Mux0.IN2
address[0] => Mux1.IN2
address[0] => Mux2.IN2
address[0] => Mux3.IN2
address[0] => Mux4.IN2
address[0] => Mux5.IN2
address[0] => Mux6.IN2
address[0] => Mux7.IN2
address[0] => Mux8.IN2
address[0] => Mux9.IN2
address[0] => Mux10.IN2
address[0] => Mux11.IN2
address[0] => Mux12.IN2
address[0] => Mux13.IN2
address[0] => Mux14.IN2
address[0] => Mux15.IN2
address[0] => Mux16.IN2
address[0] => Mux17.IN2
address[0] => Mux18.IN2
address[0] => Mux19.IN2
address[0] => Mux20.IN2
address[0] => Mux21.IN2
address[0] => Mux22.IN2
address[0] => Mux23.IN2
address[0] => Mux24.IN2
address[0] => Mux25.IN2
address[0] => Mux26.IN2
address[0] => Mux27.IN2
address[0] => Mux28.IN2
address[0] => Mux29.IN2
address[0] => Mux30.IN2
address[0] => Mux31.IN2
address[0] => Mux32.IN6
address[0] => Mux33.IN6
address[0] => Mux34.IN6
address[0] => Mux35.IN6
address[0] => Mux36.IN6
address[0] => Mux37.IN6
address[0] => Mux38.IN6
address[0] => Mux39.IN6
address[0] => Mux40.IN6
address[0] => Mux41.IN6
address[0] => Mux42.IN6
address[0] => Mux43.IN6
address[0] => Mux44.IN6
address[0] => Mux45.IN6
address[0] => Mux46.IN6
address[0] => Mux47.IN6
address[0] => Mux48.IN6
address[0] => Mux49.IN6
address[0] => Mux50.IN6
address[0] => Mux51.IN6
address[0] => Mux52.IN6
address[0] => Mux53.IN6
address[0] => Mux54.IN6
address[0] => Mux55.IN6
address[0] => Mux56.IN6
address[0] => Mux57.IN6
address[0] => Mux58.IN6
address[0] => Mux59.IN6
address[0] => Mux60.IN6
address[0] => Mux61.IN6
address[0] => Mux62.IN6
address[0] => Mux63.IN6
address[0] => Mux64.IN7
address[0] => Decoder0.IN2
address[0] => Mux65.IN6
address[1] => Mux0.IN1
address[1] => Mux1.IN1
address[1] => Mux2.IN1
address[1] => Mux3.IN1
address[1] => Mux4.IN1
address[1] => Mux5.IN1
address[1] => Mux6.IN1
address[1] => Mux7.IN1
address[1] => Mux8.IN1
address[1] => Mux9.IN1
address[1] => Mux10.IN1
address[1] => Mux11.IN1
address[1] => Mux12.IN1
address[1] => Mux13.IN1
address[1] => Mux14.IN1
address[1] => Mux15.IN1
address[1] => Mux16.IN1
address[1] => Mux17.IN1
address[1] => Mux18.IN1
address[1] => Mux19.IN1
address[1] => Mux20.IN1
address[1] => Mux21.IN1
address[1] => Mux22.IN1
address[1] => Mux23.IN1
address[1] => Mux24.IN1
address[1] => Mux25.IN1
address[1] => Mux26.IN1
address[1] => Mux27.IN1
address[1] => Mux28.IN1
address[1] => Mux29.IN1
address[1] => Mux30.IN1
address[1] => Mux31.IN1
address[1] => Mux32.IN5
address[1] => Mux33.IN5
address[1] => Mux34.IN5
address[1] => Mux35.IN5
address[1] => Mux36.IN5
address[1] => Mux37.IN5
address[1] => Mux38.IN5
address[1] => Mux39.IN5
address[1] => Mux40.IN5
address[1] => Mux41.IN5
address[1] => Mux42.IN5
address[1] => Mux43.IN5
address[1] => Mux44.IN5
address[1] => Mux45.IN5
address[1] => Mux46.IN5
address[1] => Mux47.IN5
address[1] => Mux48.IN5
address[1] => Mux49.IN5
address[1] => Mux50.IN5
address[1] => Mux51.IN5
address[1] => Mux52.IN5
address[1] => Mux53.IN5
address[1] => Mux54.IN5
address[1] => Mux55.IN5
address[1] => Mux56.IN5
address[1] => Mux57.IN5
address[1] => Mux58.IN5
address[1] => Mux59.IN5
address[1] => Mux60.IN5
address[1] => Mux61.IN5
address[1] => Mux62.IN5
address[1] => Mux63.IN5
address[1] => Mux64.IN6
address[1] => Decoder0.IN1
address[1] => Mux65.IN5
address[2] => Mux0.IN0
address[2] => Mux1.IN0
address[2] => Mux2.IN0
address[2] => Mux3.IN0
address[2] => Mux4.IN0
address[2] => Mux5.IN0
address[2] => Mux6.IN0
address[2] => Mux7.IN0
address[2] => Mux8.IN0
address[2] => Mux9.IN0
address[2] => Mux10.IN0
address[2] => Mux11.IN0
address[2] => Mux12.IN0
address[2] => Mux13.IN0
address[2] => Mux14.IN0
address[2] => Mux15.IN0
address[2] => Mux16.IN0
address[2] => Mux17.IN0
address[2] => Mux18.IN0
address[2] => Mux19.IN0
address[2] => Mux20.IN0
address[2] => Mux21.IN0
address[2] => Mux22.IN0
address[2] => Mux23.IN0
address[2] => Mux24.IN0
address[2] => Mux25.IN0
address[2] => Mux26.IN0
address[2] => Mux27.IN0
address[2] => Mux28.IN0
address[2] => Mux29.IN0
address[2] => Mux30.IN0
address[2] => Mux31.IN0
address[2] => Mux32.IN4
address[2] => Mux33.IN4
address[2] => Mux34.IN4
address[2] => Mux35.IN4
address[2] => Mux36.IN4
address[2] => Mux37.IN4
address[2] => Mux38.IN4
address[2] => Mux39.IN4
address[2] => Mux40.IN4
address[2] => Mux41.IN4
address[2] => Mux42.IN4
address[2] => Mux43.IN4
address[2] => Mux44.IN4
address[2] => Mux45.IN4
address[2] => Mux46.IN4
address[2] => Mux47.IN4
address[2] => Mux48.IN4
address[2] => Mux49.IN4
address[2] => Mux50.IN4
address[2] => Mux51.IN4
address[2] => Mux52.IN4
address[2] => Mux53.IN4
address[2] => Mux54.IN4
address[2] => Mux55.IN4
address[2] => Mux56.IN4
address[2] => Mux57.IN4
address[2] => Mux58.IN4
address[2] => Mux59.IN4
address[2] => Mux60.IN4
address[2] => Mux61.IN4
address[2] => Mux62.IN4
address[2] => Mux63.IN4
address[2] => Mux64.IN5
address[2] => Decoder0.IN0
address[2] => Mux65.IN4
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => readdata.OUTPUTSELECT
chipselect => waitrequest.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Mode_Register.OUTPUTSELECT
chipselect => Go.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_ending_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Line_starting_point.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Go_Register.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
chipselect => Line_color.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => waitrequest.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Mode_Register.OUTPUTSELECT
read => Go.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_ending_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Line_starting_point.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Go_Register.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
read => Line_color.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Mode_Register.OUTPUTSELECT
write => Go.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => readdata.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_ending_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Line_starting_point.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Go_Register.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => Line_color.OUTPUTSELECT
write => waitrequest.OUTPUTSELECT
writedata[0] => Mux63.IN7
writedata[0] => Line_ending_point.DATAB
writedata[0] => Line_starting_point.DATAB
writedata[0] => Go_Register.DATAB
writedata[0] => Line_color.DATAB
writedata[1] => Mux62.IN7
writedata[1] => Line_ending_point.DATAB
writedata[1] => Line_starting_point.DATAB
writedata[1] => Go_Register.DATAB
writedata[1] => Line_color.DATAB
writedata[2] => Mux61.IN7
writedata[2] => Line_ending_point.DATAB
writedata[2] => Line_starting_point.DATAB
writedata[2] => Go_Register.DATAB
writedata[2] => Line_color.DATAB
writedata[3] => Mux60.IN7
writedata[3] => Line_ending_point.DATAB
writedata[3] => Line_starting_point.DATAB
writedata[3] => Go_Register.DATAB
writedata[3] => Line_color.DATAB
writedata[4] => Mux59.IN7
writedata[4] => Line_ending_point.DATAB
writedata[4] => Line_starting_point.DATAB
writedata[4] => Go_Register.DATAB
writedata[4] => Line_color.DATAB
writedata[5] => Mux58.IN7
writedata[5] => Line_ending_point.DATAB
writedata[5] => Line_starting_point.DATAB
writedata[5] => Go_Register.DATAB
writedata[5] => Line_color.DATAB
writedata[6] => Mux57.IN7
writedata[6] => Line_ending_point.DATAB
writedata[6] => Line_starting_point.DATAB
writedata[6] => Go_Register.DATAB
writedata[6] => Line_color.DATAB
writedata[7] => Mux56.IN7
writedata[7] => Line_ending_point.DATAB
writedata[7] => Line_starting_point.DATAB
writedata[7] => Go_Register.DATAB
writedata[7] => Line_color.DATAB
writedata[8] => Mux55.IN7
writedata[8] => Line_ending_point.DATAB
writedata[8] => Line_starting_point.DATAB
writedata[8] => Go_Register.DATAB
writedata[8] => Line_color.DATAB
writedata[9] => Mux54.IN7
writedata[9] => Line_ending_point.DATAB
writedata[9] => Line_starting_point.DATAB
writedata[9] => Go_Register.DATAB
writedata[9] => Line_color.DATAB
writedata[10] => Mux53.IN7
writedata[10] => Line_ending_point.DATAB
writedata[10] => Line_starting_point.DATAB
writedata[10] => Go_Register.DATAB
writedata[10] => Line_color.DATAB
writedata[11] => Mux52.IN7
writedata[11] => Line_ending_point.DATAB
writedata[11] => Line_starting_point.DATAB
writedata[11] => Go_Register.DATAB
writedata[11] => Line_color.DATAB
writedata[12] => Mux51.IN7
writedata[12] => Line_ending_point.DATAB
writedata[12] => Line_starting_point.DATAB
writedata[12] => Go_Register.DATAB
writedata[12] => Line_color.DATAB
writedata[13] => Mux50.IN7
writedata[13] => Line_ending_point.DATAB
writedata[13] => Line_starting_point.DATAB
writedata[13] => Go_Register.DATAB
writedata[13] => Line_color.DATAB
writedata[14] => Mux49.IN7
writedata[14] => Line_ending_point.DATAB
writedata[14] => Line_starting_point.DATAB
writedata[14] => Go_Register.DATAB
writedata[14] => Line_color.DATAB
writedata[15] => Mux48.IN7
writedata[15] => Line_ending_point.DATAB
writedata[15] => Line_starting_point.DATAB
writedata[15] => Go_Register.DATAB
writedata[15] => Line_color.DATAB
writedata[16] => Mux47.IN7
writedata[16] => Line_ending_point.DATAB
writedata[16] => Line_starting_point.DATAB
writedata[16] => Go_Register.DATAB
writedata[16] => Line_color.DATAB
writedata[17] => Mux46.IN7
writedata[17] => Line_ending_point.DATAB
writedata[17] => Line_starting_point.DATAB
writedata[17] => Go_Register.DATAB
writedata[17] => Line_color.DATAB
writedata[18] => Mux45.IN7
writedata[18] => Line_ending_point.DATAB
writedata[18] => Line_starting_point.DATAB
writedata[18] => Go_Register.DATAB
writedata[18] => Line_color.DATAB
writedata[19] => Mux44.IN7
writedata[19] => Line_ending_point.DATAB
writedata[19] => Line_starting_point.DATAB
writedata[19] => Go_Register.DATAB
writedata[19] => Line_color.DATAB
writedata[20] => Mux43.IN7
writedata[20] => Line_ending_point.DATAB
writedata[20] => Line_starting_point.DATAB
writedata[20] => Go_Register.DATAB
writedata[20] => Line_color.DATAB
writedata[21] => Mux42.IN7
writedata[21] => Line_ending_point.DATAB
writedata[21] => Line_starting_point.DATAB
writedata[21] => Go_Register.DATAB
writedata[21] => Line_color.DATAB
writedata[22] => Mux41.IN7
writedata[22] => Line_ending_point.DATAB
writedata[22] => Line_starting_point.DATAB
writedata[22] => Go_Register.DATAB
writedata[22] => Line_color.DATAB
writedata[23] => Mux40.IN7
writedata[23] => Line_ending_point.DATAB
writedata[23] => Line_starting_point.DATAB
writedata[23] => Go_Register.DATAB
writedata[23] => Line_color.DATAB
writedata[24] => Mux39.IN7
writedata[24] => Line_ending_point.DATAB
writedata[24] => Line_starting_point.DATAB
writedata[24] => Go_Register.DATAB
writedata[24] => Line_color.DATAB
writedata[25] => Mux38.IN7
writedata[25] => Line_ending_point.DATAB
writedata[25] => Line_starting_point.DATAB
writedata[25] => Go_Register.DATAB
writedata[25] => Line_color.DATAB
writedata[26] => Mux37.IN7
writedata[26] => Line_ending_point.DATAB
writedata[26] => Line_starting_point.DATAB
writedata[26] => Go_Register.DATAB
writedata[26] => Line_color.DATAB
writedata[27] => Mux36.IN7
writedata[27] => Line_ending_point.DATAB
writedata[27] => Line_starting_point.DATAB
writedata[27] => Go_Register.DATAB
writedata[27] => Line_color.DATAB
writedata[28] => Mux35.IN7
writedata[28] => Line_ending_point.DATAB
writedata[28] => Line_starting_point.DATAB
writedata[28] => Go_Register.DATAB
writedata[28] => Line_color.DATAB
writedata[29] => Mux34.IN7
writedata[29] => Line_ending_point.DATAB
writedata[29] => Line_starting_point.DATAB
writedata[29] => Go_Register.DATAB
writedata[29] => Line_color.DATAB
writedata[30] => Mux33.IN7
writedata[30] => Line_ending_point.DATAB
writedata[30] => Line_starting_point.DATAB
writedata[30] => Go_Register.DATAB
writedata[30] => Line_color.DATAB
writedata[31] => Mux32.IN7
writedata[31] => Line_ending_point.DATAB
writedata[31] => Line_starting_point.DATAB
writedata[31] => Go_Register.DATAB
writedata[31] => Line_color.DATAB
CLOCK_50 => readdata[0]~reg0.CLK
CLOCK_50 => readdata[1]~reg0.CLK
CLOCK_50 => readdata[2]~reg0.CLK
CLOCK_50 => readdata[3]~reg0.CLK
CLOCK_50 => readdata[4]~reg0.CLK
CLOCK_50 => readdata[5]~reg0.CLK
CLOCK_50 => readdata[6]~reg0.CLK
CLOCK_50 => readdata[7]~reg0.CLK
CLOCK_50 => readdata[8]~reg0.CLK
CLOCK_50 => readdata[9]~reg0.CLK
CLOCK_50 => readdata[10]~reg0.CLK
CLOCK_50 => readdata[11]~reg0.CLK
CLOCK_50 => readdata[12]~reg0.CLK
CLOCK_50 => readdata[13]~reg0.CLK
CLOCK_50 => readdata[14]~reg0.CLK
CLOCK_50 => readdata[15]~reg0.CLK
CLOCK_50 => readdata[16]~reg0.CLK
CLOCK_50 => readdata[17]~reg0.CLK
CLOCK_50 => readdata[18]~reg0.CLK
CLOCK_50 => readdata[19]~reg0.CLK
CLOCK_50 => readdata[20]~reg0.CLK
CLOCK_50 => readdata[21]~reg0.CLK
CLOCK_50 => readdata[22]~reg0.CLK
CLOCK_50 => readdata[23]~reg0.CLK
CLOCK_50 => readdata[24]~reg0.CLK
CLOCK_50 => readdata[25]~reg0.CLK
CLOCK_50 => readdata[26]~reg0.CLK
CLOCK_50 => readdata[27]~reg0.CLK
CLOCK_50 => readdata[28]~reg0.CLK
CLOCK_50 => readdata[29]~reg0.CLK
CLOCK_50 => readdata[30]~reg0.CLK
CLOCK_50 => readdata[31]~reg0.CLK
CLOCK_50 => waitrequest.CLK
CLOCK_50 => Go.CLK
CLOCK_50 => Line_color[0].CLK
CLOCK_50 => Line_color[1].CLK
CLOCK_50 => Line_color[2].CLK
CLOCK_50 => Line_color[3].CLK
CLOCK_50 => Line_color[4].CLK
CLOCK_50 => Line_color[5].CLK
CLOCK_50 => Line_color[6].CLK
CLOCK_50 => Line_color[7].CLK
CLOCK_50 => Line_color[8].CLK
CLOCK_50 => Line_color[9].CLK
CLOCK_50 => Line_color[10].CLK
CLOCK_50 => Line_color[11].CLK
CLOCK_50 => Line_color[12].CLK
CLOCK_50 => Line_color[13].CLK
CLOCK_50 => Line_color[14].CLK
CLOCK_50 => Line_color[15].CLK
CLOCK_50 => Line_color[16].CLK
CLOCK_50 => Line_color[17].CLK
CLOCK_50 => Line_color[18].CLK
CLOCK_50 => Line_color[19].CLK
CLOCK_50 => Line_color[20].CLK
CLOCK_50 => Line_color[21].CLK
CLOCK_50 => Line_color[22].CLK
CLOCK_50 => Line_color[23].CLK
CLOCK_50 => Line_color[24].CLK
CLOCK_50 => Line_color[25].CLK
CLOCK_50 => Line_color[26].CLK
CLOCK_50 => Line_color[27].CLK
CLOCK_50 => Line_color[28].CLK
CLOCK_50 => Line_color[29].CLK
CLOCK_50 => Line_color[30].CLK
CLOCK_50 => Line_color[31].CLK
CLOCK_50 => Line_ending_point[0].CLK
CLOCK_50 => Line_ending_point[1].CLK
CLOCK_50 => Line_ending_point[2].CLK
CLOCK_50 => Line_ending_point[3].CLK
CLOCK_50 => Line_ending_point[4].CLK
CLOCK_50 => Line_ending_point[5].CLK
CLOCK_50 => Line_ending_point[6].CLK
CLOCK_50 => Line_ending_point[7].CLK
CLOCK_50 => Line_ending_point[8].CLK
CLOCK_50 => Line_ending_point[9].CLK
CLOCK_50 => Line_ending_point[10].CLK
CLOCK_50 => Line_ending_point[11].CLK
CLOCK_50 => Line_ending_point[12].CLK
CLOCK_50 => Line_ending_point[13].CLK
CLOCK_50 => Line_ending_point[14].CLK
CLOCK_50 => Line_ending_point[15].CLK
CLOCK_50 => Line_ending_point[16].CLK
CLOCK_50 => Line_ending_point[17].CLK
CLOCK_50 => Line_ending_point[18].CLK
CLOCK_50 => Line_ending_point[19].CLK
CLOCK_50 => Line_ending_point[20].CLK
CLOCK_50 => Line_ending_point[21].CLK
CLOCK_50 => Line_ending_point[22].CLK
CLOCK_50 => Line_ending_point[23].CLK
CLOCK_50 => Line_ending_point[24].CLK
CLOCK_50 => Line_ending_point[25].CLK
CLOCK_50 => Line_ending_point[26].CLK
CLOCK_50 => Line_ending_point[27].CLK
CLOCK_50 => Line_ending_point[28].CLK
CLOCK_50 => Line_ending_point[29].CLK
CLOCK_50 => Line_ending_point[30].CLK
CLOCK_50 => Line_ending_point[31].CLK
CLOCK_50 => Line_starting_point[0].CLK
CLOCK_50 => Line_starting_point[1].CLK
CLOCK_50 => Line_starting_point[2].CLK
CLOCK_50 => Line_starting_point[3].CLK
CLOCK_50 => Line_starting_point[4].CLK
CLOCK_50 => Line_starting_point[5].CLK
CLOCK_50 => Line_starting_point[6].CLK
CLOCK_50 => Line_starting_point[7].CLK
CLOCK_50 => Line_starting_point[8].CLK
CLOCK_50 => Line_starting_point[9].CLK
CLOCK_50 => Line_starting_point[10].CLK
CLOCK_50 => Line_starting_point[11].CLK
CLOCK_50 => Line_starting_point[12].CLK
CLOCK_50 => Line_starting_point[13].CLK
CLOCK_50 => Line_starting_point[14].CLK
CLOCK_50 => Line_starting_point[15].CLK
CLOCK_50 => Line_starting_point[16].CLK
CLOCK_50 => Line_starting_point[17].CLK
CLOCK_50 => Line_starting_point[18].CLK
CLOCK_50 => Line_starting_point[19].CLK
CLOCK_50 => Line_starting_point[20].CLK
CLOCK_50 => Line_starting_point[21].CLK
CLOCK_50 => Line_starting_point[22].CLK
CLOCK_50 => Line_starting_point[23].CLK
CLOCK_50 => Line_starting_point[24].CLK
CLOCK_50 => Line_starting_point[25].CLK
CLOCK_50 => Line_starting_point[26].CLK
CLOCK_50 => Line_starting_point[27].CLK
CLOCK_50 => Line_starting_point[28].CLK
CLOCK_50 => Line_starting_point[29].CLK
CLOCK_50 => Line_starting_point[30].CLK
CLOCK_50 => Line_starting_point[31].CLK
CLOCK_50 => Status_Register[0].CLK
CLOCK_50 => Status_Register[1].CLK
CLOCK_50 => Status_Register[2].CLK
CLOCK_50 => Status_Register[3].CLK
CLOCK_50 => Status_Register[4].CLK
CLOCK_50 => Status_Register[5].CLK
CLOCK_50 => Status_Register[6].CLK
CLOCK_50 => Status_Register[7].CLK
CLOCK_50 => Status_Register[8].CLK
CLOCK_50 => Status_Register[9].CLK
CLOCK_50 => Status_Register[10].CLK
CLOCK_50 => Status_Register[11].CLK
CLOCK_50 => Status_Register[12].CLK
CLOCK_50 => Status_Register[13].CLK
CLOCK_50 => Status_Register[14].CLK
CLOCK_50 => Status_Register[15].CLK
CLOCK_50 => Status_Register[16].CLK
CLOCK_50 => Status_Register[17].CLK
CLOCK_50 => Status_Register[18].CLK
CLOCK_50 => Status_Register[19].CLK
CLOCK_50 => Status_Register[20].CLK
CLOCK_50 => Status_Register[21].CLK
CLOCK_50 => Status_Register[22].CLK
CLOCK_50 => Status_Register[23].CLK
CLOCK_50 => Status_Register[24].CLK
CLOCK_50 => Status_Register[25].CLK
CLOCK_50 => Status_Register[26].CLK
CLOCK_50 => Status_Register[27].CLK
CLOCK_50 => Status_Register[28].CLK
CLOCK_50 => Status_Register[29].CLK
CLOCK_50 => Status_Register[30].CLK
CLOCK_50 => Status_Register[31].CLK
CLOCK_50 => Mode_Register[0].CLK
CLOCK_50 => Mode_Register[1].CLK
CLOCK_50 => Mode_Register[2].CLK
CLOCK_50 => Mode_Register[3].CLK
CLOCK_50 => Mode_Register[4].CLK
CLOCK_50 => Mode_Register[5].CLK
CLOCK_50 => Mode_Register[6].CLK
CLOCK_50 => Mode_Register[7].CLK
CLOCK_50 => Mode_Register[8].CLK
CLOCK_50 => Mode_Register[9].CLK
CLOCK_50 => Mode_Register[10].CLK
CLOCK_50 => Mode_Register[11].CLK
CLOCK_50 => Mode_Register[12].CLK
CLOCK_50 => Mode_Register[13].CLK
CLOCK_50 => Mode_Register[14].CLK
CLOCK_50 => Mode_Register[15].CLK
CLOCK_50 => Mode_Register[16].CLK
CLOCK_50 => Mode_Register[17].CLK
CLOCK_50 => Mode_Register[18].CLK
CLOCK_50 => Mode_Register[19].CLK
CLOCK_50 => Mode_Register[20].CLK
CLOCK_50 => Mode_Register[21].CLK
CLOCK_50 => Mode_Register[22].CLK
CLOCK_50 => Mode_Register[23].CLK
CLOCK_50 => Mode_Register[24].CLK
CLOCK_50 => Mode_Register[25].CLK
CLOCK_50 => Mode_Register[26].CLK
CLOCK_50 => Mode_Register[27].CLK
CLOCK_50 => Mode_Register[28].CLK
CLOCK_50 => Mode_Register[29].CLK
CLOCK_50 => Mode_Register[30].CLK
CLOCK_50 => Mode_Register[31].CLK
CLOCK_50 => Go_Register[0].CLK
CLOCK_50 => Go_Register[1].CLK
CLOCK_50 => Go_Register[2].CLK
CLOCK_50 => Go_Register[3].CLK
CLOCK_50 => Go_Register[4].CLK
CLOCK_50 => Go_Register[5].CLK
CLOCK_50 => Go_Register[6].CLK
CLOCK_50 => Go_Register[7].CLK
CLOCK_50 => Go_Register[8].CLK
CLOCK_50 => Go_Register[9].CLK
CLOCK_50 => Go_Register[10].CLK
CLOCK_50 => Go_Register[11].CLK
CLOCK_50 => Go_Register[12].CLK
CLOCK_50 => Go_Register[13].CLK
CLOCK_50 => Go_Register[14].CLK
CLOCK_50 => Go_Register[15].CLK
CLOCK_50 => Go_Register[16].CLK
CLOCK_50 => Go_Register[17].CLK
CLOCK_50 => Go_Register[18].CLK
CLOCK_50 => Go_Register[19].CLK
CLOCK_50 => Go_Register[20].CLK
CLOCK_50 => Go_Register[21].CLK
CLOCK_50 => Go_Register[22].CLK
CLOCK_50 => Go_Register[23].CLK
CLOCK_50 => Go_Register[24].CLK
CLOCK_50 => Go_Register[25].CLK
CLOCK_50 => Go_Register[26].CLK
CLOCK_50 => Go_Register[27].CLK
CLOCK_50 => Go_Register[28].CLK
CLOCK_50 => Go_Register[29].CLK
CLOCK_50 => Go_Register[30].CLK
CLOCK_50 => Go_Register[31].CLK
CLOCK_50 => pstate~1.DATAIN
Reset => waitrequest.PRESET
Reset => Go.ACLR
Reset => Line_color[0].ACLR
Reset => Line_color[1].ACLR
Reset => Line_color[2].ACLR
Reset => Line_color[3].ACLR
Reset => Line_color[4].ACLR
Reset => Line_color[5].ACLR
Reset => Line_color[6].ACLR
Reset => Line_color[7].ACLR
Reset => Line_color[8].ACLR
Reset => Line_color[9].ACLR
Reset => Line_color[10].ACLR
Reset => Line_color[11].ACLR
Reset => Line_color[12].ACLR
Reset => Line_color[13].ACLR
Reset => Line_color[14].ACLR
Reset => Line_color[15].ACLR
Reset => Line_color[16].ACLR
Reset => Line_color[17].ACLR
Reset => Line_color[18].ACLR
Reset => Line_color[19].ACLR
Reset => Line_color[20].ACLR
Reset => Line_color[21].ACLR
Reset => Line_color[22].ACLR
Reset => Line_color[23].ACLR
Reset => Line_color[24].ACLR
Reset => Line_color[25].ACLR
Reset => Line_color[26].ACLR
Reset => Line_color[27].ACLR
Reset => Line_color[28].ACLR
Reset => Line_color[29].ACLR
Reset => Line_color[30].ACLR
Reset => Line_color[31].ACLR
Reset => Line_ending_point[0].ACLR
Reset => Line_ending_point[1].ACLR
Reset => Line_ending_point[2].ACLR
Reset => Line_ending_point[3].ACLR
Reset => Line_ending_point[4].ACLR
Reset => Line_ending_point[5].ACLR
Reset => Line_ending_point[6].ACLR
Reset => Line_ending_point[7].ACLR
Reset => Line_ending_point[8].ACLR
Reset => Line_ending_point[9].ACLR
Reset => Line_ending_point[10].ACLR
Reset => Line_ending_point[11].ACLR
Reset => Line_ending_point[12].ACLR
Reset => Line_ending_point[13].ACLR
Reset => Line_ending_point[14].ACLR
Reset => Line_ending_point[15].ACLR
Reset => Line_ending_point[16].ACLR
Reset => Line_ending_point[17].ACLR
Reset => Line_ending_point[18].ACLR
Reset => Line_ending_point[19].ACLR
Reset => Line_ending_point[20].ACLR
Reset => Line_ending_point[21].ACLR
Reset => Line_ending_point[22].ACLR
Reset => Line_ending_point[23].ACLR
Reset => Line_ending_point[24].ACLR
Reset => Line_ending_point[25].ACLR
Reset => Line_ending_point[26].ACLR
Reset => Line_ending_point[27].ACLR
Reset => Line_ending_point[28].ACLR
Reset => Line_ending_point[29].ACLR
Reset => Line_ending_point[30].ACLR
Reset => Line_ending_point[31].ACLR
Reset => Line_starting_point[0].ACLR
Reset => Line_starting_point[1].ACLR
Reset => Line_starting_point[2].ACLR
Reset => Line_starting_point[3].ACLR
Reset => Line_starting_point[4].ACLR
Reset => Line_starting_point[5].ACLR
Reset => Line_starting_point[6].ACLR
Reset => Line_starting_point[7].ACLR
Reset => Line_starting_point[8].ACLR
Reset => Line_starting_point[9].ACLR
Reset => Line_starting_point[10].ACLR
Reset => Line_starting_point[11].ACLR
Reset => Line_starting_point[12].ACLR
Reset => Line_starting_point[13].ACLR
Reset => Line_starting_point[14].ACLR
Reset => Line_starting_point[15].ACLR
Reset => Line_starting_point[16].ACLR
Reset => Line_starting_point[17].ACLR
Reset => Line_starting_point[18].ACLR
Reset => Line_starting_point[19].ACLR
Reset => Line_starting_point[20].ACLR
Reset => Line_starting_point[21].ACLR
Reset => Line_starting_point[22].ACLR
Reset => Line_starting_point[23].ACLR
Reset => Line_starting_point[24].ACLR
Reset => Line_starting_point[25].ACLR
Reset => Line_starting_point[26].ACLR
Reset => Line_starting_point[27].ACLR
Reset => Line_starting_point[28].ACLR
Reset => Line_starting_point[29].ACLR
Reset => Line_starting_point[30].ACLR
Reset => Line_starting_point[31].ACLR
Reset => Status_Register[0].ACLR
Reset => Status_Register[1].ACLR
Reset => Status_Register[2].ACLR
Reset => Status_Register[3].ACLR
Reset => Status_Register[4].ACLR
Reset => Status_Register[5].ACLR
Reset => Status_Register[6].ACLR
Reset => Status_Register[7].ACLR
Reset => Status_Register[8].ACLR
Reset => Status_Register[9].ACLR
Reset => Status_Register[10].ACLR
Reset => Status_Register[11].ACLR
Reset => Status_Register[12].ACLR
Reset => Status_Register[13].ACLR
Reset => Status_Register[14].ACLR
Reset => Status_Register[15].ACLR
Reset => Status_Register[16].ACLR
Reset => Status_Register[17].ACLR
Reset => Status_Register[18].ACLR
Reset => Status_Register[19].ACLR
Reset => Status_Register[20].ACLR
Reset => Status_Register[21].ACLR
Reset => Status_Register[22].ACLR
Reset => Status_Register[23].ACLR
Reset => Status_Register[24].ACLR
Reset => Status_Register[25].ACLR
Reset => Status_Register[26].ACLR
Reset => Status_Register[27].ACLR
Reset => Status_Register[28].ACLR
Reset => Status_Register[29].ACLR
Reset => Status_Register[30].ACLR
Reset => Status_Register[31].ACLR
Reset => Mode_Register[0].ACLR
Reset => Mode_Register[1].ACLR
Reset => Mode_Register[2].ACLR
Reset => Mode_Register[3].ACLR
Reset => Mode_Register[4].ACLR
Reset => Mode_Register[5].ACLR
Reset => Mode_Register[6].ACLR
Reset => Mode_Register[7].ACLR
Reset => Mode_Register[8].ACLR
Reset => Mode_Register[9].ACLR
Reset => Mode_Register[10].ACLR
Reset => Mode_Register[11].ACLR
Reset => Mode_Register[12].ACLR
Reset => Mode_Register[13].ACLR
Reset => Mode_Register[14].ACLR
Reset => Mode_Register[15].ACLR
Reset => Mode_Register[16].ACLR
Reset => Mode_Register[17].ACLR
Reset => Mode_Register[18].ACLR
Reset => Mode_Register[19].ACLR
Reset => Mode_Register[20].ACLR
Reset => Mode_Register[21].ACLR
Reset => Mode_Register[22].ACLR
Reset => Mode_Register[23].ACLR
Reset => Mode_Register[24].ACLR
Reset => Mode_Register[25].ACLR
Reset => Mode_Register[26].ACLR
Reset => Mode_Register[27].ACLR
Reset => Mode_Register[28].ACLR
Reset => Mode_Register[29].ACLR
Reset => Mode_Register[30].ACLR
Reset => Mode_Register[31].ACLR
Reset => Go_Register[0].ACLR
Reset => Go_Register[1].ACLR
Reset => Go_Register[2].ACLR
Reset => Go_Register[3].ACLR
Reset => Go_Register[4].ACLR
Reset => Go_Register[5].ACLR
Reset => Go_Register[6].ACLR
Reset => Go_Register[7].ACLR
Reset => Go_Register[8].ACLR
Reset => Go_Register[9].ACLR
Reset => Go_Register[10].ACLR
Reset => Go_Register[11].ACLR
Reset => Go_Register[12].ACLR
Reset => Go_Register[13].ACLR
Reset => Go_Register[14].ACLR
Reset => Go_Register[15].ACLR
Reset => Go_Register[16].ACLR
Reset => Go_Register[17].ACLR
Reset => Go_Register[18].ACLR
Reset => Go_Register[19].ACLR
Reset => Go_Register[20].ACLR
Reset => Go_Register[21].ACLR
Reset => Go_Register[22].ACLR
Reset => Go_Register[23].ACLR
Reset => Go_Register[24].ACLR
Reset => Go_Register[25].ACLR
Reset => Go_Register[26].ACLR
Reset => Go_Register[27].ACLR
Reset => Go_Register[28].ACLR
Reset => Go_Register[29].ACLR
Reset => Go_Register[30].ACLR
Reset => Go_Register[31].ACLR
Reset => pstate~3.DATAIN
Reset => readdata[31]~reg0.ENA
Reset => readdata[30]~reg0.ENA
Reset => readdata[29]~reg0.ENA
Reset => readdata[28]~reg0.ENA
Reset => readdata[27]~reg0.ENA
Reset => readdata[26]~reg0.ENA
Reset => readdata[25]~reg0.ENA
Reset => readdata[24]~reg0.ENA
Reset => readdata[23]~reg0.ENA
Reset => readdata[22]~reg0.ENA
Reset => readdata[21]~reg0.ENA
Reset => readdata[20]~reg0.ENA
Reset => readdata[19]~reg0.ENA
Reset => readdata[18]~reg0.ENA
Reset => readdata[17]~reg0.ENA
Reset => readdata[16]~reg0.ENA
Reset => readdata[15]~reg0.ENA
Reset => readdata[14]~reg0.ENA
Reset => readdata[13]~reg0.ENA
Reset => readdata[12]~reg0.ENA
Reset => readdata[11]~reg0.ENA
Reset => readdata[10]~reg0.ENA
Reset => readdata[9]~reg0.ENA
Reset => readdata[8]~reg0.ENA
Reset => readdata[7]~reg0.ENA
Reset => readdata[6]~reg0.ENA
Reset => readdata[5]~reg0.ENA
Reset => readdata[4]~reg0.ENA
Reset => readdata[3]~reg0.ENA
Reset => readdata[2]~reg0.ENA
Reset => readdata[1]~reg0.ENA
Reset => readdata[0]~reg0.ENA
done => nstate.poll_mode.DATAA
done => nstate.stall_mode.DATAA


|lab5|LDA_CIRCUIT:LDA_cir
X0[0] => x0.DATAB
X0[1] => x0.DATAB
X0[2] => x0.DATAB
X0[3] => x0.DATAB
X0[4] => x0.DATAB
X0[5] => x0.DATAB
X0[6] => x0.DATAB
X0[7] => x0.DATAB
X0[8] => x0.DATAB
Y0[0] => y0.DATAB
Y0[1] => y0.DATAB
Y0[2] => y0.DATAB
Y0[3] => y0.DATAB
Y0[4] => y0.DATAB
Y0[5] => y0.DATAB
Y0[6] => y0.DATAB
Y0[7] => y0.DATAB
X1[0] => x1.DATAB
X1[1] => x1.DATAB
X1[2] => x1.DATAB
X1[3] => x1.DATAB
X1[4] => x1.DATAB
X1[5] => x1.DATAB
X1[6] => x1.DATAB
X1[7] => x1.DATAB
X1[8] => x1.DATAB
Y1[0] => y1.DATAB
Y1[1] => y1.DATAB
Y1[2] => y1.DATAB
Y1[3] => y1.DATAB
Y1[4] => y1.DATAB
Y1[5] => y1.DATAB
Y1[6] => y1.DATAB
Y1[7] => y1.DATAB
GO => ns.s0.DATAB
GO => Selector1.IN2
Color[0] => ~NO_FANOUT~
Color[1] => ~NO_FANOUT~
Color[2] => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN1


|lab5|LDA_CIRCUIT:LDA_cir|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
plot => writeEn.IN1


|lab5|LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4


|lab5|LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_ddg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ddg1:auto_generated.data_a[0]
data_a[1] => altsyncram_ddg1:auto_generated.data_a[1]
data_a[2] => altsyncram_ddg1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_ddg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ddg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ddg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ddg1:auto_generated.address_a[3]
address_a[4] => altsyncram_ddg1:auto_generated.address_a[4]
address_a[5] => altsyncram_ddg1:auto_generated.address_a[5]
address_a[6] => altsyncram_ddg1:auto_generated.address_a[6]
address_a[7] => altsyncram_ddg1:auto_generated.address_a[7]
address_a[8] => altsyncram_ddg1:auto_generated.address_a[8]
address_a[9] => altsyncram_ddg1:auto_generated.address_a[9]
address_a[10] => altsyncram_ddg1:auto_generated.address_a[10]
address_a[11] => altsyncram_ddg1:auto_generated.address_a[11]
address_a[12] => altsyncram_ddg1:auto_generated.address_a[12]
address_a[13] => altsyncram_ddg1:auto_generated.address_a[13]
address_a[14] => altsyncram_ddg1:auto_generated.address_a[14]
address_a[15] => altsyncram_ddg1:auto_generated.address_a[15]
address_a[16] => altsyncram_ddg1:auto_generated.address_a[16]
address_b[0] => altsyncram_ddg1:auto_generated.address_b[0]
address_b[1] => altsyncram_ddg1:auto_generated.address_b[1]
address_b[2] => altsyncram_ddg1:auto_generated.address_b[2]
address_b[3] => altsyncram_ddg1:auto_generated.address_b[3]
address_b[4] => altsyncram_ddg1:auto_generated.address_b[4]
address_b[5] => altsyncram_ddg1:auto_generated.address_b[5]
address_b[6] => altsyncram_ddg1:auto_generated.address_b[6]
address_b[7] => altsyncram_ddg1:auto_generated.address_b[7]
address_b[8] => altsyncram_ddg1:auto_generated.address_b[8]
address_b[9] => altsyncram_ddg1:auto_generated.address_b[9]
address_b[10] => altsyncram_ddg1:auto_generated.address_b[10]
address_b[11] => altsyncram_ddg1:auto_generated.address_b[11]
address_b[12] => altsyncram_ddg1:auto_generated.address_b[12]
address_b[13] => altsyncram_ddg1:auto_generated.address_b[13]
address_b[14] => altsyncram_ddg1:auto_generated.address_b[14]
address_b[15] => altsyncram_ddg1:auto_generated.address_b[15]
address_b[16] => altsyncram_ddg1:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ddg1:auto_generated.clock0
clock1 => altsyncram_ddg1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|lab5|LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated
address_a[0] => altsyncram_d7r1:altsyncram1.address_b[0]
address_a[1] => altsyncram_d7r1:altsyncram1.address_b[1]
address_a[2] => altsyncram_d7r1:altsyncram1.address_b[2]
address_a[3] => altsyncram_d7r1:altsyncram1.address_b[3]
address_a[4] => altsyncram_d7r1:altsyncram1.address_b[4]
address_a[5] => altsyncram_d7r1:altsyncram1.address_b[5]
address_a[6] => altsyncram_d7r1:altsyncram1.address_b[6]
address_a[7] => altsyncram_d7r1:altsyncram1.address_b[7]
address_a[8] => altsyncram_d7r1:altsyncram1.address_b[8]
address_a[9] => altsyncram_d7r1:altsyncram1.address_b[9]
address_a[10] => altsyncram_d7r1:altsyncram1.address_b[10]
address_a[11] => altsyncram_d7r1:altsyncram1.address_b[11]
address_a[12] => altsyncram_d7r1:altsyncram1.address_b[12]
address_a[13] => altsyncram_d7r1:altsyncram1.address_b[13]
address_a[14] => altsyncram_d7r1:altsyncram1.address_b[14]
address_a[15] => altsyncram_d7r1:altsyncram1.address_b[15]
address_a[16] => altsyncram_d7r1:altsyncram1.address_b[16]
address_b[0] => altsyncram_d7r1:altsyncram1.address_a[0]
address_b[1] => altsyncram_d7r1:altsyncram1.address_a[1]
address_b[2] => altsyncram_d7r1:altsyncram1.address_a[2]
address_b[3] => altsyncram_d7r1:altsyncram1.address_a[3]
address_b[4] => altsyncram_d7r1:altsyncram1.address_a[4]
address_b[5] => altsyncram_d7r1:altsyncram1.address_a[5]
address_b[6] => altsyncram_d7r1:altsyncram1.address_a[6]
address_b[7] => altsyncram_d7r1:altsyncram1.address_a[7]
address_b[8] => altsyncram_d7r1:altsyncram1.address_a[8]
address_b[9] => altsyncram_d7r1:altsyncram1.address_a[9]
address_b[10] => altsyncram_d7r1:altsyncram1.address_a[10]
address_b[11] => altsyncram_d7r1:altsyncram1.address_a[11]
address_b[12] => altsyncram_d7r1:altsyncram1.address_a[12]
address_b[13] => altsyncram_d7r1:altsyncram1.address_a[13]
address_b[14] => altsyncram_d7r1:altsyncram1.address_a[14]
address_b[15] => altsyncram_d7r1:altsyncram1.address_a[15]
address_b[16] => altsyncram_d7r1:altsyncram1.address_a[16]
clock0 => altsyncram_d7r1:altsyncram1.clock1
clock1 => altsyncram_d7r1:altsyncram1.clock0
data_a[0] => altsyncram_d7r1:altsyncram1.data_b[0]
data_a[1] => altsyncram_d7r1:altsyncram1.data_b[1]
data_a[2] => altsyncram_d7r1:altsyncram1.data_b[2]
wren_a => altsyncram_d7r1:altsyncram1.clocken1
wren_a => altsyncram_d7r1:altsyncram1.wren_b


|lab5|LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[0] => ram_block2a32.PORTAADDR
address_a[0] => ram_block2a33.PORTAADDR
address_a[0] => ram_block2a34.PORTAADDR
address_a[0] => ram_block2a35.PORTAADDR
address_a[0] => ram_block2a36.PORTAADDR
address_a[0] => ram_block2a37.PORTAADDR
address_a[0] => ram_block2a38.PORTAADDR
address_a[0] => ram_block2a39.PORTAADDR
address_a[0] => ram_block2a40.PORTAADDR
address_a[0] => ram_block2a41.PORTAADDR
address_a[0] => ram_block2a42.PORTAADDR
address_a[0] => ram_block2a43.PORTAADDR
address_a[0] => ram_block2a44.PORTAADDR
address_a[0] => ram_block2a45.PORTAADDR
address_a[0] => ram_block2a46.PORTAADDR
address_a[0] => ram_block2a47.PORTAADDR
address_a[0] => ram_block2a48.PORTAADDR
address_a[0] => ram_block2a49.PORTAADDR
address_a[0] => ram_block2a50.PORTAADDR
address_a[0] => ram_block2a51.PORTAADDR
address_a[0] => ram_block2a52.PORTAADDR
address_a[0] => ram_block2a53.PORTAADDR
address_a[0] => ram_block2a54.PORTAADDR
address_a[0] => ram_block2a55.PORTAADDR
address_a[0] => ram_block2a56.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[1] => ram_block2a32.PORTAADDR1
address_a[1] => ram_block2a33.PORTAADDR1
address_a[1] => ram_block2a34.PORTAADDR1
address_a[1] => ram_block2a35.PORTAADDR1
address_a[1] => ram_block2a36.PORTAADDR1
address_a[1] => ram_block2a37.PORTAADDR1
address_a[1] => ram_block2a38.PORTAADDR1
address_a[1] => ram_block2a39.PORTAADDR1
address_a[1] => ram_block2a40.PORTAADDR1
address_a[1] => ram_block2a41.PORTAADDR1
address_a[1] => ram_block2a42.PORTAADDR1
address_a[1] => ram_block2a43.PORTAADDR1
address_a[1] => ram_block2a44.PORTAADDR1
address_a[1] => ram_block2a45.PORTAADDR1
address_a[1] => ram_block2a46.PORTAADDR1
address_a[1] => ram_block2a47.PORTAADDR1
address_a[1] => ram_block2a48.PORTAADDR1
address_a[1] => ram_block2a49.PORTAADDR1
address_a[1] => ram_block2a50.PORTAADDR1
address_a[1] => ram_block2a51.PORTAADDR1
address_a[1] => ram_block2a52.PORTAADDR1
address_a[1] => ram_block2a53.PORTAADDR1
address_a[1] => ram_block2a54.PORTAADDR1
address_a[1] => ram_block2a55.PORTAADDR1
address_a[1] => ram_block2a56.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[2] => ram_block2a32.PORTAADDR2
address_a[2] => ram_block2a33.PORTAADDR2
address_a[2] => ram_block2a34.PORTAADDR2
address_a[2] => ram_block2a35.PORTAADDR2
address_a[2] => ram_block2a36.PORTAADDR2
address_a[2] => ram_block2a37.PORTAADDR2
address_a[2] => ram_block2a38.PORTAADDR2
address_a[2] => ram_block2a39.PORTAADDR2
address_a[2] => ram_block2a40.PORTAADDR2
address_a[2] => ram_block2a41.PORTAADDR2
address_a[2] => ram_block2a42.PORTAADDR2
address_a[2] => ram_block2a43.PORTAADDR2
address_a[2] => ram_block2a44.PORTAADDR2
address_a[2] => ram_block2a45.PORTAADDR2
address_a[2] => ram_block2a46.PORTAADDR2
address_a[2] => ram_block2a47.PORTAADDR2
address_a[2] => ram_block2a48.PORTAADDR2
address_a[2] => ram_block2a49.PORTAADDR2
address_a[2] => ram_block2a50.PORTAADDR2
address_a[2] => ram_block2a51.PORTAADDR2
address_a[2] => ram_block2a52.PORTAADDR2
address_a[2] => ram_block2a53.PORTAADDR2
address_a[2] => ram_block2a54.PORTAADDR2
address_a[2] => ram_block2a55.PORTAADDR2
address_a[2] => ram_block2a56.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[3] => ram_block2a32.PORTAADDR3
address_a[3] => ram_block2a33.PORTAADDR3
address_a[3] => ram_block2a34.PORTAADDR3
address_a[3] => ram_block2a35.PORTAADDR3
address_a[3] => ram_block2a36.PORTAADDR3
address_a[3] => ram_block2a37.PORTAADDR3
address_a[3] => ram_block2a38.PORTAADDR3
address_a[3] => ram_block2a39.PORTAADDR3
address_a[3] => ram_block2a40.PORTAADDR3
address_a[3] => ram_block2a41.PORTAADDR3
address_a[3] => ram_block2a42.PORTAADDR3
address_a[3] => ram_block2a43.PORTAADDR3
address_a[3] => ram_block2a44.PORTAADDR3
address_a[3] => ram_block2a45.PORTAADDR3
address_a[3] => ram_block2a46.PORTAADDR3
address_a[3] => ram_block2a47.PORTAADDR3
address_a[3] => ram_block2a48.PORTAADDR3
address_a[3] => ram_block2a49.PORTAADDR3
address_a[3] => ram_block2a50.PORTAADDR3
address_a[3] => ram_block2a51.PORTAADDR3
address_a[3] => ram_block2a52.PORTAADDR3
address_a[3] => ram_block2a53.PORTAADDR3
address_a[3] => ram_block2a54.PORTAADDR3
address_a[3] => ram_block2a55.PORTAADDR3
address_a[3] => ram_block2a56.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[4] => ram_block2a32.PORTAADDR4
address_a[4] => ram_block2a33.PORTAADDR4
address_a[4] => ram_block2a34.PORTAADDR4
address_a[4] => ram_block2a35.PORTAADDR4
address_a[4] => ram_block2a36.PORTAADDR4
address_a[4] => ram_block2a37.PORTAADDR4
address_a[4] => ram_block2a38.PORTAADDR4
address_a[4] => ram_block2a39.PORTAADDR4
address_a[4] => ram_block2a40.PORTAADDR4
address_a[4] => ram_block2a41.PORTAADDR4
address_a[4] => ram_block2a42.PORTAADDR4
address_a[4] => ram_block2a43.PORTAADDR4
address_a[4] => ram_block2a44.PORTAADDR4
address_a[4] => ram_block2a45.PORTAADDR4
address_a[4] => ram_block2a46.PORTAADDR4
address_a[4] => ram_block2a47.PORTAADDR4
address_a[4] => ram_block2a48.PORTAADDR4
address_a[4] => ram_block2a49.PORTAADDR4
address_a[4] => ram_block2a50.PORTAADDR4
address_a[4] => ram_block2a51.PORTAADDR4
address_a[4] => ram_block2a52.PORTAADDR4
address_a[4] => ram_block2a53.PORTAADDR4
address_a[4] => ram_block2a54.PORTAADDR4
address_a[4] => ram_block2a55.PORTAADDR4
address_a[4] => ram_block2a56.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[5] => ram_block2a32.PORTAADDR5
address_a[5] => ram_block2a33.PORTAADDR5
address_a[5] => ram_block2a34.PORTAADDR5
address_a[5] => ram_block2a35.PORTAADDR5
address_a[5] => ram_block2a36.PORTAADDR5
address_a[5] => ram_block2a37.PORTAADDR5
address_a[5] => ram_block2a38.PORTAADDR5
address_a[5] => ram_block2a39.PORTAADDR5
address_a[5] => ram_block2a40.PORTAADDR5
address_a[5] => ram_block2a41.PORTAADDR5
address_a[5] => ram_block2a42.PORTAADDR5
address_a[5] => ram_block2a43.PORTAADDR5
address_a[5] => ram_block2a44.PORTAADDR5
address_a[5] => ram_block2a45.PORTAADDR5
address_a[5] => ram_block2a46.PORTAADDR5
address_a[5] => ram_block2a47.PORTAADDR5
address_a[5] => ram_block2a48.PORTAADDR5
address_a[5] => ram_block2a49.PORTAADDR5
address_a[5] => ram_block2a50.PORTAADDR5
address_a[5] => ram_block2a51.PORTAADDR5
address_a[5] => ram_block2a52.PORTAADDR5
address_a[5] => ram_block2a53.PORTAADDR5
address_a[5] => ram_block2a54.PORTAADDR5
address_a[5] => ram_block2a55.PORTAADDR5
address_a[5] => ram_block2a56.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_a[6] => ram_block2a32.PORTAADDR6
address_a[6] => ram_block2a33.PORTAADDR6
address_a[6] => ram_block2a34.PORTAADDR6
address_a[6] => ram_block2a35.PORTAADDR6
address_a[6] => ram_block2a36.PORTAADDR6
address_a[6] => ram_block2a37.PORTAADDR6
address_a[6] => ram_block2a38.PORTAADDR6
address_a[6] => ram_block2a39.PORTAADDR6
address_a[6] => ram_block2a40.PORTAADDR6
address_a[6] => ram_block2a41.PORTAADDR6
address_a[6] => ram_block2a42.PORTAADDR6
address_a[6] => ram_block2a43.PORTAADDR6
address_a[6] => ram_block2a44.PORTAADDR6
address_a[6] => ram_block2a45.PORTAADDR6
address_a[6] => ram_block2a46.PORTAADDR6
address_a[6] => ram_block2a47.PORTAADDR6
address_a[6] => ram_block2a48.PORTAADDR6
address_a[6] => ram_block2a49.PORTAADDR6
address_a[6] => ram_block2a50.PORTAADDR6
address_a[6] => ram_block2a51.PORTAADDR6
address_a[6] => ram_block2a52.PORTAADDR6
address_a[6] => ram_block2a53.PORTAADDR6
address_a[6] => ram_block2a54.PORTAADDR6
address_a[6] => ram_block2a55.PORTAADDR6
address_a[6] => ram_block2a56.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[7] => ram_block2a24.PORTAADDR7
address_a[7] => ram_block2a25.PORTAADDR7
address_a[7] => ram_block2a26.PORTAADDR7
address_a[7] => ram_block2a27.PORTAADDR7
address_a[7] => ram_block2a28.PORTAADDR7
address_a[7] => ram_block2a29.PORTAADDR7
address_a[7] => ram_block2a30.PORTAADDR7
address_a[7] => ram_block2a31.PORTAADDR7
address_a[7] => ram_block2a32.PORTAADDR7
address_a[7] => ram_block2a33.PORTAADDR7
address_a[7] => ram_block2a34.PORTAADDR7
address_a[7] => ram_block2a35.PORTAADDR7
address_a[7] => ram_block2a36.PORTAADDR7
address_a[7] => ram_block2a37.PORTAADDR7
address_a[7] => ram_block2a38.PORTAADDR7
address_a[7] => ram_block2a39.PORTAADDR7
address_a[7] => ram_block2a40.PORTAADDR7
address_a[7] => ram_block2a41.PORTAADDR7
address_a[7] => ram_block2a42.PORTAADDR7
address_a[7] => ram_block2a43.PORTAADDR7
address_a[7] => ram_block2a44.PORTAADDR7
address_a[7] => ram_block2a45.PORTAADDR7
address_a[7] => ram_block2a46.PORTAADDR7
address_a[7] => ram_block2a47.PORTAADDR7
address_a[7] => ram_block2a48.PORTAADDR7
address_a[7] => ram_block2a49.PORTAADDR7
address_a[7] => ram_block2a50.PORTAADDR7
address_a[7] => ram_block2a51.PORTAADDR7
address_a[7] => ram_block2a52.PORTAADDR7
address_a[7] => ram_block2a53.PORTAADDR7
address_a[7] => ram_block2a54.PORTAADDR7
address_a[7] => ram_block2a55.PORTAADDR7
address_a[7] => ram_block2a56.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[8] => ram_block2a24.PORTAADDR8
address_a[8] => ram_block2a25.PORTAADDR8
address_a[8] => ram_block2a26.PORTAADDR8
address_a[8] => ram_block2a27.PORTAADDR8
address_a[8] => ram_block2a28.PORTAADDR8
address_a[8] => ram_block2a29.PORTAADDR8
address_a[8] => ram_block2a30.PORTAADDR8
address_a[8] => ram_block2a31.PORTAADDR8
address_a[8] => ram_block2a32.PORTAADDR8
address_a[8] => ram_block2a33.PORTAADDR8
address_a[8] => ram_block2a34.PORTAADDR8
address_a[8] => ram_block2a35.PORTAADDR8
address_a[8] => ram_block2a36.PORTAADDR8
address_a[8] => ram_block2a37.PORTAADDR8
address_a[8] => ram_block2a38.PORTAADDR8
address_a[8] => ram_block2a39.PORTAADDR8
address_a[8] => ram_block2a40.PORTAADDR8
address_a[8] => ram_block2a41.PORTAADDR8
address_a[8] => ram_block2a42.PORTAADDR8
address_a[8] => ram_block2a43.PORTAADDR8
address_a[8] => ram_block2a44.PORTAADDR8
address_a[8] => ram_block2a45.PORTAADDR8
address_a[8] => ram_block2a46.PORTAADDR8
address_a[8] => ram_block2a47.PORTAADDR8
address_a[8] => ram_block2a48.PORTAADDR8
address_a[8] => ram_block2a49.PORTAADDR8
address_a[8] => ram_block2a50.PORTAADDR8
address_a[8] => ram_block2a51.PORTAADDR8
address_a[8] => ram_block2a52.PORTAADDR8
address_a[8] => ram_block2a53.PORTAADDR8
address_a[8] => ram_block2a54.PORTAADDR8
address_a[8] => ram_block2a55.PORTAADDR8
address_a[8] => ram_block2a56.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_a[9] => ram_block2a16.PORTAADDR9
address_a[9] => ram_block2a17.PORTAADDR9
address_a[9] => ram_block2a18.PORTAADDR9
address_a[9] => ram_block2a19.PORTAADDR9
address_a[9] => ram_block2a20.PORTAADDR9
address_a[9] => ram_block2a21.PORTAADDR9
address_a[9] => ram_block2a22.PORTAADDR9
address_a[9] => ram_block2a23.PORTAADDR9
address_a[9] => ram_block2a24.PORTAADDR9
address_a[9] => ram_block2a25.PORTAADDR9
address_a[9] => ram_block2a26.PORTAADDR9
address_a[9] => ram_block2a27.PORTAADDR9
address_a[9] => ram_block2a28.PORTAADDR9
address_a[9] => ram_block2a29.PORTAADDR9
address_a[9] => ram_block2a30.PORTAADDR9
address_a[9] => ram_block2a31.PORTAADDR9
address_a[9] => ram_block2a32.PORTAADDR9
address_a[9] => ram_block2a33.PORTAADDR9
address_a[9] => ram_block2a34.PORTAADDR9
address_a[9] => ram_block2a35.PORTAADDR9
address_a[9] => ram_block2a36.PORTAADDR9
address_a[9] => ram_block2a37.PORTAADDR9
address_a[9] => ram_block2a38.PORTAADDR9
address_a[9] => ram_block2a39.PORTAADDR9
address_a[9] => ram_block2a40.PORTAADDR9
address_a[9] => ram_block2a41.PORTAADDR9
address_a[9] => ram_block2a42.PORTAADDR9
address_a[9] => ram_block2a43.PORTAADDR9
address_a[9] => ram_block2a44.PORTAADDR9
address_a[9] => ram_block2a45.PORTAADDR9
address_a[9] => ram_block2a46.PORTAADDR9
address_a[9] => ram_block2a47.PORTAADDR9
address_a[9] => ram_block2a48.PORTAADDR9
address_a[9] => ram_block2a49.PORTAADDR9
address_a[9] => ram_block2a50.PORTAADDR9
address_a[9] => ram_block2a51.PORTAADDR9
address_a[9] => ram_block2a52.PORTAADDR9
address_a[9] => ram_block2a53.PORTAADDR9
address_a[9] => ram_block2a54.PORTAADDR9
address_a[9] => ram_block2a55.PORTAADDR9
address_a[9] => ram_block2a56.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[10] => ram_block2a8.PORTAADDR10
address_a[10] => ram_block2a9.PORTAADDR10
address_a[10] => ram_block2a10.PORTAADDR10
address_a[10] => ram_block2a11.PORTAADDR10
address_a[10] => ram_block2a12.PORTAADDR10
address_a[10] => ram_block2a13.PORTAADDR10
address_a[10] => ram_block2a14.PORTAADDR10
address_a[10] => ram_block2a15.PORTAADDR10
address_a[10] => ram_block2a16.PORTAADDR10
address_a[10] => ram_block2a17.PORTAADDR10
address_a[10] => ram_block2a18.PORTAADDR10
address_a[10] => ram_block2a19.PORTAADDR10
address_a[10] => ram_block2a20.PORTAADDR10
address_a[10] => ram_block2a21.PORTAADDR10
address_a[10] => ram_block2a22.PORTAADDR10
address_a[10] => ram_block2a23.PORTAADDR10
address_a[10] => ram_block2a24.PORTAADDR10
address_a[10] => ram_block2a25.PORTAADDR10
address_a[10] => ram_block2a26.PORTAADDR10
address_a[10] => ram_block2a27.PORTAADDR10
address_a[10] => ram_block2a28.PORTAADDR10
address_a[10] => ram_block2a29.PORTAADDR10
address_a[10] => ram_block2a30.PORTAADDR10
address_a[10] => ram_block2a31.PORTAADDR10
address_a[10] => ram_block2a32.PORTAADDR10
address_a[10] => ram_block2a33.PORTAADDR10
address_a[10] => ram_block2a34.PORTAADDR10
address_a[10] => ram_block2a35.PORTAADDR10
address_a[10] => ram_block2a36.PORTAADDR10
address_a[10] => ram_block2a37.PORTAADDR10
address_a[10] => ram_block2a38.PORTAADDR10
address_a[10] => ram_block2a39.PORTAADDR10
address_a[10] => ram_block2a40.PORTAADDR10
address_a[10] => ram_block2a41.PORTAADDR10
address_a[10] => ram_block2a42.PORTAADDR10
address_a[10] => ram_block2a43.PORTAADDR10
address_a[10] => ram_block2a44.PORTAADDR10
address_a[10] => ram_block2a45.PORTAADDR10
address_a[10] => ram_block2a46.PORTAADDR10
address_a[10] => ram_block2a47.PORTAADDR10
address_a[10] => ram_block2a48.PORTAADDR10
address_a[10] => ram_block2a49.PORTAADDR10
address_a[10] => ram_block2a50.PORTAADDR10
address_a[10] => ram_block2a51.PORTAADDR10
address_a[10] => ram_block2a52.PORTAADDR10
address_a[10] => ram_block2a53.PORTAADDR10
address_a[10] => ram_block2a54.PORTAADDR10
address_a[10] => ram_block2a55.PORTAADDR10
address_a[10] => ram_block2a56.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_a[11] => ram_block2a1.PORTAADDR11
address_a[11] => ram_block2a2.PORTAADDR11
address_a[11] => ram_block2a3.PORTAADDR11
address_a[11] => ram_block2a4.PORTAADDR11
address_a[11] => ram_block2a5.PORTAADDR11
address_a[11] => ram_block2a6.PORTAADDR11
address_a[11] => ram_block2a7.PORTAADDR11
address_a[11] => ram_block2a8.PORTAADDR11
address_a[11] => ram_block2a9.PORTAADDR11
address_a[11] => ram_block2a10.PORTAADDR11
address_a[11] => ram_block2a11.PORTAADDR11
address_a[11] => ram_block2a12.PORTAADDR11
address_a[11] => ram_block2a13.PORTAADDR11
address_a[11] => ram_block2a14.PORTAADDR11
address_a[11] => ram_block2a15.PORTAADDR11
address_a[11] => ram_block2a16.PORTAADDR11
address_a[11] => ram_block2a17.PORTAADDR11
address_a[11] => ram_block2a18.PORTAADDR11
address_a[11] => ram_block2a19.PORTAADDR11
address_a[11] => ram_block2a20.PORTAADDR11
address_a[11] => ram_block2a21.PORTAADDR11
address_a[11] => ram_block2a22.PORTAADDR11
address_a[11] => ram_block2a23.PORTAADDR11
address_a[11] => ram_block2a24.PORTAADDR11
address_a[11] => ram_block2a25.PORTAADDR11
address_a[11] => ram_block2a26.PORTAADDR11
address_a[11] => ram_block2a27.PORTAADDR11
address_a[11] => ram_block2a28.PORTAADDR11
address_a[11] => ram_block2a29.PORTAADDR11
address_a[11] => ram_block2a30.PORTAADDR11
address_a[11] => ram_block2a31.PORTAADDR11
address_a[11] => ram_block2a32.PORTAADDR11
address_a[11] => ram_block2a33.PORTAADDR11
address_a[11] => ram_block2a34.PORTAADDR11
address_a[11] => ram_block2a35.PORTAADDR11
address_a[11] => ram_block2a36.PORTAADDR11
address_a[11] => ram_block2a37.PORTAADDR11
address_a[11] => ram_block2a38.PORTAADDR11
address_a[11] => ram_block2a39.PORTAADDR11
address_a[11] => ram_block2a40.PORTAADDR11
address_a[11] => ram_block2a41.PORTAADDR11
address_a[11] => ram_block2a42.PORTAADDR11
address_a[11] => ram_block2a43.PORTAADDR11
address_a[11] => ram_block2a44.PORTAADDR11
address_a[11] => ram_block2a45.PORTAADDR11
address_a[11] => ram_block2a46.PORTAADDR11
address_a[11] => ram_block2a47.PORTAADDR11
address_a[11] => ram_block2a48.PORTAADDR11
address_a[11] => ram_block2a49.PORTAADDR11
address_a[11] => ram_block2a50.PORTAADDR11
address_a[11] => ram_block2a51.PORTAADDR11
address_a[11] => ram_block2a52.PORTAADDR11
address_a[11] => ram_block2a53.PORTAADDR11
address_a[11] => ram_block2a54.PORTAADDR11
address_a[11] => ram_block2a55.PORTAADDR11
address_a[11] => ram_block2a56.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_tpa:decode3.data[0]
address_a[12] => decode_tpa:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_tpa:decode3.data[1]
address_a[13] => decode_tpa:decode_a.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_tpa:decode3.data[2]
address_a[14] => decode_tpa:decode_a.data[2]
address_a[15] => address_reg_a[3].DATAIN
address_a[15] => decode_tpa:decode3.data[3]
address_a[15] => decode_tpa:decode_a.data[3]
address_a[16] => address_reg_a[4].DATAIN
address_a[16] => decode_tpa:decode3.data[4]
address_a[16] => decode_tpa:decode_a.data[4]
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[0] => ram_block2a32.PORTBADDR
address_b[0] => ram_block2a33.PORTBADDR
address_b[0] => ram_block2a34.PORTBADDR
address_b[0] => ram_block2a35.PORTBADDR
address_b[0] => ram_block2a36.PORTBADDR
address_b[0] => ram_block2a37.PORTBADDR
address_b[0] => ram_block2a38.PORTBADDR
address_b[0] => ram_block2a39.PORTBADDR
address_b[0] => ram_block2a40.PORTBADDR
address_b[0] => ram_block2a41.PORTBADDR
address_b[0] => ram_block2a42.PORTBADDR
address_b[0] => ram_block2a43.PORTBADDR
address_b[0] => ram_block2a44.PORTBADDR
address_b[0] => ram_block2a45.PORTBADDR
address_b[0] => ram_block2a46.PORTBADDR
address_b[0] => ram_block2a47.PORTBADDR
address_b[0] => ram_block2a48.PORTBADDR
address_b[0] => ram_block2a49.PORTBADDR
address_b[0] => ram_block2a50.PORTBADDR
address_b[0] => ram_block2a51.PORTBADDR
address_b[0] => ram_block2a52.PORTBADDR
address_b[0] => ram_block2a53.PORTBADDR
address_b[0] => ram_block2a54.PORTBADDR
address_b[0] => ram_block2a55.PORTBADDR
address_b[0] => ram_block2a56.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[1] => ram_block2a32.PORTBADDR1
address_b[1] => ram_block2a33.PORTBADDR1
address_b[1] => ram_block2a34.PORTBADDR1
address_b[1] => ram_block2a35.PORTBADDR1
address_b[1] => ram_block2a36.PORTBADDR1
address_b[1] => ram_block2a37.PORTBADDR1
address_b[1] => ram_block2a38.PORTBADDR1
address_b[1] => ram_block2a39.PORTBADDR1
address_b[1] => ram_block2a40.PORTBADDR1
address_b[1] => ram_block2a41.PORTBADDR1
address_b[1] => ram_block2a42.PORTBADDR1
address_b[1] => ram_block2a43.PORTBADDR1
address_b[1] => ram_block2a44.PORTBADDR1
address_b[1] => ram_block2a45.PORTBADDR1
address_b[1] => ram_block2a46.PORTBADDR1
address_b[1] => ram_block2a47.PORTBADDR1
address_b[1] => ram_block2a48.PORTBADDR1
address_b[1] => ram_block2a49.PORTBADDR1
address_b[1] => ram_block2a50.PORTBADDR1
address_b[1] => ram_block2a51.PORTBADDR1
address_b[1] => ram_block2a52.PORTBADDR1
address_b[1] => ram_block2a53.PORTBADDR1
address_b[1] => ram_block2a54.PORTBADDR1
address_b[1] => ram_block2a55.PORTBADDR1
address_b[1] => ram_block2a56.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[2] => ram_block2a32.PORTBADDR2
address_b[2] => ram_block2a33.PORTBADDR2
address_b[2] => ram_block2a34.PORTBADDR2
address_b[2] => ram_block2a35.PORTBADDR2
address_b[2] => ram_block2a36.PORTBADDR2
address_b[2] => ram_block2a37.PORTBADDR2
address_b[2] => ram_block2a38.PORTBADDR2
address_b[2] => ram_block2a39.PORTBADDR2
address_b[2] => ram_block2a40.PORTBADDR2
address_b[2] => ram_block2a41.PORTBADDR2
address_b[2] => ram_block2a42.PORTBADDR2
address_b[2] => ram_block2a43.PORTBADDR2
address_b[2] => ram_block2a44.PORTBADDR2
address_b[2] => ram_block2a45.PORTBADDR2
address_b[2] => ram_block2a46.PORTBADDR2
address_b[2] => ram_block2a47.PORTBADDR2
address_b[2] => ram_block2a48.PORTBADDR2
address_b[2] => ram_block2a49.PORTBADDR2
address_b[2] => ram_block2a50.PORTBADDR2
address_b[2] => ram_block2a51.PORTBADDR2
address_b[2] => ram_block2a52.PORTBADDR2
address_b[2] => ram_block2a53.PORTBADDR2
address_b[2] => ram_block2a54.PORTBADDR2
address_b[2] => ram_block2a55.PORTBADDR2
address_b[2] => ram_block2a56.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[3] => ram_block2a32.PORTBADDR3
address_b[3] => ram_block2a33.PORTBADDR3
address_b[3] => ram_block2a34.PORTBADDR3
address_b[3] => ram_block2a35.PORTBADDR3
address_b[3] => ram_block2a36.PORTBADDR3
address_b[3] => ram_block2a37.PORTBADDR3
address_b[3] => ram_block2a38.PORTBADDR3
address_b[3] => ram_block2a39.PORTBADDR3
address_b[3] => ram_block2a40.PORTBADDR3
address_b[3] => ram_block2a41.PORTBADDR3
address_b[3] => ram_block2a42.PORTBADDR3
address_b[3] => ram_block2a43.PORTBADDR3
address_b[3] => ram_block2a44.PORTBADDR3
address_b[3] => ram_block2a45.PORTBADDR3
address_b[3] => ram_block2a46.PORTBADDR3
address_b[3] => ram_block2a47.PORTBADDR3
address_b[3] => ram_block2a48.PORTBADDR3
address_b[3] => ram_block2a49.PORTBADDR3
address_b[3] => ram_block2a50.PORTBADDR3
address_b[3] => ram_block2a51.PORTBADDR3
address_b[3] => ram_block2a52.PORTBADDR3
address_b[3] => ram_block2a53.PORTBADDR3
address_b[3] => ram_block2a54.PORTBADDR3
address_b[3] => ram_block2a55.PORTBADDR3
address_b[3] => ram_block2a56.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[4] => ram_block2a32.PORTBADDR4
address_b[4] => ram_block2a33.PORTBADDR4
address_b[4] => ram_block2a34.PORTBADDR4
address_b[4] => ram_block2a35.PORTBADDR4
address_b[4] => ram_block2a36.PORTBADDR4
address_b[4] => ram_block2a37.PORTBADDR4
address_b[4] => ram_block2a38.PORTBADDR4
address_b[4] => ram_block2a39.PORTBADDR4
address_b[4] => ram_block2a40.PORTBADDR4
address_b[4] => ram_block2a41.PORTBADDR4
address_b[4] => ram_block2a42.PORTBADDR4
address_b[4] => ram_block2a43.PORTBADDR4
address_b[4] => ram_block2a44.PORTBADDR4
address_b[4] => ram_block2a45.PORTBADDR4
address_b[4] => ram_block2a46.PORTBADDR4
address_b[4] => ram_block2a47.PORTBADDR4
address_b[4] => ram_block2a48.PORTBADDR4
address_b[4] => ram_block2a49.PORTBADDR4
address_b[4] => ram_block2a50.PORTBADDR4
address_b[4] => ram_block2a51.PORTBADDR4
address_b[4] => ram_block2a52.PORTBADDR4
address_b[4] => ram_block2a53.PORTBADDR4
address_b[4] => ram_block2a54.PORTBADDR4
address_b[4] => ram_block2a55.PORTBADDR4
address_b[4] => ram_block2a56.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[5] => ram_block2a32.PORTBADDR5
address_b[5] => ram_block2a33.PORTBADDR5
address_b[5] => ram_block2a34.PORTBADDR5
address_b[5] => ram_block2a35.PORTBADDR5
address_b[5] => ram_block2a36.PORTBADDR5
address_b[5] => ram_block2a37.PORTBADDR5
address_b[5] => ram_block2a38.PORTBADDR5
address_b[5] => ram_block2a39.PORTBADDR5
address_b[5] => ram_block2a40.PORTBADDR5
address_b[5] => ram_block2a41.PORTBADDR5
address_b[5] => ram_block2a42.PORTBADDR5
address_b[5] => ram_block2a43.PORTBADDR5
address_b[5] => ram_block2a44.PORTBADDR5
address_b[5] => ram_block2a45.PORTBADDR5
address_b[5] => ram_block2a46.PORTBADDR5
address_b[5] => ram_block2a47.PORTBADDR5
address_b[5] => ram_block2a48.PORTBADDR5
address_b[5] => ram_block2a49.PORTBADDR5
address_b[5] => ram_block2a50.PORTBADDR5
address_b[5] => ram_block2a51.PORTBADDR5
address_b[5] => ram_block2a52.PORTBADDR5
address_b[5] => ram_block2a53.PORTBADDR5
address_b[5] => ram_block2a54.PORTBADDR5
address_b[5] => ram_block2a55.PORTBADDR5
address_b[5] => ram_block2a56.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
address_b[6] => ram_block2a32.PORTBADDR6
address_b[6] => ram_block2a33.PORTBADDR6
address_b[6] => ram_block2a34.PORTBADDR6
address_b[6] => ram_block2a35.PORTBADDR6
address_b[6] => ram_block2a36.PORTBADDR6
address_b[6] => ram_block2a37.PORTBADDR6
address_b[6] => ram_block2a38.PORTBADDR6
address_b[6] => ram_block2a39.PORTBADDR6
address_b[6] => ram_block2a40.PORTBADDR6
address_b[6] => ram_block2a41.PORTBADDR6
address_b[6] => ram_block2a42.PORTBADDR6
address_b[6] => ram_block2a43.PORTBADDR6
address_b[6] => ram_block2a44.PORTBADDR6
address_b[6] => ram_block2a45.PORTBADDR6
address_b[6] => ram_block2a46.PORTBADDR6
address_b[6] => ram_block2a47.PORTBADDR6
address_b[6] => ram_block2a48.PORTBADDR6
address_b[6] => ram_block2a49.PORTBADDR6
address_b[6] => ram_block2a50.PORTBADDR6
address_b[6] => ram_block2a51.PORTBADDR6
address_b[6] => ram_block2a52.PORTBADDR6
address_b[6] => ram_block2a53.PORTBADDR6
address_b[6] => ram_block2a54.PORTBADDR6
address_b[6] => ram_block2a55.PORTBADDR6
address_b[6] => ram_block2a56.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[7] => ram_block2a24.PORTBADDR7
address_b[7] => ram_block2a25.PORTBADDR7
address_b[7] => ram_block2a26.PORTBADDR7
address_b[7] => ram_block2a27.PORTBADDR7
address_b[7] => ram_block2a28.PORTBADDR7
address_b[7] => ram_block2a29.PORTBADDR7
address_b[7] => ram_block2a30.PORTBADDR7
address_b[7] => ram_block2a31.PORTBADDR7
address_b[7] => ram_block2a32.PORTBADDR7
address_b[7] => ram_block2a33.PORTBADDR7
address_b[7] => ram_block2a34.PORTBADDR7
address_b[7] => ram_block2a35.PORTBADDR7
address_b[7] => ram_block2a36.PORTBADDR7
address_b[7] => ram_block2a37.PORTBADDR7
address_b[7] => ram_block2a38.PORTBADDR7
address_b[7] => ram_block2a39.PORTBADDR7
address_b[7] => ram_block2a40.PORTBADDR7
address_b[7] => ram_block2a41.PORTBADDR7
address_b[7] => ram_block2a42.PORTBADDR7
address_b[7] => ram_block2a43.PORTBADDR7
address_b[7] => ram_block2a44.PORTBADDR7
address_b[7] => ram_block2a45.PORTBADDR7
address_b[7] => ram_block2a46.PORTBADDR7
address_b[7] => ram_block2a47.PORTBADDR7
address_b[7] => ram_block2a48.PORTBADDR7
address_b[7] => ram_block2a49.PORTBADDR7
address_b[7] => ram_block2a50.PORTBADDR7
address_b[7] => ram_block2a51.PORTBADDR7
address_b[7] => ram_block2a52.PORTBADDR7
address_b[7] => ram_block2a53.PORTBADDR7
address_b[7] => ram_block2a54.PORTBADDR7
address_b[7] => ram_block2a55.PORTBADDR7
address_b[7] => ram_block2a56.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
address_b[8] => ram_block2a23.PORTBADDR8
address_b[8] => ram_block2a24.PORTBADDR8
address_b[8] => ram_block2a25.PORTBADDR8
address_b[8] => ram_block2a26.PORTBADDR8
address_b[8] => ram_block2a27.PORTBADDR8
address_b[8] => ram_block2a28.PORTBADDR8
address_b[8] => ram_block2a29.PORTBADDR8
address_b[8] => ram_block2a30.PORTBADDR8
address_b[8] => ram_block2a31.PORTBADDR8
address_b[8] => ram_block2a32.PORTBADDR8
address_b[8] => ram_block2a33.PORTBADDR8
address_b[8] => ram_block2a34.PORTBADDR8
address_b[8] => ram_block2a35.PORTBADDR8
address_b[8] => ram_block2a36.PORTBADDR8
address_b[8] => ram_block2a37.PORTBADDR8
address_b[8] => ram_block2a38.PORTBADDR8
address_b[8] => ram_block2a39.PORTBADDR8
address_b[8] => ram_block2a40.PORTBADDR8
address_b[8] => ram_block2a41.PORTBADDR8
address_b[8] => ram_block2a42.PORTBADDR8
address_b[8] => ram_block2a43.PORTBADDR8
address_b[8] => ram_block2a44.PORTBADDR8
address_b[8] => ram_block2a45.PORTBADDR8
address_b[8] => ram_block2a46.PORTBADDR8
address_b[8] => ram_block2a47.PORTBADDR8
address_b[8] => ram_block2a48.PORTBADDR8
address_b[8] => ram_block2a49.PORTBADDR8
address_b[8] => ram_block2a50.PORTBADDR8
address_b[8] => ram_block2a51.PORTBADDR8
address_b[8] => ram_block2a52.PORTBADDR8
address_b[8] => ram_block2a53.PORTBADDR8
address_b[8] => ram_block2a54.PORTBADDR8
address_b[8] => ram_block2a55.PORTBADDR8
address_b[8] => ram_block2a56.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
address_b[9] => ram_block2a16.PORTBADDR9
address_b[9] => ram_block2a17.PORTBADDR9
address_b[9] => ram_block2a18.PORTBADDR9
address_b[9] => ram_block2a19.PORTBADDR9
address_b[9] => ram_block2a20.PORTBADDR9
address_b[9] => ram_block2a21.PORTBADDR9
address_b[9] => ram_block2a22.PORTBADDR9
address_b[9] => ram_block2a23.PORTBADDR9
address_b[9] => ram_block2a24.PORTBADDR9
address_b[9] => ram_block2a25.PORTBADDR9
address_b[9] => ram_block2a26.PORTBADDR9
address_b[9] => ram_block2a27.PORTBADDR9
address_b[9] => ram_block2a28.PORTBADDR9
address_b[9] => ram_block2a29.PORTBADDR9
address_b[9] => ram_block2a30.PORTBADDR9
address_b[9] => ram_block2a31.PORTBADDR9
address_b[9] => ram_block2a32.PORTBADDR9
address_b[9] => ram_block2a33.PORTBADDR9
address_b[9] => ram_block2a34.PORTBADDR9
address_b[9] => ram_block2a35.PORTBADDR9
address_b[9] => ram_block2a36.PORTBADDR9
address_b[9] => ram_block2a37.PORTBADDR9
address_b[9] => ram_block2a38.PORTBADDR9
address_b[9] => ram_block2a39.PORTBADDR9
address_b[9] => ram_block2a40.PORTBADDR9
address_b[9] => ram_block2a41.PORTBADDR9
address_b[9] => ram_block2a42.PORTBADDR9
address_b[9] => ram_block2a43.PORTBADDR9
address_b[9] => ram_block2a44.PORTBADDR9
address_b[9] => ram_block2a45.PORTBADDR9
address_b[9] => ram_block2a46.PORTBADDR9
address_b[9] => ram_block2a47.PORTBADDR9
address_b[9] => ram_block2a48.PORTBADDR9
address_b[9] => ram_block2a49.PORTBADDR9
address_b[9] => ram_block2a50.PORTBADDR9
address_b[9] => ram_block2a51.PORTBADDR9
address_b[9] => ram_block2a52.PORTBADDR9
address_b[9] => ram_block2a53.PORTBADDR9
address_b[9] => ram_block2a54.PORTBADDR9
address_b[9] => ram_block2a55.PORTBADDR9
address_b[9] => ram_block2a56.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[10] => ram_block2a15.PORTBADDR10
address_b[10] => ram_block2a16.PORTBADDR10
address_b[10] => ram_block2a17.PORTBADDR10
address_b[10] => ram_block2a18.PORTBADDR10
address_b[10] => ram_block2a19.PORTBADDR10
address_b[10] => ram_block2a20.PORTBADDR10
address_b[10] => ram_block2a21.PORTBADDR10
address_b[10] => ram_block2a22.PORTBADDR10
address_b[10] => ram_block2a23.PORTBADDR10
address_b[10] => ram_block2a24.PORTBADDR10
address_b[10] => ram_block2a25.PORTBADDR10
address_b[10] => ram_block2a26.PORTBADDR10
address_b[10] => ram_block2a27.PORTBADDR10
address_b[10] => ram_block2a28.PORTBADDR10
address_b[10] => ram_block2a29.PORTBADDR10
address_b[10] => ram_block2a30.PORTBADDR10
address_b[10] => ram_block2a31.PORTBADDR10
address_b[10] => ram_block2a32.PORTBADDR10
address_b[10] => ram_block2a33.PORTBADDR10
address_b[10] => ram_block2a34.PORTBADDR10
address_b[10] => ram_block2a35.PORTBADDR10
address_b[10] => ram_block2a36.PORTBADDR10
address_b[10] => ram_block2a37.PORTBADDR10
address_b[10] => ram_block2a38.PORTBADDR10
address_b[10] => ram_block2a39.PORTBADDR10
address_b[10] => ram_block2a40.PORTBADDR10
address_b[10] => ram_block2a41.PORTBADDR10
address_b[10] => ram_block2a42.PORTBADDR10
address_b[10] => ram_block2a43.PORTBADDR10
address_b[10] => ram_block2a44.PORTBADDR10
address_b[10] => ram_block2a45.PORTBADDR10
address_b[10] => ram_block2a46.PORTBADDR10
address_b[10] => ram_block2a47.PORTBADDR10
address_b[10] => ram_block2a48.PORTBADDR10
address_b[10] => ram_block2a49.PORTBADDR10
address_b[10] => ram_block2a50.PORTBADDR10
address_b[10] => ram_block2a51.PORTBADDR10
address_b[10] => ram_block2a52.PORTBADDR10
address_b[10] => ram_block2a53.PORTBADDR10
address_b[10] => ram_block2a54.PORTBADDR10
address_b[10] => ram_block2a55.PORTBADDR10
address_b[10] => ram_block2a56.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[11] => ram_block2a15.PORTBADDR11
address_b[11] => ram_block2a16.PORTBADDR11
address_b[11] => ram_block2a17.PORTBADDR11
address_b[11] => ram_block2a18.PORTBADDR11
address_b[11] => ram_block2a19.PORTBADDR11
address_b[11] => ram_block2a20.PORTBADDR11
address_b[11] => ram_block2a21.PORTBADDR11
address_b[11] => ram_block2a22.PORTBADDR11
address_b[11] => ram_block2a23.PORTBADDR11
address_b[11] => ram_block2a24.PORTBADDR11
address_b[11] => ram_block2a25.PORTBADDR11
address_b[11] => ram_block2a26.PORTBADDR11
address_b[11] => ram_block2a27.PORTBADDR11
address_b[11] => ram_block2a28.PORTBADDR11
address_b[11] => ram_block2a29.PORTBADDR11
address_b[11] => ram_block2a30.PORTBADDR11
address_b[11] => ram_block2a31.PORTBADDR11
address_b[11] => ram_block2a32.PORTBADDR11
address_b[11] => ram_block2a33.PORTBADDR11
address_b[11] => ram_block2a34.PORTBADDR11
address_b[11] => ram_block2a35.PORTBADDR11
address_b[11] => ram_block2a36.PORTBADDR11
address_b[11] => ram_block2a37.PORTBADDR11
address_b[11] => ram_block2a38.PORTBADDR11
address_b[11] => ram_block2a39.PORTBADDR11
address_b[11] => ram_block2a40.PORTBADDR11
address_b[11] => ram_block2a41.PORTBADDR11
address_b[11] => ram_block2a42.PORTBADDR11
address_b[11] => ram_block2a43.PORTBADDR11
address_b[11] => ram_block2a44.PORTBADDR11
address_b[11] => ram_block2a45.PORTBADDR11
address_b[11] => ram_block2a46.PORTBADDR11
address_b[11] => ram_block2a47.PORTBADDR11
address_b[11] => ram_block2a48.PORTBADDR11
address_b[11] => ram_block2a49.PORTBADDR11
address_b[11] => ram_block2a50.PORTBADDR11
address_b[11] => ram_block2a51.PORTBADDR11
address_b[11] => ram_block2a52.PORTBADDR11
address_b[11] => ram_block2a53.PORTBADDR11
address_b[11] => ram_block2a54.PORTBADDR11
address_b[11] => ram_block2a55.PORTBADDR11
address_b[11] => ram_block2a56.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_tpa:decode4.data[0]
address_b[12] => decode_tpa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_tpa:decode4.data[1]
address_b[13] => decode_tpa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_tpa:decode4.data[2]
address_b[14] => decode_tpa:decode_b.data[2]
address_b[15] => address_reg_b[3].DATAIN
address_b[15] => decode_tpa:decode4.data[3]
address_b[15] => decode_tpa:decode_b.data[3]
address_b[16] => address_reg_b[4].DATAIN
address_b[16] => decode_tpa:decode4.data[4]
address_b[16] => decode_tpa:decode_b.data[4]
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock0 => ram_block2a32.CLK0
clock0 => ram_block2a33.CLK0
clock0 => ram_block2a34.CLK0
clock0 => ram_block2a35.CLK0
clock0 => ram_block2a36.CLK0
clock0 => ram_block2a37.CLK0
clock0 => ram_block2a38.CLK0
clock0 => ram_block2a39.CLK0
clock0 => ram_block2a40.CLK0
clock0 => ram_block2a41.CLK0
clock0 => ram_block2a42.CLK0
clock0 => ram_block2a43.CLK0
clock0 => ram_block2a44.CLK0
clock0 => ram_block2a45.CLK0
clock0 => ram_block2a46.CLK0
clock0 => ram_block2a47.CLK0
clock0 => ram_block2a48.CLK0
clock0 => ram_block2a49.CLK0
clock0 => ram_block2a50.CLK0
clock0 => ram_block2a51.CLK0
clock0 => ram_block2a52.CLK0
clock0 => ram_block2a53.CLK0
clock0 => ram_block2a54.CLK0
clock0 => ram_block2a55.CLK0
clock0 => ram_block2a56.CLK0
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[4].CLK
clock0 => out_address_reg_a[3].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clock1 => ram_block2a32.CLK1
clock1 => ram_block2a33.CLK1
clock1 => ram_block2a34.CLK1
clock1 => ram_block2a35.CLK1
clock1 => ram_block2a36.CLK1
clock1 => ram_block2a37.CLK1
clock1 => ram_block2a38.CLK1
clock1 => ram_block2a39.CLK1
clock1 => ram_block2a40.CLK1
clock1 => ram_block2a41.CLK1
clock1 => ram_block2a42.CLK1
clock1 => ram_block2a43.CLK1
clock1 => ram_block2a44.CLK1
clock1 => ram_block2a45.CLK1
clock1 => ram_block2a46.CLK1
clock1 => ram_block2a47.CLK1
clock1 => ram_block2a48.CLK1
clock1 => ram_block2a49.CLK1
clock1 => ram_block2a50.CLK1
clock1 => ram_block2a51.CLK1
clock1 => ram_block2a52.CLK1
clock1 => ram_block2a53.CLK1
clock1 => ram_block2a54.CLK1
clock1 => ram_block2a55.CLK1
clock1 => ram_block2a56.CLK1
clock1 => address_reg_b[4].CLK
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken1 => ~NO_FANOUT~
data_a[0] => ram_block2a0.PORTADATAIN
data_a[0] => ram_block2a3.PORTADATAIN
data_a[0] => ram_block2a6.PORTADATAIN
data_a[0] => ram_block2a9.PORTADATAIN
data_a[0] => ram_block2a12.PORTADATAIN
data_a[0] => ram_block2a15.PORTADATAIN
data_a[0] => ram_block2a18.PORTADATAIN
data_a[0] => ram_block2a21.PORTADATAIN
data_a[0] => ram_block2a24.PORTADATAIN
data_a[0] => ram_block2a27.PORTADATAIN
data_a[0] => ram_block2a30.PORTADATAIN
data_a[0] => ram_block2a33.PORTADATAIN
data_a[0] => ram_block2a36.PORTADATAIN
data_a[0] => ram_block2a39.PORTADATAIN
data_a[0] => ram_block2a42.PORTADATAIN
data_a[0] => ram_block2a45.PORTADATAIN
data_a[0] => ram_block2a48.PORTADATAIN
data_a[0] => ram_block2a51.PORTADATAIN
data_a[0] => ram_block2a54.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[1] => ram_block2a4.PORTADATAIN
data_a[1] => ram_block2a7.PORTADATAIN
data_a[1] => ram_block2a10.PORTADATAIN
data_a[1] => ram_block2a13.PORTADATAIN
data_a[1] => ram_block2a16.PORTADATAIN
data_a[1] => ram_block2a19.PORTADATAIN
data_a[1] => ram_block2a22.PORTADATAIN
data_a[1] => ram_block2a25.PORTADATAIN
data_a[1] => ram_block2a28.PORTADATAIN
data_a[1] => ram_block2a31.PORTADATAIN
data_a[1] => ram_block2a34.PORTADATAIN
data_a[1] => ram_block2a37.PORTADATAIN
data_a[1] => ram_block2a40.PORTADATAIN
data_a[1] => ram_block2a43.PORTADATAIN
data_a[1] => ram_block2a46.PORTADATAIN
data_a[1] => ram_block2a49.PORTADATAIN
data_a[1] => ram_block2a52.PORTADATAIN
data_a[1] => ram_block2a55.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[2] => ram_block2a5.PORTADATAIN
data_a[2] => ram_block2a8.PORTADATAIN
data_a[2] => ram_block2a11.PORTADATAIN
data_a[2] => ram_block2a14.PORTADATAIN
data_a[2] => ram_block2a17.PORTADATAIN
data_a[2] => ram_block2a20.PORTADATAIN
data_a[2] => ram_block2a23.PORTADATAIN
data_a[2] => ram_block2a26.PORTADATAIN
data_a[2] => ram_block2a29.PORTADATAIN
data_a[2] => ram_block2a32.PORTADATAIN
data_a[2] => ram_block2a35.PORTADATAIN
data_a[2] => ram_block2a38.PORTADATAIN
data_a[2] => ram_block2a41.PORTADATAIN
data_a[2] => ram_block2a44.PORTADATAIN
data_a[2] => ram_block2a47.PORTADATAIN
data_a[2] => ram_block2a50.PORTADATAIN
data_a[2] => ram_block2a53.PORTADATAIN
data_a[2] => ram_block2a56.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[0] => ram_block2a3.PORTBDATAIN
data_b[0] => ram_block2a6.PORTBDATAIN
data_b[0] => ram_block2a9.PORTBDATAIN
data_b[0] => ram_block2a12.PORTBDATAIN
data_b[0] => ram_block2a15.PORTBDATAIN
data_b[0] => ram_block2a18.PORTBDATAIN
data_b[0] => ram_block2a21.PORTBDATAIN
data_b[0] => ram_block2a24.PORTBDATAIN
data_b[0] => ram_block2a27.PORTBDATAIN
data_b[0] => ram_block2a30.PORTBDATAIN
data_b[0] => ram_block2a33.PORTBDATAIN
data_b[0] => ram_block2a36.PORTBDATAIN
data_b[0] => ram_block2a39.PORTBDATAIN
data_b[0] => ram_block2a42.PORTBDATAIN
data_b[0] => ram_block2a45.PORTBDATAIN
data_b[0] => ram_block2a48.PORTBDATAIN
data_b[0] => ram_block2a51.PORTBDATAIN
data_b[0] => ram_block2a54.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[1] => ram_block2a4.PORTBDATAIN
data_b[1] => ram_block2a7.PORTBDATAIN
data_b[1] => ram_block2a10.PORTBDATAIN
data_b[1] => ram_block2a13.PORTBDATAIN
data_b[1] => ram_block2a16.PORTBDATAIN
data_b[1] => ram_block2a19.PORTBDATAIN
data_b[1] => ram_block2a22.PORTBDATAIN
data_b[1] => ram_block2a25.PORTBDATAIN
data_b[1] => ram_block2a28.PORTBDATAIN
data_b[1] => ram_block2a31.PORTBDATAIN
data_b[1] => ram_block2a34.PORTBDATAIN
data_b[1] => ram_block2a37.PORTBDATAIN
data_b[1] => ram_block2a40.PORTBDATAIN
data_b[1] => ram_block2a43.PORTBDATAIN
data_b[1] => ram_block2a46.PORTBDATAIN
data_b[1] => ram_block2a49.PORTBDATAIN
data_b[1] => ram_block2a52.PORTBDATAIN
data_b[1] => ram_block2a55.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[2] => ram_block2a5.PORTBDATAIN
data_b[2] => ram_block2a8.PORTBDATAIN
data_b[2] => ram_block2a11.PORTBDATAIN
data_b[2] => ram_block2a14.PORTBDATAIN
data_b[2] => ram_block2a17.PORTBDATAIN
data_b[2] => ram_block2a20.PORTBDATAIN
data_b[2] => ram_block2a23.PORTBDATAIN
data_b[2] => ram_block2a26.PORTBDATAIN
data_b[2] => ram_block2a29.PORTBDATAIN
data_b[2] => ram_block2a32.PORTBDATAIN
data_b[2] => ram_block2a35.PORTBDATAIN
data_b[2] => ram_block2a38.PORTBDATAIN
data_b[2] => ram_block2a41.PORTBDATAIN
data_b[2] => ram_block2a44.PORTBDATAIN
data_b[2] => ram_block2a47.PORTBDATAIN
data_b[2] => ram_block2a50.PORTBDATAIN
data_b[2] => ram_block2a53.PORTBDATAIN
data_b[2] => ram_block2a56.PORTBDATAIN
wren_a => decode_tpa:decode3.enable
wren_b => decode_tpa:decode4.enable


|lab5|LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode3
data[0] => w_anode1005w[1].IN0
data[0] => w_anode1015w[1].IN1
data[0] => w_anode1025w[1].IN0
data[0] => w_anode1035w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1066w[1].IN1
data[0] => w_anode1076w[1].IN0
data[0] => w_anode1086w[1].IN1
data[0] => w_anode1096w[1].IN0
data[0] => w_anode1106w[1].IN1
data[0] => w_anode1116w[1].IN0
data[0] => w_anode1126w[1].IN1
data[0] => w_anode1146w[1].IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1167w[1].IN0
data[0] => w_anode1177w[1].IN1
data[0] => w_anode1187w[1].IN0
data[0] => w_anode1197w[1].IN1
data[0] => w_anode1207w[1].IN0
data[0] => w_anode1217w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode883w[1].IN1
data[0] => w_anode893w[1].IN0
data[0] => w_anode903w[1].IN1
data[0] => w_anode913w[1].IN0
data[0] => w_anode923w[1].IN1
data[0] => w_anode933w[1].IN0
data[0] => w_anode943w[1].IN1
data[0] => w_anode964w[1].IN0
data[0] => w_anode975w[1].IN1
data[0] => w_anode985w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN0
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN1
data[1] => w_anode1055w[2].IN0
data[1] => w_anode1066w[2].IN0
data[1] => w_anode1076w[2].IN1
data[1] => w_anode1086w[2].IN1
data[1] => w_anode1096w[2].IN0
data[1] => w_anode1106w[2].IN0
data[1] => w_anode1116w[2].IN1
data[1] => w_anode1126w[2].IN1
data[1] => w_anode1146w[2].IN0
data[1] => w_anode1157w[2].IN0
data[1] => w_anode1167w[2].IN1
data[1] => w_anode1177w[2].IN1
data[1] => w_anode1187w[2].IN0
data[1] => w_anode1197w[2].IN0
data[1] => w_anode1207w[2].IN1
data[1] => w_anode1217w[2].IN1
data[1] => w_anode866w[2].IN0
data[1] => w_anode883w[2].IN0
data[1] => w_anode893w[2].IN1
data[1] => w_anode903w[2].IN1
data[1] => w_anode913w[2].IN0
data[1] => w_anode923w[2].IN0
data[1] => w_anode933w[2].IN1
data[1] => w_anode943w[2].IN1
data[1] => w_anode964w[2].IN0
data[1] => w_anode975w[2].IN0
data[1] => w_anode985w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode1005w[3].IN1
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1025w[3].IN1
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1055w[3].IN0
data[2] => w_anode1066w[3].IN0
data[2] => w_anode1076w[3].IN0
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1096w[3].IN1
data[2] => w_anode1106w[3].IN1
data[2] => w_anode1116w[3].IN1
data[2] => w_anode1126w[3].IN1
data[2] => w_anode1146w[3].IN0
data[2] => w_anode1157w[3].IN0
data[2] => w_anode1167w[3].IN0
data[2] => w_anode1177w[3].IN0
data[2] => w_anode1187w[3].IN1
data[2] => w_anode1197w[3].IN1
data[2] => w_anode1207w[3].IN1
data[2] => w_anode1217w[3].IN1
data[2] => w_anode866w[3].IN0
data[2] => w_anode883w[3].IN0
data[2] => w_anode893w[3].IN0
data[2] => w_anode903w[3].IN0
data[2] => w_anode913w[3].IN1
data[2] => w_anode923w[3].IN1
data[2] => w_anode933w[3].IN1
data[2] => w_anode943w[3].IN1
data[2] => w_anode964w[3].IN0
data[2] => w_anode975w[3].IN0
data[2] => w_anode985w[3].IN0
data[2] => w_anode995w[3].IN0
data[3] => w_anode1046w[1].IN0
data[3] => w_anode1137w[1].IN1
data[3] => w_anode853w[1].IN0
data[3] => w_anode955w[1].IN1
data[4] => w_anode1046w[2].IN1
data[4] => w_anode1137w[2].IN1
data[4] => w_anode853w[2].IN0
data[4] => w_anode955w[2].IN0
enable => w_anode1046w[1].IN0
enable => w_anode1137w[1].IN0
enable => w_anode853w[1].IN0
enable => w_anode955w[1].IN0


|lab5|LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode4
data[0] => w_anode1005w[1].IN0
data[0] => w_anode1015w[1].IN1
data[0] => w_anode1025w[1].IN0
data[0] => w_anode1035w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1066w[1].IN1
data[0] => w_anode1076w[1].IN0
data[0] => w_anode1086w[1].IN1
data[0] => w_anode1096w[1].IN0
data[0] => w_anode1106w[1].IN1
data[0] => w_anode1116w[1].IN0
data[0] => w_anode1126w[1].IN1
data[0] => w_anode1146w[1].IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1167w[1].IN0
data[0] => w_anode1177w[1].IN1
data[0] => w_anode1187w[1].IN0
data[0] => w_anode1197w[1].IN1
data[0] => w_anode1207w[1].IN0
data[0] => w_anode1217w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode883w[1].IN1
data[0] => w_anode893w[1].IN0
data[0] => w_anode903w[1].IN1
data[0] => w_anode913w[1].IN0
data[0] => w_anode923w[1].IN1
data[0] => w_anode933w[1].IN0
data[0] => w_anode943w[1].IN1
data[0] => w_anode964w[1].IN0
data[0] => w_anode975w[1].IN1
data[0] => w_anode985w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN0
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN1
data[1] => w_anode1055w[2].IN0
data[1] => w_anode1066w[2].IN0
data[1] => w_anode1076w[2].IN1
data[1] => w_anode1086w[2].IN1
data[1] => w_anode1096w[2].IN0
data[1] => w_anode1106w[2].IN0
data[1] => w_anode1116w[2].IN1
data[1] => w_anode1126w[2].IN1
data[1] => w_anode1146w[2].IN0
data[1] => w_anode1157w[2].IN0
data[1] => w_anode1167w[2].IN1
data[1] => w_anode1177w[2].IN1
data[1] => w_anode1187w[2].IN0
data[1] => w_anode1197w[2].IN0
data[1] => w_anode1207w[2].IN1
data[1] => w_anode1217w[2].IN1
data[1] => w_anode866w[2].IN0
data[1] => w_anode883w[2].IN0
data[1] => w_anode893w[2].IN1
data[1] => w_anode903w[2].IN1
data[1] => w_anode913w[2].IN0
data[1] => w_anode923w[2].IN0
data[1] => w_anode933w[2].IN1
data[1] => w_anode943w[2].IN1
data[1] => w_anode964w[2].IN0
data[1] => w_anode975w[2].IN0
data[1] => w_anode985w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode1005w[3].IN1
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1025w[3].IN1
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1055w[3].IN0
data[2] => w_anode1066w[3].IN0
data[2] => w_anode1076w[3].IN0
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1096w[3].IN1
data[2] => w_anode1106w[3].IN1
data[2] => w_anode1116w[3].IN1
data[2] => w_anode1126w[3].IN1
data[2] => w_anode1146w[3].IN0
data[2] => w_anode1157w[3].IN0
data[2] => w_anode1167w[3].IN0
data[2] => w_anode1177w[3].IN0
data[2] => w_anode1187w[3].IN1
data[2] => w_anode1197w[3].IN1
data[2] => w_anode1207w[3].IN1
data[2] => w_anode1217w[3].IN1
data[2] => w_anode866w[3].IN0
data[2] => w_anode883w[3].IN0
data[2] => w_anode893w[3].IN0
data[2] => w_anode903w[3].IN0
data[2] => w_anode913w[3].IN1
data[2] => w_anode923w[3].IN1
data[2] => w_anode933w[3].IN1
data[2] => w_anode943w[3].IN1
data[2] => w_anode964w[3].IN0
data[2] => w_anode975w[3].IN0
data[2] => w_anode985w[3].IN0
data[2] => w_anode995w[3].IN0
data[3] => w_anode1046w[1].IN0
data[3] => w_anode1137w[1].IN1
data[3] => w_anode853w[1].IN0
data[3] => w_anode955w[1].IN1
data[4] => w_anode1046w[2].IN1
data[4] => w_anode1137w[2].IN1
data[4] => w_anode853w[2].IN0
data[4] => w_anode955w[2].IN0
enable => w_anode1046w[1].IN0
enable => w_anode1137w[1].IN0
enable => w_anode853w[1].IN0
enable => w_anode955w[1].IN0


|lab5|LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode_a
data[0] => w_anode1005w[1].IN0
data[0] => w_anode1015w[1].IN1
data[0] => w_anode1025w[1].IN0
data[0] => w_anode1035w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1066w[1].IN1
data[0] => w_anode1076w[1].IN0
data[0] => w_anode1086w[1].IN1
data[0] => w_anode1096w[1].IN0
data[0] => w_anode1106w[1].IN1
data[0] => w_anode1116w[1].IN0
data[0] => w_anode1126w[1].IN1
data[0] => w_anode1146w[1].IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1167w[1].IN0
data[0] => w_anode1177w[1].IN1
data[0] => w_anode1187w[1].IN0
data[0] => w_anode1197w[1].IN1
data[0] => w_anode1207w[1].IN0
data[0] => w_anode1217w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode883w[1].IN1
data[0] => w_anode893w[1].IN0
data[0] => w_anode903w[1].IN1
data[0] => w_anode913w[1].IN0
data[0] => w_anode923w[1].IN1
data[0] => w_anode933w[1].IN0
data[0] => w_anode943w[1].IN1
data[0] => w_anode964w[1].IN0
data[0] => w_anode975w[1].IN1
data[0] => w_anode985w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN0
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN1
data[1] => w_anode1055w[2].IN0
data[1] => w_anode1066w[2].IN0
data[1] => w_anode1076w[2].IN1
data[1] => w_anode1086w[2].IN1
data[1] => w_anode1096w[2].IN0
data[1] => w_anode1106w[2].IN0
data[1] => w_anode1116w[2].IN1
data[1] => w_anode1126w[2].IN1
data[1] => w_anode1146w[2].IN0
data[1] => w_anode1157w[2].IN0
data[1] => w_anode1167w[2].IN1
data[1] => w_anode1177w[2].IN1
data[1] => w_anode1187w[2].IN0
data[1] => w_anode1197w[2].IN0
data[1] => w_anode1207w[2].IN1
data[1] => w_anode1217w[2].IN1
data[1] => w_anode866w[2].IN0
data[1] => w_anode883w[2].IN0
data[1] => w_anode893w[2].IN1
data[1] => w_anode903w[2].IN1
data[1] => w_anode913w[2].IN0
data[1] => w_anode923w[2].IN0
data[1] => w_anode933w[2].IN1
data[1] => w_anode943w[2].IN1
data[1] => w_anode964w[2].IN0
data[1] => w_anode975w[2].IN0
data[1] => w_anode985w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode1005w[3].IN1
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1025w[3].IN1
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1055w[3].IN0
data[2] => w_anode1066w[3].IN0
data[2] => w_anode1076w[3].IN0
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1096w[3].IN1
data[2] => w_anode1106w[3].IN1
data[2] => w_anode1116w[3].IN1
data[2] => w_anode1126w[3].IN1
data[2] => w_anode1146w[3].IN0
data[2] => w_anode1157w[3].IN0
data[2] => w_anode1167w[3].IN0
data[2] => w_anode1177w[3].IN0
data[2] => w_anode1187w[3].IN1
data[2] => w_anode1197w[3].IN1
data[2] => w_anode1207w[3].IN1
data[2] => w_anode1217w[3].IN1
data[2] => w_anode866w[3].IN0
data[2] => w_anode883w[3].IN0
data[2] => w_anode893w[3].IN0
data[2] => w_anode903w[3].IN0
data[2] => w_anode913w[3].IN1
data[2] => w_anode923w[3].IN1
data[2] => w_anode933w[3].IN1
data[2] => w_anode943w[3].IN1
data[2] => w_anode964w[3].IN0
data[2] => w_anode975w[3].IN0
data[2] => w_anode985w[3].IN0
data[2] => w_anode995w[3].IN0
data[3] => w_anode1046w[1].IN0
data[3] => w_anode1137w[1].IN1
data[3] => w_anode853w[1].IN0
data[3] => w_anode955w[1].IN1
data[4] => w_anode1046w[2].IN1
data[4] => w_anode1137w[2].IN1
data[4] => w_anode853w[2].IN0
data[4] => w_anode955w[2].IN0
enable => w_anode1046w[1].IN0
enable => w_anode1137w[1].IN0
enable => w_anode853w[1].IN0
enable => w_anode955w[1].IN0


|lab5|LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|decode_tpa:decode_b
data[0] => w_anode1005w[1].IN0
data[0] => w_anode1015w[1].IN1
data[0] => w_anode1025w[1].IN0
data[0] => w_anode1035w[1].IN1
data[0] => w_anode1055w[1].IN0
data[0] => w_anode1066w[1].IN1
data[0] => w_anode1076w[1].IN0
data[0] => w_anode1086w[1].IN1
data[0] => w_anode1096w[1].IN0
data[0] => w_anode1106w[1].IN1
data[0] => w_anode1116w[1].IN0
data[0] => w_anode1126w[1].IN1
data[0] => w_anode1146w[1].IN0
data[0] => w_anode1157w[1].IN1
data[0] => w_anode1167w[1].IN0
data[0] => w_anode1177w[1].IN1
data[0] => w_anode1187w[1].IN0
data[0] => w_anode1197w[1].IN1
data[0] => w_anode1207w[1].IN0
data[0] => w_anode1217w[1].IN1
data[0] => w_anode866w[1].IN0
data[0] => w_anode883w[1].IN1
data[0] => w_anode893w[1].IN0
data[0] => w_anode903w[1].IN1
data[0] => w_anode913w[1].IN0
data[0] => w_anode923w[1].IN1
data[0] => w_anode933w[1].IN0
data[0] => w_anode943w[1].IN1
data[0] => w_anode964w[1].IN0
data[0] => w_anode975w[1].IN1
data[0] => w_anode985w[1].IN0
data[0] => w_anode995w[1].IN1
data[1] => w_anode1005w[2].IN0
data[1] => w_anode1015w[2].IN0
data[1] => w_anode1025w[2].IN1
data[1] => w_anode1035w[2].IN1
data[1] => w_anode1055w[2].IN0
data[1] => w_anode1066w[2].IN0
data[1] => w_anode1076w[2].IN1
data[1] => w_anode1086w[2].IN1
data[1] => w_anode1096w[2].IN0
data[1] => w_anode1106w[2].IN0
data[1] => w_anode1116w[2].IN1
data[1] => w_anode1126w[2].IN1
data[1] => w_anode1146w[2].IN0
data[1] => w_anode1157w[2].IN0
data[1] => w_anode1167w[2].IN1
data[1] => w_anode1177w[2].IN1
data[1] => w_anode1187w[2].IN0
data[1] => w_anode1197w[2].IN0
data[1] => w_anode1207w[2].IN1
data[1] => w_anode1217w[2].IN1
data[1] => w_anode866w[2].IN0
data[1] => w_anode883w[2].IN0
data[1] => w_anode893w[2].IN1
data[1] => w_anode903w[2].IN1
data[1] => w_anode913w[2].IN0
data[1] => w_anode923w[2].IN0
data[1] => w_anode933w[2].IN1
data[1] => w_anode943w[2].IN1
data[1] => w_anode964w[2].IN0
data[1] => w_anode975w[2].IN0
data[1] => w_anode985w[2].IN1
data[1] => w_anode995w[2].IN1
data[2] => w_anode1005w[3].IN1
data[2] => w_anode1015w[3].IN1
data[2] => w_anode1025w[3].IN1
data[2] => w_anode1035w[3].IN1
data[2] => w_anode1055w[3].IN0
data[2] => w_anode1066w[3].IN0
data[2] => w_anode1076w[3].IN0
data[2] => w_anode1086w[3].IN0
data[2] => w_anode1096w[3].IN1
data[2] => w_anode1106w[3].IN1
data[2] => w_anode1116w[3].IN1
data[2] => w_anode1126w[3].IN1
data[2] => w_anode1146w[3].IN0
data[2] => w_anode1157w[3].IN0
data[2] => w_anode1167w[3].IN0
data[2] => w_anode1177w[3].IN0
data[2] => w_anode1187w[3].IN1
data[2] => w_anode1197w[3].IN1
data[2] => w_anode1207w[3].IN1
data[2] => w_anode1217w[3].IN1
data[2] => w_anode866w[3].IN0
data[2] => w_anode883w[3].IN0
data[2] => w_anode893w[3].IN0
data[2] => w_anode903w[3].IN0
data[2] => w_anode913w[3].IN1
data[2] => w_anode923w[3].IN1
data[2] => w_anode933w[3].IN1
data[2] => w_anode943w[3].IN1
data[2] => w_anode964w[3].IN0
data[2] => w_anode975w[3].IN0
data[2] => w_anode985w[3].IN0
data[2] => w_anode995w[3].IN0
data[3] => w_anode1046w[1].IN0
data[3] => w_anode1137w[1].IN1
data[3] => w_anode853w[1].IN0
data[3] => w_anode955w[1].IN1
data[4] => w_anode1046w[2].IN1
data[4] => w_anode1137w[2].IN1
data[4] => w_anode853w[2].IN0
data[4] => w_anode955w[2].IN0
enable => w_anode1046w[1].IN0
enable => w_anode1137w[1].IN0
enable => w_anode853w[1].IN0
enable => w_anode955w[1].IN0


|lab5|LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|mux_8kb:mux5
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => result_node[2].IN0
sel[4] => _.IN0
sel[4] => result_node[1].IN0
sel[4] => _.IN0
sel[4] => result_node[0].IN0
sel[4] => _.IN0


|lab5|LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ddg1:auto_generated|altsyncram_d7r1:altsyncram1|mux_8kb:mux6
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => _.IN1
data[9] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN0
data[17] => _.IN0
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN0
data[22] => _.IN0
data[23] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[24] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[29] => _.IN0
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[32] => _.IN1
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[44] => _.IN1
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[48] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[49] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[50] => _.IN0
data[51] => _.IN0
data[51] => _.IN0
data[52] => _.IN0
data[52] => _.IN0
data[53] => _.IN0
data[53] => _.IN0
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
data[56] => _.IN1
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN1
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[2] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[3] => _.IN0
sel[4] => result_node[2].IN0
sel[4] => _.IN0
sel[4] => result_node[1].IN0
sel[4] => _.IN0
sel[4] => result_node[0].IN0
sel[4] => _.IN0


|lab5|LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1


|lab5|LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|lab5|LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN


|lab5|LDA_CIRCUIT:LDA_cir|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4


