[{"raw":{},"required":["Filename","Size"],"package":"yosys-dev","source":"yosys","version":"0.9-1build2","section":"universe/electronics","priority":"optional","architecture":"amd64","installedSize":312,"maintainer":"Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>","description":"Framework for Verilog RTL synthesis (development files)","homepage":"http://www.clifford.at/yosys","filename":"pool/universe/y/yosys/yosys-dev_0.9-1build2_amd64.deb","size":49856,"md5":"d69a30fb897b3c85868ade0ee781a281","sha1":"c21291b0b3f8afeaedf5ede332d84e3247faa3f3","sha256":"f9cf7fe8a544836296f43ae2f362e527777b7a56defdd931c032b0c901fbd487","descriptionMd5":"1046b72bf5b8ccf517ca1661cff5d331"}]