# RTLDesign_Using_Verilog_with_SKY130Technology

![166084640-128e6351-1739-4b38-a3ce-76459da921b5](https://user-images.githubusercontent.com/62461290/183637579-9d1a058a-2f33-43e0-b737-49b13cde667d.png)

# Table of Contents

[1. Introduction](https://github.com/DantuNandiniDevi/RTLDesign_Using_Verilog_with_SKY130Technology/edit/main/README.md#1-Introduction) <br>

[2. DAY 1 - Introduction to Verilog RTL Design and Synthesis]() <br>
* [2.1 SKY130RTL D1SK1 - Introduction to open-source simulator iverilog]() <br>
  - [2.1.1 SKY130RTL D1SK1 L1 Introduction iverilog design and test bench]() <br>
* [2.2 SKY130RTL D1SK2 - Labs using iverilog  and gtkwave]() <br>
  - [2.2.1 SKY130RTL D1SK2 L1 Lab 1 Introduction to Lab]() <br>
  - [2.2.2 SKY130RTL D1SK2 L2 Lab 2 Introduction to iVerilog GTKWave part1]() <br>
  - [2.2.3 SKY130RTL D1SK2 L3 Lab 2 Introduction to iVerilog GTKWave part2]() <br>
* [2.3 SKY130RTL D1SK3 - Introduction to Yosys and Logic Synthesis]() <br>
  - [2.3.1 SKY130RTL D1SK3 L1 Introduction to Yosys]() <br>
  - [2.3.2 SKY130RTL D1SK3 L2 Introduction to logic synthesis part1]() <br>
  - [2.3.3 SKY130RTL D1SK3 L3 Introduction to logic synthesis part2]() <br>
* [2.4 SKY130RTL D1SK4 - Labs Using Yosys and SKY130 PDKs]() <br>
  - [2.4.1 SKY130RTL D1SK4 L1 lab3 Yosys 1 good mux part1]() <br>
  - [2.4.2 SKY130RTL D1SK4 L2 lab3 Yosys 1 good mux part2]() <br>
  - [2.4.3 SKY130RTL D1SK4 L3 lab3 Yosys 1 good mux part3]() <br>

[3. DAY 2 - Timing libs, hierarchical vs flat synthesis and efficient flop coding styles]() <br>
* [3.1 SKY130RTL D2SK1 - Introduction to timing .libs]() <br>
  - [3.1.1 SKY130RTL D2SK1 L1 Lab4 Introduction to dot lib part1]() <br>
  - [3.1.2 SKY130RTL D2SK1 L2 Lab4 Introduction to dot lib part2]() <br>
  - [3.1.3 SKY130RTL D2SK1 L3 Lab4 Introduction to dot lib part3]() <br>
* [3.2 SKY130RTL D2SK2 - Hierarchical vs Flat Synthesis]() <br>
  - [3.2.1 SKY130RTL D2SK2 L1 Lab 5 Hierarchical vs Flat Synthesis part1]() <br>
  - [3.2.2 SKY130RTL D2SK2 L2 Lab 5 Hierarchical vs Flat Synthesis part2]() <br>
* [3.3 SKY130RTL D2SK3 - Various Flop Coding Styles and Optimization]() <br>
  - [3.3.1 SKY130RTL D2SK3 L1 Why Flops and Flop coding styles part1]() <br>
  - [3.3.2 SKY130RTL D2SK3 L2 Why Flops and Flop coding styles part2]() <br>
  - [3.3.3 SKY130RTL D2SK3 L3 lab Flop Synthesis Simulation part1]() <br>
  - [3.3.4 SKY130RTL D2SK3 L4 lab Flop Synthesis Simulation part2]() <br>
  - [3.3.5 SKY130RTL D2SK3 L5 Interesting Optimisations part1]() <br>
  - [3.3.6 SKY130RTL D2SK3 L6 Interesting Optimisations part2]() <br>

[4. DAY 3 - Combinational and Sequential Optimizations]() <br>
* [4.1 SKY130RTL D3SK1 - Introduction to Optimizations]() <br>
  - [4.1.1 SKY130RTL D3SK1 L1 Introduction Optimizations Part1]() <br>
  - [4.1.2 SKY130RTL D3SK2 L2 Introduction Optimizations Part2]() <br>
  - [4.1.3 SKY130RTL D3SK3 L3 Introduction Optimizations Part3]() <br>
* [4.2 SKY130RTL D3SK2 - Combinational Logic Optimizations]() <br>
  - [4.2.1 SKY130RTL D3SK2 L1 Lab 6 Combinational Logic Optimizations part1]() <br>
  - [4.2.2 SKY130RTL D3SK2 L2 Lab 6 Combinational Logic Optimizations part2]() <br>
* [4.3 SKY130RTL D3SK3 - Sequential Logic Optimizations]() <br>
  - [4.3.1 SKY130RTL D3SK3 L1 Lab 7 Sequential Logic Optimizations part1]() <br>
  - [4.3.2 SKY130RTL D3SK3 L2 Lab 7 Sequential Logic Optimizations part2]() <br>
  - [4.3.3 SKY130RTL D3SK3 L3 Lab 7 Sequential Logic Optimizations part3]() <br>
* [4.4 SKY130RTL D3SK3 - Sequential Logic Optimizations for unused outputs]() <br>
  - [4.4.1 SKY130RTL D3SK4 L1 Sequential Logic Optimizations for unused outputs part1]() <br>
  - [4.4.2 SKY130RTL D3SK4 L2 Sequential Logic Optimizations for unused outputs part2]() <br>


[5. DAY 4 - GLS, Blocking VS Non-blocking and Synthesis-Simulation mismatch]() <br>
* [5.1 SKY130RTL D4SK1 - GLS, Synthesis-Simulation mismatch and Blocking/Non-blocking Statements]() <br>
  - [5.1.1 SKY130RTL D4SK1 L1 GLS Concepts and Flow Using iVerilog]() <br>
  - [5.1.2 SKY130RTL D4SK1 L2 Synthesis and Simulation Mismatch]() <br>
  - [5.1.3 SKY130RTL D4SK1 L3 Blocking and Non-Blocking Statements in Verilog]() <br>
  - [5.1.4 SKY130RTL D4SK1 L4 Caveats with Blocking Statements]() <br>
* [5.2 SKY130RTL D4SK2 - Labs on GLS and Synthesis-Simulation Mismatch]() <br>
  - [5.2.1 SKY130RTL D4SK2 L1 Lab GLS and Synthesis-Simulation Mismatch part1]() <br>
  - [5.2.2 SKY130RTL D4SK2 L2 Lab GLS and Synthesis-Simulation Mismatch part2]() <br>
* [5.3 SKY130RTL D4SK3 - Labs on Synthesis-Simulation mismatch for blocking statements]() <br>
  - [5.3.1 SKY130RTL D4SK3 L1 Lab Synthesis-Simulation mismatch for blocking statements part1]() <br>
  - [5.3.2 SKY130RTL D4SK3 L2 Lab Synthesis-Simulation mismatch for blocking statements part2]() <br>
  
[6. DAY 5 - If, case, for loop and for generate ]() <br>
* [6.1 SKY130RTL D5SK1 - If Case constructs]() <br>
  - [6.1.1 SKY130RTL D5SK1 L1 If Case Constructs part1]() <br>
  - [6.1.2 SKY130RTL D5SK1 L2 If Case Constructs part2]() <br>
  - [6.1.3 SKY130RTL D5SK1 L3 If Case Constructs part3]() <br>
* [6.2 SKY130RTL D5SK2 - Labs on "Incomplete If Case"]() <br>
  - [6.2.1 SKY130RTL D5SK2 L1 Lab Incomplete If part1]() <br>
  - [6.2.2 SKY130RTL D5SK2 L2 Lab Incomplete If part2]() <br>
* [6.3 SKY130RTL D5SK3 - Labs on "Incomplete and Overlapping Case"]() <br>
  - [6.3.1 SKY130RTL D5SK3 L1 Lab Incomplete and Overlapping Case part1]() <br>
  - [6.3.2 SKY130RTL D5SK3 L2 Lab Incomplete and Overlapping Case part2]() <br>
  - [6.3.3 SKY130RTL D5SK3 L3 Lab Incomplete and Overlapping Case part3]() <br>
  - [6.3.4 SKY130RTL D5SK3 L4 Lab Incomplete and Overlapping Case part4]() <br>
* [6.4 SKY130RTL D5SK4 - For Loop and For Generate]() <br>
  - [6.4.1 SKY130RTL D5SK4 L1 For Loop and For Generate part1]() <br>
  - [6.4.2 SKY130RTL D5SK4 L2 For Loop and For Generate part2]() <br>
  - [6.4.3 SKY130RTL D5SK4 L3 For Loop and For Generate part3]() <br>
* [6.5 SKY130RTL D5SK5 - Labs on "For loop" and "For Generate"]() <br>
  - [6.5.1 SKY130RTL D5SK5 L1 Lab For and For Generate part1]() <br>
  - [6.5.2 SKY130RTL D5SK5 L2 Lab For and For Generate part2]() <br>
  - [6.5.3 SKY130RTL D5SK5 L3 Lab For and For Generate part3]() <br>
  - [6.5.4 SKY130RTL D5SK5 L4 Lab For and For Generate part4]() <br>
 


# 1. Introduction
This is a submission of the cloud based 5-Day Workshop on RTL Design Using Verilog with SKY130 Technology. The tools used are iVerilog, GTKWave, Yosys and SKY130 Standard Cell Libraries.
- iVerilog is used to simulate the verilog code with the corresponding testbench. <br>
- Yosys is used to synthesize the verilog file and provide a netlist file. <br>
- SKY130 Standard Cell Library was used to infer the gates level netlist from the verilog modules. <br>
- GTKWave is used to view the simulation and synthesis waveform. <br>

The labs are being performed on a Ubuntu operating system with due installation of all the tools used.

# 2. Day 1 - Introduction to Verilog RTL Design and Synthesis
## 2.1 SKY130RTL D1SK1 - Introduction to open-source simulator iverilog
### 2.1.1 SKY130RTL D1SK1 L1 Introduction iverilog design and test bench
## 2.2 SKY130RTL D1SK2 - Labs using iverilog  and gtkwave
### 2.2.1 SKY130RTL D1SK2 L1 Lab 1 Introduction to Lab
### 2.2.2 SKY130RTL D1SK2 L2 Lab 2 Introduction to iVerilog GTKWave part1
### 2.2.3 SKY130RTL D1SK2 L3 Lab 2 Introduction to iVerilog GTKWave part2
## 2.3 SKY130RTL D1SK3 - Introduction to Yosys and Logic Synthesis
### 2.3.1 SKY130RTL D1SK3 L1 Introduction to Yosys
### 2.3.2 SKY130RTL D1SK3 L2 Introduction to logic synthesis part1
### 2.3.3 SKY130RTL D1SK3 L3 Introduction to logic synthesis part2
## 2.4 SKY130RTL D1SK4 - Labs Using Yosys and SKY130 PDKs
### 2.4.1 SKY130RTL D1SK4 L1 lab3 Yosys 1 good mux part1
### 2.4.2 SKY130RTL D1SK4 L2 lab3 Yosys 1 good mux part2
### 2.4.3 SKY130RTL D1SK4 L3 lab3 Yosys 1 good mux part3

# 3. DAY 2 - Timing libs, hierarchical vs flat synthesis and efficient flop coding styles
## 3.1 SKY130RTL D2SK1 - Introduction to timing dot libs
### 3.1.1 SKY130RTL D2SK1 L1 Lab4 Introduction to dot lib part1
### 3.1.2 SKY130RTL D2SK1 L2 Lab4 Introduction to dot lib part2
### 3.1.3 SKY130RTL D2SK1 L3 Lab4 Introduction to dot lib part3
## 3.2 SKY130RTL D2SK2 - Hierarchical vs Flat Synthesis
### 3.2.1 SKY130RTL D2SK2 L1 Lab 5 Hierarchical vs Flat Synthesis part1
### 3.2.2 SKY130RTL D2SK2 L2 Lab 5 Hierarchical vs Flat Synthesis part2
## 3.3 SKY130RTL D2SK3 - Various Flop Coding Styles and Optimization
### 3.3.1 SKY130RTL D2SK3 L1 Why Flops and Flop coding styles part1
### 3.3.2 SKY130RTL D2SK3 L2 Why Flops and Flop coding styles part2
### 3.3.3 SKY130RTL D2SK3 L3 lab Flop Synthesis Simulation part1
### 3.3.4 SKY130RTL D2SK3 L4 lab Flop Synthesis Simulation part2
### 3.3.5 SKY130RTL D2SK3 L5 Interesting Optimisations part1
### 3.3.6 SKY130RTL D2SK3 L6 Interesting Optimisations part2

# 4. DAY 3 - Combinational and Sequential Optimizations
## 4.1 SKY130RTL D3SK1 - Introduction to Optimizations
### 4.1.1 SKY130RTL D3SK1 L1 Introduction Optimizations Part1
### 4.1.2 SKY130RTL D3SK2 L2 Introduction Optimizations Part2
### 4.1.3 SKY130RTL D3SK3 L3 Introduction Optimizations Part3
## 4.2 SKY130RTL D3SK2 - Combinational Logic Optimizations
### 4.2.1 SKY130RTL D3SK2 L1 Lab 6 Combinational Logic Optimizations part1
### 4.2.2 SKY130RTL D3SK2 L2 Lab 6 Combinational Logic Optimizations part2
## 4.3 SKY130RTL D3SK3 - Sequential Logic Optimizations
### 4.3.1 SKY130RTL D3SK3 L1 Lab 7 Sequential Logic Optimizations part1
### 4.3.2 SKY130RTL D3SK3 L2 Lab 7 Sequential Logic Optimizations part2
### 4.3.3 SKY130RTL D3SK3 L3 Lab 7 Sequential Logic Optimizations part3
## 4.4 SKY130RTL D3SK3 - Sequential Logic Optimizations for unused outputs
### 4.4.1 SKY130RTL D3SK4 L1 Sequential Logic Optimizations for unused outputs part1
### 4.4.2 SKY130RTL D3SK4 L2 Sequential Logic Optimizations for unused outputs part2


# 5. DAY 4 - GLS, Blocking VS Non-blocking and Synthesis-Simulation mismatch
## 5.1 SKY130RTL D4SK1 - GLS, Synthesis-Simulation mismatch and Blocking/Non-blocking Statements
### 5.1.1 SKY130RTL D4SK1 L1 GLS Concepts and Flow Using iVerilog
### 5.1.2 SKY130RTL D4SK1 L2 Synthesis and Simulation Mismatch
### 5.1.3 SKY130RTL D4SK1 L3 Blocking and Non-Blocking Statements in Verilog
### 5.1.4 SKY130RTL D4SK1 L4 Caveats with Blocking Statements
## 5.2 SKY130RTL D4SK2 - Labs on GLS and Synthesis-Simulation Mismatch
### 5.2.1 SKY130RTL D4SK2 L1 Lab GLS and Synthesis-Simulation Mismatch part1
### 5.2.2 SKY130RTL D4SK2 L2 Lab GLS and Synthesis-Simulation Mismatch part2
## 5.3 SKY130RTL D4SK3 - Labs on Synthesis-Simulation mismatch for blocking statements
### 5.3.1 SKY130RTL D4SK3 L1 Lab Synthesis-Simulation mismatch for blocking statements part1
### 5.3.2 SKY130RTL D4SK3 L2 Lab Synthesis-Simulation mismatch for blocking statements part2
  
# 6. DAY 5 - If, case, for loop and for generate 
## 6.1 SKY130RTL D5SK1 - If Case constructs
### 6.1.1 SKY130RTL D5SK1 L1 If Case Constructs part1
### 6.1.2 SKY130RTL D5SK1 L2 If Case Constructs part2
### 6.1.3 SKY130RTL D5SK1 L3 If Case Constructs part3
## 6.2 SKY130RTL D5SK2 - Labs on "Incomplete If Case"
### 6.2.1 SKY130RTL D5SK2 L1 Lab Incomplete If part1
### 6.2.2 SKY130RTL D5SK2 L2 Lab Incomplete If part2
## 6.3 SKY130RTL D5SK3 - Labs on "Incomplete and Overlapping Case"
### 6.3.1 SKY130RTL D5SK3 L1 Lab Incomplete and Overlapping Case part1
### 6.3.2 SKY130RTL D5SK3 L2 Lab Incomplete and Overlapping Case part2
### 6.3.3 SKY130RTL D5SK3 L3 Lab Incomplete and Overlapping Case part3
### 6.3.4 SKY130RTL D5SK3 L4 Lab Incomplete and Overlapping Case part4
## 6.4 SKY130RTL D5SK4 - For Loop and For Generate
### 6.4.1 SKY130RTL D5SK4 L1 For Loop and For Generate part1
### 6.4.2 SKY130RTL D5SK4 L2 For Loop and For Generate part2
### 6.4.3 SKY130RTL D5SK4 L3 For Loop and For Generate part3
## 6.5 SKY130RTL D5SK5 - Labs on "For loop" and "For Generate"
### 6.5.1 SKY130RTL D5SK5 L1 Lab For and For Generate part1
### 6.5.2 SKY130RTL D5SK5 L2 Lab For and For Generate part2
### 6.5.3 SKY130RTL D5SK5 L3 Lab For and For Generate part3
### 6.5.4 SKY130RTL D5SK5 L4 Lab For and For Generate part4

