
VibeCheck.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d3e0  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f90  0801d6b0  0801d6b0  0001e6b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801e640  0801e640  0001f640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801e648  0801e648  0001f648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801e64c  0801e64c  0001f64c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000002cc  24000000  0801e650  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000150ec  240002cc  0801e91c  000202cc  2**2
                  ALLOC
  8 ._user_heap_stack 00000c00  240153b8  0801e91c  000203b8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000202cc  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003a92c  00000000  00000000  000202fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000074ef  00000000  00000000  0005ac26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002928  00000000  00000000  00062118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001fe1  00000000  00000000  00064a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003e669  00000000  00000000  00066a21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0003c312  00000000  00000000  000a508a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00172ef2  00000000  00000000  000e139c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0025428e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000c530  00000000  00000000  002542d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_loclists 000000a6  00000000  00000000  00260804  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000067  00000000  00000000  002608aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240002cc 	.word	0x240002cc
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0801d698 	.word	0x0801d698

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240002d0 	.word	0x240002d0
 800030c:	0801d698 	.word	0x0801d698

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr
	...

08000330 <memchr>:
 8000330:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000334:	2a10      	cmp	r2, #16
 8000336:	db2b      	blt.n	8000390 <memchr+0x60>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	d008      	beq.n	8000350 <memchr+0x20>
 800033e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000342:	3a01      	subs	r2, #1
 8000344:	428b      	cmp	r3, r1
 8000346:	d02d      	beq.n	80003a4 <memchr+0x74>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	b342      	cbz	r2, 80003a0 <memchr+0x70>
 800034e:	d1f6      	bne.n	800033e <memchr+0xe>
 8000350:	b4f0      	push	{r4, r5, r6, r7}
 8000352:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000356:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800035a:	f022 0407 	bic.w	r4, r2, #7
 800035e:	f07f 0700 	mvns.w	r7, #0
 8000362:	2300      	movs	r3, #0
 8000364:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000368:	3c08      	subs	r4, #8
 800036a:	ea85 0501 	eor.w	r5, r5, r1
 800036e:	ea86 0601 	eor.w	r6, r6, r1
 8000372:	fa85 f547 	uadd8	r5, r5, r7
 8000376:	faa3 f587 	sel	r5, r3, r7
 800037a:	fa86 f647 	uadd8	r6, r6, r7
 800037e:	faa5 f687 	sel	r6, r5, r7
 8000382:	b98e      	cbnz	r6, 80003a8 <memchr+0x78>
 8000384:	d1ee      	bne.n	8000364 <memchr+0x34>
 8000386:	bcf0      	pop	{r4, r5, r6, r7}
 8000388:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800038c:	f002 0207 	and.w	r2, r2, #7
 8000390:	b132      	cbz	r2, 80003a0 <memchr+0x70>
 8000392:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000396:	3a01      	subs	r2, #1
 8000398:	ea83 0301 	eor.w	r3, r3, r1
 800039c:	b113      	cbz	r3, 80003a4 <memchr+0x74>
 800039e:	d1f8      	bne.n	8000392 <memchr+0x62>
 80003a0:	2000      	movs	r0, #0
 80003a2:	4770      	bx	lr
 80003a4:	3801      	subs	r0, #1
 80003a6:	4770      	bx	lr
 80003a8:	2d00      	cmp	r5, #0
 80003aa:	bf06      	itte	eq
 80003ac:	4635      	moveq	r5, r6
 80003ae:	3803      	subeq	r0, #3
 80003b0:	3807      	subne	r0, #7
 80003b2:	f015 0f01 	tst.w	r5, #1
 80003b6:	d107      	bne.n	80003c8 <memchr+0x98>
 80003b8:	3001      	adds	r0, #1
 80003ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003be:	bf02      	ittt	eq
 80003c0:	3001      	addeq	r0, #1
 80003c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003c6:	3001      	addeq	r0, #1
 80003c8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ca:	3801      	subs	r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop

080003d0 <strlen>:
 80003d0:	4603      	mov	r3, r0
 80003d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003d6:	2a00      	cmp	r2, #0
 80003d8:	d1fb      	bne.n	80003d2 <strlen+0x2>
 80003da:	1a18      	subs	r0, r3, r0
 80003dc:	3801      	subs	r0, #1
 80003de:	4770      	bx	lr

080003e0 <__aeabi_drsub>:
 80003e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003e4:	e002      	b.n	80003ec <__adddf3>
 80003e6:	bf00      	nop

080003e8 <__aeabi_dsub>:
 80003e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003ec <__adddf3>:
 80003ec:	b530      	push	{r4, r5, lr}
 80003ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	bf1f      	itttt	ne
 8000402:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000406:	ea55 0c02 	orrsne.w	ip, r5, r2
 800040a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800040e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000412:	f000 80e2 	beq.w	80005da <__adddf3+0x1ee>
 8000416:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800041a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800041e:	bfb8      	it	lt
 8000420:	426d      	neglt	r5, r5
 8000422:	dd0c      	ble.n	800043e <__adddf3+0x52>
 8000424:	442c      	add	r4, r5
 8000426:	ea80 0202 	eor.w	r2, r0, r2
 800042a:	ea81 0303 	eor.w	r3, r1, r3
 800042e:	ea82 0000 	eor.w	r0, r2, r0
 8000432:	ea83 0101 	eor.w	r1, r3, r1
 8000436:	ea80 0202 	eor.w	r2, r0, r2
 800043a:	ea81 0303 	eor.w	r3, r1, r3
 800043e:	2d36      	cmp	r5, #54	@ 0x36
 8000440:	bf88      	it	hi
 8000442:	bd30      	pophi	{r4, r5, pc}
 8000444:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000448:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800044c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000450:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000454:	d002      	beq.n	800045c <__adddf3+0x70>
 8000456:	4240      	negs	r0, r0
 8000458:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800045c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000460:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000464:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000468:	d002      	beq.n	8000470 <__adddf3+0x84>
 800046a:	4252      	negs	r2, r2
 800046c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000470:	ea94 0f05 	teq	r4, r5
 8000474:	f000 80a7 	beq.w	80005c6 <__adddf3+0x1da>
 8000478:	f1a4 0401 	sub.w	r4, r4, #1
 800047c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000480:	db0d      	blt.n	800049e <__adddf3+0xb2>
 8000482:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000486:	fa22 f205 	lsr.w	r2, r2, r5
 800048a:	1880      	adds	r0, r0, r2
 800048c:	f141 0100 	adc.w	r1, r1, #0
 8000490:	fa03 f20e 	lsl.w	r2, r3, lr
 8000494:	1880      	adds	r0, r0, r2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	4159      	adcs	r1, r3
 800049c:	e00e      	b.n	80004bc <__adddf3+0xd0>
 800049e:	f1a5 0520 	sub.w	r5, r5, #32
 80004a2:	f10e 0e20 	add.w	lr, lr, #32
 80004a6:	2a01      	cmp	r2, #1
 80004a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ac:	bf28      	it	cs
 80004ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004b2:	fa43 f305 	asr.w	r3, r3, r5
 80004b6:	18c0      	adds	r0, r0, r3
 80004b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c0:	d507      	bpl.n	80004d2 <__adddf3+0xe6>
 80004c2:	f04f 0e00 	mov.w	lr, #0
 80004c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80004d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004d6:	d31b      	bcc.n	8000510 <__adddf3+0x124>
 80004d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004dc:	d30c      	bcc.n	80004f8 <__adddf3+0x10c>
 80004de:	0849      	lsrs	r1, r1, #1
 80004e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004e8:	f104 0401 	add.w	r4, r4, #1
 80004ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004f4:	f080 809a 	bcs.w	800062c <__adddf3+0x240>
 80004f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004fc:	bf08      	it	eq
 80004fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000502:	f150 0000 	adcs.w	r0, r0, #0
 8000506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800050a:	ea41 0105 	orr.w	r1, r1, r5
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000514:	4140      	adcs	r0, r0
 8000516:	eb41 0101 	adc.w	r1, r1, r1
 800051a:	3c01      	subs	r4, #1
 800051c:	bf28      	it	cs
 800051e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000522:	d2e9      	bcs.n	80004f8 <__adddf3+0x10c>
 8000524:	f091 0f00 	teq	r1, #0
 8000528:	bf04      	itt	eq
 800052a:	4601      	moveq	r1, r0
 800052c:	2000      	moveq	r0, #0
 800052e:	fab1 f381 	clz	r3, r1
 8000532:	bf08      	it	eq
 8000534:	3320      	addeq	r3, #32
 8000536:	f1a3 030b 	sub.w	r3, r3, #11
 800053a:	f1b3 0220 	subs.w	r2, r3, #32
 800053e:	da0c      	bge.n	800055a <__adddf3+0x16e>
 8000540:	320c      	adds	r2, #12
 8000542:	dd08      	ble.n	8000556 <__adddf3+0x16a>
 8000544:	f102 0c14 	add.w	ip, r2, #20
 8000548:	f1c2 020c 	rsb	r2, r2, #12
 800054c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000550:	fa21 f102 	lsr.w	r1, r1, r2
 8000554:	e00c      	b.n	8000570 <__adddf3+0x184>
 8000556:	f102 0214 	add.w	r2, r2, #20
 800055a:	bfd8      	it	le
 800055c:	f1c2 0c20 	rsble	ip, r2, #32
 8000560:	fa01 f102 	lsl.w	r1, r1, r2
 8000564:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000568:	bfdc      	itt	le
 800056a:	ea41 010c 	orrle.w	r1, r1, ip
 800056e:	4090      	lslle	r0, r2
 8000570:	1ae4      	subs	r4, r4, r3
 8000572:	bfa2      	ittt	ge
 8000574:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000578:	4329      	orrge	r1, r5
 800057a:	bd30      	popge	{r4, r5, pc}
 800057c:	ea6f 0404 	mvn.w	r4, r4
 8000580:	3c1f      	subs	r4, #31
 8000582:	da1c      	bge.n	80005be <__adddf3+0x1d2>
 8000584:	340c      	adds	r4, #12
 8000586:	dc0e      	bgt.n	80005a6 <__adddf3+0x1ba>
 8000588:	f104 0414 	add.w	r4, r4, #20
 800058c:	f1c4 0220 	rsb	r2, r4, #32
 8000590:	fa20 f004 	lsr.w	r0, r0, r4
 8000594:	fa01 f302 	lsl.w	r3, r1, r2
 8000598:	ea40 0003 	orr.w	r0, r0, r3
 800059c:	fa21 f304 	lsr.w	r3, r1, r4
 80005a0:	ea45 0103 	orr.w	r1, r5, r3
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f1c4 040c 	rsb	r4, r4, #12
 80005aa:	f1c4 0220 	rsb	r2, r4, #32
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 f304 	lsl.w	r3, r1, r4
 80005b6:	ea40 0003 	orr.w	r0, r0, r3
 80005ba:	4629      	mov	r1, r5
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	fa21 f004 	lsr.w	r0, r1, r4
 80005c2:	4629      	mov	r1, r5
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	f094 0f00 	teq	r4, #0
 80005ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ce:	bf06      	itte	eq
 80005d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005d4:	3401      	addeq	r4, #1
 80005d6:	3d01      	subne	r5, #1
 80005d8:	e74e      	b.n	8000478 <__adddf3+0x8c>
 80005da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005de:	bf18      	it	ne
 80005e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005e4:	d029      	beq.n	800063a <__adddf3+0x24e>
 80005e6:	ea94 0f05 	teq	r4, r5
 80005ea:	bf08      	it	eq
 80005ec:	ea90 0f02 	teqeq	r0, r2
 80005f0:	d005      	beq.n	80005fe <__adddf3+0x212>
 80005f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005f6:	bf04      	itt	eq
 80005f8:	4619      	moveq	r1, r3
 80005fa:	4610      	moveq	r0, r2
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	ea91 0f03 	teq	r1, r3
 8000602:	bf1e      	ittt	ne
 8000604:	2100      	movne	r1, #0
 8000606:	2000      	movne	r0, #0
 8000608:	bd30      	popne	{r4, r5, pc}
 800060a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800060e:	d105      	bne.n	800061c <__adddf3+0x230>
 8000610:	0040      	lsls	r0, r0, #1
 8000612:	4149      	adcs	r1, r1
 8000614:	bf28      	it	cs
 8000616:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800061a:	bd30      	pop	{r4, r5, pc}
 800061c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000620:	bf3c      	itt	cc
 8000622:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000626:	bd30      	popcc	{r4, r5, pc}
 8000628:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800062c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000630:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000634:	f04f 0000 	mov.w	r0, #0
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800063e:	bf1a      	itte	ne
 8000640:	4619      	movne	r1, r3
 8000642:	4610      	movne	r0, r2
 8000644:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000648:	bf1c      	itt	ne
 800064a:	460b      	movne	r3, r1
 800064c:	4602      	movne	r2, r0
 800064e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000652:	bf06      	itte	eq
 8000654:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000658:	ea91 0f03 	teqeq	r1, r3
 800065c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	bf00      	nop

08000664 <__aeabi_ui2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f04f 0500 	mov.w	r5, #0
 800067c:	f04f 0100 	mov.w	r1, #0
 8000680:	e750      	b.n	8000524 <__adddf3+0x138>
 8000682:	bf00      	nop

08000684 <__aeabi_i2d>:
 8000684:	f090 0f00 	teq	r0, #0
 8000688:	bf04      	itt	eq
 800068a:	2100      	moveq	r1, #0
 800068c:	4770      	bxeq	lr
 800068e:	b530      	push	{r4, r5, lr}
 8000690:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000694:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000698:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800069c:	bf48      	it	mi
 800069e:	4240      	negmi	r0, r0
 80006a0:	f04f 0100 	mov.w	r1, #0
 80006a4:	e73e      	b.n	8000524 <__adddf3+0x138>
 80006a6:	bf00      	nop

080006a8 <__aeabi_f2d>:
 80006a8:	0042      	lsls	r2, r0, #1
 80006aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80006b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006b6:	bf1f      	itttt	ne
 80006b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006c4:	4770      	bxne	lr
 80006c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006ca:	bf08      	it	eq
 80006cc:	4770      	bxeq	lr
 80006ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006d2:	bf04      	itt	eq
 80006d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006d8:	4770      	bxeq	lr
 80006da:	b530      	push	{r4, r5, lr}
 80006dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e8:	e71c      	b.n	8000524 <__adddf3+0x138>
 80006ea:	bf00      	nop

080006ec <__aeabi_ul2d>:
 80006ec:	ea50 0201 	orrs.w	r2, r0, r1
 80006f0:	bf08      	it	eq
 80006f2:	4770      	bxeq	lr
 80006f4:	b530      	push	{r4, r5, lr}
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	e00a      	b.n	8000712 <__aeabi_l2d+0x16>

080006fc <__aeabi_l2d>:
 80006fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000700:	bf08      	it	eq
 8000702:	4770      	bxeq	lr
 8000704:	b530      	push	{r4, r5, lr}
 8000706:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800070a:	d502      	bpl.n	8000712 <__aeabi_l2d+0x16>
 800070c:	4240      	negs	r0, r0
 800070e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000712:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000716:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800071e:	f43f aed8 	beq.w	80004d2 <__adddf3+0xe6>
 8000722:	f04f 0203 	mov.w	r2, #3
 8000726:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800072a:	bf18      	it	ne
 800072c:	3203      	addne	r2, #3
 800072e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000732:	bf18      	it	ne
 8000734:	3203      	addne	r2, #3
 8000736:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800073a:	f1c2 0320 	rsb	r3, r2, #32
 800073e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000742:	fa20 f002 	lsr.w	r0, r0, r2
 8000746:	fa01 fe03 	lsl.w	lr, r1, r3
 800074a:	ea40 000e 	orr.w	r0, r0, lr
 800074e:	fa21 f102 	lsr.w	r1, r1, r2
 8000752:	4414      	add	r4, r2
 8000754:	e6bd      	b.n	80004d2 <__adddf3+0xe6>
 8000756:	bf00      	nop

08000758 <__aeabi_uldivmod>:
 8000758:	b953      	cbnz	r3, 8000770 <__aeabi_uldivmod+0x18>
 800075a:	b94a      	cbnz	r2, 8000770 <__aeabi_uldivmod+0x18>
 800075c:	2900      	cmp	r1, #0
 800075e:	bf08      	it	eq
 8000760:	2800      	cmpeq	r0, #0
 8000762:	bf1c      	itt	ne
 8000764:	f04f 31ff 	movne.w	r1, #4294967295
 8000768:	f04f 30ff 	movne.w	r0, #4294967295
 800076c:	f000 b9a2 	b.w	8000ab4 <__aeabi_idiv0>
 8000770:	f1ad 0c08 	sub.w	ip, sp, #8
 8000774:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000778:	f000 f83e 	bl	80007f8 <__udivmoddi4>
 800077c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000784:	b004      	add	sp, #16
 8000786:	4770      	bx	lr

08000788 <__aeabi_d2lz>:
 8000788:	b508      	push	{r3, lr}
 800078a:	4602      	mov	r2, r0
 800078c:	460b      	mov	r3, r1
 800078e:	ec43 2b17 	vmov	d7, r2, r3
 8000792:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000796:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800079a:	d403      	bmi.n	80007a4 <__aeabi_d2lz+0x1c>
 800079c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80007a0:	f000 b80a 	b.w	80007b8 <__aeabi_d2ulz>
 80007a4:	eeb1 7b47 	vneg.f64	d7, d7
 80007a8:	ec51 0b17 	vmov	r0, r1, d7
 80007ac:	f000 f804 	bl	80007b8 <__aeabi_d2ulz>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	bd08      	pop	{r3, pc}

080007b8 <__aeabi_d2ulz>:
 80007b8:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007e8 <__aeabi_d2ulz+0x30>
 80007bc:	ec41 0b17 	vmov	d7, r0, r1
 80007c0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007f0 <__aeabi_d2ulz+0x38>
 80007c4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007c8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007cc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007d0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007d4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007d8:	ee16 1a10 	vmov	r1, s12
 80007dc:	ee17 0a90 	vmov	r0, s15
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	f3af 8000 	nop.w
 80007e8:	00000000 	.word	0x00000000
 80007ec:	3df00000 	.word	0x3df00000
 80007f0:	00000000 	.word	0x00000000
 80007f4:	41f00000 	.word	0x41f00000

080007f8 <__udivmoddi4>:
 80007f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007fc:	9d08      	ldr	r5, [sp, #32]
 80007fe:	460c      	mov	r4, r1
 8000800:	2b00      	cmp	r3, #0
 8000802:	d14e      	bne.n	80008a2 <__udivmoddi4+0xaa>
 8000804:	4694      	mov	ip, r2
 8000806:	458c      	cmp	ip, r1
 8000808:	4686      	mov	lr, r0
 800080a:	fab2 f282 	clz	r2, r2
 800080e:	d962      	bls.n	80008d6 <__udivmoddi4+0xde>
 8000810:	b14a      	cbz	r2, 8000826 <__udivmoddi4+0x2e>
 8000812:	f1c2 0320 	rsb	r3, r2, #32
 8000816:	4091      	lsls	r1, r2
 8000818:	fa20 f303 	lsr.w	r3, r0, r3
 800081c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000820:	4319      	orrs	r1, r3
 8000822:	fa00 fe02 	lsl.w	lr, r0, r2
 8000826:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800082a:	fa1f f68c 	uxth.w	r6, ip
 800082e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000832:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000836:	fb07 1114 	mls	r1, r7, r4, r1
 800083a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800083e:	fb04 f106 	mul.w	r1, r4, r6
 8000842:	4299      	cmp	r1, r3
 8000844:	d90a      	bls.n	800085c <__udivmoddi4+0x64>
 8000846:	eb1c 0303 	adds.w	r3, ip, r3
 800084a:	f104 30ff 	add.w	r0, r4, #4294967295
 800084e:	f080 8112 	bcs.w	8000a76 <__udivmoddi4+0x27e>
 8000852:	4299      	cmp	r1, r3
 8000854:	f240 810f 	bls.w	8000a76 <__udivmoddi4+0x27e>
 8000858:	3c02      	subs	r4, #2
 800085a:	4463      	add	r3, ip
 800085c:	1a59      	subs	r1, r3, r1
 800085e:	fa1f f38e 	uxth.w	r3, lr
 8000862:	fbb1 f0f7 	udiv	r0, r1, r7
 8000866:	fb07 1110 	mls	r1, r7, r0, r1
 800086a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800086e:	fb00 f606 	mul.w	r6, r0, r6
 8000872:	429e      	cmp	r6, r3
 8000874:	d90a      	bls.n	800088c <__udivmoddi4+0x94>
 8000876:	eb1c 0303 	adds.w	r3, ip, r3
 800087a:	f100 31ff 	add.w	r1, r0, #4294967295
 800087e:	f080 80fc 	bcs.w	8000a7a <__udivmoddi4+0x282>
 8000882:	429e      	cmp	r6, r3
 8000884:	f240 80f9 	bls.w	8000a7a <__udivmoddi4+0x282>
 8000888:	4463      	add	r3, ip
 800088a:	3802      	subs	r0, #2
 800088c:	1b9b      	subs	r3, r3, r6
 800088e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000892:	2100      	movs	r1, #0
 8000894:	b11d      	cbz	r5, 800089e <__udivmoddi4+0xa6>
 8000896:	40d3      	lsrs	r3, r2
 8000898:	2200      	movs	r2, #0
 800089a:	e9c5 3200 	strd	r3, r2, [r5]
 800089e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008a2:	428b      	cmp	r3, r1
 80008a4:	d905      	bls.n	80008b2 <__udivmoddi4+0xba>
 80008a6:	b10d      	cbz	r5, 80008ac <__udivmoddi4+0xb4>
 80008a8:	e9c5 0100 	strd	r0, r1, [r5]
 80008ac:	2100      	movs	r1, #0
 80008ae:	4608      	mov	r0, r1
 80008b0:	e7f5      	b.n	800089e <__udivmoddi4+0xa6>
 80008b2:	fab3 f183 	clz	r1, r3
 80008b6:	2900      	cmp	r1, #0
 80008b8:	d146      	bne.n	8000948 <__udivmoddi4+0x150>
 80008ba:	42a3      	cmp	r3, r4
 80008bc:	d302      	bcc.n	80008c4 <__udivmoddi4+0xcc>
 80008be:	4290      	cmp	r0, r2
 80008c0:	f0c0 80f0 	bcc.w	8000aa4 <__udivmoddi4+0x2ac>
 80008c4:	1a86      	subs	r6, r0, r2
 80008c6:	eb64 0303 	sbc.w	r3, r4, r3
 80008ca:	2001      	movs	r0, #1
 80008cc:	2d00      	cmp	r5, #0
 80008ce:	d0e6      	beq.n	800089e <__udivmoddi4+0xa6>
 80008d0:	e9c5 6300 	strd	r6, r3, [r5]
 80008d4:	e7e3      	b.n	800089e <__udivmoddi4+0xa6>
 80008d6:	2a00      	cmp	r2, #0
 80008d8:	f040 8090 	bne.w	80009fc <__udivmoddi4+0x204>
 80008dc:	eba1 040c 	sub.w	r4, r1, ip
 80008e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80008e4:	fa1f f78c 	uxth.w	r7, ip
 80008e8:	2101      	movs	r1, #1
 80008ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80008ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80008f2:	fb08 4416 	mls	r4, r8, r6, r4
 80008f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80008fa:	fb07 f006 	mul.w	r0, r7, r6
 80008fe:	4298      	cmp	r0, r3
 8000900:	d908      	bls.n	8000914 <__udivmoddi4+0x11c>
 8000902:	eb1c 0303 	adds.w	r3, ip, r3
 8000906:	f106 34ff 	add.w	r4, r6, #4294967295
 800090a:	d202      	bcs.n	8000912 <__udivmoddi4+0x11a>
 800090c:	4298      	cmp	r0, r3
 800090e:	f200 80cd 	bhi.w	8000aac <__udivmoddi4+0x2b4>
 8000912:	4626      	mov	r6, r4
 8000914:	1a1c      	subs	r4, r3, r0
 8000916:	fa1f f38e 	uxth.w	r3, lr
 800091a:	fbb4 f0f8 	udiv	r0, r4, r8
 800091e:	fb08 4410 	mls	r4, r8, r0, r4
 8000922:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000926:	fb00 f707 	mul.w	r7, r0, r7
 800092a:	429f      	cmp	r7, r3
 800092c:	d908      	bls.n	8000940 <__udivmoddi4+0x148>
 800092e:	eb1c 0303 	adds.w	r3, ip, r3
 8000932:	f100 34ff 	add.w	r4, r0, #4294967295
 8000936:	d202      	bcs.n	800093e <__udivmoddi4+0x146>
 8000938:	429f      	cmp	r7, r3
 800093a:	f200 80b0 	bhi.w	8000a9e <__udivmoddi4+0x2a6>
 800093e:	4620      	mov	r0, r4
 8000940:	1bdb      	subs	r3, r3, r7
 8000942:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000946:	e7a5      	b.n	8000894 <__udivmoddi4+0x9c>
 8000948:	f1c1 0620 	rsb	r6, r1, #32
 800094c:	408b      	lsls	r3, r1
 800094e:	fa22 f706 	lsr.w	r7, r2, r6
 8000952:	431f      	orrs	r7, r3
 8000954:	fa20 fc06 	lsr.w	ip, r0, r6
 8000958:	fa04 f301 	lsl.w	r3, r4, r1
 800095c:	ea43 030c 	orr.w	r3, r3, ip
 8000960:	40f4      	lsrs	r4, r6
 8000962:	fa00 f801 	lsl.w	r8, r0, r1
 8000966:	0c38      	lsrs	r0, r7, #16
 8000968:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800096c:	fbb4 fef0 	udiv	lr, r4, r0
 8000970:	fa1f fc87 	uxth.w	ip, r7
 8000974:	fb00 441e 	mls	r4, r0, lr, r4
 8000978:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800097c:	fb0e f90c 	mul.w	r9, lr, ip
 8000980:	45a1      	cmp	r9, r4
 8000982:	fa02 f201 	lsl.w	r2, r2, r1
 8000986:	d90a      	bls.n	800099e <__udivmoddi4+0x1a6>
 8000988:	193c      	adds	r4, r7, r4
 800098a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800098e:	f080 8084 	bcs.w	8000a9a <__udivmoddi4+0x2a2>
 8000992:	45a1      	cmp	r9, r4
 8000994:	f240 8081 	bls.w	8000a9a <__udivmoddi4+0x2a2>
 8000998:	f1ae 0e02 	sub.w	lr, lr, #2
 800099c:	443c      	add	r4, r7
 800099e:	eba4 0409 	sub.w	r4, r4, r9
 80009a2:	fa1f f983 	uxth.w	r9, r3
 80009a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80009aa:	fb00 4413 	mls	r4, r0, r3, r4
 80009ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80009b6:	45a4      	cmp	ip, r4
 80009b8:	d907      	bls.n	80009ca <__udivmoddi4+0x1d2>
 80009ba:	193c      	adds	r4, r7, r4
 80009bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80009c0:	d267      	bcs.n	8000a92 <__udivmoddi4+0x29a>
 80009c2:	45a4      	cmp	ip, r4
 80009c4:	d965      	bls.n	8000a92 <__udivmoddi4+0x29a>
 80009c6:	3b02      	subs	r3, #2
 80009c8:	443c      	add	r4, r7
 80009ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80009ce:	fba0 9302 	umull	r9, r3, r0, r2
 80009d2:	eba4 040c 	sub.w	r4, r4, ip
 80009d6:	429c      	cmp	r4, r3
 80009d8:	46ce      	mov	lr, r9
 80009da:	469c      	mov	ip, r3
 80009dc:	d351      	bcc.n	8000a82 <__udivmoddi4+0x28a>
 80009de:	d04e      	beq.n	8000a7e <__udivmoddi4+0x286>
 80009e0:	b155      	cbz	r5, 80009f8 <__udivmoddi4+0x200>
 80009e2:	ebb8 030e 	subs.w	r3, r8, lr
 80009e6:	eb64 040c 	sbc.w	r4, r4, ip
 80009ea:	fa04 f606 	lsl.w	r6, r4, r6
 80009ee:	40cb      	lsrs	r3, r1
 80009f0:	431e      	orrs	r6, r3
 80009f2:	40cc      	lsrs	r4, r1
 80009f4:	e9c5 6400 	strd	r6, r4, [r5]
 80009f8:	2100      	movs	r1, #0
 80009fa:	e750      	b.n	800089e <__udivmoddi4+0xa6>
 80009fc:	f1c2 0320 	rsb	r3, r2, #32
 8000a00:	fa20 f103 	lsr.w	r1, r0, r3
 8000a04:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a08:	fa24 f303 	lsr.w	r3, r4, r3
 8000a0c:	4094      	lsls	r4, r2
 8000a0e:	430c      	orrs	r4, r1
 8000a10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a14:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a18:	fa1f f78c 	uxth.w	r7, ip
 8000a1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a20:	fb08 3110 	mls	r1, r8, r0, r3
 8000a24:	0c23      	lsrs	r3, r4, #16
 8000a26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a2a:	fb00 f107 	mul.w	r1, r0, r7
 8000a2e:	4299      	cmp	r1, r3
 8000a30:	d908      	bls.n	8000a44 <__udivmoddi4+0x24c>
 8000a32:	eb1c 0303 	adds.w	r3, ip, r3
 8000a36:	f100 36ff 	add.w	r6, r0, #4294967295
 8000a3a:	d22c      	bcs.n	8000a96 <__udivmoddi4+0x29e>
 8000a3c:	4299      	cmp	r1, r3
 8000a3e:	d92a      	bls.n	8000a96 <__udivmoddi4+0x29e>
 8000a40:	3802      	subs	r0, #2
 8000a42:	4463      	add	r3, ip
 8000a44:	1a5b      	subs	r3, r3, r1
 8000a46:	b2a4      	uxth	r4, r4
 8000a48:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a4c:	fb08 3311 	mls	r3, r8, r1, r3
 8000a50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a54:	fb01 f307 	mul.w	r3, r1, r7
 8000a58:	42a3      	cmp	r3, r4
 8000a5a:	d908      	bls.n	8000a6e <__udivmoddi4+0x276>
 8000a5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000a60:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a64:	d213      	bcs.n	8000a8e <__udivmoddi4+0x296>
 8000a66:	42a3      	cmp	r3, r4
 8000a68:	d911      	bls.n	8000a8e <__udivmoddi4+0x296>
 8000a6a:	3902      	subs	r1, #2
 8000a6c:	4464      	add	r4, ip
 8000a6e:	1ae4      	subs	r4, r4, r3
 8000a70:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000a74:	e739      	b.n	80008ea <__udivmoddi4+0xf2>
 8000a76:	4604      	mov	r4, r0
 8000a78:	e6f0      	b.n	800085c <__udivmoddi4+0x64>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e706      	b.n	800088c <__udivmoddi4+0x94>
 8000a7e:	45c8      	cmp	r8, r9
 8000a80:	d2ae      	bcs.n	80009e0 <__udivmoddi4+0x1e8>
 8000a82:	ebb9 0e02 	subs.w	lr, r9, r2
 8000a86:	eb63 0c07 	sbc.w	ip, r3, r7
 8000a8a:	3801      	subs	r0, #1
 8000a8c:	e7a8      	b.n	80009e0 <__udivmoddi4+0x1e8>
 8000a8e:	4631      	mov	r1, r6
 8000a90:	e7ed      	b.n	8000a6e <__udivmoddi4+0x276>
 8000a92:	4603      	mov	r3, r0
 8000a94:	e799      	b.n	80009ca <__udivmoddi4+0x1d2>
 8000a96:	4630      	mov	r0, r6
 8000a98:	e7d4      	b.n	8000a44 <__udivmoddi4+0x24c>
 8000a9a:	46d6      	mov	lr, sl
 8000a9c:	e77f      	b.n	800099e <__udivmoddi4+0x1a6>
 8000a9e:	4463      	add	r3, ip
 8000aa0:	3802      	subs	r0, #2
 8000aa2:	e74d      	b.n	8000940 <__udivmoddi4+0x148>
 8000aa4:	4606      	mov	r6, r0
 8000aa6:	4623      	mov	r3, r4
 8000aa8:	4608      	mov	r0, r1
 8000aaa:	e70f      	b.n	80008cc <__udivmoddi4+0xd4>
 8000aac:	3e02      	subs	r6, #2
 8000aae:	4463      	add	r3, ip
 8000ab0:	e730      	b.n	8000914 <__udivmoddi4+0x11c>
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_idiv0>:
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <LSM6DS3_Init>:

void LSM6DS3_Init(LSM6DS3* sensor, LSM6DS3_Config* config, SPI_HandleTypeDef* spi,  /* set the configuration parameters that need to be set once */
		GPIO_TypeDef* cs_port, uint16_t cs_pin,
		GPIO_TypeDef* int1_port, uint16_t int1_pin,
		GPIO_TypeDef* int2_port, uint16_t int2_pin)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	60f8      	str	r0, [r7, #12]
 8000ac0:	60b9      	str	r1, [r7, #8]
 8000ac2:	607a      	str	r2, [r7, #4]
 8000ac4:	603b      	str	r3, [r7, #0]
	sensor->config = config;
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	68ba      	ldr	r2, [r7, #8]
 8000aca:	61da      	str	r2, [r3, #28]
	sensor->spi = spi;
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	601a      	str	r2, [r3, #0]
	sensor->cs_port = cs_port;
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	683a      	ldr	r2, [r7, #0]
 8000ad6:	605a      	str	r2, [r3, #4]
	sensor->cs_pin = cs_pin;
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	8b3a      	ldrh	r2, [r7, #24]
 8000adc:	811a      	strh	r2, [r3, #8]
	sensor->int1_port = int1_port;
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	69fa      	ldr	r2, [r7, #28]
 8000ae2:	60da      	str	r2, [r3, #12]
	sensor->int1_pin = int1_pin;
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	8c3a      	ldrh	r2, [r7, #32]
 8000ae8:	821a      	strh	r2, [r3, #16]
	sensor->int2_port = int2_port;
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000aee:	615a      	str	r2, [r3, #20]
	sensor->int2_pin = int2_pin;
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8000af4:	831a      	strh	r2, [r3, #24]

	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 8000af6:	8b3b      	ldrh	r3, [r7, #24]
 8000af8:	2201      	movs	r2, #1
 8000afa:	4619      	mov	r1, r3
 8000afc:	6838      	ldr	r0, [r7, #0]
 8000afe:	f00a fea3 	bl	800b848 <HAL_GPIO_WritePin>
}
 8000b02:	bf00      	nop
 8000b04:	3710      	adds	r7, #16
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop

08000b0c <LSM6DS3_TestCommunication>:


uint32_t LSM6DS3_TestCommunication(LSM6DS3* sensor)  /* check that the sensor is connected by querying its device ID */
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
	uint8_t reg_data;
	HAL_StatusTypeDef status = LSM6DS3_ReadRegister(sensor, LSM6DS3_REG_WHO_AM_I, &reg_data);
 8000b14:	f107 030e 	add.w	r3, r7, #14
 8000b18:	461a      	mov	r2, r3
 8000b1a:	210f      	movs	r1, #15
 8000b1c:	6878      	ldr	r0, [r7, #4]
 8000b1e:	f000 faf7 	bl	8001110 <LSM6DS3_ReadRegister>
 8000b22:	4603      	mov	r3, r0
 8000b24:	73fb      	strb	r3, [r7, #15]
	if (status == HAL_OK && reg_data == LSM6DS3_DEVICE_ID)
 8000b26:	7bfb      	ldrb	r3, [r7, #15]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d104      	bne.n	8000b36 <LSM6DS3_TestCommunication+0x2a>
 8000b2c:	7bbb      	ldrb	r3, [r7, #14]
 8000b2e:	2b6a      	cmp	r3, #106	@ 0x6a
 8000b30:	d101      	bne.n	8000b36 <LSM6DS3_TestCommunication+0x2a>
		return 1;
 8000b32:	2301      	movs	r3, #1
 8000b34:	e000      	b.n	8000b38 <LSM6DS3_TestCommunication+0x2c>
	return 0;
 8000b36:	2300      	movs	r3, #0
}
 8000b38:	4618      	mov	r0, r3
 8000b3a:	3710      	adds	r7, #16
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <LSM6DS3_Configure>:

/* configure the sensor */
/* this should be called each time we change a sensor setting so the chip can be updated */
void LSM6DS3_Configure(LSM6DS3* sensor)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
	LSM6DS3_StopAccel(sensor);  /* disable the sensor before messing with the parameters */
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f000 f9a9 	bl	8000ea0 <LSM6DS3_StopAccel>
	LSM6DS3_StopGyro(sensor);
 8000b4e:	6878      	ldr	r0, [r7, #4]
 8000b50:	f000 f9b4 	bl	8000ebc <LSM6DS3_StopGyro>

	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_INT1_CTRL, 0x01);  /* INT1 set when accel data ready (p. 59) */
 8000b54:	2201      	movs	r2, #1
 8000b56:	210d      	movs	r1, #13
 8000b58:	6878      	ldr	r0, [r7, #4]
 8000b5a:	f000 fb0d 	bl	8001178 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_INT2_CTRL, 0x02);  /* INT2 set when gyro data ready (p. 60) */
 8000b5e:	2202      	movs	r2, #2
 8000b60:	210e      	movs	r1, #14
 8000b62:	6878      	ldr	r0, [r7, #4]
 8000b64:	f000 fb08 	bl	8001178 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL4_C, 0b00000100);  /* disable the I2C interface, also disables the gyro LPF1 (p. 64) */
 8000b68:	2204      	movs	r2, #4
 8000b6a:	2113      	movs	r1, #19
 8000b6c:	6878      	ldr	r0, [r7, #4]
 8000b6e:	f000 fb03 	bl	8001178 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL6_C, 0b00000000);  /* sets the user offset weights to 2^(-10) g/LSB and the gyro LPF bandwidth (p. 66) */
 8000b72:	2200      	movs	r2, #0
 8000b74:	2115      	movs	r1, #21
 8000b76:	6878      	ldr	r0, [r7, #4]
 8000b78:	f000 fafe 	bl	8001178 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL7_G, 0b00000000);  /* disables the gyro HPF (p. 67) */
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2116      	movs	r1, #22
 8000b80:	6878      	ldr	r0, [r7, #4]
 8000b82:	f000 faf9 	bl	8001178 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL8_XL, 0b00000000);  /* acceleration filters, configured to keep us on the LPF1 path (p. 67) */
 8000b86:	2200      	movs	r2, #0
 8000b88:	2117      	movs	r1, #23
 8000b8a:	6878      	ldr	r0, [r7, #4]
 8000b8c:	f000 faf4 	bl	8001178 <LSM6DS3_WriteRegister>

	LSM6DS3_WriteOffsets(sensor);
 8000b90:	6878      	ldr	r0, [r7, #4]
 8000b92:	f000 f805 	bl	8000ba0 <LSM6DS3_WriteOffsets>
}
 8000b96:	bf00      	nop
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop

08000ba0 <LSM6DS3_WriteOffsets>:


void LSM6DS3_WriteOffsets(LSM6DS3* sensor)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
	/* x, y, z are the DC offsets of the sensor in g */
	/* this function will write to the user offset registers of the accelerometer chip to correct the offset */
	/* we assume the weight of the user offsets is 2^(-10) g/LSB */

	int8_t x_b = (int8_t)(sensor->config->usr_offset_x / 0.0009765625f);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	69db      	ldr	r3, [r3, #28]
 8000bac:	ed93 7a00 	vldr	s14, [r3]
 8000bb0:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8000c28 <LSM6DS3_WriteOffsets+0x88>
 8000bb4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bb8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000bbc:	edc7 7a00 	vstr	s15, [r7]
 8000bc0:	783b      	ldrb	r3, [r7, #0]
 8000bc2:	73fb      	strb	r3, [r7, #15]
	int8_t y_b = (int8_t)(sensor->config->usr_offset_y / 0.0009765625f);
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	69db      	ldr	r3, [r3, #28]
 8000bc8:	ed93 7a01 	vldr	s14, [r3, #4]
 8000bcc:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8000c28 <LSM6DS3_WriteOffsets+0x88>
 8000bd0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bd4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000bd8:	edc7 7a00 	vstr	s15, [r7]
 8000bdc:	783b      	ldrb	r3, [r7, #0]
 8000bde:	73bb      	strb	r3, [r7, #14]
	int8_t z_b = (int8_t)(sensor->config->usr_offset_z / 0.0009765625f);
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	69db      	ldr	r3, [r3, #28]
 8000be4:	ed93 7a02 	vldr	s14, [r3, #8]
 8000be8:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8000c28 <LSM6DS3_WriteOffsets+0x88>
 8000bec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bf0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000bf4:	edc7 7a00 	vstr	s15, [r7]
 8000bf8:	783b      	ldrb	r3, [r7, #0]
 8000bfa:	737b      	strb	r3, [r7, #13]

	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_X_OFS_USR, x_b);
 8000bfc:	7bfb      	ldrb	r3, [r7, #15]
 8000bfe:	461a      	mov	r2, r3
 8000c00:	2173      	movs	r1, #115	@ 0x73
 8000c02:	6878      	ldr	r0, [r7, #4]
 8000c04:	f000 fab8 	bl	8001178 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_Y_OFS_USR, y_b);
 8000c08:	7bbb      	ldrb	r3, [r7, #14]
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	2174      	movs	r1, #116	@ 0x74
 8000c0e:	6878      	ldr	r0, [r7, #4]
 8000c10:	f000 fab2 	bl	8001178 <LSM6DS3_WriteRegister>
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_Z_OFS_USR, z_b);
 8000c14:	7b7b      	ldrb	r3, [r7, #13]
 8000c16:	461a      	mov	r2, r3
 8000c18:	2175      	movs	r1, #117	@ 0x75
 8000c1a:	6878      	ldr	r0, [r7, #4]
 8000c1c:	f000 faac 	bl	8001178 <LSM6DS3_WriteRegister>
}
 8000c20:	bf00      	nop
 8000c22:	3710      	adds	r7, #16
 8000c24:	46bd      	mov	sp, r7
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	3a800000 	.word	0x3a800000

08000c2c <LSM6DS3_StartAccel>:


void LSM6DS3_StartAccel(LSM6DS3* sensor)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
	uint8_t odr_data;
	switch(sensor->config->accel_odr_hz)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	69db      	ldr	r3, [r3, #28]
 8000c38:	68db      	ldr	r3, [r3, #12]
 8000c3a:	f641 2204 	movw	r2, #6660	@ 0x1a04
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d04d      	beq.n	8000cde <LSM6DS3_StartAccel+0xb2>
 8000c42:	f641 2204 	movw	r2, #6660	@ 0x1a04
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d84c      	bhi.n	8000ce4 <LSM6DS3_StartAccel+0xb8>
 8000c4a:	f640 5202 	movw	r2, #3330	@ 0xd02
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d042      	beq.n	8000cd8 <LSM6DS3_StartAccel+0xac>
 8000c52:	f640 5202 	movw	r2, #3330	@ 0xd02
 8000c56:	4293      	cmp	r3, r2
 8000c58:	d844      	bhi.n	8000ce4 <LSM6DS3_StartAccel+0xb8>
 8000c5a:	f240 627c 	movw	r2, #1660	@ 0x67c
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d037      	beq.n	8000cd2 <LSM6DS3_StartAccel+0xa6>
 8000c62:	f240 627c 	movw	r2, #1660	@ 0x67c
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d83c      	bhi.n	8000ce4 <LSM6DS3_StartAccel+0xb8>
 8000c6a:	f240 3241 	movw	r2, #833	@ 0x341
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d02c      	beq.n	8000ccc <LSM6DS3_StartAccel+0xa0>
 8000c72:	f240 3241 	movw	r2, #833	@ 0x341
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d834      	bhi.n	8000ce4 <LSM6DS3_StartAccel+0xb8>
 8000c7a:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8000c7e:	d022      	beq.n	8000cc6 <LSM6DS3_StartAccel+0x9a>
 8000c80:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8000c84:	d82e      	bhi.n	8000ce4 <LSM6DS3_StartAccel+0xb8>
 8000c86:	2bd0      	cmp	r3, #208	@ 0xd0
 8000c88:	d01a      	beq.n	8000cc0 <LSM6DS3_StartAccel+0x94>
 8000c8a:	2bd0      	cmp	r3, #208	@ 0xd0
 8000c8c:	d82a      	bhi.n	8000ce4 <LSM6DS3_StartAccel+0xb8>
 8000c8e:	2b68      	cmp	r3, #104	@ 0x68
 8000c90:	d013      	beq.n	8000cba <LSM6DS3_StartAccel+0x8e>
 8000c92:	2b68      	cmp	r3, #104	@ 0x68
 8000c94:	d826      	bhi.n	8000ce4 <LSM6DS3_StartAccel+0xb8>
 8000c96:	2b34      	cmp	r3, #52	@ 0x34
 8000c98:	d00c      	beq.n	8000cb4 <LSM6DS3_StartAccel+0x88>
 8000c9a:	2b34      	cmp	r3, #52	@ 0x34
 8000c9c:	d822      	bhi.n	8000ce4 <LSM6DS3_StartAccel+0xb8>
 8000c9e:	2b0d      	cmp	r3, #13
 8000ca0:	d002      	beq.n	8000ca8 <LSM6DS3_StartAccel+0x7c>
 8000ca2:	2b1a      	cmp	r3, #26
 8000ca4:	d003      	beq.n	8000cae <LSM6DS3_StartAccel+0x82>
 8000ca6:	e01d      	b.n	8000ce4 <LSM6DS3_StartAccel+0xb8>
	{
	case 13:
		odr_data = LSM6DS3_ACCEL_ODR_13HZ;
 8000ca8:	2310      	movs	r3, #16
 8000caa:	73fb      	strb	r3, [r7, #15]
		break;
 8000cac:	e01d      	b.n	8000cea <LSM6DS3_StartAccel+0xbe>
	case 26:
		odr_data = LSM6DS3_ACCEL_ODR_26HZ;
 8000cae:	2320      	movs	r3, #32
 8000cb0:	73fb      	strb	r3, [r7, #15]
		break;
 8000cb2:	e01a      	b.n	8000cea <LSM6DS3_StartAccel+0xbe>
	case 52:
		odr_data = LSM6DS3_ACCEL_ODR_52HZ;
 8000cb4:	2330      	movs	r3, #48	@ 0x30
 8000cb6:	73fb      	strb	r3, [r7, #15]
		break;
 8000cb8:	e017      	b.n	8000cea <LSM6DS3_StartAccel+0xbe>
	case 104:
		odr_data = LSM6DS3_ACCEL_ODR_104HZ;
 8000cba:	2340      	movs	r3, #64	@ 0x40
 8000cbc:	73fb      	strb	r3, [r7, #15]
		break;
 8000cbe:	e014      	b.n	8000cea <LSM6DS3_StartAccel+0xbe>
	case 208:
		odr_data = LSM6DS3_ACCEL_ODR_208HZ;
 8000cc0:	2350      	movs	r3, #80	@ 0x50
 8000cc2:	73fb      	strb	r3, [r7, #15]
		break;
 8000cc4:	e011      	b.n	8000cea <LSM6DS3_StartAccel+0xbe>
	case 416:
		odr_data = LSM6DS3_ACCEL_ODR_416HZ;
 8000cc6:	2360      	movs	r3, #96	@ 0x60
 8000cc8:	73fb      	strb	r3, [r7, #15]
		break;
 8000cca:	e00e      	b.n	8000cea <LSM6DS3_StartAccel+0xbe>
	case 833:
		odr_data = LSM6DS3_ACCEL_ODR_833HZ;
 8000ccc:	2370      	movs	r3, #112	@ 0x70
 8000cce:	73fb      	strb	r3, [r7, #15]
		break;
 8000cd0:	e00b      	b.n	8000cea <LSM6DS3_StartAccel+0xbe>
	case 1660:
		odr_data = LSM6DS3_ACCEL_ODR_1660HZ;
 8000cd2:	2380      	movs	r3, #128	@ 0x80
 8000cd4:	73fb      	strb	r3, [r7, #15]
		break;
 8000cd6:	e008      	b.n	8000cea <LSM6DS3_StartAccel+0xbe>
	case 3330:
		odr_data = LSM6DS3_ACCEL_ODR_3330HZ;
 8000cd8:	2390      	movs	r3, #144	@ 0x90
 8000cda:	73fb      	strb	r3, [r7, #15]
		break;
 8000cdc:	e005      	b.n	8000cea <LSM6DS3_StartAccel+0xbe>
	case 6660:
		odr_data = LSM6DS3_ACCEL_ODR_6660HZ;
 8000cde:	23a0      	movs	r3, #160	@ 0xa0
 8000ce0:	73fb      	strb	r3, [r7, #15]
		break;
 8000ce2:	e002      	b.n	8000cea <LSM6DS3_StartAccel+0xbe>
	default:
		odr_data = LSM6DS3_ACCEL_ODR_DISABLE;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	73fb      	strb	r3, [r7, #15]
		break;
 8000ce8:	bf00      	nop
	}

	uint8_t range_data;
	switch(sensor->config->g_range)
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	69db      	ldr	r3, [r3, #28]
 8000cee:	691b      	ldr	r3, [r3, #16]
 8000cf0:	3b02      	subs	r3, #2
 8000cf2:	2b0e      	cmp	r3, #14
 8000cf4:	d82c      	bhi.n	8000d50 <LSM6DS3_StartAccel+0x124>
 8000cf6:	a201      	add	r2, pc, #4	@ (adr r2, 8000cfc <LSM6DS3_StartAccel+0xd0>)
 8000cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cfc:	08000d39 	.word	0x08000d39
 8000d00:	08000d51 	.word	0x08000d51
 8000d04:	08000d3f 	.word	0x08000d3f
 8000d08:	08000d51 	.word	0x08000d51
 8000d0c:	08000d51 	.word	0x08000d51
 8000d10:	08000d51 	.word	0x08000d51
 8000d14:	08000d45 	.word	0x08000d45
 8000d18:	08000d51 	.word	0x08000d51
 8000d1c:	08000d51 	.word	0x08000d51
 8000d20:	08000d51 	.word	0x08000d51
 8000d24:	08000d51 	.word	0x08000d51
 8000d28:	08000d51 	.word	0x08000d51
 8000d2c:	08000d51 	.word	0x08000d51
 8000d30:	08000d51 	.word	0x08000d51
 8000d34:	08000d4b 	.word	0x08000d4b
	{
	case 2:
		range_data = LSM6DS3_G_RANGE_2;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	73bb      	strb	r3, [r7, #14]
		break;
 8000d3c:	e00b      	b.n	8000d56 <LSM6DS3_StartAccel+0x12a>
	case 4:
		range_data = LSM6DS3_G_RANGE_4;
 8000d3e:	2308      	movs	r3, #8
 8000d40:	73bb      	strb	r3, [r7, #14]
		break;
 8000d42:	e008      	b.n	8000d56 <LSM6DS3_StartAccel+0x12a>
	case 8:
		range_data = LSM6DS3_G_RANGE_8;
 8000d44:	230c      	movs	r3, #12
 8000d46:	73bb      	strb	r3, [r7, #14]
		break;
 8000d48:	e005      	b.n	8000d56 <LSM6DS3_StartAccel+0x12a>
	case 16:
		range_data = LSM6DS3_G_RANGE_16;
 8000d4a:	2304      	movs	r3, #4
 8000d4c:	73bb      	strb	r3, [r7, #14]
		break;
 8000d4e:	e002      	b.n	8000d56 <LSM6DS3_StartAccel+0x12a>
	default:
		range_data = LSM6DS3_G_RANGE_2;
 8000d50:	2300      	movs	r3, #0
 8000d52:	73bb      	strb	r3, [r7, #14]
		break;
 8000d54:	bf00      	nop
	}

	/* this register also contains LPF1_BW_SEL, here we will set BW to ODR/2 */
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL1_XL, (odr_data | range_data));
 8000d56:	7bfa      	ldrb	r2, [r7, #15]
 8000d58:	7bbb      	ldrb	r3, [r7, #14]
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	461a      	mov	r2, r3
 8000d60:	2110      	movs	r1, #16
 8000d62:	6878      	ldr	r0, [r7, #4]
 8000d64:	f000 fa08 	bl	8001178 <LSM6DS3_WriteRegister>
}
 8000d68:	bf00      	nop
 8000d6a:	3710      	adds	r7, #16
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <LSM6DS3_StartGyro>:


void LSM6DS3_StartGyro(LSM6DS3* sensor)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b084      	sub	sp, #16
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
	uint8_t odr_data;
	switch(sensor->config->gyro_odr_hz)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	69db      	ldr	r3, [r3, #28]
 8000d7c:	695b      	ldr	r3, [r3, #20]
 8000d7e:	f641 2204 	movw	r2, #6660	@ 0x1a04
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d04d      	beq.n	8000e22 <LSM6DS3_StartGyro+0xb2>
 8000d86:	f641 2204 	movw	r2, #6660	@ 0x1a04
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d84c      	bhi.n	8000e28 <LSM6DS3_StartGyro+0xb8>
 8000d8e:	f640 5202 	movw	r2, #3330	@ 0xd02
 8000d92:	4293      	cmp	r3, r2
 8000d94:	d042      	beq.n	8000e1c <LSM6DS3_StartGyro+0xac>
 8000d96:	f640 5202 	movw	r2, #3330	@ 0xd02
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d844      	bhi.n	8000e28 <LSM6DS3_StartGyro+0xb8>
 8000d9e:	f240 627c 	movw	r2, #1660	@ 0x67c
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d037      	beq.n	8000e16 <LSM6DS3_StartGyro+0xa6>
 8000da6:	f240 627c 	movw	r2, #1660	@ 0x67c
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d83c      	bhi.n	8000e28 <LSM6DS3_StartGyro+0xb8>
 8000dae:	f240 3241 	movw	r2, #833	@ 0x341
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d02c      	beq.n	8000e10 <LSM6DS3_StartGyro+0xa0>
 8000db6:	f240 3241 	movw	r2, #833	@ 0x341
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d834      	bhi.n	8000e28 <LSM6DS3_StartGyro+0xb8>
 8000dbe:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8000dc2:	d022      	beq.n	8000e0a <LSM6DS3_StartGyro+0x9a>
 8000dc4:	f5b3 7fd0 	cmp.w	r3, #416	@ 0x1a0
 8000dc8:	d82e      	bhi.n	8000e28 <LSM6DS3_StartGyro+0xb8>
 8000dca:	2bd0      	cmp	r3, #208	@ 0xd0
 8000dcc:	d01a      	beq.n	8000e04 <LSM6DS3_StartGyro+0x94>
 8000dce:	2bd0      	cmp	r3, #208	@ 0xd0
 8000dd0:	d82a      	bhi.n	8000e28 <LSM6DS3_StartGyro+0xb8>
 8000dd2:	2b68      	cmp	r3, #104	@ 0x68
 8000dd4:	d013      	beq.n	8000dfe <LSM6DS3_StartGyro+0x8e>
 8000dd6:	2b68      	cmp	r3, #104	@ 0x68
 8000dd8:	d826      	bhi.n	8000e28 <LSM6DS3_StartGyro+0xb8>
 8000dda:	2b34      	cmp	r3, #52	@ 0x34
 8000ddc:	d00c      	beq.n	8000df8 <LSM6DS3_StartGyro+0x88>
 8000dde:	2b34      	cmp	r3, #52	@ 0x34
 8000de0:	d822      	bhi.n	8000e28 <LSM6DS3_StartGyro+0xb8>
 8000de2:	2b0d      	cmp	r3, #13
 8000de4:	d002      	beq.n	8000dec <LSM6DS3_StartGyro+0x7c>
 8000de6:	2b1a      	cmp	r3, #26
 8000de8:	d003      	beq.n	8000df2 <LSM6DS3_StartGyro+0x82>
 8000dea:	e01d      	b.n	8000e28 <LSM6DS3_StartGyro+0xb8>
	{
	case 13:
		odr_data = LSM6DS3_GYRO_ODR_13HZ;
 8000dec:	2310      	movs	r3, #16
 8000dee:	73fb      	strb	r3, [r7, #15]
		break;
 8000df0:	e01d      	b.n	8000e2e <LSM6DS3_StartGyro+0xbe>
	case 26:
		odr_data = LSM6DS3_GYRO_ODR_26HZ;
 8000df2:	2320      	movs	r3, #32
 8000df4:	73fb      	strb	r3, [r7, #15]
		break;
 8000df6:	e01a      	b.n	8000e2e <LSM6DS3_StartGyro+0xbe>
	case 52:
		odr_data = LSM6DS3_GYRO_ODR_52HZ;
 8000df8:	2330      	movs	r3, #48	@ 0x30
 8000dfa:	73fb      	strb	r3, [r7, #15]
		break;
 8000dfc:	e017      	b.n	8000e2e <LSM6DS3_StartGyro+0xbe>
	case 104:
		odr_data = LSM6DS3_GYRO_ODR_104HZ;
 8000dfe:	2340      	movs	r3, #64	@ 0x40
 8000e00:	73fb      	strb	r3, [r7, #15]
		break;
 8000e02:	e014      	b.n	8000e2e <LSM6DS3_StartGyro+0xbe>
	case 208:
		odr_data = LSM6DS3_GYRO_ODR_208HZ;
 8000e04:	2350      	movs	r3, #80	@ 0x50
 8000e06:	73fb      	strb	r3, [r7, #15]
		break;
 8000e08:	e011      	b.n	8000e2e <LSM6DS3_StartGyro+0xbe>
	case 416:
		odr_data = LSM6DS3_GYRO_ODR_416HZ;
 8000e0a:	2360      	movs	r3, #96	@ 0x60
 8000e0c:	73fb      	strb	r3, [r7, #15]
		break;
 8000e0e:	e00e      	b.n	8000e2e <LSM6DS3_StartGyro+0xbe>
	case 833:
		odr_data = LSM6DS3_GYRO_ODR_833HZ;
 8000e10:	2370      	movs	r3, #112	@ 0x70
 8000e12:	73fb      	strb	r3, [r7, #15]
		break;
 8000e14:	e00b      	b.n	8000e2e <LSM6DS3_StartGyro+0xbe>
	case 1660:
		odr_data = LSM6DS3_GYRO_ODR_1660HZ;
 8000e16:	2380      	movs	r3, #128	@ 0x80
 8000e18:	73fb      	strb	r3, [r7, #15]
		break;
 8000e1a:	e008      	b.n	8000e2e <LSM6DS3_StartGyro+0xbe>
	case 3330:
		odr_data = LSM6DS3_GYRO_ODR_3330HZ;
 8000e1c:	2390      	movs	r3, #144	@ 0x90
 8000e1e:	73fb      	strb	r3, [r7, #15]
		break;
 8000e20:	e005      	b.n	8000e2e <LSM6DS3_StartGyro+0xbe>
	case 6660:
		odr_data = LSM6DS3_GYRO_ODR_6660HZ;
 8000e22:	23a0      	movs	r3, #160	@ 0xa0
 8000e24:	73fb      	strb	r3, [r7, #15]
		break;
 8000e26:	e002      	b.n	8000e2e <LSM6DS3_StartGyro+0xbe>
	default:
		odr_data = LSM6DS3_GYRO_ODR_DISABLE;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	73fb      	strb	r3, [r7, #15]
		break;
 8000e2c:	bf00      	nop
	}

	uint8_t range_data;
	switch(sensor->config->dps_range)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	69db      	ldr	r3, [r3, #28]
 8000e32:	699b      	ldr	r3, [r3, #24]
 8000e34:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000e38:	d01f      	beq.n	8000e7a <LSM6DS3_StartGyro+0x10a>
 8000e3a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000e3e:	d81f      	bhi.n	8000e80 <LSM6DS3_StartGyro+0x110>
 8000e40:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e44:	d016      	beq.n	8000e74 <LSM6DS3_StartGyro+0x104>
 8000e46:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e4a:	d819      	bhi.n	8000e80 <LSM6DS3_StartGyro+0x110>
 8000e4c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000e50:	d00d      	beq.n	8000e6e <LSM6DS3_StartGyro+0xfe>
 8000e52:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000e56:	d813      	bhi.n	8000e80 <LSM6DS3_StartGyro+0x110>
 8000e58:	2b7d      	cmp	r3, #125	@ 0x7d
 8000e5a:	d002      	beq.n	8000e62 <LSM6DS3_StartGyro+0xf2>
 8000e5c:	2bf5      	cmp	r3, #245	@ 0xf5
 8000e5e:	d003      	beq.n	8000e68 <LSM6DS3_StartGyro+0xf8>
 8000e60:	e00e      	b.n	8000e80 <LSM6DS3_StartGyro+0x110>
	{
	case 125:
		range_data = LSM6DS3_DPS_RANGE_125;
 8000e62:	2302      	movs	r3, #2
 8000e64:	73bb      	strb	r3, [r7, #14]
		break;
 8000e66:	e00e      	b.n	8000e86 <LSM6DS3_StartGyro+0x116>
	case 245:
		range_data = LSM6DS3_DPS_RANGE_245;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	73bb      	strb	r3, [r7, #14]
		break;
 8000e6c:	e00b      	b.n	8000e86 <LSM6DS3_StartGyro+0x116>
	case 500:
		range_data = LSM6DS3_DPS_RANGE_500;
 8000e6e:	2304      	movs	r3, #4
 8000e70:	73bb      	strb	r3, [r7, #14]
		break;
 8000e72:	e008      	b.n	8000e86 <LSM6DS3_StartGyro+0x116>
	case 1000:
		range_data = LSM6DS3_DPS_RANGE_1000;
 8000e74:	2308      	movs	r3, #8
 8000e76:	73bb      	strb	r3, [r7, #14]
		break;
 8000e78:	e005      	b.n	8000e86 <LSM6DS3_StartGyro+0x116>
	case 2000:
		range_data = LSM6DS3_DPS_RANGE_2000;
 8000e7a:	230c      	movs	r3, #12
 8000e7c:	73bb      	strb	r3, [r7, #14]
		break;
 8000e7e:	e002      	b.n	8000e86 <LSM6DS3_StartGyro+0x116>
	default:
		range_data = LSM6DS3_DPS_RANGE_245;
 8000e80:	2300      	movs	r3, #0
 8000e82:	73bb      	strb	r3, [r7, #14]
		break;
 8000e84:	bf00      	nop
	}

	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL2_G, (odr_data | range_data));
 8000e86:	7bfa      	ldrb	r2, [r7, #15]
 8000e88:	7bbb      	ldrb	r3, [r7, #14]
 8000e8a:	4313      	orrs	r3, r2
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	461a      	mov	r2, r3
 8000e90:	2111      	movs	r1, #17
 8000e92:	6878      	ldr	r0, [r7, #4]
 8000e94:	f000 f970 	bl	8001178 <LSM6DS3_WriteRegister>
}
 8000e98:	bf00      	nop
 8000e9a:	3710      	adds	r7, #16
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <LSM6DS3_StopAccel>:


void LSM6DS3_StopAccel(LSM6DS3* sensor)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL1_XL, LSM6DS3_ACCEL_ODR_DISABLE);  /* power down accel. (p. 61) */
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2110      	movs	r1, #16
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f000 f963 	bl	8001178 <LSM6DS3_WriteRegister>
}
 8000eb2:	bf00      	nop
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop

08000ebc <LSM6DS3_StopGyro>:


void LSM6DS3_StopGyro(LSM6DS3* sensor)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
	(void)LSM6DS3_WriteRegister(sensor, LSM6DS3_REG_CTRL2_G, LSM6DS3_GYRO_ODR_DISABLE);  /* power down gyro. (p. 62) */
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	2111      	movs	r1, #17
 8000ec8:	6878      	ldr	r0, [r7, #4]
 8000eca:	f000 f955 	bl	8001178 <LSM6DS3_WriteRegister>
}
 8000ece:	bf00      	nop
 8000ed0:	3708      	adds	r7, #8
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop

08000ed8 <LSM6DS3_ReadAccel>:


void LSM6DS3_ReadAccel(LSM6DS3* sensor, float* x, float* y, float * z)
{
 8000ed8:	b590      	push	{r4, r7, lr}
 8000eda:	b08d      	sub	sp, #52	@ 0x34
 8000edc:	af02      	add	r7, sp, #8
 8000ede:	60f8      	str	r0, [r7, #12]
 8000ee0:	60b9      	str	r1, [r7, #8]
 8000ee2:	607a      	str	r2, [r7, #4]
 8000ee4:	603b      	str	r3, [r7, #0]
	/* get the acceleration in g */

	/* read multiple bytes corresponding to the raw accelerometer data */
	uint8_t tx_buf[7] = {(LSM6DS3_REG_OUTX_L_XL | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8000ee6:	4a41      	ldr	r2, [pc, #260]	@ (8000fec <LSM6DS3_ReadAccel+0x114>)
 8000ee8:	f107 0318 	add.w	r3, r7, #24
 8000eec:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ef0:	6018      	str	r0, [r3, #0]
 8000ef2:	3304      	adds	r3, #4
 8000ef4:	8019      	strh	r1, [r3, #0]
 8000ef6:	3302      	adds	r3, #2
 8000ef8:	0c0a      	lsrs	r2, r1, #16
 8000efa:	701a      	strb	r2, [r3, #0]
	uint8_t rx_buf[7];

	/* use our fast SPI implementation instead of the HAL call */
	SPI_TxRx_Fast(tx_buf, rx_buf, 7, sensor->spi->Instance, sensor->cs_port, sensor->cs_pin);
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	681c      	ldr	r4, [r3, #0]
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	68fa      	ldr	r2, [r7, #12]
 8000f08:	8912      	ldrh	r2, [r2, #8]
 8000f0a:	f107 0110 	add.w	r1, r7, #16
 8000f0e:	f107 0018 	add.w	r0, r7, #24
 8000f12:	9201      	str	r2, [sp, #4]
 8000f14:	9300      	str	r3, [sp, #0]
 8000f16:	4623      	mov	r3, r4
 8000f18:	2207      	movs	r2, #7
 8000f1a:	f000 f959 	bl	80011d0 <SPI_TxRx_Fast>

	/* convert the raw readings to physical units */
	int16_t raw_data_x = ((int16_t)(rx_buf[1])) | (((int16_t)(rx_buf[2])) << 8);
 8000f1e:	7c7b      	ldrb	r3, [r7, #17]
 8000f20:	b21a      	sxth	r2, r3
 8000f22:	7cbb      	ldrb	r3, [r7, #18]
 8000f24:	021b      	lsls	r3, r3, #8
 8000f26:	b21b      	sxth	r3, r3
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int16_t raw_data_y = ((int16_t)(rx_buf[3])) | (((int16_t)(rx_buf[4])) << 8);
 8000f2c:	7cfb      	ldrb	r3, [r7, #19]
 8000f2e:	b21a      	sxth	r2, r3
 8000f30:	7d3b      	ldrb	r3, [r7, #20]
 8000f32:	021b      	lsls	r3, r3, #8
 8000f34:	b21b      	sxth	r3, r3
 8000f36:	4313      	orrs	r3, r2
 8000f38:	84bb      	strh	r3, [r7, #36]	@ 0x24
	int16_t raw_data_z = ((int16_t)(rx_buf[5])) | (((int16_t)(rx_buf[6])) << 8);
 8000f3a:	7d7b      	ldrb	r3, [r7, #21]
 8000f3c:	b21a      	sxth	r2, r3
 8000f3e:	7dbb      	ldrb	r3, [r7, #22]
 8000f40:	021b      	lsls	r3, r3, #8
 8000f42:	b21b      	sxth	r3, r3
 8000f44:	4313      	orrs	r3, r2
 8000f46:	847b      	strh	r3, [r7, #34]	@ 0x22

	sensor->accel_x = sensor->config->g_range * (float)raw_data_x / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	69db      	ldr	r3, [r3, #28]
 8000f4c:	691b      	ldr	r3, [r3, #16]
 8000f4e:	ee07 3a90 	vmov	s15, r3
 8000f52:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f56:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8000f5a:	ee07 3a90 	vmov	s15, r3
 8000f5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f62:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f66:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8000ff0 <LSM6DS3_ReadAccel+0x118>
 8000f6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	edc3 7a08 	vstr	s15, [r3, #32]
	sensor->accel_y = sensor->config->g_range * (float)raw_data_y / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	69db      	ldr	r3, [r3, #28]
 8000f78:	691b      	ldr	r3, [r3, #16]
 8000f7a:	ee07 3a90 	vmov	s15, r3
 8000f7e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f82:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8000f86:	ee07 3a90 	vmov	s15, r3
 8000f8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f92:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8000ff0 <LSM6DS3_ReadAccel+0x118>
 8000f96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	sensor->accel_z = sensor->config->g_range * (float)raw_data_z / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	69db      	ldr	r3, [r3, #28]
 8000fa4:	691b      	ldr	r3, [r3, #16]
 8000fa6:	ee07 3a90 	vmov	s15, r3
 8000faa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fae:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8000fb2:	ee07 3a90 	vmov	s15, r3
 8000fb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fbe:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8000ff0 <LSM6DS3_ReadAccel+0x118>
 8000fc2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	*x = sensor->accel_x;
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	6a1a      	ldr	r2, [r3, #32]
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	601a      	str	r2, [r3, #0]
	*y = sensor->accel_y;
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	601a      	str	r2, [r3, #0]
	*z = sensor->accel_z;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	601a      	str	r2, [r3, #0]

}
 8000fe4:	bf00      	nop
 8000fe6:	372c      	adds	r7, #44	@ 0x2c
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd90      	pop	{r4, r7, pc}
 8000fec:	0801d6b0 	.word	0x0801d6b0
 8000ff0:	47000000 	.word	0x47000000

08000ff4 <LSM6DS3_ReadGyro>:


void LSM6DS3_ReadGyro(LSM6DS3* sensor, float* x, float* y, float * z)
{
 8000ff4:	b590      	push	{r4, r7, lr}
 8000ff6:	b08d      	sub	sp, #52	@ 0x34
 8000ff8:	af02      	add	r7, sp, #8
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	607a      	str	r2, [r7, #4]
 8001000:	603b      	str	r3, [r7, #0]
	/* get the rotation rate in degrees per second */

	/* read multiple bytes corresponding to the raw gyroscope data */
	uint8_t tx_buf[7] = {(LSM6DS3_REG_OUTX_L_G | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 8001002:	4a41      	ldr	r2, [pc, #260]	@ (8001108 <LSM6DS3_ReadGyro+0x114>)
 8001004:	f107 0318 	add.w	r3, r7, #24
 8001008:	e892 0003 	ldmia.w	r2, {r0, r1}
 800100c:	6018      	str	r0, [r3, #0]
 800100e:	3304      	adds	r3, #4
 8001010:	8019      	strh	r1, [r3, #0]
 8001012:	3302      	adds	r3, #2
 8001014:	0c0a      	lsrs	r2, r1, #16
 8001016:	701a      	strb	r2, [r3, #0]
	uint8_t rx_buf[7];

	/* use our fast SPI implementation instead of the HAL call */
	SPI_TxRx_Fast(tx_buf, rx_buf, 7, sensor->spi->Instance, sensor->cs_port, sensor->cs_pin);
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	681c      	ldr	r4, [r3, #0]
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	68fa      	ldr	r2, [r7, #12]
 8001024:	8912      	ldrh	r2, [r2, #8]
 8001026:	f107 0110 	add.w	r1, r7, #16
 800102a:	f107 0018 	add.w	r0, r7, #24
 800102e:	9201      	str	r2, [sp, #4]
 8001030:	9300      	str	r3, [sp, #0]
 8001032:	4623      	mov	r3, r4
 8001034:	2207      	movs	r2, #7
 8001036:	f000 f8cb 	bl	80011d0 <SPI_TxRx_Fast>

	/* convert the raw readings to physical units */
	int16_t raw_data_x = ((int16_t)(rx_buf[1])) | (((int16_t)(rx_buf[2])) << 8);
 800103a:	7c7b      	ldrb	r3, [r7, #17]
 800103c:	b21a      	sxth	r2, r3
 800103e:	7cbb      	ldrb	r3, [r7, #18]
 8001040:	021b      	lsls	r3, r3, #8
 8001042:	b21b      	sxth	r3, r3
 8001044:	4313      	orrs	r3, r2
 8001046:	84fb      	strh	r3, [r7, #38]	@ 0x26
	int16_t raw_data_y = ((int16_t)(rx_buf[3])) | (((int16_t)(rx_buf[4])) << 8);
 8001048:	7cfb      	ldrb	r3, [r7, #19]
 800104a:	b21a      	sxth	r2, r3
 800104c:	7d3b      	ldrb	r3, [r7, #20]
 800104e:	021b      	lsls	r3, r3, #8
 8001050:	b21b      	sxth	r3, r3
 8001052:	4313      	orrs	r3, r2
 8001054:	84bb      	strh	r3, [r7, #36]	@ 0x24
	int16_t raw_data_z = ((int16_t)(rx_buf[5])) | (((int16_t)(rx_buf[6])) << 8);
 8001056:	7d7b      	ldrb	r3, [r7, #21]
 8001058:	b21a      	sxth	r2, r3
 800105a:	7dbb      	ldrb	r3, [r7, #22]
 800105c:	021b      	lsls	r3, r3, #8
 800105e:	b21b      	sxth	r3, r3
 8001060:	4313      	orrs	r3, r2
 8001062:	847b      	strh	r3, [r7, #34]	@ 0x22

	sensor->gyro_x = sensor->config->dps_range * (float)raw_data_x / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	69db      	ldr	r3, [r3, #28]
 8001068:	699b      	ldr	r3, [r3, #24]
 800106a:	ee07 3a90 	vmov	s15, r3
 800106e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001072:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001076:	ee07 3a90 	vmov	s15, r3
 800107a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800107e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001082:	eddf 6a22 	vldr	s13, [pc, #136]	@ 800110c <LSM6DS3_ReadGyro+0x118>
 8001086:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	sensor->gyro_y = sensor->config->dps_range * (float)raw_data_y / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	69db      	ldr	r3, [r3, #28]
 8001094:	699b      	ldr	r3, [r3, #24]
 8001096:	ee07 3a90 	vmov	s15, r3
 800109a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800109e:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80010a2:	ee07 3a90 	vmov	s15, r3
 80010a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010ae:	eddf 6a17 	vldr	s13, [pc, #92]	@ 800110c <LSM6DS3_ReadGyro+0x118>
 80010b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	sensor->gyro_z = sensor->config->dps_range * (float)raw_data_z / (float)(1 << (LSM6DS3_RESOLUTION - 1));
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	69db      	ldr	r3, [r3, #28]
 80010c0:	699b      	ldr	r3, [r3, #24]
 80010c2:	ee07 3a90 	vmov	s15, r3
 80010c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010ca:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80010ce:	ee07 3a90 	vmov	s15, r3
 80010d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010da:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 800110c <LSM6DS3_ReadGyro+0x118>
 80010de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

	*x = sensor->gyro_x;
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80010ec:	68bb      	ldr	r3, [r7, #8]
 80010ee:	601a      	str	r2, [r3, #0]
	*y = sensor->gyro_y;
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	601a      	str	r2, [r3, #0]
	*z = sensor->gyro_z;
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	601a      	str	r2, [r3, #0]
}
 8001100:	bf00      	nop
 8001102:	372c      	adds	r7, #44	@ 0x2c
 8001104:	46bd      	mov	sp, r7
 8001106:	bd90      	pop	{r4, r7, pc}
 8001108:	0801d6b8 	.word	0x0801d6b8
 800110c:	47000000 	.word	0x47000000

08001110 <LSM6DS3_ReadRegister>:



HAL_StatusTypeDef LSM6DS3_ReadRegister(LSM6DS3* sensor, uint8_t reg, uint8_t* data)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b088      	sub	sp, #32
 8001114:	af02      	add	r7, sp, #8
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	460b      	mov	r3, r1
 800111a:	607a      	str	r2, [r7, #4]
 800111c:	72fb      	strb	r3, [r7, #11]
	uint8_t tx_buf[2] = {(reg | 0x80), 0x00};  // set the first bit to indicate a read communication
 800111e:	7afb      	ldrb	r3, [r7, #11]
 8001120:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001124:	b2db      	uxtb	r3, r3
 8001126:	753b      	strb	r3, [r7, #20]
 8001128:	2300      	movs	r3, #0
 800112a:	757b      	strb	r3, [r7, #21]
	uint8_t rx_buf[2];

	HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	6858      	ldr	r0, [r3, #4]
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	891b      	ldrh	r3, [r3, #8]
 8001134:	2200      	movs	r2, #0
 8001136:	4619      	mov	r1, r3
 8001138:	f00a fb86 	bl	800b848 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(sensor->spi, tx_buf, rx_buf, 2, LSM6DS3_SPI_TIMEOUT_MS);
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	6818      	ldr	r0, [r3, #0]
 8001140:	f107 0210 	add.w	r2, r7, #16
 8001144:	f107 0114 	add.w	r1, r7, #20
 8001148:	2301      	movs	r3, #1
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	2302      	movs	r3, #2
 800114e:	f00f fe29 	bl	8010da4 <HAL_SPI_TransmitReceive>
 8001152:	4603      	mov	r3, r0
 8001154:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	6858      	ldr	r0, [r3, #4]
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	891b      	ldrh	r3, [r3, #8]
 800115e:	2201      	movs	r2, #1
 8001160:	4619      	mov	r1, r3
 8001162:	f00a fb71 	bl	800b848 <HAL_GPIO_WritePin>

	*data = rx_buf[1];
 8001166:	7c7a      	ldrb	r2, [r7, #17]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	701a      	strb	r2, [r3, #0]

	return status;
 800116c:	7dfb      	ldrb	r3, [r7, #23]
}
 800116e:	4618      	mov	r0, r3
 8001170:	3718      	adds	r7, #24
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop

08001178 <LSM6DS3_WriteRegister>:


HAL_StatusTypeDef LSM6DS3_WriteRegister(LSM6DS3* sensor, uint8_t reg, uint8_t data)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	70fb      	strb	r3, [r7, #3]
 8001184:	4613      	mov	r3, r2
 8001186:	70bb      	strb	r3, [r7, #2]
	uint8_t tx_buf[2] = {reg, data};
 8001188:	78fb      	ldrb	r3, [r7, #3]
 800118a:	733b      	strb	r3, [r7, #12]
 800118c:	78bb      	ldrb	r3, [r7, #2]
 800118e:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_RESET);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6858      	ldr	r0, [r3, #4]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	891b      	ldrh	r3, [r3, #8]
 8001198:	2200      	movs	r2, #0
 800119a:	4619      	mov	r1, r3
 800119c:	f00a fb54 	bl	800b848 <HAL_GPIO_WritePin>
	HAL_StatusTypeDef status = HAL_SPI_Transmit(sensor->spi, tx_buf, 2, LSM6DS3_SPI_TIMEOUT_MS);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6818      	ldr	r0, [r3, #0]
 80011a4:	f107 010c 	add.w	r1, r7, #12
 80011a8:	2301      	movs	r3, #1
 80011aa:	2202      	movs	r2, #2
 80011ac:	f00f fc0c 	bl	80109c8 <HAL_SPI_Transmit>
 80011b0:	4603      	mov	r3, r0
 80011b2:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(sensor->cs_port, sensor->cs_pin, GPIO_PIN_SET);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6858      	ldr	r0, [r3, #4]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	891b      	ldrh	r3, [r3, #8]
 80011bc:	2201      	movs	r2, #1
 80011be:	4619      	mov	r1, r3
 80011c0:	f00a fb42 	bl	800b848 <HAL_GPIO_WritePin>

	return status;
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop

080011d0 <SPI_TxRx_Fast>:
/* this uses the SPI FIFO on the H7, so it only works for transactions 16 bytes or less */
/* (the FIFO size depends on the specific SPI channel too, so check the RM) */
/* On the H723, SPI1, 2, 3 have 16 byte FIFO and SPI4, 5, 6 have 8 bytes FIFO */
/* the peripheral is configured using Cube to have 8 bit data frames and 1 data frame FIFO threshold */
__attribute__((optimize("-Ofast"))) inline void SPI_TxRx_Fast(uint8_t* tx, uint8_t* rx, uint8_t len, SPI_TypeDef* spi, GPIO_TypeDef* cs_port, uint16_t cs_pin)
{
 80011d0:	b470      	push	{r4, r5, r6}
 80011d2:	f8bd 5010 	ldrh.w	r5, [sp, #16]
 80011d6:	4684      	mov	ip, r0
 80011d8:	9c03      	ldr	r4, [sp, #12]
	cs_port->BSRR = (uint32_t)cs_pin << 16U;  /* CS low */
 80011da:	042e      	lsls	r6, r5, #16


	/* If using both the HAL SPI functions and our own, we need the next 2 lines to put SPI in a known state */
	/* If only using our function, I think these could be omitted */
	spi->CR2 &= ~SPI_CR2_TSIZE;  /* set TSIZE 0 for endless transfer (we disable SPI after a known number of bytes rather than looking for EOT) */
 80011dc:	4816      	ldr	r0, [pc, #88]	@ (8001238 <SPI_TxRx_Fast+0x68>)
	cs_port->BSRR = (uint32_t)cs_pin << 16U;  /* CS low */
 80011de:	61a6      	str	r6, [r4, #24]
	spi->CR2 &= ~SPI_CR2_TSIZE;  /* set TSIZE 0 for endless transfer (we disable SPI after a known number of bytes rather than looking for EOT) */
 80011e0:	685e      	ldr	r6, [r3, #4]
 80011e2:	4030      	ands	r0, r6
 80011e4:	6058      	str	r0, [r3, #4]
	spi->CFG2 &= ~SPI_CFG2_COMM;  /* this puts the SPI in full-duplex mode (for some reason the HAL takes it out of this mode sometimes, even when it is configured in Cube as full-duplex) */
 80011e6:	68d8      	ldr	r0, [r3, #12]
 80011e8:	f420 20c0 	bic.w	r0, r0, #393216	@ 0x60000
 80011ec:	60d8      	str	r0, [r3, #12]


	spi->CR1 |= SPI_CR1_SPE;  /* enable SPI */
 80011ee:	6818      	ldr	r0, [r3, #0]
 80011f0:	f040 0001 	orr.w	r0, r0, #1
 80011f4:	6018      	str	r0, [r3, #0]
	spi->CR1 |= SPI_CR1_CSTART;  /* start transmission */
 80011f6:	6818      	ldr	r0, [r3, #0]
 80011f8:	f440 7000 	orr.w	r0, r0, #512	@ 0x200
 80011fc:	6018      	str	r0, [r3, #0]

	for (uint8_t i = 0; i < len; )  /* put all the TX data in the FIFO at once - this FIFO is 16 bytes max so this won't work for arbitrary amounts of data */
 80011fe:	b1a2      	cbz	r2, 800122a <SPI_TxRx_Fast+0x5a>
 8001200:	eb0c 0602 	add.w	r6, ip, r2
	{
		if(((spi->SR) & SPI_SR_TXP) == SPI_SR_TXP)  /* wait until TX FIFO has enough space for a data packet */
 8001204:	6958      	ldr	r0, [r3, #20]
 8001206:	0780      	lsls	r0, r0, #30
 8001208:	d5fc      	bpl.n	8001204 <SPI_TxRx_Fast+0x34>
		   *(__IO uint8_t*)&(spi->TXDR) = tx[i++];  /* put data in TXDR */
 800120a:	f81c 0b01 	ldrb.w	r0, [ip], #1
 800120e:	45b4      	cmp	ip, r6
 8001210:	f883 0020 	strb.w	r0, [r3, #32]
 8001214:	d1f6      	bne.n	8001204 <SPI_TxRx_Fast+0x34>
	for (uint8_t i = 0; i < len; )  /* put all the TX data in the FIFO at once - this FIFO is 16 bytes max so this won't work for arbitrary amounts of data */
 8001216:	440a      	add	r2, r1
	}

	for (uint8_t i = 0; i < len; )  /* read out everything from the RX buffer */
	{
		if(((spi->SR) & SPI_SR_RXP) == SPI_SR_RXP)  /* wait until RX FIFO contains a data packet */
 8001218:	6958      	ldr	r0, [r3, #20]
 800121a:	07c0      	lsls	r0, r0, #31
 800121c:	d5fc      	bpl.n	8001218 <SPI_TxRx_Fast+0x48>
			rx[i++] = *(__IO uint8_t*)&(spi->RXDR);  /* read the data from RXDR */
 800121e:	f893 0030 	ldrb.w	r0, [r3, #48]	@ 0x30
 8001222:	f801 0b01 	strb.w	r0, [r1], #1
 8001226:	4291      	cmp	r1, r2
 8001228:	d1f6      	bne.n	8001218 <SPI_TxRx_Fast+0x48>
	}

	spi->CR1 &= ~SPI_CR1_SPE;  /* disable SPI */
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	f022 0201 	bic.w	r2, r2, #1
 8001230:	601a      	str	r2, [r3, #0]
	cs_port->BSRR = cs_pin;  /* CS high */
 8001232:	61a5      	str	r5, [r4, #24]
}
 8001234:	bc70      	pop	{r4, r5, r6}
 8001236:	4770      	bx	lr
 8001238:	ffff0000 	.word	0xffff0000

0800123c <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
	VibeCheckStrobe_PeriodElapsedUpdate(&vc.strobe);
 8001244:	4803      	ldr	r0, [pc, #12]	@ (8001254 <HAL_TIM_PeriodElapsedCallback+0x18>)
 8001246:	f004 feca 	bl	8005fde <VibeCheckStrobe_PeriodElapsedUpdate>
}
 800124a:	bf00      	nop
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	24011dac 	.word	0x24011dac

08001258 <HAL_DAC_ConvHalfCpltCallbackCh1>:

void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
	VibeCheckWaveGen_DMAHalfCpltCallback(&vc.wavegen);
 8001260:	4803      	ldr	r0, [pc, #12]	@ (8001270 <HAL_DAC_ConvHalfCpltCallbackCh1+0x18>)
 8001262:	f005 fcdb 	bl	8006c1c <VibeCheckWaveGen_DMAHalfCpltCallback>
}
 8001266:	bf00      	nop
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	24011dcc 	.word	0x24011dcc

08001274 <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
	VibeCheckWaveGen_DMACpltCallback(&vc.wavegen);
 800127c:	4803      	ldr	r0, [pc, #12]	@ (800128c <HAL_DAC_ConvCpltCallbackCh1+0x18>)
 800127e:	f005 fce9 	bl	8006c54 <VibeCheckWaveGen_DMACpltCallback>
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
 800128a:	bf00      	nop
 800128c:	24011dcc 	.word	0x24011dcc

08001290 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	80fb      	strh	r3, [r7, #6]
	VibeCheckSensor_EXTICallback(&vc.sensor, GPIO_Pin);
 800129a:	88fb      	ldrh	r3, [r7, #6]
 800129c:	4619      	mov	r1, r3
 800129e:	4803      	ldr	r0, [pc, #12]	@ (80012ac <HAL_GPIO_EXTI_Callback+0x1c>)
 80012a0:	f003 fc08 	bl	8004ab4 <VibeCheckSensor_EXTICallback>
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	24013398 	.word	0x24013398

080012b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80012b6:	f000 ff23 	bl	8002100 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ba:	f005 ffc7 	bl	800724c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012be:	f000 f84d 	bl	800135c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80012c2:	f000 f8bb 	bl	800143c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012c6:	f000 fdbf 	bl	8001e48 <MX_GPIO_Init>
  MX_DMA_Init();
 80012ca:	f000 fd8d 	bl	8001de8 <MX_DMA_Init>
  MX_DAC1_Init();
 80012ce:	f000 f9cb 	bl	8001668 <MX_DAC1_Init>
  MX_I2C2_Init();
 80012d2:	f000 fa05 	bl	80016e0 <MX_I2C2_Init>
  MX_SPI2_Init();
 80012d6:	f000 fa43 	bl	8001760 <MX_SPI2_Init>
  MX_SPI3_Init();
 80012da:	f000 fa97 	bl	800180c <MX_SPI3_Init>
  MX_SPI4_Init();
 80012de:	f000 faeb 	bl	80018b8 <MX_SPI4_Init>
  MX_TIM4_Init();
 80012e2:	f000 fc6f 	bl	8001bc4 <MX_TIM4_Init>
  MX_TIM3_Init();
 80012e6:	f000 fbdf 	bl	8001aa8 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80012ea:	f000 fd31 	bl	8001d50 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80012ee:	f000 fb39 	bl	8001964 <MX_TIM1_Init>
  MX_TIM2_Init();
 80012f2:	f000 fb8b 	bl	8001a0c <MX_TIM2_Init>
  MX_ADC1_Init();
 80012f6:	f000 f8d1 	bl	800149c <MX_ADC1_Init>
  MX_ADC2_Init();
 80012fa:	f000 f94b 	bl	8001594 <MX_ADC2_Init>
  MX_UART7_Init();
 80012fe:	f000 fcd9 	bl	8001cb4 <MX_UART7_Init>
  MX_USB_DEVICE_Init();
 8001302:	f016 fd6d 	bl	8017de0 <MX_USB_DEVICE_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  HAL_TIM_Base_Start(&htim2);  /* start the timer for sensor data time stamps */
 8001306:	480b      	ldr	r0, [pc, #44]	@ (8001334 <main+0x84>)
 8001308:	f010 f9c6 	bl	8011698 <HAL_TIM_Base_Start>
  VibeCheck_Init(&vc, &htim3, &htim1, &hdac1, &htim4, &(TIM2->CNT), &hspi2, &hspi3, &hspi4);
 800130c:	4b0a      	ldr	r3, [pc, #40]	@ (8001338 <main+0x88>)
 800130e:	9304      	str	r3, [sp, #16]
 8001310:	4b0a      	ldr	r3, [pc, #40]	@ (800133c <main+0x8c>)
 8001312:	9303      	str	r3, [sp, #12]
 8001314:	4b0a      	ldr	r3, [pc, #40]	@ (8001340 <main+0x90>)
 8001316:	9302      	str	r3, [sp, #8]
 8001318:	4b0a      	ldr	r3, [pc, #40]	@ (8001344 <main+0x94>)
 800131a:	9301      	str	r3, [sp, #4]
 800131c:	4b0a      	ldr	r3, [pc, #40]	@ (8001348 <main+0x98>)
 800131e:	9300      	str	r3, [sp, #0]
 8001320:	4b0a      	ldr	r3, [pc, #40]	@ (800134c <main+0x9c>)
 8001322:	4a0b      	ldr	r2, [pc, #44]	@ (8001350 <main+0xa0>)
 8001324:	490b      	ldr	r1, [pc, #44]	@ (8001354 <main+0xa4>)
 8001326:	480c      	ldr	r0, [pc, #48]	@ (8001358 <main+0xa8>)
 8001328:	f001 fe84 	bl	8003034 <VibeCheck_Init>

  while (1)
  {

	  VibeCheck_Loop(&vc);
 800132c:	480a      	ldr	r0, [pc, #40]	@ (8001358 <main+0xa8>)
 800132e:	f002 f857 	bl	80033e0 <VibeCheck_Loop>
 8001332:	e7fb      	b.n	800132c <main+0x7c>
 8001334:	24000704 	.word	0x24000704
 8001338:	24000630 	.word	0x24000630
 800133c:	240005a8 	.word	0x240005a8
 8001340:	24000520 	.word	0x24000520
 8001344:	40000024 	.word	0x40000024
 8001348:	2400079c 	.word	0x2400079c
 800134c:	240003c8 	.word	0x240003c8
 8001350:	240006b8 	.word	0x240006b8
 8001354:	24000750 	.word	0x24000750
 8001358:	24000988 	.word	0x24000988

0800135c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b09c      	sub	sp, #112	@ 0x70
 8001360:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001362:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001366:	224c      	movs	r2, #76	@ 0x4c
 8001368:	2100      	movs	r1, #0
 800136a:	4618      	mov	r0, r3
 800136c:	f018 fdf9 	bl	8019f62 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001370:	1d3b      	adds	r3, r7, #4
 8001372:	2220      	movs	r2, #32
 8001374:	2100      	movs	r1, #0
 8001376:	4618      	mov	r0, r3
 8001378:	f018 fdf3 	bl	8019f62 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800137c:	2002      	movs	r0, #2
 800137e:	f00b fe69 	bl	800d054 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001382:	2300      	movs	r3, #0
 8001384:	603b      	str	r3, [r7, #0]
 8001386:	4b2c      	ldr	r3, [pc, #176]	@ (8001438 <SystemClock_Config+0xdc>)
 8001388:	699b      	ldr	r3, [r3, #24]
 800138a:	4a2b      	ldr	r2, [pc, #172]	@ (8001438 <SystemClock_Config+0xdc>)
 800138c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001390:	6193      	str	r3, [r2, #24]
 8001392:	4b29      	ldr	r3, [pc, #164]	@ (8001438 <SystemClock_Config+0xdc>)
 8001394:	699b      	ldr	r3, [r3, #24]
 8001396:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800139a:	603b      	str	r3, [r7, #0]
 800139c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800139e:	bf00      	nop
 80013a0:	4b25      	ldr	r3, [pc, #148]	@ (8001438 <SystemClock_Config+0xdc>)
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80013ac:	d1f8      	bne.n	80013a0 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 80013ae:	2321      	movs	r3, #33	@ 0x21
 80013b0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80013b2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80013b8:	2301      	movs	r3, #1
 80013ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013bc:	2302      	movs	r3, #2
 80013be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013c0:	2302      	movs	r3, #2
 80013c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 80013c4:	2302      	movs	r3, #2
 80013c6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 80013c8:	2328      	movs	r3, #40	@ 0x28
 80013ca:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80013cc:	2301      	movs	r3, #1
 80013ce:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80013d0:	2302      	movs	r3, #2
 80013d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80013d4:	2302      	movs	r3, #2
 80013d6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80013d8:	230c      	movs	r3, #12
 80013da:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80013dc:	2300      	movs	r3, #0
 80013de:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013e8:	4618      	mov	r0, r3
 80013ea:	f00b fe7d 	bl	800d0e8 <HAL_RCC_OscConfig>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80013f4:	f000 feb0 	bl	8002158 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013f8:	233f      	movs	r3, #63	@ 0x3f
 80013fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013fc:	2303      	movs	r3, #3
 80013fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001400:	2300      	movs	r3, #0
 8001402:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001404:	2308      	movs	r3, #8
 8001406:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001408:	2340      	movs	r3, #64	@ 0x40
 800140a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800140c:	2340      	movs	r3, #64	@ 0x40
 800140e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001410:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001414:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001416:	2340      	movs	r3, #64	@ 0x40
 8001418:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800141a:	1d3b      	adds	r3, r7, #4
 800141c:	2103      	movs	r1, #3
 800141e:	4618      	mov	r0, r3
 8001420:	f00c fa3c 	bl	800d89c <HAL_RCC_ClockConfig>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800142a:	f000 fe95 	bl	8002158 <Error_Handler>
  }
}
 800142e:	bf00      	nop
 8001430:	3770      	adds	r7, #112	@ 0x70
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	58024800 	.word	0x58024800

0800143c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b0ae      	sub	sp, #184	@ 0xb8
 8001440:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001442:	463b      	mov	r3, r7
 8001444:	22b8      	movs	r2, #184	@ 0xb8
 8001446:	2100      	movs	r1, #0
 8001448:	4618      	mov	r0, r3
 800144a:	f018 fd8a 	bl	8019f62 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800144e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001452:	f04f 0300 	mov.w	r3, #0
 8001456:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 800145a:	2302      	movs	r3, #2
 800145c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 800145e:	2310      	movs	r3, #16
 8001460:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 8001462:	2302      	movs	r3, #2
 8001464:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001466:	2302      	movs	r3, #2
 8001468:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800146a:	2302      	movs	r3, #2
 800146c:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800146e:	23c0      	movs	r3, #192	@ 0xc0
 8001470:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001472:	2300      	movs	r3, #0
 8001474:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800147a:	2300      	movs	r3, #0
 800147c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001480:	463b      	mov	r3, r7
 8001482:	4618      	mov	r0, r3
 8001484:	f00c fd96 	bl	800dfb4 <HAL_RCCEx_PeriphCLKConfig>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d001      	beq.n	8001492 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800148e:	f000 fe63 	bl	8002158 <Error_Handler>
  }
}
 8001492:	bf00      	nop
 8001494:	37b8      	adds	r7, #184	@ 0xb8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
	...

0800149c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b08c      	sub	sp, #48	@ 0x30
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80014a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	605a      	str	r2, [r3, #4]
 80014ac:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80014ae:	463b      	mov	r3, r7
 80014b0:	2224      	movs	r2, #36	@ 0x24
 80014b2:	2100      	movs	r1, #0
 80014b4:	4618      	mov	r0, r3
 80014b6:	f018 fd54 	bl	8019f62 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80014ba:	4b32      	ldr	r3, [pc, #200]	@ (8001584 <MX_ADC1_Init+0xe8>)
 80014bc:	4a32      	ldr	r2, [pc, #200]	@ (8001588 <MX_ADC1_Init+0xec>)
 80014be:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80014c0:	4b30      	ldr	r3, [pc, #192]	@ (8001584 <MX_ADC1_Init+0xe8>)
 80014c2:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80014c6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80014c8:	4b2e      	ldr	r3, [pc, #184]	@ (8001584 <MX_ADC1_Init+0xe8>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014ce:	4b2d      	ldr	r3, [pc, #180]	@ (8001584 <MX_ADC1_Init+0xe8>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014d4:	4b2b      	ldr	r3, [pc, #172]	@ (8001584 <MX_ADC1_Init+0xe8>)
 80014d6:	2204      	movs	r2, #4
 80014d8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80014da:	4b2a      	ldr	r3, [pc, #168]	@ (8001584 <MX_ADC1_Init+0xe8>)
 80014dc:	2200      	movs	r2, #0
 80014de:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80014e0:	4b28      	ldr	r3, [pc, #160]	@ (8001584 <MX_ADC1_Init+0xe8>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80014e6:	4b27      	ldr	r3, [pc, #156]	@ (8001584 <MX_ADC1_Init+0xe8>)
 80014e8:	2201      	movs	r2, #1
 80014ea:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014ec:	4b25      	ldr	r3, [pc, #148]	@ (8001584 <MX_ADC1_Init+0xe8>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014f4:	4b23      	ldr	r3, [pc, #140]	@ (8001584 <MX_ADC1_Init+0xe8>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014fa:	4b22      	ldr	r3, [pc, #136]	@ (8001584 <MX_ADC1_Init+0xe8>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001500:	4b20      	ldr	r3, [pc, #128]	@ (8001584 <MX_ADC1_Init+0xe8>)
 8001502:	2200      	movs	r2, #0
 8001504:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001506:	4b1f      	ldr	r3, [pc, #124]	@ (8001584 <MX_ADC1_Init+0xe8>)
 8001508:	2200      	movs	r2, #0
 800150a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800150c:	4b1d      	ldr	r3, [pc, #116]	@ (8001584 <MX_ADC1_Init+0xe8>)
 800150e:	2200      	movs	r2, #0
 8001510:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8001512:	4b1c      	ldr	r3, [pc, #112]	@ (8001584 <MX_ADC1_Init+0xe8>)
 8001514:	2200      	movs	r2, #0
 8001516:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 800151a:	4b1a      	ldr	r3, [pc, #104]	@ (8001584 <MX_ADC1_Init+0xe8>)
 800151c:	2201      	movs	r2, #1
 800151e:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001520:	4818      	ldr	r0, [pc, #96]	@ (8001584 <MX_ADC1_Init+0xe8>)
 8001522:	f006 f98f 	bl	8007844 <HAL_ADC_Init>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 800152c:	f000 fe14 	bl	8002158 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001530:	2300      	movs	r3, #0
 8001532:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001534:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001538:	4619      	mov	r1, r3
 800153a:	4812      	ldr	r0, [pc, #72]	@ (8001584 <MX_ADC1_Init+0xe8>)
 800153c:	f007 f9ce 	bl	80088dc <HAL_ADCEx_MultiModeConfigChannel>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 8001546:	f000 fe07 	bl	8002158 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800154a:	4b10      	ldr	r3, [pc, #64]	@ (800158c <MX_ADC1_Init+0xf0>)
 800154c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800154e:	2306      	movs	r3, #6
 8001550:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001552:	2300      	movs	r3, #0
 8001554:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8001556:	4b0e      	ldr	r3, [pc, #56]	@ (8001590 <MX_ADC1_Init+0xf4>)
 8001558:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800155a:	2304      	movs	r3, #4
 800155c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800155e:	2300      	movs	r3, #0
 8001560:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001562:	2300      	movs	r3, #0
 8001564:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001568:	463b      	mov	r3, r7
 800156a:	4619      	mov	r1, r3
 800156c:	4805      	ldr	r0, [pc, #20]	@ (8001584 <MX_ADC1_Init+0xe8>)
 800156e:	f006 fb71 	bl	8007c54 <HAL_ADC_ConfigChannel>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8001578:	f000 fdee 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800157c:	bf00      	nop
 800157e:	3730      	adds	r7, #48	@ 0x30
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	240002e8 	.word	0x240002e8
 8001588:	40022000 	.word	0x40022000
 800158c:	10c00010 	.word	0x10c00010
 8001590:	47ff0000 	.word	0x47ff0000

08001594 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b08a      	sub	sp, #40	@ 0x28
 8001598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	2224      	movs	r2, #36	@ 0x24
 800159e:	2100      	movs	r1, #0
 80015a0:	4618      	mov	r0, r3
 80015a2:	f018 fcde 	bl	8019f62 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80015a6:	4b2c      	ldr	r3, [pc, #176]	@ (8001658 <MX_ADC2_Init+0xc4>)
 80015a8:	4a2c      	ldr	r2, [pc, #176]	@ (800165c <MX_ADC2_Init+0xc8>)
 80015aa:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 80015ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001658 <MX_ADC2_Init+0xc4>)
 80015ae:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80015b2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 80015b4:	4b28      	ldr	r3, [pc, #160]	@ (8001658 <MX_ADC2_Init+0xc4>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80015ba:	4b27      	ldr	r3, [pc, #156]	@ (8001658 <MX_ADC2_Init+0xc4>)
 80015bc:	2200      	movs	r2, #0
 80015be:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015c0:	4b25      	ldr	r3, [pc, #148]	@ (8001658 <MX_ADC2_Init+0xc4>)
 80015c2:	2204      	movs	r2, #4
 80015c4:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80015c6:	4b24      	ldr	r3, [pc, #144]	@ (8001658 <MX_ADC2_Init+0xc4>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80015cc:	4b22      	ldr	r3, [pc, #136]	@ (8001658 <MX_ADC2_Init+0xc4>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 80015d2:	4b21      	ldr	r3, [pc, #132]	@ (8001658 <MX_ADC2_Init+0xc4>)
 80015d4:	2201      	movs	r2, #1
 80015d6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80015d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001658 <MX_ADC2_Init+0xc4>)
 80015da:	2200      	movs	r2, #0
 80015dc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001658 <MX_ADC2_Init+0xc4>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001658 <MX_ADC2_Init+0xc4>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80015ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001658 <MX_ADC2_Init+0xc4>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80015f2:	4b19      	ldr	r3, [pc, #100]	@ (8001658 <MX_ADC2_Init+0xc4>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80015f8:	4b17      	ldr	r3, [pc, #92]	@ (8001658 <MX_ADC2_Init+0xc4>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 80015fe:	4b16      	ldr	r3, [pc, #88]	@ (8001658 <MX_ADC2_Init+0xc4>)
 8001600:	2200      	movs	r2, #0
 8001602:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 8001606:	4b14      	ldr	r3, [pc, #80]	@ (8001658 <MX_ADC2_Init+0xc4>)
 8001608:	2201      	movs	r2, #1
 800160a:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800160c:	4812      	ldr	r0, [pc, #72]	@ (8001658 <MX_ADC2_Init+0xc4>)
 800160e:	f006 f919 	bl	8007844 <HAL_ADC_Init>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 8001618:	f000 fd9e 	bl	8002158 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800161c:	4b10      	ldr	r3, [pc, #64]	@ (8001660 <MX_ADC2_Init+0xcc>)
 800161e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001620:	2306      	movs	r3, #6
 8001622:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001624:	2300      	movs	r3, #0
 8001626:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8001628:	4b0e      	ldr	r3, [pc, #56]	@ (8001664 <MX_ADC2_Init+0xd0>)
 800162a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800162c:	2304      	movs	r3, #4
 800162e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001630:	2300      	movs	r3, #0
 8001632:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001634:	2300      	movs	r3, #0
 8001636:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800163a:	1d3b      	adds	r3, r7, #4
 800163c:	4619      	mov	r1, r3
 800163e:	4806      	ldr	r0, [pc, #24]	@ (8001658 <MX_ADC2_Init+0xc4>)
 8001640:	f006 fb08 	bl	8007c54 <HAL_ADC_ConfigChannel>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 800164a:	f000 fd85 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800164e:	bf00      	nop
 8001650:	3728      	adds	r7, #40	@ 0x28
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	24000358 	.word	0x24000358
 800165c:	40022100 	.word	0x40022100
 8001660:	0c900008 	.word	0x0c900008
 8001664:	47ff0000 	.word	0x47ff0000

08001668 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b08a      	sub	sp, #40	@ 0x28
 800166c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800166e:	1d3b      	adds	r3, r7, #4
 8001670:	2224      	movs	r2, #36	@ 0x24
 8001672:	2100      	movs	r1, #0
 8001674:	4618      	mov	r0, r3
 8001676:	f018 fc74 	bl	8019f62 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800167a:	4b17      	ldr	r3, [pc, #92]	@ (80016d8 <MX_DAC1_Init+0x70>)
 800167c:	4a17      	ldr	r2, [pc, #92]	@ (80016dc <MX_DAC1_Init+0x74>)
 800167e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001680:	4815      	ldr	r0, [pc, #84]	@ (80016d8 <MX_DAC1_Init+0x70>)
 8001682:	f007 fb95 	bl	8008db0 <HAL_DAC_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800168c:	f000 fd64 	bl	8002158 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001690:	2300      	movs	r3, #0
 8001692:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T1_TRGO;
 8001694:	2306      	movs	r3, #6
 8001696:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001698:	2302      	movs	r3, #2
 800169a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800169c:	2301      	movs	r3, #1
 800169e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80016a4:	1d3b      	adds	r3, r7, #4
 80016a6:	2200      	movs	r2, #0
 80016a8:	4619      	mov	r1, r3
 80016aa:	480b      	ldr	r0, [pc, #44]	@ (80016d8 <MX_DAC1_Init+0x70>)
 80016ac:	f007 fc6c 	bl	8008f88 <HAL_DAC_ConfigChannel>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 80016b6:	f000 fd4f 	bl	8002158 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80016ba:	1d3b      	adds	r3, r7, #4
 80016bc:	2210      	movs	r2, #16
 80016be:	4619      	mov	r1, r3
 80016c0:	4805      	ldr	r0, [pc, #20]	@ (80016d8 <MX_DAC1_Init+0x70>)
 80016c2:	f007 fc61 	bl	8008f88 <HAL_DAC_ConfigChannel>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 80016cc:	f000 fd44 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80016d0:	bf00      	nop
 80016d2:	3728      	adds	r7, #40	@ 0x28
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	240003c8 	.word	0x240003c8
 80016dc:	40007400 	.word	0x40007400

080016e0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80016e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001754 <MX_I2C2_Init+0x74>)
 80016e6:	4a1c      	ldr	r2, [pc, #112]	@ (8001758 <MX_I2C2_Init+0x78>)
 80016e8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 80016ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001754 <MX_I2C2_Init+0x74>)
 80016ec:	4a1b      	ldr	r2, [pc, #108]	@ (800175c <MX_I2C2_Init+0x7c>)
 80016ee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80016f0:	4b18      	ldr	r3, [pc, #96]	@ (8001754 <MX_I2C2_Init+0x74>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016f6:	4b17      	ldr	r3, [pc, #92]	@ (8001754 <MX_I2C2_Init+0x74>)
 80016f8:	2201      	movs	r2, #1
 80016fa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016fc:	4b15      	ldr	r3, [pc, #84]	@ (8001754 <MX_I2C2_Init+0x74>)
 80016fe:	2200      	movs	r2, #0
 8001700:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001702:	4b14      	ldr	r3, [pc, #80]	@ (8001754 <MX_I2C2_Init+0x74>)
 8001704:	2200      	movs	r2, #0
 8001706:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001708:	4b12      	ldr	r3, [pc, #72]	@ (8001754 <MX_I2C2_Init+0x74>)
 800170a:	2200      	movs	r2, #0
 800170c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800170e:	4b11      	ldr	r3, [pc, #68]	@ (8001754 <MX_I2C2_Init+0x74>)
 8001710:	2200      	movs	r2, #0
 8001712:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001714:	4b0f      	ldr	r3, [pc, #60]	@ (8001754 <MX_I2C2_Init+0x74>)
 8001716:	2200      	movs	r2, #0
 8001718:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800171a:	480e      	ldr	r0, [pc, #56]	@ (8001754 <MX_I2C2_Init+0x74>)
 800171c:	f00a f8c8 	bl	800b8b0 <HAL_I2C_Init>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d001      	beq.n	800172a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001726:	f000 fd17 	bl	8002158 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800172a:	2100      	movs	r1, #0
 800172c:	4809      	ldr	r0, [pc, #36]	@ (8001754 <MX_I2C2_Init+0x74>)
 800172e:	f00a f95b 	bl	800b9e8 <HAL_I2CEx_ConfigAnalogFilter>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001738:	f000 fd0e 	bl	8002158 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800173c:	2100      	movs	r1, #0
 800173e:	4805      	ldr	r0, [pc, #20]	@ (8001754 <MX_I2C2_Init+0x74>)
 8001740:	f00a f99d 	bl	800ba7e <HAL_I2CEx_ConfigDigitalFilter>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800174a:	f000 fd05 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800174e:	bf00      	nop
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	240004cc 	.word	0x240004cc
 8001758:	40005800 	.word	0x40005800
 800175c:	307075b1 	.word	0x307075b1

08001760 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001764:	4b27      	ldr	r3, [pc, #156]	@ (8001804 <MX_SPI2_Init+0xa4>)
 8001766:	4a28      	ldr	r2, [pc, #160]	@ (8001808 <MX_SPI2_Init+0xa8>)
 8001768:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800176a:	4b26      	ldr	r3, [pc, #152]	@ (8001804 <MX_SPI2_Init+0xa4>)
 800176c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001770:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001772:	4b24      	ldr	r3, [pc, #144]	@ (8001804 <MX_SPI2_Init+0xa4>)
 8001774:	2200      	movs	r2, #0
 8001776:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001778:	4b22      	ldr	r3, [pc, #136]	@ (8001804 <MX_SPI2_Init+0xa4>)
 800177a:	2207      	movs	r2, #7
 800177c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800177e:	4b21      	ldr	r3, [pc, #132]	@ (8001804 <MX_SPI2_Init+0xa4>)
 8001780:	2200      	movs	r2, #0
 8001782:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001784:	4b1f      	ldr	r3, [pc, #124]	@ (8001804 <MX_SPI2_Init+0xa4>)
 8001786:	2200      	movs	r2, #0
 8001788:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800178a:	4b1e      	ldr	r3, [pc, #120]	@ (8001804 <MX_SPI2_Init+0xa4>)
 800178c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001790:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001792:	4b1c      	ldr	r3, [pc, #112]	@ (8001804 <MX_SPI2_Init+0xa4>)
 8001794:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001798:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800179a:	4b1a      	ldr	r3, [pc, #104]	@ (8001804 <MX_SPI2_Init+0xa4>)
 800179c:	2200      	movs	r2, #0
 800179e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80017a0:	4b18      	ldr	r3, [pc, #96]	@ (8001804 <MX_SPI2_Init+0xa4>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017a6:	4b17      	ldr	r3, [pc, #92]	@ (8001804 <MX_SPI2_Init+0xa4>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80017ac:	4b15      	ldr	r3, [pc, #84]	@ (8001804 <MX_SPI2_Init+0xa4>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80017b2:	4b14      	ldr	r3, [pc, #80]	@ (8001804 <MX_SPI2_Init+0xa4>)
 80017b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017b8:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80017ba:	4b12      	ldr	r3, [pc, #72]	@ (8001804 <MX_SPI2_Init+0xa4>)
 80017bc:	2200      	movs	r2, #0
 80017be:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80017c0:	4b10      	ldr	r3, [pc, #64]	@ (8001804 <MX_SPI2_Init+0xa4>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80017c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001804 <MX_SPI2_Init+0xa4>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80017cc:	4b0d      	ldr	r3, [pc, #52]	@ (8001804 <MX_SPI2_Init+0xa4>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80017d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001804 <MX_SPI2_Init+0xa4>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80017d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001804 <MX_SPI2_Init+0xa4>)
 80017da:	2200      	movs	r2, #0
 80017dc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80017de:	4b09      	ldr	r3, [pc, #36]	@ (8001804 <MX_SPI2_Init+0xa4>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80017e4:	4b07      	ldr	r3, [pc, #28]	@ (8001804 <MX_SPI2_Init+0xa4>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80017ea:	4b06      	ldr	r3, [pc, #24]	@ (8001804 <MX_SPI2_Init+0xa4>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80017f0:	4804      	ldr	r0, [pc, #16]	@ (8001804 <MX_SPI2_Init+0xa4>)
 80017f2:	f00e ffc5 	bl	8010780 <HAL_SPI_Init>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 80017fc:	f000 fcac 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001800:	bf00      	nop
 8001802:	bd80      	pop	{r7, pc}
 8001804:	24000520 	.word	0x24000520
 8001808:	40003800 	.word	0x40003800

0800180c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001810:	4b27      	ldr	r3, [pc, #156]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 8001812:	4a28      	ldr	r2, [pc, #160]	@ (80018b4 <MX_SPI3_Init+0xa8>)
 8001814:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001816:	4b26      	ldr	r3, [pc, #152]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 8001818:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800181c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800181e:	4b24      	ldr	r3, [pc, #144]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001824:	4b22      	ldr	r3, [pc, #136]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 8001826:	2207      	movs	r2, #7
 8001828:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800182a:	4b21      	ldr	r3, [pc, #132]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001830:	4b1f      	ldr	r3, [pc, #124]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 8001832:	2200      	movs	r2, #0
 8001834:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001836:	4b1e      	ldr	r3, [pc, #120]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 8001838:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800183c:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800183e:	4b1c      	ldr	r3, [pc, #112]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 8001840:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001844:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001846:	4b1a      	ldr	r3, [pc, #104]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 8001848:	2200      	movs	r2, #0
 800184a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800184c:	4b18      	ldr	r3, [pc, #96]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 800184e:	2200      	movs	r2, #0
 8001850:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001852:	4b17      	ldr	r3, [pc, #92]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 8001854:	2200      	movs	r2, #0
 8001856:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8001858:	4b15      	ldr	r3, [pc, #84]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 800185a:	2200      	movs	r2, #0
 800185c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800185e:	4b14      	ldr	r3, [pc, #80]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 8001860:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001864:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001866:	4b12      	ldr	r3, [pc, #72]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 8001868:	2200      	movs	r2, #0
 800186a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800186c:	4b10      	ldr	r3, [pc, #64]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 800186e:	2200      	movs	r2, #0
 8001870:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001872:	4b0f      	ldr	r3, [pc, #60]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 8001874:	2200      	movs	r2, #0
 8001876:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001878:	4b0d      	ldr	r3, [pc, #52]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 800187a:	2200      	movs	r2, #0
 800187c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800187e:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 8001880:	2200      	movs	r2, #0
 8001882:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001884:	4b0a      	ldr	r3, [pc, #40]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 8001886:	2200      	movs	r2, #0
 8001888:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800188a:	4b09      	ldr	r3, [pc, #36]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 800188c:	2200      	movs	r2, #0
 800188e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001890:	4b07      	ldr	r3, [pc, #28]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 8001892:	2200      	movs	r2, #0
 8001894:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001896:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 8001898:	2200      	movs	r2, #0
 800189a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800189c:	4804      	ldr	r0, [pc, #16]	@ (80018b0 <MX_SPI3_Init+0xa4>)
 800189e:	f00e ff6f 	bl	8010780 <HAL_SPI_Init>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 80018a8:	f000 fc56 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80018ac:	bf00      	nop
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	240005a8 	.word	0x240005a8
 80018b4:	40003c00 	.word	0x40003c00

080018b8 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 80018bc:	4b27      	ldr	r3, [pc, #156]	@ (800195c <MX_SPI4_Init+0xa4>)
 80018be:	4a28      	ldr	r2, [pc, #160]	@ (8001960 <MX_SPI4_Init+0xa8>)
 80018c0:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80018c2:	4b26      	ldr	r3, [pc, #152]	@ (800195c <MX_SPI4_Init+0xa4>)
 80018c4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80018c8:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80018ca:	4b24      	ldr	r3, [pc, #144]	@ (800195c <MX_SPI4_Init+0xa4>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 80018d0:	4b22      	ldr	r3, [pc, #136]	@ (800195c <MX_SPI4_Init+0xa4>)
 80018d2:	2207      	movs	r2, #7
 80018d4:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018d6:	4b21      	ldr	r3, [pc, #132]	@ (800195c <MX_SPI4_Init+0xa4>)
 80018d8:	2200      	movs	r2, #0
 80018da:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018dc:	4b1f      	ldr	r3, [pc, #124]	@ (800195c <MX_SPI4_Init+0xa4>)
 80018de:	2200      	movs	r2, #0
 80018e0:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80018e2:	4b1e      	ldr	r3, [pc, #120]	@ (800195c <MX_SPI4_Init+0xa4>)
 80018e4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80018e8:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80018ea:	4b1c      	ldr	r3, [pc, #112]	@ (800195c <MX_SPI4_Init+0xa4>)
 80018ec:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 80018f0:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018f2:	4b1a      	ldr	r3, [pc, #104]	@ (800195c <MX_SPI4_Init+0xa4>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80018f8:	4b18      	ldr	r3, [pc, #96]	@ (800195c <MX_SPI4_Init+0xa4>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018fe:	4b17      	ldr	r3, [pc, #92]	@ (800195c <MX_SPI4_Init+0xa4>)
 8001900:	2200      	movs	r2, #0
 8001902:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8001904:	4b15      	ldr	r3, [pc, #84]	@ (800195c <MX_SPI4_Init+0xa4>)
 8001906:	2200      	movs	r2, #0
 8001908:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800190a:	4b14      	ldr	r3, [pc, #80]	@ (800195c <MX_SPI4_Init+0xa4>)
 800190c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001910:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001912:	4b12      	ldr	r3, [pc, #72]	@ (800195c <MX_SPI4_Init+0xa4>)
 8001914:	2200      	movs	r2, #0
 8001916:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001918:	4b10      	ldr	r3, [pc, #64]	@ (800195c <MX_SPI4_Init+0xa4>)
 800191a:	2200      	movs	r2, #0
 800191c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800191e:	4b0f      	ldr	r3, [pc, #60]	@ (800195c <MX_SPI4_Init+0xa4>)
 8001920:	2200      	movs	r2, #0
 8001922:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001924:	4b0d      	ldr	r3, [pc, #52]	@ (800195c <MX_SPI4_Init+0xa4>)
 8001926:	2200      	movs	r2, #0
 8001928:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800192a:	4b0c      	ldr	r3, [pc, #48]	@ (800195c <MX_SPI4_Init+0xa4>)
 800192c:	2200      	movs	r2, #0
 800192e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001930:	4b0a      	ldr	r3, [pc, #40]	@ (800195c <MX_SPI4_Init+0xa4>)
 8001932:	2200      	movs	r2, #0
 8001934:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001936:	4b09      	ldr	r3, [pc, #36]	@ (800195c <MX_SPI4_Init+0xa4>)
 8001938:	2200      	movs	r2, #0
 800193a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800193c:	4b07      	ldr	r3, [pc, #28]	@ (800195c <MX_SPI4_Init+0xa4>)
 800193e:	2200      	movs	r2, #0
 8001940:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001942:	4b06      	ldr	r3, [pc, #24]	@ (800195c <MX_SPI4_Init+0xa4>)
 8001944:	2200      	movs	r2, #0
 8001946:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001948:	4804      	ldr	r0, [pc, #16]	@ (800195c <MX_SPI4_Init+0xa4>)
 800194a:	f00e ff19 	bl	8010780 <HAL_SPI_Init>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <MX_SPI4_Init+0xa0>
  {
    Error_Handler();
 8001954:	f000 fc00 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001958:	bf00      	nop
 800195a:	bd80      	pop	{r7, pc}
 800195c:	24000630 	.word	0x24000630
 8001960:	40013400 	.word	0x40013400

08001964 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b088      	sub	sp, #32
 8001968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800196a:	f107 0310 	add.w	r3, r7, #16
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	605a      	str	r2, [r3, #4]
 8001974:	609a      	str	r2, [r3, #8]
 8001976:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001978:	1d3b      	adds	r3, r7, #4
 800197a:	2200      	movs	r2, #0
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	605a      	str	r2, [r3, #4]
 8001980:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001982:	4b20      	ldr	r3, [pc, #128]	@ (8001a04 <MX_TIM1_Init+0xa0>)
 8001984:	4a20      	ldr	r2, [pc, #128]	@ (8001a08 <MX_TIM1_Init+0xa4>)
 8001986:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001988:	4b1e      	ldr	r3, [pc, #120]	@ (8001a04 <MX_TIM1_Init+0xa0>)
 800198a:	2200      	movs	r2, #0
 800198c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800198e:	4b1d      	ldr	r3, [pc, #116]	@ (8001a04 <MX_TIM1_Init+0xa0>)
 8001990:	2200      	movs	r2, #0
 8001992:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001994:	4b1b      	ldr	r3, [pc, #108]	@ (8001a04 <MX_TIM1_Init+0xa0>)
 8001996:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800199a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800199c:	4b19      	ldr	r3, [pc, #100]	@ (8001a04 <MX_TIM1_Init+0xa0>)
 800199e:	2200      	movs	r2, #0
 80019a0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019a2:	4b18      	ldr	r3, [pc, #96]	@ (8001a04 <MX_TIM1_Init+0xa0>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019a8:	4b16      	ldr	r3, [pc, #88]	@ (8001a04 <MX_TIM1_Init+0xa0>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80019ae:	4815      	ldr	r0, [pc, #84]	@ (8001a04 <MX_TIM1_Init+0xa0>)
 80019b0:	f00f fe1b 	bl	80115ea <HAL_TIM_Base_Init>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80019ba:	f000 fbcd 	bl	8002158 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019c2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80019c4:	f107 0310 	add.w	r3, r7, #16
 80019c8:	4619      	mov	r1, r3
 80019ca:	480e      	ldr	r0, [pc, #56]	@ (8001a04 <MX_TIM1_Init+0xa0>)
 80019cc:	f010 fdcc 	bl	8012568 <HAL_TIM_ConfigClockSource>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80019d6:	f000 fbbf 	bl	8002158 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80019da:	2320      	movs	r3, #32
 80019dc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80019de:	2300      	movs	r3, #0
 80019e0:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019e2:	2300      	movs	r3, #0
 80019e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	4619      	mov	r1, r3
 80019ea:	4806      	ldr	r0, [pc, #24]	@ (8001a04 <MX_TIM1_Init+0xa0>)
 80019ec:	f011 fc0e 	bl	801320c <HAL_TIMEx_MasterConfigSynchronization>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80019f6:	f000 fbaf 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80019fa:	bf00      	nop
 80019fc:	3720      	adds	r7, #32
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	240006b8 	.word	0x240006b8
 8001a08:	40010000 	.word	0x40010000

08001a0c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b088      	sub	sp, #32
 8001a10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a12:	f107 0310 	add.w	r3, r7, #16
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
 8001a1a:	605a      	str	r2, [r3, #4]
 8001a1c:	609a      	str	r2, [r3, #8]
 8001a1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a20:	1d3b      	adds	r3, r7, #4
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	605a      	str	r2, [r3, #4]
 8001a28:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8001aa4 <MX_TIM2_Init+0x98>)
 8001a2c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a30:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 239;
 8001a32:	4b1c      	ldr	r3, [pc, #112]	@ (8001aa4 <MX_TIM2_Init+0x98>)
 8001a34:	22ef      	movs	r2, #239	@ 0xef
 8001a36:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a38:	4b1a      	ldr	r3, [pc, #104]	@ (8001aa4 <MX_TIM2_Init+0x98>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001a3e:	4b19      	ldr	r3, [pc, #100]	@ (8001aa4 <MX_TIM2_Init+0x98>)
 8001a40:	f04f 32ff 	mov.w	r2, #4294967295
 8001a44:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a46:	4b17      	ldr	r3, [pc, #92]	@ (8001aa4 <MX_TIM2_Init+0x98>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a4c:	4b15      	ldr	r3, [pc, #84]	@ (8001aa4 <MX_TIM2_Init+0x98>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a52:	4814      	ldr	r0, [pc, #80]	@ (8001aa4 <MX_TIM2_Init+0x98>)
 8001a54:	f00f fdc9 	bl	80115ea <HAL_TIM_Base_Init>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001a5e:	f000 fb7b 	bl	8002158 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a62:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a66:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a68:	f107 0310 	add.w	r3, r7, #16
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	480d      	ldr	r0, [pc, #52]	@ (8001aa4 <MX_TIM2_Init+0x98>)
 8001a70:	f010 fd7a 	bl	8012568 <HAL_TIM_ConfigClockSource>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001a7a:	f000 fb6d 	bl	8002158 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001a7e:	2320      	movs	r3, #32
 8001a80:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a82:	2300      	movs	r3, #0
 8001a84:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a86:	1d3b      	adds	r3, r7, #4
 8001a88:	4619      	mov	r1, r3
 8001a8a:	4806      	ldr	r0, [pc, #24]	@ (8001aa4 <MX_TIM2_Init+0x98>)
 8001a8c:	f011 fbbe 	bl	801320c <HAL_TIMEx_MasterConfigSynchronization>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001a96:	f000 fb5f 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a9a:	bf00      	nop
 8001a9c:	3720      	adds	r7, #32
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	24000704 	.word	0x24000704

08001aa8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b08e      	sub	sp, #56	@ 0x38
 8001aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	601a      	str	r2, [r3, #0]
 8001ab6:	605a      	str	r2, [r3, #4]
 8001ab8:	609a      	str	r2, [r3, #8]
 8001aba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001abc:	f107 031c 	add.w	r3, r7, #28
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	605a      	str	r2, [r3, #4]
 8001ac6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ac8:	463b      	mov	r3, r7
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]
 8001ad0:	609a      	str	r2, [r3, #8]
 8001ad2:	60da      	str	r2, [r3, #12]
 8001ad4:	611a      	str	r2, [r3, #16]
 8001ad6:	615a      	str	r2, [r3, #20]
 8001ad8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ada:	4b38      	ldr	r3, [pc, #224]	@ (8001bbc <MX_TIM3_Init+0x114>)
 8001adc:	4a38      	ldr	r2, [pc, #224]	@ (8001bc0 <MX_TIM3_Init+0x118>)
 8001ade:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ae0:	4b36      	ldr	r3, [pc, #216]	@ (8001bbc <MX_TIM3_Init+0x114>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae6:	4b35      	ldr	r3, [pc, #212]	@ (8001bbc <MX_TIM3_Init+0x114>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001aec:	4b33      	ldr	r3, [pc, #204]	@ (8001bbc <MX_TIM3_Init+0x114>)
 8001aee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001af2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af4:	4b31      	ldr	r3, [pc, #196]	@ (8001bbc <MX_TIM3_Init+0x114>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001afa:	4b30      	ldr	r3, [pc, #192]	@ (8001bbc <MX_TIM3_Init+0x114>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b00:	482e      	ldr	r0, [pc, #184]	@ (8001bbc <MX_TIM3_Init+0x114>)
 8001b02:	f00f fd72 	bl	80115ea <HAL_TIM_Base_Init>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001b0c:	f000 fb24 	bl	8002158 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b14:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b16:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4827      	ldr	r0, [pc, #156]	@ (8001bbc <MX_TIM3_Init+0x114>)
 8001b1e:	f010 fd23 	bl	8012568 <HAL_TIM_ConfigClockSource>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001b28:	f000 fb16 	bl	8002158 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b2c:	4823      	ldr	r0, [pc, #140]	@ (8001bbc <MX_TIM3_Init+0x114>)
 8001b2e:	f00f feb7 	bl	80118a0 <HAL_TIM_PWM_Init>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001b38:	f000 fb0e 	bl	8002158 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b40:	2300      	movs	r3, #0
 8001b42:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b44:	f107 031c 	add.w	r3, r7, #28
 8001b48:	4619      	mov	r1, r3
 8001b4a:	481c      	ldr	r0, [pc, #112]	@ (8001bbc <MX_TIM3_Init+0x114>)
 8001b4c:	f011 fb5e 	bl	801320c <HAL_TIMEx_MasterConfigSynchronization>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001b56:	f000 faff 	bl	8002158 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b5a:	2360      	movs	r3, #96	@ 0x60
 8001b5c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b62:	2300      	movs	r3, #0
 8001b64:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b66:	2300      	movs	r3, #0
 8001b68:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b6a:	463b      	mov	r3, r7
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4812      	ldr	r0, [pc, #72]	@ (8001bbc <MX_TIM3_Init+0x114>)
 8001b72:	f010 fbe5 	bl	8012340 <HAL_TIM_PWM_ConfigChannel>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d001      	beq.n	8001b80 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001b7c:	f000 faec 	bl	8002158 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b80:	463b      	mov	r3, r7
 8001b82:	2204      	movs	r2, #4
 8001b84:	4619      	mov	r1, r3
 8001b86:	480d      	ldr	r0, [pc, #52]	@ (8001bbc <MX_TIM3_Init+0x114>)
 8001b88:	f010 fbda 	bl	8012340 <HAL_TIM_PWM_ConfigChannel>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8001b92:	f000 fae1 	bl	8002158 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b96:	463b      	mov	r3, r7
 8001b98:	2208      	movs	r2, #8
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4807      	ldr	r0, [pc, #28]	@ (8001bbc <MX_TIM3_Init+0x114>)
 8001b9e:	f010 fbcf 	bl	8012340 <HAL_TIM_PWM_ConfigChannel>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001ba8:	f000 fad6 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001bac:	4803      	ldr	r0, [pc, #12]	@ (8001bbc <MX_TIM3_Init+0x114>)
 8001bae:	f000 fee3 	bl	8002978 <HAL_TIM_MspPostInit>

}
 8001bb2:	bf00      	nop
 8001bb4:	3738      	adds	r7, #56	@ 0x38
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	24000750 	.word	0x24000750
 8001bc0:	40000400 	.word	0x40000400

08001bc4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b08e      	sub	sp, #56	@ 0x38
 8001bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001bce:	2200      	movs	r2, #0
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	605a      	str	r2, [r3, #4]
 8001bd4:	609a      	str	r2, [r3, #8]
 8001bd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bd8:	f107 031c 	add.w	r3, r7, #28
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001be4:	463b      	mov	r3, r7
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
 8001bea:	605a      	str	r2, [r3, #4]
 8001bec:	609a      	str	r2, [r3, #8]
 8001bee:	60da      	str	r2, [r3, #12]
 8001bf0:	611a      	str	r2, [r3, #16]
 8001bf2:	615a      	str	r2, [r3, #20]
 8001bf4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001bf6:	4b2d      	ldr	r3, [pc, #180]	@ (8001cac <MX_TIM4_Init+0xe8>)
 8001bf8:	4a2d      	ldr	r2, [pc, #180]	@ (8001cb0 <MX_TIM4_Init+0xec>)
 8001bfa:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001bfc:	4b2b      	ldr	r3, [pc, #172]	@ (8001cac <MX_TIM4_Init+0xe8>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c02:	4b2a      	ldr	r3, [pc, #168]	@ (8001cac <MX_TIM4_Init+0xe8>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001c08:	4b28      	ldr	r3, [pc, #160]	@ (8001cac <MX_TIM4_Init+0xe8>)
 8001c0a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c0e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c10:	4b26      	ldr	r3, [pc, #152]	@ (8001cac <MX_TIM4_Init+0xe8>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c16:	4b25      	ldr	r3, [pc, #148]	@ (8001cac <MX_TIM4_Init+0xe8>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c1c:	4823      	ldr	r0, [pc, #140]	@ (8001cac <MX_TIM4_Init+0xe8>)
 8001c1e:	f00f fce4 	bl	80115ea <HAL_TIM_Base_Init>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001c28:	f000 fa96 	bl	8002158 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c30:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001c32:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c36:	4619      	mov	r1, r3
 8001c38:	481c      	ldr	r0, [pc, #112]	@ (8001cac <MX_TIM4_Init+0xe8>)
 8001c3a:	f010 fc95 	bl	8012568 <HAL_TIM_ConfigClockSource>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8001c44:	f000 fa88 	bl	8002158 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001c48:	4818      	ldr	r0, [pc, #96]	@ (8001cac <MX_TIM4_Init+0xe8>)
 8001c4a:	f00f fe29 	bl	80118a0 <HAL_TIM_PWM_Init>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d001      	beq.n	8001c58 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8001c54:	f000 fa80 	bl	8002158 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c60:	f107 031c 	add.w	r3, r7, #28
 8001c64:	4619      	mov	r1, r3
 8001c66:	4811      	ldr	r0, [pc, #68]	@ (8001cac <MX_TIM4_Init+0xe8>)
 8001c68:	f011 fad0 	bl	801320c <HAL_TIMEx_MasterConfigSynchronization>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001c72:	f000 fa71 	bl	8002158 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c76:	2360      	movs	r3, #96	@ 0x60
 8001c78:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c82:	2300      	movs	r3, #0
 8001c84:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c86:	463b      	mov	r3, r7
 8001c88:	2200      	movs	r2, #0
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4807      	ldr	r0, [pc, #28]	@ (8001cac <MX_TIM4_Init+0xe8>)
 8001c8e:	f010 fb57 	bl	8012340 <HAL_TIM_PWM_ConfigChannel>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001c98:	f000 fa5e 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001c9c:	4803      	ldr	r0, [pc, #12]	@ (8001cac <MX_TIM4_Init+0xe8>)
 8001c9e:	f000 fe6b 	bl	8002978 <HAL_TIM_MspPostInit>

}
 8001ca2:	bf00      	nop
 8001ca4:	3738      	adds	r7, #56	@ 0x38
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	2400079c 	.word	0x2400079c
 8001cb0:	40000800 	.word	0x40000800

08001cb4 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001cb8:	4b23      	ldr	r3, [pc, #140]	@ (8001d48 <MX_UART7_Init+0x94>)
 8001cba:	4a24      	ldr	r2, [pc, #144]	@ (8001d4c <MX_UART7_Init+0x98>)
 8001cbc:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8001cbe:	4b22      	ldr	r3, [pc, #136]	@ (8001d48 <MX_UART7_Init+0x94>)
 8001cc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cc4:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001cc6:	4b20      	ldr	r3, [pc, #128]	@ (8001d48 <MX_UART7_Init+0x94>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001ccc:	4b1e      	ldr	r3, [pc, #120]	@ (8001d48 <MX_UART7_Init+0x94>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001cd2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d48 <MX_UART7_Init+0x94>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001cd8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d48 <MX_UART7_Init+0x94>)
 8001cda:	220c      	movs	r2, #12
 8001cdc:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8001cde:	4b1a      	ldr	r3, [pc, #104]	@ (8001d48 <MX_UART7_Init+0x94>)
 8001ce0:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001ce4:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce6:	4b18      	ldr	r3, [pc, #96]	@ (8001d48 <MX_UART7_Init+0x94>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cec:	4b16      	ldr	r3, [pc, #88]	@ (8001d48 <MX_UART7_Init+0x94>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001cf2:	4b15      	ldr	r3, [pc, #84]	@ (8001d48 <MX_UART7_Init+0x94>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001cf8:	4b13      	ldr	r3, [pc, #76]	@ (8001d48 <MX_UART7_Init+0x94>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001cfe:	4812      	ldr	r0, [pc, #72]	@ (8001d48 <MX_UART7_Init+0x94>)
 8001d00:	f011 fb3e 	bl	8013380 <HAL_UART_Init>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d001      	beq.n	8001d0e <MX_UART7_Init+0x5a>
  {
    Error_Handler();
 8001d0a:	f000 fa25 	bl	8002158 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d0e:	2100      	movs	r1, #0
 8001d10:	480d      	ldr	r0, [pc, #52]	@ (8001d48 <MX_UART7_Init+0x94>)
 8001d12:	f012 fc4a 	bl	80145aa <HAL_UARTEx_SetTxFifoThreshold>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <MX_UART7_Init+0x6c>
  {
    Error_Handler();
 8001d1c:	f000 fa1c 	bl	8002158 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001d20:	2100      	movs	r1, #0
 8001d22:	4809      	ldr	r0, [pc, #36]	@ (8001d48 <MX_UART7_Init+0x94>)
 8001d24:	f012 fc7f 	bl	8014626 <HAL_UARTEx_SetRxFifoThreshold>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <MX_UART7_Init+0x7e>
  {
    Error_Handler();
 8001d2e:	f000 fa13 	bl	8002158 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 8001d32:	4805      	ldr	r0, [pc, #20]	@ (8001d48 <MX_UART7_Init+0x94>)
 8001d34:	f012 fc00 	bl	8014538 <HAL_UARTEx_DisableFifoMode>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d001      	beq.n	8001d42 <MX_UART7_Init+0x8e>
  {
    Error_Handler();
 8001d3e:	f000 fa0b 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	24000860 	.word	0x24000860
 8001d4c:	40007800 	.word	0x40007800

08001d50 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d54:	4b22      	ldr	r3, [pc, #136]	@ (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d56:	4a23      	ldr	r2, [pc, #140]	@ (8001de4 <MX_USART1_UART_Init+0x94>)
 8001d58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d5a:	4b21      	ldr	r3, [pc, #132]	@ (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d62:	4b1f      	ldr	r3, [pc, #124]	@ (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d68:	4b1d      	ldr	r3, [pc, #116]	@ (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d6e:	4b1c      	ldr	r3, [pc, #112]	@ (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d74:	4b1a      	ldr	r3, [pc, #104]	@ (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d76:	220c      	movs	r2, #12
 8001d78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d7a:	4b19      	ldr	r3, [pc, #100]	@ (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d80:	4b17      	ldr	r3, [pc, #92]	@ (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d82:	2200      	movs	r2, #0
 8001d84:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d86:	4b16      	ldr	r3, [pc, #88]	@ (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d8c:	4b14      	ldr	r3, [pc, #80]	@ (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d92:	4b13      	ldr	r3, [pc, #76]	@ (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d98:	4811      	ldr	r0, [pc, #68]	@ (8001de0 <MX_USART1_UART_Init+0x90>)
 8001d9a:	f011 faf1 	bl	8013380 <HAL_UART_Init>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d001      	beq.n	8001da8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001da4:	f000 f9d8 	bl	8002158 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001da8:	2100      	movs	r1, #0
 8001daa:	480d      	ldr	r0, [pc, #52]	@ (8001de0 <MX_USART1_UART_Init+0x90>)
 8001dac:	f012 fbfd 	bl	80145aa <HAL_UARTEx_SetTxFifoThreshold>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001db6:	f000 f9cf 	bl	8002158 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001dba:	2100      	movs	r1, #0
 8001dbc:	4808      	ldr	r0, [pc, #32]	@ (8001de0 <MX_USART1_UART_Init+0x90>)
 8001dbe:	f012 fc32 	bl	8014626 <HAL_UARTEx_SetRxFifoThreshold>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001dc8:	f000 f9c6 	bl	8002158 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001dcc:	4804      	ldr	r0, [pc, #16]	@ (8001de0 <MX_USART1_UART_Init+0x90>)
 8001dce:	f012 fbb3 	bl	8014538 <HAL_UARTEx_DisableFifoMode>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001dd8:	f000 f9be 	bl	8002158 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ddc:	bf00      	nop
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	240008f4 	.word	0x240008f4
 8001de4:	40011000 	.word	0x40011000

08001de8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001dee:	4b15      	ldr	r3, [pc, #84]	@ (8001e44 <MX_DMA_Init+0x5c>)
 8001df0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001df4:	4a13      	ldr	r2, [pc, #76]	@ (8001e44 <MX_DMA_Init+0x5c>)
 8001df6:	f043 0301 	orr.w	r3, r3, #1
 8001dfa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001dfe:	4b11      	ldr	r3, [pc, #68]	@ (8001e44 <MX_DMA_Init+0x5c>)
 8001e00:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001e04:	f003 0301 	and.w	r3, r3, #1
 8001e08:	607b      	str	r3, [r7, #4]
 8001e0a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	2100      	movs	r1, #0
 8001e10:	200b      	movs	r0, #11
 8001e12:	f006 ff20 	bl	8008c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001e16:	200b      	movs	r0, #11
 8001e18:	f006 ff37 	bl	8008c8a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	2100      	movs	r1, #0
 8001e20:	200c      	movs	r0, #12
 8001e22:	f006 ff18 	bl	8008c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001e26:	200c      	movs	r0, #12
 8001e28:	f006 ff2f 	bl	8008c8a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	2100      	movs	r1, #0
 8001e30:	200d      	movs	r0, #13
 8001e32:	f006 ff10 	bl	8008c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001e36:	200d      	movs	r0, #13
 8001e38:	f006 ff27 	bl	8008c8a <HAL_NVIC_EnableIRQ>

}
 8001e3c:	bf00      	nop
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	58024400 	.word	0x58024400

08001e48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b08c      	sub	sp, #48	@ 0x30
 8001e4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e4e:	f107 031c 	add.w	r3, r7, #28
 8001e52:	2200      	movs	r2, #0
 8001e54:	601a      	str	r2, [r3, #0]
 8001e56:	605a      	str	r2, [r3, #4]
 8001e58:	609a      	str	r2, [r3, #8]
 8001e5a:	60da      	str	r2, [r3, #12]
 8001e5c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e5e:	4ba2      	ldr	r3, [pc, #648]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001e60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e64:	4aa0      	ldr	r2, [pc, #640]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001e66:	f043 0310 	orr.w	r3, r3, #16
 8001e6a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e6e:	4b9e      	ldr	r3, [pc, #632]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001e70:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e74:	f003 0310 	and.w	r3, r3, #16
 8001e78:	61bb      	str	r3, [r7, #24]
 8001e7a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e7c:	4b9a      	ldr	r3, [pc, #616]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001e7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e82:	4a99      	ldr	r2, [pc, #612]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001e84:	f043 0304 	orr.w	r3, r3, #4
 8001e88:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001e8c:	4b96      	ldr	r3, [pc, #600]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001e8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001e92:	f003 0304 	and.w	r3, r3, #4
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e9a:	4b93      	ldr	r3, [pc, #588]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001e9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ea0:	4a91      	ldr	r2, [pc, #580]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001ea2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ea6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001eaa:	4b8f      	ldr	r3, [pc, #572]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001eac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001eb4:	613b      	str	r3, [r7, #16]
 8001eb6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb8:	4b8b      	ldr	r3, [pc, #556]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001eba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ebe:	4a8a      	ldr	r2, [pc, #552]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001ec0:	f043 0301 	orr.w	r3, r3, #1
 8001ec4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ec8:	4b87      	ldr	r3, [pc, #540]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001eca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ece:	f003 0301 	and.w	r3, r3, #1
 8001ed2:	60fb      	str	r3, [r7, #12]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ed6:	4b84      	ldr	r3, [pc, #528]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001ed8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001edc:	4a82      	ldr	r2, [pc, #520]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001ede:	f043 0302 	orr.w	r3, r3, #2
 8001ee2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ee6:	4b80      	ldr	r3, [pc, #512]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001ee8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001eec:	f003 0302 	and.w	r3, r3, #2
 8001ef0:	60bb      	str	r3, [r7, #8]
 8001ef2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ef4:	4b7c      	ldr	r3, [pc, #496]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001ef6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001efa:	4a7b      	ldr	r2, [pc, #492]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001efc:	f043 0308 	orr.w	r3, r3, #8
 8001f00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f04:	4b78      	ldr	r3, [pc, #480]	@ (80020e8 <MX_GPIO_Init+0x2a0>)
 8001f06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f0a:	f003 0308 	and.w	r3, r3, #8
 8001f0e:	607b      	str	r3, [r7, #4]
 8001f10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACCEL_NCS3_GPIO_Port, ACCEL_NCS3_Pin, GPIO_PIN_SET);
 8001f12:	2201      	movs	r2, #1
 8001f14:	2110      	movs	r1, #16
 8001f16:	4875      	ldr	r0, [pc, #468]	@ (80020ec <MX_GPIO_Init+0x2a4>)
 8001f18:	f009 fc96 	bl	800b848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_TIMING2_GPIO_Port, GPIO_TIMING2_Pin, GPIO_PIN_RESET);
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	2104      	movs	r1, #4
 8001f20:	4873      	ldr	r0, [pc, #460]	@ (80020f0 <MX_GPIO_Init+0x2a8>)
 8001f22:	f009 fc91 	bl	800b848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_TIMING1_GPIO_Port, GPIO_TIMING1_Pin, GPIO_PIN_RESET);
 8001f26:	2200      	movs	r2, #0
 8001f28:	2101      	movs	r1, #1
 8001f2a:	4872      	ldr	r0, [pc, #456]	@ (80020f4 <MX_GPIO_Init+0x2ac>)
 8001f2c:	f009 fc8c 	bl	800b848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MUTE_INDICATOR_Pin|MUTE_SIGNAL_Pin, GPIO_PIN_SET);
 8001f30:	2201      	movs	r2, #1
 8001f32:	210a      	movs	r1, #10
 8001f34:	486f      	ldr	r0, [pc, #444]	@ (80020f4 <MX_GPIO_Init+0x2ac>)
 8001f36:	f009 fc87 	bl	800b848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACCEL_NCS1_GPIO_Port, ACCEL_NCS1_Pin, GPIO_PIN_SET);
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f40:	486d      	ldr	r0, [pc, #436]	@ (80020f8 <MX_GPIO_Init+0x2b0>)
 8001f42:	f009 fc81 	bl	800b848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACCEL_NCS2_GPIO_Port, ACCEL_NCS2_Pin, GPIO_PIN_SET);
 8001f46:	2201      	movs	r2, #1
 8001f48:	2101      	movs	r1, #1
 8001f4a:	486c      	ldr	r0, [pc, #432]	@ (80020fc <MX_GPIO_Init+0x2b4>)
 8001f4c:	f009 fc7c 	bl	800b848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RECORD_INDICATOR_GPIO_Port, RECORD_INDICATOR_Pin, GPIO_PIN_RESET);
 8001f50:	2200      	movs	r2, #0
 8001f52:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f56:	4868      	ldr	r0, [pc, #416]	@ (80020f8 <MX_GPIO_Init+0x2b0>)
 8001f58:	f009 fc76 	bl	800b848 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ACCEL_INTA3_Pin */
  GPIO_InitStruct.Pin = ACCEL_INTA3_Pin;
 8001f5c:	2308      	movs	r3, #8
 8001f5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f60:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ACCEL_INTA3_GPIO_Port, &GPIO_InitStruct);
 8001f6a:	f107 031c 	add.w	r3, r7, #28
 8001f6e:	4619      	mov	r1, r3
 8001f70:	485e      	ldr	r0, [pc, #376]	@ (80020ec <MX_GPIO_Init+0x2a4>)
 8001f72:	f009 faa9 	bl	800b4c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_NCS3_Pin */
  GPIO_InitStruct.Pin = ACCEL_NCS3_Pin;
 8001f76:	2310      	movs	r3, #16
 8001f78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f82:	2303      	movs	r3, #3
 8001f84:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ACCEL_NCS3_GPIO_Port, &GPIO_InitStruct);
 8001f86:	f107 031c 	add.w	r3, r7, #28
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4857      	ldr	r0, [pc, #348]	@ (80020ec <MX_GPIO_Init+0x2a4>)
 8001f8e:	f009 fa9b 	bl	800b4c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_INTB3_Pin */
  GPIO_InitStruct.Pin = ACCEL_INTB3_Pin;
 8001f92:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f98:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001f9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ACCEL_INTB3_GPIO_Port, &GPIO_InitStruct);
 8001fa2:	f107 031c 	add.w	r3, r7, #28
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4851      	ldr	r0, [pc, #324]	@ (80020f0 <MX_GPIO_Init+0x2a8>)
 8001faa:	f009 fa8d 	bl	800b4c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_TIMING2_Pin */
  GPIO_InitStruct.Pin = GPIO_TIMING2_Pin;
 8001fae:	2304      	movs	r3, #4
 8001fb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIO_TIMING2_GPIO_Port, &GPIO_InitStruct);
 8001fbe:	f107 031c 	add.w	r3, r7, #28
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	484a      	ldr	r0, [pc, #296]	@ (80020f0 <MX_GPIO_Init+0x2a8>)
 8001fc6:	f009 fa7f 	bl	800b4c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_TIMING1_Pin MUTE_INDICATOR_Pin MUTE_SIGNAL_Pin */
  GPIO_InitStruct.Pin = GPIO_TIMING1_Pin|MUTE_INDICATOR_Pin|MUTE_SIGNAL_Pin;
 8001fca:	230b      	movs	r3, #11
 8001fcc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fda:	f107 031c 	add.w	r3, r7, #28
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4844      	ldr	r0, [pc, #272]	@ (80020f4 <MX_GPIO_Init+0x2ac>)
 8001fe2:	f009 fa71 	bl	800b4c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : MUTE_BUTTON_Pin BIG_RED_BUTTON_Pin */
  GPIO_InitStruct.Pin = MUTE_BUTTON_Pin|BIG_RED_BUTTON_Pin;
 8001fe6:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001fea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fec:	2300      	movs	r3, #0
 8001fee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff4:	f107 031c 	add.w	r3, r7, #28
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	483e      	ldr	r0, [pc, #248]	@ (80020f4 <MX_GPIO_Init+0x2ac>)
 8001ffc:	f009 fa64 	bl	800b4c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_NCS1_Pin */
  GPIO_InitStruct.Pin = ACCEL_NCS1_Pin;
 8002000:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002004:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002006:	2301      	movs	r3, #1
 8002008:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200a:	2300      	movs	r3, #0
 800200c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800200e:	2303      	movs	r3, #3
 8002010:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ACCEL_NCS1_GPIO_Port, &GPIO_InitStruct);
 8002012:	f107 031c 	add.w	r3, r7, #28
 8002016:	4619      	mov	r1, r3
 8002018:	4837      	ldr	r0, [pc, #220]	@ (80020f8 <MX_GPIO_Init+0x2b0>)
 800201a:	f009 fa55 	bl	800b4c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACCEL_INTA1_Pin ACCEL_INTB1_Pin ACCEL_INTA2_Pin ACCEL_INTB2_Pin */
  GPIO_InitStruct.Pin = ACCEL_INTA1_Pin|ACCEL_INTB1_Pin|ACCEL_INTA2_Pin|ACCEL_INTB2_Pin;
 800201e:	f240 3306 	movw	r3, #774	@ 0x306
 8002022:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002024:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002028:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202a:	2300      	movs	r3, #0
 800202c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800202e:	f107 031c 	add.w	r3, r7, #28
 8002032:	4619      	mov	r1, r3
 8002034:	4831      	ldr	r0, [pc, #196]	@ (80020fc <MX_GPIO_Init+0x2b4>)
 8002036:	f009 fa47 	bl	800b4c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DAC_EXT_Pin */
  GPIO_InitStruct.Pin = DAC_EXT_Pin;
 800203a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800203e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002040:	2300      	movs	r3, #0
 8002042:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002044:	2300      	movs	r3, #0
 8002046:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DAC_EXT_GPIO_Port, &GPIO_InitStruct);
 8002048:	f107 031c 	add.w	r3, r7, #28
 800204c:	4619      	mov	r1, r3
 800204e:	4828      	ldr	r0, [pc, #160]	@ (80020f0 <MX_GPIO_Init+0x2a8>)
 8002050:	f009 fa3a 	bl	800b4c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACCEL_NCS2_Pin */
  GPIO_InitStruct.Pin = ACCEL_NCS2_Pin;
 8002054:	2301      	movs	r3, #1
 8002056:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002058:	2301      	movs	r3, #1
 800205a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205c:	2300      	movs	r3, #0
 800205e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002060:	2303      	movs	r3, #3
 8002062:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(ACCEL_NCS2_GPIO_Port, &GPIO_InitStruct);
 8002064:	f107 031c 	add.w	r3, r7, #28
 8002068:	4619      	mov	r1, r3
 800206a:	4824      	ldr	r0, [pc, #144]	@ (80020fc <MX_GPIO_Init+0x2b4>)
 800206c:	f009 fa2c 	bl	800b4c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RECORD_INDICATOR_Pin */
  GPIO_InitStruct.Pin = RECORD_INDICATOR_Pin;
 8002070:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002074:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002076:	2301      	movs	r3, #1
 8002078:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207a:	2300      	movs	r3, #0
 800207c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800207e:	2300      	movs	r3, #0
 8002080:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RECORD_INDICATOR_GPIO_Port, &GPIO_InitStruct);
 8002082:	f107 031c 	add.w	r3, r7, #28
 8002086:	4619      	mov	r1, r3
 8002088:	481b      	ldr	r0, [pc, #108]	@ (80020f8 <MX_GPIO_Init+0x2b0>)
 800208a:	f009 fa1d 	bl	800b4c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800208e:	2200      	movs	r2, #0
 8002090:	2100      	movs	r1, #0
 8002092:	2007      	movs	r0, #7
 8002094:	f006 fddf 	bl	8008c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002098:	2007      	movs	r0, #7
 800209a:	f006 fdf6 	bl	8008c8a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800209e:	2200      	movs	r2, #0
 80020a0:	2100      	movs	r1, #0
 80020a2:	2008      	movs	r0, #8
 80020a4:	f006 fdd7 	bl	8008c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80020a8:	2008      	movs	r0, #8
 80020aa:	f006 fdee 	bl	8008c8a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80020ae:	2200      	movs	r2, #0
 80020b0:	2100      	movs	r1, #0
 80020b2:	2009      	movs	r0, #9
 80020b4:	f006 fdcf 	bl	8008c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80020b8:	2009      	movs	r0, #9
 80020ba:	f006 fde6 	bl	8008c8a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80020be:	2200      	movs	r2, #0
 80020c0:	2100      	movs	r1, #0
 80020c2:	2017      	movs	r0, #23
 80020c4:	f006 fdc7 	bl	8008c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80020c8:	2017      	movs	r0, #23
 80020ca:	f006 fdde 	bl	8008c8a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80020ce:	2200      	movs	r2, #0
 80020d0:	2100      	movs	r1, #0
 80020d2:	2028      	movs	r0, #40	@ 0x28
 80020d4:	f006 fdbf 	bl	8008c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80020d8:	2028      	movs	r0, #40	@ 0x28
 80020da:	f006 fdd6 	bl	8008c8a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80020de:	bf00      	nop
 80020e0:	3730      	adds	r7, #48	@ 0x30
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	58024400 	.word	0x58024400
 80020ec:	58021000 	.word	0x58021000
 80020f0:	58020800 	.word	0x58020800
 80020f4:	58020000 	.word	0x58020000
 80020f8:	58020400 	.word	0x58020400
 80020fc:	58020c00 	.word	0x58020c00

08002100 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002106:	463b      	mov	r3, r7
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
 800210c:	605a      	str	r2, [r3, #4]
 800210e:	609a      	str	r2, [r3, #8]
 8002110:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8002112:	f006 fdd5 	bl	8008cc0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8002116:	2301      	movs	r3, #1
 8002118:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800211a:	2300      	movs	r3, #0
 800211c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800211e:	2300      	movs	r3, #0
 8002120:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8002122:	231f      	movs	r3, #31
 8002124:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002126:	2387      	movs	r3, #135	@ 0x87
 8002128:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800212a:	2300      	movs	r3, #0
 800212c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800212e:	2300      	movs	r3, #0
 8002130:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8002132:	2301      	movs	r3, #1
 8002134:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002136:	2301      	movs	r3, #1
 8002138:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800213a:	2300      	movs	r3, #0
 800213c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800213e:	2300      	movs	r3, #0
 8002140:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002142:	463b      	mov	r3, r7
 8002144:	4618      	mov	r0, r3
 8002146:	f006 fdf3 	bl	8008d30 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800214a:	2004      	movs	r0, #4
 800214c:	f006 fdd0 	bl	8008cf0 <HAL_MPU_Enable>

}
 8002150:	bf00      	nop
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800215c:	b672      	cpsid	i
}
 800215e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002160:	bf00      	nop
 8002162:	e7fd      	b.n	8002160 <Error_Handler+0x8>

08002164 <Sequencer_Init>:
 */

#include "sequencer.h"

void Sequencer_Init(Sequencer* sequencer)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
	sequencer->sequence_time_array = NULL;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2200      	movs	r2, #0
 8002170:	601a      	str	r2, [r3, #0]
	sequencer->sequence_len = 0;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	605a      	str	r2, [r3, #4]
	sequencer->sequence_index = 0;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	609a      	str	r2, [r3, #8]
	sequencer->time = 0;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	60da      	str	r2, [r3, #12]

	sequencer->is_running = 0;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2200      	movs	r2, #0
 8002188:	741a      	strb	r2, [r3, #16]
	sequencer->is_looping = 0;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	745a      	strb	r2, [r3, #17]
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <Sequencer_SetSequence>:

void Sequencer_SetSequence(Sequencer* sequencer, const uint32_t* sequence_time_array, const uint32_t sequence_len, uint8_t is_looping)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	607a      	str	r2, [r7, #4]
 80021a8:	70fb      	strb	r3, [r7, #3]
	sequencer->sequence_time_array = sequence_time_array;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	68ba      	ldr	r2, [r7, #8]
 80021ae:	601a      	str	r2, [r3, #0]
	sequencer->sequence_len = sequence_len;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	605a      	str	r2, [r3, #4]
	sequencer->is_looping = is_looping;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	78fa      	ldrb	r2, [r7, #3]
 80021ba:	745a      	strb	r2, [r3, #17]
}
 80021bc:	bf00      	nop
 80021be:	3714      	adds	r7, #20
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <Sequencer_Update>:

uint32_t Sequencer_Update(Sequencer* sequencer, uint32_t time, uint32_t* index)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	607a      	str	r2, [r7, #4]
	/*
	 * each element in the time array says how long to hold that step for
	 */

	if (sequencer->is_running && sequencer->sequence_time_array != NULL)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	7c1b      	ldrb	r3, [r3, #16]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d030      	beq.n	800223e <Sequencer_Update+0x76>
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d02c      	beq.n	800223e <Sequencer_Update+0x76>
	{
		if (time > sequencer->time)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	68ba      	ldr	r2, [r7, #8]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d927      	bls.n	800223e <Sequencer_Update+0x76>
		{
			*index = sequencer->sequence_index;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	689a      	ldr	r2, [r3, #8]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	601a      	str	r2, [r3, #0]
			sequencer->time += sequencer->sequence_time_array[sequencer->sequence_index];
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	68da      	ldr	r2, [r3, #12]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	6819      	ldr	r1, [r3, #0]
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	440b      	add	r3, r1
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	441a      	add	r2, r3
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	60da      	str	r2, [r3, #12]
			sequencer->sequence_index++;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	689b      	ldr	r3, [r3, #8]
 8002212:	1c5a      	adds	r2, r3, #1
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	609a      	str	r2, [r3, #8]

			if (sequencer->sequence_index == sequencer->sequence_len)  /* reached the end of the sequence */
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	689a      	ldr	r2, [r3, #8]
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	429a      	cmp	r2, r3
 8002222:	d10a      	bne.n	800223a <Sequencer_Update+0x72>
			{
				if (sequencer->is_looping)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	7c5b      	ldrb	r3, [r3, #17]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d003      	beq.n	8002234 <Sequencer_Update+0x6c>
					sequencer->sequence_index = 0;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2200      	movs	r2, #0
 8002230:	609a      	str	r2, [r3, #8]
 8002232:	e002      	b.n	800223a <Sequencer_Update+0x72>
				else
					sequencer->is_running = 0;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	2200      	movs	r2, #0
 8002238:	741a      	strb	r2, [r3, #16]
			}

			return 1;
 800223a:	2301      	movs	r3, #1
 800223c:	e000      	b.n	8002240 <Sequencer_Update+0x78>
		}
	}

	return 0;
 800223e:	2300      	movs	r3, #0
}
 8002240:	4618      	mov	r0, r3
 8002242:	3714      	adds	r7, #20
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <Sequencer_Start>:

void Sequencer_Start(Sequencer* sequencer, uint32_t time)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
 8002254:	6039      	str	r1, [r7, #0]
	sequencer->time = time;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	683a      	ldr	r2, [r7, #0]
 800225a:	60da      	str	r2, [r3, #12]
	sequencer->sequence_index = 0;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	609a      	str	r2, [r3, #8]
	sequencer->is_running = 1;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2201      	movs	r2, #1
 8002266:	741a      	strb	r2, [r3, #16]
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <Sequencer_Stop>:

void Sequencer_Stop(Sequencer* sequencer)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
	sequencer->is_running = 0;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2200      	movs	r2, #0
 8002280:	741a      	strb	r2, [r3, #16]
}
 8002282:	bf00      	nop
 8002284:	370c      	adds	r7, #12
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr

0800228e <Sequencer_IsRunning>:

uint32_t Sequencer_IsRunning(Sequencer* sequencer)
{
 800228e:	b480      	push	{r7}
 8002290:	b083      	sub	sp, #12
 8002292:	af00      	add	r7, sp, #0
 8002294:	6078      	str	r0, [r7, #4]
	return sequencer->is_running;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	7c1b      	ldrb	r3, [r3, #16]
}
 800229a:	4618      	mov	r0, r3
 800229c:	370c      	adds	r7, #12
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
	...

080022a8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ae:	4b0b      	ldr	r3, [pc, #44]	@ (80022dc <HAL_MspInit+0x34>)
 80022b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80022b4:	4a09      	ldr	r2, [pc, #36]	@ (80022dc <HAL_MspInit+0x34>)
 80022b6:	f043 0302 	orr.w	r3, r3, #2
 80022ba:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80022be:	4b07      	ldr	r3, [pc, #28]	@ (80022dc <HAL_MspInit+0x34>)
 80022c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80022c4:	f003 0302 	and.w	r3, r3, #2
 80022c8:	607b      	str	r3, [r7, #4]
 80022ca:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 80022cc:	2005      	movs	r0, #5
 80022ce:	f006 fcb7 	bl	8008c40 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022d2:	bf00      	nop
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	58024400 	.word	0x58024400

080022e0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b08c      	sub	sp, #48	@ 0x30
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e8:	f107 031c 	add.w	r3, r7, #28
 80022ec:	2200      	movs	r2, #0
 80022ee:	601a      	str	r2, [r3, #0]
 80022f0:	605a      	str	r2, [r3, #4]
 80022f2:	609a      	str	r2, [r3, #8]
 80022f4:	60da      	str	r2, [r3, #12]
 80022f6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4a39      	ldr	r2, [pc, #228]	@ (80023e4 <HAL_ADC_MspInit+0x104>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d133      	bne.n	800236a <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002302:	4b39      	ldr	r3, [pc, #228]	@ (80023e8 <HAL_ADC_MspInit+0x108>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	3301      	adds	r3, #1
 8002308:	4a37      	ldr	r2, [pc, #220]	@ (80023e8 <HAL_ADC_MspInit+0x108>)
 800230a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800230c:	4b36      	ldr	r3, [pc, #216]	@ (80023e8 <HAL_ADC_MspInit+0x108>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2b01      	cmp	r3, #1
 8002312:	d10e      	bne.n	8002332 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002314:	4b35      	ldr	r3, [pc, #212]	@ (80023ec <HAL_ADC_MspInit+0x10c>)
 8002316:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800231a:	4a34      	ldr	r2, [pc, #208]	@ (80023ec <HAL_ADC_MspInit+0x10c>)
 800231c:	f043 0320 	orr.w	r3, r3, #32
 8002320:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002324:	4b31      	ldr	r3, [pc, #196]	@ (80023ec <HAL_ADC_MspInit+0x10c>)
 8002326:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800232a:	f003 0320 	and.w	r3, r3, #32
 800232e:	61bb      	str	r3, [r7, #24]
 8002330:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002332:	4b2e      	ldr	r3, [pc, #184]	@ (80023ec <HAL_ADC_MspInit+0x10c>)
 8002334:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002338:	4a2c      	ldr	r2, [pc, #176]	@ (80023ec <HAL_ADC_MspInit+0x10c>)
 800233a:	f043 0304 	orr.w	r3, r3, #4
 800233e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002342:	4b2a      	ldr	r3, [pc, #168]	@ (80023ec <HAL_ADC_MspInit+0x10c>)
 8002344:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002348:	f003 0304 	and.w	r3, r3, #4
 800234c:	617b      	str	r3, [r7, #20]
 800234e:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002350:	2330      	movs	r3, #48	@ 0x30
 8002352:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002354:	2303      	movs	r3, #3
 8002356:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002358:	2300      	movs	r3, #0
 800235a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800235c:	f107 031c 	add.w	r3, r7, #28
 8002360:	4619      	mov	r1, r3
 8002362:	4823      	ldr	r0, [pc, #140]	@ (80023f0 <HAL_ADC_MspInit+0x110>)
 8002364:	f009 f8b0 	bl	800b4c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8002368:	e037      	b.n	80023da <HAL_ADC_MspInit+0xfa>
  else if(hadc->Instance==ADC2)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a21      	ldr	r2, [pc, #132]	@ (80023f4 <HAL_ADC_MspInit+0x114>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d132      	bne.n	80023da <HAL_ADC_MspInit+0xfa>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8002374:	4b1c      	ldr	r3, [pc, #112]	@ (80023e8 <HAL_ADC_MspInit+0x108>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	3301      	adds	r3, #1
 800237a:	4a1b      	ldr	r2, [pc, #108]	@ (80023e8 <HAL_ADC_MspInit+0x108>)
 800237c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800237e:	4b1a      	ldr	r3, [pc, #104]	@ (80023e8 <HAL_ADC_MspInit+0x108>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	2b01      	cmp	r3, #1
 8002384:	d10e      	bne.n	80023a4 <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8002386:	4b19      	ldr	r3, [pc, #100]	@ (80023ec <HAL_ADC_MspInit+0x10c>)
 8002388:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800238c:	4a17      	ldr	r2, [pc, #92]	@ (80023ec <HAL_ADC_MspInit+0x10c>)
 800238e:	f043 0320 	orr.w	r3, r3, #32
 8002392:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002396:	4b15      	ldr	r3, [pc, #84]	@ (80023ec <HAL_ADC_MspInit+0x10c>)
 8002398:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800239c:	f003 0320 	and.w	r3, r3, #32
 80023a0:	613b      	str	r3, [r7, #16]
 80023a2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023a4:	4b11      	ldr	r3, [pc, #68]	@ (80023ec <HAL_ADC_MspInit+0x10c>)
 80023a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023aa:	4a10      	ldr	r2, [pc, #64]	@ (80023ec <HAL_ADC_MspInit+0x10c>)
 80023ac:	f043 0301 	orr.w	r3, r3, #1
 80023b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023b4:	4b0d      	ldr	r3, [pc, #52]	@ (80023ec <HAL_ADC_MspInit+0x10c>)
 80023b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023ba:	f003 0301 	and.w	r3, r3, #1
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023c2:	23c0      	movs	r3, #192	@ 0xc0
 80023c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023c6:	2303      	movs	r3, #3
 80023c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ca:	2300      	movs	r3, #0
 80023cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023ce:	f107 031c 	add.w	r3, r7, #28
 80023d2:	4619      	mov	r1, r3
 80023d4:	4808      	ldr	r0, [pc, #32]	@ (80023f8 <HAL_ADC_MspInit+0x118>)
 80023d6:	f009 f877 	bl	800b4c8 <HAL_GPIO_Init>
}
 80023da:	bf00      	nop
 80023dc:	3730      	adds	r7, #48	@ 0x30
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	40022000 	.word	0x40022000
 80023e8:	24013678 	.word	0x24013678
 80023ec:	58024400 	.word	0x58024400
 80023f0:	58020800 	.word	0x58020800
 80023f4:	40022100 	.word	0x40022100
 80023f8:	58020000 	.word	0x58020000

080023fc <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80023fc:	b580      	push	{r7, lr}
 80023fe:	b08a      	sub	sp, #40	@ 0x28
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002404:	f107 0314 	add.w	r3, r7, #20
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]
 800240c:	605a      	str	r2, [r3, #4]
 800240e:	609a      	str	r2, [r3, #8]
 8002410:	60da      	str	r2, [r3, #12]
 8002412:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a48      	ldr	r2, [pc, #288]	@ (800253c <HAL_DAC_MspInit+0x140>)
 800241a:	4293      	cmp	r3, r2
 800241c:	f040 808a 	bne.w	8002534 <HAL_DAC_MspInit+0x138>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8002420:	4b47      	ldr	r3, [pc, #284]	@ (8002540 <HAL_DAC_MspInit+0x144>)
 8002422:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002426:	4a46      	ldr	r2, [pc, #280]	@ (8002540 <HAL_DAC_MspInit+0x144>)
 8002428:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800242c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002430:	4b43      	ldr	r3, [pc, #268]	@ (8002540 <HAL_DAC_MspInit+0x144>)
 8002432:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002436:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800243a:	613b      	str	r3, [r7, #16]
 800243c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800243e:	4b40      	ldr	r3, [pc, #256]	@ (8002540 <HAL_DAC_MspInit+0x144>)
 8002440:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002444:	4a3e      	ldr	r2, [pc, #248]	@ (8002540 <HAL_DAC_MspInit+0x144>)
 8002446:	f043 0301 	orr.w	r3, r3, #1
 800244a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800244e:	4b3c      	ldr	r3, [pc, #240]	@ (8002540 <HAL_DAC_MspInit+0x144>)
 8002450:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	60fb      	str	r3, [r7, #12]
 800245a:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800245c:	2330      	movs	r3, #48	@ 0x30
 800245e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002460:	2303      	movs	r3, #3
 8002462:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002464:	2300      	movs	r3, #0
 8002466:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002468:	f107 0314 	add.w	r3, r7, #20
 800246c:	4619      	mov	r1, r3
 800246e:	4835      	ldr	r0, [pc, #212]	@ (8002544 <HAL_DAC_MspInit+0x148>)
 8002470:	f009 f82a 	bl	800b4c8 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream0;
 8002474:	4b34      	ldr	r3, [pc, #208]	@ (8002548 <HAL_DAC_MspInit+0x14c>)
 8002476:	4a35      	ldr	r2, [pc, #212]	@ (800254c <HAL_DAC_MspInit+0x150>)
 8002478:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 800247a:	4b33      	ldr	r3, [pc, #204]	@ (8002548 <HAL_DAC_MspInit+0x14c>)
 800247c:	2243      	movs	r2, #67	@ 0x43
 800247e:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002480:	4b31      	ldr	r3, [pc, #196]	@ (8002548 <HAL_DAC_MspInit+0x14c>)
 8002482:	2240      	movs	r2, #64	@ 0x40
 8002484:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002486:	4b30      	ldr	r3, [pc, #192]	@ (8002548 <HAL_DAC_MspInit+0x14c>)
 8002488:	2200      	movs	r2, #0
 800248a:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800248c:	4b2e      	ldr	r3, [pc, #184]	@ (8002548 <HAL_DAC_MspInit+0x14c>)
 800248e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002492:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002494:	4b2c      	ldr	r3, [pc, #176]	@ (8002548 <HAL_DAC_MspInit+0x14c>)
 8002496:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800249a:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800249c:	4b2a      	ldr	r3, [pc, #168]	@ (8002548 <HAL_DAC_MspInit+0x14c>)
 800249e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80024a2:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80024a4:	4b28      	ldr	r3, [pc, #160]	@ (8002548 <HAL_DAC_MspInit+0x14c>)
 80024a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024aa:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80024ac:	4b26      	ldr	r3, [pc, #152]	@ (8002548 <HAL_DAC_MspInit+0x14c>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024b2:	4b25      	ldr	r3, [pc, #148]	@ (8002548 <HAL_DAC_MspInit+0x14c>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80024b8:	4823      	ldr	r0, [pc, #140]	@ (8002548 <HAL_DAC_MspInit+0x14c>)
 80024ba:	f006 ff31 	bl	8009320 <HAL_DMA_Init>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <HAL_DAC_MspInit+0xcc>
    {
      Error_Handler();
 80024c4:	f7ff fe48 	bl	8002158 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a1f      	ldr	r2, [pc, #124]	@ (8002548 <HAL_DAC_MspInit+0x14c>)
 80024cc:	609a      	str	r2, [r3, #8]
 80024ce:	4a1e      	ldr	r2, [pc, #120]	@ (8002548 <HAL_DAC_MspInit+0x14c>)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* DAC1_CH2 Init */
    hdma_dac1_ch2.Instance = DMA1_Stream1;
 80024d4:	4b1e      	ldr	r3, [pc, #120]	@ (8002550 <HAL_DAC_MspInit+0x154>)
 80024d6:	4a1f      	ldr	r2, [pc, #124]	@ (8002554 <HAL_DAC_MspInit+0x158>)
 80024d8:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch2.Init.Request = DMA_REQUEST_DAC2;
 80024da:	4b1d      	ldr	r3, [pc, #116]	@ (8002550 <HAL_DAC_MspInit+0x154>)
 80024dc:	2244      	movs	r2, #68	@ 0x44
 80024de:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002550 <HAL_DAC_MspInit+0x154>)
 80024e2:	2240      	movs	r2, #64	@ 0x40
 80024e4:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80024e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002550 <HAL_DAC_MspInit+0x154>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80024ec:	4b18      	ldr	r3, [pc, #96]	@ (8002550 <HAL_DAC_MspInit+0x154>)
 80024ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024f2:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80024f4:	4b16      	ldr	r3, [pc, #88]	@ (8002550 <HAL_DAC_MspInit+0x154>)
 80024f6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80024fa:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80024fc:	4b14      	ldr	r3, [pc, #80]	@ (8002550 <HAL_DAC_MspInit+0x154>)
 80024fe:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002502:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 8002504:	4b12      	ldr	r3, [pc, #72]	@ (8002550 <HAL_DAC_MspInit+0x154>)
 8002506:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800250a:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_LOW;
 800250c:	4b10      	ldr	r3, [pc, #64]	@ (8002550 <HAL_DAC_MspInit+0x154>)
 800250e:	2200      	movs	r2, #0
 8002510:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002512:	4b0f      	ldr	r3, [pc, #60]	@ (8002550 <HAL_DAC_MspInit+0x154>)
 8002514:	2200      	movs	r2, #0
 8002516:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch2) != HAL_OK)
 8002518:	480d      	ldr	r0, [pc, #52]	@ (8002550 <HAL_DAC_MspInit+0x154>)
 800251a:	f006 ff01 	bl	8009320 <HAL_DMA_Init>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <HAL_DAC_MspInit+0x12c>
    {
      Error_Handler();
 8002524:	f7ff fe18 	bl	8002158 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac1_ch2);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a09      	ldr	r2, [pc, #36]	@ (8002550 <HAL_DAC_MspInit+0x154>)
 800252c:	60da      	str	r2, [r3, #12]
 800252e:	4a08      	ldr	r2, [pc, #32]	@ (8002550 <HAL_DAC_MspInit+0x154>)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002534:	bf00      	nop
 8002536:	3728      	adds	r7, #40	@ 0x28
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	40007400 	.word	0x40007400
 8002540:	58024400 	.word	0x58024400
 8002544:	58020000 	.word	0x58020000
 8002548:	240003dc 	.word	0x240003dc
 800254c:	40020010 	.word	0x40020010
 8002550:	24000454 	.word	0x24000454
 8002554:	40020028 	.word	0x40020028

08002558 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b0b8      	sub	sp, #224	@ 0xe0
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002560:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002564:	2200      	movs	r2, #0
 8002566:	601a      	str	r2, [r3, #0]
 8002568:	605a      	str	r2, [r3, #4]
 800256a:	609a      	str	r2, [r3, #8]
 800256c:	60da      	str	r2, [r3, #12]
 800256e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002570:	f107 0310 	add.w	r3, r7, #16
 8002574:	22b8      	movs	r2, #184	@ 0xb8
 8002576:	2100      	movs	r1, #0
 8002578:	4618      	mov	r0, r3
 800257a:	f017 fcf2 	bl	8019f62 <memset>
  if(hi2c->Instance==I2C2)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a27      	ldr	r2, [pc, #156]	@ (8002620 <HAL_I2C_MspInit+0xc8>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d146      	bne.n	8002616 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002588:	f04f 0208 	mov.w	r2, #8
 800258c:	f04f 0300 	mov.w	r3, #0
 8002590:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8002594:	2300      	movs	r3, #0
 8002596:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800259a:	f107 0310 	add.w	r3, r7, #16
 800259e:	4618      	mov	r0, r3
 80025a0:	f00b fd08 	bl	800dfb4 <HAL_RCCEx_PeriphCLKConfig>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80025aa:	f7ff fdd5 	bl	8002158 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002624 <HAL_I2C_MspInit+0xcc>)
 80025b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025b4:	4a1b      	ldr	r2, [pc, #108]	@ (8002624 <HAL_I2C_MspInit+0xcc>)
 80025b6:	f043 0302 	orr.w	r3, r3, #2
 80025ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80025be:	4b19      	ldr	r3, [pc, #100]	@ (8002624 <HAL_I2C_MspInit+0xcc>)
 80025c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80025c4:	f003 0302 	and.w	r3, r3, #2
 80025c8:	60fb      	str	r3, [r7, #12]
 80025ca:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80025cc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80025d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80025d4:	2312      	movs	r3, #18
 80025d6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025da:	2300      	movs	r3, #0
 80025dc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025e0:	2300      	movs	r3, #0
 80025e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80025e6:	2304      	movs	r3, #4
 80025e8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025ec:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80025f0:	4619      	mov	r1, r3
 80025f2:	480d      	ldr	r0, [pc, #52]	@ (8002628 <HAL_I2C_MspInit+0xd0>)
 80025f4:	f008 ff68 	bl	800b4c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80025f8:	4b0a      	ldr	r3, [pc, #40]	@ (8002624 <HAL_I2C_MspInit+0xcc>)
 80025fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80025fe:	4a09      	ldr	r2, [pc, #36]	@ (8002624 <HAL_I2C_MspInit+0xcc>)
 8002600:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002604:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002608:	4b06      	ldr	r3, [pc, #24]	@ (8002624 <HAL_I2C_MspInit+0xcc>)
 800260a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800260e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002612:	60bb      	str	r3, [r7, #8]
 8002614:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8002616:	bf00      	nop
 8002618:	37e0      	adds	r7, #224	@ 0xe0
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	40005800 	.word	0x40005800
 8002624:	58024400 	.word	0x58024400
 8002628:	58020400 	.word	0x58020400

0800262c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b0bc      	sub	sp, #240	@ 0xf0
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002634:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002638:	2200      	movs	r2, #0
 800263a:	601a      	str	r2, [r3, #0]
 800263c:	605a      	str	r2, [r3, #4]
 800263e:	609a      	str	r2, [r3, #8]
 8002640:	60da      	str	r2, [r3, #12]
 8002642:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002644:	f107 0320 	add.w	r3, r7, #32
 8002648:	22b8      	movs	r2, #184	@ 0xb8
 800264a:	2100      	movs	r1, #0
 800264c:	4618      	mov	r0, r3
 800264e:	f017 fc88 	bl	8019f62 <memset>
  if(hspi->Instance==SPI2)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a72      	ldr	r2, [pc, #456]	@ (8002820 <HAL_SPI_MspInit+0x1f4>)
 8002658:	4293      	cmp	r3, r2
 800265a:	d146      	bne.n	80026ea <HAL_SPI_MspInit+0xbe>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 800265c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002660:	f04f 0300 	mov.w	r3, #0
 8002664:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002668:	2300      	movs	r3, #0
 800266a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800266c:	f107 0320 	add.w	r3, r7, #32
 8002670:	4618      	mov	r0, r3
 8002672:	f00b fc9f 	bl	800dfb4 <HAL_RCCEx_PeriphCLKConfig>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 800267c:	f7ff fd6c 	bl	8002158 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002680:	4b68      	ldr	r3, [pc, #416]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 8002682:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002686:	4a67      	ldr	r2, [pc, #412]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 8002688:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800268c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002690:	4b64      	ldr	r3, [pc, #400]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 8002692:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002696:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800269a:	61fb      	str	r3, [r7, #28]
 800269c:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800269e:	4b61      	ldr	r3, [pc, #388]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 80026a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026a4:	4a5f      	ldr	r2, [pc, #380]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 80026a6:	f043 0302 	orr.w	r3, r3, #2
 80026aa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80026ae:	4b5d      	ldr	r3, [pc, #372]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 80026b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026b4:	f003 0302 	and.w	r3, r3, #2
 80026b8:	61bb      	str	r3, [r7, #24]
 80026ba:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ACCEL_SCK1_Pin|ACCEL_MISO1_Pin|ACCEL_MOSI1_Pin;
 80026bc:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80026c0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c4:	2302      	movs	r3, #2
 80026c6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ca:	2300      	movs	r3, #0
 80026cc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d0:	2300      	movs	r3, #0
 80026d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80026d6:	2305      	movs	r3, #5
 80026d8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026dc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80026e0:	4619      	mov	r1, r3
 80026e2:	4851      	ldr	r0, [pc, #324]	@ (8002828 <HAL_SPI_MspInit+0x1fc>)
 80026e4:	f008 fef0 	bl	800b4c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 80026e8:	e096      	b.n	8002818 <HAL_SPI_MspInit+0x1ec>
  else if(hspi->Instance==SPI3)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a4f      	ldr	r2, [pc, #316]	@ (800282c <HAL_SPI_MspInit+0x200>)
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d146      	bne.n	8002782 <HAL_SPI_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 80026f4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80026f8:	f04f 0300 	mov.w	r3, #0
 80026fc:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002700:	2300      	movs	r3, #0
 8002702:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002704:	f107 0320 	add.w	r3, r7, #32
 8002708:	4618      	mov	r0, r3
 800270a:	f00b fc53 	bl	800dfb4 <HAL_RCCEx_PeriphCLKConfig>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <HAL_SPI_MspInit+0xec>
      Error_Handler();
 8002714:	f7ff fd20 	bl	8002158 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002718:	4b42      	ldr	r3, [pc, #264]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 800271a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800271e:	4a41      	ldr	r2, [pc, #260]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 8002720:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002724:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002728:	4b3e      	ldr	r3, [pc, #248]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 800272a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800272e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002732:	617b      	str	r3, [r7, #20]
 8002734:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002736:	4b3b      	ldr	r3, [pc, #236]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 8002738:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800273c:	4a39      	ldr	r2, [pc, #228]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 800273e:	f043 0304 	orr.w	r3, r3, #4
 8002742:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002746:	4b37      	ldr	r3, [pc, #220]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 8002748:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800274c:	f003 0304 	and.w	r3, r3, #4
 8002750:	613b      	str	r3, [r7, #16]
 8002752:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ACCEL_SCK2_Pin|ACCEL_MISO2_Pin|ACCEL_MOSI2_Pin;
 8002754:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002758:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800275c:	2302      	movs	r3, #2
 800275e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002762:	2300      	movs	r3, #0
 8002764:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002768:	2300      	movs	r3, #0
 800276a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800276e:	2306      	movs	r3, #6
 8002770:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002774:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002778:	4619      	mov	r1, r3
 800277a:	482d      	ldr	r0, [pc, #180]	@ (8002830 <HAL_SPI_MspInit+0x204>)
 800277c:	f008 fea4 	bl	800b4c8 <HAL_GPIO_Init>
}
 8002780:	e04a      	b.n	8002818 <HAL_SPI_MspInit+0x1ec>
  else if(hspi->Instance==SPI4)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a2b      	ldr	r2, [pc, #172]	@ (8002834 <HAL_SPI_MspInit+0x208>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d145      	bne.n	8002818 <HAL_SPI_MspInit+0x1ec>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 800278c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002790:	f04f 0300 	mov.w	r3, #0
 8002794:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8002798:	2300      	movs	r3, #0
 800279a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800279e:	f107 0320 	add.w	r3, r7, #32
 80027a2:	4618      	mov	r0, r3
 80027a4:	f00b fc06 	bl	800dfb4 <HAL_RCCEx_PeriphCLKConfig>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <HAL_SPI_MspInit+0x186>
      Error_Handler();
 80027ae:	f7ff fcd3 	bl	8002158 <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80027b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 80027b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027b8:	4a1a      	ldr	r2, [pc, #104]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 80027ba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80027be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80027c2:	4b18      	ldr	r3, [pc, #96]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 80027c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80027c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027cc:	60fb      	str	r3, [r7, #12]
 80027ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80027d0:	4b14      	ldr	r3, [pc, #80]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 80027d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027d6:	4a13      	ldr	r2, [pc, #76]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 80027d8:	f043 0310 	orr.w	r3, r3, #16
 80027dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80027e0:	4b10      	ldr	r3, [pc, #64]	@ (8002824 <HAL_SPI_MspInit+0x1f8>)
 80027e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80027e6:	f003 0310 	and.w	r3, r3, #16
 80027ea:	60bb      	str	r3, [r7, #8]
 80027ec:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ACCEL_SCK3_Pin|ACCEL_MISO3_Pin|ACCEL_MOSI3_Pin;
 80027ee:	2364      	movs	r3, #100	@ 0x64
 80027f0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f4:	2302      	movs	r3, #2
 80027f6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027fa:	2300      	movs	r3, #0
 80027fc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002800:	2300      	movs	r3, #0
 8002802:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002806:	2305      	movs	r3, #5
 8002808:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800280c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002810:	4619      	mov	r1, r3
 8002812:	4809      	ldr	r0, [pc, #36]	@ (8002838 <HAL_SPI_MspInit+0x20c>)
 8002814:	f008 fe58 	bl	800b4c8 <HAL_GPIO_Init>
}
 8002818:	bf00      	nop
 800281a:	37f0      	adds	r7, #240	@ 0xf0
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	40003800 	.word	0x40003800
 8002824:	58024400 	.word	0x58024400
 8002828:	58020400 	.word	0x58020400
 800282c:	40003c00 	.word	0x40003c00
 8002830:	58020800 	.word	0x58020800
 8002834:	40013400 	.word	0x40013400
 8002838:	58021000 	.word	0x58021000

0800283c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b086      	sub	sp, #24
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a45      	ldr	r2, [pc, #276]	@ (8002960 <HAL_TIM_Base_MspInit+0x124>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d10f      	bne.n	800286e <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800284e:	4b45      	ldr	r3, [pc, #276]	@ (8002964 <HAL_TIM_Base_MspInit+0x128>)
 8002850:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002854:	4a43      	ldr	r2, [pc, #268]	@ (8002964 <HAL_TIM_Base_MspInit+0x128>)
 8002856:	f043 0301 	orr.w	r3, r3, #1
 800285a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800285e:	4b41      	ldr	r3, [pc, #260]	@ (8002964 <HAL_TIM_Base_MspInit+0x128>)
 8002860:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002864:	f003 0301 	and.w	r3, r3, #1
 8002868:	617b      	str	r3, [r7, #20]
 800286a:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800286c:	e074      	b.n	8002958 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM2)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002876:	d10f      	bne.n	8002898 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002878:	4b3a      	ldr	r3, [pc, #232]	@ (8002964 <HAL_TIM_Base_MspInit+0x128>)
 800287a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800287e:	4a39      	ldr	r2, [pc, #228]	@ (8002964 <HAL_TIM_Base_MspInit+0x128>)
 8002880:	f043 0301 	orr.w	r3, r3, #1
 8002884:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002888:	4b36      	ldr	r3, [pc, #216]	@ (8002964 <HAL_TIM_Base_MspInit+0x128>)
 800288a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	613b      	str	r3, [r7, #16]
 8002894:	693b      	ldr	r3, [r7, #16]
}
 8002896:	e05f      	b.n	8002958 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM3)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a32      	ldr	r2, [pc, #200]	@ (8002968 <HAL_TIM_Base_MspInit+0x12c>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d117      	bne.n	80028d2 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028a2:	4b30      	ldr	r3, [pc, #192]	@ (8002964 <HAL_TIM_Base_MspInit+0x128>)
 80028a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028a8:	4a2e      	ldr	r2, [pc, #184]	@ (8002964 <HAL_TIM_Base_MspInit+0x128>)
 80028aa:	f043 0302 	orr.w	r3, r3, #2
 80028ae:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80028b2:	4b2c      	ldr	r3, [pc, #176]	@ (8002964 <HAL_TIM_Base_MspInit+0x128>)
 80028b4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028b8:	f003 0302 	and.w	r3, r3, #2
 80028bc:	60fb      	str	r3, [r7, #12]
 80028be:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80028c0:	2200      	movs	r2, #0
 80028c2:	2100      	movs	r1, #0
 80028c4:	201d      	movs	r0, #29
 80028c6:	f006 f9c6 	bl	8008c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80028ca:	201d      	movs	r0, #29
 80028cc:	f006 f9dd 	bl	8008c8a <HAL_NVIC_EnableIRQ>
}
 80028d0:	e042      	b.n	8002958 <HAL_TIM_Base_MspInit+0x11c>
  else if(htim_base->Instance==TIM4)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a25      	ldr	r2, [pc, #148]	@ (800296c <HAL_TIM_Base_MspInit+0x130>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d13d      	bne.n	8002958 <HAL_TIM_Base_MspInit+0x11c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80028dc:	4b21      	ldr	r3, [pc, #132]	@ (8002964 <HAL_TIM_Base_MspInit+0x128>)
 80028de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028e2:	4a20      	ldr	r2, [pc, #128]	@ (8002964 <HAL_TIM_Base_MspInit+0x128>)
 80028e4:	f043 0304 	orr.w	r3, r3, #4
 80028e8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80028ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002964 <HAL_TIM_Base_MspInit+0x128>)
 80028ee:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80028f2:	f003 0304 	and.w	r3, r3, #4
 80028f6:	60bb      	str	r3, [r7, #8]
 80028f8:	68bb      	ldr	r3, [r7, #8]
    hdma_tim4_ch1.Instance = DMA1_Stream2;
 80028fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002970 <HAL_TIM_Base_MspInit+0x134>)
 80028fc:	4a1d      	ldr	r2, [pc, #116]	@ (8002974 <HAL_TIM_Base_MspInit+0x138>)
 80028fe:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch1.Init.Request = DMA_REQUEST_TIM4_CH1;
 8002900:	4b1b      	ldr	r3, [pc, #108]	@ (8002970 <HAL_TIM_Base_MspInit+0x134>)
 8002902:	221d      	movs	r2, #29
 8002904:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002906:	4b1a      	ldr	r3, [pc, #104]	@ (8002970 <HAL_TIM_Base_MspInit+0x134>)
 8002908:	2240      	movs	r2, #64	@ 0x40
 800290a:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800290c:	4b18      	ldr	r3, [pc, #96]	@ (8002970 <HAL_TIM_Base_MspInit+0x134>)
 800290e:	2200      	movs	r2, #0
 8002910:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002912:	4b17      	ldr	r3, [pc, #92]	@ (8002970 <HAL_TIM_Base_MspInit+0x134>)
 8002914:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002918:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800291a:	4b15      	ldr	r3, [pc, #84]	@ (8002970 <HAL_TIM_Base_MspInit+0x134>)
 800291c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002920:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002922:	4b13      	ldr	r3, [pc, #76]	@ (8002970 <HAL_TIM_Base_MspInit+0x134>)
 8002924:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002928:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch1.Init.Mode = DMA_NORMAL;
 800292a:	4b11      	ldr	r3, [pc, #68]	@ (8002970 <HAL_TIM_Base_MspInit+0x134>)
 800292c:	2200      	movs	r2, #0
 800292e:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002930:	4b0f      	ldr	r3, [pc, #60]	@ (8002970 <HAL_TIM_Base_MspInit+0x134>)
 8002932:	2200      	movs	r2, #0
 8002934:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002936:	4b0e      	ldr	r3, [pc, #56]	@ (8002970 <HAL_TIM_Base_MspInit+0x134>)
 8002938:	2200      	movs	r2, #0
 800293a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch1) != HAL_OK)
 800293c:	480c      	ldr	r0, [pc, #48]	@ (8002970 <HAL_TIM_Base_MspInit+0x134>)
 800293e:	f006 fcef 	bl	8009320 <HAL_DMA_Init>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <HAL_TIM_Base_MspInit+0x110>
      Error_Handler();
 8002948:	f7ff fc06 	bl	8002158 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim4_ch1);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	4a08      	ldr	r2, [pc, #32]	@ (8002970 <HAL_TIM_Base_MspInit+0x134>)
 8002950:	625a      	str	r2, [r3, #36]	@ 0x24
 8002952:	4a07      	ldr	r2, [pc, #28]	@ (8002970 <HAL_TIM_Base_MspInit+0x134>)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002958:	bf00      	nop
 800295a:	3718      	adds	r7, #24
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	40010000 	.word	0x40010000
 8002964:	58024400 	.word	0x58024400
 8002968:	40000400 	.word	0x40000400
 800296c:	40000800 	.word	0x40000800
 8002970:	240007e8 	.word	0x240007e8
 8002974:	40020040 	.word	0x40020040

08002978 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b08a      	sub	sp, #40	@ 0x28
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002980:	f107 0314 	add.w	r3, r7, #20
 8002984:	2200      	movs	r2, #0
 8002986:	601a      	str	r2, [r3, #0]
 8002988:	605a      	str	r2, [r3, #4]
 800298a:	609a      	str	r2, [r3, #8]
 800298c:	60da      	str	r2, [r3, #12]
 800298e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a26      	ldr	r2, [pc, #152]	@ (8002a30 <HAL_TIM_MspPostInit+0xb8>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d120      	bne.n	80029dc <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800299a:	4b26      	ldr	r3, [pc, #152]	@ (8002a34 <HAL_TIM_MspPostInit+0xbc>)
 800299c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029a0:	4a24      	ldr	r2, [pc, #144]	@ (8002a34 <HAL_TIM_MspPostInit+0xbc>)
 80029a2:	f043 0304 	orr.w	r3, r3, #4
 80029a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80029aa:	4b22      	ldr	r3, [pc, #136]	@ (8002a34 <HAL_TIM_MspPostInit+0xbc>)
 80029ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029b0:	f003 0304 	and.w	r3, r3, #4
 80029b4:	613b      	str	r3, [r7, #16]
 80029b6:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = LED_STROBE_1_Pin|LED_STROBE_2_Pin|LED_STROBE_3_Pin;
 80029b8:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80029bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029be:	2302      	movs	r3, #2
 80029c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c2:	2300      	movs	r3, #0
 80029c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029c6:	2300      	movs	r3, #0
 80029c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80029ca:	2302      	movs	r3, #2
 80029cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029ce:	f107 0314 	add.w	r3, r7, #20
 80029d2:	4619      	mov	r1, r3
 80029d4:	4818      	ldr	r0, [pc, #96]	@ (8002a38 <HAL_TIM_MspPostInit+0xc0>)
 80029d6:	f008 fd77 	bl	800b4c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 80029da:	e024      	b.n	8002a26 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM4)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a16      	ldr	r2, [pc, #88]	@ (8002a3c <HAL_TIM_MspPostInit+0xc4>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d11f      	bne.n	8002a26 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80029e6:	4b13      	ldr	r3, [pc, #76]	@ (8002a34 <HAL_TIM_MspPostInit+0xbc>)
 80029e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029ec:	4a11      	ldr	r2, [pc, #68]	@ (8002a34 <HAL_TIM_MspPostInit+0xbc>)
 80029ee:	f043 0308 	orr.w	r3, r3, #8
 80029f2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80029f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002a34 <HAL_TIM_MspPostInit+0xbc>)
 80029f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029fc:	f003 0308 	and.w	r3, r3, #8
 8002a00:	60fb      	str	r3, [r7, #12]
 8002a02:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_ACCEL_Pin;
 8002a04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a12:	2300      	movs	r3, #0
 8002a14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002a16:	2302      	movs	r3, #2
 8002a18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(LED_ACCEL_GPIO_Port, &GPIO_InitStruct);
 8002a1a:	f107 0314 	add.w	r3, r7, #20
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4807      	ldr	r0, [pc, #28]	@ (8002a40 <HAL_TIM_MspPostInit+0xc8>)
 8002a22:	f008 fd51 	bl	800b4c8 <HAL_GPIO_Init>
}
 8002a26:	bf00      	nop
 8002a28:	3728      	adds	r7, #40	@ 0x28
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	40000400 	.word	0x40000400
 8002a34:	58024400 	.word	0x58024400
 8002a38:	58020800 	.word	0x58020800
 8002a3c:	40000800 	.word	0x40000800
 8002a40:	58020c00 	.word	0x58020c00

08002a44 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b0ba      	sub	sp, #232	@ 0xe8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a4c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	605a      	str	r2, [r3, #4]
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	60da      	str	r2, [r3, #12]
 8002a5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a5c:	f107 0318 	add.w	r3, r7, #24
 8002a60:	22b8      	movs	r2, #184	@ 0xb8
 8002a62:	2100      	movs	r1, #0
 8002a64:	4618      	mov	r0, r3
 8002a66:	f017 fa7c 	bl	8019f62 <memset>
  if(huart->Instance==UART7)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a4d      	ldr	r2, [pc, #308]	@ (8002ba4 <HAL_UART_MspInit+0x160>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d147      	bne.n	8002b04 <HAL_UART_MspInit+0xc0>

  /* USER CODE END UART7_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8002a74:	f04f 0202 	mov.w	r2, #2
 8002a78:	f04f 0300 	mov.w	r3, #0
 8002a7c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002a80:	2300      	movs	r3, #0
 8002a82:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a86:	f107 0318 	add.w	r3, r7, #24
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f00b fa92 	bl	800dfb4 <HAL_RCCEx_PeriphCLKConfig>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d001      	beq.n	8002a9a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8002a96:	f7ff fb5f 	bl	8002158 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8002a9a:	4b43      	ldr	r3, [pc, #268]	@ (8002ba8 <HAL_UART_MspInit+0x164>)
 8002a9c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002aa0:	4a41      	ldr	r2, [pc, #260]	@ (8002ba8 <HAL_UART_MspInit+0x164>)
 8002aa2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002aa6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002aaa:	4b3f      	ldr	r3, [pc, #252]	@ (8002ba8 <HAL_UART_MspInit+0x164>)
 8002aac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002ab0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002ab4:	617b      	str	r3, [r7, #20]
 8002ab6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ab8:	4b3b      	ldr	r3, [pc, #236]	@ (8002ba8 <HAL_UART_MspInit+0x164>)
 8002aba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002abe:	4a3a      	ldr	r2, [pc, #232]	@ (8002ba8 <HAL_UART_MspInit+0x164>)
 8002ac0:	f043 0310 	orr.w	r3, r3, #16
 8002ac4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002ac8:	4b37      	ldr	r3, [pc, #220]	@ (8002ba8 <HAL_UART_MspInit+0x164>)
 8002aca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ace:	f003 0310 	and.w	r3, r3, #16
 8002ad2:	613b      	str	r3, [r7, #16]
 8002ad4:	693b      	ldr	r3, [r7, #16]
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX
    PE9     ------> UART7_RTS
    PE10     ------> UART7_CTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002ad6:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8002ada:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ade:	2302      	movs	r3, #2
 8002ae0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aea:	2300      	movs	r3, #0
 8002aec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8002af0:	2307      	movs	r3, #7
 8002af2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002af6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002afa:	4619      	mov	r1, r3
 8002afc:	482b      	ldr	r0, [pc, #172]	@ (8002bac <HAL_UART_MspInit+0x168>)
 8002afe:	f008 fce3 	bl	800b4c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002b02:	e04a      	b.n	8002b9a <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART1)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a29      	ldr	r2, [pc, #164]	@ (8002bb0 <HAL_UART_MspInit+0x16c>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d145      	bne.n	8002b9a <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002b0e:	f04f 0201 	mov.w	r2, #1
 8002b12:	f04f 0300 	mov.w	r3, #0
 8002b16:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b20:	f107 0318 	add.w	r3, r7, #24
 8002b24:	4618      	mov	r0, r3
 8002b26:	f00b fa45 	bl	800dfb4 <HAL_RCCEx_PeriphCLKConfig>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d001      	beq.n	8002b34 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8002b30:	f7ff fb12 	bl	8002158 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b34:	4b1c      	ldr	r3, [pc, #112]	@ (8002ba8 <HAL_UART_MspInit+0x164>)
 8002b36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b3a:	4a1b      	ldr	r2, [pc, #108]	@ (8002ba8 <HAL_UART_MspInit+0x164>)
 8002b3c:	f043 0310 	orr.w	r3, r3, #16
 8002b40:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002b44:	4b18      	ldr	r3, [pc, #96]	@ (8002ba8 <HAL_UART_MspInit+0x164>)
 8002b46:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b4a:	f003 0310 	and.w	r3, r3, #16
 8002b4e:	60fb      	str	r3, [r7, #12]
 8002b50:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b52:	4b15      	ldr	r3, [pc, #84]	@ (8002ba8 <HAL_UART_MspInit+0x164>)
 8002b54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b58:	4a13      	ldr	r2, [pc, #76]	@ (8002ba8 <HAL_UART_MspInit+0x164>)
 8002b5a:	f043 0302 	orr.w	r3, r3, #2
 8002b5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002b62:	4b11      	ldr	r3, [pc, #68]	@ (8002ba8 <HAL_UART_MspInit+0x164>)
 8002b64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	60bb      	str	r3, [r7, #8]
 8002b6e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002b70:	23c0      	movs	r3, #192	@ 0xc0
 8002b72:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b76:	2302      	movs	r3, #2
 8002b78:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b82:	2300      	movs	r3, #0
 8002b84:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b88:	2307      	movs	r3, #7
 8002b8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b8e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002b92:	4619      	mov	r1, r3
 8002b94:	4807      	ldr	r0, [pc, #28]	@ (8002bb4 <HAL_UART_MspInit+0x170>)
 8002b96:	f008 fc97 	bl	800b4c8 <HAL_GPIO_Init>
}
 8002b9a:	bf00      	nop
 8002b9c:	37e8      	adds	r7, #232	@ 0xe8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	40007800 	.word	0x40007800
 8002ba8:	58024400 	.word	0x58024400
 8002bac:	58021000 	.word	0x58021000
 8002bb0:	40011000 	.word	0x40011000
 8002bb4:	58020400 	.word	0x58020400

08002bb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002bbc:	bf00      	nop
 8002bbe:	e7fd      	b.n	8002bbc <NMI_Handler+0x4>

08002bc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bc4:	bf00      	nop
 8002bc6:	e7fd      	b.n	8002bc4 <HardFault_Handler+0x4>

08002bc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bcc:	bf00      	nop
 8002bce:	e7fd      	b.n	8002bcc <MemManage_Handler+0x4>

08002bd0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bd4:	bf00      	nop
 8002bd6:	e7fd      	b.n	8002bd4 <BusFault_Handler+0x4>

08002bd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bdc:	bf00      	nop
 8002bde:	e7fd      	b.n	8002bdc <UsageFault_Handler+0x4>

08002be0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002be4:	bf00      	nop
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr

08002bee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bee:	b480      	push	{r7}
 8002bf0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bf2:	bf00      	nop
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c00:	bf00      	nop
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr

08002c0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c0e:	f004 fb8f 	bl	8007330 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c12:	bf00      	nop
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTA2_Pin);
 8002c1a:	2002      	movs	r0, #2
 8002c1c:	f008 fe2d 	bl	800b87a <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002c20:	bf00      	nop
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTB2_Pin);
 8002c28:	2004      	movs	r0, #4
 8002c2a:	f008 fe26 	bl	800b87a <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002c2e:	bf00      	nop
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTA3_Pin);
 8002c36:	2008      	movs	r0, #8
 8002c38:	f008 fe1f 	bl	800b87a <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002c3c:	bf00      	nop
 8002c3e:	bd80      	pop	{r7, pc}

08002c40 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002c44:	4802      	ldr	r0, [pc, #8]	@ (8002c50 <DMA1_Stream0_IRQHandler+0x10>)
 8002c46:	f007 f92d 	bl	8009ea4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002c4a:	bf00      	nop
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	240003dc 	.word	0x240003dc

08002c54 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch2);
 8002c58:	4802      	ldr	r0, [pc, #8]	@ (8002c64 <DMA1_Stream1_IRQHandler+0x10>)
 8002c5a:	f007 f923 	bl	8009ea4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002c5e:	bf00      	nop
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	24000454 	.word	0x24000454

08002c68 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch1);
 8002c6c:	4802      	ldr	r0, [pc, #8]	@ (8002c78 <DMA1_Stream2_IRQHandler+0x10>)
 8002c6e:	f007 f919 	bl	8009ea4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002c72:	bf00      	nop
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	240007e8 	.word	0x240007e8

08002c7c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTA1_Pin);
 8002c80:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002c84:	f008 fdf9 	bl	800b87a <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTB1_Pin);
 8002c88:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002c8c:	f008 fdf5 	bl	800b87a <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002c90:	bf00      	nop
 8002c92:	bd80      	pop	{r7, pc}

08002c94 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002c98:	4802      	ldr	r0, [pc, #8]	@ (8002ca4 <TIM3_IRQHandler+0x10>)
 8002c9a:	f00f fa49 	bl	8012130 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002c9e:	bf00      	nop
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	24000750 	.word	0x24000750

08002ca8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ACCEL_INTB3_Pin);
 8002cac:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002cb0:	f008 fde3 	bl	800b87a <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002cb4:	bf00      	nop
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8002cbc:	4802      	ldr	r0, [pc, #8]	@ (8002cc8 <OTG_HS_IRQHandler+0x10>)
 8002cbe:	f009 f86b 	bl	800bd98 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002cc2:	bf00      	nop
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	24014b68 	.word	0x24014b68

08002ccc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	af00      	add	r7, sp, #0
  return 1;
 8002cd0:	2301      	movs	r3, #1
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cda:	4770      	bx	lr

08002cdc <_kill>:

int _kill(int pid, int sig)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ce6:	f017 f9ad 	bl	801a044 <__errno>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2216      	movs	r2, #22
 8002cee:	601a      	str	r2, [r3, #0]
  return -1;
 8002cf0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3708      	adds	r7, #8
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <_exit>:

void _exit (int status)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002d04:	f04f 31ff 	mov.w	r1, #4294967295
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f7ff ffe7 	bl	8002cdc <_kill>
  while (1) {}    /* Make sure we hang here */
 8002d0e:	bf00      	nop
 8002d10:	e7fd      	b.n	8002d0e <_exit+0x12>

08002d12 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b086      	sub	sp, #24
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	60f8      	str	r0, [r7, #12]
 8002d1a:	60b9      	str	r1, [r7, #8]
 8002d1c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d1e:	2300      	movs	r3, #0
 8002d20:	617b      	str	r3, [r7, #20]
 8002d22:	e00a      	b.n	8002d3a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002d24:	f3af 8000 	nop.w
 8002d28:	4601      	mov	r1, r0
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	1c5a      	adds	r2, r3, #1
 8002d2e:	60ba      	str	r2, [r7, #8]
 8002d30:	b2ca      	uxtb	r2, r1
 8002d32:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	3301      	adds	r3, #1
 8002d38:	617b      	str	r3, [r7, #20]
 8002d3a:	697a      	ldr	r2, [r7, #20]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	dbf0      	blt.n	8002d24 <_read+0x12>
  }

  return len;
 8002d42:	687b      	ldr	r3, [r7, #4]
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3718      	adds	r7, #24
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d58:	2300      	movs	r3, #0
 8002d5a:	617b      	str	r3, [r7, #20]
 8002d5c:	e009      	b.n	8002d72 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	1c5a      	adds	r2, r3, #1
 8002d62:	60ba      	str	r2, [r7, #8]
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	4618      	mov	r0, r3
 8002d68:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	3301      	adds	r3, #1
 8002d70:	617b      	str	r3, [r7, #20]
 8002d72:	697a      	ldr	r2, [r7, #20]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	429a      	cmp	r2, r3
 8002d78:	dbf1      	blt.n	8002d5e <_write+0x12>
  }
  return len;
 8002d7a:	687b      	ldr	r3, [r7, #4]
}
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	3718      	adds	r7, #24
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}

08002d84 <_close>:

int _close(int file)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002dac:	605a      	str	r2, [r3, #4]
  return 0;
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <_isatty>:

int _isatty(int file)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002dc4:	2301      	movs	r3, #1
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd0:	4770      	bx	lr

08002dd2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002dd2:	b480      	push	{r7}
 8002dd4:	b085      	sub	sp, #20
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	60f8      	str	r0, [r7, #12]
 8002dda:	60b9      	str	r1, [r7, #8]
 8002ddc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002dde:	2300      	movs	r3, #0
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3714      	adds	r7, #20
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002df4:	4a14      	ldr	r2, [pc, #80]	@ (8002e48 <_sbrk+0x5c>)
 8002df6:	4b15      	ldr	r3, [pc, #84]	@ (8002e4c <_sbrk+0x60>)
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e00:	4b13      	ldr	r3, [pc, #76]	@ (8002e50 <_sbrk+0x64>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d102      	bne.n	8002e0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e08:	4b11      	ldr	r3, [pc, #68]	@ (8002e50 <_sbrk+0x64>)
 8002e0a:	4a12      	ldr	r2, [pc, #72]	@ (8002e54 <_sbrk+0x68>)
 8002e0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e0e:	4b10      	ldr	r3, [pc, #64]	@ (8002e50 <_sbrk+0x64>)
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4413      	add	r3, r2
 8002e16:	693a      	ldr	r2, [r7, #16]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d207      	bcs.n	8002e2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e1c:	f017 f912 	bl	801a044 <__errno>
 8002e20:	4603      	mov	r3, r0
 8002e22:	220c      	movs	r2, #12
 8002e24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e26:	f04f 33ff 	mov.w	r3, #4294967295
 8002e2a:	e009      	b.n	8002e40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e2c:	4b08      	ldr	r3, [pc, #32]	@ (8002e50 <_sbrk+0x64>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e32:	4b07      	ldr	r3, [pc, #28]	@ (8002e50 <_sbrk+0x64>)
 8002e34:	681a      	ldr	r2, [r3, #0]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4413      	add	r3, r2
 8002e3a:	4a05      	ldr	r2, [pc, #20]	@ (8002e50 <_sbrk+0x64>)
 8002e3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3718      	adds	r7, #24
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	24050000 	.word	0x24050000
 8002e4c:	00000800 	.word	0x00000800
 8002e50:	2401367c 	.word	0x2401367c
 8002e54:	240153b8 	.word	0x240153b8

08002e58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002e5c:	4b32      	ldr	r3, [pc, #200]	@ (8002f28 <SystemInit+0xd0>)
 8002e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e62:	4a31      	ldr	r2, [pc, #196]	@ (8002f28 <SystemInit+0xd0>)
 8002e64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002e6c:	4b2f      	ldr	r3, [pc, #188]	@ (8002f2c <SystemInit+0xd4>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 030f 	and.w	r3, r3, #15
 8002e74:	2b06      	cmp	r3, #6
 8002e76:	d807      	bhi.n	8002e88 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002e78:	4b2c      	ldr	r3, [pc, #176]	@ (8002f2c <SystemInit+0xd4>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f023 030f 	bic.w	r3, r3, #15
 8002e80:	4a2a      	ldr	r2, [pc, #168]	@ (8002f2c <SystemInit+0xd4>)
 8002e82:	f043 0307 	orr.w	r3, r3, #7
 8002e86:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8002e88:	4b29      	ldr	r3, [pc, #164]	@ (8002f30 <SystemInit+0xd8>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a28      	ldr	r2, [pc, #160]	@ (8002f30 <SystemInit+0xd8>)
 8002e8e:	f043 0301 	orr.w	r3, r3, #1
 8002e92:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002e94:	4b26      	ldr	r3, [pc, #152]	@ (8002f30 <SystemInit+0xd8>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8002e9a:	4b25      	ldr	r3, [pc, #148]	@ (8002f30 <SystemInit+0xd8>)
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	4924      	ldr	r1, [pc, #144]	@ (8002f30 <SystemInit+0xd8>)
 8002ea0:	4b24      	ldr	r3, [pc, #144]	@ (8002f34 <SystemInit+0xdc>)
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8002ea6:	4b21      	ldr	r3, [pc, #132]	@ (8002f2c <SystemInit+0xd4>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f003 0308 	and.w	r3, r3, #8
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d007      	beq.n	8002ec2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002eb2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f2c <SystemInit+0xd4>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f023 030f 	bic.w	r3, r3, #15
 8002eba:	4a1c      	ldr	r2, [pc, #112]	@ (8002f2c <SystemInit+0xd4>)
 8002ebc:	f043 0307 	orr.w	r3, r3, #7
 8002ec0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002ec2:	4b1b      	ldr	r3, [pc, #108]	@ (8002f30 <SystemInit+0xd8>)
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8002ec8:	4b19      	ldr	r3, [pc, #100]	@ (8002f30 <SystemInit+0xd8>)
 8002eca:	2200      	movs	r2, #0
 8002ecc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002ece:	4b18      	ldr	r3, [pc, #96]	@ (8002f30 <SystemInit+0xd8>)
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002ed4:	4b16      	ldr	r3, [pc, #88]	@ (8002f30 <SystemInit+0xd8>)
 8002ed6:	4a18      	ldr	r2, [pc, #96]	@ (8002f38 <SystemInit+0xe0>)
 8002ed8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8002eda:	4b15      	ldr	r3, [pc, #84]	@ (8002f30 <SystemInit+0xd8>)
 8002edc:	4a17      	ldr	r2, [pc, #92]	@ (8002f3c <SystemInit+0xe4>)
 8002ede:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002ee0:	4b13      	ldr	r3, [pc, #76]	@ (8002f30 <SystemInit+0xd8>)
 8002ee2:	4a17      	ldr	r2, [pc, #92]	@ (8002f40 <SystemInit+0xe8>)
 8002ee4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8002ee6:	4b12      	ldr	r3, [pc, #72]	@ (8002f30 <SystemInit+0xd8>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002eec:	4b10      	ldr	r3, [pc, #64]	@ (8002f30 <SystemInit+0xd8>)
 8002eee:	4a14      	ldr	r2, [pc, #80]	@ (8002f40 <SystemInit+0xe8>)
 8002ef0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002ef2:	4b0f      	ldr	r3, [pc, #60]	@ (8002f30 <SystemInit+0xd8>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8002ef8:	4b0d      	ldr	r3, [pc, #52]	@ (8002f30 <SystemInit+0xd8>)
 8002efa:	4a11      	ldr	r2, [pc, #68]	@ (8002f40 <SystemInit+0xe8>)
 8002efc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002efe:	4b0c      	ldr	r3, [pc, #48]	@ (8002f30 <SystemInit+0xd8>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002f04:	4b0a      	ldr	r3, [pc, #40]	@ (8002f30 <SystemInit+0xd8>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a09      	ldr	r2, [pc, #36]	@ (8002f30 <SystemInit+0xd8>)
 8002f0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f0e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002f10:	4b07      	ldr	r3, [pc, #28]	@ (8002f30 <SystemInit+0xd8>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002f16:	4b0b      	ldr	r3, [pc, #44]	@ (8002f44 <SystemInit+0xec>)
 8002f18:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002f1c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002f1e:	bf00      	nop
 8002f20:	46bd      	mov	sp, r7
 8002f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f26:	4770      	bx	lr
 8002f28:	e000ed00 	.word	0xe000ed00
 8002f2c:	52002000 	.word	0x52002000
 8002f30:	58024400 	.word	0x58024400
 8002f34:	eaf6ed7f 	.word	0xeaf6ed7f
 8002f38:	02020200 	.word	0x02020200
 8002f3c:	01ff0000 	.word	0x01ff0000
 8002f40:	01010280 	.word	0x01010280
 8002f44:	52004000 	.word	0x52004000

08002f48 <FindClosest>:
 */

#include "util.h"

uint32_t FindClosest(const uint32_t* arr, uint32_t len, uint32_t target)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b089      	sub	sp, #36	@ 0x24
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	60f8      	str	r0, [r7, #12]
 8002f50:	60b9      	str	r1, [r7, #8]
 8002f52:	607a      	str	r2, [r7, #4]
	uint32_t min_diff = 0xFFFFFFFF;
 8002f54:	f04f 33ff 	mov.w	r3, #4294967295
 8002f58:	61fb      	str	r3, [r7, #28]
	uint32_t closest_value = arr[0];
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	61bb      	str	r3, [r7, #24]

	for (uint32_t i = 0; i < len; i++)
 8002f60:	2300      	movs	r3, #0
 8002f62:	617b      	str	r3, [r7, #20]
 8002f64:	e019      	b.n	8002f9a <FindClosest+0x52>
	{
		uint32_t diff = abs(arr[i] - target);
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	68fa      	ldr	r2, [r7, #12]
 8002f6c:	4413      	add	r3, r2
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	bfb8      	it	lt
 8002f78:	425b      	neglt	r3, r3
 8002f7a:	613b      	str	r3, [r7, #16]

		if (diff < min_diff)
 8002f7c:	693a      	ldr	r2, [r7, #16]
 8002f7e:	69fb      	ldr	r3, [r7, #28]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d207      	bcs.n	8002f94 <FindClosest+0x4c>
		{
			min_diff = diff;
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	61fb      	str	r3, [r7, #28]
			closest_value = arr[i];
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	68fa      	ldr	r2, [r7, #12]
 8002f8e:	4413      	add	r3, r2
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	61bb      	str	r3, [r7, #24]
	for (uint32_t i = 0; i < len; i++)
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	3301      	adds	r3, #1
 8002f98:	617b      	str	r3, [r7, #20]
 8002f9a:	697a      	ldr	r2, [r7, #20]
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d3e1      	bcc.n	8002f66 <FindClosest+0x1e>
		}
	}

	return closest_value;
 8002fa2:	69bb      	ldr	r3, [r7, #24]
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3724      	adds	r7, #36	@ 0x24
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b083      	sub	sp, #12
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002fba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	db0b      	blt.n	8002fda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fc2:	88fb      	ldrh	r3, [r7, #6]
 8002fc4:	f003 021f 	and.w	r2, r3, #31
 8002fc8:	4907      	ldr	r1, [pc, #28]	@ (8002fe8 <__NVIC_EnableIRQ+0x38>)
 8002fca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002fce:	095b      	lsrs	r3, r3, #5
 8002fd0:	2001      	movs	r0, #1
 8002fd2:	fa00 f202 	lsl.w	r2, r0, r2
 8002fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002fda:	bf00      	nop
 8002fdc:	370c      	adds	r7, #12
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	e000e100 	.word	0xe000e100

08002fec <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002ff6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	db12      	blt.n	8003024 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ffe:	88fb      	ldrh	r3, [r7, #6]
 8003000:	f003 021f 	and.w	r2, r3, #31
 8003004:	490a      	ldr	r1, [pc, #40]	@ (8003030 <__NVIC_DisableIRQ+0x44>)
 8003006:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800300a:	095b      	lsrs	r3, r3, #5
 800300c:	2001      	movs	r0, #1
 800300e:	fa00 f202 	lsl.w	r2, r0, r2
 8003012:	3320      	adds	r3, #32
 8003014:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003018:	f3bf 8f4f 	dsb	sy
}
 800301c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800301e:	f3bf 8f6f 	isb	sy
}
 8003022:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	e000e100 	.word	0xe000e100

08003034 <VibeCheck_Init>:
		TIM_HandleTypeDef* htim_rgb,
		volatile uint32_t* time_micros,
		SPI_HandleTypeDef* hspi_accel0,
		SPI_HandleTypeDef* hspi_accel1,
		SPI_HandleTypeDef* hspi_accel2)
{
 8003034:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003036:	b0e5      	sub	sp, #404	@ 0x194
 8003038:	af10      	add	r7, sp, #64	@ 0x40
 800303a:	f507 74a8 	add.w	r4, r7, #336	@ 0x150
 800303e:	f5a4 749e 	sub.w	r4, r4, #316	@ 0x13c
 8003042:	6020      	str	r0, [r4, #0]
 8003044:	f507 70a8 	add.w	r0, r7, #336	@ 0x150
 8003048:	f5a0 70a0 	sub.w	r0, r0, #320	@ 0x140
 800304c:	6001      	str	r1, [r0, #0]
 800304e:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 8003052:	f5a1 71a2 	sub.w	r1, r1, #324	@ 0x144
 8003056:	600a      	str	r2, [r1, #0]
 8003058:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800305c:	f5a2 72a4 	sub.w	r2, r2, #328	@ 0x148
 8003060:	6013      	str	r3, [r2, #0]

	HAL_Delay(10);  /* wait for steady power so the RGB LEDs don't get into a weird state */
 8003062:	200a      	movs	r0, #10
 8003064:	f004 f984 	bl	8007370 <HAL_Delay>

	VibeCheckShell_Init(&vc->shell);  /* the shell is linked to the USB middle-ware in usbd_cdc_if.c */
 8003068:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800306c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4618      	mov	r0, r3
 8003074:	f002 f9dc 	bl	8005430 <VibeCheckShell_Init>

	VibeCheckShell_InputHandler strobe_cmd = {
 8003078:	4ac6      	ldr	r2, [pc, #792]	@ (8003394 <VibeCheck_Init+0x360>)
 800307a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800307e:	6810      	ldr	r0, [r2, #0]
 8003080:	6018      	str	r0, [r3, #0]
 8003082:	8891      	ldrh	r1, [r2, #4]
 8003084:	7992      	ldrb	r2, [r2, #6]
 8003086:	8099      	strh	r1, [r3, #4]
 8003088:	719a      	strb	r2, [r3, #6]
 800308a:	f207 130f 	addw	r3, r7, #271	@ 0x10f
 800308e:	2239      	movs	r2, #57	@ 0x39
 8003090:	2100      	movs	r1, #0
 8003092:	4618      	mov	r0, r3
 8003094:	f016 ff65 	bl	8019f62 <memset>
 8003098:	4bbf      	ldr	r3, [pc, #764]	@ (8003398 <VibeCheck_Init+0x364>)
 800309a:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
			.name = "strobe",
			.execute = VibeCheckStrobeCMD_Execute,
			.obj = &vc->strobe
 800309e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030a2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	4bbc      	ldr	r3, [pc, #752]	@ (800339c <VibeCheck_Init+0x368>)
 80030aa:	4413      	add	r3, r2
	VibeCheckShell_InputHandler strobe_cmd = {
 80030ac:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
	};

	VibeCheckShell_InputHandler wavegen_cmd = {
 80030b0:	4abb      	ldr	r2, [pc, #748]	@ (80033a0 <VibeCheck_Init+0x36c>)
 80030b2:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80030b6:	6810      	ldr	r0, [r2, #0]
 80030b8:	6851      	ldr	r1, [r2, #4]
 80030ba:	c303      	stmia	r3!, {r0, r1}
 80030bc:	f107 03c8 	add.w	r3, r7, #200	@ 0xc8
 80030c0:	2238      	movs	r2, #56	@ 0x38
 80030c2:	2100      	movs	r1, #0
 80030c4:	4618      	mov	r0, r3
 80030c6:	f016 ff4c 	bl	8019f62 <memset>
 80030ca:	4bb6      	ldr	r3, [pc, #728]	@ (80033a4 <VibeCheck_Init+0x370>)
 80030cc:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
			.name = "wavegen",
			.execute = VibeCheckWaveGenCMD_Execute,
			.obj = &vc->wavegen
 80030d0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030d4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	4bb3      	ldr	r3, [pc, #716]	@ (80033a8 <VibeCheck_Init+0x374>)
 80030dc:	4413      	add	r3, r2
	VibeCheckShell_InputHandler wavegen_cmd = {
 80030de:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	};

	VibeCheckShell_InputHandler rgb_cmd = {
 80030e2:	4bb2      	ldr	r3, [pc, #712]	@ (80033ac <VibeCheck_Init+0x378>)
 80030e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80030e6:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80030ea:	223c      	movs	r2, #60	@ 0x3c
 80030ec:	2100      	movs	r1, #0
 80030ee:	4618      	mov	r0, r3
 80030f0:	f016 ff37 	bl	8019f62 <memset>
 80030f4:	4bae      	ldr	r3, [pc, #696]	@ (80033b0 <VibeCheck_Init+0x37c>)
 80030f6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			.name = "rgb",
			.execute = VibeCheckRGBCMD_Execute,
			.obj = &vc->rgb
 80030fa:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80030fe:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	4bab      	ldr	r3, [pc, #684]	@ (80033b4 <VibeCheck_Init+0x380>)
 8003106:	4413      	add	r3, r2
	VibeCheckShell_InputHandler rgb_cmd = {
 8003108:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	};

	VibeCheckShell_InputHandler sensor_cmd = {
 800310c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003110:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 8003114:	4aa8      	ldr	r2, [pc, #672]	@ (80033b8 <VibeCheck_Init+0x384>)
 8003116:	460b      	mov	r3, r1
 8003118:	6810      	ldr	r0, [r2, #0]
 800311a:	6018      	str	r0, [r3, #0]
 800311c:	8890      	ldrh	r0, [r2, #4]
 800311e:	7992      	ldrb	r2, [r2, #6]
 8003120:	8098      	strh	r0, [r3, #4]
 8003122:	719a      	strb	r2, [r3, #6]
 8003124:	1dcb      	adds	r3, r1, #7
 8003126:	2239      	movs	r2, #57	@ 0x39
 8003128:	2100      	movs	r1, #0
 800312a:	4618      	mov	r0, r3
 800312c:	f016 ff19 	bl	8019f62 <memset>
 8003130:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003134:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003138:	4aa0      	ldr	r2, [pc, #640]	@ (80033bc <VibeCheck_Init+0x388>)
 800313a:	641a      	str	r2, [r3, #64]	@ 0x40
			.name = "sensor",
			.execute = VibeCheckSensorCMD_Execute,
			.obj = &vc->sensor
 800313c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003140:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	4b9e      	ldr	r3, [pc, #632]	@ (80033c0 <VibeCheck_Init+0x38c>)
 8003148:	4413      	add	r3, r2
	VibeCheckShell_InputHandler sensor_cmd = {
 800314a:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800314e:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 8003152:	6453      	str	r3, [r2, #68]	@ 0x44
	};

	VibeCheckShell_RegisterInputHandler(&vc->shell, strobe_cmd);
 8003154:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003158:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800315c:	681e      	ldr	r6, [r3, #0]
 800315e:	466d      	mov	r5, sp
 8003160:	f507 748a 	add.w	r4, r7, #276	@ 0x114
 8003164:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003166:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003168:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800316a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800316c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800316e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003170:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003174:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003178:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800317c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800317e:	4630      	mov	r0, r6
 8003180:	f002 faa0 	bl	80056c4 <VibeCheckShell_RegisterInputHandler>
	VibeCheckShell_RegisterInputHandler(&vc->shell, wavegen_cmd);
 8003184:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003188:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800318c:	681e      	ldr	r6, [r3, #0]
 800318e:	466d      	mov	r5, sp
 8003190:	f107 04cc 	add.w	r4, r7, #204	@ 0xcc
 8003194:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003196:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003198:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800319a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800319c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800319e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031a0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80031a4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80031a8:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80031ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031ae:	4630      	mov	r0, r6
 80031b0:	f002 fa88 	bl	80056c4 <VibeCheckShell_RegisterInputHandler>
	VibeCheckShell_RegisterInputHandler(&vc->shell, rgb_cmd);
 80031b4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80031b8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80031bc:	681e      	ldr	r6, [r3, #0]
 80031be:	466d      	mov	r5, sp
 80031c0:	f107 0484 	add.w	r4, r7, #132	@ 0x84
 80031c4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031c8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031cc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031ce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031d0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80031d4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80031d8:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80031dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031de:	4630      	mov	r0, r6
 80031e0:	f002 fa70 	bl	80056c4 <VibeCheckShell_RegisterInputHandler>
	VibeCheckShell_RegisterInputHandler(&vc->shell, sensor_cmd);
 80031e4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80031e8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	607b      	str	r3, [r7, #4]
 80031f0:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80031f4:	f5a3 7690 	sub.w	r6, r3, #288	@ 0x120
 80031f8:	466d      	mov	r5, sp
 80031fa:	f106 040c 	add.w	r4, r6, #12
 80031fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003200:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003202:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003204:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003206:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003208:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800320a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800320e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8003212:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f002 fa54 	bl	80056c4 <VibeCheckShell_RegisterInputHandler>

	VibeCheckShell_OutputHandler wavegen_sender = {
 800321c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003220:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003224:	4a67      	ldr	r2, [pc, #412]	@ (80033c4 <VibeCheck_Init+0x390>)
 8003226:	601a      	str	r2, [r3, #0]
			.execute = VibeCheckWaveGenSender_Execute,
			.obj = &vc->wavegen
 8003228:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800322c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	4b5d      	ldr	r3, [pc, #372]	@ (80033a8 <VibeCheck_Init+0x374>)
 8003234:	4413      	add	r3, r2
	VibeCheckShell_OutputHandler wavegen_sender = {
 8003236:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800323a:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 800323e:	6053      	str	r3, [r2, #4]
	};

	VibeCheckShell_OutputHandler sensor_data_sender = {
 8003240:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003244:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003248:	4a5f      	ldr	r2, [pc, #380]	@ (80033c8 <VibeCheck_Init+0x394>)
 800324a:	601a      	str	r2, [r3, #0]
			.execute = VibeCheckSensorSender_Data_Execute,
			.obj = &vc->sensor
 800324c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003250:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	4b5a      	ldr	r3, [pc, #360]	@ (80033c0 <VibeCheck_Init+0x38c>)
 8003258:	4413      	add	r3, r2
	VibeCheckShell_OutputHandler sensor_data_sender = {
 800325a:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 800325e:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8003262:	6053      	str	r3, [r2, #4]
	};

	VibeCheckShell_OutputHandler sensor_status_sender = {
 8003264:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003268:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800326c:	4a57      	ldr	r2, [pc, #348]	@ (80033cc <VibeCheck_Init+0x398>)
 800326e:	601a      	str	r2, [r3, #0]
			.execute = VibeCheckSensorSender_Status_Execute,
			.obj = &vc->sensor
 8003270:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003274:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003278:	681a      	ldr	r2, [r3, #0]
 800327a:	4b51      	ldr	r3, [pc, #324]	@ (80033c0 <VibeCheck_Init+0x38c>)
 800327c:	4413      	add	r3, r2
	VibeCheckShell_OutputHandler sensor_status_sender = {
 800327e:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003282:	f5a2 729c 	sub.w	r2, r2, #312	@ 0x138
 8003286:	6053      	str	r3, [r2, #4]
	};

	VibeCheckShell_RegisterOutputHandler(&vc->shell, wavegen_sender);
 8003288:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800328c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003290:	6818      	ldr	r0, [r3, #0]
 8003292:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003296:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800329a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800329e:	f002 fa45 	bl	800572c <VibeCheckShell_RegisterOutputHandler>
	VibeCheckShell_RegisterOutputHandler(&vc->shell, sensor_data_sender);
 80032a2:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032a6:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80032aa:	6818      	ldr	r0, [r3, #0]
 80032ac:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032b0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80032b4:	e893 0006 	ldmia.w	r3, {r1, r2}
 80032b8:	f002 fa38 	bl	800572c <VibeCheckShell_RegisterOutputHandler>
	VibeCheckShell_RegisterOutputHandler(&vc->shell, sensor_status_sender);
 80032bc:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032c0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80032c4:	6818      	ldr	r0, [r3, #0]
 80032c6:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032ca:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80032ce:	e893 0006 	ldmia.w	r3, {r1, r2}
 80032d2:	f002 fa2b 	bl	800572c <VibeCheckShell_RegisterOutputHandler>

	VibeCheckStrobe_Init(&vc->strobe, htim_strobe);
 80032d6:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032da:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	4b2e      	ldr	r3, [pc, #184]	@ (800339c <VibeCheck_Init+0x368>)
 80032e2:	4413      	add	r3, r2
 80032e4:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 80032e8:	f5a2 72a0 	sub.w	r2, r2, #320	@ 0x140
 80032ec:	6811      	ldr	r1, [r2, #0]
 80032ee:	4618      	mov	r0, r3
 80032f0:	f002 fcc8 	bl	8005c84 <VibeCheckStrobe_Init>
	VibeCheckWaveGen_Init(&vc->wavegen, hdac_wavegen, htim_wavegen);
 80032f4:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 80032f8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	4b2a      	ldr	r3, [pc, #168]	@ (80033a8 <VibeCheck_Init+0x374>)
 8003300:	4413      	add	r3, r2
 8003302:	f507 72a8 	add.w	r2, r7, #336	@ 0x150
 8003306:	f5a2 72a2 	sub.w	r2, r2, #324	@ 0x144
 800330a:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 800330e:	f5a1 71a4 	sub.w	r1, r1, #328	@ 0x148
 8003312:	6812      	ldr	r2, [r2, #0]
 8003314:	6809      	ldr	r1, [r1, #0]
 8003316:	4618      	mov	r0, r3
 8003318:	f003 fa04 	bl	8006724 <VibeCheckWaveGen_Init>
	VibeCheckRGB_Init(&vc->rgb, htim_rgb);
 800331c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003320:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	4b23      	ldr	r3, [pc, #140]	@ (80033b4 <VibeCheck_Init+0x380>)
 8003328:	4413      	add	r3, r2
 800332a:	f8d7 1168 	ldr.w	r1, [r7, #360]	@ 0x168
 800332e:	4618      	mov	r0, r3
 8003330:	f000 fa8a 	bl	8003848 <VibeCheckRGB_Init>
	VibeCheckRGB_SetBaseSequence(&vc->rgb, base_sequence_times, base_sequence_colors, base_sequence_len);
 8003334:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003338:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	481d      	ldr	r0, [pc, #116]	@ (80033b4 <VibeCheck_Init+0x380>)
 8003340:	4418      	add	r0, r3
 8003342:	2310      	movs	r3, #16
 8003344:	4a22      	ldr	r2, [pc, #136]	@ (80033d0 <VibeCheck_Init+0x39c>)
 8003346:	4923      	ldr	r1, [pc, #140]	@ (80033d4 <VibeCheck_Init+0x3a0>)
 8003348:	f000 fb31 	bl	80039ae <VibeCheckRGB_SetBaseSequence>
	VibeCheckRGB_SetTopSequence(&vc->rgb, top_sequence_times, top_sequence_colors, top_sequence_len);
 800334c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003350:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4817      	ldr	r0, [pc, #92]	@ (80033b4 <VibeCheck_Init+0x380>)
 8003358:	4418      	add	r0, r3
 800335a:	2304      	movs	r3, #4
 800335c:	4a1e      	ldr	r2, [pc, #120]	@ (80033d8 <VibeCheck_Init+0x3a4>)
 800335e:	491f      	ldr	r1, [pc, #124]	@ (80033dc <VibeCheck_Init+0x3a8>)
 8003360:	f000 fb5c 	bl	8003a1c <VibeCheckRGB_SetTopSequence>
	VibeCheckSensor_Init(&vc->sensor, time_micros, hspi_accel0, hspi_accel1, hspi_accel2);
 8003364:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003368:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	4814      	ldr	r0, [pc, #80]	@ (80033c0 <VibeCheck_Init+0x38c>)
 8003370:	4418      	add	r0, r3
 8003372:	f8d7 3178 	ldr.w	r3, [r7, #376]	@ 0x178
 8003376:	9300      	str	r3, [sp, #0]
 8003378:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 800337c:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 8003380:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003384:	f000 fd60 	bl	8003e48 <VibeCheckSensor_Init>
}
 8003388:	bf00      	nop
 800338a:	f507 77aa 	add.w	r7, r7, #340	@ 0x154
 800338e:	46bd      	mov	sp, r7
 8003390:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003392:	bf00      	nop
 8003394:	0801d6c0 	.word	0x0801d6c0
 8003398:	08006225 	.word	0x08006225
 800339c:	00011424 	.word	0x00011424
 80033a0:	0801d6c8 	.word	0x0801d6c8
 80033a4:	08007025 	.word	0x08007025
 80033a8:	00011444 	.word	0x00011444
 80033ac:	00626772 	.word	0x00626772
 80033b0:	08003c81 	.word	0x08003c81
 80033b4:	00012490 	.word	0x00012490
 80033b8:	0801d6d0 	.word	0x0801d6d0
 80033bc:	08005085 	.word	0x08005085
 80033c0:	00012a10 	.word	0x00012a10
 80033c4:	08007181 	.word	0x08007181
 80033c8:	080052d5 	.word	0x080052d5
 80033cc:	080053a5 	.word	0x080053a5
 80033d0:	0801d9a4 	.word	0x0801d9a4
 80033d4:	0801d964 	.word	0x0801d964
 80033d8:	0801d8f8 	.word	0x0801d8f8
 80033dc:	0801d8e8 	.word	0x0801d8e8

080033e0 <VibeCheck_Loop>:

void VibeCheck_Loop(VibeCheck* vc)
{
 80033e0:	b590      	push	{r4, r7, lr}
 80033e2:	b08b      	sub	sp, #44	@ 0x2c
 80033e4:	af02      	add	r7, sp, #8
 80033e6:	6078      	str	r0, [r7, #4]
	uint32_t time = HAL_GetTick();
 80033e8:	f003 ffb6 	bl	8007358 <HAL_GetTick>
 80033ec:	61b8      	str	r0, [r7, #24]

	/* FIXME: sometimes the accelerometers disconnected unexpectedly */


	/* call object update functions */
	VibeCheckWaveGen_Update(&vc->wavegen);
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	4b9d      	ldr	r3, [pc, #628]	@ (8003668 <VibeCheck_Loop+0x288>)
 80033f2:	4413      	add	r3, r2
 80033f4:	4618      	mov	r0, r3
 80033f6:	f003 fa35 	bl	8006864 <VibeCheckWaveGen_Update>
	VibeCheckRGB_Update(&vc->rgb);
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	4b9b      	ldr	r3, [pc, #620]	@ (800366c <VibeCheck_Loop+0x28c>)
 80033fe:	4413      	add	r3, r2
 8003400:	4618      	mov	r0, r3
 8003402:	f000 fa57 	bl	80038b4 <VibeCheckRGB_Update>
	VibeCheckSensor_Update(&vc->sensor);
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	4b99      	ldr	r3, [pc, #612]	@ (8003670 <VibeCheck_Loop+0x290>)
 800340a:	4413      	add	r3, r2
 800340c:	4618      	mov	r0, r3
 800340e:	f000 fe2d 	bl	800406c <VibeCheckSensor_Update>


	/* update the shell */
	VibeCheckShell_Status shell_status = VibeCheckShell_Update(&vc->shell);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4618      	mov	r0, r3
 8003416:	f002 f84d 	bl	80054b4 <VibeCheckShell_Update>
 800341a:	4603      	mov	r3, r0
 800341c:	617b      	str	r3, [r7, #20]

	/* blink indicator LEDs based on shell status */
	if (shell_status.ihandl_status == VC_SHELL_INPUT_PROCESSED)
 800341e:	7d3b      	ldrb	r3, [r7, #20]
 8003420:	2b01      	cmp	r3, #1
 8003422:	d10e      	bne.n	8003442 <VibeCheck_Loop+0x62>
	{
		VibeCheckRGB_SetTopSequence(&vc->rgb, led_shell_success_times, led_shell_success_colors, led_shell_success_len);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4891      	ldr	r0, [pc, #580]	@ (800366c <VibeCheck_Loop+0x28c>)
 8003428:	4418      	add	r0, r3
 800342a:	2304      	movs	r3, #4
 800342c:	4a91      	ldr	r2, [pc, #580]	@ (8003674 <VibeCheck_Loop+0x294>)
 800342e:	4992      	ldr	r1, [pc, #584]	@ (8003678 <VibeCheck_Loop+0x298>)
 8003430:	f000 faf4 	bl	8003a1c <VibeCheckRGB_SetTopSequence>
		VibeCheckRGB_StartTopSequence(&vc->rgb);
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	4b8d      	ldr	r3, [pc, #564]	@ (800366c <VibeCheck_Loop+0x28c>)
 8003438:	4413      	add	r3, r2
 800343a:	4618      	mov	r0, r3
 800343c:	f000 fb05 	bl	8003a4a <VibeCheckRGB_StartTopSequence>
 8003440:	e013      	b.n	800346a <VibeCheck_Loop+0x8a>
	}
	else if (shell_status.ihandl_status == VC_SHELL_INPUT_ERROR_NO_HANDLER || shell_status.ihandl_status == VC_SHELL_INPUT_ERROR_EXECUTING)
 8003442:	7d3b      	ldrb	r3, [r7, #20]
 8003444:	2b02      	cmp	r3, #2
 8003446:	d002      	beq.n	800344e <VibeCheck_Loop+0x6e>
 8003448:	7d3b      	ldrb	r3, [r7, #20]
 800344a:	2b03      	cmp	r3, #3
 800344c:	d10d      	bne.n	800346a <VibeCheck_Loop+0x8a>
	{
		VibeCheckRGB_SetTopSequence(&vc->rgb, led_shell_failure_times, led_shell_failure_colors, led_shell_failure_len);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4886      	ldr	r0, [pc, #536]	@ (800366c <VibeCheck_Loop+0x28c>)
 8003452:	4418      	add	r0, r3
 8003454:	2304      	movs	r3, #4
 8003456:	4a89      	ldr	r2, [pc, #548]	@ (800367c <VibeCheck_Loop+0x29c>)
 8003458:	4989      	ldr	r1, [pc, #548]	@ (8003680 <VibeCheck_Loop+0x2a0>)
 800345a:	f000 fadf 	bl	8003a1c <VibeCheckRGB_SetTopSequence>
		VibeCheckRGB_StartTopSequence(&vc->rgb);
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	4b82      	ldr	r3, [pc, #520]	@ (800366c <VibeCheck_Loop+0x28c>)
 8003462:	4413      	add	r3, r2
 8003464:	4618      	mov	r0, r3
 8003466:	f000 faf0 	bl	8003a4a <VibeCheckRGB_StartTopSequence>


	/* send stuff over USB */
	char* usb_tx;
	uint32_t usb_tx_len;
	if (VibeCheckShell_GetOutput(&vc->shell, &usb_tx, &usb_tx_len))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	f107 020c 	add.w	r2, r7, #12
 8003470:	f107 0110 	add.w	r1, r7, #16
 8003474:	4618      	mov	r0, r3
 8003476:	f002 f9d7 	bl	8005828 <VibeCheckShell_GetOutput>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d015      	beq.n	80034ac <VibeCheck_Loop+0xcc>
	{
		NVIC_DisableIRQ(OTG_HS_IRQn);
 8003480:	204d      	movs	r0, #77	@ 0x4d
 8003482:	f7ff fdb3 	bl	8002fec <__NVIC_DisableIRQ>
		if (CDC_Transmit_HS((uint8_t*)usb_tx, usb_tx_len) == USBD_OK)
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	68fa      	ldr	r2, [r7, #12]
 800348a:	b292      	uxth	r2, r2
 800348c:	4611      	mov	r1, r2
 800348e:	4618      	mov	r0, r3
 8003490:	f014 fd6e 	bl	8017f70 <CDC_Transmit_HS>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d105      	bne.n	80034a6 <VibeCheck_Loop+0xc6>
			VibeCheckShell_UpdateOutputBuffer(&vc->shell, usb_tx_len);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	68fa      	ldr	r2, [r7, #12]
 800349e:	4611      	mov	r1, r2
 80034a0:	4618      	mov	r0, r3
 80034a2:	f002 fa0f 	bl	80058c4 <VibeCheckShell_UpdateOutputBuffer>
		NVIC_EnableIRQ(OTG_HS_IRQn);
 80034a6:	204d      	movs	r0, #77	@ 0x4d
 80034a8:	f7ff fd82 	bl	8002fb0 <__NVIC_EnableIRQ>
	}


	/* visualize the acceleration with the RGB LEDs */

	if (time - time_prev_led_update > 30)
 80034ac:	4b75      	ldr	r3, [pc, #468]	@ (8003684 <VibeCheck_Loop+0x2a4>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	69ba      	ldr	r2, [r7, #24]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	2b1e      	cmp	r3, #30
 80034b6:	f240 81b1 	bls.w	800381c <VibeCheck_Loop+0x43c>
	{
		time_prev_led_update = time;
 80034ba:	4a72      	ldr	r2, [pc, #456]	@ (8003684 <VibeCheck_Loop+0x2a4>)
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	6013      	str	r3, [r2, #0]

		if (!vc->rgb.top_sequence.is_running)  /* let the top sequence have precedence over the visualization */
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	f503 3390 	add.w	r3, r3, #73728	@ 0x12000
 80034c6:	f893 3a08 	ldrb.w	r3, [r3, #2568]	@ 0xa08
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	f040 81a6 	bne.w	800381c <VibeCheck_Loop+0x43c>
		{
			for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 80034d0:	2300      	movs	r3, #0
 80034d2:	61fb      	str	r3, [r7, #28]
 80034d4:	e19e      	b.n	8003814 <VibeCheck_Loop+0x434>
			{
				if (vc->sensor.status[i].is_connected)
 80034d6:	6879      	ldr	r1, [r7, #4]
 80034d8:	69fa      	ldr	r2, [r7, #28]
 80034da:	4613      	mov	r3, r2
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	4413      	add	r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	18ca      	adds	r2, r1, r3
 80034e4:	4b68      	ldr	r3, [pc, #416]	@ (8003688 <VibeCheck_Loop+0x2a8>)
 80034e6:	4413      	add	r3, r2
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	f000 818f 	beq.w	800380e <VibeCheck_Loop+0x42e>
				{
					if (vc->sensor.status[i].accel_measuring)
 80034f0:	6879      	ldr	r1, [r7, #4]
 80034f2:	69fa      	ldr	r2, [r7, #28]
 80034f4:	4613      	mov	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	4413      	add	r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	18ca      	adds	r2, r1, r3
 80034fe:	4b63      	ldr	r3, [pc, #396]	@ (800368c <VibeCheck_Loop+0x2ac>)
 8003500:	4413      	add	r3, r2
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2b00      	cmp	r3, #0
 8003506:	f000 80cb 	beq.w	80036a0 <VibeCheck_Loop+0x2c0>
					{
						/* write the LEDs */
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 0, 255 * fabs(vc->sensor.sensor_array[i].accel_x) / vc->sensor.sensor_config[i].g_range, 0, 0);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4857      	ldr	r0, [pc, #348]	@ (800366c <VibeCheck_Loop+0x28c>)
 800350e:	4418      	add	r0, r3
 8003510:	69fa      	ldr	r2, [r7, #28]
 8003512:	4613      	mov	r3, r2
 8003514:	005b      	lsls	r3, r3, #1
 8003516:	189c      	adds	r4, r3, r2
 8003518:	6879      	ldr	r1, [r7, #4]
 800351a:	69fa      	ldr	r2, [r7, #28]
 800351c:	4613      	mov	r3, r2
 800351e:	00db      	lsls	r3, r3, #3
 8003520:	1a9b      	subs	r3, r3, r2
 8003522:	00db      	lsls	r3, r3, #3
 8003524:	18ca      	adds	r2, r1, r3
 8003526:	4b5a      	ldr	r3, [pc, #360]	@ (8003690 <VibeCheck_Loop+0x2b0>)
 8003528:	4413      	add	r3, r2
 800352a:	edd3 7a00 	vldr	s15, [r3]
 800352e:	eef0 7ae7 	vabs.f32	s15, s15
 8003532:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003536:	ed9f 6b4a 	vldr	d6, [pc, #296]	@ 8003660 <VibeCheck_Loop+0x280>
 800353a:	ee27 5b06 	vmul.f64	d5, d7, d6
 800353e:	6879      	ldr	r1, [r7, #4]
 8003540:	69fa      	ldr	r2, [r7, #28]
 8003542:	4613      	mov	r3, r2
 8003544:	00db      	lsls	r3, r3, #3
 8003546:	1a9b      	subs	r3, r3, r2
 8003548:	009b      	lsls	r3, r3, #2
 800354a:	18ca      	adds	r2, r1, r3
 800354c:	4b51      	ldr	r3, [pc, #324]	@ (8003694 <VibeCheck_Loop+0x2b4>)
 800354e:	4413      	add	r3, r2
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	ee07 3a90 	vmov	s15, r3
 8003556:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 800355a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800355e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003562:	edc7 7a00 	vstr	s15, [r7]
 8003566:	783b      	ldrb	r3, [r7, #0]
 8003568:	b2da      	uxtb	r2, r3
 800356a:	2300      	movs	r3, #0
 800356c:	9300      	str	r3, [sp, #0]
 800356e:	2300      	movs	r3, #0
 8003570:	4621      	mov	r1, r4
 8003572:	f000 fa8a 	bl	8003a8a <VibeCheckRGB_SetColor>
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 1, 0, 255 * fabs(vc->sensor.sensor_array[i].accel_y) / vc->sensor.sensor_config[i].g_range, 0);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	483c      	ldr	r0, [pc, #240]	@ (800366c <VibeCheck_Loop+0x28c>)
 800357a:	4418      	add	r0, r3
 800357c:	69fa      	ldr	r2, [r7, #28]
 800357e:	4613      	mov	r3, r2
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	4413      	add	r3, r2
 8003584:	1c5c      	adds	r4, r3, #1
 8003586:	6879      	ldr	r1, [r7, #4]
 8003588:	69fa      	ldr	r2, [r7, #28]
 800358a:	4613      	mov	r3, r2
 800358c:	00db      	lsls	r3, r3, #3
 800358e:	1a9b      	subs	r3, r3, r2
 8003590:	00db      	lsls	r3, r3, #3
 8003592:	18ca      	adds	r2, r1, r3
 8003594:	4b40      	ldr	r3, [pc, #256]	@ (8003698 <VibeCheck_Loop+0x2b8>)
 8003596:	4413      	add	r3, r2
 8003598:	edd3 7a00 	vldr	s15, [r3]
 800359c:	eef0 7ae7 	vabs.f32	s15, s15
 80035a0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80035a4:	ed9f 6b2e 	vldr	d6, [pc, #184]	@ 8003660 <VibeCheck_Loop+0x280>
 80035a8:	ee27 5b06 	vmul.f64	d5, d7, d6
 80035ac:	6879      	ldr	r1, [r7, #4]
 80035ae:	69fa      	ldr	r2, [r7, #28]
 80035b0:	4613      	mov	r3, r2
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	1a9b      	subs	r3, r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	18ca      	adds	r2, r1, r3
 80035ba:	4b36      	ldr	r3, [pc, #216]	@ (8003694 <VibeCheck_Loop+0x2b4>)
 80035bc:	4413      	add	r3, r2
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	ee07 3a90 	vmov	s15, r3
 80035c4:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 80035c8:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80035cc:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80035d0:	edc7 7a00 	vstr	s15, [r7]
 80035d4:	783b      	ldrb	r3, [r7, #0]
 80035d6:	b2db      	uxtb	r3, r3
 80035d8:	2200      	movs	r2, #0
 80035da:	9200      	str	r2, [sp, #0]
 80035dc:	2200      	movs	r2, #0
 80035de:	4621      	mov	r1, r4
 80035e0:	f000 fa53 	bl	8003a8a <VibeCheckRGB_SetColor>
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 2, 0, 0, 255 * fabs(vc->sensor.sensor_array[i].accel_z) / vc->sensor.sensor_config[i].g_range);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	4821      	ldr	r0, [pc, #132]	@ (800366c <VibeCheck_Loop+0x28c>)
 80035e8:	4418      	add	r0, r3
 80035ea:	69fa      	ldr	r2, [r7, #28]
 80035ec:	4613      	mov	r3, r2
 80035ee:	005b      	lsls	r3, r3, #1
 80035f0:	4413      	add	r3, r2
 80035f2:	1c9c      	adds	r4, r3, #2
 80035f4:	6879      	ldr	r1, [r7, #4]
 80035f6:	69fa      	ldr	r2, [r7, #28]
 80035f8:	4613      	mov	r3, r2
 80035fa:	00db      	lsls	r3, r3, #3
 80035fc:	1a9b      	subs	r3, r3, r2
 80035fe:	00db      	lsls	r3, r3, #3
 8003600:	18ca      	adds	r2, r1, r3
 8003602:	4b26      	ldr	r3, [pc, #152]	@ (800369c <VibeCheck_Loop+0x2bc>)
 8003604:	4413      	add	r3, r2
 8003606:	edd3 7a00 	vldr	s15, [r3]
 800360a:	eef0 7ae7 	vabs.f32	s15, s15
 800360e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003612:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 8003660 <VibeCheck_Loop+0x280>
 8003616:	ee27 5b06 	vmul.f64	d5, d7, d6
 800361a:	6879      	ldr	r1, [r7, #4]
 800361c:	69fa      	ldr	r2, [r7, #28]
 800361e:	4613      	mov	r3, r2
 8003620:	00db      	lsls	r3, r3, #3
 8003622:	1a9b      	subs	r3, r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	18ca      	adds	r2, r1, r3
 8003628:	4b1a      	ldr	r3, [pc, #104]	@ (8003694 <VibeCheck_Loop+0x2b4>)
 800362a:	4413      	add	r3, r2
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	ee07 3a90 	vmov	s15, r3
 8003632:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8003636:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800363a:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800363e:	edc7 7a00 	vstr	s15, [r7]
 8003642:	783b      	ldrb	r3, [r7, #0]
 8003644:	b2db      	uxtb	r3, r3
 8003646:	9300      	str	r3, [sp, #0]
 8003648:	2300      	movs	r3, #0
 800364a:	2200      	movs	r2, #0
 800364c:	4621      	mov	r1, r4
 800364e:	f000 fa1c 	bl	8003a8a <VibeCheckRGB_SetColor>
						VibeCheckRGB_SendColors(&vc->rgb);
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	4b05      	ldr	r3, [pc, #20]	@ (800366c <VibeCheck_Loop+0x28c>)
 8003656:	4413      	add	r3, r2
 8003658:	4618      	mov	r0, r3
 800365a:	f000 fa88 	bl	8003b6e <VibeCheckRGB_SendColors>
 800365e:	e0d6      	b.n	800380e <VibeCheck_Loop+0x42e>
 8003660:	00000000 	.word	0x00000000
 8003664:	406fe000 	.word	0x406fe000
 8003668:	00011444 	.word	0x00011444
 800366c:	00012490 	.word	0x00012490
 8003670:	00012a10 	.word	0x00012a10
 8003674:	0801db64 	.word	0x0801db64
 8003678:	0801db54 	.word	0x0801db54
 800367c:	0801dbe0 	.word	0x0801dbe0
 8003680:	0801dbd0 	.word	0x0801dbd0
 8003684:	24013680 	.word	0x24013680
 8003688:	00012b0c 	.word	0x00012b0c
 800368c:	00012b10 	.word	0x00012b10
 8003690:	00012a84 	.word	0x00012a84
 8003694:	00012a20 	.word	0x00012a20
 8003698:	00012a88 	.word	0x00012a88
 800369c:	00012a8c 	.word	0x00012a8c
					}
					else if (vc->sensor.status[i].gyro_measuring)
 80036a0:	6879      	ldr	r1, [r7, #4]
 80036a2:	69fa      	ldr	r2, [r7, #28]
 80036a4:	4613      	mov	r3, r2
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	4413      	add	r3, r2
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	18ca      	adds	r2, r1, r3
 80036ae:	4b60      	ldr	r3, [pc, #384]	@ (8003830 <VibeCheck_Loop+0x450>)
 80036b0:	4413      	add	r3, r2
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	f000 80aa 	beq.w	800380e <VibeCheck_Loop+0x42e>
					{
						/* write the LEDs */
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 0, 255 * fabs(vc->sensor.sensor_array[i].gyro_x) / vc->sensor.sensor_config[i].dps_range, 0, 0);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	485d      	ldr	r0, [pc, #372]	@ (8003834 <VibeCheck_Loop+0x454>)
 80036be:	4418      	add	r0, r3
 80036c0:	69fa      	ldr	r2, [r7, #28]
 80036c2:	4613      	mov	r3, r2
 80036c4:	005b      	lsls	r3, r3, #1
 80036c6:	189c      	adds	r4, r3, r2
 80036c8:	6879      	ldr	r1, [r7, #4]
 80036ca:	69fa      	ldr	r2, [r7, #28]
 80036cc:	4613      	mov	r3, r2
 80036ce:	00db      	lsls	r3, r3, #3
 80036d0:	1a9b      	subs	r3, r3, r2
 80036d2:	00db      	lsls	r3, r3, #3
 80036d4:	18ca      	adds	r2, r1, r3
 80036d6:	4b58      	ldr	r3, [pc, #352]	@ (8003838 <VibeCheck_Loop+0x458>)
 80036d8:	4413      	add	r3, r2
 80036da:	edd3 7a00 	vldr	s15, [r3]
 80036de:	eef0 7ae7 	vabs.f32	s15, s15
 80036e2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80036e6:	ed9f 6b50 	vldr	d6, [pc, #320]	@ 8003828 <VibeCheck_Loop+0x448>
 80036ea:	ee27 5b06 	vmul.f64	d5, d7, d6
 80036ee:	6879      	ldr	r1, [r7, #4]
 80036f0:	69fa      	ldr	r2, [r7, #28]
 80036f2:	4613      	mov	r3, r2
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	1a9b      	subs	r3, r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	18ca      	adds	r2, r1, r3
 80036fc:	4b4f      	ldr	r3, [pc, #316]	@ (800383c <VibeCheck_Loop+0x45c>)
 80036fe:	4413      	add	r3, r2
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	ee07 3a90 	vmov	s15, r3
 8003706:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 800370a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800370e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003712:	edc7 7a00 	vstr	s15, [r7]
 8003716:	783b      	ldrb	r3, [r7, #0]
 8003718:	b2da      	uxtb	r2, r3
 800371a:	2300      	movs	r3, #0
 800371c:	9300      	str	r3, [sp, #0]
 800371e:	2300      	movs	r3, #0
 8003720:	4621      	mov	r1, r4
 8003722:	f000 f9b2 	bl	8003a8a <VibeCheckRGB_SetColor>
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 1, 0, 255 * fabs(vc->sensor.sensor_array[i].gyro_y) / vc->sensor.sensor_config[i].dps_range, 0);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4842      	ldr	r0, [pc, #264]	@ (8003834 <VibeCheck_Loop+0x454>)
 800372a:	4418      	add	r0, r3
 800372c:	69fa      	ldr	r2, [r7, #28]
 800372e:	4613      	mov	r3, r2
 8003730:	005b      	lsls	r3, r3, #1
 8003732:	4413      	add	r3, r2
 8003734:	1c5c      	adds	r4, r3, #1
 8003736:	6879      	ldr	r1, [r7, #4]
 8003738:	69fa      	ldr	r2, [r7, #28]
 800373a:	4613      	mov	r3, r2
 800373c:	00db      	lsls	r3, r3, #3
 800373e:	1a9b      	subs	r3, r3, r2
 8003740:	00db      	lsls	r3, r3, #3
 8003742:	18ca      	adds	r2, r1, r3
 8003744:	4b3e      	ldr	r3, [pc, #248]	@ (8003840 <VibeCheck_Loop+0x460>)
 8003746:	4413      	add	r3, r2
 8003748:	edd3 7a00 	vldr	s15, [r3]
 800374c:	eef0 7ae7 	vabs.f32	s15, s15
 8003750:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003754:	ed9f 6b34 	vldr	d6, [pc, #208]	@ 8003828 <VibeCheck_Loop+0x448>
 8003758:	ee27 5b06 	vmul.f64	d5, d7, d6
 800375c:	6879      	ldr	r1, [r7, #4]
 800375e:	69fa      	ldr	r2, [r7, #28]
 8003760:	4613      	mov	r3, r2
 8003762:	00db      	lsls	r3, r3, #3
 8003764:	1a9b      	subs	r3, r3, r2
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	18ca      	adds	r2, r1, r3
 800376a:	4b34      	ldr	r3, [pc, #208]	@ (800383c <VibeCheck_Loop+0x45c>)
 800376c:	4413      	add	r3, r2
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	ee07 3a90 	vmov	s15, r3
 8003774:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8003778:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800377c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8003780:	edc7 7a00 	vstr	s15, [r7]
 8003784:	783b      	ldrb	r3, [r7, #0]
 8003786:	b2db      	uxtb	r3, r3
 8003788:	2200      	movs	r2, #0
 800378a:	9200      	str	r2, [sp, #0]
 800378c:	2200      	movs	r2, #0
 800378e:	4621      	mov	r1, r4
 8003790:	f000 f97b 	bl	8003a8a <VibeCheckRGB_SetColor>
						VibeCheckRGB_SetColor(&vc->rgb, 3 * i + 2, 0, 0, 255 * fabs(vc->sensor.sensor_array[i].gyro_z) / vc->sensor.sensor_config[i].dps_range);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	4827      	ldr	r0, [pc, #156]	@ (8003834 <VibeCheck_Loop+0x454>)
 8003798:	4418      	add	r0, r3
 800379a:	69fa      	ldr	r2, [r7, #28]
 800379c:	4613      	mov	r3, r2
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	4413      	add	r3, r2
 80037a2:	1c9c      	adds	r4, r3, #2
 80037a4:	6879      	ldr	r1, [r7, #4]
 80037a6:	69fa      	ldr	r2, [r7, #28]
 80037a8:	4613      	mov	r3, r2
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	1a9b      	subs	r3, r3, r2
 80037ae:	00db      	lsls	r3, r3, #3
 80037b0:	18ca      	adds	r2, r1, r3
 80037b2:	4b24      	ldr	r3, [pc, #144]	@ (8003844 <VibeCheck_Loop+0x464>)
 80037b4:	4413      	add	r3, r2
 80037b6:	edd3 7a00 	vldr	s15, [r3]
 80037ba:	eef0 7ae7 	vabs.f32	s15, s15
 80037be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80037c2:	ed9f 6b19 	vldr	d6, [pc, #100]	@ 8003828 <VibeCheck_Loop+0x448>
 80037c6:	ee27 5b06 	vmul.f64	d5, d7, d6
 80037ca:	6879      	ldr	r1, [r7, #4]
 80037cc:	69fa      	ldr	r2, [r7, #28]
 80037ce:	4613      	mov	r3, r2
 80037d0:	00db      	lsls	r3, r3, #3
 80037d2:	1a9b      	subs	r3, r3, r2
 80037d4:	009b      	lsls	r3, r3, #2
 80037d6:	18ca      	adds	r2, r1, r3
 80037d8:	4b18      	ldr	r3, [pc, #96]	@ (800383c <VibeCheck_Loop+0x45c>)
 80037da:	4413      	add	r3, r2
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	ee07 3a90 	vmov	s15, r3
 80037e2:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 80037e6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80037ea:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80037ee:	edc7 7a00 	vstr	s15, [r7]
 80037f2:	783b      	ldrb	r3, [r7, #0]
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	9300      	str	r3, [sp, #0]
 80037f8:	2300      	movs	r3, #0
 80037fa:	2200      	movs	r2, #0
 80037fc:	4621      	mov	r1, r4
 80037fe:	f000 f944 	bl	8003a8a <VibeCheckRGB_SetColor>
						VibeCheckRGB_SendColors(&vc->rgb);
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	4b0b      	ldr	r3, [pc, #44]	@ (8003834 <VibeCheck_Loop+0x454>)
 8003806:	4413      	add	r3, r2
 8003808:	4618      	mov	r0, r3
 800380a:	f000 f9b0 	bl	8003b6e <VibeCheckRGB_SendColors>
			for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	3301      	adds	r3, #1
 8003812:	61fb      	str	r3, [r7, #28]
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	2b02      	cmp	r3, #2
 8003818:	f67f ae5d 	bls.w	80034d6 <VibeCheck_Loop+0xf6>
					}
				}
			}
		}
	}
}
 800381c:	bf00      	nop
 800381e:	3724      	adds	r7, #36	@ 0x24
 8003820:	46bd      	mov	sp, r7
 8003822:	bd90      	pop	{r4, r7, pc}
 8003824:	f3af 8000 	nop.w
 8003828:	00000000 	.word	0x00000000
 800382c:	406fe000 	.word	0x406fe000
 8003830:	00012b14 	.word	0x00012b14
 8003834:	00012490 	.word	0x00012490
 8003838:	00012a90 	.word	0x00012a90
 800383c:	00012a28 	.word	0x00012a28
 8003840:	00012a94 	.word	0x00012a94
 8003844:	00012a98 	.word	0x00012a98

08003848 <VibeCheckRGB_Init>:

#include "vibecheck_rgb.h"


void VibeCheckRGB_Init(VibeCheckRGB* rgb, TIM_HandleTypeDef* htim)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	6039      	str	r1, [r7, #0]
	Sequencer_Init(&rgb->base_sequence);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	f503 63aa 	add.w	r3, r3, #1360	@ 0x550
 8003858:	4618      	mov	r0, r3
 800385a:	f7fe fc83 	bl	8002164 <Sequencer_Init>
	Sequencer_Init(&rgb->top_sequence);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f503 63ad 	add.w	r3, r3, #1384	@ 0x568
 8003864:	4618      	mov	r0, r3
 8003866:	f7fe fc7d 	bl	8002164 <Sequencer_Init>

	htim->Instance->PSC = VC_RGB_TIM_PSC - 1;
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	2202      	movs	r2, #2
 8003870:	629a      	str	r2, [r3, #40]	@ 0x28
	htim->Instance->ARR = VC_RGB_TIM_ARR - 1;
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	2263      	movs	r2, #99	@ 0x63
 8003878:	62da      	str	r2, [r3, #44]	@ 0x2c
	rgb->htim = htim;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	683a      	ldr	r2, [r7, #0]
 800387e:	601a      	str	r2, [r3, #0]

	/* clear the DMA buffer, particularly setting all zeros during the reset time */
	for (uint32_t i = 0; i < VC_RGB_BUF_LEN; i++)
 8003880:	2300      	movs	r3, #0
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	e008      	b.n	8003898 <VibeCheckRGB_Init+0x50>
		rgb->bit_stream[i] = 0;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	68fa      	ldr	r2, [r7, #12]
 800388a:	3210      	adds	r2, #16
 800388c:	2100      	movs	r1, #0
 800388e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (uint32_t i = 0; i < VC_RGB_BUF_LEN; i++)
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	3301      	adds	r3, #1
 8003896:	60fb      	str	r3, [r7, #12]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f5b3 7f26 	cmp.w	r3, #664	@ 0x298
 800389e:	d3f2      	bcc.n	8003886 <VibeCheckRGB_Init+0x3e>

	/* turn off all LEDs */
	VibeCheckRGB_SetAllOff(rgb);
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f000 f94a 	bl	8003b3a <VibeCheckRGB_SetAllOff>
	VibeCheckRGB_SendColors(rgb);
 80038a6:	6878      	ldr	r0, [r7, #4]
 80038a8:	f000 f961 	bl	8003b6e <VibeCheckRGB_SendColors>
}
 80038ac:	bf00      	nop
 80038ae:	3710      	adds	r7, #16
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <VibeCheckRGB_Update>:


void VibeCheckRGB_Update(VibeCheckRGB* rgb)  /* call repeatedly in the main loop */
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b08a      	sub	sp, #40	@ 0x28
 80038b8:	af02      	add	r7, sp, #8
 80038ba:	6078      	str	r0, [r7, #4]
	uint32_t time = HAL_GetTick();
 80038bc:	f003 fd4c 	bl	8007358 <HAL_GetTick>
 80038c0:	6178      	str	r0, [r7, #20]
	uint32_t step;
	if (Sequencer_Update(&rgb->top_sequence, time, &step))
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f503 63ad 	add.w	r3, r3, #1384	@ 0x568
 80038c8:	f107 0210 	add.w	r2, r7, #16
 80038cc:	6979      	ldr	r1, [r7, #20]
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7fe fc7a 	bl	80021c8 <Sequencer_Update>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d028      	beq.n	800392c <VibeCheckRGB_Update+0x78>
	{
		for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 80038da:	2300      	movs	r3, #0
 80038dc:	61fb      	str	r3, [r7, #28]
 80038de:	e01e      	b.n	800391e <VibeCheckRGB_Update+0x6a>
		{
			VibeCheckRGB_Color color = rgb->top_sequence_colors[VC_RGB_NUM_LEDS * step + i];
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	f8d3 157c 	ldr.w	r1, [r3, #1404]	@ 0x57c
 80038e6:	693a      	ldr	r2, [r7, #16]
 80038e8:	4613      	mov	r3, r2
 80038ea:	00db      	lsls	r3, r3, #3
 80038ec:	441a      	add	r2, r3
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	441a      	add	r2, r3
 80038f2:	4613      	mov	r3, r2
 80038f4:	005b      	lsls	r3, r3, #1
 80038f6:	4413      	add	r3, r2
 80038f8:	18ca      	adds	r2, r1, r3
 80038fa:	f107 030c 	add.w	r3, r7, #12
 80038fe:	8811      	ldrh	r1, [r2, #0]
 8003900:	7892      	ldrb	r2, [r2, #2]
 8003902:	8019      	strh	r1, [r3, #0]
 8003904:	709a      	strb	r2, [r3, #2]
			VibeCheckRGB_SetColor(rgb, i, color.r, color.g, color.b);
 8003906:	7b3a      	ldrb	r2, [r7, #12]
 8003908:	7b79      	ldrb	r1, [r7, #13]
 800390a:	7bbb      	ldrb	r3, [r7, #14]
 800390c:	9300      	str	r3, [sp, #0]
 800390e:	460b      	mov	r3, r1
 8003910:	69f9      	ldr	r1, [r7, #28]
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f000 f8b9 	bl	8003a8a <VibeCheckRGB_SetColor>
		for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003918:	69fb      	ldr	r3, [r7, #28]
 800391a:	3301      	adds	r3, #1
 800391c:	61fb      	str	r3, [r7, #28]
 800391e:	69fb      	ldr	r3, [r7, #28]
 8003920:	2b08      	cmp	r3, #8
 8003922:	d9dd      	bls.n	80038e0 <VibeCheckRGB_Update+0x2c>
		}
		VibeCheckRGB_SendColors(rgb);
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	f000 f922 	bl	8003b6e <VibeCheckRGB_SendColors>
			VibeCheckRGB_Color color = rgb->base_sequence_colors[VC_RGB_NUM_LEDS * step + i];
			VibeCheckRGB_SetColor(rgb, i, color.r, color.g, color.b);
		}
		VibeCheckRGB_SendColors(rgb);
	}
}
 800392a:	e03c      	b.n	80039a6 <VibeCheckRGB_Update+0xf2>
	else if (!Sequencer_IsRunning(&rgb->top_sequence) && Sequencer_Update(&rgb->base_sequence, time, &step))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f503 63ad 	add.w	r3, r3, #1384	@ 0x568
 8003932:	4618      	mov	r0, r3
 8003934:	f7fe fcab 	bl	800228e <Sequencer_IsRunning>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d133      	bne.n	80039a6 <VibeCheckRGB_Update+0xf2>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f503 63aa 	add.w	r3, r3, #1360	@ 0x550
 8003944:	f107 0210 	add.w	r2, r7, #16
 8003948:	6979      	ldr	r1, [r7, #20]
 800394a:	4618      	mov	r0, r3
 800394c:	f7fe fc3c 	bl	80021c8 <Sequencer_Update>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d027      	beq.n	80039a6 <VibeCheckRGB_Update+0xf2>
		for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003956:	2300      	movs	r3, #0
 8003958:	61bb      	str	r3, [r7, #24]
 800395a:	e01e      	b.n	800399a <VibeCheckRGB_Update+0xe6>
			VibeCheckRGB_Color color = rgb->base_sequence_colors[VC_RGB_NUM_LEDS * step + i];
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f8d3 1564 	ldr.w	r1, [r3, #1380]	@ 0x564
 8003962:	693a      	ldr	r2, [r7, #16]
 8003964:	4613      	mov	r3, r2
 8003966:	00db      	lsls	r3, r3, #3
 8003968:	441a      	add	r2, r3
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	441a      	add	r2, r3
 800396e:	4613      	mov	r3, r2
 8003970:	005b      	lsls	r3, r3, #1
 8003972:	4413      	add	r3, r2
 8003974:	18ca      	adds	r2, r1, r3
 8003976:	f107 0308 	add.w	r3, r7, #8
 800397a:	8811      	ldrh	r1, [r2, #0]
 800397c:	7892      	ldrb	r2, [r2, #2]
 800397e:	8019      	strh	r1, [r3, #0]
 8003980:	709a      	strb	r2, [r3, #2]
			VibeCheckRGB_SetColor(rgb, i, color.r, color.g, color.b);
 8003982:	7a3a      	ldrb	r2, [r7, #8]
 8003984:	7a79      	ldrb	r1, [r7, #9]
 8003986:	7abb      	ldrb	r3, [r7, #10]
 8003988:	9300      	str	r3, [sp, #0]
 800398a:	460b      	mov	r3, r1
 800398c:	69b9      	ldr	r1, [r7, #24]
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f000 f87b 	bl	8003a8a <VibeCheckRGB_SetColor>
		for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	3301      	adds	r3, #1
 8003998:	61bb      	str	r3, [r7, #24]
 800399a:	69bb      	ldr	r3, [r7, #24]
 800399c:	2b08      	cmp	r3, #8
 800399e:	d9dd      	bls.n	800395c <VibeCheckRGB_Update+0xa8>
		VibeCheckRGB_SendColors(rgb);
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f000 f8e4 	bl	8003b6e <VibeCheckRGB_SendColors>
}
 80039a6:	bf00      	nop
 80039a8:	3720      	adds	r7, #32
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}

080039ae <VibeCheckRGB_SetBaseSequence>:


void VibeCheckRGB_SetBaseSequence(VibeCheckRGB* rgb, const uint32_t* time, const VibeCheckRGB_Color* color, uint32_t len)
{
 80039ae:	b580      	push	{r7, lr}
 80039b0:	b084      	sub	sp, #16
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	60f8      	str	r0, [r7, #12]
 80039b6:	60b9      	str	r1, [r7, #8]
 80039b8:	607a      	str	r2, [r7, #4]
 80039ba:	603b      	str	r3, [r7, #0]
	rgb->base_sequence_colors = color;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	f8c3 2564 	str.w	r2, [r3, #1380]	@ 0x564
	Sequencer_SetSequence(&rgb->base_sequence, time, len, 1);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f503 60aa 	add.w	r0, r3, #1360	@ 0x550
 80039ca:	2301      	movs	r3, #1
 80039cc:	683a      	ldr	r2, [r7, #0]
 80039ce:	68b9      	ldr	r1, [r7, #8]
 80039d0:	f7fe fbe4 	bl	800219c <Sequencer_SetSequence>
}
 80039d4:	bf00      	nop
 80039d6:	3710      	adds	r7, #16
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}

080039dc <VibeCheckRGB_StartBaseSequence>:

void VibeCheckRGB_StartBaseSequence(VibeCheckRGB* rgb)
{
 80039dc:	b590      	push	{r4, r7, lr}
 80039de:	b083      	sub	sp, #12
 80039e0:	af00      	add	r7, sp, #0
 80039e2:	6078      	str	r0, [r7, #4]
	Sequencer_Start(&rgb->base_sequence, HAL_GetTick());
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f503 64aa 	add.w	r4, r3, #1360	@ 0x550
 80039ea:	f003 fcb5 	bl	8007358 <HAL_GetTick>
 80039ee:	4603      	mov	r3, r0
 80039f0:	4619      	mov	r1, r3
 80039f2:	4620      	mov	r0, r4
 80039f4:	f7fe fc2a 	bl	800224c <Sequencer_Start>
}
 80039f8:	bf00      	nop
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd90      	pop	{r4, r7, pc}

08003a00 <VibeCheckRGB_StopBaseSequence>:

void VibeCheckRGB_StopBaseSequence(VibeCheckRGB* rgb)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b082      	sub	sp, #8
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
	Sequencer_Stop(&rgb->base_sequence);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f503 63aa 	add.w	r3, r3, #1360	@ 0x550
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7fe fc30 	bl	8002274 <Sequencer_Stop>
}
 8003a14:	bf00      	nop
 8003a16:	3708      	adds	r7, #8
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <VibeCheckRGB_SetTopSequence>:

void VibeCheckRGB_SetTopSequence(VibeCheckRGB* rgb, const uint32_t* time, const VibeCheckRGB_Color* color, uint32_t len)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	607a      	str	r2, [r7, #4]
 8003a28:	603b      	str	r3, [r7, #0]
	rgb->top_sequence_colors = color;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	f8c3 257c 	str.w	r2, [r3, #1404]	@ 0x57c
	Sequencer_SetSequence(&rgb->top_sequence, time, len, 0);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f503 60ad 	add.w	r0, r3, #1384	@ 0x568
 8003a38:	2300      	movs	r3, #0
 8003a3a:	683a      	ldr	r2, [r7, #0]
 8003a3c:	68b9      	ldr	r1, [r7, #8]
 8003a3e:	f7fe fbad 	bl	800219c <Sequencer_SetSequence>
}
 8003a42:	bf00      	nop
 8003a44:	3710      	adds	r7, #16
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <VibeCheckRGB_StartTopSequence>:

void VibeCheckRGB_StartTopSequence(VibeCheckRGB* rgb)
{
 8003a4a:	b590      	push	{r4, r7, lr}
 8003a4c:	b083      	sub	sp, #12
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
	Sequencer_Start(&rgb->top_sequence, HAL_GetTick());
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f503 64ad 	add.w	r4, r3, #1384	@ 0x568
 8003a58:	f003 fc7e 	bl	8007358 <HAL_GetTick>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	4619      	mov	r1, r3
 8003a60:	4620      	mov	r0, r4
 8003a62:	f7fe fbf3 	bl	800224c <Sequencer_Start>
}
 8003a66:	bf00      	nop
 8003a68:	370c      	adds	r7, #12
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd90      	pop	{r4, r7, pc}

08003a6e <VibeCheckRGB_StopTopSequence>:

void VibeCheckRGB_StopTopSequence(VibeCheckRGB* rgb)
{
 8003a6e:	b580      	push	{r7, lr}
 8003a70:	b082      	sub	sp, #8
 8003a72:	af00      	add	r7, sp, #0
 8003a74:	6078      	str	r0, [r7, #4]
	Sequencer_Stop(&rgb->top_sequence);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f503 63ad 	add.w	r3, r3, #1384	@ 0x568
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f7fe fbf9 	bl	8002274 <Sequencer_Stop>
}
 8003a82:	bf00      	nop
 8003a84:	3708      	adds	r7, #8
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <VibeCheckRGB_SetColor>:


void VibeCheckRGB_SetColor(VibeCheckRGB* rgb, uint32_t index, uint8_t r, uint8_t g, uint8_t b)  /* set the color of an individual LED */
{
 8003a8a:	b480      	push	{r7}
 8003a8c:	b085      	sub	sp, #20
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	60f8      	str	r0, [r7, #12]
 8003a92:	60b9      	str	r1, [r7, #8]
 8003a94:	4611      	mov	r1, r2
 8003a96:	461a      	mov	r2, r3
 8003a98:	460b      	mov	r3, r1
 8003a9a:	71fb      	strb	r3, [r7, #7]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	71bb      	strb	r3, [r7, #6]
	if (index > VC_RGB_NUM_LEDS - 1)
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	2b08      	cmp	r3, #8
 8003aa4:	d901      	bls.n	8003aaa <VibeCheckRGB_SetColor+0x20>
		index = VC_RGB_NUM_LEDS - 1;
 8003aa6:	2308      	movs	r3, #8
 8003aa8:	60bb      	str	r3, [r7, #8]

	rgb->colors[index].r = r;
 8003aaa:	68f9      	ldr	r1, [r7, #12]
 8003aac:	68ba      	ldr	r2, [r7, #8]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	005b      	lsls	r3, r3, #1
 8003ab2:	4413      	add	r3, r2
 8003ab4:	440b      	add	r3, r1
 8003ab6:	3304      	adds	r3, #4
 8003ab8:	79fa      	ldrb	r2, [r7, #7]
 8003aba:	701a      	strb	r2, [r3, #0]
	rgb->colors[index].g = g;
 8003abc:	68f9      	ldr	r1, [r7, #12]
 8003abe:	68ba      	ldr	r2, [r7, #8]
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	005b      	lsls	r3, r3, #1
 8003ac4:	4413      	add	r3, r2
 8003ac6:	440b      	add	r3, r1
 8003ac8:	3305      	adds	r3, #5
 8003aca:	79ba      	ldrb	r2, [r7, #6]
 8003acc:	701a      	strb	r2, [r3, #0]
	rgb->colors[index].b = b;
 8003ace:	68f9      	ldr	r1, [r7, #12]
 8003ad0:	68ba      	ldr	r2, [r7, #8]
 8003ad2:	4613      	mov	r3, r2
 8003ad4:	005b      	lsls	r3, r3, #1
 8003ad6:	4413      	add	r3, r2
 8003ad8:	440b      	add	r3, r1
 8003ada:	3306      	adds	r3, #6
 8003adc:	7e3a      	ldrb	r2, [r7, #24]
 8003ade:	701a      	strb	r2, [r3, #0]
}
 8003ae0:	bf00      	nop
 8003ae2:	3714      	adds	r7, #20
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aea:	4770      	bx	lr

08003aec <VibeCheckRGB_GetColor>:


VibeCheckRGB_Color VibeCheckRGB_GetColor(VibeCheckRGB* rgb, uint32_t index)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b085      	sub	sp, #20
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	6039      	str	r1, [r7, #0]
	if (index > VC_RGB_NUM_LEDS - 1)
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	2b08      	cmp	r3, #8
 8003afa:	d901      	bls.n	8003b00 <VibeCheckRGB_GetColor+0x14>
			index = VC_RGB_NUM_LEDS - 1;
 8003afc:	2308      	movs	r3, #8
 8003afe:	603b      	str	r3, [r7, #0]

	return rgb->colors[index];
 8003b00:	6879      	ldr	r1, [r7, #4]
 8003b02:	683a      	ldr	r2, [r7, #0]
 8003b04:	4613      	mov	r3, r2
 8003b06:	005b      	lsls	r3, r3, #1
 8003b08:	4413      	add	r3, r2
 8003b0a:	18ca      	adds	r2, r1, r3
 8003b0c:	f107 030c 	add.w	r3, r7, #12
 8003b10:	3204      	adds	r2, #4
 8003b12:	8811      	ldrh	r1, [r2, #0]
 8003b14:	7892      	ldrb	r2, [r2, #2]
 8003b16:	8019      	strh	r1, [r3, #0]
 8003b18:	709a      	strb	r2, [r3, #2]
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	7b3a      	ldrb	r2, [r7, #12]
 8003b1e:	f362 0307 	bfi	r3, r2, #0, #8
 8003b22:	7b7a      	ldrb	r2, [r7, #13]
 8003b24:	f362 230f 	bfi	r3, r2, #8, #8
 8003b28:	7bba      	ldrb	r2, [r7, #14]
 8003b2a:	f362 4317 	bfi	r3, r2, #16, #8
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3714      	adds	r7, #20
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr

08003b3a <VibeCheckRGB_SetAllOff>:


void VibeCheckRGB_SetAllOff(VibeCheckRGB* rgb)
{
 8003b3a:	b580      	push	{r7, lr}
 8003b3c:	b086      	sub	sp, #24
 8003b3e:	af02      	add	r7, sp, #8
 8003b40:	6078      	str	r0, [r7, #4]
	for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003b42:	2300      	movs	r3, #0
 8003b44:	60fb      	str	r3, [r7, #12]
 8003b46:	e00a      	b.n	8003b5e <VibeCheckRGB_SetAllOff+0x24>
		VibeCheckRGB_SetColor(rgb, i, 0, 0, 0);
 8003b48:	2300      	movs	r3, #0
 8003b4a:	9300      	str	r3, [sp, #0]
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	2200      	movs	r2, #0
 8003b50:	68f9      	ldr	r1, [r7, #12]
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f7ff ff99 	bl	8003a8a <VibeCheckRGB_SetColor>
	for (uint32_t i = 0; i < VC_RGB_NUM_LEDS; i++)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	60fb      	str	r3, [r7, #12]
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2b08      	cmp	r3, #8
 8003b62:	d9f1      	bls.n	8003b48 <VibeCheckRGB_SetAllOff+0xe>
}
 8003b64:	bf00      	nop
 8003b66:	bf00      	nop
 8003b68:	3710      	adds	r7, #16
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <VibeCheckRGB_SendColors>:


void VibeCheckRGB_SendColors(VibeCheckRGB* rgb)  /* send the colors to the LEDs */
{
 8003b6e:	b580      	push	{r7, lr}
 8003b70:	b088      	sub	sp, #32
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
	/* compute the bit stream timings */
	uint32_t i = VC_RGB_RESET_PERIODS;  /* put the reset periods first so we are not affected by spurious pin events at startup and such */
 8003b76:	23e0      	movs	r3, #224	@ 0xe0
 8003b78:	61fb      	str	r3, [r7, #28]
	for (uint32_t j = 0; j < VC_RGB_NUM_LEDS; j++)  /* Bit order for LED is G7, G6, ..., G0, R7, ..., R0, B7, ..., B0 */
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	61bb      	str	r3, [r7, #24]
 8003b7e:	e06e      	b.n	8003c5e <VibeCheckRGB_SendColors+0xf0>
	{
		for (uint32_t k = 8; k > 0; k--)  /* green */
 8003b80:	2308      	movs	r3, #8
 8003b82:	617b      	str	r3, [r7, #20]
 8003b84:	e01d      	b.n	8003bc2 <VibeCheckRGB_SendColors+0x54>
			rgb->bit_stream[i++] = ((rgb->colors[j].g >> (k - 1)) & 0x01) ? VC_RGB_TIM_HIGH : VC_RGB_TIM_LOW;
 8003b86:	6879      	ldr	r1, [r7, #4]
 8003b88:	69ba      	ldr	r2, [r7, #24]
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	005b      	lsls	r3, r3, #1
 8003b8e:	4413      	add	r3, r2
 8003b90:	440b      	add	r3, r1
 8003b92:	3305      	adds	r3, #5
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	461a      	mov	r2, r3
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	fa42 f303 	asr.w	r3, r2, r3
 8003ba0:	f003 0301 	and.w	r3, r3, #1
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d001      	beq.n	8003bac <VibeCheckRGB_SendColors+0x3e>
 8003ba8:	2130      	movs	r1, #48	@ 0x30
 8003baa:	e000      	b.n	8003bae <VibeCheckRGB_SendColors+0x40>
 8003bac:	2118      	movs	r1, #24
 8003bae:	69fb      	ldr	r3, [r7, #28]
 8003bb0:	1c5a      	adds	r2, r3, #1
 8003bb2:	61fa      	str	r2, [r7, #28]
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	3310      	adds	r3, #16
 8003bb8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t k = 8; k > 0; k--)  /* green */
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	617b      	str	r3, [r7, #20]
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d1de      	bne.n	8003b86 <VibeCheckRGB_SendColors+0x18>

		for (uint32_t k = 8; k > 0; k--)  /* red */
 8003bc8:	2308      	movs	r3, #8
 8003bca:	613b      	str	r3, [r7, #16]
 8003bcc:	e01d      	b.n	8003c0a <VibeCheckRGB_SendColors+0x9c>
			rgb->bit_stream[i++] = ((rgb->colors[j].r >> (k - 1)) & 0x01) ? VC_RGB_TIM_HIGH : VC_RGB_TIM_LOW;
 8003bce:	6879      	ldr	r1, [r7, #4]
 8003bd0:	69ba      	ldr	r2, [r7, #24]
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	005b      	lsls	r3, r3, #1
 8003bd6:	4413      	add	r3, r2
 8003bd8:	440b      	add	r3, r1
 8003bda:	3304      	adds	r3, #4
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	461a      	mov	r2, r3
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	3b01      	subs	r3, #1
 8003be4:	fa42 f303 	asr.w	r3, r2, r3
 8003be8:	f003 0301 	and.w	r3, r3, #1
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d001      	beq.n	8003bf4 <VibeCheckRGB_SendColors+0x86>
 8003bf0:	2130      	movs	r1, #48	@ 0x30
 8003bf2:	e000      	b.n	8003bf6 <VibeCheckRGB_SendColors+0x88>
 8003bf4:	2118      	movs	r1, #24
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	1c5a      	adds	r2, r3, #1
 8003bfa:	61fa      	str	r2, [r7, #28]
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	3310      	adds	r3, #16
 8003c00:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t k = 8; k > 0; k--)  /* red */
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	3b01      	subs	r3, #1
 8003c08:	613b      	str	r3, [r7, #16]
 8003c0a:	693b      	ldr	r3, [r7, #16]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d1de      	bne.n	8003bce <VibeCheckRGB_SendColors+0x60>

		for (uint32_t k = 8; k > 0; k--)  /* blue */
 8003c10:	2308      	movs	r3, #8
 8003c12:	60fb      	str	r3, [r7, #12]
 8003c14:	e01d      	b.n	8003c52 <VibeCheckRGB_SendColors+0xe4>
			rgb->bit_stream[i++] = ((rgb->colors[j].b >> (k - 1)) & 0x01) ? VC_RGB_TIM_HIGH : VC_RGB_TIM_LOW;
 8003c16:	6879      	ldr	r1, [r7, #4]
 8003c18:	69ba      	ldr	r2, [r7, #24]
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	005b      	lsls	r3, r3, #1
 8003c1e:	4413      	add	r3, r2
 8003c20:	440b      	add	r3, r1
 8003c22:	3306      	adds	r3, #6
 8003c24:	781b      	ldrb	r3, [r3, #0]
 8003c26:	461a      	mov	r2, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	3b01      	subs	r3, #1
 8003c2c:	fa42 f303 	asr.w	r3, r2, r3
 8003c30:	f003 0301 	and.w	r3, r3, #1
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <VibeCheckRGB_SendColors+0xce>
 8003c38:	2130      	movs	r1, #48	@ 0x30
 8003c3a:	e000      	b.n	8003c3e <VibeCheckRGB_SendColors+0xd0>
 8003c3c:	2118      	movs	r1, #24
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	1c5a      	adds	r2, r3, #1
 8003c42:	61fa      	str	r2, [r7, #28]
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	3310      	adds	r3, #16
 8003c48:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (uint32_t k = 8; k > 0; k--)  /* blue */
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	60fb      	str	r3, [r7, #12]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d1de      	bne.n	8003c16 <VibeCheckRGB_SendColors+0xa8>
	for (uint32_t j = 0; j < VC_RGB_NUM_LEDS; j++)  /* Bit order for LED is G7, G6, ..., G0, R7, ..., R0, B7, ..., B0 */
 8003c58:	69bb      	ldr	r3, [r7, #24]
 8003c5a:	3301      	adds	r3, #1
 8003c5c:	61bb      	str	r3, [r7, #24]
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	2b08      	cmp	r3, #8
 8003c62:	d98d      	bls.n	8003b80 <VibeCheckRGB_SendColors+0x12>
	}

	/* start the DMA transfer */
	(void)HAL_TIM_PWM_Start_DMA(rgb->htim, VC_RGB_TIM_CHANNEL, (uint32_t*)rgb->bit_stream, VC_RGB_BUF_LEN);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6818      	ldr	r0, [r3, #0]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f103 0220 	add.w	r2, r3, #32
 8003c6e:	f44f 7326 	mov.w	r3, #664	@ 0x298
 8003c72:	2100      	movs	r1, #0
 8003c74:	f00e f828 	bl	8011cc8 <HAL_TIM_PWM_Start_DMA>
}
 8003c78:	bf00      	nop
 8003c7a:	3720      	adds	r7, #32
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}

08003c80 <VibeCheckRGBCMD_Execute>:

*/


uint32_t VibeCheckRGBCMD_Execute(void* obj, VibeCheckShell* shell)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b09c      	sub	sp, #112	@ 0x70
 8003c84:	af02      	add	r7, sp, #8
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
	VibeCheckRGB* rgb = (VibeCheckRGB*) obj;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	667b      	str	r3, [r7, #100]	@ 0x64

	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8003c8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c92:	2240      	movs	r2, #64	@ 0x40
 8003c94:	4619      	mov	r1, r3
 8003c96:	6838      	ldr	r0, [r7, #0]
 8003c98:	f001 fe46 	bl	8005928 <VibeCheckShell_GetNextString>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	f000 80c2 	beq.w	8003e28 <VibeCheckRGBCMD_Execute+0x1a8>
	{
		if (!strcmp(str, "set"))
 8003ca4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003ca8:	4962      	ldr	r1, [pc, #392]	@ (8003e34 <VibeCheckRGBCMD_Execute+0x1b4>)
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7fc fb30 	bl	8000310 <strcmp>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d141      	bne.n	8003d3a <VibeCheckRGBCMD_Execute+0xba>
		{
			int32_t index, r, g, b;
			if (VibeCheckShell_GetNextInt(shell, &index)
 8003cb6:	f107 0320 	add.w	r3, r7, #32
 8003cba:	4619      	mov	r1, r3
 8003cbc:	6838      	ldr	r0, [r7, #0]
 8003cbe:	f001 feab 	bl	8005a18 <VibeCheckShell_GetNextInt>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	f000 80af 	beq.w	8003e28 <VibeCheckRGBCMD_Execute+0x1a8>
					&& VibeCheckShell_GetNextInt(shell, &r)
 8003cca:	f107 031c 	add.w	r3, r7, #28
 8003cce:	4619      	mov	r1, r3
 8003cd0:	6838      	ldr	r0, [r7, #0]
 8003cd2:	f001 fea1 	bl	8005a18 <VibeCheckShell_GetNextInt>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	f000 80a5 	beq.w	8003e28 <VibeCheckRGBCMD_Execute+0x1a8>
					&& VibeCheckShell_GetNextInt(shell, &g)
 8003cde:	f107 0318 	add.w	r3, r7, #24
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	6838      	ldr	r0, [r7, #0]
 8003ce6:	f001 fe97 	bl	8005a18 <VibeCheckShell_GetNextInt>
 8003cea:	4603      	mov	r3, r0
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	f000 809b 	beq.w	8003e28 <VibeCheckRGBCMD_Execute+0x1a8>
					&& VibeCheckShell_GetNextInt(shell, &b))
 8003cf2:	f107 0314 	add.w	r3, r7, #20
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	6838      	ldr	r0, [r7, #0]
 8003cfa:	f001 fe8d 	bl	8005a18 <VibeCheckShell_GetNextInt>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	f000 8091 	beq.w	8003e28 <VibeCheckRGBCMD_Execute+0x1a8>
			{
				VibeCheckRGB_SetColor(rgb, index, r, g, b);
 8003d06:	6a3b      	ldr	r3, [r7, #32]
 8003d08:	4618      	mov	r0, r3
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	b2da      	uxtb	r2, r3
 8003d0e:	69bb      	ldr	r3, [r7, #24]
 8003d10:	b2d9      	uxtb	r1, r3
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	b2db      	uxtb	r3, r3
 8003d16:	9300      	str	r3, [sp, #0]
 8003d18:	460b      	mov	r3, r1
 8003d1a:	4601      	mov	r1, r0
 8003d1c:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003d1e:	f7ff feb4 	bl	8003a8a <VibeCheckRGB_SetColor>
				VibeCheckRGB_SendColors(rgb);
 8003d22:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003d24:	f7ff ff23 	bl	8003b6e <VibeCheckRGB_SendColors>
				VibeCheckShell_PutOutputString(shell, "ack");
 8003d28:	4943      	ldr	r1, [pc, #268]	@ (8003e38 <VibeCheckRGBCMD_Execute+0x1b8>)
 8003d2a:	6838      	ldr	r0, [r7, #0]
 8003d2c:	f001 ff1c 	bl	8005b68 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8003d30:	6838      	ldr	r0, [r7, #0]
 8003d32:	f001 ff99 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e077      	b.n	8003e2a <VibeCheckRGBCMD_Execute+0x1aa>
			}
		}
		else if (!strcmp(str, "get"))
 8003d3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d3e:	493f      	ldr	r1, [pc, #252]	@ (8003e3c <VibeCheckRGBCMD_Execute+0x1bc>)
 8003d40:	4618      	mov	r0, r3
 8003d42:	f7fc fae5 	bl	8000310 <strcmp>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d137      	bne.n	8003dbc <VibeCheckRGBCMD_Execute+0x13c>
		{
			int32_t index;
			if (VibeCheckShell_GetNextInt(shell, &index))
 8003d4c:	f107 0310 	add.w	r3, r7, #16
 8003d50:	4619      	mov	r1, r3
 8003d52:	6838      	ldr	r0, [r7, #0]
 8003d54:	f001 fe60 	bl	8005a18 <VibeCheckShell_GetNextInt>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d064      	beq.n	8003e28 <VibeCheckRGBCMD_Execute+0x1a8>
			{
				VibeCheckRGB_Color color = VibeCheckRGB_GetColor(rgb, index);
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	4619      	mov	r1, r3
 8003d62:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003d64:	f7ff fec2 	bl	8003aec <VibeCheckRGB_GetColor>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	733a      	strb	r2, [r7, #12]
 8003d6e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8003d72:	737a      	strb	r2, [r7, #13]
 8003d74:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8003d78:	73bb      	strb	r3, [r7, #14]

				VibeCheckShell_PutOutputString(shell, "ack");
 8003d7a:	492f      	ldr	r1, [pc, #188]	@ (8003e38 <VibeCheckRGBCMD_Execute+0x1b8>)
 8003d7c:	6838      	ldr	r0, [r7, #0]
 8003d7e:	f001 fef3 	bl	8005b68 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputSeparator(shell);
 8003d82:	6838      	ldr	r0, [r7, #0]
 8003d84:	f001 ff62 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
				VibeCheckShell_PutOutputInt(shell, color.r);
 8003d88:	7b3b      	ldrb	r3, [r7, #12]
 8003d8a:	4619      	mov	r1, r3
 8003d8c:	6838      	ldr	r0, [r7, #0]
 8003d8e:	f001 ff27 	bl	8005be0 <VibeCheckShell_PutOutputInt>
				VibeCheckShell_PutOutputSeparator(shell);
 8003d92:	6838      	ldr	r0, [r7, #0]
 8003d94:	f001 ff5a 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
				VibeCheckShell_PutOutputInt(shell, color.g);
 8003d98:	7b7b      	ldrb	r3, [r7, #13]
 8003d9a:	4619      	mov	r1, r3
 8003d9c:	6838      	ldr	r0, [r7, #0]
 8003d9e:	f001 ff1f 	bl	8005be0 <VibeCheckShell_PutOutputInt>
				VibeCheckShell_PutOutputSeparator(shell);
 8003da2:	6838      	ldr	r0, [r7, #0]
 8003da4:	f001 ff52 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
				VibeCheckShell_PutOutputInt(shell, color.b);
 8003da8:	7bbb      	ldrb	r3, [r7, #14]
 8003daa:	4619      	mov	r1, r3
 8003dac:	6838      	ldr	r0, [r7, #0]
 8003dae:	f001 ff17 	bl	8005be0 <VibeCheckShell_PutOutputInt>
				VibeCheckShell_PutOutputDelimiter(shell);
 8003db2:	6838      	ldr	r0, [r7, #0]
 8003db4:	f001 ff58 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e036      	b.n	8003e2a <VibeCheckRGBCMD_Execute+0x1aa>
			}
		}
		else if (!strcmp(str, "start"))  /* TODO: revisit this once we have a clearer idea of how the LED sequence should behave */
 8003dbc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003dc0:	491f      	ldr	r1, [pc, #124]	@ (8003e40 <VibeCheckRGBCMD_Execute+0x1c0>)
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	f7fc faa4 	bl	8000310 <strcmp>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d10e      	bne.n	8003dec <VibeCheckRGBCMD_Execute+0x16c>
		{
			VibeCheckRGB_StartBaseSequence(rgb);
 8003dce:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003dd0:	f7ff fe04 	bl	80039dc <VibeCheckRGB_StartBaseSequence>
			VibeCheckRGB_StartTopSequence(rgb);
 8003dd4:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003dd6:	f7ff fe38 	bl	8003a4a <VibeCheckRGB_StartTopSequence>
			VibeCheckShell_PutOutputString(shell, "ack");
 8003dda:	4917      	ldr	r1, [pc, #92]	@ (8003e38 <VibeCheckRGBCMD_Execute+0x1b8>)
 8003ddc:	6838      	ldr	r0, [r7, #0]
 8003dde:	f001 fec3 	bl	8005b68 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 8003de2:	6838      	ldr	r0, [r7, #0]
 8003de4:	f001 ff40 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8003de8:	2301      	movs	r3, #1
 8003dea:	e01e      	b.n	8003e2a <VibeCheckRGBCMD_Execute+0x1aa>
		}
		else if (!strcmp(str, "stop"))
 8003dec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003df0:	4914      	ldr	r1, [pc, #80]	@ (8003e44 <VibeCheckRGBCMD_Execute+0x1c4>)
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7fc fa8c 	bl	8000310 <strcmp>
 8003df8:	4603      	mov	r3, r0
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d114      	bne.n	8003e28 <VibeCheckRGBCMD_Execute+0x1a8>
		{
			VibeCheckRGB_StopBaseSequence(rgb);
 8003dfe:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e00:	f7ff fdfe 	bl	8003a00 <VibeCheckRGB_StopBaseSequence>
			VibeCheckRGB_StopTopSequence(rgb);
 8003e04:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e06:	f7ff fe32 	bl	8003a6e <VibeCheckRGB_StopTopSequence>
			VibeCheckRGB_SetAllOff(rgb);
 8003e0a:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e0c:	f7ff fe95 	bl	8003b3a <VibeCheckRGB_SetAllOff>
			VibeCheckRGB_SendColors(rgb);
 8003e10:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8003e12:	f7ff feac 	bl	8003b6e <VibeCheckRGB_SendColors>
			VibeCheckShell_PutOutputString(shell, "ack");
 8003e16:	4908      	ldr	r1, [pc, #32]	@ (8003e38 <VibeCheckRGBCMD_Execute+0x1b8>)
 8003e18:	6838      	ldr	r0, [r7, #0]
 8003e1a:	f001 fea5 	bl	8005b68 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 8003e1e:	6838      	ldr	r0, [r7, #0]
 8003e20:	f001 ff22 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e000      	b.n	8003e2a <VibeCheckRGBCMD_Execute+0x1aa>
		}
	}

	return 0;
 8003e28:	2300      	movs	r3, #0
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3768      	adds	r7, #104	@ 0x68
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	0801d6d8 	.word	0x0801d6d8
 8003e38:	0801d6dc 	.word	0x0801d6dc
 8003e3c:	0801d6e0 	.word	0x0801d6e0
 8003e40:	0801d6e4 	.word	0x0801d6e4
 8003e44:	0801d6ec 	.word	0x0801d6ec

08003e48 <VibeCheckSensor_Init>:

#include "vibecheck_sensor.h"


void VibeCheckSensor_Init(VibeCheckSensor* sensor, volatile uint32_t* time_micros, SPI_HandleTypeDef* hspi0, SPI_HandleTypeDef* hspi1, SPI_HandleTypeDef* hspi2)
{
 8003e48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e4a:	b0a1      	sub	sp, #132	@ 0x84
 8003e4c:	af06      	add	r7, sp, #24
 8003e4e:	6178      	str	r0, [r7, #20]
 8003e50:	6139      	str	r1, [r7, #16]
 8003e52:	60fa      	str	r2, [r7, #12]
 8003e54:	60bb      	str	r3, [r7, #8]
	sensor->data_ind = 0;
 8003e56:	697b      	ldr	r3, [r7, #20]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
	sensor->data_ready = 0;
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	2200      	movs	r2, #0
 8003e62:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
	sensor->time_prev_update = 0;
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
	sensor->generate_fake_data = 0;
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4

	sensor->time_micros = time_micros;
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	693a      	ldr	r2, [r7, #16]
 8003e7a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

	/* set all the configurations to defaults */
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8003e7e:	2300      	movs	r3, #0
 8003e80:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e82:	e04a      	b.n	8003f1a <VibeCheckSensor_Init+0xd2>
	{
		sensor->sensor_config[i].usr_offset_x = 0.0f;
 8003e84:	6979      	ldr	r1, [r7, #20]
 8003e86:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003e88:	4613      	mov	r3, r2
 8003e8a:	00db      	lsls	r3, r3, #3
 8003e8c:	1a9b      	subs	r3, r3, r2
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	440b      	add	r3, r1
 8003e92:	f04f 0200 	mov.w	r2, #0
 8003e96:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].usr_offset_y = 0.0f;
 8003e98:	6979      	ldr	r1, [r7, #20]
 8003e9a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	00db      	lsls	r3, r3, #3
 8003ea0:	1a9b      	subs	r3, r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	440b      	add	r3, r1
 8003ea6:	3304      	adds	r3, #4
 8003ea8:	f04f 0200 	mov.w	r2, #0
 8003eac:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].usr_offset_z = 0.0f;
 8003eae:	6979      	ldr	r1, [r7, #20]
 8003eb0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003eb2:	4613      	mov	r3, r2
 8003eb4:	00db      	lsls	r3, r3, #3
 8003eb6:	1a9b      	subs	r3, r3, r2
 8003eb8:	009b      	lsls	r3, r3, #2
 8003eba:	440b      	add	r3, r1
 8003ebc:	3308      	adds	r3, #8
 8003ebe:	f04f 0200 	mov.w	r2, #0
 8003ec2:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].accel_odr_hz = VC_SENSOR_DEFAULT_ODR;
 8003ec4:	6979      	ldr	r1, [r7, #20]
 8003ec6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003ec8:	4613      	mov	r3, r2
 8003eca:	00db      	lsls	r3, r3, #3
 8003ecc:	1a9b      	subs	r3, r3, r2
 8003ece:	009b      	lsls	r3, r3, #2
 8003ed0:	440b      	add	r3, r1
 8003ed2:	330c      	adds	r3, #12
 8003ed4:	220d      	movs	r2, #13
 8003ed6:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].g_range = VC_SENSOR_DEFAULT_G_RANGE;
 8003ed8:	6979      	ldr	r1, [r7, #20]
 8003eda:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003edc:	4613      	mov	r3, r2
 8003ede:	00db      	lsls	r3, r3, #3
 8003ee0:	1a9b      	subs	r3, r3, r2
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	440b      	add	r3, r1
 8003ee6:	3310      	adds	r3, #16
 8003ee8:	2202      	movs	r2, #2
 8003eea:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].gyro_odr_hz = VC_SENSOR_DEFAULT_ODR;
 8003eec:	6979      	ldr	r1, [r7, #20]
 8003eee:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	00db      	lsls	r3, r3, #3
 8003ef4:	1a9b      	subs	r3, r3, r2
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	440b      	add	r3, r1
 8003efa:	3314      	adds	r3, #20
 8003efc:	220d      	movs	r2, #13
 8003efe:	601a      	str	r2, [r3, #0]
		sensor->sensor_config[i].dps_range = VC_SENSOR_DEFAULT_DPS_RANGE;
 8003f00:	6979      	ldr	r1, [r7, #20]
 8003f02:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003f04:	4613      	mov	r3, r2
 8003f06:	00db      	lsls	r3, r3, #3
 8003f08:	1a9b      	subs	r3, r3, r2
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	440b      	add	r3, r1
 8003f0e:	3318      	adds	r3, #24
 8003f10:	227d      	movs	r2, #125	@ 0x7d
 8003f12:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8003f14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f16:	3301      	adds	r3, #1
 8003f18:	667b      	str	r3, [r7, #100]	@ 0x64
 8003f1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d9b1      	bls.n	8003e84 <VibeCheckSensor_Init+0x3c>
	}


	/* initialize the sensor chips */
	SPI_HandleTypeDef* hspi[VC_SENSOR_NUM_SENSORS] = {hspi0, hspi1, hspi2};
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	657b      	str	r3, [r7, #84]	@ 0x54
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003f28:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003f2c:	65fb      	str	r3, [r7, #92]	@ 0x5c

	GPIO_TypeDef* cs_ports[VC_SENSOR_NUM_SENSORS] = {ACCEL_NCS1_GPIO_Port, ACCEL_NCS2_GPIO_Port, ACCEL_NCS3_GPIO_Port};
 8003f2e:	4a49      	ldr	r2, [pc, #292]	@ (8004054 <VibeCheckSensor_Init+0x20c>)
 8003f30:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003f34:	ca07      	ldmia	r2, {r0, r1, r2}
 8003f36:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t cs_pins[VC_SENSOR_NUM_SENSORS] = {ACCEL_NCS1_Pin, ACCEL_NCS2_Pin, ACCEL_NCS3_Pin};
 8003f3a:	4a47      	ldr	r2, [pc, #284]	@ (8004058 <VibeCheckSensor_Init+0x210>)
 8003f3c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003f40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f44:	6018      	str	r0, [r3, #0]
 8003f46:	3304      	adds	r3, #4
 8003f48:	8019      	strh	r1, [r3, #0]
	GPIO_TypeDef* int1_ports[VC_SENSOR_NUM_SENSORS] = {ACCEL_INTA1_GPIO_Port, ACCEL_INTA2_GPIO_Port, ACCEL_INTA3_GPIO_Port};
 8003f4a:	4a44      	ldr	r2, [pc, #272]	@ (800405c <VibeCheckSensor_Init+0x214>)
 8003f4c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003f50:	ca07      	ldmia	r2, {r0, r1, r2}
 8003f52:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t int1_pins[VC_SENSOR_NUM_SENSORS] = {ACCEL_INTA1_Pin, ACCEL_INTA2_Pin, ACCEL_INTA3_Pin};
 8003f56:	4a42      	ldr	r2, [pc, #264]	@ (8004060 <VibeCheckSensor_Init+0x218>)
 8003f58:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003f5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f60:	6018      	str	r0, [r3, #0]
 8003f62:	3304      	adds	r3, #4
 8003f64:	8019      	strh	r1, [r3, #0]
	GPIO_TypeDef* int2_ports[VC_SENSOR_NUM_SENSORS] = {ACCEL_INTB1_GPIO_Port, ACCEL_INTB2_GPIO_Port, ACCEL_INTB3_GPIO_Port};
 8003f66:	4a3f      	ldr	r2, [pc, #252]	@ (8004064 <VibeCheckSensor_Init+0x21c>)
 8003f68:	f107 0320 	add.w	r3, r7, #32
 8003f6c:	ca07      	ldmia	r2, {r0, r1, r2}
 8003f6e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint16_t int2_pins[VC_SENSOR_NUM_SENSORS] = {ACCEL_INTB1_Pin, ACCEL_INTB2_Pin, ACCEL_INTB3_Pin};
 8003f72:	4a3d      	ldr	r2, [pc, #244]	@ (8004068 <VibeCheckSensor_Init+0x220>)
 8003f74:	f107 0318 	add.w	r3, r7, #24
 8003f78:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f7c:	6018      	str	r0, [r3, #0]
 8003f7e:	3304      	adds	r3, #4
 8003f80:	8019      	strh	r1, [r3, #0]

	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8003f82:	2300      	movs	r3, #0
 8003f84:	663b      	str	r3, [r7, #96]	@ 0x60
 8003f86:	e05c      	b.n	8004042 <VibeCheckSensor_Init+0x1fa>
	{
		LSM6DS3_Init(&sensor->sensor_array[i], &sensor->sensor_config[i],
 8003f88:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	00db      	lsls	r3, r3, #3
 8003f8e:	1a9b      	subs	r3, r3, r2
 8003f90:	00db      	lsls	r3, r3, #3
 8003f92:	3350      	adds	r3, #80	@ 0x50
 8003f94:	697a      	ldr	r2, [r7, #20]
 8003f96:	4413      	add	r3, r2
 8003f98:	1d1d      	adds	r5, r3, #4
 8003f9a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	00db      	lsls	r3, r3, #3
 8003fa0:	1a9b      	subs	r3, r3, r2
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	697a      	ldr	r2, [r7, #20]
 8003fa6:	18d6      	adds	r6, r2, r3
 8003fa8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	3360      	adds	r3, #96	@ 0x60
 8003fae:	f107 0208 	add.w	r2, r7, #8
 8003fb2:	4413      	add	r3, r2
 8003fb4:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8003fb8:	607b      	str	r3, [r7, #4]
 8003fba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	f103 0160 	add.w	r1, r3, #96	@ 0x60
 8003fc2:	f107 0308 	add.w	r3, r7, #8
 8003fc6:	18cb      	adds	r3, r1, r3
 8003fc8:	f853 1c20 	ldr.w	r1, [r3, #-32]
 8003fcc:	6039      	str	r1, [r7, #0]
 8003fce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003fd0:	005b      	lsls	r3, r3, #1
 8003fd2:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 8003fd6:	f107 0308 	add.w	r3, r7, #8
 8003fda:	18c3      	adds	r3, r0, r3
 8003fdc:	f833 2c28 	ldrh.w	r2, [r3, #-40]
 8003fe0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 8003fe8:	f107 0308 	add.w	r3, r7, #8
 8003fec:	18c3      	adds	r3, r0, r3
 8003fee:	f853 1c34 	ldr.w	r1, [r3, #-52]
 8003ff2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003ff4:	005b      	lsls	r3, r3, #1
 8003ff6:	f103 0060 	add.w	r0, r3, #96	@ 0x60
 8003ffa:	f107 0308 	add.w	r3, r7, #8
 8003ffe:	18c3      	adds	r3, r0, r3
 8004000:	f833 0c3c 	ldrh.w	r0, [r3, #-60]
 8004004:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	f103 0460 	add.w	r4, r3, #96	@ 0x60
 800400c:	f107 0308 	add.w	r3, r7, #8
 8004010:	18e3      	adds	r3, r4, r3
 8004012:	f853 4c48 	ldr.w	r4, [r3, #-72]
 8004016:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004018:	005b      	lsls	r3, r3, #1
 800401a:	3360      	adds	r3, #96	@ 0x60
 800401c:	f107 0c08 	add.w	ip, r7, #8
 8004020:	4463      	add	r3, ip
 8004022:	f833 3c50 	ldrh.w	r3, [r3, #-80]
 8004026:	9304      	str	r3, [sp, #16]
 8004028:	9403      	str	r4, [sp, #12]
 800402a:	9002      	str	r0, [sp, #8]
 800402c:	9101      	str	r1, [sp, #4]
 800402e:	9200      	str	r2, [sp, #0]
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	4631      	mov	r1, r6
 8004036:	4628      	mov	r0, r5
 8004038:	f7fc fd3e 	bl	8000ab8 <LSM6DS3_Init>
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 800403c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800403e:	3301      	adds	r3, #1
 8004040:	663b      	str	r3, [r7, #96]	@ 0x60
 8004042:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004044:	2b02      	cmp	r3, #2
 8004046:	d99f      	bls.n	8003f88 <VibeCheckSensor_Init+0x140>
				hspi[i], cs_ports[i], cs_pins[i], int1_ports[i], int1_pins[i], int2_ports[i], int2_pins[i]);
	}

}
 8004048:	bf00      	nop
 800404a:	bf00      	nop
 800404c:	376c      	adds	r7, #108	@ 0x6c
 800404e:	46bd      	mov	sp, r7
 8004050:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004052:	bf00      	nop
 8004054:	0801d6f4 	.word	0x0801d6f4
 8004058:	0801d700 	.word	0x0801d700
 800405c:	0801d708 	.word	0x0801d708
 8004060:	0801d714 	.word	0x0801d714
 8004064:	0801d71c 	.word	0x0801d71c
 8004068:	0801d728 	.word	0x0801d728

0800406c <VibeCheckSensor_Update>:


void VibeCheckSensor_Update(VibeCheckSensor* sensor)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b088      	sub	sp, #32
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
	uint32_t time = HAL_GetTick();
 8004074:	f003 f970 	bl	8007358 <HAL_GetTick>
 8004078:	61b8      	str	r0, [r7, #24]
	if (time - sensor->time_prev_update > VC_SENSOR_UPDATE_INTERVAL_MS)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004088:	f240 8113 	bls.w	80042b2 <VibeCheckSensor_Update+0x246>

		/* if not connected -> test for connection -> if success, set connected flag, configure the sensor, and send message to host */
		/* if connected but not running -> test for connection -> if failure, reset connected flag, send message to host */
		/* if running either accelerometer or gyro -> check data received status flag and reset it -> if no data received, reset connected flag, send message to host */

		for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 800408c:	2300      	movs	r3, #0
 800408e:	61fb      	str	r3, [r7, #28]
 8004090:	e0ac      	b.n	80041ec <VibeCheckSensor_Update+0x180>
		{
			if (!sensor->status[i].is_connected)
 8004092:	6879      	ldr	r1, [r7, #4]
 8004094:	69fa      	ldr	r2, [r7, #28]
 8004096:	4613      	mov	r3, r2
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	4413      	add	r3, r2
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	440b      	add	r3, r1
 80040a0:	33fc      	adds	r3, #252	@ 0xfc
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d134      	bne.n	8004112 <VibeCheckSensor_Update+0xa6>
			{
				if (LSM6DS3_TestCommunication(&sensor->sensor_array[i]))
 80040a8:	69fa      	ldr	r2, [r7, #28]
 80040aa:	4613      	mov	r3, r2
 80040ac:	00db      	lsls	r3, r3, #3
 80040ae:	1a9b      	subs	r3, r3, r2
 80040b0:	00db      	lsls	r3, r3, #3
 80040b2:	3350      	adds	r3, #80	@ 0x50
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	4413      	add	r3, r2
 80040b8:	3304      	adds	r3, #4
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7fc fd26 	bl	8000b0c <LSM6DS3_TestCommunication>
 80040c0:	4603      	mov	r3, r0
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	f000 808f 	beq.w	80041e6 <VibeCheckSensor_Update+0x17a>
				{
					sensor->status[i].is_connected = 1;
 80040c8:	6879      	ldr	r1, [r7, #4]
 80040ca:	69fa      	ldr	r2, [r7, #28]
 80040cc:	4613      	mov	r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	4413      	add	r3, r2
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	440b      	add	r3, r1
 80040d6:	33fc      	adds	r3, #252	@ 0xfc
 80040d8:	2201      	movs	r2, #1
 80040da:	601a      	str	r2, [r3, #0]
					sensor->status[i].connection_change_flag = 1;
 80040dc:	6879      	ldr	r1, [r7, #4]
 80040de:	69fa      	ldr	r2, [r7, #28]
 80040e0:	4613      	mov	r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	4413      	add	r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	440b      	add	r3, r1
 80040ea:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 80040ee:	2201      	movs	r2, #1
 80040f0:	601a      	str	r2, [r3, #0]
					sensor->status[i].received_data_flag = 1;  /* give ourselves a grace period to receive data by artificially setting the flag */
 80040f2:	6879      	ldr	r1, [r7, #4]
 80040f4:	69fa      	ldr	r2, [r7, #28]
 80040f6:	4613      	mov	r3, r2
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	4413      	add	r3, r2
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	440b      	add	r3, r1
 8004100:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004104:	2201      	movs	r2, #1
 8004106:	601a      	str	r2, [r3, #0]
					VibeCheckSensor_UpdateSensor(sensor, i);
 8004108:	69f9      	ldr	r1, [r7, #28]
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 fbe4 	bl	80048d8 <VibeCheckSensor_UpdateSensor>
 8004110:	e069      	b.n	80041e6 <VibeCheckSensor_Update+0x17a>
				}
			}
			else
			{
				if (!sensor->status[i].accel_measuring && !sensor->status[i].gyro_measuring)
 8004112:	6879      	ldr	r1, [r7, #4]
 8004114:	69fa      	ldr	r2, [r7, #28]
 8004116:	4613      	mov	r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	4413      	add	r3, r2
 800411c:	009b      	lsls	r3, r3, #2
 800411e:	440b      	add	r3, r1
 8004120:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d130      	bne.n	800418c <VibeCheckSensor_Update+0x120>
 800412a:	6879      	ldr	r1, [r7, #4]
 800412c:	69fa      	ldr	r2, [r7, #28]
 800412e:	4613      	mov	r3, r2
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	4413      	add	r3, r2
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	440b      	add	r3, r1
 8004138:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d124      	bne.n	800418c <VibeCheckSensor_Update+0x120>
				{
					if (!LSM6DS3_TestCommunication(&sensor->sensor_array[i]))
 8004142:	69fa      	ldr	r2, [r7, #28]
 8004144:	4613      	mov	r3, r2
 8004146:	00db      	lsls	r3, r3, #3
 8004148:	1a9b      	subs	r3, r3, r2
 800414a:	00db      	lsls	r3, r3, #3
 800414c:	3350      	adds	r3, #80	@ 0x50
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	4413      	add	r3, r2
 8004152:	3304      	adds	r3, #4
 8004154:	4618      	mov	r0, r3
 8004156:	f7fc fcd9 	bl	8000b0c <LSM6DS3_TestCommunication>
 800415a:	4603      	mov	r3, r0
 800415c:	2b00      	cmp	r3, #0
 800415e:	d142      	bne.n	80041e6 <VibeCheckSensor_Update+0x17a>
					{
						sensor->status[i].is_connected = 0;
 8004160:	6879      	ldr	r1, [r7, #4]
 8004162:	69fa      	ldr	r2, [r7, #28]
 8004164:	4613      	mov	r3, r2
 8004166:	009b      	lsls	r3, r3, #2
 8004168:	4413      	add	r3, r2
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	440b      	add	r3, r1
 800416e:	33fc      	adds	r3, #252	@ 0xfc
 8004170:	2200      	movs	r2, #0
 8004172:	601a      	str	r2, [r3, #0]
						sensor->status[i].connection_change_flag = 1;
 8004174:	6879      	ldr	r1, [r7, #4]
 8004176:	69fa      	ldr	r2, [r7, #28]
 8004178:	4613      	mov	r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	4413      	add	r3, r2
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	440b      	add	r3, r1
 8004182:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 8004186:	2201      	movs	r2, #1
 8004188:	601a      	str	r2, [r3, #0]
					if (!LSM6DS3_TestCommunication(&sensor->sensor_array[i]))
 800418a:	e02c      	b.n	80041e6 <VibeCheckSensor_Update+0x17a>
					}
				}
				else
				{
					if (sensor->status[i].received_data_flag)
 800418c:	6879      	ldr	r1, [r7, #4]
 800418e:	69fa      	ldr	r2, [r7, #28]
 8004190:	4613      	mov	r3, r2
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	4413      	add	r3, r2
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	440b      	add	r3, r1
 800419a:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d00b      	beq.n	80041bc <VibeCheckSensor_Update+0x150>
					{
						sensor->status[i].received_data_flag = 0;
 80041a4:	6879      	ldr	r1, [r7, #4]
 80041a6:	69fa      	ldr	r2, [r7, #28]
 80041a8:	4613      	mov	r3, r2
 80041aa:	009b      	lsls	r3, r3, #2
 80041ac:	4413      	add	r3, r2
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	440b      	add	r3, r1
 80041b2:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80041b6:	2200      	movs	r2, #0
 80041b8:	601a      	str	r2, [r3, #0]
 80041ba:	e014      	b.n	80041e6 <VibeCheckSensor_Update+0x17a>
					}
					else
					{
						sensor->status[i].is_connected = 0;
 80041bc:	6879      	ldr	r1, [r7, #4]
 80041be:	69fa      	ldr	r2, [r7, #28]
 80041c0:	4613      	mov	r3, r2
 80041c2:	009b      	lsls	r3, r3, #2
 80041c4:	4413      	add	r3, r2
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	440b      	add	r3, r1
 80041ca:	33fc      	adds	r3, #252	@ 0xfc
 80041cc:	2200      	movs	r2, #0
 80041ce:	601a      	str	r2, [r3, #0]
						sensor->status[i].connection_change_flag = 1;
 80041d0:	6879      	ldr	r1, [r7, #4]
 80041d2:	69fa      	ldr	r2, [r7, #28]
 80041d4:	4613      	mov	r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	4413      	add	r3, r2
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	440b      	add	r3, r1
 80041de:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 80041e2:	2201      	movs	r2, #1
 80041e4:	601a      	str	r2, [r3, #0]
		for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	3301      	adds	r3, #1
 80041ea:	61fb      	str	r3, [r7, #28]
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	2b02      	cmp	r3, #2
 80041f0:	f67f af4f 	bls.w	8004092 <VibeCheckSensor_Update+0x26>
				}
			}
		}

		/* make some random data (3 sine wave phases) for testing the host plotting/data logging */
		if (sensor->generate_fake_data)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d055      	beq.n	80042aa <VibeCheckSensor_Update+0x23e>
		{
			float val1 = sinf(2.0f * 3.14159f * time);
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	ee07 3a90 	vmov	s15, r3
 8004204:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004208:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80042bc <VibeCheckSensor_Update+0x250>
 800420c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004210:	eeb0 0a67 	vmov.f32	s0, s15
 8004214:	f018 fc08 	bl	801ca28 <sinf>
 8004218:	ed87 0a05 	vstr	s0, [r7, #20]
			float val2 = sinf(2.0f * 3.14159f * time + 3.14159f / 3.0f);
 800421c:	69bb      	ldr	r3, [r7, #24]
 800421e:	ee07 3a90 	vmov	s15, r3
 8004222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004226:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80042bc <VibeCheckSensor_Update+0x250>
 800422a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800422e:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80042c0 <VibeCheckSensor_Update+0x254>
 8004232:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004236:	eeb0 0a67 	vmov.f32	s0, s15
 800423a:	f018 fbf5 	bl	801ca28 <sinf>
 800423e:	ed87 0a04 	vstr	s0, [r7, #16]
			float val3 = sinf(2.0f * 3.14159f * time + 2.0f * 3.14159f / 3.0f);
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	ee07 3a90 	vmov	s15, r3
 8004248:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800424c:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80042bc <VibeCheckSensor_Update+0x250>
 8004250:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004254:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80042c4 <VibeCheckSensor_Update+0x258>
 8004258:	ee77 7a87 	vadd.f32	s15, s15, s14
 800425c:	eeb0 0a67 	vmov.f32	s0, s15
 8004260:	f018 fbe2 	bl	801ca28 <sinf>
 8004264:	ed87 0a03 	vstr	s0, [r7, #12]

			VibeCheckSensor_AddData(sensor, 1, time, val1, val2, val3);
 8004268:	ed97 1a03 	vldr	s2, [r7, #12]
 800426c:	edd7 0a04 	vldr	s1, [r7, #16]
 8004270:	ed97 0a05 	vldr	s0, [r7, #20]
 8004274:	69ba      	ldr	r2, [r7, #24]
 8004276:	2101      	movs	r1, #1
 8004278:	6878      	ldr	r0, [r7, #4]
 800427a:	f000 fb82 	bl	8004982 <VibeCheckSensor_AddData>
			VibeCheckSensor_AddData(sensor, 2, time, val3, val1, val2);
 800427e:	ed97 1a04 	vldr	s2, [r7, #16]
 8004282:	edd7 0a05 	vldr	s1, [r7, #20]
 8004286:	ed97 0a03 	vldr	s0, [r7, #12]
 800428a:	69ba      	ldr	r2, [r7, #24]
 800428c:	2102      	movs	r1, #2
 800428e:	6878      	ldr	r0, [r7, #4]
 8004290:	f000 fb77 	bl	8004982 <VibeCheckSensor_AddData>
			VibeCheckSensor_AddData(sensor, 3, time, val2, val3, val1);
 8004294:	ed97 1a05 	vldr	s2, [r7, #20]
 8004298:	edd7 0a03 	vldr	s1, [r7, #12]
 800429c:	ed97 0a04 	vldr	s0, [r7, #16]
 80042a0:	69ba      	ldr	r2, [r7, #24]
 80042a2:	2103      	movs	r1, #3
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 fb6c 	bl	8004982 <VibeCheckSensor_AddData>
		}

		sensor->time_prev_update = time;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	69ba      	ldr	r2, [r7, #24]
 80042ae:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
	}
}
 80042b2:	bf00      	nop
 80042b4:	3720      	adds	r7, #32
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop
 80042bc:	40c90fd0 	.word	0x40c90fd0
 80042c0:	3f860a8b 	.word	0x3f860a8b
 80042c4:	40060a8b 	.word	0x40060a8b

080042c8 <VibeCheckSensor_StartAccel>:

void VibeCheckSensor_StartAccel(VibeCheckSensor* sensor, uint32_t channel)  /* start acceleration measurement of specified channel */
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b082      	sub	sp, #8
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d901      	bls.n	80042dc <VibeCheckSensor_StartAccel+0x14>
 80042d8:	2302      	movs	r3, #2
 80042da:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected && !sensor->status[channel].accel_measuring)
 80042dc:	6879      	ldr	r1, [r7, #4]
 80042de:	683a      	ldr	r2, [r7, #0]
 80042e0:	4613      	mov	r3, r2
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	4413      	add	r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	440b      	add	r3, r1
 80042ea:	33fc      	adds	r3, #252	@ 0xfc
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d017      	beq.n	8004322 <VibeCheckSensor_StartAccel+0x5a>
 80042f2:	6879      	ldr	r1, [r7, #4]
 80042f4:	683a      	ldr	r2, [r7, #0]
 80042f6:	4613      	mov	r3, r2
 80042f8:	009b      	lsls	r3, r3, #2
 80042fa:	4413      	add	r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	440b      	add	r3, r1
 8004300:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d10b      	bne.n	8004322 <VibeCheckSensor_StartAccel+0x5a>
		LSM6DS3_StartAccel(&sensor->sensor_array[channel]);
 800430a:	683a      	ldr	r2, [r7, #0]
 800430c:	4613      	mov	r3, r2
 800430e:	00db      	lsls	r3, r3, #3
 8004310:	1a9b      	subs	r3, r3, r2
 8004312:	00db      	lsls	r3, r3, #3
 8004314:	3350      	adds	r3, #80	@ 0x50
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	4413      	add	r3, r2
 800431a:	3304      	adds	r3, #4
 800431c:	4618      	mov	r0, r3
 800431e:	f7fc fc85 	bl	8000c2c <LSM6DS3_StartAccel>
	/*
	 * I choose to set the flag here immediately, even if the accelerometer is not currently connected. This way, it can be set
	 * to start sampling immediately once the accelerometer is plugged in.
	 */

	sensor->status[channel].accel_measuring = 1;
 8004322:	6879      	ldr	r1, [r7, #4]
 8004324:	683a      	ldr	r2, [r7, #0]
 8004326:	4613      	mov	r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	4413      	add	r3, r2
 800432c:	009b      	lsls	r3, r3, #2
 800432e:	440b      	add	r3, r1
 8004330:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004334:	2201      	movs	r2, #1
 8004336:	601a      	str	r2, [r3, #0]
}
 8004338:	bf00      	nop
 800433a:	3708      	adds	r7, #8
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <VibeCheckSensor_StopAccel>:

void VibeCheckSensor_StopAccel(VibeCheckSensor* sensor, uint32_t channel)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b082      	sub	sp, #8
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	2b02      	cmp	r3, #2
 800434e:	d901      	bls.n	8004354 <VibeCheckSensor_StopAccel+0x14>
 8004350:	2302      	movs	r3, #2
 8004352:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected && sensor->status[channel].accel_measuring)
 8004354:	6879      	ldr	r1, [r7, #4]
 8004356:	683a      	ldr	r2, [r7, #0]
 8004358:	4613      	mov	r3, r2
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	4413      	add	r3, r2
 800435e:	009b      	lsls	r3, r3, #2
 8004360:	440b      	add	r3, r1
 8004362:	33fc      	adds	r3, #252	@ 0xfc
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d017      	beq.n	800439a <VibeCheckSensor_StopAccel+0x5a>
 800436a:	6879      	ldr	r1, [r7, #4]
 800436c:	683a      	ldr	r2, [r7, #0]
 800436e:	4613      	mov	r3, r2
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	4413      	add	r3, r2
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	440b      	add	r3, r1
 8004378:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d00b      	beq.n	800439a <VibeCheckSensor_StopAccel+0x5a>
		LSM6DS3_StopAccel(&sensor->sensor_array[channel]);
 8004382:	683a      	ldr	r2, [r7, #0]
 8004384:	4613      	mov	r3, r2
 8004386:	00db      	lsls	r3, r3, #3
 8004388:	1a9b      	subs	r3, r3, r2
 800438a:	00db      	lsls	r3, r3, #3
 800438c:	3350      	adds	r3, #80	@ 0x50
 800438e:	687a      	ldr	r2, [r7, #4]
 8004390:	4413      	add	r3, r2
 8004392:	3304      	adds	r3, #4
 8004394:	4618      	mov	r0, r3
 8004396:	f7fc fd83 	bl	8000ea0 <LSM6DS3_StopAccel>

	sensor->status[channel].accel_measuring = 0;
 800439a:	6879      	ldr	r1, [r7, #4]
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	4613      	mov	r3, r2
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	4413      	add	r3, r2
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	440b      	add	r3, r1
 80043a8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80043ac:	2200      	movs	r2, #0
 80043ae:	601a      	str	r2, [r3, #0]
}
 80043b0:	bf00      	nop
 80043b2:	3708      	adds	r7, #8
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <VibeCheckSensor_StartGyro>:

void VibeCheckSensor_StartGyro(VibeCheckSensor* sensor, uint32_t channel)  /* start gyroscope measurement of specified channel */
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b082      	sub	sp, #8
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
 80043c0:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d901      	bls.n	80043cc <VibeCheckSensor_StartGyro+0x14>
 80043c8:	2302      	movs	r3, #2
 80043ca:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected && !sensor->status[channel].gyro_measuring)
 80043cc:	6879      	ldr	r1, [r7, #4]
 80043ce:	683a      	ldr	r2, [r7, #0]
 80043d0:	4613      	mov	r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	4413      	add	r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	440b      	add	r3, r1
 80043da:	33fc      	adds	r3, #252	@ 0xfc
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d017      	beq.n	8004412 <VibeCheckSensor_StartGyro+0x5a>
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	683a      	ldr	r2, [r7, #0]
 80043e6:	4613      	mov	r3, r2
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	4413      	add	r3, r2
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	440b      	add	r3, r1
 80043f0:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d10b      	bne.n	8004412 <VibeCheckSensor_StartGyro+0x5a>
		LSM6DS3_StartGyro(&sensor->sensor_array[channel]);
 80043fa:	683a      	ldr	r2, [r7, #0]
 80043fc:	4613      	mov	r3, r2
 80043fe:	00db      	lsls	r3, r3, #3
 8004400:	1a9b      	subs	r3, r3, r2
 8004402:	00db      	lsls	r3, r3, #3
 8004404:	3350      	adds	r3, #80	@ 0x50
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	4413      	add	r3, r2
 800440a:	3304      	adds	r3, #4
 800440c:	4618      	mov	r0, r3
 800440e:	f7fc fcaf 	bl	8000d70 <LSM6DS3_StartGyro>

	sensor->status[channel].gyro_measuring = 1;
 8004412:	6879      	ldr	r1, [r7, #4]
 8004414:	683a      	ldr	r2, [r7, #0]
 8004416:	4613      	mov	r3, r2
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	4413      	add	r3, r2
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	440b      	add	r3, r1
 8004420:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8004424:	2201      	movs	r2, #1
 8004426:	601a      	str	r2, [r3, #0]
}
 8004428:	bf00      	nop
 800442a:	3708      	adds	r7, #8
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <VibeCheckSensor_StopGyro>:

void VibeCheckSensor_StopGyro(VibeCheckSensor* sensor, uint32_t channel)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
 8004438:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	2b02      	cmp	r3, #2
 800443e:	d901      	bls.n	8004444 <VibeCheckSensor_StopGyro+0x14>
 8004440:	2302      	movs	r3, #2
 8004442:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected && sensor->status[channel].gyro_measuring)
 8004444:	6879      	ldr	r1, [r7, #4]
 8004446:	683a      	ldr	r2, [r7, #0]
 8004448:	4613      	mov	r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	4413      	add	r3, r2
 800444e:	009b      	lsls	r3, r3, #2
 8004450:	440b      	add	r3, r1
 8004452:	33fc      	adds	r3, #252	@ 0xfc
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d017      	beq.n	800448a <VibeCheckSensor_StopGyro+0x5a>
 800445a:	6879      	ldr	r1, [r7, #4]
 800445c:	683a      	ldr	r2, [r7, #0]
 800445e:	4613      	mov	r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	4413      	add	r3, r2
 8004464:	009b      	lsls	r3, r3, #2
 8004466:	440b      	add	r3, r1
 8004468:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d00b      	beq.n	800448a <VibeCheckSensor_StopGyro+0x5a>
		LSM6DS3_StopGyro(&sensor->sensor_array[channel]);
 8004472:	683a      	ldr	r2, [r7, #0]
 8004474:	4613      	mov	r3, r2
 8004476:	00db      	lsls	r3, r3, #3
 8004478:	1a9b      	subs	r3, r3, r2
 800447a:	00db      	lsls	r3, r3, #3
 800447c:	3350      	adds	r3, #80	@ 0x50
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	4413      	add	r3, r2
 8004482:	3304      	adds	r3, #4
 8004484:	4618      	mov	r0, r3
 8004486:	f7fc fd19 	bl	8000ebc <LSM6DS3_StopGyro>

	sensor->status[channel].gyro_measuring = 0;
 800448a:	6879      	ldr	r1, [r7, #4]
 800448c:	683a      	ldr	r2, [r7, #0]
 800448e:	4613      	mov	r3, r2
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	4413      	add	r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	440b      	add	r3, r1
 8004498:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 800449c:	2200      	movs	r2, #0
 800449e:	601a      	str	r2, [r3, #0]
}
 80044a0:	bf00      	nop
 80044a2:	3708      	adds	r7, #8
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <VibeCheckSensor_SetAccelODR>:

void VibeCheckSensor_SetAccelODR(VibeCheckSensor* sensor, uint32_t channel, uint32_t odr)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b084      	sub	sp, #16
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	607a      	str	r2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d901      	bls.n	80044be <VibeCheckSensor_SetAccelODR+0x16>
 80044ba:	2302      	movs	r3, #2
 80044bc:	60bb      	str	r3, [r7, #8]

	sensor->sensor_config[channel].accel_odr_hz = FindClosest(VC_SENSOR_ALLOWED_ODR, sizeof(VC_SENSOR_ALLOWED_ODR) / sizeof(VC_SENSOR_ALLOWED_ODR[0]), odr);
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	210a      	movs	r1, #10
 80044c2:	480a      	ldr	r0, [pc, #40]	@ (80044ec <VibeCheckSensor_SetAccelODR+0x44>)
 80044c4:	f7fe fd40 	bl	8002f48 <FindClosest>
 80044c8:	68f9      	ldr	r1, [r7, #12]
 80044ca:	68ba      	ldr	r2, [r7, #8]
 80044cc:	4613      	mov	r3, r2
 80044ce:	00db      	lsls	r3, r3, #3
 80044d0:	1a9b      	subs	r3, r3, r2
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	440b      	add	r3, r1
 80044d6:	330c      	adds	r3, #12
 80044d8:	6018      	str	r0, [r3, #0]
	VibeCheckSensor_UpdateSensor(sensor, channel);
 80044da:	68b9      	ldr	r1, [r7, #8]
 80044dc:	68f8      	ldr	r0, [r7, #12]
 80044de:	f000 f9fb 	bl	80048d8 <VibeCheckSensor_UpdateSensor>
}
 80044e2:	bf00      	nop
 80044e4:	3710      	adds	r7, #16
 80044e6:	46bd      	mov	sp, r7
 80044e8:	bd80      	pop	{r7, pc}
 80044ea:	bf00      	nop
 80044ec:	0801dc4c 	.word	0x0801dc4c

080044f0 <VibeCheckSensor_SetGyroODR>:

void VibeCheckSensor_SetGyroODR(VibeCheckSensor* sensor, uint32_t channel, uint32_t odr)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	60b9      	str	r1, [r7, #8]
 80044fa:	607a      	str	r2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	2b02      	cmp	r3, #2
 8004500:	d901      	bls.n	8004506 <VibeCheckSensor_SetGyroODR+0x16>
 8004502:	2302      	movs	r3, #2
 8004504:	60bb      	str	r3, [r7, #8]

	sensor->sensor_config[channel].gyro_odr_hz = FindClosest(VC_SENSOR_ALLOWED_ODR, sizeof(VC_SENSOR_ALLOWED_ODR) / sizeof(VC_SENSOR_ALLOWED_ODR[0]), odr);
 8004506:	687a      	ldr	r2, [r7, #4]
 8004508:	210a      	movs	r1, #10
 800450a:	480a      	ldr	r0, [pc, #40]	@ (8004534 <VibeCheckSensor_SetGyroODR+0x44>)
 800450c:	f7fe fd1c 	bl	8002f48 <FindClosest>
 8004510:	68f9      	ldr	r1, [r7, #12]
 8004512:	68ba      	ldr	r2, [r7, #8]
 8004514:	4613      	mov	r3, r2
 8004516:	00db      	lsls	r3, r3, #3
 8004518:	1a9b      	subs	r3, r3, r2
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	440b      	add	r3, r1
 800451e:	3314      	adds	r3, #20
 8004520:	6018      	str	r0, [r3, #0]
	VibeCheckSensor_UpdateSensor(sensor, channel);
 8004522:	68b9      	ldr	r1, [r7, #8]
 8004524:	68f8      	ldr	r0, [r7, #12]
 8004526:	f000 f9d7 	bl	80048d8 <VibeCheckSensor_UpdateSensor>
}
 800452a:	bf00      	nop
 800452c:	3710      	adds	r7, #16
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
 8004532:	bf00      	nop
 8004534:	0801dc4c 	.word	0x0801dc4c

08004538 <VibeCheckSensor_SetAccelRange>:

void VibeCheckSensor_SetAccelRange(VibeCheckSensor* sensor, uint32_t channel, uint32_t range)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	60f8      	str	r0, [r7, #12]
 8004540:	60b9      	str	r1, [r7, #8]
 8004542:	607a      	str	r2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	2b02      	cmp	r3, #2
 8004548:	d901      	bls.n	800454e <VibeCheckSensor_SetAccelRange+0x16>
 800454a:	2302      	movs	r3, #2
 800454c:	60bb      	str	r3, [r7, #8]

	sensor->sensor_config[channel].g_range = FindClosest(VC_SENSOR_ALLOWED_G_RANGE, sizeof(VC_SENSOR_ALLOWED_G_RANGE) / sizeof(VC_SENSOR_ALLOWED_G_RANGE[0]), range);
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	2104      	movs	r1, #4
 8004552:	480a      	ldr	r0, [pc, #40]	@ (800457c <VibeCheckSensor_SetAccelRange+0x44>)
 8004554:	f7fe fcf8 	bl	8002f48 <FindClosest>
 8004558:	68f9      	ldr	r1, [r7, #12]
 800455a:	68ba      	ldr	r2, [r7, #8]
 800455c:	4613      	mov	r3, r2
 800455e:	00db      	lsls	r3, r3, #3
 8004560:	1a9b      	subs	r3, r3, r2
 8004562:	009b      	lsls	r3, r3, #2
 8004564:	440b      	add	r3, r1
 8004566:	3310      	adds	r3, #16
 8004568:	6018      	str	r0, [r3, #0]
	VibeCheckSensor_UpdateSensor(sensor, channel);
 800456a:	68b9      	ldr	r1, [r7, #8]
 800456c:	68f8      	ldr	r0, [r7, #12]
 800456e:	f000 f9b3 	bl	80048d8 <VibeCheckSensor_UpdateSensor>
}
 8004572:	bf00      	nop
 8004574:	3710      	adds	r7, #16
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	0801dc74 	.word	0x0801dc74

08004580 <VibeCheckSensor_SetGyroRange>:

void VibeCheckSensor_SetGyroRange(VibeCheckSensor* sensor, uint32_t channel, uint32_t range)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	60f8      	str	r0, [r7, #12]
 8004588:	60b9      	str	r1, [r7, #8]
 800458a:	607a      	str	r2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	2b02      	cmp	r3, #2
 8004590:	d901      	bls.n	8004596 <VibeCheckSensor_SetGyroRange+0x16>
 8004592:	2302      	movs	r3, #2
 8004594:	60bb      	str	r3, [r7, #8]

	sensor->sensor_config[channel].dps_range = FindClosest(VC_SENSOR_ALLOWED_DPS_RANGE, sizeof(VC_SENSOR_ALLOWED_DPS_RANGE) / sizeof(VC_SENSOR_ALLOWED_DPS_RANGE[0]), range);
 8004596:	687a      	ldr	r2, [r7, #4]
 8004598:	2105      	movs	r1, #5
 800459a:	480a      	ldr	r0, [pc, #40]	@ (80045c4 <VibeCheckSensor_SetGyroRange+0x44>)
 800459c:	f7fe fcd4 	bl	8002f48 <FindClosest>
 80045a0:	68f9      	ldr	r1, [r7, #12]
 80045a2:	68ba      	ldr	r2, [r7, #8]
 80045a4:	4613      	mov	r3, r2
 80045a6:	00db      	lsls	r3, r3, #3
 80045a8:	1a9b      	subs	r3, r3, r2
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	440b      	add	r3, r1
 80045ae:	3318      	adds	r3, #24
 80045b0:	6018      	str	r0, [r3, #0]
	VibeCheckSensor_UpdateSensor(sensor, channel);
 80045b2:	68b9      	ldr	r1, [r7, #8]
 80045b4:	68f8      	ldr	r0, [r7, #12]
 80045b6:	f000 f98f 	bl	80048d8 <VibeCheckSensor_UpdateSensor>
}
 80045ba:	bf00      	nop
 80045bc:	3710      	adds	r7, #16
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	0801dc84 	.word	0x0801dc84

080045c8 <VibeCheckSensor_SetOffsets>:

void VibeCheckSensor_SetOffsets(VibeCheckSensor* sensor, uint32_t channel, float x, float y, float z)  /* accelerometer DC offsets in g */
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b086      	sub	sp, #24
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6178      	str	r0, [r7, #20]
 80045d0:	6139      	str	r1, [r7, #16]
 80045d2:	ed87 0a03 	vstr	s0, [r7, #12]
 80045d6:	edc7 0a02 	vstr	s1, [r7, #8]
 80045da:	ed87 1a01 	vstr	s2, [r7, #4]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	d901      	bls.n	80045e8 <VibeCheckSensor_SetOffsets+0x20>
 80045e4:	2302      	movs	r3, #2
 80045e6:	613b      	str	r3, [r7, #16]

	/* TODO: test that setting the sensor user offset registers works */

	if (x > VC_SENSOR_MAX_OFFSET) x = VC_SENSOR_MAX_OFFSET;  /* clamp the offsets to the max value that can fit in the register */
 80045e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80045ec:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80046b8 <VibeCheckSensor_SetOffsets+0xf0>
 80045f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045f8:	dd01      	ble.n	80045fe <VibeCheckSensor_SetOffsets+0x36>
 80045fa:	4b30      	ldr	r3, [pc, #192]	@ (80046bc <VibeCheckSensor_SetOffsets+0xf4>)
 80045fc:	60fb      	str	r3, [r7, #12]
	if (x < -VC_SENSOR_MAX_OFFSET) x = -VC_SENSOR_MAX_OFFSET;
 80045fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8004602:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80046c0 <VibeCheckSensor_SetOffsets+0xf8>
 8004606:	eef4 7ac7 	vcmpe.f32	s15, s14
 800460a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800460e:	d501      	bpl.n	8004614 <VibeCheckSensor_SetOffsets+0x4c>
 8004610:	4b2c      	ldr	r3, [pc, #176]	@ (80046c4 <VibeCheckSensor_SetOffsets+0xfc>)
 8004612:	60fb      	str	r3, [r7, #12]
	if (y > VC_SENSOR_MAX_OFFSET) y = VC_SENSOR_MAX_OFFSET;
 8004614:	edd7 7a02 	vldr	s15, [r7, #8]
 8004618:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80046b8 <VibeCheckSensor_SetOffsets+0xf0>
 800461c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004624:	dd01      	ble.n	800462a <VibeCheckSensor_SetOffsets+0x62>
 8004626:	4b25      	ldr	r3, [pc, #148]	@ (80046bc <VibeCheckSensor_SetOffsets+0xf4>)
 8004628:	60bb      	str	r3, [r7, #8]
	if (y < -VC_SENSOR_MAX_OFFSET) y = -VC_SENSOR_MAX_OFFSET;
 800462a:	edd7 7a02 	vldr	s15, [r7, #8]
 800462e:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80046c0 <VibeCheckSensor_SetOffsets+0xf8>
 8004632:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800463a:	d501      	bpl.n	8004640 <VibeCheckSensor_SetOffsets+0x78>
 800463c:	4b21      	ldr	r3, [pc, #132]	@ (80046c4 <VibeCheckSensor_SetOffsets+0xfc>)
 800463e:	60bb      	str	r3, [r7, #8]
	if (z > VC_SENSOR_MAX_OFFSET) z = VC_SENSOR_MAX_OFFSET;
 8004640:	edd7 7a01 	vldr	s15, [r7, #4]
 8004644:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80046b8 <VibeCheckSensor_SetOffsets+0xf0>
 8004648:	eef4 7ac7 	vcmpe.f32	s15, s14
 800464c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004650:	dd01      	ble.n	8004656 <VibeCheckSensor_SetOffsets+0x8e>
 8004652:	4b1a      	ldr	r3, [pc, #104]	@ (80046bc <VibeCheckSensor_SetOffsets+0xf4>)
 8004654:	607b      	str	r3, [r7, #4]
	if (z < -VC_SENSOR_MAX_OFFSET) z = -VC_SENSOR_MAX_OFFSET;
 8004656:	edd7 7a01 	vldr	s15, [r7, #4]
 800465a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80046c0 <VibeCheckSensor_SetOffsets+0xf8>
 800465e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004666:	d501      	bpl.n	800466c <VibeCheckSensor_SetOffsets+0xa4>
 8004668:	4b16      	ldr	r3, [pc, #88]	@ (80046c4 <VibeCheckSensor_SetOffsets+0xfc>)
 800466a:	607b      	str	r3, [r7, #4]

	sensor->sensor_config[channel].usr_offset_x = x;
 800466c:	6979      	ldr	r1, [r7, #20]
 800466e:	693a      	ldr	r2, [r7, #16]
 8004670:	4613      	mov	r3, r2
 8004672:	00db      	lsls	r3, r3, #3
 8004674:	1a9b      	subs	r3, r3, r2
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	440b      	add	r3, r1
 800467a:	68fa      	ldr	r2, [r7, #12]
 800467c:	601a      	str	r2, [r3, #0]
	sensor->sensor_config[channel].usr_offset_y = y;
 800467e:	6979      	ldr	r1, [r7, #20]
 8004680:	693a      	ldr	r2, [r7, #16]
 8004682:	4613      	mov	r3, r2
 8004684:	00db      	lsls	r3, r3, #3
 8004686:	1a9b      	subs	r3, r3, r2
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	440b      	add	r3, r1
 800468c:	3304      	adds	r3, #4
 800468e:	68ba      	ldr	r2, [r7, #8]
 8004690:	601a      	str	r2, [r3, #0]
	sensor->sensor_config[channel].usr_offset_z = z;
 8004692:	6979      	ldr	r1, [r7, #20]
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	4613      	mov	r3, r2
 8004698:	00db      	lsls	r3, r3, #3
 800469a:	1a9b      	subs	r3, r3, r2
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	440b      	add	r3, r1
 80046a0:	3308      	adds	r3, #8
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	601a      	str	r2, [r3, #0]

	VibeCheckSensor_UpdateSensor(sensor, channel);
 80046a6:	6939      	ldr	r1, [r7, #16]
 80046a8:	6978      	ldr	r0, [r7, #20]
 80046aa:	f000 f915 	bl	80048d8 <VibeCheckSensor_UpdateSensor>
}
 80046ae:	bf00      	nop
 80046b0:	3718      	adds	r7, #24
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	3dfe0000 	.word	0x3dfe0000
 80046bc:	3dfe0000 	.word	0x3dfe0000
 80046c0:	bdfe0000 	.word	0xbdfe0000
 80046c4:	bdfe0000 	.word	0xbdfe0000

080046c8 <VibeCheckSensor_GetAccelODR>:

uint32_t VibeCheckSensor_GetAccelODR(VibeCheckSensor* sensor, uint32_t channel)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b083      	sub	sp, #12
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d901      	bls.n	80046dc <VibeCheckSensor_GetAccelODR+0x14>
 80046d8:	2302      	movs	r3, #2
 80046da:	603b      	str	r3, [r7, #0]
	return sensor->sensor_config[channel].accel_odr_hz;
 80046dc:	6879      	ldr	r1, [r7, #4]
 80046de:	683a      	ldr	r2, [r7, #0]
 80046e0:	4613      	mov	r3, r2
 80046e2:	00db      	lsls	r3, r3, #3
 80046e4:	1a9b      	subs	r3, r3, r2
 80046e6:	009b      	lsls	r3, r3, #2
 80046e8:	440b      	add	r3, r1
 80046ea:	330c      	adds	r3, #12
 80046ec:	681b      	ldr	r3, [r3, #0]
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr

080046fa <VibeCheckSensor_GetGyroODR>:

uint32_t VibeCheckSensor_GetGyroODR(VibeCheckSensor* sensor, uint32_t channel)
{
 80046fa:	b480      	push	{r7}
 80046fc:	b083      	sub	sp, #12
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
 8004702:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	2b02      	cmp	r3, #2
 8004708:	d901      	bls.n	800470e <VibeCheckSensor_GetGyroODR+0x14>
 800470a:	2302      	movs	r3, #2
 800470c:	603b      	str	r3, [r7, #0]
	return sensor->sensor_config[channel].gyro_odr_hz;
 800470e:	6879      	ldr	r1, [r7, #4]
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	4613      	mov	r3, r2
 8004714:	00db      	lsls	r3, r3, #3
 8004716:	1a9b      	subs	r3, r3, r2
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	440b      	add	r3, r1
 800471c:	3314      	adds	r3, #20
 800471e:	681b      	ldr	r3, [r3, #0]
}
 8004720:	4618      	mov	r0, r3
 8004722:	370c      	adds	r7, #12
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr

0800472c <VibeCheckSensor_GetAccelRange>:

uint32_t VibeCheckSensor_GetAccelRange(VibeCheckSensor* sensor, uint32_t channel)
{
 800472c:	b480      	push	{r7}
 800472e:	b083      	sub	sp, #12
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
 8004734:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	2b02      	cmp	r3, #2
 800473a:	d901      	bls.n	8004740 <VibeCheckSensor_GetAccelRange+0x14>
 800473c:	2302      	movs	r3, #2
 800473e:	603b      	str	r3, [r7, #0]
	return sensor->sensor_config[channel].g_range;
 8004740:	6879      	ldr	r1, [r7, #4]
 8004742:	683a      	ldr	r2, [r7, #0]
 8004744:	4613      	mov	r3, r2
 8004746:	00db      	lsls	r3, r3, #3
 8004748:	1a9b      	subs	r3, r3, r2
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	440b      	add	r3, r1
 800474e:	3310      	adds	r3, #16
 8004750:	681b      	ldr	r3, [r3, #0]
}
 8004752:	4618      	mov	r0, r3
 8004754:	370c      	adds	r7, #12
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr

0800475e <VibeCheckSensor_GetGyroRange>:

uint32_t VibeCheckSensor_GetGyroRange(VibeCheckSensor* sensor, uint32_t channel)
{
 800475e:	b480      	push	{r7}
 8004760:	b083      	sub	sp, #12
 8004762:	af00      	add	r7, sp, #0
 8004764:	6078      	str	r0, [r7, #4]
 8004766:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	2b02      	cmp	r3, #2
 800476c:	d901      	bls.n	8004772 <VibeCheckSensor_GetGyroRange+0x14>
 800476e:	2302      	movs	r3, #2
 8004770:	603b      	str	r3, [r7, #0]
	return sensor->sensor_config[channel].dps_range;
 8004772:	6879      	ldr	r1, [r7, #4]
 8004774:	683a      	ldr	r2, [r7, #0]
 8004776:	4613      	mov	r3, r2
 8004778:	00db      	lsls	r3, r3, #3
 800477a:	1a9b      	subs	r3, r3, r2
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	440b      	add	r3, r1
 8004780:	3318      	adds	r3, #24
 8004782:	681b      	ldr	r3, [r3, #0]
}
 8004784:	4618      	mov	r0, r3
 8004786:	370c      	adds	r7, #12
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr

08004790 <VibeCheckSensor_GetOffsets>:

void VibeCheckSensor_GetOffsets(VibeCheckSensor* sensor, uint32_t channel, float* x, float* y, float* z)
{
 8004790:	b480      	push	{r7}
 8004792:	b085      	sub	sp, #20
 8004794:	af00      	add	r7, sp, #0
 8004796:	60f8      	str	r0, [r7, #12]
 8004798:	60b9      	str	r1, [r7, #8]
 800479a:	607a      	str	r2, [r7, #4]
 800479c:	603b      	str	r3, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	2b02      	cmp	r3, #2
 80047a2:	d901      	bls.n	80047a8 <VibeCheckSensor_GetOffsets+0x18>
 80047a4:	2302      	movs	r3, #2
 80047a6:	60bb      	str	r3, [r7, #8]
	*x = sensor->sensor_config[channel].usr_offset_x;
 80047a8:	68f9      	ldr	r1, [r7, #12]
 80047aa:	68ba      	ldr	r2, [r7, #8]
 80047ac:	4613      	mov	r3, r2
 80047ae:	00db      	lsls	r3, r3, #3
 80047b0:	1a9b      	subs	r3, r3, r2
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	440b      	add	r3, r1
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	601a      	str	r2, [r3, #0]
	*y = sensor->sensor_config[channel].usr_offset_y;
 80047bc:	68f9      	ldr	r1, [r7, #12]
 80047be:	68ba      	ldr	r2, [r7, #8]
 80047c0:	4613      	mov	r3, r2
 80047c2:	00db      	lsls	r3, r3, #3
 80047c4:	1a9b      	subs	r3, r3, r2
 80047c6:	009b      	lsls	r3, r3, #2
 80047c8:	440b      	add	r3, r1
 80047ca:	3304      	adds	r3, #4
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	601a      	str	r2, [r3, #0]
	*z = sensor->sensor_config[channel].usr_offset_z;
 80047d2:	68f9      	ldr	r1, [r7, #12]
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	4613      	mov	r3, r2
 80047d8:	00db      	lsls	r3, r3, #3
 80047da:	1a9b      	subs	r3, r3, r2
 80047dc:	009b      	lsls	r3, r3, #2
 80047de:	440b      	add	r3, r1
 80047e0:	3308      	adds	r3, #8
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	69bb      	ldr	r3, [r7, #24]
 80047e6:	601a      	str	r2, [r3, #0]
}
 80047e8:	bf00      	nop
 80047ea:	3714      	adds	r7, #20
 80047ec:	46bd      	mov	sp, r7
 80047ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f2:	4770      	bx	lr

080047f4 <VibeCheckSensor_StartFakeData>:


void VibeCheckSensor_StartFakeData(VibeCheckSensor* sensor)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b083      	sub	sp, #12
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
	sensor->generate_fake_data = 1;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
}
 8004804:	bf00      	nop
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr

08004810 <VibeCheckSensor_StopFakeData>:


void VibeCheckSensor_StopFakeData(VibeCheckSensor* sensor)
{
 8004810:	b480      	push	{r7}
 8004812:	b083      	sub	sp, #12
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
	sensor->generate_fake_data = 0;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2200      	movs	r2, #0
 800481c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
}
 8004820:	bf00      	nop
 8004822:	370c      	adds	r7, #12
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <VibeCheckSensor_IsConnected>:
	sensor->start_time = *sensor->time_micros;
}


uint32_t VibeCheckSensor_IsConnected(VibeCheckSensor* sensor, uint32_t channel)
{
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	2b02      	cmp	r3, #2
 800483a:	d901      	bls.n	8004840 <VibeCheckSensor_IsConnected+0x14>
 800483c:	2302      	movs	r3, #2
 800483e:	603b      	str	r3, [r7, #0]
	return sensor->status[channel].is_connected;
 8004840:	6879      	ldr	r1, [r7, #4]
 8004842:	683a      	ldr	r2, [r7, #0]
 8004844:	4613      	mov	r3, r2
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	4413      	add	r3, r2
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	440b      	add	r3, r1
 800484e:	33fc      	adds	r3, #252	@ 0xfc
 8004850:	681b      	ldr	r3, [r3, #0]
}
 8004852:	4618      	mov	r0, r3
 8004854:	370c      	adds	r7, #12
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr

0800485e <VibeCheckSensor_ConnectionChanged>:


uint32_t VibeCheckSensor_ConnectionChanged(VibeCheckSensor* sensor, uint32_t* channel, uint32_t* is_connected)
{
 800485e:	b480      	push	{r7}
 8004860:	b087      	sub	sp, #28
 8004862:	af00      	add	r7, sp, #0
 8004864:	60f8      	str	r0, [r7, #12]
 8004866:	60b9      	str	r1, [r7, #8]
 8004868:	607a      	str	r2, [r7, #4]
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 800486a:	2300      	movs	r3, #0
 800486c:	617b      	str	r3, [r7, #20]
 800486e:	e029      	b.n	80048c4 <VibeCheckSensor_ConnectionChanged+0x66>
	{
		if (sensor->status[i].connection_change_flag)
 8004870:	68f9      	ldr	r1, [r7, #12]
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	4613      	mov	r3, r2
 8004876:	009b      	lsls	r3, r3, #2
 8004878:	4413      	add	r3, r2
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	440b      	add	r3, r1
 800487e:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d01a      	beq.n	80048be <VibeCheckSensor_ConnectionChanged+0x60>
		{
			sensor->status[i].connection_change_flag = 0;
 8004888:	68f9      	ldr	r1, [r7, #12]
 800488a:	697a      	ldr	r2, [r7, #20]
 800488c:	4613      	mov	r3, r2
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	4413      	add	r3, r2
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	440b      	add	r3, r1
 8004896:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800489a:	2200      	movs	r2, #0
 800489c:	601a      	str	r2, [r3, #0]
			*channel = i;
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	697a      	ldr	r2, [r7, #20]
 80048a2:	601a      	str	r2, [r3, #0]
			*is_connected = sensor->status[i].is_connected;
 80048a4:	68f9      	ldr	r1, [r7, #12]
 80048a6:	697a      	ldr	r2, [r7, #20]
 80048a8:	4613      	mov	r3, r2
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	4413      	add	r3, r2
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	440b      	add	r3, r1
 80048b2:	33fc      	adds	r3, #252	@ 0xfc
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	601a      	str	r2, [r3, #0]
			return 1;
 80048ba:	2301      	movs	r3, #1
 80048bc:	e006      	b.n	80048cc <VibeCheckSensor_ConnectionChanged+0x6e>
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	3301      	adds	r3, #1
 80048c2:	617b      	str	r3, [r7, #20]
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d9d2      	bls.n	8004870 <VibeCheckSensor_ConnectionChanged+0x12>
		}
	}

	return 0;
 80048ca:	2300      	movs	r3, #0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	371c      	adds	r7, #28
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <VibeCheckSensor_UpdateSensor>:


void VibeCheckSensor_UpdateSensor(VibeCheckSensor* sensor, uint32_t channel)  /* send the new configuration parameters to a sensor chip */
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b082      	sub	sp, #8
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
	if (channel >= VC_SENSOR_NUM_SENSORS) channel = VC_SENSOR_NUM_SENSORS - 1;
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	2b02      	cmp	r3, #2
 80048e6:	d901      	bls.n	80048ec <VibeCheckSensor_UpdateSensor+0x14>
 80048e8:	2302      	movs	r3, #2
 80048ea:	603b      	str	r3, [r7, #0]

	if (sensor->status[channel].is_connected)
 80048ec:	6879      	ldr	r1, [r7, #4]
 80048ee:	683a      	ldr	r2, [r7, #0]
 80048f0:	4613      	mov	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	4413      	add	r3, r2
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	440b      	add	r3, r1
 80048fa:	33fc      	adds	r3, #252	@ 0xfc
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d03b      	beq.n	800497a <VibeCheckSensor_UpdateSensor+0xa2>
	{
		LSM6DS3_Configure(&sensor->sensor_array[channel]);
 8004902:	683a      	ldr	r2, [r7, #0]
 8004904:	4613      	mov	r3, r2
 8004906:	00db      	lsls	r3, r3, #3
 8004908:	1a9b      	subs	r3, r3, r2
 800490a:	00db      	lsls	r3, r3, #3
 800490c:	3350      	adds	r3, #80	@ 0x50
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	4413      	add	r3, r2
 8004912:	3304      	adds	r3, #4
 8004914:	4618      	mov	r0, r3
 8004916:	f7fc f913 	bl	8000b40 <LSM6DS3_Configure>
		if (sensor->status[channel].accel_measuring)
 800491a:	6879      	ldr	r1, [r7, #4]
 800491c:	683a      	ldr	r2, [r7, #0]
 800491e:	4613      	mov	r3, r2
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	4413      	add	r3, r2
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	440b      	add	r3, r1
 8004928:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d00b      	beq.n	800494a <VibeCheckSensor_UpdateSensor+0x72>
			LSM6DS3_StartAccel(&sensor->sensor_array[channel]);
 8004932:	683a      	ldr	r2, [r7, #0]
 8004934:	4613      	mov	r3, r2
 8004936:	00db      	lsls	r3, r3, #3
 8004938:	1a9b      	subs	r3, r3, r2
 800493a:	00db      	lsls	r3, r3, #3
 800493c:	3350      	adds	r3, #80	@ 0x50
 800493e:	687a      	ldr	r2, [r7, #4]
 8004940:	4413      	add	r3, r2
 8004942:	3304      	adds	r3, #4
 8004944:	4618      	mov	r0, r3
 8004946:	f7fc f971 	bl	8000c2c <LSM6DS3_StartAccel>
		if (sensor->status[channel].gyro_measuring)
 800494a:	6879      	ldr	r1, [r7, #4]
 800494c:	683a      	ldr	r2, [r7, #0]
 800494e:	4613      	mov	r3, r2
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	4413      	add	r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	440b      	add	r3, r1
 8004958:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00b      	beq.n	800497a <VibeCheckSensor_UpdateSensor+0xa2>
			LSM6DS3_StartGyro(&sensor->sensor_array[channel]);
 8004962:	683a      	ldr	r2, [r7, #0]
 8004964:	4613      	mov	r3, r2
 8004966:	00db      	lsls	r3, r3, #3
 8004968:	1a9b      	subs	r3, r3, r2
 800496a:	00db      	lsls	r3, r3, #3
 800496c:	3350      	adds	r3, #80	@ 0x50
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	4413      	add	r3, r2
 8004972:	3304      	adds	r3, #4
 8004974:	4618      	mov	r0, r3
 8004976:	f7fc f9fb 	bl	8000d70 <LSM6DS3_StartGyro>
	}
}
 800497a:	bf00      	nop
 800497c:	3708      	adds	r7, #8
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <VibeCheckSensor_AddData>:


void VibeCheckSensor_AddData(VibeCheckSensor* sensor, uint8_t id, uint32_t time, float x, float y, float z)
{
 8004982:	b480      	push	{r7}
 8004984:	b087      	sub	sp, #28
 8004986:	af00      	add	r7, sp, #0
 8004988:	6178      	str	r0, [r7, #20]
 800498a:	460b      	mov	r3, r1
 800498c:	60fa      	str	r2, [r7, #12]
 800498e:	ed87 0a02 	vstr	s0, [r7, #8]
 8004992:	edc7 0a01 	vstr	s1, [r7, #4]
 8004996:	ed87 1a00 	vstr	s2, [r7]
 800499a:	74fb      	strb	r3, [r7, #19]
	sensor->data[sensor->data_ind].id = id;
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 80049a2:	6979      	ldr	r1, [r7, #20]
 80049a4:	4613      	mov	r3, r2
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	4413      	add	r3, r2
 80049aa:	009b      	lsls	r3, r3, #2
 80049ac:	440b      	add	r3, r1
 80049ae:	f503 739c 	add.w	r3, r3, #312	@ 0x138
 80049b2:	7cfa      	ldrb	r2, [r7, #19]
 80049b4:	701a      	strb	r2, [r3, #0]
	sensor->data[sensor->data_ind].time = time;
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 80049bc:	6979      	ldr	r1, [r7, #20]
 80049be:	4613      	mov	r3, r2
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	4413      	add	r3, r2
 80049c4:	009b      	lsls	r3, r3, #2
 80049c6:	440b      	add	r3, r1
 80049c8:	f503 739e 	add.w	r3, r3, #316	@ 0x13c
 80049cc:	68fa      	ldr	r2, [r7, #12]
 80049ce:	601a      	str	r2, [r3, #0]
	sensor->data[sensor->data_ind].x = x;
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 80049d6:	6979      	ldr	r1, [r7, #20]
 80049d8:	4613      	mov	r3, r2
 80049da:	009b      	lsls	r3, r3, #2
 80049dc:	4413      	add	r3, r2
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	440b      	add	r3, r1
 80049e2:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 80049e6:	68ba      	ldr	r2, [r7, #8]
 80049e8:	601a      	str	r2, [r3, #0]
	sensor->data[sensor->data_ind].y = y;
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 80049f0:	6979      	ldr	r1, [r7, #20]
 80049f2:	4613      	mov	r3, r2
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	4413      	add	r3, r2
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	440b      	add	r3, r1
 80049fc:	f503 73a2 	add.w	r3, r3, #324	@ 0x144
 8004a00:	687a      	ldr	r2, [r7, #4]
 8004a02:	601a      	str	r2, [r3, #0]
	sensor->data[sensor->data_ind].z = z;
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	f8d3 22c8 	ldr.w	r2, [r3, #712]	@ 0x2c8
 8004a0a:	6979      	ldr	r1, [r7, #20]
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	4413      	add	r3, r2
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	440b      	add	r3, r1
 8004a16:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8004a1a:	683a      	ldr	r2, [r7, #0]
 8004a1c:	601a      	str	r2, [r3, #0]

	sensor->data_ind++;
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004a24:	1c5a      	adds	r2, r3, #1
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
	if (sensor->data_ind == VC_SENSOR_DATA_PER_PACKET)
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004a32:	2b0a      	cmp	r3, #10
 8004a34:	d104      	bne.n	8004a40 <VibeCheckSensor_AddData+0xbe>
	{
		sensor->data_ready = 1;
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	2201      	movs	r2, #1
 8004a3a:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
	else if (sensor->data_ind == 2 * VC_SENSOR_DATA_PER_PACKET)
	{
		sensor->data_ind = 0;
		sensor->data_ready = 1;
	}
}
 8004a3e:	e00c      	b.n	8004a5a <VibeCheckSensor_AddData+0xd8>
	else if (sensor->data_ind == 2 * VC_SENSOR_DATA_PER_PACKET)
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004a46:	2b14      	cmp	r3, #20
 8004a48:	d107      	bne.n	8004a5a <VibeCheckSensor_AddData+0xd8>
		sensor->data_ind = 0;
 8004a4a:	697b      	ldr	r3, [r7, #20]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
		sensor->data_ready = 1;
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	2201      	movs	r2, #1
 8004a56:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
}
 8004a5a:	bf00      	nop
 8004a5c:	371c      	adds	r7, #28
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr

08004a66 <VibeCheckSensor_GetDataReady>:


uint32_t VibeCheckSensor_GetDataReady(VibeCheckSensor* sensor, volatile VibeCheckSensor_Data** data)
{
 8004a66:	b480      	push	{r7}
 8004a68:	b083      	sub	sp, #12
 8004a6a:	af00      	add	r7, sp, #0
 8004a6c:	6078      	str	r0, [r7, #4]
 8004a6e:	6039      	str	r1, [r7, #0]
	if (sensor->data_ready)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f8d3 32cc 	ldr.w	r3, [r3, #716]	@ 0x2cc
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d015      	beq.n	8004aa6 <VibeCheckSensor_GetDataReady+0x40>
	{
		sensor->data_ready = 0;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
		if (sensor->data_ind < VC_SENSOR_DATA_PER_PACKET)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8004a88:	2b09      	cmp	r3, #9
 8004a8a:	d805      	bhi.n	8004a98 <VibeCheckSensor_GetDataReady+0x32>
		{
			/* ready to send the second half */
			*data = &sensor->data[VC_SENSOR_DATA_PER_PACKET];
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	f503 7200 	add.w	r2, r3, #512	@ 0x200
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	601a      	str	r2, [r3, #0]
 8004a96:	e004      	b.n	8004aa2 <VibeCheckSensor_GetDataReady+0x3c>
		}
		else
		{
			/* ready to send the first half */
			*data = &sensor->data[0];
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f503 729c 	add.w	r2, r3, #312	@ 0x138
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	601a      	str	r2, [r3, #0]
		}
		return 1;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	e000      	b.n	8004aa8 <VibeCheckSensor_GetDataReady+0x42>
	}
	return 0;
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <VibeCheckSensor_EXTICallback>:


void VibeCheckSensor_EXTICallback(VibeCheckSensor* sensor, uint16_t GPIO_Pin)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b08a      	sub	sp, #40	@ 0x28
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
 8004abc:	460b      	mov	r3, r1
 8004abe:	807b      	strh	r3, [r7, #2]
	/*
	 * Read the sensor data when a signal occurs on a data ready pin. We assume that the INT1 pin indicates acceleration
	 * data ready and that the INT2 pin indicates gyroscope data ready.
	 */

	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ac4:	e0a6      	b.n	8004c14 <VibeCheckSensor_EXTICallback+0x160>
	{
		if (GPIO_Pin == sensor->sensor_array[i].int1_pin && sensor->status[i].accel_measuring)
 8004ac6:	6879      	ldr	r1, [r7, #4]
 8004ac8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aca:	4613      	mov	r3, r2
 8004acc:	00db      	lsls	r3, r3, #3
 8004ace:	1a9b      	subs	r3, r3, r2
 8004ad0:	00db      	lsls	r3, r3, #3
 8004ad2:	440b      	add	r3, r1
 8004ad4:	3364      	adds	r3, #100	@ 0x64
 8004ad6:	881b      	ldrh	r3, [r3, #0]
 8004ad8:	887a      	ldrh	r2, [r7, #2]
 8004ada:	429a      	cmp	r2, r3
 8004adc:	d144      	bne.n	8004b68 <VibeCheckSensor_EXTICallback+0xb4>
 8004ade:	6879      	ldr	r1, [r7, #4]
 8004ae0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	009b      	lsls	r3, r3, #2
 8004ae6:	4413      	add	r3, r2
 8004ae8:	009b      	lsls	r3, r3, #2
 8004aea:	440b      	add	r3, r1
 8004aec:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d038      	beq.n	8004b68 <VibeCheckSensor_EXTICallback+0xb4>
		{
			float x, y, z;
			LSM6DS3_ReadAccel(&sensor->sensor_array[i], &x, &y, &z);
 8004af6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004af8:	4613      	mov	r3, r2
 8004afa:	00db      	lsls	r3, r3, #3
 8004afc:	1a9b      	subs	r3, r3, r2
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	3350      	adds	r3, #80	@ 0x50
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	4413      	add	r3, r2
 8004b06:	1d18      	adds	r0, r3, #4
 8004b08:	f107 0318 	add.w	r3, r7, #24
 8004b0c:	f107 021c 	add.w	r2, r7, #28
 8004b10:	f107 0120 	add.w	r1, r7, #32
 8004b14:	f7fc f9e0 	bl	8000ed8 <LSM6DS3_ReadAccel>
			VibeCheckSensor_AddData(sensor, 2 * i, *sensor->time_micros - sensor->start_time, x, y, z);  /* time stamps are in microseconds */
 8004b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	005b      	lsls	r3, r3, #1
 8004b1e:	b2d9      	uxtb	r1, r3
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8004b2e:	1ad3      	subs	r3, r2, r3
 8004b30:	edd7 7a08 	vldr	s15, [r7, #32]
 8004b34:	ed97 7a07 	vldr	s14, [r7, #28]
 8004b38:	edd7 6a06 	vldr	s13, [r7, #24]
 8004b3c:	eeb0 1a66 	vmov.f32	s2, s13
 8004b40:	eef0 0a47 	vmov.f32	s1, s14
 8004b44:	eeb0 0a67 	vmov.f32	s0, s15
 8004b48:	461a      	mov	r2, r3
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f7ff ff19 	bl	8004982 <VibeCheckSensor_AddData>
			sensor->status[i].received_data_flag = 1;
 8004b50:	6879      	ldr	r1, [r7, #4]
 8004b52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b54:	4613      	mov	r3, r2
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	4413      	add	r3, r2
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	440b      	add	r3, r1
 8004b5e:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004b62:	2201      	movs	r2, #1
 8004b64:	601a      	str	r2, [r3, #0]
			break;
 8004b66:	e05a      	b.n	8004c1e <VibeCheckSensor_EXTICallback+0x16a>
		}

		if (GPIO_Pin == sensor->sensor_array[i].int2_pin && sensor->status[i].gyro_measuring)
 8004b68:	6879      	ldr	r1, [r7, #4]
 8004b6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b6c:	4613      	mov	r3, r2
 8004b6e:	00db      	lsls	r3, r3, #3
 8004b70:	1a9b      	subs	r3, r3, r2
 8004b72:	00db      	lsls	r3, r3, #3
 8004b74:	440b      	add	r3, r1
 8004b76:	336c      	adds	r3, #108	@ 0x6c
 8004b78:	881b      	ldrh	r3, [r3, #0]
 8004b7a:	887a      	ldrh	r2, [r7, #2]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d146      	bne.n	8004c0e <VibeCheckSensor_EXTICallback+0x15a>
 8004b80:	6879      	ldr	r1, [r7, #4]
 8004b82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b84:	4613      	mov	r3, r2
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	4413      	add	r3, r2
 8004b8a:	009b      	lsls	r3, r3, #2
 8004b8c:	440b      	add	r3, r1
 8004b8e:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d03a      	beq.n	8004c0e <VibeCheckSensor_EXTICallback+0x15a>
		{
			float x, y, z;
			LSM6DS3_ReadGyro(&sensor->sensor_array[i], &x, &y, &z);
 8004b98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	00db      	lsls	r3, r3, #3
 8004b9e:	1a9b      	subs	r3, r3, r2
 8004ba0:	00db      	lsls	r3, r3, #3
 8004ba2:	3350      	adds	r3, #80	@ 0x50
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	4413      	add	r3, r2
 8004ba8:	1d18      	adds	r0, r3, #4
 8004baa:	f107 030c 	add.w	r3, r7, #12
 8004bae:	f107 0210 	add.w	r2, r7, #16
 8004bb2:	f107 0114 	add.w	r1, r7, #20
 8004bb6:	f7fc fa1d 	bl	8000ff4 <LSM6DS3_ReadGyro>
			VibeCheckSensor_AddData(sensor, 2 * i + 1, *sensor->time_micros - sensor->start_time, x, y, z);  /* time stamps are in microseconds */
 8004bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	005b      	lsls	r3, r3, #1
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	3301      	adds	r3, #1
 8004bc4:	b2d9      	uxtb	r1, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8004bd4:	1ad3      	subs	r3, r2, r3
 8004bd6:	edd7 7a05 	vldr	s15, [r7, #20]
 8004bda:	ed97 7a04 	vldr	s14, [r7, #16]
 8004bde:	edd7 6a03 	vldr	s13, [r7, #12]
 8004be2:	eeb0 1a66 	vmov.f32	s2, s13
 8004be6:	eef0 0a47 	vmov.f32	s1, s14
 8004bea:	eeb0 0a67 	vmov.f32	s0, s15
 8004bee:	461a      	mov	r2, r3
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	f7ff fec6 	bl	8004982 <VibeCheckSensor_AddData>
			sensor->status[i].received_data_flag = 1;
 8004bf6:	6879      	ldr	r1, [r7, #4]
 8004bf8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	4413      	add	r3, r2
 8004c00:	009b      	lsls	r3, r3, #2
 8004c02:	440b      	add	r3, r1
 8004c04:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004c08:	2201      	movs	r2, #1
 8004c0a:	601a      	str	r2, [r3, #0]
			break;
 8004c0c:	e007      	b.n	8004c1e <VibeCheckSensor_EXTICallback+0x16a>
	for (uint32_t i = 0; i < VC_SENSOR_NUM_SENSORS; i++)
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c10:	3301      	adds	r3, #1
 8004c12:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	f67f af55 	bls.w	8004ac6 <VibeCheckSensor_EXTICallback+0x12>
		}
	}
}
 8004c1c:	bf00      	nop
 8004c1e:	bf00      	nop
 8004c20:	3728      	adds	r7, #40	@ 0x28
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}
	...

08004c28 <VibeCheckSensorCMD_Set>:

#include "vibecheck_sensor_handler.h"


static uint32_t VibeCheckSensorCMD_Set(VibeCheckSensor* sensor, VibeCheckShell* shell, uint32_t channel)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b09c      	sub	sp, #112	@ 0x70
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004c34:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004c38:	2240      	movs	r2, #64	@ 0x40
 8004c3a:	4619      	mov	r1, r3
 8004c3c:	68b8      	ldr	r0, [r7, #8]
 8004c3e:	f000 fe73 	bl	8005928 <VibeCheckShell_GetNextString>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	f000 80eb 	beq.w	8004e20 <VibeCheckSensorCMD_Set+0x1f8>
	{
		if (!strcmp(str, "accel"))
 8004c4a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004c4e:	4977      	ldr	r1, [pc, #476]	@ (8004e2c <VibeCheckSensorCMD_Set+0x204>)
 8004c50:	4618      	mov	r0, r3
 8004c52:	f7fb fb5d 	bl	8000310 <strcmp>
 8004c56:	4603      	mov	r3, r0
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d14f      	bne.n	8004cfc <VibeCheckSensorCMD_Set+0xd4>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004c5c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004c60:	2240      	movs	r2, #64	@ 0x40
 8004c62:	4619      	mov	r1, r3
 8004c64:	68b8      	ldr	r0, [r7, #8]
 8004c66:	f000 fe5f 	bl	8005928 <VibeCheckShell_GetNextString>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	f000 80d7 	beq.w	8004e20 <VibeCheckSensorCMD_Set+0x1f8>
			{
				if (!strcmp(str, "odr"))
 8004c72:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004c76:	496e      	ldr	r1, [pc, #440]	@ (8004e30 <VibeCheckSensorCMD_Set+0x208>)
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f7fb fb49 	bl	8000310 <strcmp>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d118      	bne.n	8004cb6 <VibeCheckSensorCMD_Set+0x8e>
				{
					int32_t odr;
					if (VibeCheckShell_GetNextInt(shell, &odr))
 8004c84:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004c88:	4619      	mov	r1, r3
 8004c8a:	68b8      	ldr	r0, [r7, #8]
 8004c8c:	f000 fec4 	bl	8005a18 <VibeCheckShell_GetNextInt>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	f000 80c4 	beq.w	8004e20 <VibeCheckSensorCMD_Set+0x1f8>
					{
						VibeCheckSensor_SetAccelODR(sensor, channel, odr);
 8004c98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	6879      	ldr	r1, [r7, #4]
 8004c9e:	68f8      	ldr	r0, [r7, #12]
 8004ca0:	f7ff fc02 	bl	80044a8 <VibeCheckSensor_SetAccelODR>
						VibeCheckShell_PutOutputString(shell, "ack");
 8004ca4:	4963      	ldr	r1, [pc, #396]	@ (8004e34 <VibeCheckSensorCMD_Set+0x20c>)
 8004ca6:	68b8      	ldr	r0, [r7, #8]
 8004ca8:	f000 ff5e 	bl	8005b68 <VibeCheckShell_PutOutputString>
						VibeCheckShell_PutOutputDelimiter(shell);
 8004cac:	68b8      	ldr	r0, [r7, #8]
 8004cae:	f000 ffdb 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
						return 1;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e0b5      	b.n	8004e22 <VibeCheckSensorCMD_Set+0x1fa>
					}
				}
				else if (!strcmp(str, "range"))
 8004cb6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004cba:	495f      	ldr	r1, [pc, #380]	@ (8004e38 <VibeCheckSensorCMD_Set+0x210>)
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7fb fb27 	bl	8000310 <strcmp>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	f040 80ab 	bne.w	8004e20 <VibeCheckSensorCMD_Set+0x1f8>
				{
					int32_t range;
					if (VibeCheckShell_GetNextInt(shell, &range))
 8004cca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004cce:	4619      	mov	r1, r3
 8004cd0:	68b8      	ldr	r0, [r7, #8]
 8004cd2:	f000 fea1 	bl	8005a18 <VibeCheckShell_GetNextInt>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	f000 80a1 	beq.w	8004e20 <VibeCheckSensorCMD_Set+0x1f8>
					{
						VibeCheckSensor_SetAccelRange(sensor, channel, range);
 8004cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	6879      	ldr	r1, [r7, #4]
 8004ce4:	68f8      	ldr	r0, [r7, #12]
 8004ce6:	f7ff fc27 	bl	8004538 <VibeCheckSensor_SetAccelRange>
						VibeCheckShell_PutOutputString(shell, "ack");
 8004cea:	4952      	ldr	r1, [pc, #328]	@ (8004e34 <VibeCheckSensorCMD_Set+0x20c>)
 8004cec:	68b8      	ldr	r0, [r7, #8]
 8004cee:	f000 ff3b 	bl	8005b68 <VibeCheckShell_PutOutputString>
						VibeCheckShell_PutOutputDelimiter(shell);
 8004cf2:	68b8      	ldr	r0, [r7, #8]
 8004cf4:	f000 ffb8 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
						return 1;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e092      	b.n	8004e22 <VibeCheckSensorCMD_Set+0x1fa>
					}
				}
			}
		}
		else if (!strcmp(str, "gyro"))
 8004cfc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d00:	494e      	ldr	r1, [pc, #312]	@ (8004e3c <VibeCheckSensorCMD_Set+0x214>)
 8004d02:	4618      	mov	r0, r3
 8004d04:	f7fb fb04 	bl	8000310 <strcmp>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d14b      	bne.n	8004da6 <VibeCheckSensorCMD_Set+0x17e>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004d0e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d12:	2240      	movs	r2, #64	@ 0x40
 8004d14:	4619      	mov	r1, r3
 8004d16:	68b8      	ldr	r0, [r7, #8]
 8004d18:	f000 fe06 	bl	8005928 <VibeCheckShell_GetNextString>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d07e      	beq.n	8004e20 <VibeCheckSensorCMD_Set+0x1f8>
			{
				if (!strcmp(str, "odr"))
 8004d22:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d26:	4942      	ldr	r1, [pc, #264]	@ (8004e30 <VibeCheckSensorCMD_Set+0x208>)
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f7fb faf1 	bl	8000310 <strcmp>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d117      	bne.n	8004d64 <VibeCheckSensorCMD_Set+0x13c>
				{
					int32_t odr;
					if (VibeCheckShell_GetNextInt(shell, &odr))
 8004d34:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004d38:	4619      	mov	r1, r3
 8004d3a:	68b8      	ldr	r0, [r7, #8]
 8004d3c:	f000 fe6c 	bl	8005a18 <VibeCheckShell_GetNextInt>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d06c      	beq.n	8004e20 <VibeCheckSensorCMD_Set+0x1f8>
					{
						VibeCheckSensor_SetGyroODR(sensor, channel, odr);
 8004d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d48:	461a      	mov	r2, r3
 8004d4a:	6879      	ldr	r1, [r7, #4]
 8004d4c:	68f8      	ldr	r0, [r7, #12]
 8004d4e:	f7ff fbcf 	bl	80044f0 <VibeCheckSensor_SetGyroODR>
						VibeCheckShell_PutOutputString(shell, "ack");
 8004d52:	4938      	ldr	r1, [pc, #224]	@ (8004e34 <VibeCheckSensorCMD_Set+0x20c>)
 8004d54:	68b8      	ldr	r0, [r7, #8]
 8004d56:	f000 ff07 	bl	8005b68 <VibeCheckShell_PutOutputString>
						VibeCheckShell_PutOutputDelimiter(shell);
 8004d5a:	68b8      	ldr	r0, [r7, #8]
 8004d5c:	f000 ff84 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
						return 1;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e05e      	b.n	8004e22 <VibeCheckSensorCMD_Set+0x1fa>
					}
				}
				else if (!strcmp(str, "range"))
 8004d64:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004d68:	4933      	ldr	r1, [pc, #204]	@ (8004e38 <VibeCheckSensorCMD_Set+0x210>)
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	f7fb fad0 	bl	8000310 <strcmp>
 8004d70:	4603      	mov	r3, r0
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d154      	bne.n	8004e20 <VibeCheckSensorCMD_Set+0x1f8>
				{
					int32_t range;
					if (VibeCheckShell_GetNextInt(shell, &range))
 8004d76:	f107 0320 	add.w	r3, r7, #32
 8004d7a:	4619      	mov	r1, r3
 8004d7c:	68b8      	ldr	r0, [r7, #8]
 8004d7e:	f000 fe4b 	bl	8005a18 <VibeCheckShell_GetNextInt>
 8004d82:	4603      	mov	r3, r0
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d04b      	beq.n	8004e20 <VibeCheckSensorCMD_Set+0x1f8>
					{
						VibeCheckSensor_SetGyroRange(sensor, channel, range);
 8004d88:	6a3b      	ldr	r3, [r7, #32]
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	6879      	ldr	r1, [r7, #4]
 8004d8e:	68f8      	ldr	r0, [r7, #12]
 8004d90:	f7ff fbf6 	bl	8004580 <VibeCheckSensor_SetGyroRange>
						VibeCheckShell_PutOutputString(shell, "ack");
 8004d94:	4927      	ldr	r1, [pc, #156]	@ (8004e34 <VibeCheckSensorCMD_Set+0x20c>)
 8004d96:	68b8      	ldr	r0, [r7, #8]
 8004d98:	f000 fee6 	bl	8005b68 <VibeCheckShell_PutOutputString>
						VibeCheckShell_PutOutputDelimiter(shell);
 8004d9c:	68b8      	ldr	r0, [r7, #8]
 8004d9e:	f000 ff63 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
						return 1;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e03d      	b.n	8004e22 <VibeCheckSensorCMD_Set+0x1fa>
					}
				}
			}
		}
		else if (!strcmp(str, "offsets"))
 8004da6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004daa:	4925      	ldr	r1, [pc, #148]	@ (8004e40 <VibeCheckSensorCMD_Set+0x218>)
 8004dac:	4618      	mov	r0, r3
 8004dae:	f7fb faaf 	bl	8000310 <strcmp>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d133      	bne.n	8004e20 <VibeCheckSensorCMD_Set+0x1f8>
		{
			float x, y, z;
			if (VibeCheckShell_GetNextFloat(shell, &x)
 8004db8:	f107 031c 	add.w	r3, r7, #28
 8004dbc:	4619      	mov	r1, r3
 8004dbe:	68b8      	ldr	r0, [r7, #8]
 8004dc0:	f000 fe46 	bl	8005a50 <VibeCheckShell_GetNextFloat>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d02a      	beq.n	8004e20 <VibeCheckSensorCMD_Set+0x1f8>
					&& VibeCheckShell_GetNextFloat(shell, &y)
 8004dca:	f107 0318 	add.w	r3, r7, #24
 8004dce:	4619      	mov	r1, r3
 8004dd0:	68b8      	ldr	r0, [r7, #8]
 8004dd2:	f000 fe3d 	bl	8005a50 <VibeCheckShell_GetNextFloat>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d021      	beq.n	8004e20 <VibeCheckSensorCMD_Set+0x1f8>
					&& VibeCheckShell_GetNextFloat(shell, &z))
 8004ddc:	f107 0314 	add.w	r3, r7, #20
 8004de0:	4619      	mov	r1, r3
 8004de2:	68b8      	ldr	r0, [r7, #8]
 8004de4:	f000 fe34 	bl	8005a50 <VibeCheckShell_GetNextFloat>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d018      	beq.n	8004e20 <VibeCheckSensorCMD_Set+0x1f8>
			{
				VibeCheckSensor_SetOffsets(sensor, channel, x, y, z);
 8004dee:	edd7 7a07 	vldr	s15, [r7, #28]
 8004df2:	ed97 7a06 	vldr	s14, [r7, #24]
 8004df6:	edd7 6a05 	vldr	s13, [r7, #20]
 8004dfa:	eeb0 1a66 	vmov.f32	s2, s13
 8004dfe:	eef0 0a47 	vmov.f32	s1, s14
 8004e02:	eeb0 0a67 	vmov.f32	s0, s15
 8004e06:	6879      	ldr	r1, [r7, #4]
 8004e08:	68f8      	ldr	r0, [r7, #12]
 8004e0a:	f7ff fbdd 	bl	80045c8 <VibeCheckSensor_SetOffsets>
				VibeCheckShell_PutOutputString(shell, "ack");
 8004e0e:	4909      	ldr	r1, [pc, #36]	@ (8004e34 <VibeCheckSensorCMD_Set+0x20c>)
 8004e10:	68b8      	ldr	r0, [r7, #8]
 8004e12:	f000 fea9 	bl	8005b68 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8004e16:	68b8      	ldr	r0, [r7, #8]
 8004e18:	f000 ff26 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e000      	b.n	8004e22 <VibeCheckSensorCMD_Set+0x1fa>
			}
		}
	}


	return 0;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3770      	adds	r7, #112	@ 0x70
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	bf00      	nop
 8004e2c:	0801d730 	.word	0x0801d730
 8004e30:	0801d738 	.word	0x0801d738
 8004e34:	0801d73c 	.word	0x0801d73c
 8004e38:	0801d740 	.word	0x0801d740
 8004e3c:	0801d748 	.word	0x0801d748
 8004e40:	0801d750 	.word	0x0801d750

08004e44 <VibeCheckSensorCMD_Get>:


static uint32_t VibeCheckSensorCMD_Get(VibeCheckSensor* sensor, VibeCheckShell* shell, uint32_t channel)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b09a      	sub	sp, #104	@ 0x68
 8004e48:	af02      	add	r7, sp, #8
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	60b9      	str	r1, [r7, #8]
 8004e4e:	607a      	str	r2, [r7, #4]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004e50:	f107 0320 	add.w	r3, r7, #32
 8004e54:	2240      	movs	r2, #64	@ 0x40
 8004e56:	4619      	mov	r1, r3
 8004e58:	68b8      	ldr	r0, [r7, #8]
 8004e5a:	f000 fd65 	bl	8005928 <VibeCheckShell_GetNextString>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	f000 80fb 	beq.w	800505c <VibeCheckSensorCMD_Get+0x218>
	{
		if (!strcmp(str, "accel"))
 8004e66:	f107 0320 	add.w	r3, r7, #32
 8004e6a:	497f      	ldr	r1, [pc, #508]	@ (8005068 <VibeCheckSensorCMD_Get+0x224>)
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f7fb fa4f 	bl	8000310 <strcmp>
 8004e72:	4603      	mov	r3, r0
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d147      	bne.n	8004f08 <VibeCheckSensorCMD_Get+0xc4>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004e78:	f107 0320 	add.w	r3, r7, #32
 8004e7c:	2240      	movs	r2, #64	@ 0x40
 8004e7e:	4619      	mov	r1, r3
 8004e80:	68b8      	ldr	r0, [r7, #8]
 8004e82:	f000 fd51 	bl	8005928 <VibeCheckShell_GetNextString>
 8004e86:	4603      	mov	r3, r0
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	f000 80e7 	beq.w	800505c <VibeCheckSensorCMD_Get+0x218>
			{
				if (!strcmp(str, "odr"))
 8004e8e:	f107 0320 	add.w	r3, r7, #32
 8004e92:	4976      	ldr	r1, [pc, #472]	@ (800506c <VibeCheckSensorCMD_Get+0x228>)
 8004e94:	4618      	mov	r0, r3
 8004e96:	f7fb fa3b 	bl	8000310 <strcmp>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d114      	bne.n	8004eca <VibeCheckSensorCMD_Get+0x86>
				{
					VibeCheckShell_PutOutputString(shell, "ack");
 8004ea0:	4973      	ldr	r1, [pc, #460]	@ (8005070 <VibeCheckSensorCMD_Get+0x22c>)
 8004ea2:	68b8      	ldr	r0, [r7, #8]
 8004ea4:	f000 fe60 	bl	8005b68 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputSeparator(shell);
 8004ea8:	68b8      	ldr	r0, [r7, #8]
 8004eaa:	f000 fecf 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
					VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_GetAccelODR(sensor, channel));
 8004eae:	6879      	ldr	r1, [r7, #4]
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	f7ff fc09 	bl	80046c8 <VibeCheckSensor_GetAccelODR>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	4619      	mov	r1, r3
 8004eba:	68b8      	ldr	r0, [r7, #8]
 8004ebc:	f000 fe90 	bl	8005be0 <VibeCheckShell_PutOutputInt>
					VibeCheckShell_PutOutputDelimiter(shell);
 8004ec0:	68b8      	ldr	r0, [r7, #8]
 8004ec2:	f000 fed1 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	e0c9      	b.n	800505e <VibeCheckSensorCMD_Get+0x21a>
				}
				else if (!strcmp(str, "range"))
 8004eca:	f107 0320 	add.w	r3, r7, #32
 8004ece:	4969      	ldr	r1, [pc, #420]	@ (8005074 <VibeCheckSensorCMD_Get+0x230>)
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f7fb fa1d 	bl	8000310 <strcmp>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	f040 80bf 	bne.w	800505c <VibeCheckSensorCMD_Get+0x218>
				{
					VibeCheckShell_PutOutputString(shell, "ack");
 8004ede:	4964      	ldr	r1, [pc, #400]	@ (8005070 <VibeCheckSensorCMD_Get+0x22c>)
 8004ee0:	68b8      	ldr	r0, [r7, #8]
 8004ee2:	f000 fe41 	bl	8005b68 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputSeparator(shell);
 8004ee6:	68b8      	ldr	r0, [r7, #8]
 8004ee8:	f000 feb0 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
					VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_GetAccelRange(sensor, channel));
 8004eec:	6879      	ldr	r1, [r7, #4]
 8004eee:	68f8      	ldr	r0, [r7, #12]
 8004ef0:	f7ff fc1c 	bl	800472c <VibeCheckSensor_GetAccelRange>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	4619      	mov	r1, r3
 8004ef8:	68b8      	ldr	r0, [r7, #8]
 8004efa:	f000 fe71 	bl	8005be0 <VibeCheckShell_PutOutputInt>
					VibeCheckShell_PutOutputDelimiter(shell);
 8004efe:	68b8      	ldr	r0, [r7, #8]
 8004f00:	f000 feb2 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e0aa      	b.n	800505e <VibeCheckSensorCMD_Get+0x21a>
				}
			}
		}
		else if (!strcmp(str, "gyro"))
 8004f08:	f107 0320 	add.w	r3, r7, #32
 8004f0c:	495a      	ldr	r1, [pc, #360]	@ (8005078 <VibeCheckSensorCMD_Get+0x234>)
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f7fb f9fe 	bl	8000310 <strcmp>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d146      	bne.n	8004fa8 <VibeCheckSensorCMD_Get+0x164>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8004f1a:	f107 0320 	add.w	r3, r7, #32
 8004f1e:	2240      	movs	r2, #64	@ 0x40
 8004f20:	4619      	mov	r1, r3
 8004f22:	68b8      	ldr	r0, [r7, #8]
 8004f24:	f000 fd00 	bl	8005928 <VibeCheckShell_GetNextString>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	f000 8096 	beq.w	800505c <VibeCheckSensorCMD_Get+0x218>
			{
				if (!strcmp(str, "odr"))
 8004f30:	f107 0320 	add.w	r3, r7, #32
 8004f34:	494d      	ldr	r1, [pc, #308]	@ (800506c <VibeCheckSensorCMD_Get+0x228>)
 8004f36:	4618      	mov	r0, r3
 8004f38:	f7fb f9ea 	bl	8000310 <strcmp>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d114      	bne.n	8004f6c <VibeCheckSensorCMD_Get+0x128>
				{
					VibeCheckShell_PutOutputString(shell, "ack");
 8004f42:	494b      	ldr	r1, [pc, #300]	@ (8005070 <VibeCheckSensorCMD_Get+0x22c>)
 8004f44:	68b8      	ldr	r0, [r7, #8]
 8004f46:	f000 fe0f 	bl	8005b68 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputSeparator(shell);
 8004f4a:	68b8      	ldr	r0, [r7, #8]
 8004f4c:	f000 fe7e 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
					VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_GetGyroODR(sensor, channel));
 8004f50:	6879      	ldr	r1, [r7, #4]
 8004f52:	68f8      	ldr	r0, [r7, #12]
 8004f54:	f7ff fbd1 	bl	80046fa <VibeCheckSensor_GetGyroODR>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	68b8      	ldr	r0, [r7, #8]
 8004f5e:	f000 fe3f 	bl	8005be0 <VibeCheckShell_PutOutputInt>
					VibeCheckShell_PutOutputDelimiter(shell);
 8004f62:	68b8      	ldr	r0, [r7, #8]
 8004f64:	f000 fe80 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e078      	b.n	800505e <VibeCheckSensorCMD_Get+0x21a>
				}
				else if (!strcmp(str, "range"))
 8004f6c:	f107 0320 	add.w	r3, r7, #32
 8004f70:	4940      	ldr	r1, [pc, #256]	@ (8005074 <VibeCheckSensorCMD_Get+0x230>)
 8004f72:	4618      	mov	r0, r3
 8004f74:	f7fb f9cc 	bl	8000310 <strcmp>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d16e      	bne.n	800505c <VibeCheckSensorCMD_Get+0x218>
				{
					VibeCheckShell_PutOutputString(shell, "ack");
 8004f7e:	493c      	ldr	r1, [pc, #240]	@ (8005070 <VibeCheckSensorCMD_Get+0x22c>)
 8004f80:	68b8      	ldr	r0, [r7, #8]
 8004f82:	f000 fdf1 	bl	8005b68 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputSeparator(shell);
 8004f86:	68b8      	ldr	r0, [r7, #8]
 8004f88:	f000 fe60 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
					VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_GetGyroRange(sensor, channel));
 8004f8c:	6879      	ldr	r1, [r7, #4]
 8004f8e:	68f8      	ldr	r0, [r7, #12]
 8004f90:	f7ff fbe5 	bl	800475e <VibeCheckSensor_GetGyroRange>
 8004f94:	4603      	mov	r3, r0
 8004f96:	4619      	mov	r1, r3
 8004f98:	68b8      	ldr	r0, [r7, #8]
 8004f9a:	f000 fe21 	bl	8005be0 <VibeCheckShell_PutOutputInt>
					VibeCheckShell_PutOutputDelimiter(shell);
 8004f9e:	68b8      	ldr	r0, [r7, #8]
 8004fa0:	f000 fe62 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e05a      	b.n	800505e <VibeCheckSensorCMD_Get+0x21a>
				}
			}
		}
		else if (!strcmp(str, "offsets"))
 8004fa8:	f107 0320 	add.w	r3, r7, #32
 8004fac:	4933      	ldr	r1, [pc, #204]	@ (800507c <VibeCheckSensorCMD_Get+0x238>)
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f7fb f9ae 	bl	8000310 <strcmp>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d132      	bne.n	8005020 <VibeCheckSensorCMD_Get+0x1dc>
		{
			float x, y, z;
			VibeCheckSensor_GetOffsets(sensor, channel, &x, &y, &z);
 8004fba:	f107 0118 	add.w	r1, r7, #24
 8004fbe:	f107 021c 	add.w	r2, r7, #28
 8004fc2:	f107 0314 	add.w	r3, r7, #20
 8004fc6:	9300      	str	r3, [sp, #0]
 8004fc8:	460b      	mov	r3, r1
 8004fca:	6879      	ldr	r1, [r7, #4]
 8004fcc:	68f8      	ldr	r0, [r7, #12]
 8004fce:	f7ff fbdf 	bl	8004790 <VibeCheckSensor_GetOffsets>

			VibeCheckShell_PutOutputString(shell, "ack");
 8004fd2:	4927      	ldr	r1, [pc, #156]	@ (8005070 <VibeCheckSensorCMD_Get+0x22c>)
 8004fd4:	68b8      	ldr	r0, [r7, #8]
 8004fd6:	f000 fdc7 	bl	8005b68 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8004fda:	68b8      	ldr	r0, [r7, #8]
 8004fdc:	f000 fe36 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, x);
 8004fe0:	edd7 7a07 	vldr	s15, [r7, #28]
 8004fe4:	eeb0 0a67 	vmov.f32	s0, s15
 8004fe8:	68b8      	ldr	r0, [r7, #8]
 8004fea:	f000 fe11 	bl	8005c10 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputSeparator(shell);
 8004fee:	68b8      	ldr	r0, [r7, #8]
 8004ff0:	f000 fe2c 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, y);
 8004ff4:	edd7 7a06 	vldr	s15, [r7, #24]
 8004ff8:	eeb0 0a67 	vmov.f32	s0, s15
 8004ffc:	68b8      	ldr	r0, [r7, #8]
 8004ffe:	f000 fe07 	bl	8005c10 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputSeparator(shell);
 8005002:	68b8      	ldr	r0, [r7, #8]
 8005004:	f000 fe22 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, z);
 8005008:	edd7 7a05 	vldr	s15, [r7, #20]
 800500c:	eeb0 0a67 	vmov.f32	s0, s15
 8005010:	68b8      	ldr	r0, [r7, #8]
 8005012:	f000 fdfd 	bl	8005c10 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 8005016:	68b8      	ldr	r0, [r7, #8]
 8005018:	f000 fe26 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 800501c:	2301      	movs	r3, #1
 800501e:	e01e      	b.n	800505e <VibeCheckSensorCMD_Get+0x21a>
		}
		else if (!strcmp(str, "connected"))
 8005020:	f107 0320 	add.w	r3, r7, #32
 8005024:	4916      	ldr	r1, [pc, #88]	@ (8005080 <VibeCheckSensorCMD_Get+0x23c>)
 8005026:	4618      	mov	r0, r3
 8005028:	f7fb f972 	bl	8000310 <strcmp>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d114      	bne.n	800505c <VibeCheckSensorCMD_Get+0x218>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 8005032:	490f      	ldr	r1, [pc, #60]	@ (8005070 <VibeCheckSensorCMD_Get+0x22c>)
 8005034:	68b8      	ldr	r0, [r7, #8]
 8005036:	f000 fd97 	bl	8005b68 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 800503a:	68b8      	ldr	r0, [r7, #8]
 800503c:	f000 fe06 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputInt(shell, VibeCheckSensor_IsConnected(sensor, channel));
 8005040:	6879      	ldr	r1, [r7, #4]
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f7ff fbf2 	bl	800482c <VibeCheckSensor_IsConnected>
 8005048:	4603      	mov	r3, r0
 800504a:	4619      	mov	r1, r3
 800504c:	68b8      	ldr	r0, [r7, #8]
 800504e:	f000 fdc7 	bl	8005be0 <VibeCheckShell_PutOutputInt>
			VibeCheckShell_PutOutputDelimiter(shell);
 8005052:	68b8      	ldr	r0, [r7, #8]
 8005054:	f000 fe08 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8005058:	2301      	movs	r3, #1
 800505a:	e000      	b.n	800505e <VibeCheckSensorCMD_Get+0x21a>
		}
	}

	return 0;
 800505c:	2300      	movs	r3, #0
}
 800505e:	4618      	mov	r0, r3
 8005060:	3760      	adds	r7, #96	@ 0x60
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	0801d730 	.word	0x0801d730
 800506c:	0801d738 	.word	0x0801d738
 8005070:	0801d73c 	.word	0x0801d73c
 8005074:	0801d740 	.word	0x0801d740
 8005078:	0801d748 	.word	0x0801d748
 800507c:	0801d750 	.word	0x0801d750
 8005080:	0801d758 	.word	0x0801d758

08005084 <VibeCheckSensorCMD_Execute>:


uint32_t VibeCheckSensorCMD_Execute(void* obj, VibeCheckShell* shell)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b094      	sub	sp, #80	@ 0x50
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	6039      	str	r1, [r7, #0]
	VibeCheckSensor* sensor = (VibeCheckSensor*)obj;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	64fb      	str	r3, [r7, #76]	@ 0x4c

	char str[VC_SHELL_MAX_TOKEN_LEN];
	int32_t channel;
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8005092:	f107 030c 	add.w	r3, r7, #12
 8005096:	2240      	movs	r2, #64	@ 0x40
 8005098:	4619      	mov	r1, r3
 800509a:	6838      	ldr	r0, [r7, #0]
 800509c:	f000 fc44 	bl	8005928 <VibeCheckShell_GetNextString>
 80050a0:	4603      	mov	r3, r0
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	f000 8101 	beq.w	80052aa <VibeCheckSensorCMD_Execute+0x226>
	{
		if (!strcmp(str, "fakedata"))
 80050a8:	f107 030c 	add.w	r3, r7, #12
 80050ac:	4981      	ldr	r1, [pc, #516]	@ (80052b4 <VibeCheckSensorCMD_Execute+0x230>)
 80050ae:	4618      	mov	r0, r3
 80050b0:	f7fb f92e 	bl	8000310 <strcmp>
 80050b4:	4603      	mov	r3, r0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d135      	bne.n	8005126 <VibeCheckSensorCMD_Execute+0xa2>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 80050ba:	f107 030c 	add.w	r3, r7, #12
 80050be:	2240      	movs	r2, #64	@ 0x40
 80050c0:	4619      	mov	r1, r3
 80050c2:	6838      	ldr	r0, [r7, #0]
 80050c4:	f000 fc30 	bl	8005928 <VibeCheckShell_GetNextString>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	f000 80ed 	beq.w	80052aa <VibeCheckSensorCMD_Execute+0x226>
			{
				if (!strcmp(str, "start"))
 80050d0:	f107 030c 	add.w	r3, r7, #12
 80050d4:	4978      	ldr	r1, [pc, #480]	@ (80052b8 <VibeCheckSensorCMD_Execute+0x234>)
 80050d6:	4618      	mov	r0, r3
 80050d8:	f7fb f91a 	bl	8000310 <strcmp>
 80050dc:	4603      	mov	r3, r0
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d10b      	bne.n	80050fa <VibeCheckSensorCMD_Execute+0x76>
				{
					VibeCheckSensor_StartFakeData(sensor);
 80050e2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80050e4:	f7ff fb86 	bl	80047f4 <VibeCheckSensor_StartFakeData>
					VibeCheckShell_PutOutputString(shell, "ack");
 80050e8:	4974      	ldr	r1, [pc, #464]	@ (80052bc <VibeCheckSensorCMD_Execute+0x238>)
 80050ea:	6838      	ldr	r0, [r7, #0]
 80050ec:	f000 fd3c 	bl	8005b68 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 80050f0:	6838      	ldr	r0, [r7, #0]
 80050f2:	f000 fdb9 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 80050f6:	2301      	movs	r3, #1
 80050f8:	e0d8      	b.n	80052ac <VibeCheckSensorCMD_Execute+0x228>
				}
				else if (!strcmp(str, "stop"))
 80050fa:	f107 030c 	add.w	r3, r7, #12
 80050fe:	4970      	ldr	r1, [pc, #448]	@ (80052c0 <VibeCheckSensorCMD_Execute+0x23c>)
 8005100:	4618      	mov	r0, r3
 8005102:	f7fb f905 	bl	8000310 <strcmp>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	f040 80ce 	bne.w	80052aa <VibeCheckSensorCMD_Execute+0x226>
				{
					VibeCheckSensor_StopFakeData(sensor);
 800510e:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005110:	f7ff fb7e 	bl	8004810 <VibeCheckSensor_StopFakeData>
					VibeCheckShell_PutOutputString(shell, "ack");
 8005114:	4969      	ldr	r1, [pc, #420]	@ (80052bc <VibeCheckSensorCMD_Execute+0x238>)
 8005116:	6838      	ldr	r0, [r7, #0]
 8005118:	f000 fd26 	bl	8005b68 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 800511c:	6838      	ldr	r0, [r7, #0]
 800511e:	f000 fda3 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8005122:	2301      	movs	r3, #1
 8005124:	e0c2      	b.n	80052ac <VibeCheckSensorCMD_Execute+0x228>
				}
			}
		}
		else if (VibeCheckShell_TurnToInt(str, &channel))
 8005126:	f107 0208 	add.w	r2, r7, #8
 800512a:	f107 030c 	add.w	r3, r7, #12
 800512e:	4611      	mov	r1, r2
 8005130:	4618      	mov	r0, r3
 8005132:	f000 fca9 	bl	8005a88 <VibeCheckShell_TurnToInt>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	f000 80b6 	beq.w	80052aa <VibeCheckSensorCMD_Execute+0x226>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 800513e:	f107 030c 	add.w	r3, r7, #12
 8005142:	2240      	movs	r2, #64	@ 0x40
 8005144:	4619      	mov	r1, r3
 8005146:	6838      	ldr	r0, [r7, #0]
 8005148:	f000 fbee 	bl	8005928 <VibeCheckShell_GetNextString>
 800514c:	4603      	mov	r3, r0
 800514e:	2b00      	cmp	r3, #0
 8005150:	f000 80ab 	beq.w	80052aa <VibeCheckSensorCMD_Execute+0x226>
			{
				if (!strcmp(str, "start"))
 8005154:	f107 030c 	add.w	r3, r7, #12
 8005158:	4957      	ldr	r1, [pc, #348]	@ (80052b8 <VibeCheckSensorCMD_Execute+0x234>)
 800515a:	4618      	mov	r0, r3
 800515c:	f7fb f8d8 	bl	8000310 <strcmp>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d138      	bne.n	80051d8 <VibeCheckSensorCMD_Execute+0x154>
				{
					if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8005166:	f107 030c 	add.w	r3, r7, #12
 800516a:	2240      	movs	r2, #64	@ 0x40
 800516c:	4619      	mov	r1, r3
 800516e:	6838      	ldr	r0, [r7, #0]
 8005170:	f000 fbda 	bl	8005928 <VibeCheckShell_GetNextString>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	f000 8097 	beq.w	80052aa <VibeCheckSensorCMD_Execute+0x226>
					{
						if (!strcmp(str, "accel"))
 800517c:	f107 030c 	add.w	r3, r7, #12
 8005180:	4950      	ldr	r1, [pc, #320]	@ (80052c4 <VibeCheckSensorCMD_Execute+0x240>)
 8005182:	4618      	mov	r0, r3
 8005184:	f7fb f8c4 	bl	8000310 <strcmp>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d10d      	bne.n	80051aa <VibeCheckSensorCMD_Execute+0x126>
						{
							VibeCheckSensor_StartAccel(sensor, channel);
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	4619      	mov	r1, r3
 8005192:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005194:	f7ff f898 	bl	80042c8 <VibeCheckSensor_StartAccel>
							VibeCheckShell_PutOutputString(shell, "ack");
 8005198:	4948      	ldr	r1, [pc, #288]	@ (80052bc <VibeCheckSensorCMD_Execute+0x238>)
 800519a:	6838      	ldr	r0, [r7, #0]
 800519c:	f000 fce4 	bl	8005b68 <VibeCheckShell_PutOutputString>
							VibeCheckShell_PutOutputDelimiter(shell);
 80051a0:	6838      	ldr	r0, [r7, #0]
 80051a2:	f000 fd61 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
							return 1;
 80051a6:	2301      	movs	r3, #1
 80051a8:	e080      	b.n	80052ac <VibeCheckSensorCMD_Execute+0x228>
						}
						else if (!strcmp(str, "gyro"))
 80051aa:	f107 030c 	add.w	r3, r7, #12
 80051ae:	4946      	ldr	r1, [pc, #280]	@ (80052c8 <VibeCheckSensorCMD_Execute+0x244>)
 80051b0:	4618      	mov	r0, r3
 80051b2:	f7fb f8ad 	bl	8000310 <strcmp>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d176      	bne.n	80052aa <VibeCheckSensorCMD_Execute+0x226>
						{
							VibeCheckSensor_StartGyro(sensor, channel);
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	4619      	mov	r1, r3
 80051c0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80051c2:	f7ff f8f9 	bl	80043b8 <VibeCheckSensor_StartGyro>
							VibeCheckShell_PutOutputString(shell, "ack");
 80051c6:	493d      	ldr	r1, [pc, #244]	@ (80052bc <VibeCheckSensorCMD_Execute+0x238>)
 80051c8:	6838      	ldr	r0, [r7, #0]
 80051ca:	f000 fccd 	bl	8005b68 <VibeCheckShell_PutOutputString>
							VibeCheckShell_PutOutputDelimiter(shell);
 80051ce:	6838      	ldr	r0, [r7, #0]
 80051d0:	f000 fd4a 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
							return 1;
 80051d4:	2301      	movs	r3, #1
 80051d6:	e069      	b.n	80052ac <VibeCheckSensorCMD_Execute+0x228>
						}
					}
				}
				else if (!strcmp(str, "stop"))
 80051d8:	f107 030c 	add.w	r3, r7, #12
 80051dc:	4938      	ldr	r1, [pc, #224]	@ (80052c0 <VibeCheckSensorCMD_Execute+0x23c>)
 80051de:	4618      	mov	r0, r3
 80051e0:	f7fb f896 	bl	8000310 <strcmp>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d137      	bne.n	800525a <VibeCheckSensorCMD_Execute+0x1d6>
				{
					if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 80051ea:	f107 030c 	add.w	r3, r7, #12
 80051ee:	2240      	movs	r2, #64	@ 0x40
 80051f0:	4619      	mov	r1, r3
 80051f2:	6838      	ldr	r0, [r7, #0]
 80051f4:	f000 fb98 	bl	8005928 <VibeCheckShell_GetNextString>
 80051f8:	4603      	mov	r3, r0
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d055      	beq.n	80052aa <VibeCheckSensorCMD_Execute+0x226>
					{
						if (!strcmp(str, "accel"))
 80051fe:	f107 030c 	add.w	r3, r7, #12
 8005202:	4930      	ldr	r1, [pc, #192]	@ (80052c4 <VibeCheckSensorCMD_Execute+0x240>)
 8005204:	4618      	mov	r0, r3
 8005206:	f7fb f883 	bl	8000310 <strcmp>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d10d      	bne.n	800522c <VibeCheckSensorCMD_Execute+0x1a8>
						{
							VibeCheckSensor_StopAccel(sensor, channel);
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	4619      	mov	r1, r3
 8005214:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005216:	f7ff f893 	bl	8004340 <VibeCheckSensor_StopAccel>
							VibeCheckShell_PutOutputString(shell, "ack");
 800521a:	4928      	ldr	r1, [pc, #160]	@ (80052bc <VibeCheckSensorCMD_Execute+0x238>)
 800521c:	6838      	ldr	r0, [r7, #0]
 800521e:	f000 fca3 	bl	8005b68 <VibeCheckShell_PutOutputString>
							VibeCheckShell_PutOutputDelimiter(shell);
 8005222:	6838      	ldr	r0, [r7, #0]
 8005224:	f000 fd20 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
							return 1;
 8005228:	2301      	movs	r3, #1
 800522a:	e03f      	b.n	80052ac <VibeCheckSensorCMD_Execute+0x228>
						}
						else if (!strcmp(str, "gyro"))
 800522c:	f107 030c 	add.w	r3, r7, #12
 8005230:	4925      	ldr	r1, [pc, #148]	@ (80052c8 <VibeCheckSensorCMD_Execute+0x244>)
 8005232:	4618      	mov	r0, r3
 8005234:	f7fb f86c 	bl	8000310 <strcmp>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d135      	bne.n	80052aa <VibeCheckSensorCMD_Execute+0x226>
						{
							VibeCheckSensor_StopGyro(sensor, channel);
 800523e:	68bb      	ldr	r3, [r7, #8]
 8005240:	4619      	mov	r1, r3
 8005242:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005244:	f7ff f8f4 	bl	8004430 <VibeCheckSensor_StopGyro>
							VibeCheckShell_PutOutputString(shell, "ack");
 8005248:	491c      	ldr	r1, [pc, #112]	@ (80052bc <VibeCheckSensorCMD_Execute+0x238>)
 800524a:	6838      	ldr	r0, [r7, #0]
 800524c:	f000 fc8c 	bl	8005b68 <VibeCheckShell_PutOutputString>
							VibeCheckShell_PutOutputDelimiter(shell);
 8005250:	6838      	ldr	r0, [r7, #0]
 8005252:	f000 fd09 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
							return 1;
 8005256:	2301      	movs	r3, #1
 8005258:	e028      	b.n	80052ac <VibeCheckSensorCMD_Execute+0x228>
						}
					}
				}
				else if (!strcmp(str, "set"))
 800525a:	f107 030c 	add.w	r3, r7, #12
 800525e:	491b      	ldr	r1, [pc, #108]	@ (80052cc <VibeCheckSensorCMD_Execute+0x248>)
 8005260:	4618      	mov	r0, r3
 8005262:	f7fb f855 	bl	8000310 <strcmp>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d10a      	bne.n	8005282 <VibeCheckSensorCMD_Execute+0x1fe>
				{
					if (VibeCheckSensorCMD_Set(sensor, shell, channel))
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	461a      	mov	r2, r3
 8005270:	6839      	ldr	r1, [r7, #0]
 8005272:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005274:	f7ff fcd8 	bl	8004c28 <VibeCheckSensorCMD_Set>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d015      	beq.n	80052aa <VibeCheckSensorCMD_Execute+0x226>
					{
						return 1;
 800527e:	2301      	movs	r3, #1
 8005280:	e014      	b.n	80052ac <VibeCheckSensorCMD_Execute+0x228>
					}
				}
				else if (!strcmp(str, "get"))
 8005282:	f107 030c 	add.w	r3, r7, #12
 8005286:	4912      	ldr	r1, [pc, #72]	@ (80052d0 <VibeCheckSensorCMD_Execute+0x24c>)
 8005288:	4618      	mov	r0, r3
 800528a:	f7fb f841 	bl	8000310 <strcmp>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d10a      	bne.n	80052aa <VibeCheckSensorCMD_Execute+0x226>
				{
					if (VibeCheckSensorCMD_Get(sensor, shell, channel))
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	461a      	mov	r2, r3
 8005298:	6839      	ldr	r1, [r7, #0]
 800529a:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800529c:	f7ff fdd2 	bl	8004e44 <VibeCheckSensorCMD_Get>
 80052a0:	4603      	mov	r3, r0
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d001      	beq.n	80052aa <VibeCheckSensorCMD_Execute+0x226>
					{
						return 1;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e000      	b.n	80052ac <VibeCheckSensorCMD_Execute+0x228>
				}
			}
		}
	}

	return 0;
 80052aa:	2300      	movs	r3, #0
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3750      	adds	r7, #80	@ 0x50
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	0801d764 	.word	0x0801d764
 80052b8:	0801d770 	.word	0x0801d770
 80052bc:	0801d73c 	.word	0x0801d73c
 80052c0:	0801d778 	.word	0x0801d778
 80052c4:	0801d730 	.word	0x0801d730
 80052c8:	0801d748 	.word	0x0801d748
 80052cc:	0801d780 	.word	0x0801d780
 80052d0:	0801d784 	.word	0x0801d784

080052d4 <VibeCheckSensorSender_Data_Execute>:


uint32_t VibeCheckSensorSender_Data_Execute(void* obj, VibeCheckShell* shell)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b086      	sub	sp, #24
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
	VibeCheckSensor* sensor = (VibeCheckSensor*)obj;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	613b      	str	r3, [r7, #16]

	volatile VibeCheckSensor_Data* data;
	if (VibeCheckSensor_GetDataReady(sensor, &data))
 80052e2:	f107 030c 	add.w	r3, r7, #12
 80052e6:	4619      	mov	r1, r3
 80052e8:	6938      	ldr	r0, [r7, #16]
 80052ea:	f7ff fbbc 	bl	8004a66 <VibeCheckSensor_GetDataReady>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d04f      	beq.n	8005394 <VibeCheckSensorSender_Data_Execute+0xc0>
	{
		VibeCheckShell_PutOutputString(shell, "data");
 80052f4:	492a      	ldr	r1, [pc, #168]	@ (80053a0 <VibeCheckSensorSender_Data_Execute+0xcc>)
 80052f6:	6838      	ldr	r0, [r7, #0]
 80052f8:	f000 fc36 	bl	8005b68 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 80052fc:	6838      	ldr	r0, [r7, #0]
 80052fe:	f000 fca5 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
		VibeCheckShell_PutOutputInt(shell, VC_SENSOR_DATA_PER_PACKET);
 8005302:	210a      	movs	r1, #10
 8005304:	6838      	ldr	r0, [r7, #0]
 8005306:	f000 fc6b 	bl	8005be0 <VibeCheckShell_PutOutputInt>

		uint32_t data_written = 0;
 800530a:	2300      	movs	r3, #0
 800530c:	617b      	str	r3, [r7, #20]

		while (data_written < VC_SENSOR_DATA_PER_PACKET)
 800530e:	e039      	b.n	8005384 <VibeCheckSensorSender_Data_Execute+0xb0>
		{
			VibeCheckShell_PutOutputSeparator(shell);
 8005310:	6838      	ldr	r0, [r7, #0]
 8005312:	f000 fc9b 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputInt(shell, data->id);
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	781b      	ldrb	r3, [r3, #0]
 800531a:	b2db      	uxtb	r3, r3
 800531c:	4619      	mov	r1, r3
 800531e:	6838      	ldr	r0, [r7, #0]
 8005320:	f000 fc5e 	bl	8005be0 <VibeCheckShell_PutOutputInt>
			VibeCheckShell_PutOutputSeparator(shell);
 8005324:	6838      	ldr	r0, [r7, #0]
 8005326:	f000 fc91 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputInt(shell, data->time);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	4619      	mov	r1, r3
 8005330:	6838      	ldr	r0, [r7, #0]
 8005332:	f000 fc55 	bl	8005be0 <VibeCheckShell_PutOutputInt>
			VibeCheckShell_PutOutputSeparator(shell);
 8005336:	6838      	ldr	r0, [r7, #0]
 8005338:	f000 fc88 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, data->x);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	edd3 7a02 	vldr	s15, [r3, #8]
 8005342:	eeb0 0a67 	vmov.f32	s0, s15
 8005346:	6838      	ldr	r0, [r7, #0]
 8005348:	f000 fc62 	bl	8005c10 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputSeparator(shell);
 800534c:	6838      	ldr	r0, [r7, #0]
 800534e:	f000 fc7d 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, data->y);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	edd3 7a03 	vldr	s15, [r3, #12]
 8005358:	eeb0 0a67 	vmov.f32	s0, s15
 800535c:	6838      	ldr	r0, [r7, #0]
 800535e:	f000 fc57 	bl	8005c10 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputSeparator(shell);
 8005362:	6838      	ldr	r0, [r7, #0]
 8005364:	f000 fc72 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, data->z);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	edd3 7a04 	vldr	s15, [r3, #16]
 800536e:	eeb0 0a67 	vmov.f32	s0, s15
 8005372:	6838      	ldr	r0, [r7, #0]
 8005374:	f000 fc4c 	bl	8005c10 <VibeCheckShell_PutOutputFloat>


			data++;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	3314      	adds	r3, #20
 800537c:	60fb      	str	r3, [r7, #12]
			data_written++;
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	3301      	adds	r3, #1
 8005382:	617b      	str	r3, [r7, #20]
		while (data_written < VC_SENSOR_DATA_PER_PACKET)
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	2b09      	cmp	r3, #9
 8005388:	d9c2      	bls.n	8005310 <VibeCheckSensorSender_Data_Execute+0x3c>
		}

		VibeCheckShell_PutOutputDelimiter(shell);
 800538a:	6838      	ldr	r0, [r7, #0]
 800538c:	f000 fc6c 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>

		return 1;
 8005390:	2301      	movs	r3, #1
 8005392:	e000      	b.n	8005396 <VibeCheckSensorSender_Data_Execute+0xc2>
	}

	return 0;
 8005394:	2300      	movs	r3, #0

}
 8005396:	4618      	mov	r0, r3
 8005398:	3718      	adds	r7, #24
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
 800539e:	bf00      	nop
 80053a0:	0801d788 	.word	0x0801d788

080053a4 <VibeCheckSensorSender_Status_Execute>:


uint32_t VibeCheckSensorSender_Status_Execute(void* obj, VibeCheckShell* shell)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b086      	sub	sp, #24
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
 80053ac:	6039      	str	r1, [r7, #0]
	VibeCheckSensor* sensor = (VibeCheckSensor*)obj;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	617b      	str	r3, [r7, #20]

	uint32_t channel, is_connected;
	if (VibeCheckSensor_ConnectionChanged(sensor, &channel, &is_connected))
 80053b2:	f107 020c 	add.w	r2, r7, #12
 80053b6:	f107 0310 	add.w	r3, r7, #16
 80053ba:	4619      	mov	r1, r3
 80053bc:	6978      	ldr	r0, [r7, #20]
 80053be:	f7ff fa4e 	bl	800485e <VibeCheckSensor_ConnectionChanged>
 80053c2:	4603      	mov	r3, r0
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d026      	beq.n	8005416 <VibeCheckSensorSender_Status_Execute+0x72>
	{
		VibeCheckShell_PutOutputString(shell, "event");
 80053c8:	4915      	ldr	r1, [pc, #84]	@ (8005420 <VibeCheckSensorSender_Status_Execute+0x7c>)
 80053ca:	6838      	ldr	r0, [r7, #0]
 80053cc:	f000 fbcc 	bl	8005b68 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 80053d0:	6838      	ldr	r0, [r7, #0]
 80053d2:	f000 fc3b 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
		VibeCheckShell_PutOutputString(shell, "sensor");
 80053d6:	4913      	ldr	r1, [pc, #76]	@ (8005424 <VibeCheckSensorSender_Status_Execute+0x80>)
 80053d8:	6838      	ldr	r0, [r7, #0]
 80053da:	f000 fbc5 	bl	8005b68 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 80053de:	6838      	ldr	r0, [r7, #0]
 80053e0:	f000 fc34 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
		VibeCheckShell_PutOutputInt(shell, channel);
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	4619      	mov	r1, r3
 80053e8:	6838      	ldr	r0, [r7, #0]
 80053ea:	f000 fbf9 	bl	8005be0 <VibeCheckShell_PutOutputInt>
		VibeCheckShell_PutOutputSeparator(shell);
 80053ee:	6838      	ldr	r0, [r7, #0]
 80053f0:	f000 fc2c 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>

		if (is_connected)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d004      	beq.n	8005404 <VibeCheckSensorSender_Status_Execute+0x60>
			VibeCheckShell_PutOutputString(shell, "connected");
 80053fa:	490b      	ldr	r1, [pc, #44]	@ (8005428 <VibeCheckSensorSender_Status_Execute+0x84>)
 80053fc:	6838      	ldr	r0, [r7, #0]
 80053fe:	f000 fbb3 	bl	8005b68 <VibeCheckShell_PutOutputString>
 8005402:	e003      	b.n	800540c <VibeCheckSensorSender_Status_Execute+0x68>
		else
			VibeCheckShell_PutOutputString(shell, "disconnected");
 8005404:	4909      	ldr	r1, [pc, #36]	@ (800542c <VibeCheckSensorSender_Status_Execute+0x88>)
 8005406:	6838      	ldr	r0, [r7, #0]
 8005408:	f000 fbae 	bl	8005b68 <VibeCheckShell_PutOutputString>

		VibeCheckShell_PutOutputDelimiter(shell);
 800540c:	6838      	ldr	r0, [r7, #0]
 800540e:	f000 fc2b 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
		return 1;
 8005412:	2301      	movs	r3, #1
 8005414:	e000      	b.n	8005418 <VibeCheckSensorSender_Status_Execute+0x74>
	}

	return 0;
 8005416:	2300      	movs	r3, #0
}
 8005418:	4618      	mov	r0, r3
 800541a:	3718      	adds	r7, #24
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}
 8005420:	0801d790 	.word	0x0801d790
 8005424:	0801d798 	.word	0x0801d798
 8005428:	0801d758 	.word	0x0801d758
 800542c:	0801d7a0 	.word	0x0801d7a0

08005430 <VibeCheckShell_Init>:

#include "vibecheck_shell.h"


void VibeCheckShell_Init(VibeCheckShell* shell)
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
	shell->input_head = 0;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800543e:	461a      	mov	r2, r3
 8005440:	2300      	movs	r3, #0
 8005442:	6013      	str	r3, [r2, #0]
	shell->input_tail = 0;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800544a:	461a      	mov	r2, r3
 800544c:	2300      	movs	r3, #0
 800544e:	6053      	str	r3, [r2, #4]
	shell->input_count = 0;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005456:	461a      	mov	r2, r3
 8005458:	2300      	movs	r3, #0
 800545a:	6093      	str	r3, [r2, #8]
	shell->input_delimiter_count = 0;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005462:	461a      	mov	r2, r3
 8005464:	2300      	movs	r3, #0
 8005466:	60d3      	str	r3, [r2, #12]

	shell->output_head = 0;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800546e:	461a      	mov	r2, r3
 8005470:	2300      	movs	r3, #0
 8005472:	6113      	str	r3, [r2, #16]
	shell->output_tail = 0;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800547a:	461a      	mov	r2, r3
 800547c:	2300      	movs	r3, #0
 800547e:	6153      	str	r3, [r2, #20]
	shell->output_count = 0;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005486:	461a      	mov	r2, r3
 8005488:	2300      	movs	r3, #0
 800548a:	6193      	str	r3, [r2, #24]

	shell->ih_count = 0;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8005492:	461a      	mov	r2, r3
 8005494:	2300      	movs	r3, #0
 8005496:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c
	shell->oh_count = 0;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80054a0:	461a      	mov	r2, r3
 80054a2:	2300      	movs	r3, #0
 80054a4:	f8c2 3420 	str.w	r3, [r2, #1056]	@ 0x420
}
 80054a8:	bf00      	nop
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr

080054b4 <VibeCheckShell_Update>:

VibeCheckShell_Status VibeCheckShell_Update(VibeCheckShell* shell)
{
 80054b4:	b590      	push	{r4, r7, lr}
 80054b6:	b099      	sub	sp, #100	@ 0x64
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]

	VibeCheckShell_Status status = {
 80054bc:	2300      	movs	r3, #0
 80054be:	64fb      	str	r3, [r7, #76]	@ 0x4c
			.ibuf_status = VC_SHELL_INPUT_BUFFER_OK,
			.obuf_status = VC_SHELL_OUTPUT_BUFFER_OK
	};

	/* check if character buffer overflow */
	if (shell->input_count >= VC_SHELL_IO_BUF_LEN)
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054cc:	d302      	bcc.n	80054d4 <VibeCheckShell_Update+0x20>
		status.ibuf_status = VC_SHELL_INPUT_BUFFER_OVERFLOW;
 80054ce:	2301      	movs	r3, #1
 80054d0:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e


	/* handle the inputs */
	if (shell->input_delimiter_count)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	f000 809a 	beq.w	8005616 <VibeCheckShell_Update+0x162>
		status.ihandl_status = VC_SHELL_INPUT_PROCESSED;
 80054e2:	2301      	movs	r3, #1
 80054e4:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c

	while (shell->input_delimiter_count)
 80054e8:	e095      	b.n	8005616 <VibeCheckShell_Update+0x162>
	{
		/* look for a handler */
		char ih_name[VC_SHELL_MAX_TOKEN_LEN];
		if (VibeCheckShell_GetNextString(shell, ih_name, VC_SHELL_MAX_TOKEN_LEN))
 80054ea:	f107 030c 	add.w	r3, r7, #12
 80054ee:	2240      	movs	r2, #64	@ 0x40
 80054f0:	4619      	mov	r1, r3
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 fa18 	bl	8005928 <VibeCheckShell_GetNextString>
 80054f8:	4603      	mov	r3, r0
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d04b      	beq.n	8005596 <VibeCheckShell_Update+0xe2>
		{
			for (uint32_t i = 0; i < shell->ih_count; i++)
 80054fe:	2300      	movs	r3, #0
 8005500:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005502:	e03f      	b.n	8005584 <VibeCheckShell_Update+0xd0>
			{
				if (!strcmp(shell->input_handlers[i].name, ih_name))
 8005504:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005506:	4613      	mov	r3, r2
 8005508:	00db      	lsls	r3, r3, #3
 800550a:	4413      	add	r3, r2
 800550c:	00db      	lsls	r3, r3, #3
 800550e:	4a69      	ldr	r2, [pc, #420]	@ (80056b4 <VibeCheckShell_Update+0x200>)
 8005510:	441a      	add	r2, r3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	4413      	add	r3, r2
 8005516:	3304      	adds	r3, #4
 8005518:	f107 020c 	add.w	r2, r7, #12
 800551c:	4611      	mov	r1, r2
 800551e:	4618      	mov	r0, r3
 8005520:	f7fa fef6 	bl	8000310 <strcmp>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d11d      	bne.n	8005566 <VibeCheckShell_Update+0xb2>
				{
					/* found a handler for this input */
					if (!shell->input_handlers[i].execute(shell->input_handlers[i].obj, shell))
 800552a:	6879      	ldr	r1, [r7, #4]
 800552c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800552e:	4613      	mov	r3, r2
 8005530:	00db      	lsls	r3, r3, #3
 8005532:	4413      	add	r3, r2
 8005534:	00db      	lsls	r3, r3, #3
 8005536:	18ca      	adds	r2, r1, r3
 8005538:	4b5f      	ldr	r3, [pc, #380]	@ (80056b8 <VibeCheckShell_Update+0x204>)
 800553a:	4413      	add	r3, r2
 800553c:	681c      	ldr	r4, [r3, #0]
 800553e:	6879      	ldr	r1, [r7, #4]
 8005540:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005542:	4613      	mov	r3, r2
 8005544:	00db      	lsls	r3, r3, #3
 8005546:	4413      	add	r3, r2
 8005548:	00db      	lsls	r3, r3, #3
 800554a:	18ca      	adds	r2, r1, r3
 800554c:	4b5b      	ldr	r3, [pc, #364]	@ (80056bc <VibeCheckShell_Update+0x208>)
 800554e:	4413      	add	r3, r2
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	6879      	ldr	r1, [r7, #4]
 8005554:	4618      	mov	r0, r3
 8005556:	47a0      	blx	r4
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d11f      	bne.n	800559e <VibeCheckShell_Update+0xea>
						status.ihandl_status = VC_SHELL_INPUT_ERROR_EXECUTING;
 800555e:	2303      	movs	r3, #3
 8005560:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
					break;
 8005564:	e01b      	b.n	800559e <VibeCheckShell_Update+0xea>
				}

				if (i == shell->ih_count - 1)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 800556c:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8005570:	3b01      	subs	r3, #1
 8005572:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005574:	429a      	cmp	r2, r3
 8005576:	d102      	bne.n	800557e <VibeCheckShell_Update+0xca>
					status.ihandl_status = VC_SHELL_INPUT_ERROR_NO_HANDLER;
 8005578:	2302      	movs	r3, #2
 800557a:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
			for (uint32_t i = 0; i < shell->ih_count; i++)
 800557e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005580:	3301      	adds	r3, #1
 8005582:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 800558a:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 800558e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005590:	429a      	cmp	r2, r3
 8005592:	d3b7      	bcc.n	8005504 <VibeCheckShell_Update+0x50>
 8005594:	e004      	b.n	80055a0 <VibeCheckShell_Update+0xec>
			}
		}
		else
		{
			/* couldn't get a string from the input for handler name */
			status.ihandl_status = VC_SHELL_INPUT_ERROR_NO_HANDLER;
 8005596:	2302      	movs	r3, #2
 8005598:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
 800559c:	e000      	b.n	80055a0 <VibeCheckShell_Update+0xec>
					break;
 800559e:	bf00      	nop
		}

		/* clean up the remainder of the previous message */
		while (1)
		{
			char x = shell->input[shell->input_tail];
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	5cd3      	ldrb	r3, [r2, r3]
 80055ac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

			shell->input_count--;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	3b01      	subs	r3, #1
 80055ba:	687a      	ldr	r2, [r7, #4]
 80055bc:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 80055c0:	6093      	str	r3, [r2, #8]
			shell->input_tail++;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	3301      	adds	r3, #1
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 80055d2:	6053      	str	r3, [r2, #4]
			if (shell->input_tail == VC_SHELL_IO_BUF_LEN)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055e0:	d105      	bne.n	80055ee <VibeCheckShell_Update+0x13a>
				shell->input_tail = 0;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80055e8:	461a      	mov	r2, r3
 80055ea:	2300      	movs	r3, #0
 80055ec:	6053      	str	r3, [r2, #4]

			if(strchr(VC_SHELL_DELIMITER, x) != NULL)
 80055ee:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80055f2:	4619      	mov	r1, r3
 80055f4:	4832      	ldr	r0, [pc, #200]	@ (80056c0 <VibeCheckShell_Update+0x20c>)
 80055f6:	f014 fcbc 	bl	8019f72 <strchr>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d100      	bne.n	8005602 <VibeCheckShell_Update+0x14e>
		{
 8005600:	e7ce      	b.n	80055a0 <VibeCheckShell_Update+0xec>
				break;  /* found the delimiter */
 8005602:	bf00      	nop
		}


		shell->input_delimiter_count--;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	3b01      	subs	r3, #1
 800560e:	687a      	ldr	r2, [r7, #4]
 8005610:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 8005614:	60d3      	str	r3, [r2, #12]
	while (shell->input_delimiter_count)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	2b00      	cmp	r3, #0
 8005620:	f47f af63 	bne.w	80054ea <VibeCheckShell_Update+0x36>
	}


	/* handle the outputs */
	for (uint32_t i = 0; i < shell->oh_count; i++)
 8005624:	2300      	movs	r3, #0
 8005626:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005628:	e01a      	b.n	8005660 <VibeCheckShell_Update+0x1ac>
	{
		if (shell->output_handlers[i].execute(shell->output_handlers[i].obj, shell))
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800562e:	f242 2344 	movw	r3, #8772	@ 0x2244
 8005632:	440b      	add	r3, r1
 8005634:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8005638:	6879      	ldr	r1, [r7, #4]
 800563a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800563c:	f242 2344 	movw	r3, #8772	@ 0x2244
 8005640:	4403      	add	r3, r0
 8005642:	00db      	lsls	r3, r3, #3
 8005644:	440b      	add	r3, r1
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	6879      	ldr	r1, [r7, #4]
 800564a:	4618      	mov	r0, r3
 800564c:	4790      	blx	r2
 800564e:	4603      	mov	r3, r0
 8005650:	2b00      	cmp	r3, #0
 8005652:	d002      	beq.n	800565a <VibeCheckShell_Update+0x1a6>
		{
			status.ohandl_status = VC_SHELL_OUTPUT_PROCESSED;
 8005654:	2301      	movs	r3, #1
 8005656:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
	for (uint32_t i = 0; i < shell->oh_count; i++)
 800565a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800565c:	3301      	adds	r3, #1
 800565e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8005666:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 800566a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800566c:	429a      	cmp	r2, r3
 800566e:	d3dc      	bcc.n	800562a <VibeCheckShell_Update+0x176>
		}
	}

	/* check if character buffer overflow */
	if (shell->output_count >= VC_SHELL_IO_BUF_LEN)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005676:	699b      	ldr	r3, [r3, #24]
 8005678:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800567c:	d302      	bcc.n	8005684 <VibeCheckShell_Update+0x1d0>
		status.obuf_status = VC_SHELL_OUTPUT_BUFFER_OVERFLOW;
 800567e:	2301      	movs	r3, #1
 8005680:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f


	return status;
 8005684:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005686:	653b      	str	r3, [r7, #80]	@ 0x50
 8005688:	2300      	movs	r3, #0
 800568a:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 800568e:	f362 0307 	bfi	r3, r2, #0, #8
 8005692:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 8005696:	f362 230f 	bfi	r3, r2, #8, #8
 800569a:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800569e:	f362 4317 	bfi	r3, r2, #16, #8
 80056a2:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 80056a6:	f362 631f 	bfi	r3, r2, #24, #8
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	3764      	adds	r7, #100	@ 0x64
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bd90      	pop	{r4, r7, pc}
 80056b2:	bf00      	nop
 80056b4:	00010018 	.word	0x00010018
 80056b8:	0001005c 	.word	0x0001005c
 80056bc:	00010060 	.word	0x00010060
 80056c0:	0801d7b0 	.word	0x0801d7b0

080056c4 <VibeCheckShell_RegisterInputHandler>:

void VibeCheckShell_RegisterInputHandler(VibeCheckShell* shell, VibeCheckShell_InputHandler handler)
{
 80056c4:	b084      	sub	sp, #16
 80056c6:	b580      	push	{r7, lr}
 80056c8:	b082      	sub	sp, #8
 80056ca:	af00      	add	r7, sp, #0
 80056cc:	6078      	str	r0, [r7, #4]
 80056ce:	f107 0014 	add.w	r0, r7, #20
 80056d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (shell->ih_count < VC_SHELL_MAX_NUM_HANDLERS)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80056dc:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 80056e0:	2b3f      	cmp	r3, #63	@ 0x3f
 80056e2:	d819      	bhi.n	8005718 <VibeCheckShell_RegisterInputHandler+0x54>
		shell->input_handlers[shell->ih_count++] = handler;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80056ea:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80056ee:	1c53      	adds	r3, r2, #1
 80056f0:	6879      	ldr	r1, [r7, #4]
 80056f2:	f501 3188 	add.w	r1, r1, #69632	@ 0x11000
 80056f6:	f8c1 321c 	str.w	r3, [r1, #540]	@ 0x21c
 80056fa:	6879      	ldr	r1, [r7, #4]
 80056fc:	4613      	mov	r3, r2
 80056fe:	00db      	lsls	r3, r3, #3
 8005700:	4413      	add	r3, r2
 8005702:	00db      	lsls	r3, r3, #3
 8005704:	18ca      	adds	r2, r1, r3
 8005706:	4b08      	ldr	r3, [pc, #32]	@ (8005728 <VibeCheckShell_RegisterInputHandler+0x64>)
 8005708:	4413      	add	r3, r2
 800570a:	3304      	adds	r3, #4
 800570c:	f107 0114 	add.w	r1, r7, #20
 8005710:	2248      	movs	r2, #72	@ 0x48
 8005712:	4618      	mov	r0, r3
 8005714:	f014 fcc3 	bl	801a09e <memcpy>
}
 8005718:	bf00      	nop
 800571a:	3708      	adds	r7, #8
 800571c:	46bd      	mov	sp, r7
 800571e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005722:	b004      	add	sp, #16
 8005724:	4770      	bx	lr
 8005726:	bf00      	nop
 8005728:	00010018 	.word	0x00010018

0800572c <VibeCheckShell_RegisterOutputHandler>:

void VibeCheckShell_RegisterOutputHandler(VibeCheckShell* shell, VibeCheckShell_OutputHandler handler)
{
 800572c:	b480      	push	{r7}
 800572e:	b085      	sub	sp, #20
 8005730:	af00      	add	r7, sp, #0
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	1d3b      	adds	r3, r7, #4
 8005736:	e883 0006 	stmia.w	r3, {r1, r2}
	if (shell->oh_count < VC_SHELL_MAX_NUM_HANDLERS)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8005740:	f8d3 3420 	ldr.w	r3, [r3, #1056]	@ 0x420
 8005744:	2b3f      	cmp	r3, #63	@ 0x3f
 8005746:	d815      	bhi.n	8005774 <VibeCheckShell_RegisterOutputHandler+0x48>
		shell->output_handlers[shell->oh_count++] = handler;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 800574e:	f8d3 2420 	ldr.w	r2, [r3, #1056]	@ 0x420
 8005752:	1c53      	adds	r3, r2, #1
 8005754:	68f9      	ldr	r1, [r7, #12]
 8005756:	f501 3188 	add.w	r1, r1, #69632	@ 0x11000
 800575a:	f8c1 3420 	str.w	r3, [r1, #1056]	@ 0x420
 800575e:	68f9      	ldr	r1, [r7, #12]
 8005760:	f242 2344 	movw	r3, #8772	@ 0x2244
 8005764:	4413      	add	r3, r2
 8005766:	00db      	lsls	r3, r3, #3
 8005768:	440b      	add	r3, r1
 800576a:	1d3a      	adds	r2, r7, #4
 800576c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005770:	e883 0003 	stmia.w	r3, {r0, r1}
}
 8005774:	bf00      	nop
 8005776:	3714      	adds	r7, #20
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr

08005780 <VibeCheckShell_PutInput>:

void VibeCheckShell_PutInput(VibeCheckShell* shell, char* input, uint32_t input_max_len)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b086      	sub	sp, #24
 8005784:	af00      	add	r7, sp, #0
 8005786:	60f8      	str	r0, [r7, #12]
 8005788:	60b9      	str	r1, [r7, #8]
 800578a:	607a      	str	r2, [r7, #4]
	/* add to the input buffer */
	for (uint32_t i = 0; i < input_max_len; i++)
 800578c:	2300      	movs	r3, #0
 800578e:	617b      	str	r3, [r7, #20]
 8005790:	e03e      	b.n	8005810 <VibeCheckShell_PutInput+0x90>
	{
		if (*input)
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	781b      	ldrb	r3, [r3, #0]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d03f      	beq.n	800581a <VibeCheckShell_PutInput+0x9a>
		{
			shell->input[shell->input_head++] = *input;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	1c5a      	adds	r2, r3, #1
 80057a4:	68f9      	ldr	r1, [r7, #12]
 80057a6:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 80057aa:	600a      	str	r2, [r1, #0]
 80057ac:	68ba      	ldr	r2, [r7, #8]
 80057ae:	7811      	ldrb	r1, [r2, #0]
 80057b0:	68fa      	ldr	r2, [r7, #12]
 80057b2:	54d1      	strb	r1, [r2, r3]
			if (shell->input_head == VC_SHELL_IO_BUF_LEN)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057c0:	d105      	bne.n	80057ce <VibeCheckShell_PutInput+0x4e>
					shell->input_head = 0;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80057c8:	461a      	mov	r2, r3
 80057ca:	2300      	movs	r3, #0
 80057cc:	6013      	str	r3, [r2, #0]
			shell->input_count++;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	3301      	adds	r3, #1
 80057d8:	68fa      	ldr	r2, [r7, #12]
 80057da:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 80057de:	6093      	str	r3, [r2, #8]

			if (strchr(VC_SHELL_DELIMITER, *input) != NULL)
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	781b      	ldrb	r3, [r3, #0]
 80057e4:	4619      	mov	r1, r3
 80057e6:	480f      	ldr	r0, [pc, #60]	@ (8005824 <VibeCheckShell_PutInput+0xa4>)
 80057e8:	f014 fbc3 	bl	8019f72 <strchr>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d008      	beq.n	8005804 <VibeCheckShell_PutInput+0x84>
				shell->input_delimiter_count++;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	3301      	adds	r3, #1
 80057fc:	68fa      	ldr	r2, [r7, #12]
 80057fe:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 8005802:	60d3      	str	r3, [r2, #12]

			input++;
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	3301      	adds	r3, #1
 8005808:	60bb      	str	r3, [r7, #8]
	for (uint32_t i = 0; i < input_max_len; i++)
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	3301      	adds	r3, #1
 800580e:	617b      	str	r3, [r7, #20]
 8005810:	697a      	ldr	r2, [r7, #20]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	429a      	cmp	r2, r3
 8005816:	d3bc      	bcc.n	8005792 <VibeCheckShell_PutInput+0x12>
		}
		else
			break;
	}
}
 8005818:	e000      	b.n	800581c <VibeCheckShell_PutInput+0x9c>
			break;
 800581a:	bf00      	nop
}
 800581c:	bf00      	nop
 800581e:	3718      	adds	r7, #24
 8005820:	46bd      	mov	sp, r7
 8005822:	bd80      	pop	{r7, pc}
 8005824:	0801d7b0 	.word	0x0801d7b0

08005828 <VibeCheckShell_GetOutput>:


uint32_t VibeCheckShell_GetOutput(VibeCheckShell* shell, char** output, uint32_t* len)
{
 8005828:	b480      	push	{r7}
 800582a:	b085      	sub	sp, #20
 800582c:	af00      	add	r7, sp, #0
 800582e:	60f8      	str	r0, [r7, #12]
 8005830:	60b9      	str	r1, [r7, #8]
 8005832:	607a      	str	r2, [r7, #4]
	/* returns true if there is stuff in the output buffer we haven't yet sent */
	if (shell->output_head == shell->output_tail)
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800583a:	691a      	ldr	r2, [r3, #16]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005842:	695b      	ldr	r3, [r3, #20]
 8005844:	429a      	cmp	r2, r3
 8005846:	d101      	bne.n	800584c <VibeCheckShell_GetOutput+0x24>
		return 0;
 8005848:	2300      	movs	r3, #0
 800584a:	e035      	b.n	80058b8 <VibeCheckShell_GetOutput+0x90>

	if (shell->output_head > shell->output_tail)
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005852:	691a      	ldr	r2, [r3, #16]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800585a:	695b      	ldr	r3, [r3, #20]
 800585c:	429a      	cmp	r2, r3
 800585e:	d917      	bls.n	8005890 <VibeCheckShell_GetOutput+0x68>
	{
		/* the output doesn't wrap so send it 'normally' */
		*output = &shell->output[shell->output_tail];
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005866:	695a      	ldr	r2, [r3, #20]
 8005868:	f248 0310 	movw	r3, #32784	@ 0x8010
 800586c:	4413      	add	r3, r2
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	441a      	add	r2, r3
 8005872:	68bb      	ldr	r3, [r7, #8]
 8005874:	601a      	str	r2, [r3, #0]
		*len = shell->output_head - shell->output_tail;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 800587c:	691a      	ldr	r2, [r3, #16]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005884:	695b      	ldr	r3, [r3, #20]
 8005886:	1ad2      	subs	r2, r2, r3
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	601a      	str	r2, [r3, #0]
		return 1;
 800588c:	2301      	movs	r3, #1
 800588e:	e013      	b.n	80058b8 <VibeCheckShell_GetOutput+0x90>
	}
	else
	{
		/* the output wraps: only return up to the end of the buffer region so our output is contiguous in memory */
		*output = &shell->output[shell->output_tail];
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005896:	695a      	ldr	r2, [r3, #20]
 8005898:	f248 0310 	movw	r3, #32784	@ 0x8010
 800589c:	4413      	add	r3, r2
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	441a      	add	r2, r3
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	601a      	str	r2, [r3, #0]
		*len = VC_SHELL_IO_BUF_LEN - shell->output_tail;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80058ac:	695b      	ldr	r3, [r3, #20]
 80058ae:	f5c3 4200 	rsb	r2, r3, #32768	@ 0x8000
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	601a      	str	r2, [r3, #0]
		return 1;
 80058b6:	2301      	movs	r3, #1
//			return 0;
//
//	}


}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3714      	adds	r7, #20
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr

080058c4 <VibeCheckShell_UpdateOutputBuffer>:


void VibeCheckShell_UpdateOutputBuffer(VibeCheckShell* shell, uint32_t len)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b083      	sub	sp, #12
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
	/* length argument tells how many characters we successfully transmitted */

	/* update the tail of the output buffer now that we have confirmed transmission */
	shell->output_count -= len;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80058d4:	699a      	ldr	r2, [r3, #24]
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 80058e0:	6193      	str	r3, [r2, #24]
	shell->output_tail += len;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80058e8:	695a      	ldr	r2, [r3, #20]
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	4413      	add	r3, r2
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 80058f4:	6153      	str	r3, [r2, #20]
	while (shell->output_tail >= VC_SHELL_IO_BUF_LEN)
 80058f6:	e009      	b.n	800590c <VibeCheckShell_UpdateOutputBuffer+0x48>
		shell->output_tail -= VC_SHELL_IO_BUF_LEN;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80058fe:	695b      	ldr	r3, [r3, #20]
 8005900:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 800590a:	6153      	str	r3, [r2, #20]
	while (shell->output_tail >= VC_SHELL_IO_BUF_LEN)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005912:	695b      	ldr	r3, [r3, #20]
 8005914:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005918:	d2ee      	bcs.n	80058f8 <VibeCheckShell_UpdateOutputBuffer+0x34>
}
 800591a:	bf00      	nop
 800591c:	bf00      	nop
 800591e:	370c      	adds	r7, #12
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr

08005928 <VibeCheckShell_GetNextString>:


/* these return true if they successfully get the next token */
uint32_t VibeCheckShell_GetNextString(VibeCheckShell* shell, char* next, uint32_t max_len)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b086      	sub	sp, #24
 800592c:	af00      	add	r7, sp, #0
 800592e:	60f8      	str	r0, [r7, #12]
 8005930:	60b9      	str	r1, [r7, #8]
 8005932:	607a      	str	r2, [r7, #4]

	for (uint32_t i = 0; i < max_len; )
 8005934:	2300      	movs	r3, #0
 8005936:	617b      	str	r3, [r7, #20]
 8005938:	e05f      	b.n	80059fa <VibeCheckShell_GetNextString+0xd2>
	{

		char x = shell->input[shell->input_tail];
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	68fa      	ldr	r2, [r7, #12]
 8005944:	5cd3      	ldrb	r3, [r2, r3]
 8005946:	74fb      	strb	r3, [r7, #19]

		if (strchr(VC_SHELL_DELIMITER, x) != NULL)
 8005948:	7cfb      	ldrb	r3, [r7, #19]
 800594a:	4619      	mov	r1, r3
 800594c:	482f      	ldr	r0, [pc, #188]	@ (8005a0c <VibeCheckShell_GetNextString+0xe4>)
 800594e:	f014 fb10 	bl	8019f72 <strchr>
 8005952:	4603      	mov	r3, r0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d009      	beq.n	800596c <VibeCheckShell_GetNextString+0x44>
		{
			/* this is a delimiter */
			if (i)  /* we have something in the token so return it */
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	2b00      	cmp	r3, #0
 800595c:	d004      	beq.n	8005968 <VibeCheckShell_GetNextString+0x40>
			{
				*next = '\0';
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	2200      	movs	r2, #0
 8005962:	701a      	strb	r2, [r3, #0]
				return 1;
 8005964:	2301      	movs	r3, #1
 8005966:	e04d      	b.n	8005a04 <VibeCheckShell_GetNextString+0xdc>
			}
			else
				return 0;  /* don't go any further than the delimiter */
 8005968:	2300      	movs	r3, #0
 800596a:	e04b      	b.n	8005a04 <VibeCheckShell_GetNextString+0xdc>
		}
		else
		{
			shell->input_count--;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	3b01      	subs	r3, #1
 8005976:	68fa      	ldr	r2, [r7, #12]
 8005978:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 800597c:	6093      	str	r3, [r2, #8]
			shell->input_tail++;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	3301      	adds	r3, #1
 8005988:	68fa      	ldr	r2, [r7, #12]
 800598a:	f502 4200 	add.w	r2, r2, #32768	@ 0x8000
 800598e:	6053      	str	r3, [r2, #4]
			if (shell->input_tail == VC_SHELL_IO_BUF_LEN)
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800599c:	d105      	bne.n	80059aa <VibeCheckShell_GetNextString+0x82>
				shell->input_tail = 0;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80059a4:	461a      	mov	r2, r3
 80059a6:	2300      	movs	r3, #0
 80059a8:	6053      	str	r3, [r2, #4]

			if (strchr(VC_SHELL_INPUT_SEPARATORS, x) != NULL)
 80059aa:	7cfb      	ldrb	r3, [r7, #19]
 80059ac:	4619      	mov	r1, r3
 80059ae:	4818      	ldr	r0, [pc, #96]	@ (8005a10 <VibeCheckShell_GetNextString+0xe8>)
 80059b0:	f014 fadf 	bl	8019f72 <strchr>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d007      	beq.n	80059ca <VibeCheckShell_GetNextString+0xa2>
			{
				/* this is a separator */
				if (i) /* if we have something in the token return it, otherwise just continue in order to skip leading separators */
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d01c      	beq.n	80059fa <VibeCheckShell_GetNextString+0xd2>
				{
					*next = '\0';
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	2200      	movs	r2, #0
 80059c4:	701a      	strb	r2, [r3, #0]
					return 1;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e01c      	b.n	8005a04 <VibeCheckShell_GetNextString+0xdc>
				}
			}
			else
			{
				/* this is a character */
				*(next++) = tolower(x);  /* turn to all lower case letters */
 80059ca:	7cfb      	ldrb	r3, [r7, #19]
 80059cc:	74bb      	strb	r3, [r7, #18]
 80059ce:	7cbb      	ldrb	r3, [r7, #18]
 80059d0:	3301      	adds	r3, #1
 80059d2:	4a10      	ldr	r2, [pc, #64]	@ (8005a14 <VibeCheckShell_GetNextString+0xec>)
 80059d4:	4413      	add	r3, r2
 80059d6:	781b      	ldrb	r3, [r3, #0]
 80059d8:	f003 0303 	and.w	r3, r3, #3
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d103      	bne.n	80059e8 <VibeCheckShell_GetNextString+0xc0>
 80059e0:	7cbb      	ldrb	r3, [r7, #18]
 80059e2:	f103 0220 	add.w	r2, r3, #32
 80059e6:	e000      	b.n	80059ea <VibeCheckShell_GetNextString+0xc2>
 80059e8:	7cba      	ldrb	r2, [r7, #18]
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	1c59      	adds	r1, r3, #1
 80059ee:	60b9      	str	r1, [r7, #8]
 80059f0:	b2d2      	uxtb	r2, r2
 80059f2:	701a      	strb	r2, [r3, #0]
				i++;
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	3301      	adds	r3, #1
 80059f8:	617b      	str	r3, [r7, #20]
	for (uint32_t i = 0; i < max_len; )
 80059fa:	697a      	ldr	r2, [r7, #20]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d39b      	bcc.n	800593a <VibeCheckShell_GetNextString+0x12>
			}
		}
	}

	return 0;
 8005a02:	2300      	movs	r3, #0
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3718      	adds	r7, #24
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	0801d7b0 	.word	0x0801d7b0
 8005a10:	0801d7b4 	.word	0x0801d7b4
 8005a14:	0801df58 	.word	0x0801df58

08005a18 <VibeCheckShell_GetNextInt>:


uint32_t VibeCheckShell_GetNextInt(VibeCheckShell* shell, int32_t* next)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b092      	sub	sp, #72	@ 0x48
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8005a22:	f107 0308 	add.w	r3, r7, #8
 8005a26:	2240      	movs	r2, #64	@ 0x40
 8005a28:	4619      	mov	r1, r3
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f7ff ff7c 	bl	8005928 <VibeCheckShell_GetNextString>
 8005a30:	4603      	mov	r3, r0
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d007      	beq.n	8005a46 <VibeCheckShell_GetNextInt+0x2e>
	{
		return VibeCheckShell_TurnToInt(str, next);
 8005a36:	f107 0308 	add.w	r3, r7, #8
 8005a3a:	6839      	ldr	r1, [r7, #0]
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f000 f823 	bl	8005a88 <VibeCheckShell_TurnToInt>
 8005a42:	4603      	mov	r3, r0
 8005a44:	e000      	b.n	8005a48 <VibeCheckShell_GetNextInt+0x30>
	}

	return 0;
 8005a46:	2300      	movs	r3, #0
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3748      	adds	r7, #72	@ 0x48
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <VibeCheckShell_GetNextFloat>:


uint32_t VibeCheckShell_GetNextFloat(VibeCheckShell* shell, float* next)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b092      	sub	sp, #72	@ 0x48
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8005a5a:	f107 0308 	add.w	r3, r7, #8
 8005a5e:	2240      	movs	r2, #64	@ 0x40
 8005a60:	4619      	mov	r1, r3
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f7ff ff60 	bl	8005928 <VibeCheckShell_GetNextString>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d007      	beq.n	8005a7e <VibeCheckShell_GetNextFloat+0x2e>
	{
		return VibeCheckShell_TurnToFloat(str, next);
 8005a6e:	f107 0308 	add.w	r3, r7, #8
 8005a72:	6839      	ldr	r1, [r7, #0]
 8005a74:	4618      	mov	r0, r3
 8005a76:	f000 f83d 	bl	8005af4 <VibeCheckShell_TurnToFloat>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	e000      	b.n	8005a80 <VibeCheckShell_GetNextFloat+0x30>
	}

	return 0;
 8005a7e:	2300      	movs	r3, #0
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3748      	adds	r7, #72	@ 0x48
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <VibeCheckShell_TurnToInt>:

/* if the type of the next token is not known, get it as a string and then try to convert it to numeric using these functions */
uint32_t VibeCheckShell_TurnToInt(char* str, int32_t* next)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b086      	sub	sp, #24
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
	char valid[] = "-0123456789";
 8005a92:	4a17      	ldr	r2, [pc, #92]	@ (8005af0 <VibeCheckShell_TurnToInt+0x68>)
 8005a94:	f107 0308 	add.w	r3, r7, #8
 8005a98:	ca07      	ldmia	r2, {r0, r1, r2}
 8005a9a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for (uint32_t i = 0; i < strlen(str); i++)
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	617b      	str	r3, [r7, #20]
 8005aa2:	e012      	b.n	8005aca <VibeCheckShell_TurnToInt+0x42>
		if (strchr(valid, str[i]) == NULL)
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	4413      	add	r3, r2
 8005aaa:	781b      	ldrb	r3, [r3, #0]
 8005aac:	461a      	mov	r2, r3
 8005aae:	f107 0308 	add.w	r3, r7, #8
 8005ab2:	4611      	mov	r1, r2
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f014 fa5c 	bl	8019f72 <strchr>
 8005aba:	4603      	mov	r3, r0
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d101      	bne.n	8005ac4 <VibeCheckShell_TurnToInt+0x3c>
			return 0;  /* next token contains non-numeric characters */
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	e010      	b.n	8005ae6 <VibeCheckShell_TurnToInt+0x5e>
	for (uint32_t i = 0; i < strlen(str); i++)
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	3301      	adds	r3, #1
 8005ac8:	617b      	str	r3, [r7, #20]
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f7fa fc80 	bl	80003d0 <strlen>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d3e5      	bcc.n	8005aa4 <VibeCheckShell_TurnToInt+0x1c>
	*next = atoi(str);
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f012 fea0 	bl	801881e <atoi>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	601a      	str	r2, [r3, #0]
	return 1;
 8005ae4:	2301      	movs	r3, #1
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3718      	adds	r7, #24
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	0801d7b8 	.word	0x0801d7b8

08005af4 <VibeCheckShell_TurnToFloat>:

uint32_t VibeCheckShell_TurnToFloat(char* str, float* next)
{
 8005af4:	b590      	push	{r4, r7, lr}
 8005af6:	b089      	sub	sp, #36	@ 0x24
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	6039      	str	r1, [r7, #0]
	char valid[] = ".-0123456789";
 8005afe:	4b19      	ldr	r3, [pc, #100]	@ (8005b64 <VibeCheckShell_TurnToFloat+0x70>)
 8005b00:	f107 040c 	add.w	r4, r7, #12
 8005b04:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005b06:	c407      	stmia	r4!, {r0, r1, r2}
 8005b08:	7023      	strb	r3, [r4, #0]
	for (uint32_t i = 0; i < strlen(str); i++)
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	61fb      	str	r3, [r7, #28]
 8005b0e:	e012      	b.n	8005b36 <VibeCheckShell_TurnToFloat+0x42>
		if (strchr(valid, str[i]) == NULL)
 8005b10:	687a      	ldr	r2, [r7, #4]
 8005b12:	69fb      	ldr	r3, [r7, #28]
 8005b14:	4413      	add	r3, r2
 8005b16:	781b      	ldrb	r3, [r3, #0]
 8005b18:	461a      	mov	r2, r3
 8005b1a:	f107 030c 	add.w	r3, r7, #12
 8005b1e:	4611      	mov	r1, r2
 8005b20:	4618      	mov	r0, r3
 8005b22:	f014 fa26 	bl	8019f72 <strchr>
 8005b26:	4603      	mov	r3, r0
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d101      	bne.n	8005b30 <VibeCheckShell_TurnToFloat+0x3c>
			return 0;  /* next token contains non-numeric characters */
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	e014      	b.n	8005b5a <VibeCheckShell_TurnToFloat+0x66>
	for (uint32_t i = 0; i < strlen(str); i++)
 8005b30:	69fb      	ldr	r3, [r7, #28]
 8005b32:	3301      	adds	r3, #1
 8005b34:	61fb      	str	r3, [r7, #28]
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f7fa fc4a 	bl	80003d0 <strlen>
 8005b3c:	4602      	mov	r2, r0
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d3e5      	bcc.n	8005b10 <VibeCheckShell_TurnToFloat+0x1c>
	*next = atof(str);
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f012 fe67 	bl	8018818 <atof>
 8005b4a:	eeb0 7b40 	vmov.f64	d7, d0
 8005b4e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	edc3 7a00 	vstr	s15, [r3]
	return 1;
 8005b58:	2301      	movs	r3, #1
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3724      	adds	r7, #36	@ 0x24
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd90      	pop	{r4, r7, pc}
 8005b62:	bf00      	nop
 8005b64:	0801d7c4 	.word	0x0801d7c4

08005b68 <VibeCheckShell_PutOutputString>:



/* add things to the output */
void VibeCheckShell_PutOutputString(VibeCheckShell* shell, char* str)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b083      	sub	sp, #12
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]
	while (*str)
 8005b72:	e029      	b.n	8005bc8 <VibeCheckShell_PutOutputString+0x60>
	{
		shell->output[shell->output_head++] = *(str++);
 8005b74:	683a      	ldr	r2, [r7, #0]
 8005b76:	1c53      	adds	r3, r2, #1
 8005b78:	603b      	str	r3, [r7, #0]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005b80:	691b      	ldr	r3, [r3, #16]
 8005b82:	1c59      	adds	r1, r3, #1
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f500 3080 	add.w	r0, r0, #65536	@ 0x10000
 8005b8a:	6101      	str	r1, [r0, #16]
 8005b8c:	7811      	ldrb	r1, [r2, #0]
 8005b8e:	687a      	ldr	r2, [r7, #4]
 8005b90:	441a      	add	r2, r3
 8005b92:	f248 0310 	movw	r3, #32784	@ 0x8010
 8005b96:	4413      	add	r3, r2
 8005b98:	460a      	mov	r2, r1
 8005b9a:	701a      	strb	r2, [r3, #0]
		shell->output_count++;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005ba2:	699b      	ldr	r3, [r3, #24]
 8005ba4:	3301      	adds	r3, #1
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	f502 3280 	add.w	r2, r2, #65536	@ 0x10000
 8005bac:	6193      	str	r3, [r2, #24]
		if (shell->output_head == VC_SHELL_IO_BUF_LEN)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bba:	d105      	bne.n	8005bc8 <VibeCheckShell_PutOutputString+0x60>
			shell->output_head = 0;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	6113      	str	r3, [r2, #16]
	while (*str)
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	781b      	ldrb	r3, [r3, #0]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d1d1      	bne.n	8005b74 <VibeCheckShell_PutOutputString+0xc>
	}
}
 8005bd0:	bf00      	nop
 8005bd2:	bf00      	nop
 8005bd4:	370c      	adds	r7, #12
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr
	...

08005be0 <VibeCheckShell_PutOutputInt>:

void VibeCheckShell_PutOutputInt(VibeCheckShell* shell, uint32_t val)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b092      	sub	sp, #72	@ 0x48
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	sprintf(str, "%ld", val);
 8005bea:	f107 0308 	add.w	r3, r7, #8
 8005bee:	683a      	ldr	r2, [r7, #0]
 8005bf0:	4906      	ldr	r1, [pc, #24]	@ (8005c0c <VibeCheckShell_PutOutputInt+0x2c>)
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	f014 f952 	bl	8019e9c <siprintf>
	VibeCheckShell_PutOutputString(shell, str);
 8005bf8:	f107 0308 	add.w	r3, r7, #8
 8005bfc:	4619      	mov	r1, r3
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f7ff ffb2 	bl	8005b68 <VibeCheckShell_PutOutputString>
}
 8005c04:	bf00      	nop
 8005c06:	3748      	adds	r7, #72	@ 0x48
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}
 8005c0c:	0801d7d4 	.word	0x0801d7d4

08005c10 <VibeCheckShell_PutOutputFloat>:

void VibeCheckShell_PutOutputFloat(VibeCheckShell* shell, float val)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b092      	sub	sp, #72	@ 0x48
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	ed87 0a00 	vstr	s0, [r7]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	sprintf(str, "%f", val);
 8005c1c:	edd7 7a00 	vldr	s15, [r7]
 8005c20:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8005c24:	f107 0008 	add.w	r0, r7, #8
 8005c28:	ec53 2b17 	vmov	r2, r3, d7
 8005c2c:	4906      	ldr	r1, [pc, #24]	@ (8005c48 <VibeCheckShell_PutOutputFloat+0x38>)
 8005c2e:	f014 f935 	bl	8019e9c <siprintf>
	VibeCheckShell_PutOutputString(shell, str);
 8005c32:	f107 0308 	add.w	r3, r7, #8
 8005c36:	4619      	mov	r1, r3
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f7ff ff95 	bl	8005b68 <VibeCheckShell_PutOutputString>
}
 8005c3e:	bf00      	nop
 8005c40:	3748      	adds	r7, #72	@ 0x48
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}
 8005c46:	bf00      	nop
 8005c48:	0801d7d8 	.word	0x0801d7d8

08005c4c <VibeCheckShell_PutOutputSeparator>:

void VibeCheckShell_PutOutputSeparator(VibeCheckShell* shell)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b082      	sub	sp, #8
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
	VibeCheckShell_PutOutputString(shell, VC_SHELL_OUTPUT_SEPARATOR);
 8005c54:	4903      	ldr	r1, [pc, #12]	@ (8005c64 <VibeCheckShell_PutOutputSeparator+0x18>)
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f7ff ff86 	bl	8005b68 <VibeCheckShell_PutOutputString>
}
 8005c5c:	bf00      	nop
 8005c5e:	3708      	adds	r7, #8
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}
 8005c64:	0801d7dc 	.word	0x0801d7dc

08005c68 <VibeCheckShell_PutOutputDelimiter>:

void VibeCheckShell_PutOutputDelimiter(VibeCheckShell* shell)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b082      	sub	sp, #8
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
	VibeCheckShell_PutOutputString(shell, VC_SHELL_DELIMITER);
 8005c70:	4903      	ldr	r1, [pc, #12]	@ (8005c80 <VibeCheckShell_PutOutputDelimiter+0x18>)
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f7ff ff78 	bl	8005b68 <VibeCheckShell_PutOutputString>
}
 8005c78:	bf00      	nop
 8005c7a:	3708      	adds	r7, #8
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	bd80      	pop	{r7, pc}
 8005c80:	0801d7b0 	.word	0x0801d7b0

08005c84 <VibeCheckStrobe_Init>:

#include "vibecheck_strobe.h"


void VibeCheckStrobe_Init(VibeCheckStrobe* strobe, TIM_HandleTypeDef* htim)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b082      	sub	sp, #8
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
	strobe->htim = htim;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	683a      	ldr	r2, [r7, #0]
 8005c92:	601a      	str	r2, [r3, #0]
	strobe->freq_hz = VC_STROBE_MIN_FREQ_HZ;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005c9a:	605a      	str	r2, [r3, #4]
	strobe->exposure_ms = 1.0f;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8005ca2:	609a      	str	r2, [r3, #8]
	strobe->phase_deg = 0.0f;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f04f 0200 	mov.w	r2, #0
 8005caa:	60da      	str	r2, [r3, #12]

	/* set up the timer registers */
	strobe->htim->Instance->PSC = VC_STROBE_TIM_PSC - 1;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f640 125f 	movw	r2, #2399	@ 0x95f
 8005cb6:	629a      	str	r2, [r3, #40]	@ 0x28

	VibeCheckStrobe_SetFrequency(strobe, strobe->freq_hz);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	edd3 7a01 	vldr	s15, [r3, #4]
 8005cbe:	eeb0 0a67 	vmov.f32	s0, s15
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f000 f84a 	bl	8005d5c <VibeCheckStrobe_SetFrequency>
	VibeCheckStrobe_SetExposure(strobe, strobe->exposure_ms);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	edd3 7a02 	vldr	s15, [r3, #8]
 8005cce:	eeb0 0a67 	vmov.f32	s0, s15
 8005cd2:	6878      	ldr	r0, [r7, #4]
 8005cd4:	f000 f928 	bl	8005f28 <VibeCheckStrobe_SetExposure>

}
 8005cd8:	bf00      	nop
 8005cda:	3708      	adds	r7, #8
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <VibeCheckStrobe_Start>:

void VibeCheckStrobe_Start(VibeCheckStrobe* strobe)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b082      	sub	sp, #8
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
	/* start the timers with interrupts when period completes */
	HAL_TIM_Base_Start_IT(strobe->htim);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4618      	mov	r0, r3
 8005cee:	f00b fd51 	bl	8011794 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(strobe->htim, TIM_CHANNEL_1);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	2100      	movs	r1, #0
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f00b fe33 	bl	8011964 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(strobe->htim, TIM_CHANNEL_2);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2104      	movs	r1, #4
 8005d04:	4618      	mov	r0, r3
 8005d06:	f00b fe2d 	bl	8011964 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(strobe->htim, TIM_CHANNEL_3);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	2108      	movs	r1, #8
 8005d10:	4618      	mov	r0, r3
 8005d12:	f00b fe27 	bl	8011964 <HAL_TIM_PWM_Start>
}
 8005d16:	bf00      	nop
 8005d18:	3708      	adds	r7, #8
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bd80      	pop	{r7, pc}

08005d1e <VibeCheckStrobe_Stop>:

void VibeCheckStrobe_Stop(VibeCheckStrobe* strobe)
{
 8005d1e:	b580      	push	{r7, lr}
 8005d20:	b082      	sub	sp, #8
 8005d22:	af00      	add	r7, sp, #0
 8005d24:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(strobe->htim);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f00b fd32 	bl	8011794 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Stop(strobe->htim, TIM_CHANNEL_1);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	2100      	movs	r1, #0
 8005d36:	4618      	mov	r0, r3
 8005d38:	f00b ff30 	bl	8011b9c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(strobe->htim, TIM_CHANNEL_2);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2104      	movs	r1, #4
 8005d42:	4618      	mov	r0, r3
 8005d44:	f00b ff2a 	bl	8011b9c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(strobe->htim, TIM_CHANNEL_3);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	2108      	movs	r1, #8
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f00b ff24 	bl	8011b9c <HAL_TIM_PWM_Stop>
}
 8005d54:	bf00      	nop
 8005d56:	3708      	adds	r7, #8
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <VibeCheckStrobe_SetFrequency>:

void VibeCheckStrobe_SetFrequency(VibeCheckStrobe* strobe, float freq_hz)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	ed87 0a00 	vstr	s0, [r7]
	if (freq_hz < VC_STROBE_MIN_FREQ_HZ)
 8005d68:	edd7 7a00 	vldr	s15, [r7]
 8005d6c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8005d70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d78:	d502      	bpl.n	8005d80 <VibeCheckStrobe_SetFrequency+0x24>
		freq_hz = VC_STROBE_MIN_FREQ_HZ;
 8005d7a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005d7e:	603b      	str	r3, [r7, #0]
	if (freq_hz > VC_STROBE_MAX_FREQ_HZ)
 8005d80:	edd7 7a00 	vldr	s15, [r7]
 8005d84:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8005df0 <VibeCheckStrobe_SetFrequency+0x94>
 8005d88:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d90:	dd01      	ble.n	8005d96 <VibeCheckStrobe_SetFrequency+0x3a>
		freq_hz = VC_STROBE_MAX_FREQ_HZ;
 8005d92:	4b18      	ldr	r3, [pc, #96]	@ (8005df4 <VibeCheckStrobe_SetFrequency+0x98>)
 8005d94:	603b      	str	r3, [r7, #0]

	strobe->arr_steady = VC_STROBE_TIM_COUNTS_PER_SECOND / freq_hz - 1;
 8005d96:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8005df8 <VibeCheckStrobe_SetFrequency+0x9c>
 8005d9a:	ed97 7a00 	vldr	s14, [r7]
 8005d9e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005da2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005da6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005daa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dae:	ee17 2a90 	vmov	r2, s15
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	611a      	str	r2, [r3, #16]
	strobe->freq_hz = VC_STROBE_TIM_COUNTS_PER_SECOND / ((float)strobe->arr_steady + 1.0f);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	691b      	ldr	r3, [r3, #16]
 8005dba:	ee07 3a90 	vmov	s15, r3
 8005dbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dc2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005dc6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005dca:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8005df8 <VibeCheckStrobe_SetFrequency+0x9c>
 8005dce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	edc3 7a01 	vstr	s15, [r3, #4]
	strobe->htim->Instance->ARR = strobe->arr_steady;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	6912      	ldr	r2, [r2, #16]
 8005de2:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005de4:	bf00      	nop
 8005de6:	370c      	adds	r7, #12
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr
 8005df0:	447a0000 	.word	0x447a0000
 8005df4:	447a0000 	.word	0x447a0000
 8005df8:	47c35000 	.word	0x47c35000

08005dfc <VibeCheckStrobe_GetFrequency>:

float VibeCheckStrobe_GetFrequency(VibeCheckStrobe* strobe)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b083      	sub	sp, #12
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
	return strobe->freq_hz;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	685b      	ldr	r3, [r3, #4]
 8005e08:	ee07 3a90 	vmov	s15, r3
}
 8005e0c:	eeb0 0a67 	vmov.f32	s0, s15
 8005e10:	370c      	adds	r7, #12
 8005e12:	46bd      	mov	sp, r7
 8005e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e18:	4770      	bx	lr
	...

08005e1c <VibeCheckStrobe_SetPhase>:

void VibeCheckStrobe_SetPhase(VibeCheckStrobe* strobe, float phase_deg)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b085      	sub	sp, #20
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	ed87 0a00 	vstr	s0, [r7]
	 * To shift the phase, update ARR for a single period and then put it back
	 * The most reliable way would probably by with DMA into the ARR register, but this seems more complicated
	 * Instead let's try with an interrupt at the end of each period, and some struct variables to keep track of the phase update sequence
	 */

	if (phase_deg < VC_STROBE_MIN_PHASE_DEG)
 8005e28:	edd7 7a00 	vldr	s15, [r7]
 8005e2c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8005ef4 <VibeCheckStrobe_SetPhase+0xd8>
 8005e30:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e38:	d501      	bpl.n	8005e3e <VibeCheckStrobe_SetPhase+0x22>
		phase_deg = VC_STROBE_MIN_PHASE_DEG;
 8005e3a:	4b2f      	ldr	r3, [pc, #188]	@ (8005ef8 <VibeCheckStrobe_SetPhase+0xdc>)
 8005e3c:	603b      	str	r3, [r7, #0]
	if (phase_deg > VC_STROBE_MAX_PHASE_DEG)
 8005e3e:	edd7 7a00 	vldr	s15, [r7]
 8005e42:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8005efc <VibeCheckStrobe_SetPhase+0xe0>
 8005e46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e4e:	dd01      	ble.n	8005e54 <VibeCheckStrobe_SetPhase+0x38>
		phase_deg = VC_STROBE_MAX_PHASE_DEG;
 8005e50:	4b2b      	ldr	r3, [pc, #172]	@ (8005f00 <VibeCheckStrobe_SetPhase+0xe4>)
 8005e52:	603b      	str	r3, [r7, #0]


	float deg_shift = phase_deg - strobe->phase_deg;  /* how many degrees we want to shift the phase */
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	edd3 7a03 	vldr	s15, [r3, #12]
 8005e5a:	ed97 7a00 	vldr	s14, [r7]
 8005e5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005e62:	edc7 7a03 	vstr	s15, [r7, #12]
	int32_t arr_shift = deg_shift / 360.0f * strobe->arr_steady;  /* how much we need to alter the ARR for a single period to achieve the target phase shift */
 8005e66:	edd7 7a03 	vldr	s15, [r7, #12]
 8005e6a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005f04 <VibeCheckStrobe_SetPhase+0xe8>
 8005e6e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	691b      	ldr	r3, [r3, #16]
 8005e76:	ee07 3a90 	vmov	s15, r3
 8005e7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e82:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005e86:	ee17 3a90 	vmov	r3, s15
 8005e8a:	60bb      	str	r3, [r7, #8]

	if (arr_shift && !strobe->phase_change_pending && !strobe->revert_arr_pending)
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d029      	beq.n	8005ee6 <VibeCheckStrobe_SetPhase+0xca>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	699b      	ldr	r3, [r3, #24]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d125      	bne.n	8005ee6 <VibeCheckStrobe_SetPhase+0xca>
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	69db      	ldr	r3, [r3, #28]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d121      	bne.n	8005ee6 <VibeCheckStrobe_SetPhase+0xca>
	{
		strobe->phase_deg += (float)arr_shift / (float)strobe->arr_steady * 360.0f;  /* calculate the actual phase shift accounting for rounding error */
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	ed93 7a03 	vldr	s14, [r3, #12]
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	ee07 3a90 	vmov	s15, r3
 8005eae:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	691b      	ldr	r3, [r3, #16]
 8005eb6:	ee07 3a90 	vmov	s15, r3
 8005eba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ebe:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8005ec2:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8005f04 <VibeCheckStrobe_SetPhase+0xe8>
 8005ec6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005eca:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	edc3 7a03 	vstr	s15, [r3, #12]
		strobe->arr_phase = strobe->arr_steady + arr_shift;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	691a      	ldr	r2, [r3, #16]
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	441a      	add	r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	615a      	str	r2, [r3, #20]
		strobe->phase_change_pending = 1;  /* set the flag to enact the phase shift on the ARR interrupt */
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	619a      	str	r2, [r3, #24]
	}
}
 8005ee6:	bf00      	nop
 8005ee8:	3714      	adds	r7, #20
 8005eea:	46bd      	mov	sp, r7
 8005eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef0:	4770      	bx	lr
 8005ef2:	bf00      	nop
 8005ef4:	c3340000 	.word	0xc3340000
 8005ef8:	c3340000 	.word	0xc3340000
 8005efc:	43340000 	.word	0x43340000
 8005f00:	43340000 	.word	0x43340000
 8005f04:	43b40000 	.word	0x43b40000

08005f08 <VibeCheckStrobe_GetPhase>:

float VibeCheckStrobe_GetPhase(VibeCheckStrobe* strobe)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b083      	sub	sp, #12
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
	return strobe->phase_deg;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	ee07 3a90 	vmov	s15, r3
}
 8005f18:	eeb0 0a67 	vmov.f32	s0, s15
 8005f1c:	370c      	adds	r7, #12
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f24:	4770      	bx	lr
	...

08005f28 <VibeCheckStrobe_SetExposure>:

void VibeCheckStrobe_SetExposure(VibeCheckStrobe* strobe, float exposure_ms)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b085      	sub	sp, #20
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	ed87 0a00 	vstr	s0, [r7]

	uint32_t ccr_val = exposure_ms * 0.001f * VC_STROBE_TIM_COUNTS_PER_SECOND;
 8005f34:	edd7 7a00 	vldr	s15, [r7]
 8005f38:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8005fb4 <VibeCheckStrobe_SetExposure+0x8c>
 8005f3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f40:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8005fb8 <VibeCheckStrobe_SetExposure+0x90>
 8005f44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f4c:	ee17 3a90 	vmov	r3, s15
 8005f50:	60fb      	str	r3, [r7, #12]
	if (ccr_val > strobe->htim->Instance->ARR)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d904      	bls.n	8005f6a <VibeCheckStrobe_SetExposure+0x42>
		ccr_val = strobe->htim->Instance->ARR;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f68:	60fb      	str	r3, [r7, #12]
	strobe->exposure_ms = (float)ccr_val / (float)VC_STROBE_TIM_COUNTS_PER_SECOND * 1000.0f;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	ee07 3a90 	vmov	s15, r3
 8005f70:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005f74:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8005fb8 <VibeCheckStrobe_SetExposure+0x90>
 8005f78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005f7c:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8005fbc <VibeCheckStrobe_SetExposure+0x94>
 8005f80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	edc3 7a02 	vstr	s15, [r3, #8]
	strobe->htim->Instance->CCR1 = ccr_val;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	68fa      	ldr	r2, [r7, #12]
 8005f92:	635a      	str	r2, [r3, #52]	@ 0x34
	strobe->htim->Instance->CCR2 = ccr_val;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	68fa      	ldr	r2, [r7, #12]
 8005f9c:	639a      	str	r2, [r3, #56]	@ 0x38
	strobe->htim->Instance->CCR3 = ccr_val;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	68fa      	ldr	r2, [r7, #12]
 8005fa6:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8005fa8:	bf00      	nop
 8005faa:	3714      	adds	r7, #20
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr
 8005fb4:	3a83126f 	.word	0x3a83126f
 8005fb8:	47c35000 	.word	0x47c35000
 8005fbc:	447a0000 	.word	0x447a0000

08005fc0 <VibeCheckStrobe_GetExposure>:

float VibeCheckStrobe_GetExposure(VibeCheckStrobe* strobe)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b083      	sub	sp, #12
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
	return strobe->exposure_ms;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	ee07 3a90 	vmov	s15, r3
}
 8005fd0:	eeb0 0a67 	vmov.f32	s0, s15
 8005fd4:	370c      	adds	r7, #12
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fdc:	4770      	bx	lr

08005fde <VibeCheckStrobe_PeriodElapsedUpdate>:


/* use an interrupt to make sure this is called each period */
void VibeCheckStrobe_PeriodElapsedUpdate(VibeCheckStrobe* strobe)
{
 8005fde:	b480      	push	{r7}
 8005fe0:	b083      	sub	sp, #12
 8005fe2:	af00      	add	r7, sp, #0
 8005fe4:	6078      	str	r0, [r7, #4]
	if (strobe->revert_arr_pending)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	69db      	ldr	r3, [r3, #28]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d008      	beq.n	8006000 <VibeCheckStrobe_PeriodElapsedUpdate+0x22>
	{
		strobe->htim->Instance->ARR = strobe->arr_steady;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	687a      	ldr	r2, [r7, #4]
 8005ff6:	6912      	ldr	r2, [r2, #16]
 8005ff8:	62da      	str	r2, [r3, #44]	@ 0x2c
		strobe->revert_arr_pending = 0;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	61da      	str	r2, [r3, #28]
	}

	if (strobe->phase_change_pending)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	699b      	ldr	r3, [r3, #24]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d00b      	beq.n	8006020 <VibeCheckStrobe_PeriodElapsedUpdate+0x42>
	{
		strobe->htim->Instance->ARR = strobe->arr_phase;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	6952      	ldr	r2, [r2, #20]
 8006012:	62da      	str	r2, [r3, #44]	@ 0x2c
		strobe->revert_arr_pending = 1;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	61da      	str	r2, [r3, #28]
		strobe->phase_change_pending = 0;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	619a      	str	r2, [r3, #24]
	}
}
 8006020:	bf00      	nop
 8006022:	370c      	adds	r7, #12
 8006024:	46bd      	mov	sp, r7
 8006026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602a:	4770      	bx	lr

0800602c <VibeCheckStrobeCMD_Set>:
*/



static uint32_t VibeCheckStrobeCMD_Set(VibeCheckStrobe* strobe, VibeCheckShell* shell)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b096      	sub	sp, #88	@ 0x58
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
 8006034:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006036:	f107 0318 	add.w	r3, r7, #24
 800603a:	2240      	movs	r2, #64	@ 0x40
 800603c:	4619      	mov	r1, r3
 800603e:	6838      	ldr	r0, [r7, #0]
 8006040:	f7ff fc72 	bl	8005928 <VibeCheckShell_GetNextString>
 8006044:	4603      	mov	r3, r0
 8006046:	2b00      	cmp	r3, #0
 8006048:	d065      	beq.n	8006116 <VibeCheckStrobeCMD_Set+0xea>
	{
		if (!strcmp(str, "frequency"))
 800604a:	f107 0318 	add.w	r3, r7, #24
 800604e:	4934      	ldr	r1, [pc, #208]	@ (8006120 <VibeCheckStrobeCMD_Set+0xf4>)
 8006050:	4618      	mov	r0, r3
 8006052:	f7fa f95d 	bl	8000310 <strcmp>
 8006056:	4603      	mov	r3, r0
 8006058:	2b00      	cmp	r3, #0
 800605a:	d118      	bne.n	800608e <VibeCheckStrobeCMD_Set+0x62>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 800605c:	f107 0314 	add.w	r3, r7, #20
 8006060:	4619      	mov	r1, r3
 8006062:	6838      	ldr	r0, [r7, #0]
 8006064:	f7ff fcf4 	bl	8005a50 <VibeCheckShell_GetNextFloat>
 8006068:	4603      	mov	r3, r0
 800606a:	2b00      	cmp	r3, #0
 800606c:	d053      	beq.n	8006116 <VibeCheckStrobeCMD_Set+0xea>
			{
				VibeCheckStrobe_SetFrequency(strobe, val);
 800606e:	edd7 7a05 	vldr	s15, [r7, #20]
 8006072:	eeb0 0a67 	vmov.f32	s0, s15
 8006076:	6878      	ldr	r0, [r7, #4]
 8006078:	f7ff fe70 	bl	8005d5c <VibeCheckStrobe_SetFrequency>
				VibeCheckShell_PutOutputString(shell, "ack");
 800607c:	4929      	ldr	r1, [pc, #164]	@ (8006124 <VibeCheckStrobeCMD_Set+0xf8>)
 800607e:	6838      	ldr	r0, [r7, #0]
 8006080:	f7ff fd72 	bl	8005b68 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8006084:	6838      	ldr	r0, [r7, #0]
 8006086:	f7ff fdef 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 800608a:	2301      	movs	r3, #1
 800608c:	e044      	b.n	8006118 <VibeCheckStrobeCMD_Set+0xec>
			}
		}
		else if (!strcmp(str, "phase"))
 800608e:	f107 0318 	add.w	r3, r7, #24
 8006092:	4925      	ldr	r1, [pc, #148]	@ (8006128 <VibeCheckStrobeCMD_Set+0xfc>)
 8006094:	4618      	mov	r0, r3
 8006096:	f7fa f93b 	bl	8000310 <strcmp>
 800609a:	4603      	mov	r3, r0
 800609c:	2b00      	cmp	r3, #0
 800609e:	d118      	bne.n	80060d2 <VibeCheckStrobeCMD_Set+0xa6>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 80060a0:	f107 0310 	add.w	r3, r7, #16
 80060a4:	4619      	mov	r1, r3
 80060a6:	6838      	ldr	r0, [r7, #0]
 80060a8:	f7ff fcd2 	bl	8005a50 <VibeCheckShell_GetNextFloat>
 80060ac:	4603      	mov	r3, r0
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d031      	beq.n	8006116 <VibeCheckStrobeCMD_Set+0xea>
			{
				VibeCheckStrobe_SetPhase(strobe, val);
 80060b2:	edd7 7a04 	vldr	s15, [r7, #16]
 80060b6:	eeb0 0a67 	vmov.f32	s0, s15
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f7ff feae 	bl	8005e1c <VibeCheckStrobe_SetPhase>
				VibeCheckShell_PutOutputString(shell, "ack");
 80060c0:	4918      	ldr	r1, [pc, #96]	@ (8006124 <VibeCheckStrobeCMD_Set+0xf8>)
 80060c2:	6838      	ldr	r0, [r7, #0]
 80060c4:	f7ff fd50 	bl	8005b68 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 80060c8:	6838      	ldr	r0, [r7, #0]
 80060ca:	f7ff fdcd 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 80060ce:	2301      	movs	r3, #1
 80060d0:	e022      	b.n	8006118 <VibeCheckStrobeCMD_Set+0xec>
			}
		}
		else if (!strcmp(str, "exposure"))
 80060d2:	f107 0318 	add.w	r3, r7, #24
 80060d6:	4915      	ldr	r1, [pc, #84]	@ (800612c <VibeCheckStrobeCMD_Set+0x100>)
 80060d8:	4618      	mov	r0, r3
 80060da:	f7fa f919 	bl	8000310 <strcmp>
 80060de:	4603      	mov	r3, r0
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d118      	bne.n	8006116 <VibeCheckStrobeCMD_Set+0xea>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 80060e4:	f107 030c 	add.w	r3, r7, #12
 80060e8:	4619      	mov	r1, r3
 80060ea:	6838      	ldr	r0, [r7, #0]
 80060ec:	f7ff fcb0 	bl	8005a50 <VibeCheckShell_GetNextFloat>
 80060f0:	4603      	mov	r3, r0
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d00f      	beq.n	8006116 <VibeCheckStrobeCMD_Set+0xea>
			{
				VibeCheckStrobe_SetExposure(strobe, val);
 80060f6:	edd7 7a03 	vldr	s15, [r7, #12]
 80060fa:	eeb0 0a67 	vmov.f32	s0, s15
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f7ff ff12 	bl	8005f28 <VibeCheckStrobe_SetExposure>
				VibeCheckShell_PutOutputString(shell, "ack");
 8006104:	4907      	ldr	r1, [pc, #28]	@ (8006124 <VibeCheckStrobeCMD_Set+0xf8>)
 8006106:	6838      	ldr	r0, [r7, #0]
 8006108:	f7ff fd2e 	bl	8005b68 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 800610c:	6838      	ldr	r0, [r7, #0]
 800610e:	f7ff fdab 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8006112:	2301      	movs	r3, #1
 8006114:	e000      	b.n	8006118 <VibeCheckStrobeCMD_Set+0xec>
			}
		}
	}

	return 0;
 8006116:	2300      	movs	r3, #0
}
 8006118:	4618      	mov	r0, r3
 800611a:	3758      	adds	r7, #88	@ 0x58
 800611c:	46bd      	mov	sp, r7
 800611e:	bd80      	pop	{r7, pc}
 8006120:	0801d7e0 	.word	0x0801d7e0
 8006124:	0801d7ec 	.word	0x0801d7ec
 8006128:	0801d7f0 	.word	0x0801d7f0
 800612c:	0801d7f8 	.word	0x0801d7f8

08006130 <VibeCheckStrobeCMD_Get>:

static uint32_t VibeCheckStrobeCMD_Get(VibeCheckStrobe* strobe, VibeCheckShell* shell)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b092      	sub	sp, #72	@ 0x48
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 800613a:	f107 0308 	add.w	r3, r7, #8
 800613e:	2240      	movs	r2, #64	@ 0x40
 8006140:	4619      	mov	r1, r3
 8006142:	6838      	ldr	r0, [r7, #0]
 8006144:	f7ff fbf0 	bl	8005928 <VibeCheckShell_GetNextString>
 8006148:	4603      	mov	r3, r0
 800614a:	2b00      	cmp	r3, #0
 800614c:	d05c      	beq.n	8006208 <VibeCheckStrobeCMD_Get+0xd8>
	{
		if (!strcmp(str, "frequency"))
 800614e:	f107 0308 	add.w	r3, r7, #8
 8006152:	4930      	ldr	r1, [pc, #192]	@ (8006214 <VibeCheckStrobeCMD_Get+0xe4>)
 8006154:	4618      	mov	r0, r3
 8006156:	f7fa f8db 	bl	8000310 <strcmp>
 800615a:	4603      	mov	r3, r0
 800615c:	2b00      	cmp	r3, #0
 800615e:	d115      	bne.n	800618c <VibeCheckStrobeCMD_Get+0x5c>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 8006160:	492d      	ldr	r1, [pc, #180]	@ (8006218 <VibeCheckStrobeCMD_Get+0xe8>)
 8006162:	6838      	ldr	r0, [r7, #0]
 8006164:	f7ff fd00 	bl	8005b68 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8006168:	6838      	ldr	r0, [r7, #0]
 800616a:	f7ff fd6f 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckStrobe_GetFrequency(strobe));
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f7ff fe44 	bl	8005dfc <VibeCheckStrobe_GetFrequency>
 8006174:	eef0 7a40 	vmov.f32	s15, s0
 8006178:	eeb0 0a67 	vmov.f32	s0, s15
 800617c:	6838      	ldr	r0, [r7, #0]
 800617e:	f7ff fd47 	bl	8005c10 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 8006182:	6838      	ldr	r0, [r7, #0]
 8006184:	f7ff fd70 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006188:	2301      	movs	r3, #1
 800618a:	e03e      	b.n	800620a <VibeCheckStrobeCMD_Get+0xda>
		}
		else if (!strcmp(str, "phase"))
 800618c:	f107 0308 	add.w	r3, r7, #8
 8006190:	4922      	ldr	r1, [pc, #136]	@ (800621c <VibeCheckStrobeCMD_Get+0xec>)
 8006192:	4618      	mov	r0, r3
 8006194:	f7fa f8bc 	bl	8000310 <strcmp>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d115      	bne.n	80061ca <VibeCheckStrobeCMD_Get+0x9a>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 800619e:	491e      	ldr	r1, [pc, #120]	@ (8006218 <VibeCheckStrobeCMD_Get+0xe8>)
 80061a0:	6838      	ldr	r0, [r7, #0]
 80061a2:	f7ff fce1 	bl	8005b68 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 80061a6:	6838      	ldr	r0, [r7, #0]
 80061a8:	f7ff fd50 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckStrobe_GetPhase(strobe));
 80061ac:	6878      	ldr	r0, [r7, #4]
 80061ae:	f7ff feab 	bl	8005f08 <VibeCheckStrobe_GetPhase>
 80061b2:	eef0 7a40 	vmov.f32	s15, s0
 80061b6:	eeb0 0a67 	vmov.f32	s0, s15
 80061ba:	6838      	ldr	r0, [r7, #0]
 80061bc:	f7ff fd28 	bl	8005c10 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 80061c0:	6838      	ldr	r0, [r7, #0]
 80061c2:	f7ff fd51 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 80061c6:	2301      	movs	r3, #1
 80061c8:	e01f      	b.n	800620a <VibeCheckStrobeCMD_Get+0xda>
		}
		else if (!strcmp(str, "exposure"))
 80061ca:	f107 0308 	add.w	r3, r7, #8
 80061ce:	4914      	ldr	r1, [pc, #80]	@ (8006220 <VibeCheckStrobeCMD_Get+0xf0>)
 80061d0:	4618      	mov	r0, r3
 80061d2:	f7fa f89d 	bl	8000310 <strcmp>
 80061d6:	4603      	mov	r3, r0
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d115      	bne.n	8006208 <VibeCheckStrobeCMD_Get+0xd8>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 80061dc:	490e      	ldr	r1, [pc, #56]	@ (8006218 <VibeCheckStrobeCMD_Get+0xe8>)
 80061de:	6838      	ldr	r0, [r7, #0]
 80061e0:	f7ff fcc2 	bl	8005b68 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 80061e4:	6838      	ldr	r0, [r7, #0]
 80061e6:	f7ff fd31 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckStrobe_GetExposure(strobe));
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f7ff fee8 	bl	8005fc0 <VibeCheckStrobe_GetExposure>
 80061f0:	eef0 7a40 	vmov.f32	s15, s0
 80061f4:	eeb0 0a67 	vmov.f32	s0, s15
 80061f8:	6838      	ldr	r0, [r7, #0]
 80061fa:	f7ff fd09 	bl	8005c10 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 80061fe:	6838      	ldr	r0, [r7, #0]
 8006200:	f7ff fd32 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006204:	2301      	movs	r3, #1
 8006206:	e000      	b.n	800620a <VibeCheckStrobeCMD_Get+0xda>
		}
	}

	return 0;
 8006208:	2300      	movs	r3, #0
}
 800620a:	4618      	mov	r0, r3
 800620c:	3748      	adds	r7, #72	@ 0x48
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
 8006212:	bf00      	nop
 8006214:	0801d7e0 	.word	0x0801d7e0
 8006218:	0801d7ec 	.word	0x0801d7ec
 800621c:	0801d7f0 	.word	0x0801d7f0
 8006220:	0801d7f8 	.word	0x0801d7f8

08006224 <VibeCheckStrobeCMD_Execute>:

uint32_t VibeCheckStrobeCMD_Execute(void* obj, VibeCheckShell* shell)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b094      	sub	sp, #80	@ 0x50
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	6039      	str	r1, [r7, #0]
	VibeCheckStrobe* strobe = (VibeCheckStrobe*)obj;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	64fb      	str	r3, [r7, #76]	@ 0x4c

	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006232:	f107 030c 	add.w	r3, r7, #12
 8006236:	2240      	movs	r2, #64	@ 0x40
 8006238:	4619      	mov	r1, r3
 800623a:	6838      	ldr	r0, [r7, #0]
 800623c:	f7ff fb74 	bl	8005928 <VibeCheckShell_GetNextString>
 8006240:	4603      	mov	r3, r0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d04d      	beq.n	80062e2 <VibeCheckStrobeCMD_Execute+0xbe>
	{
		if (!strcmp(str, "start"))
 8006246:	f107 030c 	add.w	r3, r7, #12
 800624a:	4928      	ldr	r1, [pc, #160]	@ (80062ec <VibeCheckStrobeCMD_Execute+0xc8>)
 800624c:	4618      	mov	r0, r3
 800624e:	f7fa f85f 	bl	8000310 <strcmp>
 8006252:	4603      	mov	r3, r0
 8006254:	2b00      	cmp	r3, #0
 8006256:	d10b      	bne.n	8006270 <VibeCheckStrobeCMD_Execute+0x4c>
		{
			VibeCheckStrobe_Start(strobe);
 8006258:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800625a:	f7ff fd41 	bl	8005ce0 <VibeCheckStrobe_Start>
			VibeCheckShell_PutOutputString(shell, "ack");
 800625e:	4924      	ldr	r1, [pc, #144]	@ (80062f0 <VibeCheckStrobeCMD_Execute+0xcc>)
 8006260:	6838      	ldr	r0, [r7, #0]
 8006262:	f7ff fc81 	bl	8005b68 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 8006266:	6838      	ldr	r0, [r7, #0]
 8006268:	f7ff fcfe 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 800626c:	2301      	movs	r3, #1
 800626e:	e039      	b.n	80062e4 <VibeCheckStrobeCMD_Execute+0xc0>
		}
		else if (!strcmp(str, "stop"))
 8006270:	f107 030c 	add.w	r3, r7, #12
 8006274:	491f      	ldr	r1, [pc, #124]	@ (80062f4 <VibeCheckStrobeCMD_Execute+0xd0>)
 8006276:	4618      	mov	r0, r3
 8006278:	f7fa f84a 	bl	8000310 <strcmp>
 800627c:	4603      	mov	r3, r0
 800627e:	2b00      	cmp	r3, #0
 8006280:	d10b      	bne.n	800629a <VibeCheckStrobeCMD_Execute+0x76>
		{
			VibeCheckStrobe_Stop(strobe);
 8006282:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8006284:	f7ff fd4b 	bl	8005d1e <VibeCheckStrobe_Stop>
			VibeCheckShell_PutOutputString(shell, "ack");
 8006288:	4919      	ldr	r1, [pc, #100]	@ (80062f0 <VibeCheckStrobeCMD_Execute+0xcc>)
 800628a:	6838      	ldr	r0, [r7, #0]
 800628c:	f7ff fc6c 	bl	8005b68 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 8006290:	6838      	ldr	r0, [r7, #0]
 8006292:	f7ff fce9 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006296:	2301      	movs	r3, #1
 8006298:	e024      	b.n	80062e4 <VibeCheckStrobeCMD_Execute+0xc0>
		}
		else if (!strcmp(str, "set"))
 800629a:	f107 030c 	add.w	r3, r7, #12
 800629e:	4916      	ldr	r1, [pc, #88]	@ (80062f8 <VibeCheckStrobeCMD_Execute+0xd4>)
 80062a0:	4618      	mov	r0, r3
 80062a2:	f7fa f835 	bl	8000310 <strcmp>
 80062a6:	4603      	mov	r3, r0
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d108      	bne.n	80062be <VibeCheckStrobeCMD_Execute+0x9a>
		{
			if (VibeCheckStrobeCMD_Set(strobe, shell))
 80062ac:	6839      	ldr	r1, [r7, #0]
 80062ae:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80062b0:	f7ff febc 	bl	800602c <VibeCheckStrobeCMD_Set>
 80062b4:	4603      	mov	r3, r0
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d013      	beq.n	80062e2 <VibeCheckStrobeCMD_Execute+0xbe>
			{
				return 1;
 80062ba:	2301      	movs	r3, #1
 80062bc:	e012      	b.n	80062e4 <VibeCheckStrobeCMD_Execute+0xc0>
			}
		}
		else if (!strcmp(str, "get"))
 80062be:	f107 030c 	add.w	r3, r7, #12
 80062c2:	490e      	ldr	r1, [pc, #56]	@ (80062fc <VibeCheckStrobeCMD_Execute+0xd8>)
 80062c4:	4618      	mov	r0, r3
 80062c6:	f7fa f823 	bl	8000310 <strcmp>
 80062ca:	4603      	mov	r3, r0
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d108      	bne.n	80062e2 <VibeCheckStrobeCMD_Execute+0xbe>
		{
			if (VibeCheckStrobeCMD_Get(strobe, shell))
 80062d0:	6839      	ldr	r1, [r7, #0]
 80062d2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80062d4:	f7ff ff2c 	bl	8006130 <VibeCheckStrobeCMD_Get>
 80062d8:	4603      	mov	r3, r0
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d001      	beq.n	80062e2 <VibeCheckStrobeCMD_Execute+0xbe>
			{
				return 1;
 80062de:	2301      	movs	r3, #1
 80062e0:	e000      	b.n	80062e4 <VibeCheckStrobeCMD_Execute+0xc0>
			}
		}
	}

	return 0;
 80062e2:	2300      	movs	r3, #0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3750      	adds	r7, #80	@ 0x50
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}
 80062ec:	0801d804 	.word	0x0801d804
 80062f0:	0801d7ec 	.word	0x0801d7ec
 80062f4:	0801d80c 	.word	0x0801d80c
 80062f8:	0801d814 	.word	0x0801d814
 80062fc:	0801d818 	.word	0x0801d818

08006300 <ComputeSineWave>:

static const uint32_t demo_times1[] = {150,    150, 150,    150, 300,    150,    150,    300,    300,    300,    300,           300,   150,    150, 300,    150,       150, 300,    300,    150,   150,    300,        150,   150,    300,    300,    300,    300,        300,    150,   300,    150,   150,    150,    300,    150,    300,    150,    75,     75,   75,   75,  150,    150,    600};
static const float demo_freqs1[] =    {58.27,  185, 233.08, 185, 277.18, 233.08, 277.18, 369.99, 349.23, 277.18, 233.08,        0,     233.08, 185, 277.18, 233.08, 277.18, 369.99, 349.23, 51.91, 277.18, 233.08,     77.78, 311.13, 277.18, 233.08, 207.65, 0,          369.99, 415.3, 369.99, 415.3, 369.99,   0,    369.99, 466.16, 369.99, 466.16, 369.99, 0,  369.99, 0,   369.99,   0,   46.25};

static void ComputeSineWave(uint32_t* buf, uint32_t len, float amplitude)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	ed2d 8b02 	vpush	{d8}
 8006306:	b086      	sub	sp, #24
 8006308:	af00      	add	r7, sp, #0
 800630a:	60f8      	str	r0, [r7, #12]
 800630c:	60b9      	str	r1, [r7, #8]
 800630e:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint32_t i = 0; i < len; i++)
 8006312:	2300      	movs	r3, #0
 8006314:	617b      	str	r3, [r7, #20]
 8006316:	e032      	b.n	800637e <ComputeSineWave+0x7e>
		*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1.0f + amplitude * sin((float)i * 2.0f * 3.14159f / (float)len));
 8006318:	edd7 7a01 	vldr	s15, [r7, #4]
 800631c:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	ee07 3a90 	vmov	s15, r3
 8006326:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800632a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800632e:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80063a0 <ComputeSineWave+0xa0>
 8006332:	ee67 6a87 	vmul.f32	s13, s15, s14
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	ee07 3a90 	vmov	s15, r3
 800633c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006340:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006344:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8006348:	eeb0 0b47 	vmov.f64	d0, d7
 800634c:	f016 faf4 	bl	801c938 <sin>
 8006350:	eeb0 7b40 	vmov.f64	d7, d0
 8006354:	ee28 7b07 	vmul.f64	d7, d8, d7
 8006358:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800635c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006360:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 8006398 <ComputeSineWave+0x98>
 8006364:	ee27 7b06 	vmul.f64	d7, d7, d6
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	1d1a      	adds	r2, r3, #4
 800636c:	60fa      	str	r2, [r7, #12]
 800636e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8006372:	ee17 2a90 	vmov	r2, s15
 8006376:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	3301      	adds	r3, #1
 800637c:	617b      	str	r3, [r7, #20]
 800637e:	697a      	ldr	r2, [r7, #20]
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	429a      	cmp	r2, r3
 8006384:	d3c8      	bcc.n	8006318 <ComputeSineWave+0x18>
}
 8006386:	bf00      	nop
 8006388:	bf00      	nop
 800638a:	3718      	adds	r7, #24
 800638c:	46bd      	mov	sp, r7
 800638e:	ecbd 8b02 	vpop	{d8}
 8006392:	bd80      	pop	{r7, pc}
 8006394:	f3af 8000 	nop.w
 8006398:	00000000 	.word	0x00000000
 800639c:	409ffe00 	.word	0x409ffe00
 80063a0:	40490fd0 	.word	0x40490fd0

080063a4 <ComputeSquareWave>:

static void ComputeSquareWave(uint32_t* buf, uint32_t len, float amplitude)
{
 80063a4:	b480      	push	{r7}
 80063a6:	b087      	sub	sp, #28
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	60b9      	str	r1, [r7, #8]
 80063ae:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint32_t i = 0; i < len; i++)
 80063b2:	2300      	movs	r3, #0
 80063b4:	617b      	str	r3, [r7, #20]
 80063b6:	e02c      	b.n	8006412 <ComputeSquareWave+0x6e>
		if (i < len / 2)
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	085b      	lsrs	r3, r3, #1
 80063bc:	697a      	ldr	r2, [r7, #20]
 80063be:	429a      	cmp	r2, r3
 80063c0:	d212      	bcs.n	80063e8 <ComputeSquareWave+0x44>
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 + amplitude);
 80063c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80063c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80063ce:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8006428 <ComputeSquareWave+0x84>
 80063d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	1d1a      	adds	r2, r3, #4
 80063da:	60fa      	str	r2, [r7, #12]
 80063dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063e0:	ee17 2a90 	vmov	r2, s15
 80063e4:	601a      	str	r2, [r3, #0]
 80063e6:	e011      	b.n	800640c <ComputeSquareWave+0x68>
		else
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 - amplitude);
 80063e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80063f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063f4:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8006428 <ComputeSquareWave+0x84>
 80063f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	1d1a      	adds	r2, r3, #4
 8006400:	60fa      	str	r2, [r7, #12]
 8006402:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006406:	ee17 2a90 	vmov	r2, s15
 800640a:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 800640c:	697b      	ldr	r3, [r7, #20]
 800640e:	3301      	adds	r3, #1
 8006410:	617b      	str	r3, [r7, #20]
 8006412:	697a      	ldr	r2, [r7, #20]
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	429a      	cmp	r2, r3
 8006418:	d3ce      	bcc.n	80063b8 <ComputeSquareWave+0x14>
}
 800641a:	bf00      	nop
 800641c:	bf00      	nop
 800641e:	371c      	adds	r7, #28
 8006420:	46bd      	mov	sp, r7
 8006422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006426:	4770      	bx	lr
 8006428:	44fff000 	.word	0x44fff000

0800642c <ComputeSawWave>:

static void ComputeSawWave(uint32_t* buf, uint32_t len, float amplitude)
{
 800642c:	b480      	push	{r7}
 800642e:	b087      	sub	sp, #28
 8006430:	af00      	add	r7, sp, #0
 8006432:	60f8      	str	r0, [r7, #12]
 8006434:	60b9      	str	r1, [r7, #8]
 8006436:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint32_t i = 0; i < len; i++)
 800643a:	2300      	movs	r3, #0
 800643c:	617b      	str	r3, [r7, #20]
 800643e:	e052      	b.n	80064e6 <ComputeSawWave+0xba>
		if (i < len / 2)
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	085b      	lsrs	r3, r3, #1
 8006444:	697a      	ldr	r2, [r7, #20]
 8006446:	429a      	cmp	r2, r3
 8006448:	d222      	bcs.n	8006490 <ComputeSawWave+0x64>
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 + 2 * (float)i * amplitude / (float)len);
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	ee07 3a90 	vmov	s15, r3
 8006450:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006454:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8006458:	edd7 7a01 	vldr	s15, [r7, #4]
 800645c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8006460:	68bb      	ldr	r3, [r7, #8]
 8006462:	ee07 3a90 	vmov	s15, r3
 8006466:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800646a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800646e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006472:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006476:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80064fc <ComputeSawWave+0xd0>
 800647a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	1d1a      	adds	r2, r3, #4
 8006482:	60fa      	str	r2, [r7, #12]
 8006484:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006488:	ee17 2a90 	vmov	r2, s15
 800648c:	601a      	str	r2, [r3, #0]
 800648e:	e027      	b.n	80064e0 <ComputeSawWave+0xb4>
		else
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 - 2 * amplitude + 2 * (float)i * amplitude / (float)len);
 8006490:	edd7 7a01 	vldr	s15, [r7, #4]
 8006494:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006498:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800649c:	ee37 7a67 	vsub.f32	s14, s14, s15
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	ee07 3a90 	vmov	s15, r3
 80064a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064aa:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80064ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80064b2:	ee26 6aa7 	vmul.f32	s12, s13, s15
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	ee07 3a90 	vmov	s15, r3
 80064bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064c0:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80064c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064c8:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80064fc <ComputeSawWave+0xd0>
 80064cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	1d1a      	adds	r2, r3, #4
 80064d4:	60fa      	str	r2, [r7, #12]
 80064d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80064da:	ee17 2a90 	vmov	r2, s15
 80064de:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	3301      	adds	r3, #1
 80064e4:	617b      	str	r3, [r7, #20]
 80064e6:	697a      	ldr	r2, [r7, #20]
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d3a8      	bcc.n	8006440 <ComputeSawWave+0x14>
}
 80064ee:	bf00      	nop
 80064f0:	bf00      	nop
 80064f2:	371c      	adds	r7, #28
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr
 80064fc:	44fff000 	.word	0x44fff000

08006500 <ComputeTriangleWave>:

static void ComputeTriangleWave(uint32_t* buf, uint32_t len, float amplitude)
{
 8006500:	b480      	push	{r7}
 8006502:	b087      	sub	sp, #28
 8006504:	af00      	add	r7, sp, #0
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	ed87 0a01 	vstr	s0, [r7, #4]
	for (uint32_t i = 0; i < len; i++)
 800650e:	2300      	movs	r3, #0
 8006510:	617b      	str	r3, [r7, #20]
 8006512:	e082      	b.n	800661a <ComputeTriangleWave+0x11a>
		if (i < len / 4)
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	089b      	lsrs	r3, r3, #2
 8006518:	697a      	ldr	r2, [r7, #20]
 800651a:	429a      	cmp	r2, r3
 800651c:	d221      	bcs.n	8006562 <ComputeTriangleWave+0x62>
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 + 4 * i * amplitude / (float)len);
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	009b      	lsls	r3, r3, #2
 8006522:	ee07 3a90 	vmov	s15, r3
 8006526:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800652a:	edd7 7a01 	vldr	s15, [r7, #4]
 800652e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	ee07 3a90 	vmov	s15, r3
 8006538:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800653c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006540:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006544:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006548:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8006634 <ComputeTriangleWave+0x134>
 800654c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	1d1a      	adds	r2, r3, #4
 8006554:	60fa      	str	r2, [r7, #12]
 8006556:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800655a:	ee17 2a90 	vmov	r2, s15
 800655e:	601a      	str	r2, [r3, #0]
 8006560:	e058      	b.n	8006614 <ComputeTriangleWave+0x114>
		else if (i < 3 * len / 4)
 8006562:	68ba      	ldr	r2, [r7, #8]
 8006564:	4613      	mov	r3, r2
 8006566:	005b      	lsls	r3, r3, #1
 8006568:	4413      	add	r3, r2
 800656a:	089b      	lsrs	r3, r3, #2
 800656c:	697a      	ldr	r2, [r7, #20]
 800656e:	429a      	cmp	r2, r3
 8006570:	d227      	bcs.n	80065c2 <ComputeTriangleWave+0xc2>
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 + 2 * amplitude - 4 * i * amplitude / (float)len);
 8006572:	edd7 7a01 	vldr	s15, [r7, #4]
 8006576:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800657a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800657e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006582:	697b      	ldr	r3, [r7, #20]
 8006584:	009b      	lsls	r3, r3, #2
 8006586:	ee07 3a90 	vmov	s15, r3
 800658a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800658e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006592:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8006596:	68bb      	ldr	r3, [r7, #8]
 8006598:	ee07 3a90 	vmov	s15, r3
 800659c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065a0:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80065a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065a8:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8006634 <ComputeTriangleWave+0x134>
 80065ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	1d1a      	adds	r2, r3, #4
 80065b4:	60fa      	str	r2, [r7, #12]
 80065b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065ba:	ee17 2a90 	vmov	r2, s15
 80065be:	601a      	str	r2, [r3, #0]
 80065c0:	e028      	b.n	8006614 <ComputeTriangleWave+0x114>
		else
			*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE * (1 - 4 * amplitude + 4 * i * amplitude / (float)len);
 80065c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80065c6:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80065ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80065ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80065d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	009b      	lsls	r3, r3, #2
 80065da:	ee07 3a90 	vmov	s15, r3
 80065de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80065e6:	ee26 6aa7 	vmul.f32	s12, s13, s15
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	ee07 3a90 	vmov	s15, r3
 80065f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065f4:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80065f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80065fc:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8006634 <ComputeTriangleWave+0x134>
 8006600:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	1d1a      	adds	r2, r3, #4
 8006608:	60fa      	str	r2, [r7, #12]
 800660a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800660e:	ee17 2a90 	vmov	r2, s15
 8006612:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	3301      	adds	r3, #1
 8006618:	617b      	str	r3, [r7, #20]
 800661a:	697a      	ldr	r2, [r7, #20]
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	429a      	cmp	r2, r3
 8006620:	f4ff af78 	bcc.w	8006514 <ComputeTriangleWave+0x14>
}
 8006624:	bf00      	nop
 8006626:	bf00      	nop
 8006628:	371c      	adds	r7, #28
 800662a:	46bd      	mov	sp, r7
 800662c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006630:	4770      	bx	lr
 8006632:	bf00      	nop
 8006634:	44fff000 	.word	0x44fff000

08006638 <ComputeNullWave>:

static void ComputeNullWave(uint32_t* buf, uint32_t len)
{
 8006638:	b480      	push	{r7}
 800663a:	b085      	sub	sp, #20
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	6039      	str	r1, [r7, #0]
	for (uint32_t i = 0; i < len; i++)
 8006642:	2300      	movs	r3, #0
 8006644:	60fb      	str	r3, [r7, #12]
 8006646:	e008      	b.n	800665a <ComputeNullWave+0x22>
		*buf++ = 0.5f * VC_WAVE_DAC_FULL_SCALE;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	1d1a      	adds	r2, r3, #4
 800664c:	607a      	str	r2, [r7, #4]
 800664e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8006652:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	3301      	adds	r3, #1
 8006658:	60fb      	str	r3, [r7, #12]
 800665a:	68fa      	ldr	r2, [r7, #12]
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	429a      	cmp	r2, r3
 8006660:	d3f2      	bcc.n	8006648 <ComputeNullWave+0x10>
}
 8006662:	bf00      	nop
 8006664:	bf00      	nop
 8006666:	3714      	adds	r7, #20
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr

08006670 <VibeCheckWaveGen_RecomputeWave>:




static void VibeCheckWaveGen_RecomputeWave(VibeCheckWaveGen* wavegen, uint32_t* buf)
{
 8006670:	b580      	push	{r7, lr}
 8006672:	b082      	sub	sp, #8
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
 8006678:	6039      	str	r1, [r7, #0]
	if (wavegen->is_running)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006682:	2b00      	cmp	r3, #0
 8006684:	d044      	beq.n	8006710 <VibeCheckWaveGen_RecomputeWave+0xa0>
	{
		switch (wavegen->waveform)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800668c:	7e1b      	ldrb	r3, [r3, #24]
 800668e:	2b03      	cmp	r3, #3
 8006690:	d844      	bhi.n	800671c <VibeCheckWaveGen_RecomputeWave+0xac>
 8006692:	a201      	add	r2, pc, #4	@ (adr r2, 8006698 <VibeCheckWaveGen_RecomputeWave+0x28>)
 8006694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006698:	080066a9 	.word	0x080066a9
 800669c:	080066c3 	.word	0x080066c3
 80066a0:	080066dd 	.word	0x080066dd
 80066a4:	080066f7 	.word	0x080066f7
		{
		case VC_WAVE_SINE:
			ComputeSineWave(buf, VC_WAVE_BUF_LEN, wavegen->amplitude);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066ae:	edd3 7a08 	vldr	s15, [r3, #32]
 80066b2:	eeb0 0a67 	vmov.f32	s0, s15
 80066b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80066ba:	6838      	ldr	r0, [r7, #0]
 80066bc:	f7ff fe20 	bl	8006300 <ComputeSineWave>
			break;
 80066c0:	e02c      	b.n	800671c <VibeCheckWaveGen_RecomputeWave+0xac>
		case VC_WAVE_SQUARE:
			ComputeSquareWave(buf, VC_WAVE_BUF_LEN, wavegen->amplitude);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066c8:	edd3 7a08 	vldr	s15, [r3, #32]
 80066cc:	eeb0 0a67 	vmov.f32	s0, s15
 80066d0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80066d4:	6838      	ldr	r0, [r7, #0]
 80066d6:	f7ff fe65 	bl	80063a4 <ComputeSquareWave>
			break;
 80066da:	e01f      	b.n	800671c <VibeCheckWaveGen_RecomputeWave+0xac>
		case VC_WAVE_SAW:
			ComputeSawWave(buf, VC_WAVE_BUF_LEN, wavegen->amplitude);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066e2:	edd3 7a08 	vldr	s15, [r3, #32]
 80066e6:	eeb0 0a67 	vmov.f32	s0, s15
 80066ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80066ee:	6838      	ldr	r0, [r7, #0]
 80066f0:	f7ff fe9c 	bl	800642c <ComputeSawWave>
			break;
 80066f4:	e012      	b.n	800671c <VibeCheckWaveGen_RecomputeWave+0xac>
		case VC_WAVE_TRIANGLE:
			ComputeTriangleWave(buf, VC_WAVE_BUF_LEN, wavegen->amplitude);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066fc:	edd3 7a08 	vldr	s15, [r3, #32]
 8006700:	eeb0 0a67 	vmov.f32	s0, s15
 8006704:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006708:	6838      	ldr	r0, [r7, #0]
 800670a:	f7ff fef9 	bl	8006500 <ComputeTriangleWave>
			break;
 800670e:	e005      	b.n	800671c <VibeCheckWaveGen_RecomputeWave+0xac>
		}
	}
	else
	{
		ComputeNullWave(buf, VC_WAVE_BUF_LEN);
 8006710:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006714:	6838      	ldr	r0, [r7, #0]
 8006716:	f7ff ff8f 	bl	8006638 <ComputeNullWave>
	}
}
 800671a:	e7ff      	b.n	800671c <VibeCheckWaveGen_RecomputeWave+0xac>
 800671c:	bf00      	nop
 800671e:	3708      	adds	r7, #8
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <VibeCheckWaveGen_Init>:


void VibeCheckWaveGen_Init(VibeCheckWaveGen* wavegen, DAC_HandleTypeDef *hdac, TIM_HandleTypeDef* htim)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b086      	sub	sp, #24
 8006728:	af02      	add	r7, sp, #8
 800672a:	60f8      	str	r0, [r7, #12]
 800672c:	60b9      	str	r1, [r7, #8]
 800672e:	607a      	str	r2, [r7, #4]
	wavegen->hdac = hdac;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	68ba      	ldr	r2, [r7, #8]
 8006734:	605a      	str	r2, [r3, #4]
	wavegen->htim = htim;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	601a      	str	r2, [r3, #0]
	wavegen->freq_hz = 440.0f;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006742:	461a      	mov	r2, r3
 8006744:	4b44      	ldr	r3, [pc, #272]	@ (8006858 <VibeCheckWaveGen_Init+0x134>)
 8006746:	61d3      	str	r3, [r2, #28]
	wavegen->amplitude = 0.001f;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800674e:	461a      	mov	r2, r3
 8006750:	4b42      	ldr	r3, [pc, #264]	@ (800685c <VibeCheckWaveGen_Init+0x138>)
 8006752:	6213      	str	r3, [r2, #32]
	wavegen->waveform = VC_WAVE_SINE;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800675a:	2200      	movs	r2, #0
 800675c:	761a      	strb	r2, [r3, #24]

	wavegen->is_running = 0;
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006764:	461a      	mov	r2, r3
 8006766:	2300      	movs	r3, #0
 8006768:	6253      	str	r3, [r2, #36]	@ 0x24
	wavegen->is_muted = 0;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006770:	461a      	mov	r2, r3
 8006772:	2300      	movs	r3, #0
 8006774:	6293      	str	r3, [r2, #40]	@ 0x28
	wavegen->mute_button_flag = 0;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800677c:	461a      	mov	r2, r3
 800677e:	2300      	movs	r3, #0
 8006780:	62d3      	str	r3, [r2, #44]	@ 0x2c
	wavegen->time_prev_button_press = 0;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006788:	461a      	mov	r2, r3
 800678a:	2300      	movs	r3, #0
 800678c:	6313      	str	r3, [r2, #48]	@ 0x30

	wavegen->wave_ping_compute_pending = 0;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006794:	461a      	mov	r2, r3
 8006796:	2300      	movs	r3, #0
 8006798:	6093      	str	r3, [r2, #8]
	wavegen->wave_pong_compute_pending = 0;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067a0:	461a      	mov	r2, r3
 80067a2:	2300      	movs	r3, #0
 80067a4:	60d3      	str	r3, [r2, #12]
	wavegen->wave_ping_compute_ready = 0;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067ac:	461a      	mov	r2, r3
 80067ae:	2300      	movs	r3, #0
 80067b0:	6113      	str	r3, [r2, #16]
	wavegen->wave_pong_compute_ready = 0;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067b8:	461a      	mov	r2, r3
 80067ba:	2300      	movs	r3, #0
 80067bc:	6153      	str	r3, [r2, #20]

	wavegen->demo_num = 0;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067c4:	461a      	mov	r2, r3
 80067c6:	2300      	movs	r3, #0
 80067c8:	6353      	str	r3, [r2, #52]	@ 0x34

	/* set up timer registers */
	wavegen->htim->Instance->PSC = VC_WAVE_TIM_PSC - 1;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	220b      	movs	r2, #11
 80067d2:	629a      	str	r2, [r3, #40]	@ 0x28
	VibeCheckWaveGen_SetFrequency(wavegen, wavegen->freq_hz);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067da:	edd3 7a07 	vldr	s15, [r3, #28]
 80067de:	eeb0 0a67 	vmov.f32	s0, s15
 80067e2:	68f8      	ldr	r0, [r7, #12]
 80067e4:	f000 f920 	bl	8006a28 <VibeCheckWaveGen_SetFrequency>

	/* compute the initial wave (set the DAC to the midpoint to avoid noise) */
	VibeCheckWaveGen_RecomputeWave(wavegen, &wavegen->wave[0]);
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	3308      	adds	r3, #8
 80067ec:	4619      	mov	r1, r3
 80067ee:	68f8      	ldr	r0, [r7, #12]
 80067f0:	f7ff ff3e 	bl	8006670 <VibeCheckWaveGen_RecomputeWave>
	VibeCheckWaveGen_RecomputeWave(wavegen, &wavegen->wave[VC_WAVE_BUF_LEN]);
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 80067fa:	4619      	mov	r1, r3
 80067fc:	68f8      	ldr	r0, [r7, #12]
 80067fe:	f7ff ff37 	bl	8006670 <VibeCheckWaveGen_RecomputeWave>

	/* start the DAC */
	HAL_DAC_Start_DMA(wavegen->hdac, DAC_CHANNEL_1, wavegen->wave, VC_WAVE_BUF_LEN, DAC_ALIGN_12B_R);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	6858      	ldr	r0, [r3, #4]
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f103 0208 	add.w	r2, r3, #8
 800680c:	2300      	movs	r3, #0
 800680e:	9300      	str	r3, [sp, #0]
 8006810:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006814:	2100      	movs	r1, #0
 8006816:	f002 faed 	bl	8008df4 <HAL_DAC_Start_DMA>
	HAL_DAC_Start_DMA(wavegen->hdac, DAC_CHANNEL_2, wavegen->wave, VC_WAVE_BUF_LEN, DAC_ALIGN_12B_R);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	6858      	ldr	r0, [r3, #4]
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f103 0208 	add.w	r2, r3, #8
 8006824:	2300      	movs	r3, #0
 8006826:	9300      	str	r3, [sp, #0]
 8006828:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800682c:	2110      	movs	r1, #16
 800682e:	f002 fae1 	bl	8008df4 <HAL_DAC_Start_DMA>
	HAL_TIM_Base_Start(wavegen->htim);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4618      	mov	r0, r3
 8006838:	f00a ff2e 	bl	8011698 <HAL_TIM_Base_Start>

	/* un-mute the output and turn off the mute LED*/
	HAL_GPIO_WritePin(MUTE_SIGNAL_GPIO_Port, MUTE_SIGNAL_Pin, GPIO_PIN_RESET);
 800683c:	2200      	movs	r2, #0
 800683e:	2108      	movs	r1, #8
 8006840:	4807      	ldr	r0, [pc, #28]	@ (8006860 <VibeCheckWaveGen_Init+0x13c>)
 8006842:	f005 f801 	bl	800b848 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MUTE_INDICATOR_GPIO_Port, MUTE_INDICATOR_Pin, GPIO_PIN_RESET);
 8006846:	2200      	movs	r2, #0
 8006848:	2102      	movs	r1, #2
 800684a:	4805      	ldr	r0, [pc, #20]	@ (8006860 <VibeCheckWaveGen_Init+0x13c>)
 800684c:	f004 fffc 	bl	800b848 <HAL_GPIO_WritePin>
}
 8006850:	bf00      	nop
 8006852:	3710      	adds	r7, #16
 8006854:	46bd      	mov	sp, r7
 8006856:	bd80      	pop	{r7, pc}
 8006858:	43dc0000 	.word	0x43dc0000
 800685c:	3a83126f 	.word	0x3a83126f
 8006860:	58020000 	.word	0x58020000

08006864 <VibeCheckWaveGen_Update>:

void VibeCheckWaveGen_Update(VibeCheckWaveGen* wavegen)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b084      	sub	sp, #16
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
	/* call in the main loop */

	/* check the mute button */
	uint32_t time = HAL_GetTick();
 800686c:	f000 fd74 	bl	8007358 <HAL_GetTick>
 8006870:	60f8      	str	r0, [r7, #12]
	if (time - wavegen->time_prev_button_press > VC_WAVE_BUTTON_DEBOUNCE_MS && HAL_GPIO_ReadPin(MUTE_BUTTON_GPIO_Port, MUTE_BUTTON_Pin))
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800687a:	68fa      	ldr	r2, [r7, #12]
 800687c:	1ad3      	subs	r3, r2, r3
 800687e:	2bfa      	cmp	r3, #250	@ 0xfa
 8006880:	d939      	bls.n	80068f6 <VibeCheckWaveGen_Update+0x92>
 8006882:	2104      	movs	r1, #4
 8006884:	4843      	ldr	r0, [pc, #268]	@ (8006994 <VibeCheckWaveGen_Update+0x130>)
 8006886:	f004 ffc7 	bl	800b818 <HAL_GPIO_ReadPin>
 800688a:	4603      	mov	r3, r0
 800688c:	2b00      	cmp	r3, #0
 800688e:	d032      	beq.n	80068f6 <VibeCheckWaveGen_Update+0x92>

		/*
		 * the line driver seems to have some kind of slow start built in so no
		 * need to worry about pops when muting via the hardware pin
		 */
		if (wavegen->is_muted)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006898:	2b00      	cmp	r3, #0
 800689a:	d010      	beq.n	80068be <VibeCheckWaveGen_Update+0x5a>
		{
			wavegen->is_muted = 0;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068a2:	461a      	mov	r2, r3
 80068a4:	2300      	movs	r3, #0
 80068a6:	6293      	str	r3, [r2, #40]	@ 0x28
			HAL_GPIO_WritePin(MUTE_SIGNAL_GPIO_Port, MUTE_SIGNAL_Pin, GPIO_PIN_RESET);  /* un-mute the output */
 80068a8:	2200      	movs	r2, #0
 80068aa:	2108      	movs	r1, #8
 80068ac:	4839      	ldr	r0, [pc, #228]	@ (8006994 <VibeCheckWaveGen_Update+0x130>)
 80068ae:	f004 ffcb 	bl	800b848 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MUTE_INDICATOR_GPIO_Port, MUTE_INDICATOR_Pin, GPIO_PIN_RESET);  /* turn off the LED */
 80068b2:	2200      	movs	r2, #0
 80068b4:	2102      	movs	r1, #2
 80068b6:	4837      	ldr	r0, [pc, #220]	@ (8006994 <VibeCheckWaveGen_Update+0x130>)
 80068b8:	f004 ffc6 	bl	800b848 <HAL_GPIO_WritePin>
 80068bc:	e00f      	b.n	80068de <VibeCheckWaveGen_Update+0x7a>
		}
		else
		{
			wavegen->is_muted = 1;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068c4:	461a      	mov	r2, r3
 80068c6:	2301      	movs	r3, #1
 80068c8:	6293      	str	r3, [r2, #40]	@ 0x28
			HAL_GPIO_WritePin(MUTE_SIGNAL_GPIO_Port, MUTE_SIGNAL_Pin, GPIO_PIN_SET);  /* mute the output */
 80068ca:	2201      	movs	r2, #1
 80068cc:	2108      	movs	r1, #8
 80068ce:	4831      	ldr	r0, [pc, #196]	@ (8006994 <VibeCheckWaveGen_Update+0x130>)
 80068d0:	f004 ffba 	bl	800b848 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MUTE_INDICATOR_GPIO_Port, MUTE_INDICATOR_Pin, GPIO_PIN_SET);  /* turn on the LED */
 80068d4:	2201      	movs	r2, #1
 80068d6:	2102      	movs	r1, #2
 80068d8:	482e      	ldr	r0, [pc, #184]	@ (8006994 <VibeCheckWaveGen_Update+0x130>)
 80068da:	f004 ffb5 	bl	800b848 <HAL_GPIO_WritePin>
		}

		wavegen->mute_button_flag = 1;  /* can alert the shell via this flag when we press the mute button */
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068e4:	461a      	mov	r2, r3
 80068e6:	2301      	movs	r3, #1
 80068e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
		wavegen->time_prev_button_press = time;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068f0:	461a      	mov	r2, r3
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	6313      	str	r3, [r2, #48]	@ 0x30
	}

	/*
	 * to make a smooth transition between waves when a parameter is changed, change the two halves of the double buffer separately
	 */
	if (wavegen->wave_ping_compute_ready)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068fc:	691b      	ldr	r3, [r3, #16]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d00b      	beq.n	800691a <VibeCheckWaveGen_Update+0xb6>
	{
		VibeCheckWaveGen_RecomputeWave(wavegen, &wavegen->wave[0]);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	3308      	adds	r3, #8
 8006906:	4619      	mov	r1, r3
 8006908:	6878      	ldr	r0, [r7, #4]
 800690a:	f7ff feb1 	bl	8006670 <VibeCheckWaveGen_RecomputeWave>
		wavegen->wave_ping_compute_ready = 0;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006914:	461a      	mov	r2, r3
 8006916:	2300      	movs	r3, #0
 8006918:	6113      	str	r3, [r2, #16]
	}
	if (wavegen->wave_pong_compute_ready)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006920:	695b      	ldr	r3, [r3, #20]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d00c      	beq.n	8006940 <VibeCheckWaveGen_Update+0xdc>
	{
		VibeCheckWaveGen_RecomputeWave(wavegen, &wavegen->wave[VC_WAVE_BUF_LEN]);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 800692c:	4619      	mov	r1, r3
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f7ff fe9e 	bl	8006670 <VibeCheckWaveGen_RecomputeWave>
		wavegen->wave_pong_compute_ready = 0;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800693a:	461a      	mov	r2, r3
 800693c:	2300      	movs	r3, #0
 800693e:	6153      	str	r3, [r2, #20]

	/*
	 * update the sequencer
	 */
	uint32_t seq_index;
	if (Sequencer_Update(&wavegen->sequencer, time, &seq_index))
 8006940:	687a      	ldr	r2, [r7, #4]
 8006942:	f241 0338 	movw	r3, #4152	@ 0x1038
 8006946:	4413      	add	r3, r2
 8006948:	f107 0208 	add.w	r2, r7, #8
 800694c:	68f9      	ldr	r1, [r7, #12]
 800694e:	4618      	mov	r0, r3
 8006950:	f7fb fc3a 	bl	80021c8 <Sequencer_Update>
 8006954:	4603      	mov	r3, r0
 8006956:	2b00      	cmp	r3, #0
 8006958:	d017      	beq.n	800698a <VibeCheckWaveGen_Update+0x126>
	{
		VibeCheckWaveGen_SetFrequency(wavegen, wavegen->demo_num ? demo_freqs1[seq_index] : demo_freqs0[seq_index]);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006962:	2b00      	cmp	r3, #0
 8006964:	d006      	beq.n	8006974 <VibeCheckWaveGen_Update+0x110>
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	4a0b      	ldr	r2, [pc, #44]	@ (8006998 <VibeCheckWaveGen_Update+0x134>)
 800696a:	009b      	lsls	r3, r3, #2
 800696c:	4413      	add	r3, r2
 800696e:	edd3 7a00 	vldr	s15, [r3]
 8006972:	e005      	b.n	8006980 <VibeCheckWaveGen_Update+0x11c>
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	4a09      	ldr	r2, [pc, #36]	@ (800699c <VibeCheckWaveGen_Update+0x138>)
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	4413      	add	r3, r2
 800697c:	edd3 7a00 	vldr	s15, [r3]
 8006980:	eeb0 0a67 	vmov.f32	s0, s15
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f000 f84f 	bl	8006a28 <VibeCheckWaveGen_SetFrequency>
	}

}
 800698a:	bf00      	nop
 800698c:	3710      	adds	r7, #16
 800698e:	46bd      	mov	sp, r7
 8006990:	bd80      	pop	{r7, pc}
 8006992:	bf00      	nop
 8006994:	58020000 	.word	0x58020000
 8006998:	0801de1c 	.word	0x0801de1c
 800699c:	0801dd00 	.word	0x0801dd00

080069a0 <VibeCheckWaveGen_Start>:

void VibeCheckWaveGen_Start(VibeCheckWaveGen* wavegen)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
	if (!wavegen->is_running)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d111      	bne.n	80069d8 <VibeCheckWaveGen_Start+0x38>
	{
		wavegen->is_running = 1;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069ba:	461a      	mov	r2, r3
 80069bc:	2301      	movs	r3, #1
 80069be:	6253      	str	r3, [r2, #36]	@ 0x24
		wavegen->wave_ping_compute_pending = 1;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069c6:	461a      	mov	r2, r3
 80069c8:	2301      	movs	r3, #1
 80069ca:	6093      	str	r3, [r2, #8]
		wavegen->wave_pong_compute_pending = 1;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069d2:	461a      	mov	r2, r3
 80069d4:	2301      	movs	r3, #1
 80069d6:	60d3      	str	r3, [r2, #12]
	}

}
 80069d8:	bf00      	nop
 80069da:	370c      	adds	r7, #12
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <VibeCheckWaveGen_Stop>:

void VibeCheckWaveGen_Stop(VibeCheckWaveGen* wavegen)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b083      	sub	sp, #12
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
	if (wavegen->is_running)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d011      	beq.n	8006a1c <VibeCheckWaveGen_Stop+0x38>
	{
		wavegen->is_running = 0;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80069fe:	461a      	mov	r2, r3
 8006a00:	2300      	movs	r3, #0
 8006a02:	6253      	str	r3, [r2, #36]	@ 0x24
		wavegen->wave_ping_compute_pending = 1;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	6093      	str	r3, [r2, #8]
		wavegen->wave_pong_compute_pending = 1;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a16:	461a      	mov	r2, r3
 8006a18:	2301      	movs	r3, #1
 8006a1a:	60d3      	str	r3, [r2, #12]
	}
}
 8006a1c:	bf00      	nop
 8006a1e:	370c      	adds	r7, #12
 8006a20:	46bd      	mov	sp, r7
 8006a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a26:	4770      	bx	lr

08006a28 <VibeCheckWaveGen_SetFrequency>:

void VibeCheckWaveGen_SetFrequency(VibeCheckWaveGen* wavegen, float freq_hz)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b085      	sub	sp, #20
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
 8006a30:	ed87 0a00 	vstr	s0, [r7]
	if (freq_hz < VC_WAVE_MIN_FREQ_HZ)
 8006a34:	edd7 7a00 	vldr	s15, [r7]
 8006a38:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a40:	d502      	bpl.n	8006a48 <VibeCheckWaveGen_SetFrequency+0x20>
		freq_hz = VC_WAVE_MIN_FREQ_HZ;
 8006a42:	f04f 0300 	mov.w	r3, #0
 8006a46:	603b      	str	r3, [r7, #0]
	if (freq_hz > VC_WAVE_MAX_FREQ_HZ)
 8006a48:	edd7 7a00 	vldr	s15, [r7]
 8006a4c:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8006ac8 <VibeCheckWaveGen_SetFrequency+0xa0>
 8006a50:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006a54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a58:	dd01      	ble.n	8006a5e <VibeCheckWaveGen_SetFrequency+0x36>
		freq_hz = VC_WAVE_MAX_FREQ_HZ;
 8006a5a:	4b1c      	ldr	r3, [pc, #112]	@ (8006acc <VibeCheckWaveGen_SetFrequency+0xa4>)
 8006a5c:	603b      	str	r3, [r7, #0]

	uint32_t arr = VC_WAVE_TIM_COUNTS_PER_SECOND / (VC_WAVE_BUF_LEN * freq_hz) - 1;
 8006a5e:	edd7 7a00 	vldr	s15, [r7]
 8006a62:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8006ad0 <VibeCheckWaveGen_SetFrequency+0xa8>
 8006a66:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006a6a:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8006ad4 <VibeCheckWaveGen_SetFrequency+0xac>
 8006a6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006a7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a7e:	ee17 3a90 	vmov	r3, s15
 8006a82:	60fb      	str	r3, [r7, #12]
	wavegen->freq_hz = VC_WAVE_TIM_COUNTS_PER_SECOND / ((float)arr + 1.0f) / VC_WAVE_BUF_LEN;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	ee07 3a90 	vmov	s15, r3
 8006a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a92:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006a96:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8006ad4 <VibeCheckWaveGen_SetFrequency+0xac>
 8006a9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a9e:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8006ad0 <VibeCheckWaveGen_SetFrequency+0xa8>
 8006aa2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006aac:	edc3 7a07 	vstr	s15, [r3, #28]
	wavegen->htim->Instance->ARR = arr;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	68fa      	ldr	r2, [r7, #12]
 8006ab8:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006aba:	bf00      	nop
 8006abc:	3714      	adds	r7, #20
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr
 8006ac6:	bf00      	nop
 8006ac8:	46989600 	.word	0x46989600
 8006acc:	46989600 	.word	0x46989600
 8006ad0:	44000000 	.word	0x44000000
 8006ad4:	4b989680 	.word	0x4b989680

08006ad8 <VibeCheckWaveGen_GetFrequency>:

float VibeCheckWaveGen_GetFrequency(VibeCheckWaveGen* wavegen)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b083      	sub	sp, #12
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
	return wavegen->freq_hz;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ae6:	69db      	ldr	r3, [r3, #28]
 8006ae8:	ee07 3a90 	vmov	s15, r3
}
 8006aec:	eeb0 0a67 	vmov.f32	s0, s15
 8006af0:	370c      	adds	r7, #12
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr

08006afa <VibeCheckWaveGen_SetAmplitude>:

void VibeCheckWaveGen_SetAmplitude(VibeCheckWaveGen* wavegen, float amplitude)
{
 8006afa:	b480      	push	{r7}
 8006afc:	b083      	sub	sp, #12
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
 8006b02:	ed87 0a00 	vstr	s0, [r7]
	if (amplitude < 0.0f)
 8006b06:	edd7 7a00 	vldr	s15, [r7]
 8006b0a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b12:	d502      	bpl.n	8006b1a <VibeCheckWaveGen_SetAmplitude+0x20>
		amplitude = 0.0f;
 8006b14:	f04f 0300 	mov.w	r3, #0
 8006b18:	603b      	str	r3, [r7, #0]
	if (amplitude > 1.0f)
 8006b1a:	edd7 7a00 	vldr	s15, [r7]
 8006b1e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006b22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b2a:	dd02      	ble.n	8006b32 <VibeCheckWaveGen_SetAmplitude+0x38>
		amplitude = 1.0f;
 8006b2c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8006b30:	603b      	str	r3, [r7, #0]

	wavegen->amplitude = amplitude;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b38:	461a      	mov	r2, r3
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	6213      	str	r3, [r2, #32]
	wavegen->wave_ping_compute_pending = 1;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b44:	461a      	mov	r2, r3
 8006b46:	2301      	movs	r3, #1
 8006b48:	6093      	str	r3, [r2, #8]
	wavegen->wave_pong_compute_pending = 1;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b50:	461a      	mov	r2, r3
 8006b52:	2301      	movs	r3, #1
 8006b54:	60d3      	str	r3, [r2, #12]
}
 8006b56:	bf00      	nop
 8006b58:	370c      	adds	r7, #12
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b60:	4770      	bx	lr

08006b62 <VibeCheckWaveGen_GetAmplitude>:

float VibeCheckWaveGen_GetAmplitude(VibeCheckWaveGen* wavegen)
{
 8006b62:	b480      	push	{r7}
 8006b64:	b083      	sub	sp, #12
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
	return wavegen->amplitude;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b70:	6a1b      	ldr	r3, [r3, #32]
 8006b72:	ee07 3a90 	vmov	s15, r3
}
 8006b76:	eeb0 0a67 	vmov.f32	s0, s15
 8006b7a:	370c      	adds	r7, #12
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <VibeCheckWaveGen_SetWaveform>:

void VibeCheckWaveGen_SetWaveform(VibeCheckWaveGen* wavegen, VibeCheckWaveGen_Waveform waveform)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b083      	sub	sp, #12
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	460b      	mov	r3, r1
 8006b8e:	70fb      	strb	r3, [r7, #3]
	wavegen->waveform = waveform;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b96:	461a      	mov	r2, r3
 8006b98:	78fb      	ldrb	r3, [r7, #3]
 8006b9a:	7613      	strb	r3, [r2, #24]
	wavegen->wave_ping_compute_pending = 1;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	6093      	str	r3, [r2, #8]
	wavegen->wave_pong_compute_pending = 1;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bae:	461a      	mov	r2, r3
 8006bb0:	2301      	movs	r3, #1
 8006bb2:	60d3      	str	r3, [r2, #12]
}
 8006bb4:	bf00      	nop
 8006bb6:	370c      	adds	r7, #12
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr

08006bc0 <VibeCheckWaveGen_GetWaveform>:

VibeCheckWaveGen_Waveform VibeCheckWaveGen_GetWaveform(VibeCheckWaveGen* wavegen)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b083      	sub	sp, #12
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
	return wavegen->waveform;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bce:	7e1b      	ldrb	r3, [r3, #24]
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	370c      	adds	r7, #12
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <VibeCheckWaveGen_WasMuteButtonPressed>:

uint32_t VibeCheckWaveGen_WasMuteButtonPressed(VibeCheckWaveGen* wavegen, uint32_t* is_muted)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	6039      	str	r1, [r7, #0]
	if (wavegen->mute_button_flag)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d00d      	beq.n	8006c0e <VibeCheckWaveGen_WasMuteButtonPressed+0x32>
	{
		wavegen->mute_button_flag = 0;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bf8:	461a      	mov	r2, r3
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	62d3      	str	r3, [r2, #44]	@ 0x2c
		*is_muted = wavegen->is_muted;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c04:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	601a      	str	r2, [r3, #0]
		return 1;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	e000      	b.n	8006c10 <VibeCheckWaveGen_WasMuteButtonPressed+0x34>
	}

	return 0;
 8006c0e:	2300      	movs	r3, #0
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	370c      	adds	r7, #12
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <VibeCheckWaveGen_DMAHalfCpltCallback>:


/* keeps track of which end of the double buffer to compute when updating the wave */
void VibeCheckWaveGen_DMAHalfCpltCallback(VibeCheckWaveGen* wavegen)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b083      	sub	sp, #12
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
	if (wavegen->wave_ping_compute_pending)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c2a:	689b      	ldr	r3, [r3, #8]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d00b      	beq.n	8006c48 <VibeCheckWaveGen_DMAHalfCpltCallback+0x2c>
	{
		wavegen->wave_ping_compute_pending = 0;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c36:	461a      	mov	r2, r3
 8006c38:	2300      	movs	r3, #0
 8006c3a:	6093      	str	r3, [r2, #8]
		wavegen->wave_ping_compute_ready = 1;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c42:	461a      	mov	r2, r3
 8006c44:	2301      	movs	r3, #1
 8006c46:	6113      	str	r3, [r2, #16]
	}
}
 8006c48:	bf00      	nop
 8006c4a:	370c      	adds	r7, #12
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <VibeCheckWaveGen_DMACpltCallback>:

void VibeCheckWaveGen_DMACpltCallback(VibeCheckWaveGen* wavegen)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
	if (wavegen->wave_pong_compute_pending)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c62:	68db      	ldr	r3, [r3, #12]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d00b      	beq.n	8006c80 <VibeCheckWaveGen_DMACpltCallback+0x2c>
	{
		wavegen->wave_pong_compute_pending = 0;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c6e:	461a      	mov	r2, r3
 8006c70:	2300      	movs	r3, #0
 8006c72:	60d3      	str	r3, [r2, #12]
		wavegen->wave_pong_compute_ready = 1;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c7a:	461a      	mov	r2, r3
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	6153      	str	r3, [r2, #20]
	}
}
 8006c80:	bf00      	nop
 8006c82:	370c      	adds	r7, #12
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr

08006c8c <VibeCheckWaveGen_StartDemo>:



void VibeCheckWaveGen_StartDemo(VibeCheckWaveGen* wavegen)
{
 8006c8c:	b590      	push	{r4, r7, lr}
 8006c8e:	b083      	sub	sp, #12
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
	Sequencer_Init(&wavegen->sequencer);
 8006c94:	687a      	ldr	r2, [r7, #4]
 8006c96:	f241 0338 	movw	r3, #4152	@ 0x1038
 8006c9a:	4413      	add	r3, r2
 8006c9c:	4618      	mov	r0, r3
 8006c9e:	f7fb fa61 	bl	8002164 <Sequencer_Init>
	if (wavegen->demo_num)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ca8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d009      	beq.n	8006cc2 <VibeCheckWaveGen_StartDemo+0x36>
		Sequencer_SetSequence(&wavegen->sequencer, demo_times0, sizeof(demo_times0) / sizeof(demo_times0[0]), 1);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	f241 0038 	movw	r0, #4152	@ 0x1038
 8006cb4:	4418      	add	r0, r3
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	221a      	movs	r2, #26
 8006cba:	4916      	ldr	r1, [pc, #88]	@ (8006d14 <VibeCheckWaveGen_StartDemo+0x88>)
 8006cbc:	f7fb fa6e 	bl	800219c <Sequencer_SetSequence>
 8006cc0:	e008      	b.n	8006cd4 <VibeCheckWaveGen_StartDemo+0x48>
	else
		Sequencer_SetSequence(&wavegen->sequencer, demo_times1, sizeof(demo_times1) / sizeof(demo_times1[0]), 1);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f241 0038 	movw	r0, #4152	@ 0x1038
 8006cc8:	4418      	add	r0, r3
 8006cca:	2301      	movs	r3, #1
 8006ccc:	222d      	movs	r2, #45	@ 0x2d
 8006cce:	4912      	ldr	r1, [pc, #72]	@ (8006d18 <VibeCheckWaveGen_StartDemo+0x8c>)
 8006cd0:	f7fb fa64 	bl	800219c <Sequencer_SetSequence>
	wavegen->demo_num = !wavegen->demo_num;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	bf0c      	ite	eq
 8006ce0:	2301      	moveq	r3, #1
 8006ce2:	2300      	movne	r3, #0
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cee:	635a      	str	r2, [r3, #52]	@ 0x34
	Sequencer_Start(&wavegen->sequencer, HAL_GetTick());
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f241 0438 	movw	r4, #4152	@ 0x1038
 8006cf6:	441c      	add	r4, r3
 8006cf8:	f000 fb2e 	bl	8007358 <HAL_GetTick>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	4619      	mov	r1, r3
 8006d00:	4620      	mov	r0, r4
 8006d02:	f7fb faa3 	bl	800224c <Sequencer_Start>
	VibeCheckWaveGen_Start(wavegen);
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f7ff fe4a 	bl	80069a0 <VibeCheckWaveGen_Start>
}
 8006d0c:	bf00      	nop
 8006d0e:	370c      	adds	r7, #12
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd90      	pop	{r4, r7, pc}
 8006d14:	0801dc98 	.word	0x0801dc98
 8006d18:	0801dd68 	.word	0x0801dd68

08006d1c <VibeCheckWaveGen_StopDemo>:

void VibeCheckWaveGen_StopDemo(VibeCheckWaveGen* wavegen)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b082      	sub	sp, #8
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
	VibeCheckWaveGen_Stop(wavegen);
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f7ff fe5d 	bl	80069e4 <VibeCheckWaveGen_Stop>
	Sequencer_Stop(&wavegen->sequencer);
 8006d2a:	687a      	ldr	r2, [r7, #4]
 8006d2c:	f241 0338 	movw	r3, #4152	@ 0x1038
 8006d30:	4413      	add	r3, r2
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7fb fa9e 	bl	8002274 <Sequencer_Stop>
}
 8006d38:	bf00      	nop
 8006d3a:	3708      	adds	r7, #8
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}

08006d40 <VibeCheckWaveGenCMD_Set>:
*/



static uint32_t VibeCheckWaveGenCMD_Set(VibeCheckWaveGen* wavegen, VibeCheckShell* shell)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b094      	sub	sp, #80	@ 0x50
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006d4a:	f107 0310 	add.w	r3, r7, #16
 8006d4e:	2240      	movs	r2, #64	@ 0x40
 8006d50:	4619      	mov	r1, r3
 8006d52:	6838      	ldr	r0, [r7, #0]
 8006d54:	f7fe fde8 	bl	8005928 <VibeCheckShell_GetNextString>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	f000 80b0 	beq.w	8006ec0 <VibeCheckWaveGenCMD_Set+0x180>
	{
		if (!strcmp(str, "frequency"))
 8006d60:	f107 0310 	add.w	r3, r7, #16
 8006d64:	4959      	ldr	r1, [pc, #356]	@ (8006ecc <VibeCheckWaveGenCMD_Set+0x18c>)
 8006d66:	4618      	mov	r0, r3
 8006d68:	f7f9 fad2 	bl	8000310 <strcmp>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d119      	bne.n	8006da6 <VibeCheckWaveGenCMD_Set+0x66>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 8006d72:	f107 030c 	add.w	r3, r7, #12
 8006d76:	4619      	mov	r1, r3
 8006d78:	6838      	ldr	r0, [r7, #0]
 8006d7a:	f7fe fe69 	bl	8005a50 <VibeCheckShell_GetNextFloat>
 8006d7e:	4603      	mov	r3, r0
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	f000 809d 	beq.w	8006ec0 <VibeCheckWaveGenCMD_Set+0x180>
			{
				VibeCheckWaveGen_SetFrequency(wavegen, val);
 8006d86:	edd7 7a03 	vldr	s15, [r7, #12]
 8006d8a:	eeb0 0a67 	vmov.f32	s0, s15
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f7ff fe4a 	bl	8006a28 <VibeCheckWaveGen_SetFrequency>
				VibeCheckShell_PutOutputString(shell, "ack");
 8006d94:	494e      	ldr	r1, [pc, #312]	@ (8006ed0 <VibeCheckWaveGenCMD_Set+0x190>)
 8006d96:	6838      	ldr	r0, [r7, #0]
 8006d98:	f7fe fee6 	bl	8005b68 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8006d9c:	6838      	ldr	r0, [r7, #0]
 8006d9e:	f7fe ff63 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8006da2:	2301      	movs	r3, #1
 8006da4:	e08d      	b.n	8006ec2 <VibeCheckWaveGenCMD_Set+0x182>
			}
		}
		else if (!strcmp(str, "amplitude"))
 8006da6:	f107 0310 	add.w	r3, r7, #16
 8006daa:	494a      	ldr	r1, [pc, #296]	@ (8006ed4 <VibeCheckWaveGenCMD_Set+0x194>)
 8006dac:	4618      	mov	r0, r3
 8006dae:	f7f9 faaf 	bl	8000310 <strcmp>
 8006db2:	4603      	mov	r3, r0
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d118      	bne.n	8006dea <VibeCheckWaveGenCMD_Set+0xaa>
		{
			float val;
			if (VibeCheckShell_GetNextFloat(shell, &val))
 8006db8:	f107 0308 	add.w	r3, r7, #8
 8006dbc:	4619      	mov	r1, r3
 8006dbe:	6838      	ldr	r0, [r7, #0]
 8006dc0:	f7fe fe46 	bl	8005a50 <VibeCheckShell_GetNextFloat>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d07a      	beq.n	8006ec0 <VibeCheckWaveGenCMD_Set+0x180>
			{
				VibeCheckWaveGen_SetAmplitude(wavegen, val);
 8006dca:	edd7 7a02 	vldr	s15, [r7, #8]
 8006dce:	eeb0 0a67 	vmov.f32	s0, s15
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f7ff fe91 	bl	8006afa <VibeCheckWaveGen_SetAmplitude>
				VibeCheckShell_PutOutputString(shell, "ack");
 8006dd8:	493d      	ldr	r1, [pc, #244]	@ (8006ed0 <VibeCheckWaveGenCMD_Set+0x190>)
 8006dda:	6838      	ldr	r0, [r7, #0]
 8006ddc:	f7fe fec4 	bl	8005b68 <VibeCheckShell_PutOutputString>
				VibeCheckShell_PutOutputDelimiter(shell);
 8006de0:	6838      	ldr	r0, [r7, #0]
 8006de2:	f7fe ff41 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
				return 1;
 8006de6:	2301      	movs	r3, #1
 8006de8:	e06b      	b.n	8006ec2 <VibeCheckWaveGenCMD_Set+0x182>
			}
		}
		else if (!strcmp(str, "waveform"))
 8006dea:	f107 0310 	add.w	r3, r7, #16
 8006dee:	493a      	ldr	r1, [pc, #232]	@ (8006ed8 <VibeCheckWaveGenCMD_Set+0x198>)
 8006df0:	4618      	mov	r0, r3
 8006df2:	f7f9 fa8d 	bl	8000310 <strcmp>
 8006df6:	4603      	mov	r3, r0
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d161      	bne.n	8006ec0 <VibeCheckWaveGenCMD_Set+0x180>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006dfc:	f107 0310 	add.w	r3, r7, #16
 8006e00:	2240      	movs	r2, #64	@ 0x40
 8006e02:	4619      	mov	r1, r3
 8006e04:	6838      	ldr	r0, [r7, #0]
 8006e06:	f7fe fd8f 	bl	8005928 <VibeCheckShell_GetNextString>
 8006e0a:	4603      	mov	r3, r0
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d057      	beq.n	8006ec0 <VibeCheckWaveGenCMD_Set+0x180>
			{
				if (!strcmp(str, "sine"))
 8006e10:	f107 0310 	add.w	r3, r7, #16
 8006e14:	4931      	ldr	r1, [pc, #196]	@ (8006edc <VibeCheckWaveGenCMD_Set+0x19c>)
 8006e16:	4618      	mov	r0, r3
 8006e18:	f7f9 fa7a 	bl	8000310 <strcmp>
 8006e1c:	4603      	mov	r3, r0
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d10c      	bne.n	8006e3c <VibeCheckWaveGenCMD_Set+0xfc>
				{
					VibeCheckWaveGen_SetWaveform(wavegen, VC_WAVE_SINE);
 8006e22:	2100      	movs	r1, #0
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f7ff fead 	bl	8006b84 <VibeCheckWaveGen_SetWaveform>
					VibeCheckShell_PutOutputString(shell, "ack");
 8006e2a:	4929      	ldr	r1, [pc, #164]	@ (8006ed0 <VibeCheckWaveGenCMD_Set+0x190>)
 8006e2c:	6838      	ldr	r0, [r7, #0]
 8006e2e:	f7fe fe9b 	bl	8005b68 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8006e32:	6838      	ldr	r0, [r7, #0]
 8006e34:	f7fe ff18 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8006e38:	2301      	movs	r3, #1
 8006e3a:	e042      	b.n	8006ec2 <VibeCheckWaveGenCMD_Set+0x182>
				}
				else if (!strcmp(str, "square"))
 8006e3c:	f107 0310 	add.w	r3, r7, #16
 8006e40:	4927      	ldr	r1, [pc, #156]	@ (8006ee0 <VibeCheckWaveGenCMD_Set+0x1a0>)
 8006e42:	4618      	mov	r0, r3
 8006e44:	f7f9 fa64 	bl	8000310 <strcmp>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d10c      	bne.n	8006e68 <VibeCheckWaveGenCMD_Set+0x128>
				{
					VibeCheckWaveGen_SetWaveform(wavegen, VC_WAVE_SQUARE);
 8006e4e:	2101      	movs	r1, #1
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f7ff fe97 	bl	8006b84 <VibeCheckWaveGen_SetWaveform>
					VibeCheckShell_PutOutputString(shell, "ack");
 8006e56:	491e      	ldr	r1, [pc, #120]	@ (8006ed0 <VibeCheckWaveGenCMD_Set+0x190>)
 8006e58:	6838      	ldr	r0, [r7, #0]
 8006e5a:	f7fe fe85 	bl	8005b68 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8006e5e:	6838      	ldr	r0, [r7, #0]
 8006e60:	f7fe ff02 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8006e64:	2301      	movs	r3, #1
 8006e66:	e02c      	b.n	8006ec2 <VibeCheckWaveGenCMD_Set+0x182>
				}
				else if (!strcmp(str, "saw"))
 8006e68:	f107 0310 	add.w	r3, r7, #16
 8006e6c:	491d      	ldr	r1, [pc, #116]	@ (8006ee4 <VibeCheckWaveGenCMD_Set+0x1a4>)
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f7f9 fa4e 	bl	8000310 <strcmp>
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d10c      	bne.n	8006e94 <VibeCheckWaveGenCMD_Set+0x154>
				{
					VibeCheckWaveGen_SetWaveform(wavegen, VC_WAVE_SAW);
 8006e7a:	2102      	movs	r1, #2
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f7ff fe81 	bl	8006b84 <VibeCheckWaveGen_SetWaveform>
					VibeCheckShell_PutOutputString(shell, "ack");
 8006e82:	4913      	ldr	r1, [pc, #76]	@ (8006ed0 <VibeCheckWaveGenCMD_Set+0x190>)
 8006e84:	6838      	ldr	r0, [r7, #0]
 8006e86:	f7fe fe6f 	bl	8005b68 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8006e8a:	6838      	ldr	r0, [r7, #0]
 8006e8c:	f7fe feec 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e016      	b.n	8006ec2 <VibeCheckWaveGenCMD_Set+0x182>
				}
				else if (!strcmp(str, "triangle"))
 8006e94:	f107 0310 	add.w	r3, r7, #16
 8006e98:	4913      	ldr	r1, [pc, #76]	@ (8006ee8 <VibeCheckWaveGenCMD_Set+0x1a8>)
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f7f9 fa38 	bl	8000310 <strcmp>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d10c      	bne.n	8006ec0 <VibeCheckWaveGenCMD_Set+0x180>
				{
					VibeCheckWaveGen_SetWaveform(wavegen, VC_WAVE_TRIANGLE);
 8006ea6:	2103      	movs	r1, #3
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f7ff fe6b 	bl	8006b84 <VibeCheckWaveGen_SetWaveform>
					VibeCheckShell_PutOutputString(shell, "ack");
 8006eae:	4908      	ldr	r1, [pc, #32]	@ (8006ed0 <VibeCheckWaveGenCMD_Set+0x190>)
 8006eb0:	6838      	ldr	r0, [r7, #0]
 8006eb2:	f7fe fe59 	bl	8005b68 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8006eb6:	6838      	ldr	r0, [r7, #0]
 8006eb8:	f7fe fed6 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	e000      	b.n	8006ec2 <VibeCheckWaveGenCMD_Set+0x182>
				}
			}
		}
	}

	return 0;
 8006ec0:	2300      	movs	r3, #0
}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	3750      	adds	r7, #80	@ 0x50
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	bf00      	nop
 8006ecc:	0801d81c 	.word	0x0801d81c
 8006ed0:	0801d828 	.word	0x0801d828
 8006ed4:	0801d82c 	.word	0x0801d82c
 8006ed8:	0801d838 	.word	0x0801d838
 8006edc:	0801d844 	.word	0x0801d844
 8006ee0:	0801d84c 	.word	0x0801d84c
 8006ee4:	0801d854 	.word	0x0801d854
 8006ee8:	0801d858 	.word	0x0801d858

08006eec <VibeCheckWaveGenCMD_Get>:

static uint32_t VibeCheckWaveGenCMD_Get(VibeCheckWaveGen* wavegen, VibeCheckShell* shell)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b092      	sub	sp, #72	@ 0x48
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	6039      	str	r1, [r7, #0]
	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8006ef6:	f107 0308 	add.w	r3, r7, #8
 8006efa:	2240      	movs	r2, #64	@ 0x40
 8006efc:	4619      	mov	r1, r3
 8006efe:	6838      	ldr	r0, [r7, #0]
 8006f00:	f7fe fd12 	bl	8005928 <VibeCheckShell_GetNextString>
 8006f04:	4603      	mov	r3, r0
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d077      	beq.n	8006ffa <VibeCheckWaveGenCMD_Get+0x10e>
	{
		if (!strcmp(str, "frequency"))
 8006f0a:	f107 0308 	add.w	r3, r7, #8
 8006f0e:	493d      	ldr	r1, [pc, #244]	@ (8007004 <VibeCheckWaveGenCMD_Get+0x118>)
 8006f10:	4618      	mov	r0, r3
 8006f12:	f7f9 f9fd 	bl	8000310 <strcmp>
 8006f16:	4603      	mov	r3, r0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d115      	bne.n	8006f48 <VibeCheckWaveGenCMD_Get+0x5c>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 8006f1c:	493a      	ldr	r1, [pc, #232]	@ (8007008 <VibeCheckWaveGenCMD_Get+0x11c>)
 8006f1e:	6838      	ldr	r0, [r7, #0]
 8006f20:	f7fe fe22 	bl	8005b68 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8006f24:	6838      	ldr	r0, [r7, #0]
 8006f26:	f7fe fe91 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckWaveGen_GetFrequency(wavegen));
 8006f2a:	6878      	ldr	r0, [r7, #4]
 8006f2c:	f7ff fdd4 	bl	8006ad8 <VibeCheckWaveGen_GetFrequency>
 8006f30:	eef0 7a40 	vmov.f32	s15, s0
 8006f34:	eeb0 0a67 	vmov.f32	s0, s15
 8006f38:	6838      	ldr	r0, [r7, #0]
 8006f3a:	f7fe fe69 	bl	8005c10 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 8006f3e:	6838      	ldr	r0, [r7, #0]
 8006f40:	f7fe fe92 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006f44:	2301      	movs	r3, #1
 8006f46:	e059      	b.n	8006ffc <VibeCheckWaveGenCMD_Get+0x110>
		}
		else if (!strcmp(str, "amplitude"))
 8006f48:	f107 0308 	add.w	r3, r7, #8
 8006f4c:	492f      	ldr	r1, [pc, #188]	@ (800700c <VibeCheckWaveGenCMD_Get+0x120>)
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f7f9 f9de 	bl	8000310 <strcmp>
 8006f54:	4603      	mov	r3, r0
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d115      	bne.n	8006f86 <VibeCheckWaveGenCMD_Get+0x9a>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 8006f5a:	492b      	ldr	r1, [pc, #172]	@ (8007008 <VibeCheckWaveGenCMD_Get+0x11c>)
 8006f5c:	6838      	ldr	r0, [r7, #0]
 8006f5e:	f7fe fe03 	bl	8005b68 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8006f62:	6838      	ldr	r0, [r7, #0]
 8006f64:	f7fe fe72 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
			VibeCheckShell_PutOutputFloat(shell, VibeCheckWaveGen_GetAmplitude(wavegen));
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f7ff fdfa 	bl	8006b62 <VibeCheckWaveGen_GetAmplitude>
 8006f6e:	eef0 7a40 	vmov.f32	s15, s0
 8006f72:	eeb0 0a67 	vmov.f32	s0, s15
 8006f76:	6838      	ldr	r0, [r7, #0]
 8006f78:	f7fe fe4a 	bl	8005c10 <VibeCheckShell_PutOutputFloat>
			VibeCheckShell_PutOutputDelimiter(shell);
 8006f7c:	6838      	ldr	r0, [r7, #0]
 8006f7e:	f7fe fe73 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006f82:	2301      	movs	r3, #1
 8006f84:	e03a      	b.n	8006ffc <VibeCheckWaveGenCMD_Get+0x110>
		}
		else if (!strcmp(str, "waveform"))
 8006f86:	f107 0308 	add.w	r3, r7, #8
 8006f8a:	4921      	ldr	r1, [pc, #132]	@ (8007010 <VibeCheckWaveGenCMD_Get+0x124>)
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	f7f9 f9bf 	bl	8000310 <strcmp>
 8006f92:	4603      	mov	r3, r0
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d130      	bne.n	8006ffa <VibeCheckWaveGenCMD_Get+0x10e>
		{
			VibeCheckShell_PutOutputString(shell, "ack");
 8006f98:	491b      	ldr	r1, [pc, #108]	@ (8007008 <VibeCheckWaveGenCMD_Get+0x11c>)
 8006f9a:	6838      	ldr	r0, [r7, #0]
 8006f9c:	f7fe fde4 	bl	8005b68 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputSeparator(shell);
 8006fa0:	6838      	ldr	r0, [r7, #0]
 8006fa2:	f7fe fe53 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
			switch (VibeCheckWaveGen_GetWaveform(wavegen))
 8006fa6:	6878      	ldr	r0, [r7, #4]
 8006fa8:	f7ff fe0a 	bl	8006bc0 <VibeCheckWaveGen_GetWaveform>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b03      	cmp	r3, #3
 8006fb0:	d81e      	bhi.n	8006ff0 <VibeCheckWaveGenCMD_Get+0x104>
 8006fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8006fb8 <VibeCheckWaveGenCMD_Get+0xcc>)
 8006fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fb8:	08006fc9 	.word	0x08006fc9
 8006fbc:	08006fd3 	.word	0x08006fd3
 8006fc0:	08006fdd 	.word	0x08006fdd
 8006fc4:	08006fe7 	.word	0x08006fe7
			{
			case VC_WAVE_SINE:
				VibeCheckShell_PutOutputString(shell, "sine");
 8006fc8:	4912      	ldr	r1, [pc, #72]	@ (8007014 <VibeCheckWaveGenCMD_Get+0x128>)
 8006fca:	6838      	ldr	r0, [r7, #0]
 8006fcc:	f7fe fdcc 	bl	8005b68 <VibeCheckShell_PutOutputString>
				break;
 8006fd0:	e00e      	b.n	8006ff0 <VibeCheckWaveGenCMD_Get+0x104>
			case VC_WAVE_SQUARE:
				VibeCheckShell_PutOutputString(shell, "square");
 8006fd2:	4911      	ldr	r1, [pc, #68]	@ (8007018 <VibeCheckWaveGenCMD_Get+0x12c>)
 8006fd4:	6838      	ldr	r0, [r7, #0]
 8006fd6:	f7fe fdc7 	bl	8005b68 <VibeCheckShell_PutOutputString>
				break;
 8006fda:	e009      	b.n	8006ff0 <VibeCheckWaveGenCMD_Get+0x104>
			case VC_WAVE_SAW:
				VibeCheckShell_PutOutputString(shell, "saw");
 8006fdc:	490f      	ldr	r1, [pc, #60]	@ (800701c <VibeCheckWaveGenCMD_Get+0x130>)
 8006fde:	6838      	ldr	r0, [r7, #0]
 8006fe0:	f7fe fdc2 	bl	8005b68 <VibeCheckShell_PutOutputString>
				break;
 8006fe4:	e004      	b.n	8006ff0 <VibeCheckWaveGenCMD_Get+0x104>
			case VC_WAVE_TRIANGLE:
				VibeCheckShell_PutOutputString(shell, "triangle");
 8006fe6:	490e      	ldr	r1, [pc, #56]	@ (8007020 <VibeCheckWaveGenCMD_Get+0x134>)
 8006fe8:	6838      	ldr	r0, [r7, #0]
 8006fea:	f7fe fdbd 	bl	8005b68 <VibeCheckShell_PutOutputString>
				break;
 8006fee:	bf00      	nop
			}
			VibeCheckShell_PutOutputDelimiter(shell);
 8006ff0:	6838      	ldr	r0, [r7, #0]
 8006ff2:	f7fe fe39 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e000      	b.n	8006ffc <VibeCheckWaveGenCMD_Get+0x110>
		}
	}

	return 0;
 8006ffa:	2300      	movs	r3, #0
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	3748      	adds	r7, #72	@ 0x48
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}
 8007004:	0801d81c 	.word	0x0801d81c
 8007008:	0801d828 	.word	0x0801d828
 800700c:	0801d82c 	.word	0x0801d82c
 8007010:	0801d838 	.word	0x0801d838
 8007014:	0801d844 	.word	0x0801d844
 8007018:	0801d84c 	.word	0x0801d84c
 800701c:	0801d854 	.word	0x0801d854
 8007020:	0801d858 	.word	0x0801d858

08007024 <VibeCheckWaveGenCMD_Execute>:


uint32_t VibeCheckWaveGenCMD_Execute(void* obj, VibeCheckShell* shell)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b094      	sub	sp, #80	@ 0x50
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	6039      	str	r1, [r7, #0]
	VibeCheckWaveGen* wavegen = (VibeCheckWaveGen*)obj;
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	64fb      	str	r3, [r7, #76]	@ 0x4c

	char str[VC_SHELL_MAX_TOKEN_LEN];
	if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 8007032:	f107 030c 	add.w	r3, r7, #12
 8007036:	2240      	movs	r2, #64	@ 0x40
 8007038:	4619      	mov	r1, r3
 800703a:	6838      	ldr	r0, [r7, #0]
 800703c:	f7fe fc74 	bl	8005928 <VibeCheckShell_GetNextString>
 8007040:	4603      	mov	r3, r0
 8007042:	2b00      	cmp	r3, #0
 8007044:	f000 808b 	beq.w	800715e <VibeCheckWaveGenCMD_Execute+0x13a>
	{
		if (!strcmp(str, "start"))
 8007048:	f107 030c 	add.w	r3, r7, #12
 800704c:	4946      	ldr	r1, [pc, #280]	@ (8007168 <VibeCheckWaveGenCMD_Execute+0x144>)
 800704e:	4618      	mov	r0, r3
 8007050:	f7f9 f95e 	bl	8000310 <strcmp>
 8007054:	4603      	mov	r3, r0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d10b      	bne.n	8007072 <VibeCheckWaveGenCMD_Execute+0x4e>
		{
			VibeCheckWaveGen_Start(wavegen);
 800705a:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800705c:	f7ff fca0 	bl	80069a0 <VibeCheckWaveGen_Start>
			VibeCheckShell_PutOutputString(shell, "ack");
 8007060:	4942      	ldr	r1, [pc, #264]	@ (800716c <VibeCheckWaveGenCMD_Execute+0x148>)
 8007062:	6838      	ldr	r0, [r7, #0]
 8007064:	f7fe fd80 	bl	8005b68 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 8007068:	6838      	ldr	r0, [r7, #0]
 800706a:	f7fe fdfd 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 800706e:	2301      	movs	r3, #1
 8007070:	e076      	b.n	8007160 <VibeCheckWaveGenCMD_Execute+0x13c>
		}
		else if (!strcmp(str, "stop"))
 8007072:	f107 030c 	add.w	r3, r7, #12
 8007076:	493e      	ldr	r1, [pc, #248]	@ (8007170 <VibeCheckWaveGenCMD_Execute+0x14c>)
 8007078:	4618      	mov	r0, r3
 800707a:	f7f9 f949 	bl	8000310 <strcmp>
 800707e:	4603      	mov	r3, r0
 8007080:	2b00      	cmp	r3, #0
 8007082:	d10b      	bne.n	800709c <VibeCheckWaveGenCMD_Execute+0x78>
		{
			VibeCheckWaveGen_Stop(wavegen);
 8007084:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8007086:	f7ff fcad 	bl	80069e4 <VibeCheckWaveGen_Stop>
			VibeCheckShell_PutOutputString(shell, "ack");
 800708a:	4938      	ldr	r1, [pc, #224]	@ (800716c <VibeCheckWaveGenCMD_Execute+0x148>)
 800708c:	6838      	ldr	r0, [r7, #0]
 800708e:	f7fe fd6b 	bl	8005b68 <VibeCheckShell_PutOutputString>
			VibeCheckShell_PutOutputDelimiter(shell);
 8007092:	6838      	ldr	r0, [r7, #0]
 8007094:	f7fe fde8 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
			return 1;
 8007098:	2301      	movs	r3, #1
 800709a:	e061      	b.n	8007160 <VibeCheckWaveGenCMD_Execute+0x13c>
		}
		else if (!strcmp(str, "set"))
 800709c:	f107 030c 	add.w	r3, r7, #12
 80070a0:	4934      	ldr	r1, [pc, #208]	@ (8007174 <VibeCheckWaveGenCMD_Execute+0x150>)
 80070a2:	4618      	mov	r0, r3
 80070a4:	f7f9 f934 	bl	8000310 <strcmp>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d108      	bne.n	80070c0 <VibeCheckWaveGenCMD_Execute+0x9c>
		{
			if (VibeCheckWaveGenCMD_Set(wavegen, shell))
 80070ae:	6839      	ldr	r1, [r7, #0]
 80070b0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80070b2:	f7ff fe45 	bl	8006d40 <VibeCheckWaveGenCMD_Set>
 80070b6:	4603      	mov	r3, r0
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d050      	beq.n	800715e <VibeCheckWaveGenCMD_Execute+0x13a>
			{
				return 1;
 80070bc:	2301      	movs	r3, #1
 80070be:	e04f      	b.n	8007160 <VibeCheckWaveGenCMD_Execute+0x13c>
			}
		}
		else if (!strcmp(str, "get"))
 80070c0:	f107 030c 	add.w	r3, r7, #12
 80070c4:	492c      	ldr	r1, [pc, #176]	@ (8007178 <VibeCheckWaveGenCMD_Execute+0x154>)
 80070c6:	4618      	mov	r0, r3
 80070c8:	f7f9 f922 	bl	8000310 <strcmp>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d108      	bne.n	80070e4 <VibeCheckWaveGenCMD_Execute+0xc0>
		{
			if (VibeCheckWaveGenCMD_Get(wavegen, shell))
 80070d2:	6839      	ldr	r1, [r7, #0]
 80070d4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80070d6:	f7ff ff09 	bl	8006eec <VibeCheckWaveGenCMD_Get>
 80070da:	4603      	mov	r3, r0
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d03e      	beq.n	800715e <VibeCheckWaveGenCMD_Execute+0x13a>
			{
				return 1;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e03d      	b.n	8007160 <VibeCheckWaveGenCMD_Execute+0x13c>
			}
		}
		else if (!strcmp(str, "demo"))
 80070e4:	f107 030c 	add.w	r3, r7, #12
 80070e8:	4924      	ldr	r1, [pc, #144]	@ (800717c <VibeCheckWaveGenCMD_Execute+0x158>)
 80070ea:	4618      	mov	r0, r3
 80070ec:	f7f9 f910 	bl	8000310 <strcmp>
 80070f0:	4603      	mov	r3, r0
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d133      	bne.n	800715e <VibeCheckWaveGenCMD_Execute+0x13a>
		{
			if (VibeCheckShell_GetNextString(shell, str, VC_SHELL_MAX_TOKEN_LEN))
 80070f6:	f107 030c 	add.w	r3, r7, #12
 80070fa:	2240      	movs	r2, #64	@ 0x40
 80070fc:	4619      	mov	r1, r3
 80070fe:	6838      	ldr	r0, [r7, #0]
 8007100:	f7fe fc12 	bl	8005928 <VibeCheckShell_GetNextString>
 8007104:	4603      	mov	r3, r0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d029      	beq.n	800715e <VibeCheckWaveGenCMD_Execute+0x13a>
			{
				if (!strcmp(str, "start"))
 800710a:	f107 030c 	add.w	r3, r7, #12
 800710e:	4916      	ldr	r1, [pc, #88]	@ (8007168 <VibeCheckWaveGenCMD_Execute+0x144>)
 8007110:	4618      	mov	r0, r3
 8007112:	f7f9 f8fd 	bl	8000310 <strcmp>
 8007116:	4603      	mov	r3, r0
 8007118:	2b00      	cmp	r3, #0
 800711a:	d10b      	bne.n	8007134 <VibeCheckWaveGenCMD_Execute+0x110>
				{
					VibeCheckWaveGen_StartDemo(wavegen);
 800711c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800711e:	f7ff fdb5 	bl	8006c8c <VibeCheckWaveGen_StartDemo>
					VibeCheckShell_PutOutputString(shell, "ack");
 8007122:	4912      	ldr	r1, [pc, #72]	@ (800716c <VibeCheckWaveGenCMD_Execute+0x148>)
 8007124:	6838      	ldr	r0, [r7, #0]
 8007126:	f7fe fd1f 	bl	8005b68 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 800712a:	6838      	ldr	r0, [r7, #0]
 800712c:	f7fe fd9c 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 8007130:	2301      	movs	r3, #1
 8007132:	e015      	b.n	8007160 <VibeCheckWaveGenCMD_Execute+0x13c>
				}
				else if (!strcmp(str, "stop"))
 8007134:	f107 030c 	add.w	r3, r7, #12
 8007138:	490d      	ldr	r1, [pc, #52]	@ (8007170 <VibeCheckWaveGenCMD_Execute+0x14c>)
 800713a:	4618      	mov	r0, r3
 800713c:	f7f9 f8e8 	bl	8000310 <strcmp>
 8007140:	4603      	mov	r3, r0
 8007142:	2b00      	cmp	r3, #0
 8007144:	d10b      	bne.n	800715e <VibeCheckWaveGenCMD_Execute+0x13a>
				{
					VibeCheckWaveGen_StopDemo(wavegen);
 8007146:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8007148:	f7ff fde8 	bl	8006d1c <VibeCheckWaveGen_StopDemo>
					VibeCheckShell_PutOutputString(shell, "ack");
 800714c:	4907      	ldr	r1, [pc, #28]	@ (800716c <VibeCheckWaveGenCMD_Execute+0x148>)
 800714e:	6838      	ldr	r0, [r7, #0]
 8007150:	f7fe fd0a 	bl	8005b68 <VibeCheckShell_PutOutputString>
					VibeCheckShell_PutOutputDelimiter(shell);
 8007154:	6838      	ldr	r0, [r7, #0]
 8007156:	f7fe fd87 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>
					return 1;
 800715a:	2301      	movs	r3, #1
 800715c:	e000      	b.n	8007160 <VibeCheckWaveGenCMD_Execute+0x13c>
				}
			}
		}
	}

	return 0;
 800715e:	2300      	movs	r3, #0
}
 8007160:	4618      	mov	r0, r3
 8007162:	3750      	adds	r7, #80	@ 0x50
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}
 8007168:	0801d864 	.word	0x0801d864
 800716c:	0801d828 	.word	0x0801d828
 8007170:	0801d86c 	.word	0x0801d86c
 8007174:	0801d874 	.word	0x0801d874
 8007178:	0801d878 	.word	0x0801d878
 800717c:	0801d87c 	.word	0x0801d87c

08007180 <VibeCheckWaveGenSender_Execute>:


uint32_t VibeCheckWaveGenSender_Execute(void* obj, VibeCheckShell* shell)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b084      	sub	sp, #16
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
 8007188:	6039      	str	r1, [r7, #0]
	/* this will send a message to the host when the mute button is pressed */

	VibeCheckWaveGen* wavegen = (VibeCheckWaveGen*)obj;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	60fb      	str	r3, [r7, #12]

	uint32_t is_muted;
	if (VibeCheckWaveGen_WasMuteButtonPressed(wavegen, &is_muted))
 800718e:	f107 0308 	add.w	r3, r7, #8
 8007192:	4619      	mov	r1, r3
 8007194:	68f8      	ldr	r0, [r7, #12]
 8007196:	f7ff fd21 	bl	8006bdc <VibeCheckWaveGen_WasMuteButtonPressed>
 800719a:	4603      	mov	r3, r0
 800719c:	2b00      	cmp	r3, #0
 800719e:	d01e      	beq.n	80071de <VibeCheckWaveGenSender_Execute+0x5e>
	{
		VibeCheckShell_PutOutputString(shell, "event");
 80071a0:	4911      	ldr	r1, [pc, #68]	@ (80071e8 <VibeCheckWaveGenSender_Execute+0x68>)
 80071a2:	6838      	ldr	r0, [r7, #0]
 80071a4:	f7fe fce0 	bl	8005b68 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 80071a8:	6838      	ldr	r0, [r7, #0]
 80071aa:	f7fe fd4f 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>
		VibeCheckShell_PutOutputString(shell, "wavegen");
 80071ae:	490f      	ldr	r1, [pc, #60]	@ (80071ec <VibeCheckWaveGenSender_Execute+0x6c>)
 80071b0:	6838      	ldr	r0, [r7, #0]
 80071b2:	f7fe fcd9 	bl	8005b68 <VibeCheckShell_PutOutputString>
		VibeCheckShell_PutOutputSeparator(shell);
 80071b6:	6838      	ldr	r0, [r7, #0]
 80071b8:	f7fe fd48 	bl	8005c4c <VibeCheckShell_PutOutputSeparator>

		if (is_muted)
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d004      	beq.n	80071cc <VibeCheckWaveGenSender_Execute+0x4c>
			VibeCheckShell_PutOutputString(shell, "muted");
 80071c2:	490b      	ldr	r1, [pc, #44]	@ (80071f0 <VibeCheckWaveGenSender_Execute+0x70>)
 80071c4:	6838      	ldr	r0, [r7, #0]
 80071c6:	f7fe fccf 	bl	8005b68 <VibeCheckShell_PutOutputString>
 80071ca:	e003      	b.n	80071d4 <VibeCheckWaveGenSender_Execute+0x54>
		else
			VibeCheckShell_PutOutputString(shell, "unmuted");
 80071cc:	4909      	ldr	r1, [pc, #36]	@ (80071f4 <VibeCheckWaveGenSender_Execute+0x74>)
 80071ce:	6838      	ldr	r0, [r7, #0]
 80071d0:	f7fe fcca 	bl	8005b68 <VibeCheckShell_PutOutputString>

		VibeCheckShell_PutOutputDelimiter(shell);
 80071d4:	6838      	ldr	r0, [r7, #0]
 80071d6:	f7fe fd47 	bl	8005c68 <VibeCheckShell_PutOutputDelimiter>

		return 1;
 80071da:	2301      	movs	r3, #1
 80071dc:	e000      	b.n	80071e0 <VibeCheckWaveGenSender_Execute+0x60>
	}

	return 0;
 80071de:	2300      	movs	r3, #0
}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3710      	adds	r7, #16
 80071e4:	46bd      	mov	sp, r7
 80071e6:	bd80      	pop	{r7, pc}
 80071e8:	0801d884 	.word	0x0801d884
 80071ec:	0801d88c 	.word	0x0801d88c
 80071f0:	0801d894 	.word	0x0801d894
 80071f4:	0801d89c 	.word	0x0801d89c

080071f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80071f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8007230 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80071fc:	f7fb fe2c 	bl	8002e58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007200:	480c      	ldr	r0, [pc, #48]	@ (8007234 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8007202:	490d      	ldr	r1, [pc, #52]	@ (8007238 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8007204:	4a0d      	ldr	r2, [pc, #52]	@ (800723c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8007206:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007208:	e002      	b.n	8007210 <LoopCopyDataInit>

0800720a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800720a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800720c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800720e:	3304      	adds	r3, #4

08007210 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007210:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007212:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007214:	d3f9      	bcc.n	800720a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007216:	4a0a      	ldr	r2, [pc, #40]	@ (8007240 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8007218:	4c0a      	ldr	r4, [pc, #40]	@ (8007244 <LoopFillZerobss+0x22>)
  movs r3, #0
 800721a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800721c:	e001      	b.n	8007222 <LoopFillZerobss>

0800721e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800721e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007220:	3204      	adds	r2, #4

08007222 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007222:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007224:	d3fb      	bcc.n	800721e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007226:	f012 ff13 	bl	801a050 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800722a:	f7fa f841 	bl	80012b0 <main>
  bx  lr
 800722e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007230:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8007234:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8007238:	240002cc 	.word	0x240002cc
  ldr r2, =_sidata
 800723c:	0801e650 	.word	0x0801e650
  ldr r2, =_sbss
 8007240:	240002cc 	.word	0x240002cc
  ldr r4, =_ebss
 8007244:	240153b8 	.word	0x240153b8

08007248 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007248:	e7fe      	b.n	8007248 <ADC3_IRQHandler>
	...

0800724c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b082      	sub	sp, #8
 8007250:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007252:	2003      	movs	r0, #3
 8007254:	f001 fcf4 	bl	8008c40 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007258:	f006 fcd6 	bl	800dc08 <HAL_RCC_GetSysClockFreq>
 800725c:	4602      	mov	r2, r0
 800725e:	4b15      	ldr	r3, [pc, #84]	@ (80072b4 <HAL_Init+0x68>)
 8007260:	699b      	ldr	r3, [r3, #24]
 8007262:	0a1b      	lsrs	r3, r3, #8
 8007264:	f003 030f 	and.w	r3, r3, #15
 8007268:	4913      	ldr	r1, [pc, #76]	@ (80072b8 <HAL_Init+0x6c>)
 800726a:	5ccb      	ldrb	r3, [r1, r3]
 800726c:	f003 031f 	and.w	r3, r3, #31
 8007270:	fa22 f303 	lsr.w	r3, r2, r3
 8007274:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007276:	4b0f      	ldr	r3, [pc, #60]	@ (80072b4 <HAL_Init+0x68>)
 8007278:	699b      	ldr	r3, [r3, #24]
 800727a:	f003 030f 	and.w	r3, r3, #15
 800727e:	4a0e      	ldr	r2, [pc, #56]	@ (80072b8 <HAL_Init+0x6c>)
 8007280:	5cd3      	ldrb	r3, [r2, r3]
 8007282:	f003 031f 	and.w	r3, r3, #31
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	fa22 f303 	lsr.w	r3, r2, r3
 800728c:	4a0b      	ldr	r2, [pc, #44]	@ (80072bc <HAL_Init+0x70>)
 800728e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007290:	4a0b      	ldr	r2, [pc, #44]	@ (80072c0 <HAL_Init+0x74>)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007296:	2002      	movs	r0, #2
 8007298:	f000 f814 	bl	80072c4 <HAL_InitTick>
 800729c:	4603      	mov	r3, r0
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d001      	beq.n	80072a6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80072a2:	2301      	movs	r3, #1
 80072a4:	e002      	b.n	80072ac <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80072a6:	f7fa ffff 	bl	80022a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80072aa:	2300      	movs	r3, #0
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	3708      	adds	r7, #8
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}
 80072b4:	58024400 	.word	0x58024400
 80072b8:	0801d8d8 	.word	0x0801d8d8
 80072bc:	24000004 	.word	0x24000004
 80072c0:	24000000 	.word	0x24000000

080072c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b082      	sub	sp, #8
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80072cc:	4b15      	ldr	r3, [pc, #84]	@ (8007324 <HAL_InitTick+0x60>)
 80072ce:	781b      	ldrb	r3, [r3, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d101      	bne.n	80072d8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80072d4:	2301      	movs	r3, #1
 80072d6:	e021      	b.n	800731c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80072d8:	4b13      	ldr	r3, [pc, #76]	@ (8007328 <HAL_InitTick+0x64>)
 80072da:	681a      	ldr	r2, [r3, #0]
 80072dc:	4b11      	ldr	r3, [pc, #68]	@ (8007324 <HAL_InitTick+0x60>)
 80072de:	781b      	ldrb	r3, [r3, #0]
 80072e0:	4619      	mov	r1, r3
 80072e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80072e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80072ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80072ee:	4618      	mov	r0, r3
 80072f0:	f001 fcd9 	bl	8008ca6 <HAL_SYSTICK_Config>
 80072f4:	4603      	mov	r3, r0
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d001      	beq.n	80072fe <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e00e      	b.n	800731c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2b0f      	cmp	r3, #15
 8007302:	d80a      	bhi.n	800731a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007304:	2200      	movs	r2, #0
 8007306:	6879      	ldr	r1, [r7, #4]
 8007308:	f04f 30ff 	mov.w	r0, #4294967295
 800730c:	f001 fca3 	bl	8008c56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007310:	4a06      	ldr	r2, [pc, #24]	@ (800732c <HAL_InitTick+0x68>)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007316:	2300      	movs	r3, #0
 8007318:	e000      	b.n	800731c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800731a:	2301      	movs	r3, #1
}
 800731c:	4618      	mov	r0, r3
 800731e:	3708      	adds	r7, #8
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}
 8007324:	2400000c 	.word	0x2400000c
 8007328:	24000000 	.word	0x24000000
 800732c:	24000008 	.word	0x24000008

08007330 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007330:	b480      	push	{r7}
 8007332:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8007334:	4b06      	ldr	r3, [pc, #24]	@ (8007350 <HAL_IncTick+0x20>)
 8007336:	781b      	ldrb	r3, [r3, #0]
 8007338:	461a      	mov	r2, r3
 800733a:	4b06      	ldr	r3, [pc, #24]	@ (8007354 <HAL_IncTick+0x24>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4413      	add	r3, r2
 8007340:	4a04      	ldr	r2, [pc, #16]	@ (8007354 <HAL_IncTick+0x24>)
 8007342:	6013      	str	r3, [r2, #0]
}
 8007344:	bf00      	nop
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr
 800734e:	bf00      	nop
 8007350:	2400000c 	.word	0x2400000c
 8007354:	24013684 	.word	0x24013684

08007358 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007358:	b480      	push	{r7}
 800735a:	af00      	add	r7, sp, #0
  return uwTick;
 800735c:	4b03      	ldr	r3, [pc, #12]	@ (800736c <HAL_GetTick+0x14>)
 800735e:	681b      	ldr	r3, [r3, #0]
}
 8007360:	4618      	mov	r0, r3
 8007362:	46bd      	mov	sp, r7
 8007364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007368:	4770      	bx	lr
 800736a:	bf00      	nop
 800736c:	24013684 	.word	0x24013684

08007370 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	b084      	sub	sp, #16
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007378:	f7ff ffee 	bl	8007358 <HAL_GetTick>
 800737c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007388:	d005      	beq.n	8007396 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800738a:	4b0a      	ldr	r3, [pc, #40]	@ (80073b4 <HAL_Delay+0x44>)
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	461a      	mov	r2, r3
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	4413      	add	r3, r2
 8007394:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007396:	bf00      	nop
 8007398:	f7ff ffde 	bl	8007358 <HAL_GetTick>
 800739c:	4602      	mov	r2, r0
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	1ad3      	subs	r3, r2, r3
 80073a2:	68fa      	ldr	r2, [r7, #12]
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d8f7      	bhi.n	8007398 <HAL_Delay+0x28>
  {
  }
}
 80073a8:	bf00      	nop
 80073aa:	bf00      	nop
 80073ac:	3710      	adds	r7, #16
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}
 80073b2:	bf00      	nop
 80073b4:	2400000c 	.word	0x2400000c

080073b8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b083      	sub	sp, #12
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	689b      	ldr	r3, [r3, #8]
 80073c6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	431a      	orrs	r2, r3
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	609a      	str	r2, [r3, #8]
}
 80073d2:	bf00      	nop
 80073d4:	370c      	adds	r7, #12
 80073d6:	46bd      	mov	sp, r7
 80073d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073dc:	4770      	bx	lr

080073de <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80073de:	b480      	push	{r7}
 80073e0:	b083      	sub	sp, #12
 80073e2:	af00      	add	r7, sp, #0
 80073e4:	6078      	str	r0, [r7, #4]
 80073e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	431a      	orrs	r2, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	609a      	str	r2, [r3, #8]
}
 80073f8:	bf00      	nop
 80073fa:	370c      	adds	r7, #12
 80073fc:	46bd      	mov	sp, r7
 80073fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007402:	4770      	bx	lr

08007404 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007404:	b480      	push	{r7}
 8007406:	b083      	sub	sp, #12
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8007414:	4618      	mov	r0, r3
 8007416:	370c      	adds	r7, #12
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8007420:	b480      	push	{r7}
 8007422:	b087      	sub	sp, #28
 8007424:	af00      	add	r7, sp, #0
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	607a      	str	r2, [r7, #4]
 800742c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	3360      	adds	r3, #96	@ 0x60
 8007432:	461a      	mov	r2, r3
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	009b      	lsls	r3, r3, #2
 8007438:	4413      	add	r3, r2
 800743a:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	4a10      	ldr	r2, [pc, #64]	@ (8007480 <LL_ADC_SetOffset+0x60>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d10b      	bne.n	800745c <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	4313      	orrs	r3, r2
 8007452:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800745a:	e00b      	b.n	8007474 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	430b      	orrs	r3, r1
 800746e:	431a      	orrs	r2, r3
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	601a      	str	r2, [r3, #0]
}
 8007474:	bf00      	nop
 8007476:	371c      	adds	r7, #28
 8007478:	46bd      	mov	sp, r7
 800747a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747e:	4770      	bx	lr
 8007480:	58026000 	.word	0x58026000

08007484 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8007484:	b480      	push	{r7}
 8007486:	b085      	sub	sp, #20
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
 800748c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	3360      	adds	r3, #96	@ 0x60
 8007492:	461a      	mov	r2, r3
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	009b      	lsls	r3, r3, #2
 8007498:	4413      	add	r3, r2
 800749a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80074a4:	4618      	mov	r0, r3
 80074a6:	3714      	adds	r7, #20
 80074a8:	46bd      	mov	sp, r7
 80074aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ae:	4770      	bx	lr

080074b0 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80074b0:	b480      	push	{r7}
 80074b2:	b085      	sub	sp, #20
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	60f8      	str	r0, [r7, #12]
 80074b8:	60b9      	str	r1, [r7, #8]
 80074ba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	691b      	ldr	r3, [r3, #16]
 80074c0:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	f003 031f 	and.w	r3, r3, #31
 80074ca:	6879      	ldr	r1, [r7, #4]
 80074cc:	fa01 f303 	lsl.w	r3, r1, r3
 80074d0:	431a      	orrs	r2, r3
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	611a      	str	r2, [r3, #16]
}
 80074d6:	bf00      	nop
 80074d8:	3714      	adds	r7, #20
 80074da:	46bd      	mov	sp, r7
 80074dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e0:	4770      	bx	lr
	...

080074e4 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b087      	sub	sp, #28
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	60f8      	str	r0, [r7, #12]
 80074ec:	60b9      	str	r1, [r7, #8]
 80074ee:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	4a0c      	ldr	r2, [pc, #48]	@ (8007524 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d00e      	beq.n	8007516 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	3360      	adds	r3, #96	@ 0x60
 80074fc:	461a      	mov	r2, r3
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	009b      	lsls	r3, r3, #2
 8007502:	4413      	add	r3, r2
 8007504:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8007506:	697b      	ldr	r3, [r7, #20]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	431a      	orrs	r2, r3
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	601a      	str	r2, [r3, #0]
  }
}
 8007516:	bf00      	nop
 8007518:	371c      	adds	r7, #28
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr
 8007522:	bf00      	nop
 8007524:	58026000 	.word	0x58026000

08007528 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8007528:	b480      	push	{r7}
 800752a:	b087      	sub	sp, #28
 800752c:	af00      	add	r7, sp, #0
 800752e:	60f8      	str	r0, [r7, #12]
 8007530:	60b9      	str	r1, [r7, #8]
 8007532:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	4a0c      	ldr	r2, [pc, #48]	@ (8007568 <LL_ADC_SetOffsetSaturation+0x40>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d10e      	bne.n	800755a <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	3360      	adds	r3, #96	@ 0x60
 8007540:	461a      	mov	r2, r3
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	009b      	lsls	r3, r3, #2
 8007546:	4413      	add	r3, r2
 8007548:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	431a      	orrs	r2, r3
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 800755a:	bf00      	nop
 800755c:	371c      	adds	r7, #28
 800755e:	46bd      	mov	sp, r7
 8007560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007564:	4770      	bx	lr
 8007566:	bf00      	nop
 8007568:	58026000 	.word	0x58026000

0800756c <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800756c:	b480      	push	{r7}
 800756e:	b087      	sub	sp, #28
 8007570:	af00      	add	r7, sp, #0
 8007572:	60f8      	str	r0, [r7, #12]
 8007574:	60b9      	str	r1, [r7, #8]
 8007576:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	4a0c      	ldr	r2, [pc, #48]	@ (80075ac <LL_ADC_SetOffsetSign+0x40>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d10e      	bne.n	800759e <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	3360      	adds	r3, #96	@ 0x60
 8007584:	461a      	mov	r2, r3
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	009b      	lsls	r3, r3, #2
 800758a:	4413      	add	r3, r2
 800758c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	431a      	orrs	r2, r3
 800759a:	697b      	ldr	r3, [r7, #20]
 800759c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 800759e:	bf00      	nop
 80075a0:	371c      	adds	r7, #28
 80075a2:	46bd      	mov	sp, r7
 80075a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a8:	4770      	bx	lr
 80075aa:	bf00      	nop
 80075ac:	58026000 	.word	0x58026000

080075b0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b087      	sub	sp, #28
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	60f8      	str	r0, [r7, #12]
 80075b8:	60b9      	str	r1, [r7, #8]
 80075ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	3360      	adds	r3, #96	@ 0x60
 80075c0:	461a      	mov	r2, r3
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	009b      	lsls	r3, r3, #2
 80075c6:	4413      	add	r3, r2
 80075c8:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	4a0c      	ldr	r2, [pc, #48]	@ (8007600 <LL_ADC_SetOffsetState+0x50>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d108      	bne.n	80075e4 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 80075d2:	697b      	ldr	r3, [r7, #20]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	431a      	orrs	r2, r3
 80075de:	697b      	ldr	r3, [r7, #20]
 80075e0:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 80075e2:	e007      	b.n	80075f4 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	431a      	orrs	r2, r3
 80075f0:	697b      	ldr	r3, [r7, #20]
 80075f2:	601a      	str	r2, [r3, #0]
}
 80075f4:	bf00      	nop
 80075f6:	371c      	adds	r7, #28
 80075f8:	46bd      	mov	sp, r7
 80075fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fe:	4770      	bx	lr
 8007600:	58026000 	.word	0x58026000

08007604 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007604:	b480      	push	{r7}
 8007606:	b087      	sub	sp, #28
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	3330      	adds	r3, #48	@ 0x30
 8007614:	461a      	mov	r2, r3
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	0a1b      	lsrs	r3, r3, #8
 800761a:	009b      	lsls	r3, r3, #2
 800761c:	f003 030c 	and.w	r3, r3, #12
 8007620:	4413      	add	r3, r2
 8007622:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007624:	697b      	ldr	r3, [r7, #20]
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	f003 031f 	and.w	r3, r3, #31
 800762e:	211f      	movs	r1, #31
 8007630:	fa01 f303 	lsl.w	r3, r1, r3
 8007634:	43db      	mvns	r3, r3
 8007636:	401a      	ands	r2, r3
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	0e9b      	lsrs	r3, r3, #26
 800763c:	f003 011f 	and.w	r1, r3, #31
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	f003 031f 	and.w	r3, r3, #31
 8007646:	fa01 f303 	lsl.w	r3, r1, r3
 800764a:	431a      	orrs	r2, r3
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8007650:	bf00      	nop
 8007652:	371c      	adds	r7, #28
 8007654:	46bd      	mov	sp, r7
 8007656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800765a:	4770      	bx	lr

0800765c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800765c:	b480      	push	{r7}
 800765e:	b087      	sub	sp, #28
 8007660:	af00      	add	r7, sp, #0
 8007662:	60f8      	str	r0, [r7, #12]
 8007664:	60b9      	str	r1, [r7, #8]
 8007666:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	3314      	adds	r3, #20
 800766c:	461a      	mov	r2, r3
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	0e5b      	lsrs	r3, r3, #25
 8007672:	009b      	lsls	r3, r3, #2
 8007674:	f003 0304 	and.w	r3, r3, #4
 8007678:	4413      	add	r3, r2
 800767a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	681a      	ldr	r2, [r3, #0]
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	0d1b      	lsrs	r3, r3, #20
 8007684:	f003 031f 	and.w	r3, r3, #31
 8007688:	2107      	movs	r1, #7
 800768a:	fa01 f303 	lsl.w	r3, r1, r3
 800768e:	43db      	mvns	r3, r3
 8007690:	401a      	ands	r2, r3
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	0d1b      	lsrs	r3, r3, #20
 8007696:	f003 031f 	and.w	r3, r3, #31
 800769a:	6879      	ldr	r1, [r7, #4]
 800769c:	fa01 f303 	lsl.w	r3, r1, r3
 80076a0:	431a      	orrs	r2, r3
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80076a6:	bf00      	nop
 80076a8:	371c      	adds	r7, #28
 80076aa:	46bd      	mov	sp, r7
 80076ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b0:	4770      	bx	lr
	...

080076b4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b085      	sub	sp, #20
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	60f8      	str	r0, [r7, #12]
 80076bc:	60b9      	str	r1, [r7, #8]
 80076be:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	4a1a      	ldr	r2, [pc, #104]	@ (800772c <LL_ADC_SetChannelSingleDiff+0x78>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d115      	bne.n	80076f4 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076d4:	43db      	mvns	r3, r3
 80076d6:	401a      	ands	r2, r3
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f003 0318 	and.w	r3, r3, #24
 80076de:	4914      	ldr	r1, [pc, #80]	@ (8007730 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80076e0:	40d9      	lsrs	r1, r3
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	400b      	ands	r3, r1
 80076e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076ea:	431a      	orrs	r2, r3
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80076f2:	e014      	b.n	800771e <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007700:	43db      	mvns	r3, r3
 8007702:	401a      	ands	r2, r3
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f003 0318 	and.w	r3, r3, #24
 800770a:	4909      	ldr	r1, [pc, #36]	@ (8007730 <LL_ADC_SetChannelSingleDiff+0x7c>)
 800770c:	40d9      	lsrs	r1, r3
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	400b      	ands	r3, r1
 8007712:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007716:	431a      	orrs	r2, r3
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 800771e:	bf00      	nop
 8007720:	3714      	adds	r7, #20
 8007722:	46bd      	mov	sp, r7
 8007724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007728:	4770      	bx	lr
 800772a:	bf00      	nop
 800772c:	58026000 	.word	0x58026000
 8007730:	000fffff 	.word	0x000fffff

08007734 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007734:	b480      	push	{r7}
 8007736:	b083      	sub	sp, #12
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	689a      	ldr	r2, [r3, #8]
 8007740:	4b04      	ldr	r3, [pc, #16]	@ (8007754 <LL_ADC_DisableDeepPowerDown+0x20>)
 8007742:	4013      	ands	r3, r2
 8007744:	687a      	ldr	r2, [r7, #4]
 8007746:	6093      	str	r3, [r2, #8]
}
 8007748:	bf00      	nop
 800774a:	370c      	adds	r7, #12
 800774c:	46bd      	mov	sp, r7
 800774e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007752:	4770      	bx	lr
 8007754:	5fffffc0 	.word	0x5fffffc0

08007758 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8007758:	b480      	push	{r7}
 800775a:	b083      	sub	sp, #12
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	689b      	ldr	r3, [r3, #8]
 8007764:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007768:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800776c:	d101      	bne.n	8007772 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800776e:	2301      	movs	r3, #1
 8007770:	e000      	b.n	8007774 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8007772:	2300      	movs	r3, #0
}
 8007774:	4618      	mov	r0, r3
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8007780:	b480      	push	{r7}
 8007782:	b083      	sub	sp, #12
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	689a      	ldr	r2, [r3, #8]
 800778c:	4b05      	ldr	r3, [pc, #20]	@ (80077a4 <LL_ADC_EnableInternalRegulator+0x24>)
 800778e:	4013      	ands	r3, r2
 8007790:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007798:	bf00      	nop
 800779a:	370c      	adds	r7, #12
 800779c:	46bd      	mov	sp, r7
 800779e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a2:	4770      	bx	lr
 80077a4:	6fffffc0 	.word	0x6fffffc0

080077a8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b083      	sub	sp, #12
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077bc:	d101      	bne.n	80077c2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80077be:	2301      	movs	r3, #1
 80077c0:	e000      	b.n	80077c4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80077c2:	2300      	movs	r3, #0
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	370c      	adds	r7, #12
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr

080077d0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b083      	sub	sp, #12
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	f003 0301 	and.w	r3, r3, #1
 80077e0:	2b01      	cmp	r3, #1
 80077e2:	d101      	bne.n	80077e8 <LL_ADC_IsEnabled+0x18>
 80077e4:	2301      	movs	r3, #1
 80077e6:	e000      	b.n	80077ea <LL_ADC_IsEnabled+0x1a>
 80077e8:	2300      	movs	r3, #0
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	370c      	adds	r7, #12
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr

080077f6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80077f6:	b480      	push	{r7}
 80077f8:	b083      	sub	sp, #12
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	f003 0304 	and.w	r3, r3, #4
 8007806:	2b04      	cmp	r3, #4
 8007808:	d101      	bne.n	800780e <LL_ADC_REG_IsConversionOngoing+0x18>
 800780a:	2301      	movs	r3, #1
 800780c:	e000      	b.n	8007810 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800780e:	2300      	movs	r3, #0
}
 8007810:	4618      	mov	r0, r3
 8007812:	370c      	adds	r7, #12
 8007814:	46bd      	mov	sp, r7
 8007816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781a:	4770      	bx	lr

0800781c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	f003 0308 	and.w	r3, r3, #8
 800782c:	2b08      	cmp	r3, #8
 800782e:	d101      	bne.n	8007834 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8007830:	2301      	movs	r3, #1
 8007832:	e000      	b.n	8007836 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8007834:	2300      	movs	r3, #0
}
 8007836:	4618      	mov	r0, r3
 8007838:	370c      	adds	r7, #12
 800783a:	46bd      	mov	sp, r7
 800783c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007840:	4770      	bx	lr
	...

08007844 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8007844:	b590      	push	{r4, r7, lr}
 8007846:	b089      	sub	sp, #36	@ 0x24
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800784c:	2300      	movs	r3, #0
 800784e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8007850:	2300      	movs	r3, #0
 8007852:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d101      	bne.n	800785e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e1ee      	b.n	8007c3c <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	691b      	ldr	r3, [r3, #16]
 8007862:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007868:	2b00      	cmp	r3, #0
 800786a:	d109      	bne.n	8007880 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f7fa fd37 	bl	80022e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2200      	movs	r2, #0
 8007876:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2200      	movs	r2, #0
 800787c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4618      	mov	r0, r3
 8007886:	f7ff ff67 	bl	8007758 <LL_ADC_IsDeepPowerDownEnabled>
 800788a:	4603      	mov	r3, r0
 800788c:	2b00      	cmp	r3, #0
 800788e:	d004      	beq.n	800789a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	4618      	mov	r0, r3
 8007896:	f7ff ff4d 	bl	8007734 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	4618      	mov	r0, r3
 80078a0:	f7ff ff82 	bl	80077a8 <LL_ADC_IsInternalRegulatorEnabled>
 80078a4:	4603      	mov	r3, r0
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d114      	bne.n	80078d4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4618      	mov	r0, r3
 80078b0:	f7ff ff66 	bl	8007780 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80078b4:	4b8e      	ldr	r3, [pc, #568]	@ (8007af0 <HAL_ADC_Init+0x2ac>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	099b      	lsrs	r3, r3, #6
 80078ba:	4a8e      	ldr	r2, [pc, #568]	@ (8007af4 <HAL_ADC_Init+0x2b0>)
 80078bc:	fba2 2303 	umull	r2, r3, r2, r3
 80078c0:	099b      	lsrs	r3, r3, #6
 80078c2:	3301      	adds	r3, #1
 80078c4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80078c6:	e002      	b.n	80078ce <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	3b01      	subs	r3, #1
 80078cc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d1f9      	bne.n	80078c8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4618      	mov	r0, r3
 80078da:	f7ff ff65 	bl	80077a8 <LL_ADC_IsInternalRegulatorEnabled>
 80078de:	4603      	mov	r3, r0
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d10d      	bne.n	8007900 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078e8:	f043 0210 	orr.w	r2, r3, #16
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80078f4:	f043 0201 	orr.w	r2, r3, #1
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 80078fc:	2301      	movs	r3, #1
 80078fe:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4618      	mov	r0, r3
 8007906:	f7ff ff76 	bl	80077f6 <LL_ADC_REG_IsConversionOngoing>
 800790a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007910:	f003 0310 	and.w	r3, r3, #16
 8007914:	2b00      	cmp	r3, #0
 8007916:	f040 8188 	bne.w	8007c2a <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	2b00      	cmp	r3, #0
 800791e:	f040 8184 	bne.w	8007c2a <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007926:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800792a:	f043 0202 	orr.w	r2, r3, #2
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4618      	mov	r0, r3
 8007938:	f7ff ff4a 	bl	80077d0 <LL_ADC_IsEnabled>
 800793c:	4603      	mov	r3, r0
 800793e:	2b00      	cmp	r3, #0
 8007940:	d136      	bne.n	80079b0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	4a6c      	ldr	r2, [pc, #432]	@ (8007af8 <HAL_ADC_Init+0x2b4>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d004      	beq.n	8007956 <HAL_ADC_Init+0x112>
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4a6a      	ldr	r2, [pc, #424]	@ (8007afc <HAL_ADC_Init+0x2b8>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d10e      	bne.n	8007974 <HAL_ADC_Init+0x130>
 8007956:	4868      	ldr	r0, [pc, #416]	@ (8007af8 <HAL_ADC_Init+0x2b4>)
 8007958:	f7ff ff3a 	bl	80077d0 <LL_ADC_IsEnabled>
 800795c:	4604      	mov	r4, r0
 800795e:	4867      	ldr	r0, [pc, #412]	@ (8007afc <HAL_ADC_Init+0x2b8>)
 8007960:	f7ff ff36 	bl	80077d0 <LL_ADC_IsEnabled>
 8007964:	4603      	mov	r3, r0
 8007966:	4323      	orrs	r3, r4
 8007968:	2b00      	cmp	r3, #0
 800796a:	bf0c      	ite	eq
 800796c:	2301      	moveq	r3, #1
 800796e:	2300      	movne	r3, #0
 8007970:	b2db      	uxtb	r3, r3
 8007972:	e008      	b.n	8007986 <HAL_ADC_Init+0x142>
 8007974:	4862      	ldr	r0, [pc, #392]	@ (8007b00 <HAL_ADC_Init+0x2bc>)
 8007976:	f7ff ff2b 	bl	80077d0 <LL_ADC_IsEnabled>
 800797a:	4603      	mov	r3, r0
 800797c:	2b00      	cmp	r3, #0
 800797e:	bf0c      	ite	eq
 8007980:	2301      	moveq	r3, #1
 8007982:	2300      	movne	r3, #0
 8007984:	b2db      	uxtb	r3, r3
 8007986:	2b00      	cmp	r3, #0
 8007988:	d012      	beq.n	80079b0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a5a      	ldr	r2, [pc, #360]	@ (8007af8 <HAL_ADC_Init+0x2b4>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d004      	beq.n	800799e <HAL_ADC_Init+0x15a>
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4a58      	ldr	r2, [pc, #352]	@ (8007afc <HAL_ADC_Init+0x2b8>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d101      	bne.n	80079a2 <HAL_ADC_Init+0x15e>
 800799e:	4a59      	ldr	r2, [pc, #356]	@ (8007b04 <HAL_ADC_Init+0x2c0>)
 80079a0:	e000      	b.n	80079a4 <HAL_ADC_Init+0x160>
 80079a2:	4a59      	ldr	r2, [pc, #356]	@ (8007b08 <HAL_ADC_Init+0x2c4>)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	4619      	mov	r1, r3
 80079aa:	4610      	mov	r0, r2
 80079ac:	f7ff fd04 	bl	80073b8 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4a52      	ldr	r2, [pc, #328]	@ (8007b00 <HAL_ADC_Init+0x2bc>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d129      	bne.n	8007a0e <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	7e5b      	ldrb	r3, [r3, #25]
 80079be:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80079c4:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 80079ca:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	689b      	ldr	r3, [r3, #8]
 80079d0:	2b08      	cmp	r3, #8
 80079d2:	d013      	beq.n	80079fc <HAL_ADC_Init+0x1b8>
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	2b0c      	cmp	r3, #12
 80079da:	d00d      	beq.n	80079f8 <HAL_ADC_Init+0x1b4>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	2b1c      	cmp	r3, #28
 80079e2:	d007      	beq.n	80079f4 <HAL_ADC_Init+0x1b0>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	2b18      	cmp	r3, #24
 80079ea:	d101      	bne.n	80079f0 <HAL_ADC_Init+0x1ac>
 80079ec:	2318      	movs	r3, #24
 80079ee:	e006      	b.n	80079fe <HAL_ADC_Init+0x1ba>
 80079f0:	2300      	movs	r3, #0
 80079f2:	e004      	b.n	80079fe <HAL_ADC_Init+0x1ba>
 80079f4:	2310      	movs	r3, #16
 80079f6:	e002      	b.n	80079fe <HAL_ADC_Init+0x1ba>
 80079f8:	2308      	movs	r3, #8
 80079fa:	e000      	b.n	80079fe <HAL_ADC_Init+0x1ba>
 80079fc:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80079fe:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007a06:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	61bb      	str	r3, [r7, #24]
 8007a0c:	e00e      	b.n	8007a2c <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	7e5b      	ldrb	r3, [r3, #25]
 8007a12:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007a18:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8007a1e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007a26:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	d106      	bne.n	8007a44 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a3a:	3b01      	subs	r3, #1
 8007a3c:	045b      	lsls	r3, r3, #17
 8007a3e:	69ba      	ldr	r2, [r7, #24]
 8007a40:	4313      	orrs	r3, r2
 8007a42:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d009      	beq.n	8007a60 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a50:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a58:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8007a5a:	69ba      	ldr	r2, [r7, #24]
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a26      	ldr	r2, [pc, #152]	@ (8007b00 <HAL_ADC_Init+0x2bc>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d115      	bne.n	8007a96 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	68da      	ldr	r2, [r3, #12]
 8007a70:	4b26      	ldr	r3, [pc, #152]	@ (8007b0c <HAL_ADC_Init+0x2c8>)
 8007a72:	4013      	ands	r3, r2
 8007a74:	687a      	ldr	r2, [r7, #4]
 8007a76:	6812      	ldr	r2, [r2, #0]
 8007a78:	69b9      	ldr	r1, [r7, #24]
 8007a7a:	430b      	orrs	r3, r1
 8007a7c:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	691b      	ldr	r3, [r3, #16]
 8007a84:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	430a      	orrs	r2, r1
 8007a92:	611a      	str	r2, [r3, #16]
 8007a94:	e009      	b.n	8007aaa <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	68da      	ldr	r2, [r3, #12]
 8007a9c:	4b1c      	ldr	r3, [pc, #112]	@ (8007b10 <HAL_ADC_Init+0x2cc>)
 8007a9e:	4013      	ands	r3, r2
 8007aa0:	687a      	ldr	r2, [r7, #4]
 8007aa2:	6812      	ldr	r2, [r2, #0]
 8007aa4:	69b9      	ldr	r1, [r7, #24]
 8007aa6:	430b      	orrs	r3, r1
 8007aa8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f7ff fea1 	bl	80077f6 <LL_ADC_REG_IsConversionOngoing>
 8007ab4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	4618      	mov	r0, r3
 8007abc:	f7ff feae 	bl	800781c <LL_ADC_INJ_IsConversionOngoing>
 8007ac0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	f040 808e 	bne.w	8007be6 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	f040 808a 	bne.w	8007be6 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8007b00 <HAL_ADC_Init+0x2bc>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d11b      	bne.n	8007b14 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	7e1b      	ldrb	r3, [r3, #24]
 8007ae0:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007ae8:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8007aea:	4313      	orrs	r3, r2
 8007aec:	61bb      	str	r3, [r7, #24]
 8007aee:	e018      	b.n	8007b22 <HAL_ADC_Init+0x2de>
 8007af0:	24000000 	.word	0x24000000
 8007af4:	053e2d63 	.word	0x053e2d63
 8007af8:	40022000 	.word	0x40022000
 8007afc:	40022100 	.word	0x40022100
 8007b00:	58026000 	.word	0x58026000
 8007b04:	40022300 	.word	0x40022300
 8007b08:	58026300 	.word	0x58026300
 8007b0c:	fff04007 	.word	0xfff04007
 8007b10:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	7e1b      	ldrb	r3, [r3, #24]
 8007b18:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	68da      	ldr	r2, [r3, #12]
 8007b28:	4b46      	ldr	r3, [pc, #280]	@ (8007c44 <HAL_ADC_Init+0x400>)
 8007b2a:	4013      	ands	r3, r2
 8007b2c:	687a      	ldr	r2, [r7, #4]
 8007b2e:	6812      	ldr	r2, [r2, #0]
 8007b30:	69b9      	ldr	r1, [r7, #24]
 8007b32:	430b      	orrs	r3, r1
 8007b34:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d137      	bne.n	8007bb0 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b44:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	4a3f      	ldr	r2, [pc, #252]	@ (8007c48 <HAL_ADC_Init+0x404>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d116      	bne.n	8007b7e <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	691a      	ldr	r2, [r3, #16]
 8007b56:	4b3d      	ldr	r3, [pc, #244]	@ (8007c4c <HAL_ADC_Init+0x408>)
 8007b58:	4013      	ands	r3, r2
 8007b5a:	687a      	ldr	r2, [r7, #4]
 8007b5c:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8007b5e:	687a      	ldr	r2, [r7, #4]
 8007b60:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007b62:	4311      	orrs	r1, r2
 8007b64:	687a      	ldr	r2, [r7, #4]
 8007b66:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007b68:	4311      	orrs	r1, r2
 8007b6a:	687a      	ldr	r2, [r7, #4]
 8007b6c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007b6e:	430a      	orrs	r2, r1
 8007b70:	431a      	orrs	r2, r3
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f042 0201 	orr.w	r2, r2, #1
 8007b7a:	611a      	str	r2, [r3, #16]
 8007b7c:	e020      	b.n	8007bc0 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	691a      	ldr	r2, [r3, #16]
 8007b84:	4b32      	ldr	r3, [pc, #200]	@ (8007c50 <HAL_ADC_Init+0x40c>)
 8007b86:	4013      	ands	r3, r2
 8007b88:	687a      	ldr	r2, [r7, #4]
 8007b8a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007b8c:	3a01      	subs	r2, #1
 8007b8e:	0411      	lsls	r1, r2, #16
 8007b90:	687a      	ldr	r2, [r7, #4]
 8007b92:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007b94:	4311      	orrs	r1, r2
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8007b9a:	4311      	orrs	r1, r2
 8007b9c:	687a      	ldr	r2, [r7, #4]
 8007b9e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007ba0:	430a      	orrs	r2, r1
 8007ba2:	431a      	orrs	r2, r3
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f042 0201 	orr.w	r2, r2, #1
 8007bac:	611a      	str	r2, [r3, #16]
 8007bae:	e007      	b.n	8007bc0 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	691a      	ldr	r2, [r3, #16]
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f022 0201 	bic.w	r2, r2, #1
 8007bbe:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	691b      	ldr	r3, [r3, #16]
 8007bc6:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	430a      	orrs	r2, r1
 8007bd4:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a1b      	ldr	r2, [pc, #108]	@ (8007c48 <HAL_ADC_Init+0x404>)
 8007bdc:	4293      	cmp	r3, r2
 8007bde:	d002      	beq.n	8007be6 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f000 fd67 	bl	80086b4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	691b      	ldr	r3, [r3, #16]
 8007bea:	2b01      	cmp	r3, #1
 8007bec:	d10c      	bne.n	8007c08 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bf4:	f023 010f 	bic.w	r1, r3, #15
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	69db      	ldr	r3, [r3, #28]
 8007bfc:	1e5a      	subs	r2, r3, #1
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	430a      	orrs	r2, r1
 8007c04:	631a      	str	r2, [r3, #48]	@ 0x30
 8007c06:	e007      	b.n	8007c18 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f022 020f 	bic.w	r2, r2, #15
 8007c16:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c1c:	f023 0303 	bic.w	r3, r3, #3
 8007c20:	f043 0201 	orr.w	r2, r3, #1
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	661a      	str	r2, [r3, #96]	@ 0x60
 8007c28:	e007      	b.n	8007c3a <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c2e:	f043 0210 	orr.w	r2, r3, #16
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8007c36:	2301      	movs	r3, #1
 8007c38:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8007c3a:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3724      	adds	r7, #36	@ 0x24
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd90      	pop	{r4, r7, pc}
 8007c44:	ffffbffc 	.word	0xffffbffc
 8007c48:	58026000 	.word	0x58026000
 8007c4c:	fc00f81f 	.word	0xfc00f81f
 8007c50:	fc00f81e 	.word	0xfc00f81e

08007c54 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8007c54:	b590      	push	{r4, r7, lr}
 8007c56:	b0b9      	sub	sp, #228	@ 0xe4
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007c5e:	2300      	movs	r3, #0
 8007c60:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8007c64:	2300      	movs	r3, #0
 8007c66:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c6e:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	68db      	ldr	r3, [r3, #12]
 8007c74:	4aab      	ldr	r2, [pc, #684]	@ (8007f24 <HAL_ADC_ConfigChannel+0x2d0>)
 8007c76:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007c7e:	2b01      	cmp	r3, #1
 8007c80:	d102      	bne.n	8007c88 <HAL_ADC_ConfigChannel+0x34>
 8007c82:	2302      	movs	r3, #2
 8007c84:	f000 bcfe 	b.w	8008684 <HAL_ADC_ConfigChannel+0xa30>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4618      	mov	r0, r3
 8007c96:	f7ff fdae 	bl	80077f6 <LL_ADC_REG_IsConversionOngoing>
 8007c9a:	4603      	mov	r3, r0
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	f040 84e2 	bne.w	8008666 <HAL_ADC_ConfigChannel+0xa12>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	db38      	blt.n	8007d1c <HAL_ADC_ConfigChannel+0xc8>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a9e      	ldr	r2, [pc, #632]	@ (8007f28 <HAL_ADC_ConfigChannel+0x2d4>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d033      	beq.n	8007d1c <HAL_ADC_ConfigChannel+0xc8>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d108      	bne.n	8007cd2 <HAL_ADC_ConfigChannel+0x7e>
 8007cc0:	683b      	ldr	r3, [r7, #0]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	0e9b      	lsrs	r3, r3, #26
 8007cc6:	f003 031f 	and.w	r3, r3, #31
 8007cca:	2201      	movs	r2, #1
 8007ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8007cd0:	e01d      	b.n	8007d0e <HAL_ADC_ConfigChannel+0xba>
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cda:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8007cde:	fa93 f3a3 	rbit	r3, r3
 8007ce2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8007ce6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007cea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8007cee:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d101      	bne.n	8007cfa <HAL_ADC_ConfigChannel+0xa6>
  {
    return 32U;
 8007cf6:	2320      	movs	r3, #32
 8007cf8:	e004      	b.n	8007d04 <HAL_ADC_ConfigChannel+0xb0>
  }
  return __builtin_clz(value);
 8007cfa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007cfe:	fab3 f383 	clz	r3, r3
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	f003 031f 	and.w	r3, r3, #31
 8007d08:	2201      	movs	r2, #1
 8007d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	6812      	ldr	r2, [r2, #0]
 8007d12:	69d1      	ldr	r1, [r2, #28]
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	6812      	ldr	r2, [r2, #0]
 8007d18:	430b      	orrs	r3, r1
 8007d1a:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6818      	ldr	r0, [r3, #0]
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	6859      	ldr	r1, [r3, #4]
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	461a      	mov	r2, r3
 8007d2a:	f7ff fc6b 	bl	8007604 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	4618      	mov	r0, r3
 8007d34:	f7ff fd5f 	bl	80077f6 <LL_ADC_REG_IsConversionOngoing>
 8007d38:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	4618      	mov	r0, r3
 8007d42:	f7ff fd6b 	bl	800781c <LL_ADC_INJ_IsConversionOngoing>
 8007d46:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8007d4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	f040 8270 	bne.w	8008234 <HAL_ADC_ConfigChannel+0x5e0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8007d54:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	f040 826b 	bne.w	8008234 <HAL_ADC_ConfigChannel+0x5e0>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6818      	ldr	r0, [r3, #0]
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	6819      	ldr	r1, [r3, #0]
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	f7ff fc76 	bl	800765c <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a6c      	ldr	r2, [pc, #432]	@ (8007f28 <HAL_ADC_ConfigChannel+0x2d4>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d10d      	bne.n	8007d96 <HAL_ADC_ConfigChannel+0x142>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	695a      	ldr	r2, [r3, #20]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	68db      	ldr	r3, [r3, #12]
 8007d84:	08db      	lsrs	r3, r3, #3
 8007d86:	f003 0303 	and.w	r3, r3, #3
 8007d8a:	005b      	lsls	r3, r3, #1
 8007d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007d90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007d94:	e032      	b.n	8007dfc <HAL_ADC_ConfigChannel+0x1a8>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007d96:	4b65      	ldr	r3, [pc, #404]	@ (8007f2c <HAL_ADC_ConfigChannel+0x2d8>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007d9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007da2:	d10b      	bne.n	8007dbc <HAL_ADC_ConfigChannel+0x168>
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	695a      	ldr	r2, [r3, #20]
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	68db      	ldr	r3, [r3, #12]
 8007dae:	089b      	lsrs	r3, r3, #2
 8007db0:	f003 0307 	and.w	r3, r3, #7
 8007db4:	005b      	lsls	r3, r3, #1
 8007db6:	fa02 f303 	lsl.w	r3, r2, r3
 8007dba:	e01d      	b.n	8007df8 <HAL_ADC_ConfigChannel+0x1a4>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	68db      	ldr	r3, [r3, #12]
 8007dc2:	f003 0310 	and.w	r3, r3, #16
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d10b      	bne.n	8007de2 <HAL_ADC_ConfigChannel+0x18e>
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	695a      	ldr	r2, [r3, #20]
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	68db      	ldr	r3, [r3, #12]
 8007dd4:	089b      	lsrs	r3, r3, #2
 8007dd6:	f003 0307 	and.w	r3, r3, #7
 8007dda:	005b      	lsls	r3, r3, #1
 8007ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8007de0:	e00a      	b.n	8007df8 <HAL_ADC_ConfigChannel+0x1a4>
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	695a      	ldr	r2, [r3, #20]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	68db      	ldr	r3, [r3, #12]
 8007dec:	089b      	lsrs	r3, r3, #2
 8007dee:	f003 0304 	and.w	r3, r3, #4
 8007df2:	005b      	lsls	r3, r3, #1
 8007df4:	fa02 f303 	lsl.w	r3, r2, r3
 8007df8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	691b      	ldr	r3, [r3, #16]
 8007e00:	2b04      	cmp	r3, #4
 8007e02:	d048      	beq.n	8007e96 <HAL_ADC_ConfigChannel+0x242>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6818      	ldr	r0, [r3, #0]
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	6919      	ldr	r1, [r3, #16]
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	681a      	ldr	r2, [r3, #0]
 8007e10:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007e14:	f7ff fb04 	bl	8007420 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4a42      	ldr	r2, [pc, #264]	@ (8007f28 <HAL_ADC_ConfigChannel+0x2d4>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d119      	bne.n	8007e56 <HAL_ADC_ConfigChannel+0x202>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6818      	ldr	r0, [r3, #0]
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	6919      	ldr	r1, [r3, #16]
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	69db      	ldr	r3, [r3, #28]
 8007e2e:	461a      	mov	r2, r3
 8007e30:	f7ff fb9c 	bl	800756c <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6818      	ldr	r0, [r3, #0]
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	6919      	ldr	r1, [r3, #16]
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d102      	bne.n	8007e4c <HAL_ADC_ConfigChannel+0x1f8>
 8007e46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007e4a:	e000      	b.n	8007e4e <HAL_ADC_ConfigChannel+0x1fa>
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	461a      	mov	r2, r3
 8007e50:	f7ff fb6a 	bl	8007528 <LL_ADC_SetOffsetSaturation>
 8007e54:	e1ee      	b.n	8008234 <HAL_ADC_ConfigChannel+0x5e0>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6818      	ldr	r0, [r3, #0]
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	6919      	ldr	r1, [r3, #16]
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	d102      	bne.n	8007e6e <HAL_ADC_ConfigChannel+0x21a>
 8007e68:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007e6c:	e000      	b.n	8007e70 <HAL_ADC_ConfigChannel+0x21c>
 8007e6e:	2300      	movs	r3, #0
 8007e70:	461a      	mov	r2, r3
 8007e72:	f7ff fb37 	bl	80074e4 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6818      	ldr	r0, [r3, #0]
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	6919      	ldr	r1, [r3, #16]
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	7e1b      	ldrb	r3, [r3, #24]
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d102      	bne.n	8007e8c <HAL_ADC_ConfigChannel+0x238>
 8007e86:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007e8a:	e000      	b.n	8007e8e <HAL_ADC_ConfigChannel+0x23a>
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	461a      	mov	r2, r3
 8007e90:	f7ff fb0e 	bl	80074b0 <LL_ADC_SetDataRightShift>
 8007e94:	e1ce      	b.n	8008234 <HAL_ADC_ConfigChannel+0x5e0>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4a23      	ldr	r2, [pc, #140]	@ (8007f28 <HAL_ADC_ConfigChannel+0x2d4>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	f040 8181 	bne.w	80081a4 <HAL_ADC_ConfigChannel+0x550>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	2100      	movs	r1, #0
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f7ff faeb 	bl	8007484 <LL_ADC_GetOffsetChannel>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d10a      	bne.n	8007ece <HAL_ADC_ConfigChannel+0x27a>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	2100      	movs	r1, #0
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f7ff fae0 	bl	8007484 <LL_ADC_GetOffsetChannel>
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	0e9b      	lsrs	r3, r3, #26
 8007ec8:	f003 021f 	and.w	r2, r3, #31
 8007ecc:	e01e      	b.n	8007f0c <HAL_ADC_ConfigChannel+0x2b8>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	2100      	movs	r1, #0
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f7ff fad5 	bl	8007484 <LL_ADC_GetOffsetChannel>
 8007eda:	4603      	mov	r3, r0
 8007edc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ee0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007ee4:	fa93 f3a3 	rbit	r3, r3
 8007ee8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8007eec:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007ef0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8007ef4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d101      	bne.n	8007f00 <HAL_ADC_ConfigChannel+0x2ac>
    return 32U;
 8007efc:	2320      	movs	r3, #32
 8007efe:	e004      	b.n	8007f0a <HAL_ADC_ConfigChannel+0x2b6>
  return __builtin_clz(value);
 8007f00:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8007f04:	fab3 f383 	clz	r3, r3
 8007f08:	b2db      	uxtb	r3, r3
 8007f0a:	461a      	mov	r2, r3
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d10b      	bne.n	8007f30 <HAL_ADC_ConfigChannel+0x2dc>
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	0e9b      	lsrs	r3, r3, #26
 8007f1e:	f003 031f 	and.w	r3, r3, #31
 8007f22:	e01e      	b.n	8007f62 <HAL_ADC_ConfigChannel+0x30e>
 8007f24:	47ff0000 	.word	0x47ff0000
 8007f28:	58026000 	.word	0x58026000
 8007f2c:	5c001000 	.word	0x5c001000
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f3c:	fa93 f3a3 	rbit	r3, r3
 8007f40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8007f44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007f48:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8007f4c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d101      	bne.n	8007f58 <HAL_ADC_ConfigChannel+0x304>
    return 32U;
 8007f54:	2320      	movs	r3, #32
 8007f56:	e004      	b.n	8007f62 <HAL_ADC_ConfigChannel+0x30e>
  return __builtin_clz(value);
 8007f58:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007f5c:	fab3 f383 	clz	r3, r3
 8007f60:	b2db      	uxtb	r3, r3
 8007f62:	429a      	cmp	r2, r3
 8007f64:	d106      	bne.n	8007f74 <HAL_ADC_ConfigChannel+0x320>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	2100      	movs	r1, #0
 8007f6e:	4618      	mov	r0, r3
 8007f70:	f7ff fb1e 	bl	80075b0 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	2101      	movs	r1, #1
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f7ff fa82 	bl	8007484 <LL_ADC_GetOffsetChannel>
 8007f80:	4603      	mov	r3, r0
 8007f82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d10a      	bne.n	8007fa0 <HAL_ADC_ConfigChannel+0x34c>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	2101      	movs	r1, #1
 8007f90:	4618      	mov	r0, r3
 8007f92:	f7ff fa77 	bl	8007484 <LL_ADC_GetOffsetChannel>
 8007f96:	4603      	mov	r3, r0
 8007f98:	0e9b      	lsrs	r3, r3, #26
 8007f9a:	f003 021f 	and.w	r2, r3, #31
 8007f9e:	e01e      	b.n	8007fde <HAL_ADC_ConfigChannel+0x38a>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	2101      	movs	r1, #1
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f7ff fa6c 	bl	8007484 <LL_ADC_GetOffsetChannel>
 8007fac:	4603      	mov	r3, r0
 8007fae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007fb6:	fa93 f3a3 	rbit	r3, r3
 8007fba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8007fbe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007fc2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8007fc6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d101      	bne.n	8007fd2 <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 8007fce:	2320      	movs	r3, #32
 8007fd0:	e004      	b.n	8007fdc <HAL_ADC_ConfigChannel+0x388>
  return __builtin_clz(value);
 8007fd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007fd6:	fab3 f383 	clz	r3, r3
 8007fda:	b2db      	uxtb	r3, r3
 8007fdc:	461a      	mov	r2, r3
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d105      	bne.n	8007ff6 <HAL_ADC_ConfigChannel+0x3a2>
 8007fea:	683b      	ldr	r3, [r7, #0]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	0e9b      	lsrs	r3, r3, #26
 8007ff0:	f003 031f 	and.w	r3, r3, #31
 8007ff4:	e018      	b.n	8008028 <HAL_ADC_ConfigChannel+0x3d4>
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ffe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8008002:	fa93 f3a3 	rbit	r3, r3
 8008006:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800800a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800800e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8008012:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008016:	2b00      	cmp	r3, #0
 8008018:	d101      	bne.n	800801e <HAL_ADC_ConfigChannel+0x3ca>
    return 32U;
 800801a:	2320      	movs	r3, #32
 800801c:	e004      	b.n	8008028 <HAL_ADC_ConfigChannel+0x3d4>
  return __builtin_clz(value);
 800801e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008022:	fab3 f383 	clz	r3, r3
 8008026:	b2db      	uxtb	r3, r3
 8008028:	429a      	cmp	r2, r3
 800802a:	d106      	bne.n	800803a <HAL_ADC_ConfigChannel+0x3e6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	2200      	movs	r2, #0
 8008032:	2101      	movs	r1, #1
 8008034:	4618      	mov	r0, r3
 8008036:	f7ff fabb 	bl	80075b0 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	2102      	movs	r1, #2
 8008040:	4618      	mov	r0, r3
 8008042:	f7ff fa1f 	bl	8007484 <LL_ADC_GetOffsetChannel>
 8008046:	4603      	mov	r3, r0
 8008048:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800804c:	2b00      	cmp	r3, #0
 800804e:	d10a      	bne.n	8008066 <HAL_ADC_ConfigChannel+0x412>
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	2102      	movs	r1, #2
 8008056:	4618      	mov	r0, r3
 8008058:	f7ff fa14 	bl	8007484 <LL_ADC_GetOffsetChannel>
 800805c:	4603      	mov	r3, r0
 800805e:	0e9b      	lsrs	r3, r3, #26
 8008060:	f003 021f 	and.w	r2, r3, #31
 8008064:	e01e      	b.n	80080a4 <HAL_ADC_ConfigChannel+0x450>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2102      	movs	r1, #2
 800806c:	4618      	mov	r0, r3
 800806e:	f7ff fa09 	bl	8007484 <LL_ADC_GetOffsetChannel>
 8008072:	4603      	mov	r3, r0
 8008074:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008078:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800807c:	fa93 f3a3 	rbit	r3, r3
 8008080:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8008084:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008088:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800808c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008090:	2b00      	cmp	r3, #0
 8008092:	d101      	bne.n	8008098 <HAL_ADC_ConfigChannel+0x444>
    return 32U;
 8008094:	2320      	movs	r3, #32
 8008096:	e004      	b.n	80080a2 <HAL_ADC_ConfigChannel+0x44e>
  return __builtin_clz(value);
 8008098:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800809c:	fab3 f383 	clz	r3, r3
 80080a0:	b2db      	uxtb	r3, r3
 80080a2:	461a      	mov	r2, r3
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d105      	bne.n	80080bc <HAL_ADC_ConfigChannel+0x468>
 80080b0:	683b      	ldr	r3, [r7, #0]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	0e9b      	lsrs	r3, r3, #26
 80080b6:	f003 031f 	and.w	r3, r3, #31
 80080ba:	e014      	b.n	80080e6 <HAL_ADC_ConfigChannel+0x492>
 80080bc:	683b      	ldr	r3, [r7, #0]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80080c4:	fa93 f3a3 	rbit	r3, r3
 80080c8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80080ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80080cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80080d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d101      	bne.n	80080dc <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 80080d8:	2320      	movs	r3, #32
 80080da:	e004      	b.n	80080e6 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80080dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80080e0:	fab3 f383 	clz	r3, r3
 80080e4:	b2db      	uxtb	r3, r3
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d106      	bne.n	80080f8 <HAL_ADC_ConfigChannel+0x4a4>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	2200      	movs	r2, #0
 80080f0:	2102      	movs	r1, #2
 80080f2:	4618      	mov	r0, r3
 80080f4:	f7ff fa5c 	bl	80075b0 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	2103      	movs	r1, #3
 80080fe:	4618      	mov	r0, r3
 8008100:	f7ff f9c0 	bl	8007484 <LL_ADC_GetOffsetChannel>
 8008104:	4603      	mov	r3, r0
 8008106:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800810a:	2b00      	cmp	r3, #0
 800810c:	d10a      	bne.n	8008124 <HAL_ADC_ConfigChannel+0x4d0>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	2103      	movs	r1, #3
 8008114:	4618      	mov	r0, r3
 8008116:	f7ff f9b5 	bl	8007484 <LL_ADC_GetOffsetChannel>
 800811a:	4603      	mov	r3, r0
 800811c:	0e9b      	lsrs	r3, r3, #26
 800811e:	f003 021f 	and.w	r2, r3, #31
 8008122:	e017      	b.n	8008154 <HAL_ADC_ConfigChannel+0x500>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	2103      	movs	r1, #3
 800812a:	4618      	mov	r0, r3
 800812c:	f7ff f9aa 	bl	8007484 <LL_ADC_GetOffsetChannel>
 8008130:	4603      	mov	r3, r0
 8008132:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008134:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008136:	fa93 f3a3 	rbit	r3, r3
 800813a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800813c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800813e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8008140:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008142:	2b00      	cmp	r3, #0
 8008144:	d101      	bne.n	800814a <HAL_ADC_ConfigChannel+0x4f6>
    return 32U;
 8008146:	2320      	movs	r3, #32
 8008148:	e003      	b.n	8008152 <HAL_ADC_ConfigChannel+0x4fe>
  return __builtin_clz(value);
 800814a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800814c:	fab3 f383 	clz	r3, r3
 8008150:	b2db      	uxtb	r3, r3
 8008152:	461a      	mov	r2, r3
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800815c:	2b00      	cmp	r3, #0
 800815e:	d105      	bne.n	800816c <HAL_ADC_ConfigChannel+0x518>
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	0e9b      	lsrs	r3, r3, #26
 8008166:	f003 031f 	and.w	r3, r3, #31
 800816a:	e011      	b.n	8008190 <HAL_ADC_ConfigChannel+0x53c>
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008172:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008174:	fa93 f3a3 	rbit	r3, r3
 8008178:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800817a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800817c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800817e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008180:	2b00      	cmp	r3, #0
 8008182:	d101      	bne.n	8008188 <HAL_ADC_ConfigChannel+0x534>
    return 32U;
 8008184:	2320      	movs	r3, #32
 8008186:	e003      	b.n	8008190 <HAL_ADC_ConfigChannel+0x53c>
  return __builtin_clz(value);
 8008188:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800818a:	fab3 f383 	clz	r3, r3
 800818e:	b2db      	uxtb	r3, r3
 8008190:	429a      	cmp	r2, r3
 8008192:	d14f      	bne.n	8008234 <HAL_ADC_ConfigChannel+0x5e0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	2200      	movs	r2, #0
 800819a:	2103      	movs	r1, #3
 800819c:	4618      	mov	r0, r3
 800819e:	f7ff fa07 	bl	80075b0 <LL_ADC_SetOffsetState>
 80081a2:	e047      	b.n	8008234 <HAL_ADC_ConfigChannel+0x5e0>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081aa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80081ae:	683b      	ldr	r3, [r7, #0]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	069b      	lsls	r3, r3, #26
 80081b4:	429a      	cmp	r2, r3
 80081b6:	d107      	bne.n	80081c8 <HAL_ADC_ConfigChannel+0x574>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80081c6:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80081ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	069b      	lsls	r3, r3, #26
 80081d8:	429a      	cmp	r2, r3
 80081da:	d107      	bne.n	80081ec <HAL_ADC_ConfigChannel+0x598>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80081ea:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80081f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80081f6:	683b      	ldr	r3, [r7, #0]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	069b      	lsls	r3, r3, #26
 80081fc:	429a      	cmp	r2, r3
 80081fe:	d107      	bne.n	8008210 <HAL_ADC_ConfigChannel+0x5bc>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800820e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008216:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	069b      	lsls	r3, r3, #26
 8008220:	429a      	cmp	r2, r3
 8008222:	d107      	bne.n	8008234 <HAL_ADC_ConfigChannel+0x5e0>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8008232:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4618      	mov	r0, r3
 800823a:	f7ff fac9 	bl	80077d0 <LL_ADC_IsEnabled>
 800823e:	4603      	mov	r3, r0
 8008240:	2b00      	cmp	r3, #0
 8008242:	f040 8219 	bne.w	8008678 <HAL_ADC_ConfigChannel+0xa24>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6818      	ldr	r0, [r3, #0]
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	6819      	ldr	r1, [r3, #0]
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	68db      	ldr	r3, [r3, #12]
 8008252:	461a      	mov	r2, r3
 8008254:	f7ff fa2e 	bl	80076b4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	68db      	ldr	r3, [r3, #12]
 800825c:	4aa1      	ldr	r2, [pc, #644]	@ (80084e4 <HAL_ADC_ConfigChannel+0x890>)
 800825e:	4293      	cmp	r3, r2
 8008260:	f040 812e 	bne.w	80084c0 <HAL_ADC_ConfigChannel+0x86c>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008270:	2b00      	cmp	r3, #0
 8008272:	d10b      	bne.n	800828c <HAL_ADC_ConfigChannel+0x638>
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	0e9b      	lsrs	r3, r3, #26
 800827a:	3301      	adds	r3, #1
 800827c:	f003 031f 	and.w	r3, r3, #31
 8008280:	2b09      	cmp	r3, #9
 8008282:	bf94      	ite	ls
 8008284:	2301      	movls	r3, #1
 8008286:	2300      	movhi	r3, #0
 8008288:	b2db      	uxtb	r3, r3
 800828a:	e019      	b.n	80082c0 <HAL_ADC_ConfigChannel+0x66c>
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008292:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008294:	fa93 f3a3 	rbit	r3, r3
 8008298:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800829a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800829c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800829e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d101      	bne.n	80082a8 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80082a4:	2320      	movs	r3, #32
 80082a6:	e003      	b.n	80082b0 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80082a8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082aa:	fab3 f383 	clz	r3, r3
 80082ae:	b2db      	uxtb	r3, r3
 80082b0:	3301      	adds	r3, #1
 80082b2:	f003 031f 	and.w	r3, r3, #31
 80082b6:	2b09      	cmp	r3, #9
 80082b8:	bf94      	ite	ls
 80082ba:	2301      	movls	r3, #1
 80082bc:	2300      	movhi	r3, #0
 80082be:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d079      	beq.n	80083b8 <HAL_ADC_ConfigChannel+0x764>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d107      	bne.n	80082e0 <HAL_ADC_ConfigChannel+0x68c>
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	0e9b      	lsrs	r3, r3, #26
 80082d6:	3301      	adds	r3, #1
 80082d8:	069b      	lsls	r3, r3, #26
 80082da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80082de:	e015      	b.n	800830c <HAL_ADC_ConfigChannel+0x6b8>
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80082e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082e8:	fa93 f3a3 	rbit	r3, r3
 80082ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80082ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80082f0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80082f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d101      	bne.n	80082fc <HAL_ADC_ConfigChannel+0x6a8>
    return 32U;
 80082f8:	2320      	movs	r3, #32
 80082fa:	e003      	b.n	8008304 <HAL_ADC_ConfigChannel+0x6b0>
  return __builtin_clz(value);
 80082fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082fe:	fab3 f383 	clz	r3, r3
 8008302:	b2db      	uxtb	r3, r3
 8008304:	3301      	adds	r3, #1
 8008306:	069b      	lsls	r3, r3, #26
 8008308:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008314:	2b00      	cmp	r3, #0
 8008316:	d109      	bne.n	800832c <HAL_ADC_ConfigChannel+0x6d8>
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	0e9b      	lsrs	r3, r3, #26
 800831e:	3301      	adds	r3, #1
 8008320:	f003 031f 	and.w	r3, r3, #31
 8008324:	2101      	movs	r1, #1
 8008326:	fa01 f303 	lsl.w	r3, r1, r3
 800832a:	e017      	b.n	800835c <HAL_ADC_ConfigChannel+0x708>
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008332:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008334:	fa93 f3a3 	rbit	r3, r3
 8008338:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800833a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800833c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800833e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008340:	2b00      	cmp	r3, #0
 8008342:	d101      	bne.n	8008348 <HAL_ADC_ConfigChannel+0x6f4>
    return 32U;
 8008344:	2320      	movs	r3, #32
 8008346:	e003      	b.n	8008350 <HAL_ADC_ConfigChannel+0x6fc>
  return __builtin_clz(value);
 8008348:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800834a:	fab3 f383 	clz	r3, r3
 800834e:	b2db      	uxtb	r3, r3
 8008350:	3301      	adds	r3, #1
 8008352:	f003 031f 	and.w	r3, r3, #31
 8008356:	2101      	movs	r1, #1
 8008358:	fa01 f303 	lsl.w	r3, r1, r3
 800835c:	ea42 0103 	orr.w	r1, r2, r3
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008368:	2b00      	cmp	r3, #0
 800836a:	d10a      	bne.n	8008382 <HAL_ADC_ConfigChannel+0x72e>
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	0e9b      	lsrs	r3, r3, #26
 8008372:	3301      	adds	r3, #1
 8008374:	f003 021f 	and.w	r2, r3, #31
 8008378:	4613      	mov	r3, r2
 800837a:	005b      	lsls	r3, r3, #1
 800837c:	4413      	add	r3, r2
 800837e:	051b      	lsls	r3, r3, #20
 8008380:	e018      	b.n	80083b4 <HAL_ADC_ConfigChannel+0x760>
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008388:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800838a:	fa93 f3a3 	rbit	r3, r3
 800838e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8008390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008392:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8008394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008396:	2b00      	cmp	r3, #0
 8008398:	d101      	bne.n	800839e <HAL_ADC_ConfigChannel+0x74a>
    return 32U;
 800839a:	2320      	movs	r3, #32
 800839c:	e003      	b.n	80083a6 <HAL_ADC_ConfigChannel+0x752>
  return __builtin_clz(value);
 800839e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083a0:	fab3 f383 	clz	r3, r3
 80083a4:	b2db      	uxtb	r3, r3
 80083a6:	3301      	adds	r3, #1
 80083a8:	f003 021f 	and.w	r2, r3, #31
 80083ac:	4613      	mov	r3, r2
 80083ae:	005b      	lsls	r3, r3, #1
 80083b0:	4413      	add	r3, r2
 80083b2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80083b4:	430b      	orrs	r3, r1
 80083b6:	e07e      	b.n	80084b6 <HAL_ADC_ConfigChannel+0x862>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80083b8:	683b      	ldr	r3, [r7, #0]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d107      	bne.n	80083d4 <HAL_ADC_ConfigChannel+0x780>
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	0e9b      	lsrs	r3, r3, #26
 80083ca:	3301      	adds	r3, #1
 80083cc:	069b      	lsls	r3, r3, #26
 80083ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80083d2:	e015      	b.n	8008400 <HAL_ADC_ConfigChannel+0x7ac>
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083dc:	fa93 f3a3 	rbit	r3, r3
 80083e0:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80083e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80083e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d101      	bne.n	80083f0 <HAL_ADC_ConfigChannel+0x79c>
    return 32U;
 80083ec:	2320      	movs	r3, #32
 80083ee:	e003      	b.n	80083f8 <HAL_ADC_ConfigChannel+0x7a4>
  return __builtin_clz(value);
 80083f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083f2:	fab3 f383 	clz	r3, r3
 80083f6:	b2db      	uxtb	r3, r3
 80083f8:	3301      	adds	r3, #1
 80083fa:	069b      	lsls	r3, r3, #26
 80083fc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008408:	2b00      	cmp	r3, #0
 800840a:	d109      	bne.n	8008420 <HAL_ADC_ConfigChannel+0x7cc>
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	0e9b      	lsrs	r3, r3, #26
 8008412:	3301      	adds	r3, #1
 8008414:	f003 031f 	and.w	r3, r3, #31
 8008418:	2101      	movs	r1, #1
 800841a:	fa01 f303 	lsl.w	r3, r1, r3
 800841e:	e017      	b.n	8008450 <HAL_ADC_ConfigChannel+0x7fc>
 8008420:	683b      	ldr	r3, [r7, #0]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008426:	69fb      	ldr	r3, [r7, #28]
 8008428:	fa93 f3a3 	rbit	r3, r3
 800842c:	61bb      	str	r3, [r7, #24]
  return result;
 800842e:	69bb      	ldr	r3, [r7, #24]
 8008430:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8008432:	6a3b      	ldr	r3, [r7, #32]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d101      	bne.n	800843c <HAL_ADC_ConfigChannel+0x7e8>
    return 32U;
 8008438:	2320      	movs	r3, #32
 800843a:	e003      	b.n	8008444 <HAL_ADC_ConfigChannel+0x7f0>
  return __builtin_clz(value);
 800843c:	6a3b      	ldr	r3, [r7, #32]
 800843e:	fab3 f383 	clz	r3, r3
 8008442:	b2db      	uxtb	r3, r3
 8008444:	3301      	adds	r3, #1
 8008446:	f003 031f 	and.w	r3, r3, #31
 800844a:	2101      	movs	r1, #1
 800844c:	fa01 f303 	lsl.w	r3, r1, r3
 8008450:	ea42 0103 	orr.w	r1, r2, r3
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800845c:	2b00      	cmp	r3, #0
 800845e:	d10d      	bne.n	800847c <HAL_ADC_ConfigChannel+0x828>
 8008460:	683b      	ldr	r3, [r7, #0]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	0e9b      	lsrs	r3, r3, #26
 8008466:	3301      	adds	r3, #1
 8008468:	f003 021f 	and.w	r2, r3, #31
 800846c:	4613      	mov	r3, r2
 800846e:	005b      	lsls	r3, r3, #1
 8008470:	4413      	add	r3, r2
 8008472:	3b1e      	subs	r3, #30
 8008474:	051b      	lsls	r3, r3, #20
 8008476:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800847a:	e01b      	b.n	80084b4 <HAL_ADC_ConfigChannel+0x860>
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	fa93 f3a3 	rbit	r3, r3
 8008488:	60fb      	str	r3, [r7, #12]
  return result;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d101      	bne.n	8008498 <HAL_ADC_ConfigChannel+0x844>
    return 32U;
 8008494:	2320      	movs	r3, #32
 8008496:	e003      	b.n	80084a0 <HAL_ADC_ConfigChannel+0x84c>
  return __builtin_clz(value);
 8008498:	697b      	ldr	r3, [r7, #20]
 800849a:	fab3 f383 	clz	r3, r3
 800849e:	b2db      	uxtb	r3, r3
 80084a0:	3301      	adds	r3, #1
 80084a2:	f003 021f 	and.w	r2, r3, #31
 80084a6:	4613      	mov	r3, r2
 80084a8:	005b      	lsls	r3, r3, #1
 80084aa:	4413      	add	r3, r2
 80084ac:	3b1e      	subs	r3, #30
 80084ae:	051b      	lsls	r3, r3, #20
 80084b0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80084b4:	430b      	orrs	r3, r1
 80084b6:	683a      	ldr	r2, [r7, #0]
 80084b8:	6892      	ldr	r2, [r2, #8]
 80084ba:	4619      	mov	r1, r3
 80084bc:	f7ff f8ce 	bl	800765c <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	f280 80d7 	bge.w	8008678 <HAL_ADC_ConfigChannel+0xa24>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	4a06      	ldr	r2, [pc, #24]	@ (80084e8 <HAL_ADC_ConfigChannel+0x894>)
 80084d0:	4293      	cmp	r3, r2
 80084d2:	d004      	beq.n	80084de <HAL_ADC_ConfigChannel+0x88a>
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	4a04      	ldr	r2, [pc, #16]	@ (80084ec <HAL_ADC_ConfigChannel+0x898>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d10a      	bne.n	80084f4 <HAL_ADC_ConfigChannel+0x8a0>
 80084de:	4b04      	ldr	r3, [pc, #16]	@ (80084f0 <HAL_ADC_ConfigChannel+0x89c>)
 80084e0:	e009      	b.n	80084f6 <HAL_ADC_ConfigChannel+0x8a2>
 80084e2:	bf00      	nop
 80084e4:	47ff0000 	.word	0x47ff0000
 80084e8:	40022000 	.word	0x40022000
 80084ec:	40022100 	.word	0x40022100
 80084f0:	40022300 	.word	0x40022300
 80084f4:	4b65      	ldr	r3, [pc, #404]	@ (800868c <HAL_ADC_ConfigChannel+0xa38>)
 80084f6:	4618      	mov	r0, r3
 80084f8:	f7fe ff84 	bl	8007404 <LL_ADC_GetCommonPathInternalCh>
 80084fc:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a62      	ldr	r2, [pc, #392]	@ (8008690 <HAL_ADC_ConfigChannel+0xa3c>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d004      	beq.n	8008514 <HAL_ADC_ConfigChannel+0x8c0>
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4a61      	ldr	r2, [pc, #388]	@ (8008694 <HAL_ADC_ConfigChannel+0xa40>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d10e      	bne.n	8008532 <HAL_ADC_ConfigChannel+0x8de>
 8008514:	485e      	ldr	r0, [pc, #376]	@ (8008690 <HAL_ADC_ConfigChannel+0xa3c>)
 8008516:	f7ff f95b 	bl	80077d0 <LL_ADC_IsEnabled>
 800851a:	4604      	mov	r4, r0
 800851c:	485d      	ldr	r0, [pc, #372]	@ (8008694 <HAL_ADC_ConfigChannel+0xa40>)
 800851e:	f7ff f957 	bl	80077d0 <LL_ADC_IsEnabled>
 8008522:	4603      	mov	r3, r0
 8008524:	4323      	orrs	r3, r4
 8008526:	2b00      	cmp	r3, #0
 8008528:	bf0c      	ite	eq
 800852a:	2301      	moveq	r3, #1
 800852c:	2300      	movne	r3, #0
 800852e:	b2db      	uxtb	r3, r3
 8008530:	e008      	b.n	8008544 <HAL_ADC_ConfigChannel+0x8f0>
 8008532:	4859      	ldr	r0, [pc, #356]	@ (8008698 <HAL_ADC_ConfigChannel+0xa44>)
 8008534:	f7ff f94c 	bl	80077d0 <LL_ADC_IsEnabled>
 8008538:	4603      	mov	r3, r0
 800853a:	2b00      	cmp	r3, #0
 800853c:	bf0c      	ite	eq
 800853e:	2301      	moveq	r3, #1
 8008540:	2300      	movne	r3, #0
 8008542:	b2db      	uxtb	r3, r3
 8008544:	2b00      	cmp	r3, #0
 8008546:	f000 8084 	beq.w	8008652 <HAL_ADC_ConfigChannel+0x9fe>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4a53      	ldr	r2, [pc, #332]	@ (800869c <HAL_ADC_ConfigChannel+0xa48>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d132      	bne.n	80085ba <HAL_ADC_ConfigChannel+0x966>
 8008554:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008558:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800855c:	2b00      	cmp	r3, #0
 800855e:	d12c      	bne.n	80085ba <HAL_ADC_ConfigChannel+0x966>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	4a4c      	ldr	r2, [pc, #304]	@ (8008698 <HAL_ADC_ConfigChannel+0xa44>)
 8008566:	4293      	cmp	r3, r2
 8008568:	f040 8086 	bne.w	8008678 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4a47      	ldr	r2, [pc, #284]	@ (8008690 <HAL_ADC_ConfigChannel+0xa3c>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d004      	beq.n	8008580 <HAL_ADC_ConfigChannel+0x92c>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4a46      	ldr	r2, [pc, #280]	@ (8008694 <HAL_ADC_ConfigChannel+0xa40>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d101      	bne.n	8008584 <HAL_ADC_ConfigChannel+0x930>
 8008580:	4a47      	ldr	r2, [pc, #284]	@ (80086a0 <HAL_ADC_ConfigChannel+0xa4c>)
 8008582:	e000      	b.n	8008586 <HAL_ADC_ConfigChannel+0x932>
 8008584:	4a41      	ldr	r2, [pc, #260]	@ (800868c <HAL_ADC_ConfigChannel+0xa38>)
 8008586:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800858a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800858e:	4619      	mov	r1, r3
 8008590:	4610      	mov	r0, r2
 8008592:	f7fe ff24 	bl	80073de <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008596:	4b43      	ldr	r3, [pc, #268]	@ (80086a4 <HAL_ADC_ConfigChannel+0xa50>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	099b      	lsrs	r3, r3, #6
 800859c:	4a42      	ldr	r2, [pc, #264]	@ (80086a8 <HAL_ADC_ConfigChannel+0xa54>)
 800859e:	fba2 2303 	umull	r2, r3, r2, r3
 80085a2:	099b      	lsrs	r3, r3, #6
 80085a4:	3301      	adds	r3, #1
 80085a6:	005b      	lsls	r3, r3, #1
 80085a8:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80085aa:	e002      	b.n	80085b2 <HAL_ADC_ConfigChannel+0x95e>
              {
                wait_loop_index--;
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	3b01      	subs	r3, #1
 80085b0:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d1f9      	bne.n	80085ac <HAL_ADC_ConfigChannel+0x958>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80085b8:	e05e      	b.n	8008678 <HAL_ADC_ConfigChannel+0xa24>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80085ba:	683b      	ldr	r3, [r7, #0]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	4a3b      	ldr	r2, [pc, #236]	@ (80086ac <HAL_ADC_ConfigChannel+0xa58>)
 80085c0:	4293      	cmp	r3, r2
 80085c2:	d120      	bne.n	8008606 <HAL_ADC_ConfigChannel+0x9b2>
 80085c4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80085c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d11a      	bne.n	8008606 <HAL_ADC_ConfigChannel+0x9b2>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a30      	ldr	r2, [pc, #192]	@ (8008698 <HAL_ADC_ConfigChannel+0xa44>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d14e      	bne.n	8008678 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a2c      	ldr	r2, [pc, #176]	@ (8008690 <HAL_ADC_ConfigChannel+0xa3c>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d004      	beq.n	80085ee <HAL_ADC_ConfigChannel+0x99a>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a2a      	ldr	r2, [pc, #168]	@ (8008694 <HAL_ADC_ConfigChannel+0xa40>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d101      	bne.n	80085f2 <HAL_ADC_ConfigChannel+0x99e>
 80085ee:	4a2c      	ldr	r2, [pc, #176]	@ (80086a0 <HAL_ADC_ConfigChannel+0xa4c>)
 80085f0:	e000      	b.n	80085f4 <HAL_ADC_ConfigChannel+0x9a0>
 80085f2:	4a26      	ldr	r2, [pc, #152]	@ (800868c <HAL_ADC_ConfigChannel+0xa38>)
 80085f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80085f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80085fc:	4619      	mov	r1, r3
 80085fe:	4610      	mov	r0, r2
 8008600:	f7fe feed 	bl	80073de <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008604:	e038      	b.n	8008678 <HAL_ADC_ConfigChannel+0xa24>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a29      	ldr	r2, [pc, #164]	@ (80086b0 <HAL_ADC_ConfigChannel+0xa5c>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d133      	bne.n	8008678 <HAL_ADC_ConfigChannel+0xa24>
 8008610:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008614:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008618:	2b00      	cmp	r3, #0
 800861a:	d12d      	bne.n	8008678 <HAL_ADC_ConfigChannel+0xa24>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a1d      	ldr	r2, [pc, #116]	@ (8008698 <HAL_ADC_ConfigChannel+0xa44>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d128      	bne.n	8008678 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a19      	ldr	r2, [pc, #100]	@ (8008690 <HAL_ADC_ConfigChannel+0xa3c>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d004      	beq.n	800863a <HAL_ADC_ConfigChannel+0x9e6>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a17      	ldr	r2, [pc, #92]	@ (8008694 <HAL_ADC_ConfigChannel+0xa40>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d101      	bne.n	800863e <HAL_ADC_ConfigChannel+0x9ea>
 800863a:	4a19      	ldr	r2, [pc, #100]	@ (80086a0 <HAL_ADC_ConfigChannel+0xa4c>)
 800863c:	e000      	b.n	8008640 <HAL_ADC_ConfigChannel+0x9ec>
 800863e:	4a13      	ldr	r2, [pc, #76]	@ (800868c <HAL_ADC_ConfigChannel+0xa38>)
 8008640:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008644:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008648:	4619      	mov	r1, r3
 800864a:	4610      	mov	r0, r2
 800864c:	f7fe fec7 	bl	80073de <LL_ADC_SetCommonPathInternalCh>
 8008650:	e012      	b.n	8008678 <HAL_ADC_ConfigChannel+0xa24>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008656:	f043 0220 	orr.w	r2, r3, #32
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 800865e:	2301      	movs	r3, #1
 8008660:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8008664:	e008      	b.n	8008678 <HAL_ADC_ConfigChannel+0xa24>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800866a:	f043 0220 	orr.w	r2, r3, #32
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8008672:	2301      	movs	r3, #1
 8008674:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2200      	movs	r2, #0
 800867c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8008680:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
}
 8008684:	4618      	mov	r0, r3
 8008686:	37e4      	adds	r7, #228	@ 0xe4
 8008688:	46bd      	mov	sp, r7
 800868a:	bd90      	pop	{r4, r7, pc}
 800868c:	58026300 	.word	0x58026300
 8008690:	40022000 	.word	0x40022000
 8008694:	40022100 	.word	0x40022100
 8008698:	58026000 	.word	0x58026000
 800869c:	c7520000 	.word	0xc7520000
 80086a0:	40022300 	.word	0x40022300
 80086a4:	24000000 	.word	0x24000000
 80086a8:	053e2d63 	.word	0x053e2d63
 80086ac:	c3210000 	.word	0xc3210000
 80086b0:	cb840000 	.word	0xcb840000

080086b4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b084      	sub	sp, #16
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a6c      	ldr	r2, [pc, #432]	@ (8008874 <ADC_ConfigureBoostMode+0x1c0>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d004      	beq.n	80086d0 <ADC_ConfigureBoostMode+0x1c>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a6b      	ldr	r2, [pc, #428]	@ (8008878 <ADC_ConfigureBoostMode+0x1c4>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d109      	bne.n	80086e4 <ADC_ConfigureBoostMode+0x30>
 80086d0:	4b6a      	ldr	r3, [pc, #424]	@ (800887c <ADC_ConfigureBoostMode+0x1c8>)
 80086d2:	689b      	ldr	r3, [r3, #8]
 80086d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80086d8:	2b00      	cmp	r3, #0
 80086da:	bf14      	ite	ne
 80086dc:	2301      	movne	r3, #1
 80086de:	2300      	moveq	r3, #0
 80086e0:	b2db      	uxtb	r3, r3
 80086e2:	e008      	b.n	80086f6 <ADC_ConfigureBoostMode+0x42>
 80086e4:	4b66      	ldr	r3, [pc, #408]	@ (8008880 <ADC_ConfigureBoostMode+0x1cc>)
 80086e6:	689b      	ldr	r3, [r3, #8]
 80086e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	bf14      	ite	ne
 80086f0:	2301      	movne	r3, #1
 80086f2:	2300      	moveq	r3, #0
 80086f4:	b2db      	uxtb	r3, r3
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d01c      	beq.n	8008734 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80086fa:	f005 fbff 	bl	800defc <HAL_RCC_GetHCLKFreq>
 80086fe:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008708:	d010      	beq.n	800872c <ADC_ConfigureBoostMode+0x78>
 800870a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800870e:	d873      	bhi.n	80087f8 <ADC_ConfigureBoostMode+0x144>
 8008710:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008714:	d002      	beq.n	800871c <ADC_ConfigureBoostMode+0x68>
 8008716:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800871a:	d16d      	bne.n	80087f8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	685b      	ldr	r3, [r3, #4]
 8008720:	0c1b      	lsrs	r3, r3, #16
 8008722:	68fa      	ldr	r2, [r7, #12]
 8008724:	fbb2 f3f3 	udiv	r3, r2, r3
 8008728:	60fb      	str	r3, [r7, #12]
        break;
 800872a:	e068      	b.n	80087fe <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	089b      	lsrs	r3, r3, #2
 8008730:	60fb      	str	r3, [r7, #12]
        break;
 8008732:	e064      	b.n	80087fe <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8008734:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8008738:	f04f 0100 	mov.w	r1, #0
 800873c:	f006 fdda 	bl	800f2f4 <HAL_RCCEx_GetPeriphCLKFreq>
 8008740:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	685b      	ldr	r3, [r3, #4]
 8008746:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800874a:	d051      	beq.n	80087f0 <ADC_ConfigureBoostMode+0x13c>
 800874c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8008750:	d854      	bhi.n	80087fc <ADC_ConfigureBoostMode+0x148>
 8008752:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8008756:	d047      	beq.n	80087e8 <ADC_ConfigureBoostMode+0x134>
 8008758:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800875c:	d84e      	bhi.n	80087fc <ADC_ConfigureBoostMode+0x148>
 800875e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8008762:	d03d      	beq.n	80087e0 <ADC_ConfigureBoostMode+0x12c>
 8008764:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8008768:	d848      	bhi.n	80087fc <ADC_ConfigureBoostMode+0x148>
 800876a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800876e:	d033      	beq.n	80087d8 <ADC_ConfigureBoostMode+0x124>
 8008770:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008774:	d842      	bhi.n	80087fc <ADC_ConfigureBoostMode+0x148>
 8008776:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800877a:	d029      	beq.n	80087d0 <ADC_ConfigureBoostMode+0x11c>
 800877c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8008780:	d83c      	bhi.n	80087fc <ADC_ConfigureBoostMode+0x148>
 8008782:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8008786:	d01a      	beq.n	80087be <ADC_ConfigureBoostMode+0x10a>
 8008788:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800878c:	d836      	bhi.n	80087fc <ADC_ConfigureBoostMode+0x148>
 800878e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8008792:	d014      	beq.n	80087be <ADC_ConfigureBoostMode+0x10a>
 8008794:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8008798:	d830      	bhi.n	80087fc <ADC_ConfigureBoostMode+0x148>
 800879a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800879e:	d00e      	beq.n	80087be <ADC_ConfigureBoostMode+0x10a>
 80087a0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80087a4:	d82a      	bhi.n	80087fc <ADC_ConfigureBoostMode+0x148>
 80087a6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80087aa:	d008      	beq.n	80087be <ADC_ConfigureBoostMode+0x10a>
 80087ac:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80087b0:	d824      	bhi.n	80087fc <ADC_ConfigureBoostMode+0x148>
 80087b2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80087b6:	d002      	beq.n	80087be <ADC_ConfigureBoostMode+0x10a>
 80087b8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80087bc:	d11e      	bne.n	80087fc <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	0c9b      	lsrs	r3, r3, #18
 80087c4:	005b      	lsls	r3, r3, #1
 80087c6:	68fa      	ldr	r2, [r7, #12]
 80087c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80087cc:	60fb      	str	r3, [r7, #12]
        break;
 80087ce:	e016      	b.n	80087fe <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	091b      	lsrs	r3, r3, #4
 80087d4:	60fb      	str	r3, [r7, #12]
        break;
 80087d6:	e012      	b.n	80087fe <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	095b      	lsrs	r3, r3, #5
 80087dc:	60fb      	str	r3, [r7, #12]
        break;
 80087de:	e00e      	b.n	80087fe <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	099b      	lsrs	r3, r3, #6
 80087e4:	60fb      	str	r3, [r7, #12]
        break;
 80087e6:	e00a      	b.n	80087fe <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	09db      	lsrs	r3, r3, #7
 80087ec:	60fb      	str	r3, [r7, #12]
        break;
 80087ee:	e006      	b.n	80087fe <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	0a1b      	lsrs	r3, r3, #8
 80087f4:	60fb      	str	r3, [r7, #12]
        break;
 80087f6:	e002      	b.n	80087fe <ADC_ConfigureBoostMode+0x14a>
        break;
 80087f8:	bf00      	nop
 80087fa:	e000      	b.n	80087fe <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80087fc:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	085b      	lsrs	r3, r3, #1
 8008802:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	4a1f      	ldr	r2, [pc, #124]	@ (8008884 <ADC_ConfigureBoostMode+0x1d0>)
 8008808:	4293      	cmp	r3, r2
 800880a:	d808      	bhi.n	800881e <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	689a      	ldr	r2, [r3, #8]
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800881a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800881c:	e025      	b.n	800886a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	4a19      	ldr	r2, [pc, #100]	@ (8008888 <ADC_ConfigureBoostMode+0x1d4>)
 8008822:	4293      	cmp	r3, r2
 8008824:	d80a      	bhi.n	800883c <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	689b      	ldr	r3, [r3, #8]
 800882c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008838:	609a      	str	r2, [r3, #8]
}
 800883a:	e016      	b.n	800886a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	4a13      	ldr	r2, [pc, #76]	@ (800888c <ADC_ConfigureBoostMode+0x1d8>)
 8008840:	4293      	cmp	r3, r2
 8008842:	d80a      	bhi.n	800885a <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	689b      	ldr	r3, [r3, #8]
 800884a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008856:	609a      	str	r2, [r3, #8]
}
 8008858:	e007      	b.n	800886a <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	689a      	ldr	r2, [r3, #8]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8008868:	609a      	str	r2, [r3, #8]
}
 800886a:	bf00      	nop
 800886c:	3710      	adds	r7, #16
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
 8008872:	bf00      	nop
 8008874:	40022000 	.word	0x40022000
 8008878:	40022100 	.word	0x40022100
 800887c:	40022300 	.word	0x40022300
 8008880:	58026300 	.word	0x58026300
 8008884:	005f5e10 	.word	0x005f5e10
 8008888:	00bebc20 	.word	0x00bebc20
 800888c:	017d7840 	.word	0x017d7840

08008890 <LL_ADC_IsEnabled>:
{
 8008890:	b480      	push	{r7}
 8008892:	b083      	sub	sp, #12
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	689b      	ldr	r3, [r3, #8]
 800889c:	f003 0301 	and.w	r3, r3, #1
 80088a0:	2b01      	cmp	r3, #1
 80088a2:	d101      	bne.n	80088a8 <LL_ADC_IsEnabled+0x18>
 80088a4:	2301      	movs	r3, #1
 80088a6:	e000      	b.n	80088aa <LL_ADC_IsEnabled+0x1a>
 80088a8:	2300      	movs	r3, #0
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	370c      	adds	r7, #12
 80088ae:	46bd      	mov	sp, r7
 80088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b4:	4770      	bx	lr

080088b6 <LL_ADC_REG_IsConversionOngoing>:
{
 80088b6:	b480      	push	{r7}
 80088b8:	b083      	sub	sp, #12
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	689b      	ldr	r3, [r3, #8]
 80088c2:	f003 0304 	and.w	r3, r3, #4
 80088c6:	2b04      	cmp	r3, #4
 80088c8:	d101      	bne.n	80088ce <LL_ADC_REG_IsConversionOngoing+0x18>
 80088ca:	2301      	movs	r3, #1
 80088cc:	e000      	b.n	80088d0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80088ce:	2300      	movs	r3, #0
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	370c      	adds	r7, #12
 80088d4:	46bd      	mov	sp, r7
 80088d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088da:	4770      	bx	lr

080088dc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80088dc:	b590      	push	{r4, r7, lr}
 80088de:	b0a3      	sub	sp, #140	@ 0x8c
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80088e6:	2300      	movs	r3, #0
 80088e8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80088f2:	2b01      	cmp	r3, #1
 80088f4:	d101      	bne.n	80088fa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80088f6:	2302      	movs	r3, #2
 80088f8:	e0c1      	b.n	8008a7e <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2201      	movs	r2, #1
 80088fe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8008902:	2300      	movs	r3, #0
 8008904:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8008906:	2300      	movs	r3, #0
 8008908:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4a5e      	ldr	r2, [pc, #376]	@ (8008a88 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d102      	bne.n	800891a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8008914:	4b5d      	ldr	r3, [pc, #372]	@ (8008a8c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008916:	60fb      	str	r3, [r7, #12]
 8008918:	e001      	b.n	800891e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800891a:	2300      	movs	r3, #0
 800891c:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d10b      	bne.n	800893c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008928:	f043 0220 	orr.w	r2, r3, #32
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	2200      	movs	r2, #0
 8008934:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8008938:	2301      	movs	r3, #1
 800893a:	e0a0      	b.n	8008a7e <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	4618      	mov	r0, r3
 8008940:	f7ff ffb9 	bl	80088b6 <LL_ADC_REG_IsConversionOngoing>
 8008944:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4618      	mov	r0, r3
 800894e:	f7ff ffb2 	bl	80088b6 <LL_ADC_REG_IsConversionOngoing>
 8008952:	4603      	mov	r3, r0
 8008954:	2b00      	cmp	r3, #0
 8008956:	f040 8081 	bne.w	8008a5c <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800895a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800895e:	2b00      	cmp	r3, #0
 8008960:	d17c      	bne.n	8008a5c <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	4a48      	ldr	r2, [pc, #288]	@ (8008a88 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d004      	beq.n	8008976 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a46      	ldr	r2, [pc, #280]	@ (8008a8c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d101      	bne.n	800897a <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8008976:	4b46      	ldr	r3, [pc, #280]	@ (8008a90 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8008978:	e000      	b.n	800897c <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800897a:	4b46      	ldr	r3, [pc, #280]	@ (8008a94 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800897c:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d039      	beq.n	80089fa <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8008986:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008988:	689b      	ldr	r3, [r3, #8]
 800898a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	685b      	ldr	r3, [r3, #4]
 8008992:	431a      	orrs	r2, r3
 8008994:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008996:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	4a3a      	ldr	r2, [pc, #232]	@ (8008a88 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	d004      	beq.n	80089ac <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	4a39      	ldr	r2, [pc, #228]	@ (8008a8c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d10e      	bne.n	80089ca <HAL_ADCEx_MultiModeConfigChannel+0xee>
 80089ac:	4836      	ldr	r0, [pc, #216]	@ (8008a88 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80089ae:	f7ff ff6f 	bl	8008890 <LL_ADC_IsEnabled>
 80089b2:	4604      	mov	r4, r0
 80089b4:	4835      	ldr	r0, [pc, #212]	@ (8008a8c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80089b6:	f7ff ff6b 	bl	8008890 <LL_ADC_IsEnabled>
 80089ba:	4603      	mov	r3, r0
 80089bc:	4323      	orrs	r3, r4
 80089be:	2b00      	cmp	r3, #0
 80089c0:	bf0c      	ite	eq
 80089c2:	2301      	moveq	r3, #1
 80089c4:	2300      	movne	r3, #0
 80089c6:	b2db      	uxtb	r3, r3
 80089c8:	e008      	b.n	80089dc <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80089ca:	4833      	ldr	r0, [pc, #204]	@ (8008a98 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80089cc:	f7ff ff60 	bl	8008890 <LL_ADC_IsEnabled>
 80089d0:	4603      	mov	r3, r0
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	bf0c      	ite	eq
 80089d6:	2301      	moveq	r3, #1
 80089d8:	2300      	movne	r3, #0
 80089da:	b2db      	uxtb	r3, r3
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d047      	beq.n	8008a70 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80089e0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80089e2:	689a      	ldr	r2, [r3, #8]
 80089e4:	4b2d      	ldr	r3, [pc, #180]	@ (8008a9c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80089e6:	4013      	ands	r3, r2
 80089e8:	683a      	ldr	r2, [r7, #0]
 80089ea:	6811      	ldr	r1, [r2, #0]
 80089ec:	683a      	ldr	r2, [r7, #0]
 80089ee:	6892      	ldr	r2, [r2, #8]
 80089f0:	430a      	orrs	r2, r1
 80089f2:	431a      	orrs	r2, r3
 80089f4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80089f6:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80089f8:	e03a      	b.n	8008a70 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80089fa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80089fc:	689b      	ldr	r3, [r3, #8]
 80089fe:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008a02:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008a04:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4a1f      	ldr	r2, [pc, #124]	@ (8008a88 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d004      	beq.n	8008a1a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	4a1d      	ldr	r2, [pc, #116]	@ (8008a8c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d10e      	bne.n	8008a38 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8008a1a:	481b      	ldr	r0, [pc, #108]	@ (8008a88 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8008a1c:	f7ff ff38 	bl	8008890 <LL_ADC_IsEnabled>
 8008a20:	4604      	mov	r4, r0
 8008a22:	481a      	ldr	r0, [pc, #104]	@ (8008a8c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8008a24:	f7ff ff34 	bl	8008890 <LL_ADC_IsEnabled>
 8008a28:	4603      	mov	r3, r0
 8008a2a:	4323      	orrs	r3, r4
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	bf0c      	ite	eq
 8008a30:	2301      	moveq	r3, #1
 8008a32:	2300      	movne	r3, #0
 8008a34:	b2db      	uxtb	r3, r3
 8008a36:	e008      	b.n	8008a4a <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8008a38:	4817      	ldr	r0, [pc, #92]	@ (8008a98 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8008a3a:	f7ff ff29 	bl	8008890 <LL_ADC_IsEnabled>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	bf0c      	ite	eq
 8008a44:	2301      	moveq	r3, #1
 8008a46:	2300      	movne	r3, #0
 8008a48:	b2db      	uxtb	r3, r3
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d010      	beq.n	8008a70 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8008a4e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008a50:	689a      	ldr	r2, [r3, #8]
 8008a52:	4b12      	ldr	r3, [pc, #72]	@ (8008a9c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8008a54:	4013      	ands	r3, r2
 8008a56:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8008a58:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008a5a:	e009      	b.n	8008a70 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008a60:	f043 0220 	orr.w	r2, r3, #32
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8008a68:	2301      	movs	r3, #1
 8008a6a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8008a6e:	e000      	b.n	8008a72 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008a70:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2200      	movs	r2, #0
 8008a76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8008a7a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8008a7e:	4618      	mov	r0, r3
 8008a80:	378c      	adds	r7, #140	@ 0x8c
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd90      	pop	{r4, r7, pc}
 8008a86:	bf00      	nop
 8008a88:	40022000 	.word	0x40022000
 8008a8c:	40022100 	.word	0x40022100
 8008a90:	40022300 	.word	0x40022300
 8008a94:	58026300 	.word	0x58026300
 8008a98:	58026000 	.word	0x58026000
 8008a9c:	fffff0e0 	.word	0xfffff0e0

08008aa0 <__NVIC_SetPriorityGrouping>:
{
 8008aa0:	b480      	push	{r7}
 8008aa2:	b085      	sub	sp, #20
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f003 0307 	and.w	r3, r3, #7
 8008aae:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008ab0:	4b0b      	ldr	r3, [pc, #44]	@ (8008ae0 <__NVIC_SetPriorityGrouping+0x40>)
 8008ab2:	68db      	ldr	r3, [r3, #12]
 8008ab4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008ab6:	68ba      	ldr	r2, [r7, #8]
 8008ab8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8008abc:	4013      	ands	r3, r2
 8008abe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8008ac8:	4b06      	ldr	r3, [pc, #24]	@ (8008ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8008aca:	4313      	orrs	r3, r2
 8008acc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008ace:	4a04      	ldr	r2, [pc, #16]	@ (8008ae0 <__NVIC_SetPriorityGrouping+0x40>)
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	60d3      	str	r3, [r2, #12]
}
 8008ad4:	bf00      	nop
 8008ad6:	3714      	adds	r7, #20
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ade:	4770      	bx	lr
 8008ae0:	e000ed00 	.word	0xe000ed00
 8008ae4:	05fa0000 	.word	0x05fa0000

08008ae8 <__NVIC_GetPriorityGrouping>:
{
 8008ae8:	b480      	push	{r7}
 8008aea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008aec:	4b04      	ldr	r3, [pc, #16]	@ (8008b00 <__NVIC_GetPriorityGrouping+0x18>)
 8008aee:	68db      	ldr	r3, [r3, #12]
 8008af0:	0a1b      	lsrs	r3, r3, #8
 8008af2:	f003 0307 	and.w	r3, r3, #7
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr
 8008b00:	e000ed00 	.word	0xe000ed00

08008b04 <__NVIC_EnableIRQ>:
{
 8008b04:	b480      	push	{r7}
 8008b06:	b083      	sub	sp, #12
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008b0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	db0b      	blt.n	8008b2e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008b16:	88fb      	ldrh	r3, [r7, #6]
 8008b18:	f003 021f 	and.w	r2, r3, #31
 8008b1c:	4907      	ldr	r1, [pc, #28]	@ (8008b3c <__NVIC_EnableIRQ+0x38>)
 8008b1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008b22:	095b      	lsrs	r3, r3, #5
 8008b24:	2001      	movs	r0, #1
 8008b26:	fa00 f202 	lsl.w	r2, r0, r2
 8008b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008b2e:	bf00      	nop
 8008b30:	370c      	adds	r7, #12
 8008b32:	46bd      	mov	sp, r7
 8008b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b38:	4770      	bx	lr
 8008b3a:	bf00      	nop
 8008b3c:	e000e100 	.word	0xe000e100

08008b40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008b40:	b480      	push	{r7}
 8008b42:	b083      	sub	sp, #12
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	4603      	mov	r3, r0
 8008b48:	6039      	str	r1, [r7, #0]
 8008b4a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8008b4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	db0a      	blt.n	8008b6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	b2da      	uxtb	r2, r3
 8008b58:	490c      	ldr	r1, [pc, #48]	@ (8008b8c <__NVIC_SetPriority+0x4c>)
 8008b5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008b5e:	0112      	lsls	r2, r2, #4
 8008b60:	b2d2      	uxtb	r2, r2
 8008b62:	440b      	add	r3, r1
 8008b64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008b68:	e00a      	b.n	8008b80 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	b2da      	uxtb	r2, r3
 8008b6e:	4908      	ldr	r1, [pc, #32]	@ (8008b90 <__NVIC_SetPriority+0x50>)
 8008b70:	88fb      	ldrh	r3, [r7, #6]
 8008b72:	f003 030f 	and.w	r3, r3, #15
 8008b76:	3b04      	subs	r3, #4
 8008b78:	0112      	lsls	r2, r2, #4
 8008b7a:	b2d2      	uxtb	r2, r2
 8008b7c:	440b      	add	r3, r1
 8008b7e:	761a      	strb	r2, [r3, #24]
}
 8008b80:	bf00      	nop
 8008b82:	370c      	adds	r7, #12
 8008b84:	46bd      	mov	sp, r7
 8008b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8a:	4770      	bx	lr
 8008b8c:	e000e100 	.word	0xe000e100
 8008b90:	e000ed00 	.word	0xe000ed00

08008b94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b089      	sub	sp, #36	@ 0x24
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	60f8      	str	r0, [r7, #12]
 8008b9c:	60b9      	str	r1, [r7, #8]
 8008b9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	f003 0307 	and.w	r3, r3, #7
 8008ba6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008ba8:	69fb      	ldr	r3, [r7, #28]
 8008baa:	f1c3 0307 	rsb	r3, r3, #7
 8008bae:	2b04      	cmp	r3, #4
 8008bb0:	bf28      	it	cs
 8008bb2:	2304      	movcs	r3, #4
 8008bb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008bb6:	69fb      	ldr	r3, [r7, #28]
 8008bb8:	3304      	adds	r3, #4
 8008bba:	2b06      	cmp	r3, #6
 8008bbc:	d902      	bls.n	8008bc4 <NVIC_EncodePriority+0x30>
 8008bbe:	69fb      	ldr	r3, [r7, #28]
 8008bc0:	3b03      	subs	r3, #3
 8008bc2:	e000      	b.n	8008bc6 <NVIC_EncodePriority+0x32>
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8008bcc:	69bb      	ldr	r3, [r7, #24]
 8008bce:	fa02 f303 	lsl.w	r3, r2, r3
 8008bd2:	43da      	mvns	r2, r3
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	401a      	ands	r2, r3
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	fa01 f303 	lsl.w	r3, r1, r3
 8008be6:	43d9      	mvns	r1, r3
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008bec:	4313      	orrs	r3, r2
         );
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	3724      	adds	r7, #36	@ 0x24
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf8:	4770      	bx	lr
	...

08008bfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b082      	sub	sp, #8
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	3b01      	subs	r3, #1
 8008c08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008c0c:	d301      	bcc.n	8008c12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008c0e:	2301      	movs	r3, #1
 8008c10:	e00f      	b.n	8008c32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008c12:	4a0a      	ldr	r2, [pc, #40]	@ (8008c3c <SysTick_Config+0x40>)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	3b01      	subs	r3, #1
 8008c18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008c1a:	210f      	movs	r1, #15
 8008c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8008c20:	f7ff ff8e 	bl	8008b40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008c24:	4b05      	ldr	r3, [pc, #20]	@ (8008c3c <SysTick_Config+0x40>)
 8008c26:	2200      	movs	r2, #0
 8008c28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008c2a:	4b04      	ldr	r3, [pc, #16]	@ (8008c3c <SysTick_Config+0x40>)
 8008c2c:	2207      	movs	r2, #7
 8008c2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008c30:	2300      	movs	r3, #0
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	3708      	adds	r7, #8
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
 8008c3a:	bf00      	nop
 8008c3c:	e000e010 	.word	0xe000e010

08008c40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b082      	sub	sp, #8
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f7ff ff29 	bl	8008aa0 <__NVIC_SetPriorityGrouping>
}
 8008c4e:	bf00      	nop
 8008c50:	3708      	adds	r7, #8
 8008c52:	46bd      	mov	sp, r7
 8008c54:	bd80      	pop	{r7, pc}

08008c56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008c56:	b580      	push	{r7, lr}
 8008c58:	b086      	sub	sp, #24
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	60b9      	str	r1, [r7, #8]
 8008c60:	607a      	str	r2, [r7, #4]
 8008c62:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8008c64:	f7ff ff40 	bl	8008ae8 <__NVIC_GetPriorityGrouping>
 8008c68:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008c6a:	687a      	ldr	r2, [r7, #4]
 8008c6c:	68b9      	ldr	r1, [r7, #8]
 8008c6e:	6978      	ldr	r0, [r7, #20]
 8008c70:	f7ff ff90 	bl	8008b94 <NVIC_EncodePriority>
 8008c74:	4602      	mov	r2, r0
 8008c76:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008c7a:	4611      	mov	r1, r2
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	f7ff ff5f 	bl	8008b40 <__NVIC_SetPriority>
}
 8008c82:	bf00      	nop
 8008c84:	3718      	adds	r7, #24
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}

08008c8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008c8a:	b580      	push	{r7, lr}
 8008c8c:	b082      	sub	sp, #8
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	4603      	mov	r3, r0
 8008c92:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008c94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f7ff ff33 	bl	8008b04 <__NVIC_EnableIRQ>
}
 8008c9e:	bf00      	nop
 8008ca0:	3708      	adds	r7, #8
 8008ca2:	46bd      	mov	sp, r7
 8008ca4:	bd80      	pop	{r7, pc}

08008ca6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008ca6:	b580      	push	{r7, lr}
 8008ca8:	b082      	sub	sp, #8
 8008caa:	af00      	add	r7, sp, #0
 8008cac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008cae:	6878      	ldr	r0, [r7, #4]
 8008cb0:	f7ff ffa4 	bl	8008bfc <SysTick_Config>
 8008cb4:	4603      	mov	r3, r0
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	3708      	adds	r7, #8
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}
	...

08008cc0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8008cc4:	f3bf 8f5f 	dmb	sy
}
 8008cc8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8008cca:	4b07      	ldr	r3, [pc, #28]	@ (8008ce8 <HAL_MPU_Disable+0x28>)
 8008ccc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cce:	4a06      	ldr	r2, [pc, #24]	@ (8008ce8 <HAL_MPU_Disable+0x28>)
 8008cd0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008cd4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8008cd6:	4b05      	ldr	r3, [pc, #20]	@ (8008cec <HAL_MPU_Disable+0x2c>)
 8008cd8:	2200      	movs	r2, #0
 8008cda:	605a      	str	r2, [r3, #4]
}
 8008cdc:	bf00      	nop
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce4:	4770      	bx	lr
 8008ce6:	bf00      	nop
 8008ce8:	e000ed00 	.word	0xe000ed00
 8008cec:	e000ed90 	.word	0xe000ed90

08008cf0 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8008cf0:	b480      	push	{r7}
 8008cf2:	b083      	sub	sp, #12
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8008cf8:	4a0b      	ldr	r2, [pc, #44]	@ (8008d28 <HAL_MPU_Enable+0x38>)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	f043 0301 	orr.w	r3, r3, #1
 8008d00:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8008d02:	4b0a      	ldr	r3, [pc, #40]	@ (8008d2c <HAL_MPU_Enable+0x3c>)
 8008d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d06:	4a09      	ldr	r2, [pc, #36]	@ (8008d2c <HAL_MPU_Enable+0x3c>)
 8008d08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d0c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8008d0e:	f3bf 8f4f 	dsb	sy
}
 8008d12:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008d14:	f3bf 8f6f 	isb	sy
}
 8008d18:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8008d1a:	bf00      	nop
 8008d1c:	370c      	adds	r7, #12
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d24:	4770      	bx	lr
 8008d26:	bf00      	nop
 8008d28:	e000ed90 	.word	0xe000ed90
 8008d2c:	e000ed00 	.word	0xe000ed00

08008d30 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8008d30:	b480      	push	{r7}
 8008d32:	b083      	sub	sp, #12
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	785a      	ldrb	r2, [r3, #1]
 8008d3c:	4b1b      	ldr	r3, [pc, #108]	@ (8008dac <HAL_MPU_ConfigRegion+0x7c>)
 8008d3e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8008d40:	4b1a      	ldr	r3, [pc, #104]	@ (8008dac <HAL_MPU_ConfigRegion+0x7c>)
 8008d42:	691b      	ldr	r3, [r3, #16]
 8008d44:	4a19      	ldr	r2, [pc, #100]	@ (8008dac <HAL_MPU_ConfigRegion+0x7c>)
 8008d46:	f023 0301 	bic.w	r3, r3, #1
 8008d4a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8008d4c:	4a17      	ldr	r2, [pc, #92]	@ (8008dac <HAL_MPU_ConfigRegion+0x7c>)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	685b      	ldr	r3, [r3, #4]
 8008d52:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	7b1b      	ldrb	r3, [r3, #12]
 8008d58:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	7adb      	ldrb	r3, [r3, #11]
 8008d5e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008d60:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	7a9b      	ldrb	r3, [r3, #10]
 8008d66:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8008d68:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	7b5b      	ldrb	r3, [r3, #13]
 8008d6e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8008d70:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	7b9b      	ldrb	r3, [r3, #14]
 8008d76:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8008d78:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	7bdb      	ldrb	r3, [r3, #15]
 8008d7e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8008d80:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	7a5b      	ldrb	r3, [r3, #9]
 8008d86:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8008d88:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	7a1b      	ldrb	r3, [r3, #8]
 8008d8e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8008d90:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8008d92:	687a      	ldr	r2, [r7, #4]
 8008d94:	7812      	ldrb	r2, [r2, #0]
 8008d96:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008d98:	4a04      	ldr	r2, [pc, #16]	@ (8008dac <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8008d9a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8008d9c:	6113      	str	r3, [r2, #16]
}
 8008d9e:	bf00      	nop
 8008da0:	370c      	adds	r7, #12
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr
 8008daa:	bf00      	nop
 8008dac:	e000ed90 	.word	0xe000ed90

08008db0 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b082      	sub	sp, #8
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d101      	bne.n	8008dc2 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8008dbe:	2301      	movs	r3, #1
 8008dc0:	e014      	b.n	8008dec <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	791b      	ldrb	r3, [r3, #4]
 8008dc6:	b2db      	uxtb	r3, r3
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d105      	bne.n	8008dd8 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f7f9 fb12 	bl	80023fc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2202      	movs	r2, #2
 8008ddc:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2200      	movs	r2, #0
 8008de2:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	2201      	movs	r2, #1
 8008de8:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8008dea:	2300      	movs	r3, #0
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3708      	adds	r7, #8
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}

08008df4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b086      	sub	sp, #24
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	60f8      	str	r0, [r7, #12]
 8008dfc:	60b9      	str	r1, [r7, #8]
 8008dfe:	607a      	str	r2, [r7, #4]
 8008e00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d101      	bne.n	8008e0c <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8008e08:	2301      	movs	r3, #1
 8008e0a:	e0a2      	b.n	8008f52 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	795b      	ldrb	r3, [r3, #5]
 8008e10:	2b01      	cmp	r3, #1
 8008e12:	d101      	bne.n	8008e18 <HAL_DAC_Start_DMA+0x24>
 8008e14:	2302      	movs	r3, #2
 8008e16:	e09c      	b.n	8008f52 <HAL_DAC_Start_DMA+0x15e>
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	2201      	movs	r2, #1
 8008e1c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	2202      	movs	r2, #2
 8008e22:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d129      	bne.n	8008e7e <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	689b      	ldr	r3, [r3, #8]
 8008e2e:	4a4b      	ldr	r2, [pc, #300]	@ (8008f5c <HAL_DAC_Start_DMA+0x168>)
 8008e30:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	689b      	ldr	r3, [r3, #8]
 8008e36:	4a4a      	ldr	r2, [pc, #296]	@ (8008f60 <HAL_DAC_Start_DMA+0x16c>)
 8008e38:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	689b      	ldr	r3, [r3, #8]
 8008e3e:	4a49      	ldr	r2, [pc, #292]	@ (8008f64 <HAL_DAC_Start_DMA+0x170>)
 8008e40:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	681a      	ldr	r2, [r3, #0]
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008e50:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8008e52:	6a3b      	ldr	r3, [r7, #32]
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d003      	beq.n	8008e60 <HAL_DAC_Start_DMA+0x6c>
 8008e58:	6a3b      	ldr	r3, [r7, #32]
 8008e5a:	2b04      	cmp	r3, #4
 8008e5c:	d005      	beq.n	8008e6a <HAL_DAC_Start_DMA+0x76>
 8008e5e:	e009      	b.n	8008e74 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	3308      	adds	r3, #8
 8008e66:	613b      	str	r3, [r7, #16]
        break;
 8008e68:	e033      	b.n	8008ed2 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	330c      	adds	r3, #12
 8008e70:	613b      	str	r3, [r7, #16]
        break;
 8008e72:	e02e      	b.n	8008ed2 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	3310      	adds	r3, #16
 8008e7a:	613b      	str	r3, [r7, #16]
        break;
 8008e7c:	e029      	b.n	8008ed2 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	68db      	ldr	r3, [r3, #12]
 8008e82:	4a39      	ldr	r2, [pc, #228]	@ (8008f68 <HAL_DAC_Start_DMA+0x174>)
 8008e84:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	68db      	ldr	r3, [r3, #12]
 8008e8a:	4a38      	ldr	r2, [pc, #224]	@ (8008f6c <HAL_DAC_Start_DMA+0x178>)
 8008e8c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	68db      	ldr	r3, [r3, #12]
 8008e92:	4a37      	ldr	r2, [pc, #220]	@ (8008f70 <HAL_DAC_Start_DMA+0x17c>)
 8008e94:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	681a      	ldr	r2, [r3, #0]
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8008ea4:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8008ea6:	6a3b      	ldr	r3, [r7, #32]
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d003      	beq.n	8008eb4 <HAL_DAC_Start_DMA+0xc0>
 8008eac:	6a3b      	ldr	r3, [r7, #32]
 8008eae:	2b04      	cmp	r3, #4
 8008eb0:	d005      	beq.n	8008ebe <HAL_DAC_Start_DMA+0xca>
 8008eb2:	e009      	b.n	8008ec8 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	3314      	adds	r3, #20
 8008eba:	613b      	str	r3, [r7, #16]
        break;
 8008ebc:	e009      	b.n	8008ed2 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	3318      	adds	r3, #24
 8008ec4:	613b      	str	r3, [r7, #16]
        break;
 8008ec6:	e004      	b.n	8008ed2 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	331c      	adds	r3, #28
 8008ece:	613b      	str	r3, [r7, #16]
        break;
 8008ed0:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d111      	bne.n	8008efc <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	681a      	ldr	r2, [r3, #0]
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008ee6:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	6898      	ldr	r0, [r3, #8]
 8008eec:	6879      	ldr	r1, [r7, #4]
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	693a      	ldr	r2, [r7, #16]
 8008ef2:	f000 fd6d 	bl	80099d0 <HAL_DMA_Start_IT>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	75fb      	strb	r3, [r7, #23]
 8008efa:	e010      	b.n	8008f1e <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	681a      	ldr	r2, [r3, #0]
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8008f0a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	68d8      	ldr	r0, [r3, #12]
 8008f10:	6879      	ldr	r1, [r7, #4]
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	693a      	ldr	r2, [r7, #16]
 8008f16:	f000 fd5b 	bl	80099d0 <HAL_DMA_Start_IT>
 8008f1a:	4603      	mov	r3, r0
 8008f1c:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	2200      	movs	r2, #0
 8008f22:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8008f24:	7dfb      	ldrb	r3, [r7, #23]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d10c      	bne.n	8008f44 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	6819      	ldr	r1, [r3, #0]
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	f003 0310 	and.w	r3, r3, #16
 8008f36:	2201      	movs	r2, #1
 8008f38:	409a      	lsls	r2, r3
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	430a      	orrs	r2, r1
 8008f40:	601a      	str	r2, [r3, #0]
 8008f42:	e005      	b.n	8008f50 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	691b      	ldr	r3, [r3, #16]
 8008f48:	f043 0204 	orr.w	r2, r3, #4
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8008f50:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	3718      	adds	r7, #24
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
 8008f5a:	bf00      	nop
 8008f5c:	0800920d 	.word	0x0800920d
 8008f60:	0800922f 	.word	0x0800922f
 8008f64:	0800924b 	.word	0x0800924b
 8008f68:	080092b5 	.word	0x080092b5
 8008f6c:	080092d7 	.word	0x080092d7
 8008f70:	080092f3 	.word	0x080092f3

08008f74 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8008f74:	b480      	push	{r7}
 8008f76:	b083      	sub	sp, #12
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8008f7c:	bf00      	nop
 8008f7e:	370c      	adds	r7, #12
 8008f80:	46bd      	mov	sp, r7
 8008f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f86:	4770      	bx	lr

08008f88 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b08a      	sub	sp, #40	@ 0x28
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	60f8      	str	r0, [r7, #12]
 8008f90:	60b9      	str	r1, [r7, #8]
 8008f92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008f94:	2300      	movs	r3, #0
 8008f96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d002      	beq.n	8008fa6 <HAL_DAC_ConfigChannel+0x1e>
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d101      	bne.n	8008faa <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	e12a      	b.n	8009200 <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	795b      	ldrb	r3, [r3, #5]
 8008fae:	2b01      	cmp	r3, #1
 8008fb0:	d101      	bne.n	8008fb6 <HAL_DAC_ConfigChannel+0x2e>
 8008fb2:	2302      	movs	r3, #2
 8008fb4:	e124      	b.n	8009200 <HAL_DAC_ConfigChannel+0x278>
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	2201      	movs	r2, #1
 8008fba:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	2202      	movs	r2, #2
 8008fc0:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	2b04      	cmp	r3, #4
 8008fc8:	d17a      	bne.n	80090c0 <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8008fca:	f7fe f9c5 	bl	8007358 <HAL_GetTick>
 8008fce:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d13d      	bne.n	8009052 <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008fd6:	e018      	b.n	800900a <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008fd8:	f7fe f9be 	bl	8007358 <HAL_GetTick>
 8008fdc:	4602      	mov	r2, r0
 8008fde:	69fb      	ldr	r3, [r7, #28]
 8008fe0:	1ad3      	subs	r3, r2, r3
 8008fe2:	2b01      	cmp	r3, #1
 8008fe4:	d911      	bls.n	800900a <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008fec:	4b86      	ldr	r3, [pc, #536]	@ (8009208 <HAL_DAC_ConfigChannel+0x280>)
 8008fee:	4013      	ands	r3, r2
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d00a      	beq.n	800900a <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	691b      	ldr	r3, [r3, #16]
 8008ff8:	f043 0208 	orr.w	r2, r3, #8
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	2203      	movs	r2, #3
 8009004:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8009006:	2303      	movs	r3, #3
 8009008:	e0fa      	b.n	8009200 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009010:	4b7d      	ldr	r3, [pc, #500]	@ (8009208 <HAL_DAC_ConfigChannel+0x280>)
 8009012:	4013      	ands	r3, r2
 8009014:	2b00      	cmp	r3, #0
 8009016:	d1df      	bne.n	8008fd8 <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	68ba      	ldr	r2, [r7, #8]
 800901e:	6992      	ldr	r2, [r2, #24]
 8009020:	641a      	str	r2, [r3, #64]	@ 0x40
 8009022:	e020      	b.n	8009066 <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009024:	f7fe f998 	bl	8007358 <HAL_GetTick>
 8009028:	4602      	mov	r2, r0
 800902a:	69fb      	ldr	r3, [r7, #28]
 800902c:	1ad3      	subs	r3, r2, r3
 800902e:	2b01      	cmp	r3, #1
 8009030:	d90f      	bls.n	8009052 <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009038:	2b00      	cmp	r3, #0
 800903a:	da0a      	bge.n	8009052 <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	691b      	ldr	r3, [r3, #16]
 8009040:	f043 0208 	orr.w	r2, r3, #8
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	2203      	movs	r2, #3
 800904c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800904e:	2303      	movs	r3, #3
 8009050:	e0d6      	b.n	8009200 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009058:	2b00      	cmp	r3, #0
 800905a:	dbe3      	blt.n	8009024 <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	68ba      	ldr	r2, [r7, #8]
 8009062:	6992      	ldr	r2, [r2, #24]
 8009064:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f003 0310 	and.w	r3, r3, #16
 8009072:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8009076:	fa01 f303 	lsl.w	r3, r1, r3
 800907a:	43db      	mvns	r3, r3
 800907c:	ea02 0103 	and.w	r1, r2, r3
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	69da      	ldr	r2, [r3, #28]
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	f003 0310 	and.w	r3, r3, #16
 800908a:	409a      	lsls	r2, r3
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	430a      	orrs	r2, r1
 8009092:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f003 0310 	and.w	r3, r3, #16
 80090a0:	21ff      	movs	r1, #255	@ 0xff
 80090a2:	fa01 f303 	lsl.w	r3, r1, r3
 80090a6:	43db      	mvns	r3, r3
 80090a8:	ea02 0103 	and.w	r1, r2, r3
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	6a1a      	ldr	r2, [r3, #32]
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	f003 0310 	and.w	r3, r3, #16
 80090b6:	409a      	lsls	r2, r3
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	430a      	orrs	r2, r1
 80090be:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80090c0:	68bb      	ldr	r3, [r7, #8]
 80090c2:	691b      	ldr	r3, [r3, #16]
 80090c4:	2b01      	cmp	r3, #1
 80090c6:	d11d      	bne.n	8009104 <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090ce:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	f003 0310 	and.w	r3, r3, #16
 80090d6:	221f      	movs	r2, #31
 80090d8:	fa02 f303 	lsl.w	r3, r2, r3
 80090dc:	43db      	mvns	r3, r3
 80090de:	69ba      	ldr	r2, [r7, #24]
 80090e0:	4013      	ands	r3, r2
 80090e2:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	695b      	ldr	r3, [r3, #20]
 80090e8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	f003 0310 	and.w	r3, r3, #16
 80090f0:	697a      	ldr	r2, [r7, #20]
 80090f2:	fa02 f303 	lsl.w	r3, r2, r3
 80090f6:	69ba      	ldr	r2, [r7, #24]
 80090f8:	4313      	orrs	r3, r2
 80090fa:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	69ba      	ldr	r2, [r7, #24]
 8009102:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800910a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	f003 0310 	and.w	r3, r3, #16
 8009112:	2207      	movs	r2, #7
 8009114:	fa02 f303 	lsl.w	r3, r2, r3
 8009118:	43db      	mvns	r3, r3
 800911a:	69ba      	ldr	r2, [r7, #24]
 800911c:	4013      	ands	r3, r2
 800911e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	68db      	ldr	r3, [r3, #12]
 8009124:	2b01      	cmp	r3, #1
 8009126:	d102      	bne.n	800912e <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 8009128:	2300      	movs	r3, #0
 800912a:	627b      	str	r3, [r7, #36]	@ 0x24
 800912c:	e00f      	b.n	800914e <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800912e:	68bb      	ldr	r3, [r7, #8]
 8009130:	68db      	ldr	r3, [r3, #12]
 8009132:	2b02      	cmp	r3, #2
 8009134:	d102      	bne.n	800913c <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8009136:	2301      	movs	r3, #1
 8009138:	627b      	str	r3, [r7, #36]	@ 0x24
 800913a:	e008      	b.n	800914e <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	689b      	ldr	r3, [r3, #8]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d102      	bne.n	800914a <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8009144:	2301      	movs	r3, #1
 8009146:	627b      	str	r3, [r7, #36]	@ 0x24
 8009148:	e001      	b.n	800914e <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800914a:	2300      	movs	r3, #0
 800914c:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	681a      	ldr	r2, [r3, #0]
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	689b      	ldr	r3, [r3, #8]
 8009156:	4313      	orrs	r3, r2
 8009158:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800915a:	4313      	orrs	r3, r2
 800915c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	f003 0310 	and.w	r3, r3, #16
 8009164:	697a      	ldr	r2, [r7, #20]
 8009166:	fa02 f303 	lsl.w	r3, r2, r3
 800916a:	69ba      	ldr	r2, [r7, #24]
 800916c:	4313      	orrs	r3, r2
 800916e:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	69ba      	ldr	r2, [r7, #24]
 8009176:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	6819      	ldr	r1, [r3, #0]
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f003 0310 	and.w	r3, r3, #16
 8009184:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8009188:	fa02 f303 	lsl.w	r3, r2, r3
 800918c:	43da      	mvns	r2, r3
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	400a      	ands	r2, r1
 8009194:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f003 0310 	and.w	r3, r3, #16
 80091a4:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80091a8:	fa02 f303 	lsl.w	r3, r2, r3
 80091ac:	43db      	mvns	r3, r3
 80091ae:	69ba      	ldr	r2, [r7, #24]
 80091b0:	4013      	ands	r3, r2
 80091b2:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f003 0310 	and.w	r3, r3, #16
 80091c0:	697a      	ldr	r2, [r7, #20]
 80091c2:	fa02 f303 	lsl.w	r3, r2, r3
 80091c6:	69ba      	ldr	r2, [r7, #24]
 80091c8:	4313      	orrs	r3, r2
 80091ca:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	69ba      	ldr	r2, [r7, #24]
 80091d2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	6819      	ldr	r1, [r3, #0]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f003 0310 	and.w	r3, r3, #16
 80091e0:	22c0      	movs	r2, #192	@ 0xc0
 80091e2:	fa02 f303 	lsl.w	r3, r2, r3
 80091e6:	43da      	mvns	r2, r3
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	400a      	ands	r2, r1
 80091ee:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	2201      	movs	r2, #1
 80091f4:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	2200      	movs	r2, #0
 80091fa:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80091fc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8009200:	4618      	mov	r0, r3
 8009202:	3728      	adds	r7, #40	@ 0x28
 8009204:	46bd      	mov	sp, r7
 8009206:	bd80      	pop	{r7, pc}
 8009208:	20008000 	.word	0x20008000

0800920c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b084      	sub	sp, #16
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009218:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800921a:	68f8      	ldr	r0, [r7, #12]
 800921c:	f7f8 f82a 	bl	8001274 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	2201      	movs	r2, #1
 8009224:	711a      	strb	r2, [r3, #4]
}
 8009226:	bf00      	nop
 8009228:	3710      	adds	r7, #16
 800922a:	46bd      	mov	sp, r7
 800922c:	bd80      	pop	{r7, pc}

0800922e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800922e:	b580      	push	{r7, lr}
 8009230:	b084      	sub	sp, #16
 8009232:	af00      	add	r7, sp, #0
 8009234:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800923a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800923c:	68f8      	ldr	r0, [r7, #12]
 800923e:	f7f8 f80b 	bl	8001258 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8009242:	bf00      	nop
 8009244:	3710      	adds	r7, #16
 8009246:	46bd      	mov	sp, r7
 8009248:	bd80      	pop	{r7, pc}

0800924a <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800924a:	b580      	push	{r7, lr}
 800924c:	b084      	sub	sp, #16
 800924e:	af00      	add	r7, sp, #0
 8009250:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009256:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	691b      	ldr	r3, [r3, #16]
 800925c:	f043 0204 	orr.w	r2, r3, #4
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8009264:	68f8      	ldr	r0, [r7, #12]
 8009266:	f7ff fe85 	bl	8008f74 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800926a:	68fb      	ldr	r3, [r7, #12]
 800926c:	2201      	movs	r2, #1
 800926e:	711a      	strb	r2, [r3, #4]
}
 8009270:	bf00      	nop
 8009272:	3710      	adds	r7, #16
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}

08009278 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8009278:	b480      	push	{r7}
 800927a:	b083      	sub	sp, #12
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8009280:	bf00      	nop
 8009282:	370c      	adds	r7, #12
 8009284:	46bd      	mov	sp, r7
 8009286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928a:	4770      	bx	lr

0800928c <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800928c:	b480      	push	{r7}
 800928e:	b083      	sub	sp, #12
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8009294:	bf00      	nop
 8009296:	370c      	adds	r7, #12
 8009298:	46bd      	mov	sp, r7
 800929a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929e:	4770      	bx	lr

080092a0 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80092a0:	b480      	push	{r7}
 80092a2:	b083      	sub	sp, #12
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80092a8:	bf00      	nop
 80092aa:	370c      	adds	r7, #12
 80092ac:	46bd      	mov	sp, r7
 80092ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b2:	4770      	bx	lr

080092b4 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b084      	sub	sp, #16
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092c0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80092c2:	68f8      	ldr	r0, [r7, #12]
 80092c4:	f7ff ffd8 	bl	8009278 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	2201      	movs	r2, #1
 80092cc:	711a      	strb	r2, [r3, #4]
}
 80092ce:	bf00      	nop
 80092d0:	3710      	adds	r7, #16
 80092d2:	46bd      	mov	sp, r7
 80092d4:	bd80      	pop	{r7, pc}

080092d6 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80092d6:	b580      	push	{r7, lr}
 80092d8:	b084      	sub	sp, #16
 80092da:	af00      	add	r7, sp, #0
 80092dc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092e2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80092e4:	68f8      	ldr	r0, [r7, #12]
 80092e6:	f7ff ffd1 	bl	800928c <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80092ea:	bf00      	nop
 80092ec:	3710      	adds	r7, #16
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bd80      	pop	{r7, pc}

080092f2 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80092f2:	b580      	push	{r7, lr}
 80092f4:	b084      	sub	sp, #16
 80092f6:	af00      	add	r7, sp, #0
 80092f8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092fe:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	691b      	ldr	r3, [r3, #16]
 8009304:	f043 0204 	orr.w	r2, r3, #4
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800930c:	68f8      	ldr	r0, [r7, #12]
 800930e:	f7ff ffc7 	bl	80092a0 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2201      	movs	r2, #1
 8009316:	711a      	strb	r2, [r3, #4]
}
 8009318:	bf00      	nop
 800931a:	3710      	adds	r7, #16
 800931c:	46bd      	mov	sp, r7
 800931e:	bd80      	pop	{r7, pc}

08009320 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b086      	sub	sp, #24
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8009328:	f7fe f816 	bl	8007358 <HAL_GetTick>
 800932c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d101      	bne.n	8009338 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8009334:	2301      	movs	r3, #1
 8009336:	e312      	b.n	800995e <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	4a66      	ldr	r2, [pc, #408]	@ (80094d8 <HAL_DMA_Init+0x1b8>)
 800933e:	4293      	cmp	r3, r2
 8009340:	d04a      	beq.n	80093d8 <HAL_DMA_Init+0xb8>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	4a65      	ldr	r2, [pc, #404]	@ (80094dc <HAL_DMA_Init+0x1bc>)
 8009348:	4293      	cmp	r3, r2
 800934a:	d045      	beq.n	80093d8 <HAL_DMA_Init+0xb8>
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4a63      	ldr	r2, [pc, #396]	@ (80094e0 <HAL_DMA_Init+0x1c0>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d040      	beq.n	80093d8 <HAL_DMA_Init+0xb8>
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4a62      	ldr	r2, [pc, #392]	@ (80094e4 <HAL_DMA_Init+0x1c4>)
 800935c:	4293      	cmp	r3, r2
 800935e:	d03b      	beq.n	80093d8 <HAL_DMA_Init+0xb8>
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4a60      	ldr	r2, [pc, #384]	@ (80094e8 <HAL_DMA_Init+0x1c8>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d036      	beq.n	80093d8 <HAL_DMA_Init+0xb8>
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4a5f      	ldr	r2, [pc, #380]	@ (80094ec <HAL_DMA_Init+0x1cc>)
 8009370:	4293      	cmp	r3, r2
 8009372:	d031      	beq.n	80093d8 <HAL_DMA_Init+0xb8>
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	4a5d      	ldr	r2, [pc, #372]	@ (80094f0 <HAL_DMA_Init+0x1d0>)
 800937a:	4293      	cmp	r3, r2
 800937c:	d02c      	beq.n	80093d8 <HAL_DMA_Init+0xb8>
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4a5c      	ldr	r2, [pc, #368]	@ (80094f4 <HAL_DMA_Init+0x1d4>)
 8009384:	4293      	cmp	r3, r2
 8009386:	d027      	beq.n	80093d8 <HAL_DMA_Init+0xb8>
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4a5a      	ldr	r2, [pc, #360]	@ (80094f8 <HAL_DMA_Init+0x1d8>)
 800938e:	4293      	cmp	r3, r2
 8009390:	d022      	beq.n	80093d8 <HAL_DMA_Init+0xb8>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	4a59      	ldr	r2, [pc, #356]	@ (80094fc <HAL_DMA_Init+0x1dc>)
 8009398:	4293      	cmp	r3, r2
 800939a:	d01d      	beq.n	80093d8 <HAL_DMA_Init+0xb8>
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	4a57      	ldr	r2, [pc, #348]	@ (8009500 <HAL_DMA_Init+0x1e0>)
 80093a2:	4293      	cmp	r3, r2
 80093a4:	d018      	beq.n	80093d8 <HAL_DMA_Init+0xb8>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	4a56      	ldr	r2, [pc, #344]	@ (8009504 <HAL_DMA_Init+0x1e4>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d013      	beq.n	80093d8 <HAL_DMA_Init+0xb8>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	4a54      	ldr	r2, [pc, #336]	@ (8009508 <HAL_DMA_Init+0x1e8>)
 80093b6:	4293      	cmp	r3, r2
 80093b8:	d00e      	beq.n	80093d8 <HAL_DMA_Init+0xb8>
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	4a53      	ldr	r2, [pc, #332]	@ (800950c <HAL_DMA_Init+0x1ec>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d009      	beq.n	80093d8 <HAL_DMA_Init+0xb8>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	4a51      	ldr	r2, [pc, #324]	@ (8009510 <HAL_DMA_Init+0x1f0>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d004      	beq.n	80093d8 <HAL_DMA_Init+0xb8>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	4a50      	ldr	r2, [pc, #320]	@ (8009514 <HAL_DMA_Init+0x1f4>)
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d101      	bne.n	80093dc <HAL_DMA_Init+0xbc>
 80093d8:	2301      	movs	r3, #1
 80093da:	e000      	b.n	80093de <HAL_DMA_Init+0xbe>
 80093dc:	2300      	movs	r3, #0
 80093de:	2b00      	cmp	r3, #0
 80093e0:	f000 813c 	beq.w	800965c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	2202      	movs	r2, #2
 80093e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	2200      	movs	r2, #0
 80093f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	4a37      	ldr	r2, [pc, #220]	@ (80094d8 <HAL_DMA_Init+0x1b8>)
 80093fa:	4293      	cmp	r3, r2
 80093fc:	d04a      	beq.n	8009494 <HAL_DMA_Init+0x174>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	4a36      	ldr	r2, [pc, #216]	@ (80094dc <HAL_DMA_Init+0x1bc>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d045      	beq.n	8009494 <HAL_DMA_Init+0x174>
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	4a34      	ldr	r2, [pc, #208]	@ (80094e0 <HAL_DMA_Init+0x1c0>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d040      	beq.n	8009494 <HAL_DMA_Init+0x174>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	4a33      	ldr	r2, [pc, #204]	@ (80094e4 <HAL_DMA_Init+0x1c4>)
 8009418:	4293      	cmp	r3, r2
 800941a:	d03b      	beq.n	8009494 <HAL_DMA_Init+0x174>
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	4a31      	ldr	r2, [pc, #196]	@ (80094e8 <HAL_DMA_Init+0x1c8>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d036      	beq.n	8009494 <HAL_DMA_Init+0x174>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	4a30      	ldr	r2, [pc, #192]	@ (80094ec <HAL_DMA_Init+0x1cc>)
 800942c:	4293      	cmp	r3, r2
 800942e:	d031      	beq.n	8009494 <HAL_DMA_Init+0x174>
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4a2e      	ldr	r2, [pc, #184]	@ (80094f0 <HAL_DMA_Init+0x1d0>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d02c      	beq.n	8009494 <HAL_DMA_Init+0x174>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	4a2d      	ldr	r2, [pc, #180]	@ (80094f4 <HAL_DMA_Init+0x1d4>)
 8009440:	4293      	cmp	r3, r2
 8009442:	d027      	beq.n	8009494 <HAL_DMA_Init+0x174>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	4a2b      	ldr	r2, [pc, #172]	@ (80094f8 <HAL_DMA_Init+0x1d8>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d022      	beq.n	8009494 <HAL_DMA_Init+0x174>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4a2a      	ldr	r2, [pc, #168]	@ (80094fc <HAL_DMA_Init+0x1dc>)
 8009454:	4293      	cmp	r3, r2
 8009456:	d01d      	beq.n	8009494 <HAL_DMA_Init+0x174>
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4a28      	ldr	r2, [pc, #160]	@ (8009500 <HAL_DMA_Init+0x1e0>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d018      	beq.n	8009494 <HAL_DMA_Init+0x174>
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	4a27      	ldr	r2, [pc, #156]	@ (8009504 <HAL_DMA_Init+0x1e4>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d013      	beq.n	8009494 <HAL_DMA_Init+0x174>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	4a25      	ldr	r2, [pc, #148]	@ (8009508 <HAL_DMA_Init+0x1e8>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d00e      	beq.n	8009494 <HAL_DMA_Init+0x174>
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	4a24      	ldr	r2, [pc, #144]	@ (800950c <HAL_DMA_Init+0x1ec>)
 800947c:	4293      	cmp	r3, r2
 800947e:	d009      	beq.n	8009494 <HAL_DMA_Init+0x174>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	4a22      	ldr	r2, [pc, #136]	@ (8009510 <HAL_DMA_Init+0x1f0>)
 8009486:	4293      	cmp	r3, r2
 8009488:	d004      	beq.n	8009494 <HAL_DMA_Init+0x174>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4a21      	ldr	r2, [pc, #132]	@ (8009514 <HAL_DMA_Init+0x1f4>)
 8009490:	4293      	cmp	r3, r2
 8009492:	d108      	bne.n	80094a6 <HAL_DMA_Init+0x186>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	681a      	ldr	r2, [r3, #0]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f022 0201 	bic.w	r2, r2, #1
 80094a2:	601a      	str	r2, [r3, #0]
 80094a4:	e007      	b.n	80094b6 <HAL_DMA_Init+0x196>
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	681a      	ldr	r2, [r3, #0]
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f022 0201 	bic.w	r2, r2, #1
 80094b4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80094b6:	e02f      	b.n	8009518 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80094b8:	f7fd ff4e 	bl	8007358 <HAL_GetTick>
 80094bc:	4602      	mov	r2, r0
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	1ad3      	subs	r3, r2, r3
 80094c2:	2b05      	cmp	r3, #5
 80094c4:	d928      	bls.n	8009518 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2220      	movs	r2, #32
 80094ca:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2203      	movs	r2, #3
 80094d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80094d4:	2301      	movs	r3, #1
 80094d6:	e242      	b.n	800995e <HAL_DMA_Init+0x63e>
 80094d8:	40020010 	.word	0x40020010
 80094dc:	40020028 	.word	0x40020028
 80094e0:	40020040 	.word	0x40020040
 80094e4:	40020058 	.word	0x40020058
 80094e8:	40020070 	.word	0x40020070
 80094ec:	40020088 	.word	0x40020088
 80094f0:	400200a0 	.word	0x400200a0
 80094f4:	400200b8 	.word	0x400200b8
 80094f8:	40020410 	.word	0x40020410
 80094fc:	40020428 	.word	0x40020428
 8009500:	40020440 	.word	0x40020440
 8009504:	40020458 	.word	0x40020458
 8009508:	40020470 	.word	0x40020470
 800950c:	40020488 	.word	0x40020488
 8009510:	400204a0 	.word	0x400204a0
 8009514:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f003 0301 	and.w	r3, r3, #1
 8009522:	2b00      	cmp	r3, #0
 8009524:	d1c8      	bne.n	80094b8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800952e:	697a      	ldr	r2, [r7, #20]
 8009530:	4b83      	ldr	r3, [pc, #524]	@ (8009740 <HAL_DMA_Init+0x420>)
 8009532:	4013      	ands	r3, r2
 8009534:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800953e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	691b      	ldr	r3, [r3, #16]
 8009544:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800954a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	699b      	ldr	r3, [r3, #24]
 8009550:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009556:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	6a1b      	ldr	r3, [r3, #32]
 800955c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800955e:	697a      	ldr	r2, [r7, #20]
 8009560:	4313      	orrs	r3, r2
 8009562:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009568:	2b04      	cmp	r3, #4
 800956a:	d107      	bne.n	800957c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009574:	4313      	orrs	r3, r2
 8009576:	697a      	ldr	r2, [r7, #20]
 8009578:	4313      	orrs	r3, r2
 800957a:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	2b28      	cmp	r3, #40	@ 0x28
 8009582:	d903      	bls.n	800958c <HAL_DMA_Init+0x26c>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	685b      	ldr	r3, [r3, #4]
 8009588:	2b2e      	cmp	r3, #46	@ 0x2e
 800958a:	d91f      	bls.n	80095cc <HAL_DMA_Init+0x2ac>
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	685b      	ldr	r3, [r3, #4]
 8009590:	2b3e      	cmp	r3, #62	@ 0x3e
 8009592:	d903      	bls.n	800959c <HAL_DMA_Init+0x27c>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	685b      	ldr	r3, [r3, #4]
 8009598:	2b42      	cmp	r3, #66	@ 0x42
 800959a:	d917      	bls.n	80095cc <HAL_DMA_Init+0x2ac>
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	685b      	ldr	r3, [r3, #4]
 80095a0:	2b46      	cmp	r3, #70	@ 0x46
 80095a2:	d903      	bls.n	80095ac <HAL_DMA_Init+0x28c>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	685b      	ldr	r3, [r3, #4]
 80095a8:	2b48      	cmp	r3, #72	@ 0x48
 80095aa:	d90f      	bls.n	80095cc <HAL_DMA_Init+0x2ac>
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	2b4e      	cmp	r3, #78	@ 0x4e
 80095b2:	d903      	bls.n	80095bc <HAL_DMA_Init+0x29c>
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	685b      	ldr	r3, [r3, #4]
 80095b8:	2b52      	cmp	r3, #82	@ 0x52
 80095ba:	d907      	bls.n	80095cc <HAL_DMA_Init+0x2ac>
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	685b      	ldr	r3, [r3, #4]
 80095c0:	2b73      	cmp	r3, #115	@ 0x73
 80095c2:	d905      	bls.n	80095d0 <HAL_DMA_Init+0x2b0>
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	685b      	ldr	r3, [r3, #4]
 80095c8:	2b77      	cmp	r3, #119	@ 0x77
 80095ca:	d801      	bhi.n	80095d0 <HAL_DMA_Init+0x2b0>
 80095cc:	2301      	movs	r3, #1
 80095ce:	e000      	b.n	80095d2 <HAL_DMA_Init+0x2b2>
 80095d0:	2300      	movs	r3, #0
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d003      	beq.n	80095de <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80095d6:	697b      	ldr	r3, [r7, #20]
 80095d8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80095dc:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	697a      	ldr	r2, [r7, #20]
 80095e4:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	695b      	ldr	r3, [r3, #20]
 80095ec:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80095ee:	697b      	ldr	r3, [r7, #20]
 80095f0:	f023 0307 	bic.w	r3, r3, #7
 80095f4:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095fa:	697a      	ldr	r2, [r7, #20]
 80095fc:	4313      	orrs	r3, r2
 80095fe:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009604:	2b04      	cmp	r3, #4
 8009606:	d117      	bne.n	8009638 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800960c:	697a      	ldr	r2, [r7, #20]
 800960e:	4313      	orrs	r3, r2
 8009610:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009616:	2b00      	cmp	r3, #0
 8009618:	d00e      	beq.n	8009638 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800961a:	6878      	ldr	r0, [r7, #4]
 800961c:	f001 fdca 	bl	800b1b4 <DMA_CheckFifoParam>
 8009620:	4603      	mov	r3, r0
 8009622:	2b00      	cmp	r3, #0
 8009624:	d008      	beq.n	8009638 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2240      	movs	r2, #64	@ 0x40
 800962a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2201      	movs	r2, #1
 8009630:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8009634:	2301      	movs	r3, #1
 8009636:	e192      	b.n	800995e <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	697a      	ldr	r2, [r7, #20]
 800963e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8009640:	6878      	ldr	r0, [r7, #4]
 8009642:	f001 fd05 	bl	800b050 <DMA_CalcBaseAndBitshift>
 8009646:	4603      	mov	r3, r0
 8009648:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800964e:	f003 031f 	and.w	r3, r3, #31
 8009652:	223f      	movs	r2, #63	@ 0x3f
 8009654:	409a      	lsls	r2, r3
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	609a      	str	r2, [r3, #8]
 800965a:	e0c8      	b.n	80097ee <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	4a38      	ldr	r2, [pc, #224]	@ (8009744 <HAL_DMA_Init+0x424>)
 8009662:	4293      	cmp	r3, r2
 8009664:	d022      	beq.n	80096ac <HAL_DMA_Init+0x38c>
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	4a37      	ldr	r2, [pc, #220]	@ (8009748 <HAL_DMA_Init+0x428>)
 800966c:	4293      	cmp	r3, r2
 800966e:	d01d      	beq.n	80096ac <HAL_DMA_Init+0x38c>
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	4a35      	ldr	r2, [pc, #212]	@ (800974c <HAL_DMA_Init+0x42c>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d018      	beq.n	80096ac <HAL_DMA_Init+0x38c>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	4a34      	ldr	r2, [pc, #208]	@ (8009750 <HAL_DMA_Init+0x430>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d013      	beq.n	80096ac <HAL_DMA_Init+0x38c>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	4a32      	ldr	r2, [pc, #200]	@ (8009754 <HAL_DMA_Init+0x434>)
 800968a:	4293      	cmp	r3, r2
 800968c:	d00e      	beq.n	80096ac <HAL_DMA_Init+0x38c>
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	4a31      	ldr	r2, [pc, #196]	@ (8009758 <HAL_DMA_Init+0x438>)
 8009694:	4293      	cmp	r3, r2
 8009696:	d009      	beq.n	80096ac <HAL_DMA_Init+0x38c>
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	4a2f      	ldr	r2, [pc, #188]	@ (800975c <HAL_DMA_Init+0x43c>)
 800969e:	4293      	cmp	r3, r2
 80096a0:	d004      	beq.n	80096ac <HAL_DMA_Init+0x38c>
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	4a2e      	ldr	r2, [pc, #184]	@ (8009760 <HAL_DMA_Init+0x440>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d101      	bne.n	80096b0 <HAL_DMA_Init+0x390>
 80096ac:	2301      	movs	r3, #1
 80096ae:	e000      	b.n	80096b2 <HAL_DMA_Init+0x392>
 80096b0:	2300      	movs	r3, #0
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	f000 8092 	beq.w	80097dc <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	4a21      	ldr	r2, [pc, #132]	@ (8009744 <HAL_DMA_Init+0x424>)
 80096be:	4293      	cmp	r3, r2
 80096c0:	d021      	beq.n	8009706 <HAL_DMA_Init+0x3e6>
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	4a20      	ldr	r2, [pc, #128]	@ (8009748 <HAL_DMA_Init+0x428>)
 80096c8:	4293      	cmp	r3, r2
 80096ca:	d01c      	beq.n	8009706 <HAL_DMA_Init+0x3e6>
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	4a1e      	ldr	r2, [pc, #120]	@ (800974c <HAL_DMA_Init+0x42c>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d017      	beq.n	8009706 <HAL_DMA_Init+0x3e6>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	4a1d      	ldr	r2, [pc, #116]	@ (8009750 <HAL_DMA_Init+0x430>)
 80096dc:	4293      	cmp	r3, r2
 80096de:	d012      	beq.n	8009706 <HAL_DMA_Init+0x3e6>
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4a1b      	ldr	r2, [pc, #108]	@ (8009754 <HAL_DMA_Init+0x434>)
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d00d      	beq.n	8009706 <HAL_DMA_Init+0x3e6>
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a1a      	ldr	r2, [pc, #104]	@ (8009758 <HAL_DMA_Init+0x438>)
 80096f0:	4293      	cmp	r3, r2
 80096f2:	d008      	beq.n	8009706 <HAL_DMA_Init+0x3e6>
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	4a18      	ldr	r2, [pc, #96]	@ (800975c <HAL_DMA_Init+0x43c>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d003      	beq.n	8009706 <HAL_DMA_Init+0x3e6>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4a17      	ldr	r2, [pc, #92]	@ (8009760 <HAL_DMA_Init+0x440>)
 8009704:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2202      	movs	r2, #2
 800970a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	2200      	movs	r2, #0
 8009712:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800971e:	697a      	ldr	r2, [r7, #20]
 8009720:	4b10      	ldr	r3, [pc, #64]	@ (8009764 <HAL_DMA_Init+0x444>)
 8009722:	4013      	ands	r3, r2
 8009724:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	689b      	ldr	r3, [r3, #8]
 800972a:	2b40      	cmp	r3, #64	@ 0x40
 800972c:	d01c      	beq.n	8009768 <HAL_DMA_Init+0x448>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	689b      	ldr	r3, [r3, #8]
 8009732:	2b80      	cmp	r3, #128	@ 0x80
 8009734:	d102      	bne.n	800973c <HAL_DMA_Init+0x41c>
 8009736:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800973a:	e016      	b.n	800976a <HAL_DMA_Init+0x44a>
 800973c:	2300      	movs	r3, #0
 800973e:	e014      	b.n	800976a <HAL_DMA_Init+0x44a>
 8009740:	fe10803f 	.word	0xfe10803f
 8009744:	58025408 	.word	0x58025408
 8009748:	5802541c 	.word	0x5802541c
 800974c:	58025430 	.word	0x58025430
 8009750:	58025444 	.word	0x58025444
 8009754:	58025458 	.word	0x58025458
 8009758:	5802546c 	.word	0x5802546c
 800975c:	58025480 	.word	0x58025480
 8009760:	58025494 	.word	0x58025494
 8009764:	fffe000f 	.word	0xfffe000f
 8009768:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800976a:	687a      	ldr	r2, [r7, #4]
 800976c:	68d2      	ldr	r2, [r2, #12]
 800976e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8009770:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	691b      	ldr	r3, [r3, #16]
 8009776:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8009778:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	695b      	ldr	r3, [r3, #20]
 800977e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8009780:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	699b      	ldr	r3, [r3, #24]
 8009786:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8009788:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	69db      	ldr	r3, [r3, #28]
 800978e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8009790:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6a1b      	ldr	r3, [r3, #32]
 8009796:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8009798:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800979a:	697a      	ldr	r2, [r7, #20]
 800979c:	4313      	orrs	r3, r2
 800979e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	697a      	ldr	r2, [r7, #20]
 80097a6:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	461a      	mov	r2, r3
 80097ae:	4b6e      	ldr	r3, [pc, #440]	@ (8009968 <HAL_DMA_Init+0x648>)
 80097b0:	4413      	add	r3, r2
 80097b2:	4a6e      	ldr	r2, [pc, #440]	@ (800996c <HAL_DMA_Init+0x64c>)
 80097b4:	fba2 2303 	umull	r2, r3, r2, r3
 80097b8:	091b      	lsrs	r3, r3, #4
 80097ba:	009a      	lsls	r2, r3, #2
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f001 fc45 	bl	800b050 <DMA_CalcBaseAndBitshift>
 80097c6:	4603      	mov	r3, r0
 80097c8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80097ce:	f003 031f 	and.w	r3, r3, #31
 80097d2:	2201      	movs	r2, #1
 80097d4:	409a      	lsls	r2, r3
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	605a      	str	r2, [r3, #4]
 80097da:	e008      	b.n	80097ee <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2240      	movs	r2, #64	@ 0x40
 80097e0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	2203      	movs	r2, #3
 80097e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80097ea:	2301      	movs	r3, #1
 80097ec:	e0b7      	b.n	800995e <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	4a5f      	ldr	r2, [pc, #380]	@ (8009970 <HAL_DMA_Init+0x650>)
 80097f4:	4293      	cmp	r3, r2
 80097f6:	d072      	beq.n	80098de <HAL_DMA_Init+0x5be>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	4a5d      	ldr	r2, [pc, #372]	@ (8009974 <HAL_DMA_Init+0x654>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d06d      	beq.n	80098de <HAL_DMA_Init+0x5be>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	4a5c      	ldr	r2, [pc, #368]	@ (8009978 <HAL_DMA_Init+0x658>)
 8009808:	4293      	cmp	r3, r2
 800980a:	d068      	beq.n	80098de <HAL_DMA_Init+0x5be>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4a5a      	ldr	r2, [pc, #360]	@ (800997c <HAL_DMA_Init+0x65c>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d063      	beq.n	80098de <HAL_DMA_Init+0x5be>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4a59      	ldr	r2, [pc, #356]	@ (8009980 <HAL_DMA_Init+0x660>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d05e      	beq.n	80098de <HAL_DMA_Init+0x5be>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4a57      	ldr	r2, [pc, #348]	@ (8009984 <HAL_DMA_Init+0x664>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d059      	beq.n	80098de <HAL_DMA_Init+0x5be>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a56      	ldr	r2, [pc, #344]	@ (8009988 <HAL_DMA_Init+0x668>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d054      	beq.n	80098de <HAL_DMA_Init+0x5be>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a54      	ldr	r2, [pc, #336]	@ (800998c <HAL_DMA_Init+0x66c>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d04f      	beq.n	80098de <HAL_DMA_Init+0x5be>
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a53      	ldr	r2, [pc, #332]	@ (8009990 <HAL_DMA_Init+0x670>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d04a      	beq.n	80098de <HAL_DMA_Init+0x5be>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	4a51      	ldr	r2, [pc, #324]	@ (8009994 <HAL_DMA_Init+0x674>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d045      	beq.n	80098de <HAL_DMA_Init+0x5be>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4a50      	ldr	r2, [pc, #320]	@ (8009998 <HAL_DMA_Init+0x678>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d040      	beq.n	80098de <HAL_DMA_Init+0x5be>
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a4e      	ldr	r2, [pc, #312]	@ (800999c <HAL_DMA_Init+0x67c>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d03b      	beq.n	80098de <HAL_DMA_Init+0x5be>
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	4a4d      	ldr	r2, [pc, #308]	@ (80099a0 <HAL_DMA_Init+0x680>)
 800986c:	4293      	cmp	r3, r2
 800986e:	d036      	beq.n	80098de <HAL_DMA_Init+0x5be>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	4a4b      	ldr	r2, [pc, #300]	@ (80099a4 <HAL_DMA_Init+0x684>)
 8009876:	4293      	cmp	r3, r2
 8009878:	d031      	beq.n	80098de <HAL_DMA_Init+0x5be>
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	4a4a      	ldr	r2, [pc, #296]	@ (80099a8 <HAL_DMA_Init+0x688>)
 8009880:	4293      	cmp	r3, r2
 8009882:	d02c      	beq.n	80098de <HAL_DMA_Init+0x5be>
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	4a48      	ldr	r2, [pc, #288]	@ (80099ac <HAL_DMA_Init+0x68c>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d027      	beq.n	80098de <HAL_DMA_Init+0x5be>
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	4a47      	ldr	r2, [pc, #284]	@ (80099b0 <HAL_DMA_Init+0x690>)
 8009894:	4293      	cmp	r3, r2
 8009896:	d022      	beq.n	80098de <HAL_DMA_Init+0x5be>
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	4a45      	ldr	r2, [pc, #276]	@ (80099b4 <HAL_DMA_Init+0x694>)
 800989e:	4293      	cmp	r3, r2
 80098a0:	d01d      	beq.n	80098de <HAL_DMA_Init+0x5be>
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	4a44      	ldr	r2, [pc, #272]	@ (80099b8 <HAL_DMA_Init+0x698>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d018      	beq.n	80098de <HAL_DMA_Init+0x5be>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	4a42      	ldr	r2, [pc, #264]	@ (80099bc <HAL_DMA_Init+0x69c>)
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d013      	beq.n	80098de <HAL_DMA_Init+0x5be>
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	4a41      	ldr	r2, [pc, #260]	@ (80099c0 <HAL_DMA_Init+0x6a0>)
 80098bc:	4293      	cmp	r3, r2
 80098be:	d00e      	beq.n	80098de <HAL_DMA_Init+0x5be>
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	4a3f      	ldr	r2, [pc, #252]	@ (80099c4 <HAL_DMA_Init+0x6a4>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d009      	beq.n	80098de <HAL_DMA_Init+0x5be>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	4a3e      	ldr	r2, [pc, #248]	@ (80099c8 <HAL_DMA_Init+0x6a8>)
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d004      	beq.n	80098de <HAL_DMA_Init+0x5be>
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	4a3c      	ldr	r2, [pc, #240]	@ (80099cc <HAL_DMA_Init+0x6ac>)
 80098da:	4293      	cmp	r3, r2
 80098dc:	d101      	bne.n	80098e2 <HAL_DMA_Init+0x5c2>
 80098de:	2301      	movs	r3, #1
 80098e0:	e000      	b.n	80098e4 <HAL_DMA_Init+0x5c4>
 80098e2:	2300      	movs	r3, #0
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d032      	beq.n	800994e <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f001 fcdf 	bl	800b2ac <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	689b      	ldr	r3, [r3, #8]
 80098f2:	2b80      	cmp	r3, #128	@ 0x80
 80098f4:	d102      	bne.n	80098fc <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	2200      	movs	r2, #0
 80098fa:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	685a      	ldr	r2, [r3, #4]
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009904:	b2d2      	uxtb	r2, r2
 8009906:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800990c:	687a      	ldr	r2, [r7, #4]
 800990e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009910:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	685b      	ldr	r3, [r3, #4]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d010      	beq.n	800993c <HAL_DMA_Init+0x61c>
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	685b      	ldr	r3, [r3, #4]
 800991e:	2b08      	cmp	r3, #8
 8009920:	d80c      	bhi.n	800993c <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8009922:	6878      	ldr	r0, [r7, #4]
 8009924:	f001 fd5c 	bl	800b3e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800992c:	2200      	movs	r2, #0
 800992e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009934:	687a      	ldr	r2, [r7, #4]
 8009936:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009938:	605a      	str	r2, [r3, #4]
 800993a:	e008      	b.n	800994e <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	2200      	movs	r2, #0
 8009940:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2200      	movs	r2, #0
 8009946:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	2200      	movs	r2, #0
 800994c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2200      	movs	r2, #0
 8009952:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	2201      	movs	r2, #1
 8009958:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800995c:	2300      	movs	r3, #0
}
 800995e:	4618      	mov	r0, r3
 8009960:	3718      	adds	r7, #24
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}
 8009966:	bf00      	nop
 8009968:	a7fdabf8 	.word	0xa7fdabf8
 800996c:	cccccccd 	.word	0xcccccccd
 8009970:	40020010 	.word	0x40020010
 8009974:	40020028 	.word	0x40020028
 8009978:	40020040 	.word	0x40020040
 800997c:	40020058 	.word	0x40020058
 8009980:	40020070 	.word	0x40020070
 8009984:	40020088 	.word	0x40020088
 8009988:	400200a0 	.word	0x400200a0
 800998c:	400200b8 	.word	0x400200b8
 8009990:	40020410 	.word	0x40020410
 8009994:	40020428 	.word	0x40020428
 8009998:	40020440 	.word	0x40020440
 800999c:	40020458 	.word	0x40020458
 80099a0:	40020470 	.word	0x40020470
 80099a4:	40020488 	.word	0x40020488
 80099a8:	400204a0 	.word	0x400204a0
 80099ac:	400204b8 	.word	0x400204b8
 80099b0:	58025408 	.word	0x58025408
 80099b4:	5802541c 	.word	0x5802541c
 80099b8:	58025430 	.word	0x58025430
 80099bc:	58025444 	.word	0x58025444
 80099c0:	58025458 	.word	0x58025458
 80099c4:	5802546c 	.word	0x5802546c
 80099c8:	58025480 	.word	0x58025480
 80099cc:	58025494 	.word	0x58025494

080099d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b086      	sub	sp, #24
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	60f8      	str	r0, [r7, #12]
 80099d8:	60b9      	str	r1, [r7, #8]
 80099da:	607a      	str	r2, [r7, #4]
 80099dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80099de:	2300      	movs	r3, #0
 80099e0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d101      	bne.n	80099ec <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80099e8:	2301      	movs	r3, #1
 80099ea:	e226      	b.n	8009e3a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80099f2:	2b01      	cmp	r3, #1
 80099f4:	d101      	bne.n	80099fa <HAL_DMA_Start_IT+0x2a>
 80099f6:	2302      	movs	r3, #2
 80099f8:	e21f      	b.n	8009e3a <HAL_DMA_Start_IT+0x46a>
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	2201      	movs	r2, #1
 80099fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009a08:	b2db      	uxtb	r3, r3
 8009a0a:	2b01      	cmp	r3, #1
 8009a0c:	f040 820a 	bne.w	8009e24 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	2202      	movs	r2, #2
 8009a14:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	4a68      	ldr	r2, [pc, #416]	@ (8009bc4 <HAL_DMA_Start_IT+0x1f4>)
 8009a24:	4293      	cmp	r3, r2
 8009a26:	d04a      	beq.n	8009abe <HAL_DMA_Start_IT+0xee>
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	4a66      	ldr	r2, [pc, #408]	@ (8009bc8 <HAL_DMA_Start_IT+0x1f8>)
 8009a2e:	4293      	cmp	r3, r2
 8009a30:	d045      	beq.n	8009abe <HAL_DMA_Start_IT+0xee>
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	4a65      	ldr	r2, [pc, #404]	@ (8009bcc <HAL_DMA_Start_IT+0x1fc>)
 8009a38:	4293      	cmp	r3, r2
 8009a3a:	d040      	beq.n	8009abe <HAL_DMA_Start_IT+0xee>
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	4a63      	ldr	r2, [pc, #396]	@ (8009bd0 <HAL_DMA_Start_IT+0x200>)
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d03b      	beq.n	8009abe <HAL_DMA_Start_IT+0xee>
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	4a62      	ldr	r2, [pc, #392]	@ (8009bd4 <HAL_DMA_Start_IT+0x204>)
 8009a4c:	4293      	cmp	r3, r2
 8009a4e:	d036      	beq.n	8009abe <HAL_DMA_Start_IT+0xee>
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	4a60      	ldr	r2, [pc, #384]	@ (8009bd8 <HAL_DMA_Start_IT+0x208>)
 8009a56:	4293      	cmp	r3, r2
 8009a58:	d031      	beq.n	8009abe <HAL_DMA_Start_IT+0xee>
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	4a5f      	ldr	r2, [pc, #380]	@ (8009bdc <HAL_DMA_Start_IT+0x20c>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d02c      	beq.n	8009abe <HAL_DMA_Start_IT+0xee>
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	4a5d      	ldr	r2, [pc, #372]	@ (8009be0 <HAL_DMA_Start_IT+0x210>)
 8009a6a:	4293      	cmp	r3, r2
 8009a6c:	d027      	beq.n	8009abe <HAL_DMA_Start_IT+0xee>
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	4a5c      	ldr	r2, [pc, #368]	@ (8009be4 <HAL_DMA_Start_IT+0x214>)
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d022      	beq.n	8009abe <HAL_DMA_Start_IT+0xee>
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4a5a      	ldr	r2, [pc, #360]	@ (8009be8 <HAL_DMA_Start_IT+0x218>)
 8009a7e:	4293      	cmp	r3, r2
 8009a80:	d01d      	beq.n	8009abe <HAL_DMA_Start_IT+0xee>
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	4a59      	ldr	r2, [pc, #356]	@ (8009bec <HAL_DMA_Start_IT+0x21c>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d018      	beq.n	8009abe <HAL_DMA_Start_IT+0xee>
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	4a57      	ldr	r2, [pc, #348]	@ (8009bf0 <HAL_DMA_Start_IT+0x220>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d013      	beq.n	8009abe <HAL_DMA_Start_IT+0xee>
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4a56      	ldr	r2, [pc, #344]	@ (8009bf4 <HAL_DMA_Start_IT+0x224>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d00e      	beq.n	8009abe <HAL_DMA_Start_IT+0xee>
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	4a54      	ldr	r2, [pc, #336]	@ (8009bf8 <HAL_DMA_Start_IT+0x228>)
 8009aa6:	4293      	cmp	r3, r2
 8009aa8:	d009      	beq.n	8009abe <HAL_DMA_Start_IT+0xee>
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	4a53      	ldr	r2, [pc, #332]	@ (8009bfc <HAL_DMA_Start_IT+0x22c>)
 8009ab0:	4293      	cmp	r3, r2
 8009ab2:	d004      	beq.n	8009abe <HAL_DMA_Start_IT+0xee>
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	4a51      	ldr	r2, [pc, #324]	@ (8009c00 <HAL_DMA_Start_IT+0x230>)
 8009aba:	4293      	cmp	r3, r2
 8009abc:	d108      	bne.n	8009ad0 <HAL_DMA_Start_IT+0x100>
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	681a      	ldr	r2, [r3, #0]
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f022 0201 	bic.w	r2, r2, #1
 8009acc:	601a      	str	r2, [r3, #0]
 8009ace:	e007      	b.n	8009ae0 <HAL_DMA_Start_IT+0x110>
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	681a      	ldr	r2, [r3, #0]
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	f022 0201 	bic.w	r2, r2, #1
 8009ade:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	687a      	ldr	r2, [r7, #4]
 8009ae4:	68b9      	ldr	r1, [r7, #8]
 8009ae6:	68f8      	ldr	r0, [r7, #12]
 8009ae8:	f001 f906 	bl	800acf8 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	4a34      	ldr	r2, [pc, #208]	@ (8009bc4 <HAL_DMA_Start_IT+0x1f4>)
 8009af2:	4293      	cmp	r3, r2
 8009af4:	d04a      	beq.n	8009b8c <HAL_DMA_Start_IT+0x1bc>
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	4a33      	ldr	r2, [pc, #204]	@ (8009bc8 <HAL_DMA_Start_IT+0x1f8>)
 8009afc:	4293      	cmp	r3, r2
 8009afe:	d045      	beq.n	8009b8c <HAL_DMA_Start_IT+0x1bc>
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	4a31      	ldr	r2, [pc, #196]	@ (8009bcc <HAL_DMA_Start_IT+0x1fc>)
 8009b06:	4293      	cmp	r3, r2
 8009b08:	d040      	beq.n	8009b8c <HAL_DMA_Start_IT+0x1bc>
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	4a30      	ldr	r2, [pc, #192]	@ (8009bd0 <HAL_DMA_Start_IT+0x200>)
 8009b10:	4293      	cmp	r3, r2
 8009b12:	d03b      	beq.n	8009b8c <HAL_DMA_Start_IT+0x1bc>
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	4a2e      	ldr	r2, [pc, #184]	@ (8009bd4 <HAL_DMA_Start_IT+0x204>)
 8009b1a:	4293      	cmp	r3, r2
 8009b1c:	d036      	beq.n	8009b8c <HAL_DMA_Start_IT+0x1bc>
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	4a2d      	ldr	r2, [pc, #180]	@ (8009bd8 <HAL_DMA_Start_IT+0x208>)
 8009b24:	4293      	cmp	r3, r2
 8009b26:	d031      	beq.n	8009b8c <HAL_DMA_Start_IT+0x1bc>
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	4a2b      	ldr	r2, [pc, #172]	@ (8009bdc <HAL_DMA_Start_IT+0x20c>)
 8009b2e:	4293      	cmp	r3, r2
 8009b30:	d02c      	beq.n	8009b8c <HAL_DMA_Start_IT+0x1bc>
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	4a2a      	ldr	r2, [pc, #168]	@ (8009be0 <HAL_DMA_Start_IT+0x210>)
 8009b38:	4293      	cmp	r3, r2
 8009b3a:	d027      	beq.n	8009b8c <HAL_DMA_Start_IT+0x1bc>
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	4a28      	ldr	r2, [pc, #160]	@ (8009be4 <HAL_DMA_Start_IT+0x214>)
 8009b42:	4293      	cmp	r3, r2
 8009b44:	d022      	beq.n	8009b8c <HAL_DMA_Start_IT+0x1bc>
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	4a27      	ldr	r2, [pc, #156]	@ (8009be8 <HAL_DMA_Start_IT+0x218>)
 8009b4c:	4293      	cmp	r3, r2
 8009b4e:	d01d      	beq.n	8009b8c <HAL_DMA_Start_IT+0x1bc>
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	4a25      	ldr	r2, [pc, #148]	@ (8009bec <HAL_DMA_Start_IT+0x21c>)
 8009b56:	4293      	cmp	r3, r2
 8009b58:	d018      	beq.n	8009b8c <HAL_DMA_Start_IT+0x1bc>
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	4a24      	ldr	r2, [pc, #144]	@ (8009bf0 <HAL_DMA_Start_IT+0x220>)
 8009b60:	4293      	cmp	r3, r2
 8009b62:	d013      	beq.n	8009b8c <HAL_DMA_Start_IT+0x1bc>
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	4a22      	ldr	r2, [pc, #136]	@ (8009bf4 <HAL_DMA_Start_IT+0x224>)
 8009b6a:	4293      	cmp	r3, r2
 8009b6c:	d00e      	beq.n	8009b8c <HAL_DMA_Start_IT+0x1bc>
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	4a21      	ldr	r2, [pc, #132]	@ (8009bf8 <HAL_DMA_Start_IT+0x228>)
 8009b74:	4293      	cmp	r3, r2
 8009b76:	d009      	beq.n	8009b8c <HAL_DMA_Start_IT+0x1bc>
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	4a1f      	ldr	r2, [pc, #124]	@ (8009bfc <HAL_DMA_Start_IT+0x22c>)
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d004      	beq.n	8009b8c <HAL_DMA_Start_IT+0x1bc>
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	4a1e      	ldr	r2, [pc, #120]	@ (8009c00 <HAL_DMA_Start_IT+0x230>)
 8009b88:	4293      	cmp	r3, r2
 8009b8a:	d101      	bne.n	8009b90 <HAL_DMA_Start_IT+0x1c0>
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	e000      	b.n	8009b92 <HAL_DMA_Start_IT+0x1c2>
 8009b90:	2300      	movs	r3, #0
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d036      	beq.n	8009c04 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	f023 021e 	bic.w	r2, r3, #30
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f042 0216 	orr.w	r2, r2, #22
 8009ba8:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d03e      	beq.n	8009c30 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	681a      	ldr	r2, [r3, #0]
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f042 0208 	orr.w	r2, r2, #8
 8009bc0:	601a      	str	r2, [r3, #0]
 8009bc2:	e035      	b.n	8009c30 <HAL_DMA_Start_IT+0x260>
 8009bc4:	40020010 	.word	0x40020010
 8009bc8:	40020028 	.word	0x40020028
 8009bcc:	40020040 	.word	0x40020040
 8009bd0:	40020058 	.word	0x40020058
 8009bd4:	40020070 	.word	0x40020070
 8009bd8:	40020088 	.word	0x40020088
 8009bdc:	400200a0 	.word	0x400200a0
 8009be0:	400200b8 	.word	0x400200b8
 8009be4:	40020410 	.word	0x40020410
 8009be8:	40020428 	.word	0x40020428
 8009bec:	40020440 	.word	0x40020440
 8009bf0:	40020458 	.word	0x40020458
 8009bf4:	40020470 	.word	0x40020470
 8009bf8:	40020488 	.word	0x40020488
 8009bfc:	400204a0 	.word	0x400204a0
 8009c00:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	f023 020e 	bic.w	r2, r3, #14
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f042 020a 	orr.w	r2, r2, #10
 8009c16:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d007      	beq.n	8009c30 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	681a      	ldr	r2, [r3, #0]
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	f042 0204 	orr.w	r2, r2, #4
 8009c2e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	4a83      	ldr	r2, [pc, #524]	@ (8009e44 <HAL_DMA_Start_IT+0x474>)
 8009c36:	4293      	cmp	r3, r2
 8009c38:	d072      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	4a82      	ldr	r2, [pc, #520]	@ (8009e48 <HAL_DMA_Start_IT+0x478>)
 8009c40:	4293      	cmp	r3, r2
 8009c42:	d06d      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	4a80      	ldr	r2, [pc, #512]	@ (8009e4c <HAL_DMA_Start_IT+0x47c>)
 8009c4a:	4293      	cmp	r3, r2
 8009c4c:	d068      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	4a7f      	ldr	r2, [pc, #508]	@ (8009e50 <HAL_DMA_Start_IT+0x480>)
 8009c54:	4293      	cmp	r3, r2
 8009c56:	d063      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	4a7d      	ldr	r2, [pc, #500]	@ (8009e54 <HAL_DMA_Start_IT+0x484>)
 8009c5e:	4293      	cmp	r3, r2
 8009c60:	d05e      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	4a7c      	ldr	r2, [pc, #496]	@ (8009e58 <HAL_DMA_Start_IT+0x488>)
 8009c68:	4293      	cmp	r3, r2
 8009c6a:	d059      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	4a7a      	ldr	r2, [pc, #488]	@ (8009e5c <HAL_DMA_Start_IT+0x48c>)
 8009c72:	4293      	cmp	r3, r2
 8009c74:	d054      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	4a79      	ldr	r2, [pc, #484]	@ (8009e60 <HAL_DMA_Start_IT+0x490>)
 8009c7c:	4293      	cmp	r3, r2
 8009c7e:	d04f      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4a77      	ldr	r2, [pc, #476]	@ (8009e64 <HAL_DMA_Start_IT+0x494>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d04a      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	4a76      	ldr	r2, [pc, #472]	@ (8009e68 <HAL_DMA_Start_IT+0x498>)
 8009c90:	4293      	cmp	r3, r2
 8009c92:	d045      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	4a74      	ldr	r2, [pc, #464]	@ (8009e6c <HAL_DMA_Start_IT+0x49c>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d040      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	4a73      	ldr	r2, [pc, #460]	@ (8009e70 <HAL_DMA_Start_IT+0x4a0>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d03b      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	4a71      	ldr	r2, [pc, #452]	@ (8009e74 <HAL_DMA_Start_IT+0x4a4>)
 8009cae:	4293      	cmp	r3, r2
 8009cb0:	d036      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	4a70      	ldr	r2, [pc, #448]	@ (8009e78 <HAL_DMA_Start_IT+0x4a8>)
 8009cb8:	4293      	cmp	r3, r2
 8009cba:	d031      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	4a6e      	ldr	r2, [pc, #440]	@ (8009e7c <HAL_DMA_Start_IT+0x4ac>)
 8009cc2:	4293      	cmp	r3, r2
 8009cc4:	d02c      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	4a6d      	ldr	r2, [pc, #436]	@ (8009e80 <HAL_DMA_Start_IT+0x4b0>)
 8009ccc:	4293      	cmp	r3, r2
 8009cce:	d027      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	4a6b      	ldr	r2, [pc, #428]	@ (8009e84 <HAL_DMA_Start_IT+0x4b4>)
 8009cd6:	4293      	cmp	r3, r2
 8009cd8:	d022      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	4a6a      	ldr	r2, [pc, #424]	@ (8009e88 <HAL_DMA_Start_IT+0x4b8>)
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d01d      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	4a68      	ldr	r2, [pc, #416]	@ (8009e8c <HAL_DMA_Start_IT+0x4bc>)
 8009cea:	4293      	cmp	r3, r2
 8009cec:	d018      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	4a67      	ldr	r2, [pc, #412]	@ (8009e90 <HAL_DMA_Start_IT+0x4c0>)
 8009cf4:	4293      	cmp	r3, r2
 8009cf6:	d013      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	4a65      	ldr	r2, [pc, #404]	@ (8009e94 <HAL_DMA_Start_IT+0x4c4>)
 8009cfe:	4293      	cmp	r3, r2
 8009d00:	d00e      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	4a64      	ldr	r2, [pc, #400]	@ (8009e98 <HAL_DMA_Start_IT+0x4c8>)
 8009d08:	4293      	cmp	r3, r2
 8009d0a:	d009      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	4a62      	ldr	r2, [pc, #392]	@ (8009e9c <HAL_DMA_Start_IT+0x4cc>)
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d004      	beq.n	8009d20 <HAL_DMA_Start_IT+0x350>
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	4a61      	ldr	r2, [pc, #388]	@ (8009ea0 <HAL_DMA_Start_IT+0x4d0>)
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d101      	bne.n	8009d24 <HAL_DMA_Start_IT+0x354>
 8009d20:	2301      	movs	r3, #1
 8009d22:	e000      	b.n	8009d26 <HAL_DMA_Start_IT+0x356>
 8009d24:	2300      	movs	r3, #0
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d01a      	beq.n	8009d60 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d007      	beq.n	8009d48 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d3c:	681a      	ldr	r2, [r3, #0]
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009d42:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009d46:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d007      	beq.n	8009d60 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d54:	681a      	ldr	r2, [r3, #0]
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009d5a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009d5e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	4a37      	ldr	r2, [pc, #220]	@ (8009e44 <HAL_DMA_Start_IT+0x474>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d04a      	beq.n	8009e00 <HAL_DMA_Start_IT+0x430>
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	4a36      	ldr	r2, [pc, #216]	@ (8009e48 <HAL_DMA_Start_IT+0x478>)
 8009d70:	4293      	cmp	r3, r2
 8009d72:	d045      	beq.n	8009e00 <HAL_DMA_Start_IT+0x430>
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	4a34      	ldr	r2, [pc, #208]	@ (8009e4c <HAL_DMA_Start_IT+0x47c>)
 8009d7a:	4293      	cmp	r3, r2
 8009d7c:	d040      	beq.n	8009e00 <HAL_DMA_Start_IT+0x430>
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	4a33      	ldr	r2, [pc, #204]	@ (8009e50 <HAL_DMA_Start_IT+0x480>)
 8009d84:	4293      	cmp	r3, r2
 8009d86:	d03b      	beq.n	8009e00 <HAL_DMA_Start_IT+0x430>
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	4a31      	ldr	r2, [pc, #196]	@ (8009e54 <HAL_DMA_Start_IT+0x484>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d036      	beq.n	8009e00 <HAL_DMA_Start_IT+0x430>
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	4a30      	ldr	r2, [pc, #192]	@ (8009e58 <HAL_DMA_Start_IT+0x488>)
 8009d98:	4293      	cmp	r3, r2
 8009d9a:	d031      	beq.n	8009e00 <HAL_DMA_Start_IT+0x430>
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	4a2e      	ldr	r2, [pc, #184]	@ (8009e5c <HAL_DMA_Start_IT+0x48c>)
 8009da2:	4293      	cmp	r3, r2
 8009da4:	d02c      	beq.n	8009e00 <HAL_DMA_Start_IT+0x430>
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	4a2d      	ldr	r2, [pc, #180]	@ (8009e60 <HAL_DMA_Start_IT+0x490>)
 8009dac:	4293      	cmp	r3, r2
 8009dae:	d027      	beq.n	8009e00 <HAL_DMA_Start_IT+0x430>
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	4a2b      	ldr	r2, [pc, #172]	@ (8009e64 <HAL_DMA_Start_IT+0x494>)
 8009db6:	4293      	cmp	r3, r2
 8009db8:	d022      	beq.n	8009e00 <HAL_DMA_Start_IT+0x430>
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	4a2a      	ldr	r2, [pc, #168]	@ (8009e68 <HAL_DMA_Start_IT+0x498>)
 8009dc0:	4293      	cmp	r3, r2
 8009dc2:	d01d      	beq.n	8009e00 <HAL_DMA_Start_IT+0x430>
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	4a28      	ldr	r2, [pc, #160]	@ (8009e6c <HAL_DMA_Start_IT+0x49c>)
 8009dca:	4293      	cmp	r3, r2
 8009dcc:	d018      	beq.n	8009e00 <HAL_DMA_Start_IT+0x430>
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	4a27      	ldr	r2, [pc, #156]	@ (8009e70 <HAL_DMA_Start_IT+0x4a0>)
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	d013      	beq.n	8009e00 <HAL_DMA_Start_IT+0x430>
 8009dd8:	68fb      	ldr	r3, [r7, #12]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	4a25      	ldr	r2, [pc, #148]	@ (8009e74 <HAL_DMA_Start_IT+0x4a4>)
 8009dde:	4293      	cmp	r3, r2
 8009de0:	d00e      	beq.n	8009e00 <HAL_DMA_Start_IT+0x430>
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	4a24      	ldr	r2, [pc, #144]	@ (8009e78 <HAL_DMA_Start_IT+0x4a8>)
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d009      	beq.n	8009e00 <HAL_DMA_Start_IT+0x430>
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	4a22      	ldr	r2, [pc, #136]	@ (8009e7c <HAL_DMA_Start_IT+0x4ac>)
 8009df2:	4293      	cmp	r3, r2
 8009df4:	d004      	beq.n	8009e00 <HAL_DMA_Start_IT+0x430>
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	4a21      	ldr	r2, [pc, #132]	@ (8009e80 <HAL_DMA_Start_IT+0x4b0>)
 8009dfc:	4293      	cmp	r3, r2
 8009dfe:	d108      	bne.n	8009e12 <HAL_DMA_Start_IT+0x442>
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	681a      	ldr	r2, [r3, #0]
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	f042 0201 	orr.w	r2, r2, #1
 8009e0e:	601a      	str	r2, [r3, #0]
 8009e10:	e012      	b.n	8009e38 <HAL_DMA_Start_IT+0x468>
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	681a      	ldr	r2, [r3, #0]
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	f042 0201 	orr.w	r2, r2, #1
 8009e20:	601a      	str	r2, [r3, #0]
 8009e22:	e009      	b.n	8009e38 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009e2a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	2200      	movs	r2, #0
 8009e30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8009e34:	2301      	movs	r3, #1
 8009e36:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009e38:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3718      	adds	r7, #24
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}
 8009e42:	bf00      	nop
 8009e44:	40020010 	.word	0x40020010
 8009e48:	40020028 	.word	0x40020028
 8009e4c:	40020040 	.word	0x40020040
 8009e50:	40020058 	.word	0x40020058
 8009e54:	40020070 	.word	0x40020070
 8009e58:	40020088 	.word	0x40020088
 8009e5c:	400200a0 	.word	0x400200a0
 8009e60:	400200b8 	.word	0x400200b8
 8009e64:	40020410 	.word	0x40020410
 8009e68:	40020428 	.word	0x40020428
 8009e6c:	40020440 	.word	0x40020440
 8009e70:	40020458 	.word	0x40020458
 8009e74:	40020470 	.word	0x40020470
 8009e78:	40020488 	.word	0x40020488
 8009e7c:	400204a0 	.word	0x400204a0
 8009e80:	400204b8 	.word	0x400204b8
 8009e84:	58025408 	.word	0x58025408
 8009e88:	5802541c 	.word	0x5802541c
 8009e8c:	58025430 	.word	0x58025430
 8009e90:	58025444 	.word	0x58025444
 8009e94:	58025458 	.word	0x58025458
 8009e98:	5802546c 	.word	0x5802546c
 8009e9c:	58025480 	.word	0x58025480
 8009ea0:	58025494 	.word	0x58025494

08009ea4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b08a      	sub	sp, #40	@ 0x28
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8009eac:	2300      	movs	r3, #0
 8009eae:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8009eb0:	4b67      	ldr	r3, [pc, #412]	@ (800a050 <HAL_DMA_IRQHandler+0x1ac>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	4a67      	ldr	r2, [pc, #412]	@ (800a054 <HAL_DMA_IRQHandler+0x1b0>)
 8009eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8009eba:	0a9b      	lsrs	r3, r3, #10
 8009ebc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ec2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ec8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8009eca:	6a3b      	ldr	r3, [r7, #32]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8009ed0:	69fb      	ldr	r3, [r7, #28]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	4a5f      	ldr	r2, [pc, #380]	@ (800a058 <HAL_DMA_IRQHandler+0x1b4>)
 8009edc:	4293      	cmp	r3, r2
 8009ede:	d04a      	beq.n	8009f76 <HAL_DMA_IRQHandler+0xd2>
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	4a5d      	ldr	r2, [pc, #372]	@ (800a05c <HAL_DMA_IRQHandler+0x1b8>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d045      	beq.n	8009f76 <HAL_DMA_IRQHandler+0xd2>
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	4a5c      	ldr	r2, [pc, #368]	@ (800a060 <HAL_DMA_IRQHandler+0x1bc>)
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	d040      	beq.n	8009f76 <HAL_DMA_IRQHandler+0xd2>
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	4a5a      	ldr	r2, [pc, #360]	@ (800a064 <HAL_DMA_IRQHandler+0x1c0>)
 8009efa:	4293      	cmp	r3, r2
 8009efc:	d03b      	beq.n	8009f76 <HAL_DMA_IRQHandler+0xd2>
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	4a59      	ldr	r2, [pc, #356]	@ (800a068 <HAL_DMA_IRQHandler+0x1c4>)
 8009f04:	4293      	cmp	r3, r2
 8009f06:	d036      	beq.n	8009f76 <HAL_DMA_IRQHandler+0xd2>
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	4a57      	ldr	r2, [pc, #348]	@ (800a06c <HAL_DMA_IRQHandler+0x1c8>)
 8009f0e:	4293      	cmp	r3, r2
 8009f10:	d031      	beq.n	8009f76 <HAL_DMA_IRQHandler+0xd2>
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4a56      	ldr	r2, [pc, #344]	@ (800a070 <HAL_DMA_IRQHandler+0x1cc>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d02c      	beq.n	8009f76 <HAL_DMA_IRQHandler+0xd2>
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	4a54      	ldr	r2, [pc, #336]	@ (800a074 <HAL_DMA_IRQHandler+0x1d0>)
 8009f22:	4293      	cmp	r3, r2
 8009f24:	d027      	beq.n	8009f76 <HAL_DMA_IRQHandler+0xd2>
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	4a53      	ldr	r2, [pc, #332]	@ (800a078 <HAL_DMA_IRQHandler+0x1d4>)
 8009f2c:	4293      	cmp	r3, r2
 8009f2e:	d022      	beq.n	8009f76 <HAL_DMA_IRQHandler+0xd2>
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	4a51      	ldr	r2, [pc, #324]	@ (800a07c <HAL_DMA_IRQHandler+0x1d8>)
 8009f36:	4293      	cmp	r3, r2
 8009f38:	d01d      	beq.n	8009f76 <HAL_DMA_IRQHandler+0xd2>
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	4a50      	ldr	r2, [pc, #320]	@ (800a080 <HAL_DMA_IRQHandler+0x1dc>)
 8009f40:	4293      	cmp	r3, r2
 8009f42:	d018      	beq.n	8009f76 <HAL_DMA_IRQHandler+0xd2>
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	4a4e      	ldr	r2, [pc, #312]	@ (800a084 <HAL_DMA_IRQHandler+0x1e0>)
 8009f4a:	4293      	cmp	r3, r2
 8009f4c:	d013      	beq.n	8009f76 <HAL_DMA_IRQHandler+0xd2>
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	4a4d      	ldr	r2, [pc, #308]	@ (800a088 <HAL_DMA_IRQHandler+0x1e4>)
 8009f54:	4293      	cmp	r3, r2
 8009f56:	d00e      	beq.n	8009f76 <HAL_DMA_IRQHandler+0xd2>
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	4a4b      	ldr	r2, [pc, #300]	@ (800a08c <HAL_DMA_IRQHandler+0x1e8>)
 8009f5e:	4293      	cmp	r3, r2
 8009f60:	d009      	beq.n	8009f76 <HAL_DMA_IRQHandler+0xd2>
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	4a4a      	ldr	r2, [pc, #296]	@ (800a090 <HAL_DMA_IRQHandler+0x1ec>)
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	d004      	beq.n	8009f76 <HAL_DMA_IRQHandler+0xd2>
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	4a48      	ldr	r2, [pc, #288]	@ (800a094 <HAL_DMA_IRQHandler+0x1f0>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d101      	bne.n	8009f7a <HAL_DMA_IRQHandler+0xd6>
 8009f76:	2301      	movs	r3, #1
 8009f78:	e000      	b.n	8009f7c <HAL_DMA_IRQHandler+0xd8>
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	f000 842b 	beq.w	800a7d8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009f86:	f003 031f 	and.w	r3, r3, #31
 8009f8a:	2208      	movs	r2, #8
 8009f8c:	409a      	lsls	r2, r3
 8009f8e:	69bb      	ldr	r3, [r7, #24]
 8009f90:	4013      	ands	r3, r2
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	f000 80a2 	beq.w	800a0dc <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	4a2e      	ldr	r2, [pc, #184]	@ (800a058 <HAL_DMA_IRQHandler+0x1b4>)
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	d04a      	beq.n	800a038 <HAL_DMA_IRQHandler+0x194>
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	4a2d      	ldr	r2, [pc, #180]	@ (800a05c <HAL_DMA_IRQHandler+0x1b8>)
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	d045      	beq.n	800a038 <HAL_DMA_IRQHandler+0x194>
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	4a2b      	ldr	r2, [pc, #172]	@ (800a060 <HAL_DMA_IRQHandler+0x1bc>)
 8009fb2:	4293      	cmp	r3, r2
 8009fb4:	d040      	beq.n	800a038 <HAL_DMA_IRQHandler+0x194>
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	4a2a      	ldr	r2, [pc, #168]	@ (800a064 <HAL_DMA_IRQHandler+0x1c0>)
 8009fbc:	4293      	cmp	r3, r2
 8009fbe:	d03b      	beq.n	800a038 <HAL_DMA_IRQHandler+0x194>
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	4a28      	ldr	r2, [pc, #160]	@ (800a068 <HAL_DMA_IRQHandler+0x1c4>)
 8009fc6:	4293      	cmp	r3, r2
 8009fc8:	d036      	beq.n	800a038 <HAL_DMA_IRQHandler+0x194>
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	4a27      	ldr	r2, [pc, #156]	@ (800a06c <HAL_DMA_IRQHandler+0x1c8>)
 8009fd0:	4293      	cmp	r3, r2
 8009fd2:	d031      	beq.n	800a038 <HAL_DMA_IRQHandler+0x194>
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	4a25      	ldr	r2, [pc, #148]	@ (800a070 <HAL_DMA_IRQHandler+0x1cc>)
 8009fda:	4293      	cmp	r3, r2
 8009fdc:	d02c      	beq.n	800a038 <HAL_DMA_IRQHandler+0x194>
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	4a24      	ldr	r2, [pc, #144]	@ (800a074 <HAL_DMA_IRQHandler+0x1d0>)
 8009fe4:	4293      	cmp	r3, r2
 8009fe6:	d027      	beq.n	800a038 <HAL_DMA_IRQHandler+0x194>
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4a22      	ldr	r2, [pc, #136]	@ (800a078 <HAL_DMA_IRQHandler+0x1d4>)
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d022      	beq.n	800a038 <HAL_DMA_IRQHandler+0x194>
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	4a21      	ldr	r2, [pc, #132]	@ (800a07c <HAL_DMA_IRQHandler+0x1d8>)
 8009ff8:	4293      	cmp	r3, r2
 8009ffa:	d01d      	beq.n	800a038 <HAL_DMA_IRQHandler+0x194>
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	4a1f      	ldr	r2, [pc, #124]	@ (800a080 <HAL_DMA_IRQHandler+0x1dc>)
 800a002:	4293      	cmp	r3, r2
 800a004:	d018      	beq.n	800a038 <HAL_DMA_IRQHandler+0x194>
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	4a1e      	ldr	r2, [pc, #120]	@ (800a084 <HAL_DMA_IRQHandler+0x1e0>)
 800a00c:	4293      	cmp	r3, r2
 800a00e:	d013      	beq.n	800a038 <HAL_DMA_IRQHandler+0x194>
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	4a1c      	ldr	r2, [pc, #112]	@ (800a088 <HAL_DMA_IRQHandler+0x1e4>)
 800a016:	4293      	cmp	r3, r2
 800a018:	d00e      	beq.n	800a038 <HAL_DMA_IRQHandler+0x194>
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	4a1b      	ldr	r2, [pc, #108]	@ (800a08c <HAL_DMA_IRQHandler+0x1e8>)
 800a020:	4293      	cmp	r3, r2
 800a022:	d009      	beq.n	800a038 <HAL_DMA_IRQHandler+0x194>
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	4a19      	ldr	r2, [pc, #100]	@ (800a090 <HAL_DMA_IRQHandler+0x1ec>)
 800a02a:	4293      	cmp	r3, r2
 800a02c:	d004      	beq.n	800a038 <HAL_DMA_IRQHandler+0x194>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	4a18      	ldr	r2, [pc, #96]	@ (800a094 <HAL_DMA_IRQHandler+0x1f0>)
 800a034:	4293      	cmp	r3, r2
 800a036:	d12f      	bne.n	800a098 <HAL_DMA_IRQHandler+0x1f4>
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f003 0304 	and.w	r3, r3, #4
 800a042:	2b00      	cmp	r3, #0
 800a044:	bf14      	ite	ne
 800a046:	2301      	movne	r3, #1
 800a048:	2300      	moveq	r3, #0
 800a04a:	b2db      	uxtb	r3, r3
 800a04c:	e02e      	b.n	800a0ac <HAL_DMA_IRQHandler+0x208>
 800a04e:	bf00      	nop
 800a050:	24000000 	.word	0x24000000
 800a054:	1b4e81b5 	.word	0x1b4e81b5
 800a058:	40020010 	.word	0x40020010
 800a05c:	40020028 	.word	0x40020028
 800a060:	40020040 	.word	0x40020040
 800a064:	40020058 	.word	0x40020058
 800a068:	40020070 	.word	0x40020070
 800a06c:	40020088 	.word	0x40020088
 800a070:	400200a0 	.word	0x400200a0
 800a074:	400200b8 	.word	0x400200b8
 800a078:	40020410 	.word	0x40020410
 800a07c:	40020428 	.word	0x40020428
 800a080:	40020440 	.word	0x40020440
 800a084:	40020458 	.word	0x40020458
 800a088:	40020470 	.word	0x40020470
 800a08c:	40020488 	.word	0x40020488
 800a090:	400204a0 	.word	0x400204a0
 800a094:	400204b8 	.word	0x400204b8
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	f003 0308 	and.w	r3, r3, #8
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	bf14      	ite	ne
 800a0a6:	2301      	movne	r3, #1
 800a0a8:	2300      	moveq	r3, #0
 800a0aa:	b2db      	uxtb	r3, r3
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d015      	beq.n	800a0dc <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	681a      	ldr	r2, [r3, #0]
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	f022 0204 	bic.w	r2, r2, #4
 800a0be:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a0c4:	f003 031f 	and.w	r3, r3, #31
 800a0c8:	2208      	movs	r2, #8
 800a0ca:	409a      	lsls	r2, r3
 800a0cc:	6a3b      	ldr	r3, [r7, #32]
 800a0ce:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0d4:	f043 0201 	orr.w	r2, r3, #1
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a0e0:	f003 031f 	and.w	r3, r3, #31
 800a0e4:	69ba      	ldr	r2, [r7, #24]
 800a0e6:	fa22 f303 	lsr.w	r3, r2, r3
 800a0ea:	f003 0301 	and.w	r3, r3, #1
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d06e      	beq.n	800a1d0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	4a69      	ldr	r2, [pc, #420]	@ (800a29c <HAL_DMA_IRQHandler+0x3f8>)
 800a0f8:	4293      	cmp	r3, r2
 800a0fa:	d04a      	beq.n	800a192 <HAL_DMA_IRQHandler+0x2ee>
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	4a67      	ldr	r2, [pc, #412]	@ (800a2a0 <HAL_DMA_IRQHandler+0x3fc>)
 800a102:	4293      	cmp	r3, r2
 800a104:	d045      	beq.n	800a192 <HAL_DMA_IRQHandler+0x2ee>
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	4a66      	ldr	r2, [pc, #408]	@ (800a2a4 <HAL_DMA_IRQHandler+0x400>)
 800a10c:	4293      	cmp	r3, r2
 800a10e:	d040      	beq.n	800a192 <HAL_DMA_IRQHandler+0x2ee>
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	4a64      	ldr	r2, [pc, #400]	@ (800a2a8 <HAL_DMA_IRQHandler+0x404>)
 800a116:	4293      	cmp	r3, r2
 800a118:	d03b      	beq.n	800a192 <HAL_DMA_IRQHandler+0x2ee>
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	4a63      	ldr	r2, [pc, #396]	@ (800a2ac <HAL_DMA_IRQHandler+0x408>)
 800a120:	4293      	cmp	r3, r2
 800a122:	d036      	beq.n	800a192 <HAL_DMA_IRQHandler+0x2ee>
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	4a61      	ldr	r2, [pc, #388]	@ (800a2b0 <HAL_DMA_IRQHandler+0x40c>)
 800a12a:	4293      	cmp	r3, r2
 800a12c:	d031      	beq.n	800a192 <HAL_DMA_IRQHandler+0x2ee>
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	4a60      	ldr	r2, [pc, #384]	@ (800a2b4 <HAL_DMA_IRQHandler+0x410>)
 800a134:	4293      	cmp	r3, r2
 800a136:	d02c      	beq.n	800a192 <HAL_DMA_IRQHandler+0x2ee>
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	4a5e      	ldr	r2, [pc, #376]	@ (800a2b8 <HAL_DMA_IRQHandler+0x414>)
 800a13e:	4293      	cmp	r3, r2
 800a140:	d027      	beq.n	800a192 <HAL_DMA_IRQHandler+0x2ee>
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	4a5d      	ldr	r2, [pc, #372]	@ (800a2bc <HAL_DMA_IRQHandler+0x418>)
 800a148:	4293      	cmp	r3, r2
 800a14a:	d022      	beq.n	800a192 <HAL_DMA_IRQHandler+0x2ee>
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	4a5b      	ldr	r2, [pc, #364]	@ (800a2c0 <HAL_DMA_IRQHandler+0x41c>)
 800a152:	4293      	cmp	r3, r2
 800a154:	d01d      	beq.n	800a192 <HAL_DMA_IRQHandler+0x2ee>
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	4a5a      	ldr	r2, [pc, #360]	@ (800a2c4 <HAL_DMA_IRQHandler+0x420>)
 800a15c:	4293      	cmp	r3, r2
 800a15e:	d018      	beq.n	800a192 <HAL_DMA_IRQHandler+0x2ee>
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	4a58      	ldr	r2, [pc, #352]	@ (800a2c8 <HAL_DMA_IRQHandler+0x424>)
 800a166:	4293      	cmp	r3, r2
 800a168:	d013      	beq.n	800a192 <HAL_DMA_IRQHandler+0x2ee>
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	4a57      	ldr	r2, [pc, #348]	@ (800a2cc <HAL_DMA_IRQHandler+0x428>)
 800a170:	4293      	cmp	r3, r2
 800a172:	d00e      	beq.n	800a192 <HAL_DMA_IRQHandler+0x2ee>
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	4a55      	ldr	r2, [pc, #340]	@ (800a2d0 <HAL_DMA_IRQHandler+0x42c>)
 800a17a:	4293      	cmp	r3, r2
 800a17c:	d009      	beq.n	800a192 <HAL_DMA_IRQHandler+0x2ee>
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	4a54      	ldr	r2, [pc, #336]	@ (800a2d4 <HAL_DMA_IRQHandler+0x430>)
 800a184:	4293      	cmp	r3, r2
 800a186:	d004      	beq.n	800a192 <HAL_DMA_IRQHandler+0x2ee>
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	4a52      	ldr	r2, [pc, #328]	@ (800a2d8 <HAL_DMA_IRQHandler+0x434>)
 800a18e:	4293      	cmp	r3, r2
 800a190:	d10a      	bne.n	800a1a8 <HAL_DMA_IRQHandler+0x304>
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	695b      	ldr	r3, [r3, #20]
 800a198:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	bf14      	ite	ne
 800a1a0:	2301      	movne	r3, #1
 800a1a2:	2300      	moveq	r3, #0
 800a1a4:	b2db      	uxtb	r3, r3
 800a1a6:	e003      	b.n	800a1b0 <HAL_DMA_IRQHandler+0x30c>
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d00d      	beq.n	800a1d0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a1b8:	f003 031f 	and.w	r3, r3, #31
 800a1bc:	2201      	movs	r2, #1
 800a1be:	409a      	lsls	r2, r3
 800a1c0:	6a3b      	ldr	r3, [r7, #32]
 800a1c2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1c8:	f043 0202 	orr.w	r2, r3, #2
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a1d4:	f003 031f 	and.w	r3, r3, #31
 800a1d8:	2204      	movs	r2, #4
 800a1da:	409a      	lsls	r2, r3
 800a1dc:	69bb      	ldr	r3, [r7, #24]
 800a1de:	4013      	ands	r3, r2
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	f000 808f 	beq.w	800a304 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	4a2c      	ldr	r2, [pc, #176]	@ (800a29c <HAL_DMA_IRQHandler+0x3f8>)
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	d04a      	beq.n	800a286 <HAL_DMA_IRQHandler+0x3e2>
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	4a2a      	ldr	r2, [pc, #168]	@ (800a2a0 <HAL_DMA_IRQHandler+0x3fc>)
 800a1f6:	4293      	cmp	r3, r2
 800a1f8:	d045      	beq.n	800a286 <HAL_DMA_IRQHandler+0x3e2>
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	4a29      	ldr	r2, [pc, #164]	@ (800a2a4 <HAL_DMA_IRQHandler+0x400>)
 800a200:	4293      	cmp	r3, r2
 800a202:	d040      	beq.n	800a286 <HAL_DMA_IRQHandler+0x3e2>
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	4a27      	ldr	r2, [pc, #156]	@ (800a2a8 <HAL_DMA_IRQHandler+0x404>)
 800a20a:	4293      	cmp	r3, r2
 800a20c:	d03b      	beq.n	800a286 <HAL_DMA_IRQHandler+0x3e2>
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	4a26      	ldr	r2, [pc, #152]	@ (800a2ac <HAL_DMA_IRQHandler+0x408>)
 800a214:	4293      	cmp	r3, r2
 800a216:	d036      	beq.n	800a286 <HAL_DMA_IRQHandler+0x3e2>
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	4a24      	ldr	r2, [pc, #144]	@ (800a2b0 <HAL_DMA_IRQHandler+0x40c>)
 800a21e:	4293      	cmp	r3, r2
 800a220:	d031      	beq.n	800a286 <HAL_DMA_IRQHandler+0x3e2>
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	4a23      	ldr	r2, [pc, #140]	@ (800a2b4 <HAL_DMA_IRQHandler+0x410>)
 800a228:	4293      	cmp	r3, r2
 800a22a:	d02c      	beq.n	800a286 <HAL_DMA_IRQHandler+0x3e2>
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	4a21      	ldr	r2, [pc, #132]	@ (800a2b8 <HAL_DMA_IRQHandler+0x414>)
 800a232:	4293      	cmp	r3, r2
 800a234:	d027      	beq.n	800a286 <HAL_DMA_IRQHandler+0x3e2>
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	4a20      	ldr	r2, [pc, #128]	@ (800a2bc <HAL_DMA_IRQHandler+0x418>)
 800a23c:	4293      	cmp	r3, r2
 800a23e:	d022      	beq.n	800a286 <HAL_DMA_IRQHandler+0x3e2>
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	4a1e      	ldr	r2, [pc, #120]	@ (800a2c0 <HAL_DMA_IRQHandler+0x41c>)
 800a246:	4293      	cmp	r3, r2
 800a248:	d01d      	beq.n	800a286 <HAL_DMA_IRQHandler+0x3e2>
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	4a1d      	ldr	r2, [pc, #116]	@ (800a2c4 <HAL_DMA_IRQHandler+0x420>)
 800a250:	4293      	cmp	r3, r2
 800a252:	d018      	beq.n	800a286 <HAL_DMA_IRQHandler+0x3e2>
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	4a1b      	ldr	r2, [pc, #108]	@ (800a2c8 <HAL_DMA_IRQHandler+0x424>)
 800a25a:	4293      	cmp	r3, r2
 800a25c:	d013      	beq.n	800a286 <HAL_DMA_IRQHandler+0x3e2>
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	4a1a      	ldr	r2, [pc, #104]	@ (800a2cc <HAL_DMA_IRQHandler+0x428>)
 800a264:	4293      	cmp	r3, r2
 800a266:	d00e      	beq.n	800a286 <HAL_DMA_IRQHandler+0x3e2>
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	4a18      	ldr	r2, [pc, #96]	@ (800a2d0 <HAL_DMA_IRQHandler+0x42c>)
 800a26e:	4293      	cmp	r3, r2
 800a270:	d009      	beq.n	800a286 <HAL_DMA_IRQHandler+0x3e2>
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4a17      	ldr	r2, [pc, #92]	@ (800a2d4 <HAL_DMA_IRQHandler+0x430>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d004      	beq.n	800a286 <HAL_DMA_IRQHandler+0x3e2>
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	4a15      	ldr	r2, [pc, #84]	@ (800a2d8 <HAL_DMA_IRQHandler+0x434>)
 800a282:	4293      	cmp	r3, r2
 800a284:	d12a      	bne.n	800a2dc <HAL_DMA_IRQHandler+0x438>
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f003 0302 	and.w	r3, r3, #2
 800a290:	2b00      	cmp	r3, #0
 800a292:	bf14      	ite	ne
 800a294:	2301      	movne	r3, #1
 800a296:	2300      	moveq	r3, #0
 800a298:	b2db      	uxtb	r3, r3
 800a29a:	e023      	b.n	800a2e4 <HAL_DMA_IRQHandler+0x440>
 800a29c:	40020010 	.word	0x40020010
 800a2a0:	40020028 	.word	0x40020028
 800a2a4:	40020040 	.word	0x40020040
 800a2a8:	40020058 	.word	0x40020058
 800a2ac:	40020070 	.word	0x40020070
 800a2b0:	40020088 	.word	0x40020088
 800a2b4:	400200a0 	.word	0x400200a0
 800a2b8:	400200b8 	.word	0x400200b8
 800a2bc:	40020410 	.word	0x40020410
 800a2c0:	40020428 	.word	0x40020428
 800a2c4:	40020440 	.word	0x40020440
 800a2c8:	40020458 	.word	0x40020458
 800a2cc:	40020470 	.word	0x40020470
 800a2d0:	40020488 	.word	0x40020488
 800a2d4:	400204a0 	.word	0x400204a0
 800a2d8:	400204b8 	.word	0x400204b8
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d00d      	beq.n	800a304 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2ec:	f003 031f 	and.w	r3, r3, #31
 800a2f0:	2204      	movs	r2, #4
 800a2f2:	409a      	lsls	r2, r3
 800a2f4:	6a3b      	ldr	r3, [r7, #32]
 800a2f6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2fc:	f043 0204 	orr.w	r2, r3, #4
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a308:	f003 031f 	and.w	r3, r3, #31
 800a30c:	2210      	movs	r2, #16
 800a30e:	409a      	lsls	r2, r3
 800a310:	69bb      	ldr	r3, [r7, #24]
 800a312:	4013      	ands	r3, r2
 800a314:	2b00      	cmp	r3, #0
 800a316:	f000 80a6 	beq.w	800a466 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	4a85      	ldr	r2, [pc, #532]	@ (800a534 <HAL_DMA_IRQHandler+0x690>)
 800a320:	4293      	cmp	r3, r2
 800a322:	d04a      	beq.n	800a3ba <HAL_DMA_IRQHandler+0x516>
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	4a83      	ldr	r2, [pc, #524]	@ (800a538 <HAL_DMA_IRQHandler+0x694>)
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d045      	beq.n	800a3ba <HAL_DMA_IRQHandler+0x516>
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	4a82      	ldr	r2, [pc, #520]	@ (800a53c <HAL_DMA_IRQHandler+0x698>)
 800a334:	4293      	cmp	r3, r2
 800a336:	d040      	beq.n	800a3ba <HAL_DMA_IRQHandler+0x516>
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	4a80      	ldr	r2, [pc, #512]	@ (800a540 <HAL_DMA_IRQHandler+0x69c>)
 800a33e:	4293      	cmp	r3, r2
 800a340:	d03b      	beq.n	800a3ba <HAL_DMA_IRQHandler+0x516>
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	4a7f      	ldr	r2, [pc, #508]	@ (800a544 <HAL_DMA_IRQHandler+0x6a0>)
 800a348:	4293      	cmp	r3, r2
 800a34a:	d036      	beq.n	800a3ba <HAL_DMA_IRQHandler+0x516>
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4a7d      	ldr	r2, [pc, #500]	@ (800a548 <HAL_DMA_IRQHandler+0x6a4>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d031      	beq.n	800a3ba <HAL_DMA_IRQHandler+0x516>
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	4a7c      	ldr	r2, [pc, #496]	@ (800a54c <HAL_DMA_IRQHandler+0x6a8>)
 800a35c:	4293      	cmp	r3, r2
 800a35e:	d02c      	beq.n	800a3ba <HAL_DMA_IRQHandler+0x516>
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	4a7a      	ldr	r2, [pc, #488]	@ (800a550 <HAL_DMA_IRQHandler+0x6ac>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d027      	beq.n	800a3ba <HAL_DMA_IRQHandler+0x516>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	4a79      	ldr	r2, [pc, #484]	@ (800a554 <HAL_DMA_IRQHandler+0x6b0>)
 800a370:	4293      	cmp	r3, r2
 800a372:	d022      	beq.n	800a3ba <HAL_DMA_IRQHandler+0x516>
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	4a77      	ldr	r2, [pc, #476]	@ (800a558 <HAL_DMA_IRQHandler+0x6b4>)
 800a37a:	4293      	cmp	r3, r2
 800a37c:	d01d      	beq.n	800a3ba <HAL_DMA_IRQHandler+0x516>
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	4a76      	ldr	r2, [pc, #472]	@ (800a55c <HAL_DMA_IRQHandler+0x6b8>)
 800a384:	4293      	cmp	r3, r2
 800a386:	d018      	beq.n	800a3ba <HAL_DMA_IRQHandler+0x516>
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	4a74      	ldr	r2, [pc, #464]	@ (800a560 <HAL_DMA_IRQHandler+0x6bc>)
 800a38e:	4293      	cmp	r3, r2
 800a390:	d013      	beq.n	800a3ba <HAL_DMA_IRQHandler+0x516>
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	4a73      	ldr	r2, [pc, #460]	@ (800a564 <HAL_DMA_IRQHandler+0x6c0>)
 800a398:	4293      	cmp	r3, r2
 800a39a:	d00e      	beq.n	800a3ba <HAL_DMA_IRQHandler+0x516>
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	4a71      	ldr	r2, [pc, #452]	@ (800a568 <HAL_DMA_IRQHandler+0x6c4>)
 800a3a2:	4293      	cmp	r3, r2
 800a3a4:	d009      	beq.n	800a3ba <HAL_DMA_IRQHandler+0x516>
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	4a70      	ldr	r2, [pc, #448]	@ (800a56c <HAL_DMA_IRQHandler+0x6c8>)
 800a3ac:	4293      	cmp	r3, r2
 800a3ae:	d004      	beq.n	800a3ba <HAL_DMA_IRQHandler+0x516>
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	4a6e      	ldr	r2, [pc, #440]	@ (800a570 <HAL_DMA_IRQHandler+0x6cc>)
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	d10a      	bne.n	800a3d0 <HAL_DMA_IRQHandler+0x52c>
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	f003 0308 	and.w	r3, r3, #8
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	bf14      	ite	ne
 800a3c8:	2301      	movne	r3, #1
 800a3ca:	2300      	moveq	r3, #0
 800a3cc:	b2db      	uxtb	r3, r3
 800a3ce:	e009      	b.n	800a3e4 <HAL_DMA_IRQHandler+0x540>
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	f003 0304 	and.w	r3, r3, #4
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	bf14      	ite	ne
 800a3de:	2301      	movne	r3, #1
 800a3e0:	2300      	moveq	r3, #0
 800a3e2:	b2db      	uxtb	r3, r3
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d03e      	beq.n	800a466 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3ec:	f003 031f 	and.w	r3, r3, #31
 800a3f0:	2210      	movs	r2, #16
 800a3f2:	409a      	lsls	r2, r3
 800a3f4:	6a3b      	ldr	r3, [r7, #32]
 800a3f6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a402:	2b00      	cmp	r3, #0
 800a404:	d018      	beq.n	800a438 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a410:	2b00      	cmp	r3, #0
 800a412:	d108      	bne.n	800a426 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d024      	beq.n	800a466 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a420:	6878      	ldr	r0, [r7, #4]
 800a422:	4798      	blx	r3
 800a424:	e01f      	b.n	800a466 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d01b      	beq.n	800a466 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	4798      	blx	r3
 800a436:	e016      	b.n	800a466 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a442:	2b00      	cmp	r3, #0
 800a444:	d107      	bne.n	800a456 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	681a      	ldr	r2, [r3, #0]
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f022 0208 	bic.w	r2, r2, #8
 800a454:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d003      	beq.n	800a466 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a462:	6878      	ldr	r0, [r7, #4]
 800a464:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a46a:	f003 031f 	and.w	r3, r3, #31
 800a46e:	2220      	movs	r2, #32
 800a470:	409a      	lsls	r2, r3
 800a472:	69bb      	ldr	r3, [r7, #24]
 800a474:	4013      	ands	r3, r2
 800a476:	2b00      	cmp	r3, #0
 800a478:	f000 8110 	beq.w	800a69c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	4a2c      	ldr	r2, [pc, #176]	@ (800a534 <HAL_DMA_IRQHandler+0x690>)
 800a482:	4293      	cmp	r3, r2
 800a484:	d04a      	beq.n	800a51c <HAL_DMA_IRQHandler+0x678>
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	4a2b      	ldr	r2, [pc, #172]	@ (800a538 <HAL_DMA_IRQHandler+0x694>)
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d045      	beq.n	800a51c <HAL_DMA_IRQHandler+0x678>
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	4a29      	ldr	r2, [pc, #164]	@ (800a53c <HAL_DMA_IRQHandler+0x698>)
 800a496:	4293      	cmp	r3, r2
 800a498:	d040      	beq.n	800a51c <HAL_DMA_IRQHandler+0x678>
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	4a28      	ldr	r2, [pc, #160]	@ (800a540 <HAL_DMA_IRQHandler+0x69c>)
 800a4a0:	4293      	cmp	r3, r2
 800a4a2:	d03b      	beq.n	800a51c <HAL_DMA_IRQHandler+0x678>
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	4a26      	ldr	r2, [pc, #152]	@ (800a544 <HAL_DMA_IRQHandler+0x6a0>)
 800a4aa:	4293      	cmp	r3, r2
 800a4ac:	d036      	beq.n	800a51c <HAL_DMA_IRQHandler+0x678>
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	4a25      	ldr	r2, [pc, #148]	@ (800a548 <HAL_DMA_IRQHandler+0x6a4>)
 800a4b4:	4293      	cmp	r3, r2
 800a4b6:	d031      	beq.n	800a51c <HAL_DMA_IRQHandler+0x678>
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	4a23      	ldr	r2, [pc, #140]	@ (800a54c <HAL_DMA_IRQHandler+0x6a8>)
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	d02c      	beq.n	800a51c <HAL_DMA_IRQHandler+0x678>
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	4a22      	ldr	r2, [pc, #136]	@ (800a550 <HAL_DMA_IRQHandler+0x6ac>)
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d027      	beq.n	800a51c <HAL_DMA_IRQHandler+0x678>
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	4a20      	ldr	r2, [pc, #128]	@ (800a554 <HAL_DMA_IRQHandler+0x6b0>)
 800a4d2:	4293      	cmp	r3, r2
 800a4d4:	d022      	beq.n	800a51c <HAL_DMA_IRQHandler+0x678>
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	4a1f      	ldr	r2, [pc, #124]	@ (800a558 <HAL_DMA_IRQHandler+0x6b4>)
 800a4dc:	4293      	cmp	r3, r2
 800a4de:	d01d      	beq.n	800a51c <HAL_DMA_IRQHandler+0x678>
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	4a1d      	ldr	r2, [pc, #116]	@ (800a55c <HAL_DMA_IRQHandler+0x6b8>)
 800a4e6:	4293      	cmp	r3, r2
 800a4e8:	d018      	beq.n	800a51c <HAL_DMA_IRQHandler+0x678>
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	4a1c      	ldr	r2, [pc, #112]	@ (800a560 <HAL_DMA_IRQHandler+0x6bc>)
 800a4f0:	4293      	cmp	r3, r2
 800a4f2:	d013      	beq.n	800a51c <HAL_DMA_IRQHandler+0x678>
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	4a1a      	ldr	r2, [pc, #104]	@ (800a564 <HAL_DMA_IRQHandler+0x6c0>)
 800a4fa:	4293      	cmp	r3, r2
 800a4fc:	d00e      	beq.n	800a51c <HAL_DMA_IRQHandler+0x678>
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	4a19      	ldr	r2, [pc, #100]	@ (800a568 <HAL_DMA_IRQHandler+0x6c4>)
 800a504:	4293      	cmp	r3, r2
 800a506:	d009      	beq.n	800a51c <HAL_DMA_IRQHandler+0x678>
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	4a17      	ldr	r2, [pc, #92]	@ (800a56c <HAL_DMA_IRQHandler+0x6c8>)
 800a50e:	4293      	cmp	r3, r2
 800a510:	d004      	beq.n	800a51c <HAL_DMA_IRQHandler+0x678>
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	4a16      	ldr	r2, [pc, #88]	@ (800a570 <HAL_DMA_IRQHandler+0x6cc>)
 800a518:	4293      	cmp	r3, r2
 800a51a:	d12b      	bne.n	800a574 <HAL_DMA_IRQHandler+0x6d0>
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	f003 0310 	and.w	r3, r3, #16
 800a526:	2b00      	cmp	r3, #0
 800a528:	bf14      	ite	ne
 800a52a:	2301      	movne	r3, #1
 800a52c:	2300      	moveq	r3, #0
 800a52e:	b2db      	uxtb	r3, r3
 800a530:	e02a      	b.n	800a588 <HAL_DMA_IRQHandler+0x6e4>
 800a532:	bf00      	nop
 800a534:	40020010 	.word	0x40020010
 800a538:	40020028 	.word	0x40020028
 800a53c:	40020040 	.word	0x40020040
 800a540:	40020058 	.word	0x40020058
 800a544:	40020070 	.word	0x40020070
 800a548:	40020088 	.word	0x40020088
 800a54c:	400200a0 	.word	0x400200a0
 800a550:	400200b8 	.word	0x400200b8
 800a554:	40020410 	.word	0x40020410
 800a558:	40020428 	.word	0x40020428
 800a55c:	40020440 	.word	0x40020440
 800a560:	40020458 	.word	0x40020458
 800a564:	40020470 	.word	0x40020470
 800a568:	40020488 	.word	0x40020488
 800a56c:	400204a0 	.word	0x400204a0
 800a570:	400204b8 	.word	0x400204b8
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	f003 0302 	and.w	r3, r3, #2
 800a57e:	2b00      	cmp	r3, #0
 800a580:	bf14      	ite	ne
 800a582:	2301      	movne	r3, #1
 800a584:	2300      	moveq	r3, #0
 800a586:	b2db      	uxtb	r3, r3
 800a588:	2b00      	cmp	r3, #0
 800a58a:	f000 8087 	beq.w	800a69c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a592:	f003 031f 	and.w	r3, r3, #31
 800a596:	2220      	movs	r2, #32
 800a598:	409a      	lsls	r2, r3
 800a59a:	6a3b      	ldr	r3, [r7, #32]
 800a59c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a5a4:	b2db      	uxtb	r3, r3
 800a5a6:	2b04      	cmp	r3, #4
 800a5a8:	d139      	bne.n	800a61e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	681a      	ldr	r2, [r3, #0]
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	f022 0216 	bic.w	r2, r2, #22
 800a5b8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	695a      	ldr	r2, [r3, #20]
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a5c8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d103      	bne.n	800a5da <HAL_DMA_IRQHandler+0x736>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d007      	beq.n	800a5ea <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	681a      	ldr	r2, [r3, #0]
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	f022 0208 	bic.w	r2, r2, #8
 800a5e8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5ee:	f003 031f 	and.w	r3, r3, #31
 800a5f2:	223f      	movs	r2, #63	@ 0x3f
 800a5f4:	409a      	lsls	r2, r3
 800a5f6:	6a3b      	ldr	r3, [r7, #32]
 800a5f8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2201      	movs	r2, #1
 800a5fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2200      	movs	r2, #0
 800a606:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a60e:	2b00      	cmp	r3, #0
 800a610:	f000 834a 	beq.w	800aca8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a618:	6878      	ldr	r0, [r7, #4]
 800a61a:	4798      	blx	r3
          }
          return;
 800a61c:	e344      	b.n	800aca8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d018      	beq.n	800a65e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a636:	2b00      	cmp	r3, #0
 800a638:	d108      	bne.n	800a64c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d02c      	beq.n	800a69c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	4798      	blx	r3
 800a64a:	e027      	b.n	800a69c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a650:	2b00      	cmp	r3, #0
 800a652:	d023      	beq.n	800a69c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a658:	6878      	ldr	r0, [r7, #4]
 800a65a:	4798      	blx	r3
 800a65c:	e01e      	b.n	800a69c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d10f      	bne.n	800a68c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	681a      	ldr	r2, [r3, #0]
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	f022 0210 	bic.w	r2, r2, #16
 800a67a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2201      	movs	r2, #1
 800a680:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	2200      	movs	r2, #0
 800a688:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a690:	2b00      	cmp	r3, #0
 800a692:	d003      	beq.n	800a69c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a698:	6878      	ldr	r0, [r7, #4]
 800a69a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	f000 8306 	beq.w	800acb2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6aa:	f003 0301 	and.w	r3, r3, #1
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	f000 8088 	beq.w	800a7c4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	2204      	movs	r2, #4
 800a6b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	4a7a      	ldr	r2, [pc, #488]	@ (800a8ac <HAL_DMA_IRQHandler+0xa08>)
 800a6c2:	4293      	cmp	r3, r2
 800a6c4:	d04a      	beq.n	800a75c <HAL_DMA_IRQHandler+0x8b8>
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681b      	ldr	r3, [r3, #0]
 800a6ca:	4a79      	ldr	r2, [pc, #484]	@ (800a8b0 <HAL_DMA_IRQHandler+0xa0c>)
 800a6cc:	4293      	cmp	r3, r2
 800a6ce:	d045      	beq.n	800a75c <HAL_DMA_IRQHandler+0x8b8>
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	4a77      	ldr	r2, [pc, #476]	@ (800a8b4 <HAL_DMA_IRQHandler+0xa10>)
 800a6d6:	4293      	cmp	r3, r2
 800a6d8:	d040      	beq.n	800a75c <HAL_DMA_IRQHandler+0x8b8>
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	4a76      	ldr	r2, [pc, #472]	@ (800a8b8 <HAL_DMA_IRQHandler+0xa14>)
 800a6e0:	4293      	cmp	r3, r2
 800a6e2:	d03b      	beq.n	800a75c <HAL_DMA_IRQHandler+0x8b8>
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	4a74      	ldr	r2, [pc, #464]	@ (800a8bc <HAL_DMA_IRQHandler+0xa18>)
 800a6ea:	4293      	cmp	r3, r2
 800a6ec:	d036      	beq.n	800a75c <HAL_DMA_IRQHandler+0x8b8>
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	4a73      	ldr	r2, [pc, #460]	@ (800a8c0 <HAL_DMA_IRQHandler+0xa1c>)
 800a6f4:	4293      	cmp	r3, r2
 800a6f6:	d031      	beq.n	800a75c <HAL_DMA_IRQHandler+0x8b8>
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	4a71      	ldr	r2, [pc, #452]	@ (800a8c4 <HAL_DMA_IRQHandler+0xa20>)
 800a6fe:	4293      	cmp	r3, r2
 800a700:	d02c      	beq.n	800a75c <HAL_DMA_IRQHandler+0x8b8>
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	4a70      	ldr	r2, [pc, #448]	@ (800a8c8 <HAL_DMA_IRQHandler+0xa24>)
 800a708:	4293      	cmp	r3, r2
 800a70a:	d027      	beq.n	800a75c <HAL_DMA_IRQHandler+0x8b8>
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	4a6e      	ldr	r2, [pc, #440]	@ (800a8cc <HAL_DMA_IRQHandler+0xa28>)
 800a712:	4293      	cmp	r3, r2
 800a714:	d022      	beq.n	800a75c <HAL_DMA_IRQHandler+0x8b8>
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	4a6d      	ldr	r2, [pc, #436]	@ (800a8d0 <HAL_DMA_IRQHandler+0xa2c>)
 800a71c:	4293      	cmp	r3, r2
 800a71e:	d01d      	beq.n	800a75c <HAL_DMA_IRQHandler+0x8b8>
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	4a6b      	ldr	r2, [pc, #428]	@ (800a8d4 <HAL_DMA_IRQHandler+0xa30>)
 800a726:	4293      	cmp	r3, r2
 800a728:	d018      	beq.n	800a75c <HAL_DMA_IRQHandler+0x8b8>
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	4a6a      	ldr	r2, [pc, #424]	@ (800a8d8 <HAL_DMA_IRQHandler+0xa34>)
 800a730:	4293      	cmp	r3, r2
 800a732:	d013      	beq.n	800a75c <HAL_DMA_IRQHandler+0x8b8>
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4a68      	ldr	r2, [pc, #416]	@ (800a8dc <HAL_DMA_IRQHandler+0xa38>)
 800a73a:	4293      	cmp	r3, r2
 800a73c:	d00e      	beq.n	800a75c <HAL_DMA_IRQHandler+0x8b8>
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	4a67      	ldr	r2, [pc, #412]	@ (800a8e0 <HAL_DMA_IRQHandler+0xa3c>)
 800a744:	4293      	cmp	r3, r2
 800a746:	d009      	beq.n	800a75c <HAL_DMA_IRQHandler+0x8b8>
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	4a65      	ldr	r2, [pc, #404]	@ (800a8e4 <HAL_DMA_IRQHandler+0xa40>)
 800a74e:	4293      	cmp	r3, r2
 800a750:	d004      	beq.n	800a75c <HAL_DMA_IRQHandler+0x8b8>
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	4a64      	ldr	r2, [pc, #400]	@ (800a8e8 <HAL_DMA_IRQHandler+0xa44>)
 800a758:	4293      	cmp	r3, r2
 800a75a:	d108      	bne.n	800a76e <HAL_DMA_IRQHandler+0x8ca>
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	681a      	ldr	r2, [r3, #0]
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f022 0201 	bic.w	r2, r2, #1
 800a76a:	601a      	str	r2, [r3, #0]
 800a76c:	e007      	b.n	800a77e <HAL_DMA_IRQHandler+0x8da>
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	681a      	ldr	r2, [r3, #0]
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	f022 0201 	bic.w	r2, r2, #1
 800a77c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	3301      	adds	r3, #1
 800a782:	60fb      	str	r3, [r7, #12]
 800a784:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a786:	429a      	cmp	r2, r3
 800a788:	d307      	bcc.n	800a79a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	f003 0301 	and.w	r3, r3, #1
 800a794:	2b00      	cmp	r3, #0
 800a796:	d1f2      	bne.n	800a77e <HAL_DMA_IRQHandler+0x8da>
 800a798:	e000      	b.n	800a79c <HAL_DMA_IRQHandler+0x8f8>
            break;
 800a79a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	f003 0301 	and.w	r3, r3, #1
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d004      	beq.n	800a7b4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	2203      	movs	r2, #3
 800a7ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800a7b2:	e003      	b.n	800a7bc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	f000 8272 	beq.w	800acb2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	4798      	blx	r3
 800a7d6:	e26c      	b.n	800acb2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	4a43      	ldr	r2, [pc, #268]	@ (800a8ec <HAL_DMA_IRQHandler+0xa48>)
 800a7de:	4293      	cmp	r3, r2
 800a7e0:	d022      	beq.n	800a828 <HAL_DMA_IRQHandler+0x984>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	4a42      	ldr	r2, [pc, #264]	@ (800a8f0 <HAL_DMA_IRQHandler+0xa4c>)
 800a7e8:	4293      	cmp	r3, r2
 800a7ea:	d01d      	beq.n	800a828 <HAL_DMA_IRQHandler+0x984>
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	4a40      	ldr	r2, [pc, #256]	@ (800a8f4 <HAL_DMA_IRQHandler+0xa50>)
 800a7f2:	4293      	cmp	r3, r2
 800a7f4:	d018      	beq.n	800a828 <HAL_DMA_IRQHandler+0x984>
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	4a3f      	ldr	r2, [pc, #252]	@ (800a8f8 <HAL_DMA_IRQHandler+0xa54>)
 800a7fc:	4293      	cmp	r3, r2
 800a7fe:	d013      	beq.n	800a828 <HAL_DMA_IRQHandler+0x984>
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	4a3d      	ldr	r2, [pc, #244]	@ (800a8fc <HAL_DMA_IRQHandler+0xa58>)
 800a806:	4293      	cmp	r3, r2
 800a808:	d00e      	beq.n	800a828 <HAL_DMA_IRQHandler+0x984>
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	4a3c      	ldr	r2, [pc, #240]	@ (800a900 <HAL_DMA_IRQHandler+0xa5c>)
 800a810:	4293      	cmp	r3, r2
 800a812:	d009      	beq.n	800a828 <HAL_DMA_IRQHandler+0x984>
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	4a3a      	ldr	r2, [pc, #232]	@ (800a904 <HAL_DMA_IRQHandler+0xa60>)
 800a81a:	4293      	cmp	r3, r2
 800a81c:	d004      	beq.n	800a828 <HAL_DMA_IRQHandler+0x984>
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	4a39      	ldr	r2, [pc, #228]	@ (800a908 <HAL_DMA_IRQHandler+0xa64>)
 800a824:	4293      	cmp	r3, r2
 800a826:	d101      	bne.n	800a82c <HAL_DMA_IRQHandler+0x988>
 800a828:	2301      	movs	r3, #1
 800a82a:	e000      	b.n	800a82e <HAL_DMA_IRQHandler+0x98a>
 800a82c:	2300      	movs	r3, #0
 800a82e:	2b00      	cmp	r3, #0
 800a830:	f000 823f 	beq.w	800acb2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a840:	f003 031f 	and.w	r3, r3, #31
 800a844:	2204      	movs	r2, #4
 800a846:	409a      	lsls	r2, r3
 800a848:	697b      	ldr	r3, [r7, #20]
 800a84a:	4013      	ands	r3, r2
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	f000 80cd 	beq.w	800a9ec <HAL_DMA_IRQHandler+0xb48>
 800a852:	693b      	ldr	r3, [r7, #16]
 800a854:	f003 0304 	and.w	r3, r3, #4
 800a858:	2b00      	cmp	r3, #0
 800a85a:	f000 80c7 	beq.w	800a9ec <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a862:	f003 031f 	and.w	r3, r3, #31
 800a866:	2204      	movs	r2, #4
 800a868:	409a      	lsls	r2, r3
 800a86a:	69fb      	ldr	r3, [r7, #28]
 800a86c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a86e:	693b      	ldr	r3, [r7, #16]
 800a870:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a874:	2b00      	cmp	r3, #0
 800a876:	d049      	beq.n	800a90c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a878:	693b      	ldr	r3, [r7, #16]
 800a87a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d109      	bne.n	800a896 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a886:	2b00      	cmp	r3, #0
 800a888:	f000 8210 	beq.w	800acac <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a890:	6878      	ldr	r0, [r7, #4]
 800a892:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a894:	e20a      	b.n	800acac <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	f000 8206 	beq.w	800acac <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a8a4:	6878      	ldr	r0, [r7, #4]
 800a8a6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a8a8:	e200      	b.n	800acac <HAL_DMA_IRQHandler+0xe08>
 800a8aa:	bf00      	nop
 800a8ac:	40020010 	.word	0x40020010
 800a8b0:	40020028 	.word	0x40020028
 800a8b4:	40020040 	.word	0x40020040
 800a8b8:	40020058 	.word	0x40020058
 800a8bc:	40020070 	.word	0x40020070
 800a8c0:	40020088 	.word	0x40020088
 800a8c4:	400200a0 	.word	0x400200a0
 800a8c8:	400200b8 	.word	0x400200b8
 800a8cc:	40020410 	.word	0x40020410
 800a8d0:	40020428 	.word	0x40020428
 800a8d4:	40020440 	.word	0x40020440
 800a8d8:	40020458 	.word	0x40020458
 800a8dc:	40020470 	.word	0x40020470
 800a8e0:	40020488 	.word	0x40020488
 800a8e4:	400204a0 	.word	0x400204a0
 800a8e8:	400204b8 	.word	0x400204b8
 800a8ec:	58025408 	.word	0x58025408
 800a8f0:	5802541c 	.word	0x5802541c
 800a8f4:	58025430 	.word	0x58025430
 800a8f8:	58025444 	.word	0x58025444
 800a8fc:	58025458 	.word	0x58025458
 800a900:	5802546c 	.word	0x5802546c
 800a904:	58025480 	.word	0x58025480
 800a908:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a90c:	693b      	ldr	r3, [r7, #16]
 800a90e:	f003 0320 	and.w	r3, r3, #32
 800a912:	2b00      	cmp	r3, #0
 800a914:	d160      	bne.n	800a9d8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	4a7f      	ldr	r2, [pc, #508]	@ (800ab18 <HAL_DMA_IRQHandler+0xc74>)
 800a91c:	4293      	cmp	r3, r2
 800a91e:	d04a      	beq.n	800a9b6 <HAL_DMA_IRQHandler+0xb12>
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	4a7d      	ldr	r2, [pc, #500]	@ (800ab1c <HAL_DMA_IRQHandler+0xc78>)
 800a926:	4293      	cmp	r3, r2
 800a928:	d045      	beq.n	800a9b6 <HAL_DMA_IRQHandler+0xb12>
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	4a7c      	ldr	r2, [pc, #496]	@ (800ab20 <HAL_DMA_IRQHandler+0xc7c>)
 800a930:	4293      	cmp	r3, r2
 800a932:	d040      	beq.n	800a9b6 <HAL_DMA_IRQHandler+0xb12>
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	4a7a      	ldr	r2, [pc, #488]	@ (800ab24 <HAL_DMA_IRQHandler+0xc80>)
 800a93a:	4293      	cmp	r3, r2
 800a93c:	d03b      	beq.n	800a9b6 <HAL_DMA_IRQHandler+0xb12>
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	4a79      	ldr	r2, [pc, #484]	@ (800ab28 <HAL_DMA_IRQHandler+0xc84>)
 800a944:	4293      	cmp	r3, r2
 800a946:	d036      	beq.n	800a9b6 <HAL_DMA_IRQHandler+0xb12>
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	4a77      	ldr	r2, [pc, #476]	@ (800ab2c <HAL_DMA_IRQHandler+0xc88>)
 800a94e:	4293      	cmp	r3, r2
 800a950:	d031      	beq.n	800a9b6 <HAL_DMA_IRQHandler+0xb12>
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	4a76      	ldr	r2, [pc, #472]	@ (800ab30 <HAL_DMA_IRQHandler+0xc8c>)
 800a958:	4293      	cmp	r3, r2
 800a95a:	d02c      	beq.n	800a9b6 <HAL_DMA_IRQHandler+0xb12>
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	4a74      	ldr	r2, [pc, #464]	@ (800ab34 <HAL_DMA_IRQHandler+0xc90>)
 800a962:	4293      	cmp	r3, r2
 800a964:	d027      	beq.n	800a9b6 <HAL_DMA_IRQHandler+0xb12>
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	4a73      	ldr	r2, [pc, #460]	@ (800ab38 <HAL_DMA_IRQHandler+0xc94>)
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d022      	beq.n	800a9b6 <HAL_DMA_IRQHandler+0xb12>
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	4a71      	ldr	r2, [pc, #452]	@ (800ab3c <HAL_DMA_IRQHandler+0xc98>)
 800a976:	4293      	cmp	r3, r2
 800a978:	d01d      	beq.n	800a9b6 <HAL_DMA_IRQHandler+0xb12>
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	4a70      	ldr	r2, [pc, #448]	@ (800ab40 <HAL_DMA_IRQHandler+0xc9c>)
 800a980:	4293      	cmp	r3, r2
 800a982:	d018      	beq.n	800a9b6 <HAL_DMA_IRQHandler+0xb12>
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	4a6e      	ldr	r2, [pc, #440]	@ (800ab44 <HAL_DMA_IRQHandler+0xca0>)
 800a98a:	4293      	cmp	r3, r2
 800a98c:	d013      	beq.n	800a9b6 <HAL_DMA_IRQHandler+0xb12>
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	4a6d      	ldr	r2, [pc, #436]	@ (800ab48 <HAL_DMA_IRQHandler+0xca4>)
 800a994:	4293      	cmp	r3, r2
 800a996:	d00e      	beq.n	800a9b6 <HAL_DMA_IRQHandler+0xb12>
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	4a6b      	ldr	r2, [pc, #428]	@ (800ab4c <HAL_DMA_IRQHandler+0xca8>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d009      	beq.n	800a9b6 <HAL_DMA_IRQHandler+0xb12>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	4a6a      	ldr	r2, [pc, #424]	@ (800ab50 <HAL_DMA_IRQHandler+0xcac>)
 800a9a8:	4293      	cmp	r3, r2
 800a9aa:	d004      	beq.n	800a9b6 <HAL_DMA_IRQHandler+0xb12>
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	4a68      	ldr	r2, [pc, #416]	@ (800ab54 <HAL_DMA_IRQHandler+0xcb0>)
 800a9b2:	4293      	cmp	r3, r2
 800a9b4:	d108      	bne.n	800a9c8 <HAL_DMA_IRQHandler+0xb24>
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	681a      	ldr	r2, [r3, #0]
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	f022 0208 	bic.w	r2, r2, #8
 800a9c4:	601a      	str	r2, [r3, #0]
 800a9c6:	e007      	b.n	800a9d8 <HAL_DMA_IRQHandler+0xb34>
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	681a      	ldr	r2, [r3, #0]
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f022 0204 	bic.w	r2, r2, #4
 800a9d6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	f000 8165 	beq.w	800acac <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a9ea:	e15f      	b.n	800acac <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a9f0:	f003 031f 	and.w	r3, r3, #31
 800a9f4:	2202      	movs	r2, #2
 800a9f6:	409a      	lsls	r2, r3
 800a9f8:	697b      	ldr	r3, [r7, #20]
 800a9fa:	4013      	ands	r3, r2
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	f000 80c5 	beq.w	800ab8c <HAL_DMA_IRQHandler+0xce8>
 800aa02:	693b      	ldr	r3, [r7, #16]
 800aa04:	f003 0302 	and.w	r3, r3, #2
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	f000 80bf 	beq.w	800ab8c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aa12:	f003 031f 	and.w	r3, r3, #31
 800aa16:	2202      	movs	r2, #2
 800aa18:	409a      	lsls	r2, r3
 800aa1a:	69fb      	ldr	r3, [r7, #28]
 800aa1c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800aa1e:	693b      	ldr	r3, [r7, #16]
 800aa20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d018      	beq.n	800aa5a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800aa28:	693b      	ldr	r3, [r7, #16]
 800aa2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d109      	bne.n	800aa46 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	f000 813a 	beq.w	800acb0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa40:	6878      	ldr	r0, [r7, #4]
 800aa42:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800aa44:	e134      	b.n	800acb0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	f000 8130 	beq.w	800acb0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800aa58:	e12a      	b.n	800acb0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800aa5a:	693b      	ldr	r3, [r7, #16]
 800aa5c:	f003 0320 	and.w	r3, r3, #32
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	f040 8089 	bne.w	800ab78 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	4a2b      	ldr	r2, [pc, #172]	@ (800ab18 <HAL_DMA_IRQHandler+0xc74>)
 800aa6c:	4293      	cmp	r3, r2
 800aa6e:	d04a      	beq.n	800ab06 <HAL_DMA_IRQHandler+0xc62>
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	4a29      	ldr	r2, [pc, #164]	@ (800ab1c <HAL_DMA_IRQHandler+0xc78>)
 800aa76:	4293      	cmp	r3, r2
 800aa78:	d045      	beq.n	800ab06 <HAL_DMA_IRQHandler+0xc62>
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	4a28      	ldr	r2, [pc, #160]	@ (800ab20 <HAL_DMA_IRQHandler+0xc7c>)
 800aa80:	4293      	cmp	r3, r2
 800aa82:	d040      	beq.n	800ab06 <HAL_DMA_IRQHandler+0xc62>
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	4a26      	ldr	r2, [pc, #152]	@ (800ab24 <HAL_DMA_IRQHandler+0xc80>)
 800aa8a:	4293      	cmp	r3, r2
 800aa8c:	d03b      	beq.n	800ab06 <HAL_DMA_IRQHandler+0xc62>
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	4a25      	ldr	r2, [pc, #148]	@ (800ab28 <HAL_DMA_IRQHandler+0xc84>)
 800aa94:	4293      	cmp	r3, r2
 800aa96:	d036      	beq.n	800ab06 <HAL_DMA_IRQHandler+0xc62>
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	4a23      	ldr	r2, [pc, #140]	@ (800ab2c <HAL_DMA_IRQHandler+0xc88>)
 800aa9e:	4293      	cmp	r3, r2
 800aaa0:	d031      	beq.n	800ab06 <HAL_DMA_IRQHandler+0xc62>
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	4a22      	ldr	r2, [pc, #136]	@ (800ab30 <HAL_DMA_IRQHandler+0xc8c>)
 800aaa8:	4293      	cmp	r3, r2
 800aaaa:	d02c      	beq.n	800ab06 <HAL_DMA_IRQHandler+0xc62>
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	4a20      	ldr	r2, [pc, #128]	@ (800ab34 <HAL_DMA_IRQHandler+0xc90>)
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d027      	beq.n	800ab06 <HAL_DMA_IRQHandler+0xc62>
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	4a1f      	ldr	r2, [pc, #124]	@ (800ab38 <HAL_DMA_IRQHandler+0xc94>)
 800aabc:	4293      	cmp	r3, r2
 800aabe:	d022      	beq.n	800ab06 <HAL_DMA_IRQHandler+0xc62>
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	4a1d      	ldr	r2, [pc, #116]	@ (800ab3c <HAL_DMA_IRQHandler+0xc98>)
 800aac6:	4293      	cmp	r3, r2
 800aac8:	d01d      	beq.n	800ab06 <HAL_DMA_IRQHandler+0xc62>
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	4a1c      	ldr	r2, [pc, #112]	@ (800ab40 <HAL_DMA_IRQHandler+0xc9c>)
 800aad0:	4293      	cmp	r3, r2
 800aad2:	d018      	beq.n	800ab06 <HAL_DMA_IRQHandler+0xc62>
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	4a1a      	ldr	r2, [pc, #104]	@ (800ab44 <HAL_DMA_IRQHandler+0xca0>)
 800aada:	4293      	cmp	r3, r2
 800aadc:	d013      	beq.n	800ab06 <HAL_DMA_IRQHandler+0xc62>
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	4a19      	ldr	r2, [pc, #100]	@ (800ab48 <HAL_DMA_IRQHandler+0xca4>)
 800aae4:	4293      	cmp	r3, r2
 800aae6:	d00e      	beq.n	800ab06 <HAL_DMA_IRQHandler+0xc62>
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	4a17      	ldr	r2, [pc, #92]	@ (800ab4c <HAL_DMA_IRQHandler+0xca8>)
 800aaee:	4293      	cmp	r3, r2
 800aaf0:	d009      	beq.n	800ab06 <HAL_DMA_IRQHandler+0xc62>
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	4a16      	ldr	r2, [pc, #88]	@ (800ab50 <HAL_DMA_IRQHandler+0xcac>)
 800aaf8:	4293      	cmp	r3, r2
 800aafa:	d004      	beq.n	800ab06 <HAL_DMA_IRQHandler+0xc62>
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	4a14      	ldr	r2, [pc, #80]	@ (800ab54 <HAL_DMA_IRQHandler+0xcb0>)
 800ab02:	4293      	cmp	r3, r2
 800ab04:	d128      	bne.n	800ab58 <HAL_DMA_IRQHandler+0xcb4>
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	681a      	ldr	r2, [r3, #0]
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f022 0214 	bic.w	r2, r2, #20
 800ab14:	601a      	str	r2, [r3, #0]
 800ab16:	e027      	b.n	800ab68 <HAL_DMA_IRQHandler+0xcc4>
 800ab18:	40020010 	.word	0x40020010
 800ab1c:	40020028 	.word	0x40020028
 800ab20:	40020040 	.word	0x40020040
 800ab24:	40020058 	.word	0x40020058
 800ab28:	40020070 	.word	0x40020070
 800ab2c:	40020088 	.word	0x40020088
 800ab30:	400200a0 	.word	0x400200a0
 800ab34:	400200b8 	.word	0x400200b8
 800ab38:	40020410 	.word	0x40020410
 800ab3c:	40020428 	.word	0x40020428
 800ab40:	40020440 	.word	0x40020440
 800ab44:	40020458 	.word	0x40020458
 800ab48:	40020470 	.word	0x40020470
 800ab4c:	40020488 	.word	0x40020488
 800ab50:	400204a0 	.word	0x400204a0
 800ab54:	400204b8 	.word	0x400204b8
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	681a      	ldr	r2, [r3, #0]
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f022 020a 	bic.w	r2, r2, #10
 800ab66:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	2201      	movs	r2, #1
 800ab6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2200      	movs	r2, #0
 800ab74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	f000 8097 	beq.w	800acb0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab86:	6878      	ldr	r0, [r7, #4]
 800ab88:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800ab8a:	e091      	b.n	800acb0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ab90:	f003 031f 	and.w	r3, r3, #31
 800ab94:	2208      	movs	r2, #8
 800ab96:	409a      	lsls	r2, r3
 800ab98:	697b      	ldr	r3, [r7, #20]
 800ab9a:	4013      	ands	r3, r2
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	f000 8088 	beq.w	800acb2 <HAL_DMA_IRQHandler+0xe0e>
 800aba2:	693b      	ldr	r3, [r7, #16]
 800aba4:	f003 0308 	and.w	r3, r3, #8
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	f000 8082 	beq.w	800acb2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	4a41      	ldr	r2, [pc, #260]	@ (800acb8 <HAL_DMA_IRQHandler+0xe14>)
 800abb4:	4293      	cmp	r3, r2
 800abb6:	d04a      	beq.n	800ac4e <HAL_DMA_IRQHandler+0xdaa>
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	4a3f      	ldr	r2, [pc, #252]	@ (800acbc <HAL_DMA_IRQHandler+0xe18>)
 800abbe:	4293      	cmp	r3, r2
 800abc0:	d045      	beq.n	800ac4e <HAL_DMA_IRQHandler+0xdaa>
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	4a3e      	ldr	r2, [pc, #248]	@ (800acc0 <HAL_DMA_IRQHandler+0xe1c>)
 800abc8:	4293      	cmp	r3, r2
 800abca:	d040      	beq.n	800ac4e <HAL_DMA_IRQHandler+0xdaa>
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	4a3c      	ldr	r2, [pc, #240]	@ (800acc4 <HAL_DMA_IRQHandler+0xe20>)
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d03b      	beq.n	800ac4e <HAL_DMA_IRQHandler+0xdaa>
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	4a3b      	ldr	r2, [pc, #236]	@ (800acc8 <HAL_DMA_IRQHandler+0xe24>)
 800abdc:	4293      	cmp	r3, r2
 800abde:	d036      	beq.n	800ac4e <HAL_DMA_IRQHandler+0xdaa>
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	4a39      	ldr	r2, [pc, #228]	@ (800accc <HAL_DMA_IRQHandler+0xe28>)
 800abe6:	4293      	cmp	r3, r2
 800abe8:	d031      	beq.n	800ac4e <HAL_DMA_IRQHandler+0xdaa>
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	4a38      	ldr	r2, [pc, #224]	@ (800acd0 <HAL_DMA_IRQHandler+0xe2c>)
 800abf0:	4293      	cmp	r3, r2
 800abf2:	d02c      	beq.n	800ac4e <HAL_DMA_IRQHandler+0xdaa>
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	4a36      	ldr	r2, [pc, #216]	@ (800acd4 <HAL_DMA_IRQHandler+0xe30>)
 800abfa:	4293      	cmp	r3, r2
 800abfc:	d027      	beq.n	800ac4e <HAL_DMA_IRQHandler+0xdaa>
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	4a35      	ldr	r2, [pc, #212]	@ (800acd8 <HAL_DMA_IRQHandler+0xe34>)
 800ac04:	4293      	cmp	r3, r2
 800ac06:	d022      	beq.n	800ac4e <HAL_DMA_IRQHandler+0xdaa>
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	4a33      	ldr	r2, [pc, #204]	@ (800acdc <HAL_DMA_IRQHandler+0xe38>)
 800ac0e:	4293      	cmp	r3, r2
 800ac10:	d01d      	beq.n	800ac4e <HAL_DMA_IRQHandler+0xdaa>
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	4a32      	ldr	r2, [pc, #200]	@ (800ace0 <HAL_DMA_IRQHandler+0xe3c>)
 800ac18:	4293      	cmp	r3, r2
 800ac1a:	d018      	beq.n	800ac4e <HAL_DMA_IRQHandler+0xdaa>
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	4a30      	ldr	r2, [pc, #192]	@ (800ace4 <HAL_DMA_IRQHandler+0xe40>)
 800ac22:	4293      	cmp	r3, r2
 800ac24:	d013      	beq.n	800ac4e <HAL_DMA_IRQHandler+0xdaa>
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	4a2f      	ldr	r2, [pc, #188]	@ (800ace8 <HAL_DMA_IRQHandler+0xe44>)
 800ac2c:	4293      	cmp	r3, r2
 800ac2e:	d00e      	beq.n	800ac4e <HAL_DMA_IRQHandler+0xdaa>
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	4a2d      	ldr	r2, [pc, #180]	@ (800acec <HAL_DMA_IRQHandler+0xe48>)
 800ac36:	4293      	cmp	r3, r2
 800ac38:	d009      	beq.n	800ac4e <HAL_DMA_IRQHandler+0xdaa>
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	4a2c      	ldr	r2, [pc, #176]	@ (800acf0 <HAL_DMA_IRQHandler+0xe4c>)
 800ac40:	4293      	cmp	r3, r2
 800ac42:	d004      	beq.n	800ac4e <HAL_DMA_IRQHandler+0xdaa>
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	4a2a      	ldr	r2, [pc, #168]	@ (800acf4 <HAL_DMA_IRQHandler+0xe50>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d108      	bne.n	800ac60 <HAL_DMA_IRQHandler+0xdbc>
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	681a      	ldr	r2, [r3, #0]
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	f022 021c 	bic.w	r2, r2, #28
 800ac5c:	601a      	str	r2, [r3, #0]
 800ac5e:	e007      	b.n	800ac70 <HAL_DMA_IRQHandler+0xdcc>
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	681a      	ldr	r2, [r3, #0]
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	f022 020e 	bic.w	r2, r2, #14
 800ac6e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ac74:	f003 031f 	and.w	r3, r3, #31
 800ac78:	2201      	movs	r2, #1
 800ac7a:	409a      	lsls	r2, r3
 800ac7c:	69fb      	ldr	r3, [r7, #28]
 800ac7e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	2201      	movs	r2, #1
 800ac84:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2201      	movs	r2, #1
 800ac8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	2200      	movs	r2, #0
 800ac92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d009      	beq.n	800acb2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aca2:	6878      	ldr	r0, [r7, #4]
 800aca4:	4798      	blx	r3
 800aca6:	e004      	b.n	800acb2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 800aca8:	bf00      	nop
 800acaa:	e002      	b.n	800acb2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800acac:	bf00      	nop
 800acae:	e000      	b.n	800acb2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800acb0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800acb2:	3728      	adds	r7, #40	@ 0x28
 800acb4:	46bd      	mov	sp, r7
 800acb6:	bd80      	pop	{r7, pc}
 800acb8:	40020010 	.word	0x40020010
 800acbc:	40020028 	.word	0x40020028
 800acc0:	40020040 	.word	0x40020040
 800acc4:	40020058 	.word	0x40020058
 800acc8:	40020070 	.word	0x40020070
 800accc:	40020088 	.word	0x40020088
 800acd0:	400200a0 	.word	0x400200a0
 800acd4:	400200b8 	.word	0x400200b8
 800acd8:	40020410 	.word	0x40020410
 800acdc:	40020428 	.word	0x40020428
 800ace0:	40020440 	.word	0x40020440
 800ace4:	40020458 	.word	0x40020458
 800ace8:	40020470 	.word	0x40020470
 800acec:	40020488 	.word	0x40020488
 800acf0:	400204a0 	.word	0x400204a0
 800acf4:	400204b8 	.word	0x400204b8

0800acf8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800acf8:	b480      	push	{r7}
 800acfa:	b087      	sub	sp, #28
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	60f8      	str	r0, [r7, #12]
 800ad00:	60b9      	str	r1, [r7, #8]
 800ad02:	607a      	str	r2, [r7, #4]
 800ad04:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad0a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ad10:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	4a7f      	ldr	r2, [pc, #508]	@ (800af14 <DMA_SetConfig+0x21c>)
 800ad18:	4293      	cmp	r3, r2
 800ad1a:	d072      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	4a7d      	ldr	r2, [pc, #500]	@ (800af18 <DMA_SetConfig+0x220>)
 800ad22:	4293      	cmp	r3, r2
 800ad24:	d06d      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	4a7c      	ldr	r2, [pc, #496]	@ (800af1c <DMA_SetConfig+0x224>)
 800ad2c:	4293      	cmp	r3, r2
 800ad2e:	d068      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	4a7a      	ldr	r2, [pc, #488]	@ (800af20 <DMA_SetConfig+0x228>)
 800ad36:	4293      	cmp	r3, r2
 800ad38:	d063      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	4a79      	ldr	r2, [pc, #484]	@ (800af24 <DMA_SetConfig+0x22c>)
 800ad40:	4293      	cmp	r3, r2
 800ad42:	d05e      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	4a77      	ldr	r2, [pc, #476]	@ (800af28 <DMA_SetConfig+0x230>)
 800ad4a:	4293      	cmp	r3, r2
 800ad4c:	d059      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	4a76      	ldr	r2, [pc, #472]	@ (800af2c <DMA_SetConfig+0x234>)
 800ad54:	4293      	cmp	r3, r2
 800ad56:	d054      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	681b      	ldr	r3, [r3, #0]
 800ad5c:	4a74      	ldr	r2, [pc, #464]	@ (800af30 <DMA_SetConfig+0x238>)
 800ad5e:	4293      	cmp	r3, r2
 800ad60:	d04f      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	4a73      	ldr	r2, [pc, #460]	@ (800af34 <DMA_SetConfig+0x23c>)
 800ad68:	4293      	cmp	r3, r2
 800ad6a:	d04a      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	4a71      	ldr	r2, [pc, #452]	@ (800af38 <DMA_SetConfig+0x240>)
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d045      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	4a70      	ldr	r2, [pc, #448]	@ (800af3c <DMA_SetConfig+0x244>)
 800ad7c:	4293      	cmp	r3, r2
 800ad7e:	d040      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	4a6e      	ldr	r2, [pc, #440]	@ (800af40 <DMA_SetConfig+0x248>)
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d03b      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	4a6d      	ldr	r2, [pc, #436]	@ (800af44 <DMA_SetConfig+0x24c>)
 800ad90:	4293      	cmp	r3, r2
 800ad92:	d036      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	4a6b      	ldr	r2, [pc, #428]	@ (800af48 <DMA_SetConfig+0x250>)
 800ad9a:	4293      	cmp	r3, r2
 800ad9c:	d031      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	4a6a      	ldr	r2, [pc, #424]	@ (800af4c <DMA_SetConfig+0x254>)
 800ada4:	4293      	cmp	r3, r2
 800ada6:	d02c      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	4a68      	ldr	r2, [pc, #416]	@ (800af50 <DMA_SetConfig+0x258>)
 800adae:	4293      	cmp	r3, r2
 800adb0:	d027      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	4a67      	ldr	r2, [pc, #412]	@ (800af54 <DMA_SetConfig+0x25c>)
 800adb8:	4293      	cmp	r3, r2
 800adba:	d022      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	4a65      	ldr	r2, [pc, #404]	@ (800af58 <DMA_SetConfig+0x260>)
 800adc2:	4293      	cmp	r3, r2
 800adc4:	d01d      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	4a64      	ldr	r2, [pc, #400]	@ (800af5c <DMA_SetConfig+0x264>)
 800adcc:	4293      	cmp	r3, r2
 800adce:	d018      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	681b      	ldr	r3, [r3, #0]
 800add4:	4a62      	ldr	r2, [pc, #392]	@ (800af60 <DMA_SetConfig+0x268>)
 800add6:	4293      	cmp	r3, r2
 800add8:	d013      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	4a61      	ldr	r2, [pc, #388]	@ (800af64 <DMA_SetConfig+0x26c>)
 800ade0:	4293      	cmp	r3, r2
 800ade2:	d00e      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	4a5f      	ldr	r2, [pc, #380]	@ (800af68 <DMA_SetConfig+0x270>)
 800adea:	4293      	cmp	r3, r2
 800adec:	d009      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	4a5e      	ldr	r2, [pc, #376]	@ (800af6c <DMA_SetConfig+0x274>)
 800adf4:	4293      	cmp	r3, r2
 800adf6:	d004      	beq.n	800ae02 <DMA_SetConfig+0x10a>
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	4a5c      	ldr	r2, [pc, #368]	@ (800af70 <DMA_SetConfig+0x278>)
 800adfe:	4293      	cmp	r3, r2
 800ae00:	d101      	bne.n	800ae06 <DMA_SetConfig+0x10e>
 800ae02:	2301      	movs	r3, #1
 800ae04:	e000      	b.n	800ae08 <DMA_SetConfig+0x110>
 800ae06:	2300      	movs	r3, #0
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d00d      	beq.n	800ae28 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ae10:	68fa      	ldr	r2, [r7, #12]
 800ae12:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800ae14:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d004      	beq.n	800ae28 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ae22:	68fa      	ldr	r2, [r7, #12]
 800ae24:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800ae26:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	4a39      	ldr	r2, [pc, #228]	@ (800af14 <DMA_SetConfig+0x21c>)
 800ae2e:	4293      	cmp	r3, r2
 800ae30:	d04a      	beq.n	800aec8 <DMA_SetConfig+0x1d0>
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	4a38      	ldr	r2, [pc, #224]	@ (800af18 <DMA_SetConfig+0x220>)
 800ae38:	4293      	cmp	r3, r2
 800ae3a:	d045      	beq.n	800aec8 <DMA_SetConfig+0x1d0>
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	4a36      	ldr	r2, [pc, #216]	@ (800af1c <DMA_SetConfig+0x224>)
 800ae42:	4293      	cmp	r3, r2
 800ae44:	d040      	beq.n	800aec8 <DMA_SetConfig+0x1d0>
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	4a35      	ldr	r2, [pc, #212]	@ (800af20 <DMA_SetConfig+0x228>)
 800ae4c:	4293      	cmp	r3, r2
 800ae4e:	d03b      	beq.n	800aec8 <DMA_SetConfig+0x1d0>
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	4a33      	ldr	r2, [pc, #204]	@ (800af24 <DMA_SetConfig+0x22c>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d036      	beq.n	800aec8 <DMA_SetConfig+0x1d0>
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	4a32      	ldr	r2, [pc, #200]	@ (800af28 <DMA_SetConfig+0x230>)
 800ae60:	4293      	cmp	r3, r2
 800ae62:	d031      	beq.n	800aec8 <DMA_SetConfig+0x1d0>
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	4a30      	ldr	r2, [pc, #192]	@ (800af2c <DMA_SetConfig+0x234>)
 800ae6a:	4293      	cmp	r3, r2
 800ae6c:	d02c      	beq.n	800aec8 <DMA_SetConfig+0x1d0>
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	4a2f      	ldr	r2, [pc, #188]	@ (800af30 <DMA_SetConfig+0x238>)
 800ae74:	4293      	cmp	r3, r2
 800ae76:	d027      	beq.n	800aec8 <DMA_SetConfig+0x1d0>
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	4a2d      	ldr	r2, [pc, #180]	@ (800af34 <DMA_SetConfig+0x23c>)
 800ae7e:	4293      	cmp	r3, r2
 800ae80:	d022      	beq.n	800aec8 <DMA_SetConfig+0x1d0>
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	4a2c      	ldr	r2, [pc, #176]	@ (800af38 <DMA_SetConfig+0x240>)
 800ae88:	4293      	cmp	r3, r2
 800ae8a:	d01d      	beq.n	800aec8 <DMA_SetConfig+0x1d0>
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	4a2a      	ldr	r2, [pc, #168]	@ (800af3c <DMA_SetConfig+0x244>)
 800ae92:	4293      	cmp	r3, r2
 800ae94:	d018      	beq.n	800aec8 <DMA_SetConfig+0x1d0>
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	4a29      	ldr	r2, [pc, #164]	@ (800af40 <DMA_SetConfig+0x248>)
 800ae9c:	4293      	cmp	r3, r2
 800ae9e:	d013      	beq.n	800aec8 <DMA_SetConfig+0x1d0>
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	4a27      	ldr	r2, [pc, #156]	@ (800af44 <DMA_SetConfig+0x24c>)
 800aea6:	4293      	cmp	r3, r2
 800aea8:	d00e      	beq.n	800aec8 <DMA_SetConfig+0x1d0>
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	4a26      	ldr	r2, [pc, #152]	@ (800af48 <DMA_SetConfig+0x250>)
 800aeb0:	4293      	cmp	r3, r2
 800aeb2:	d009      	beq.n	800aec8 <DMA_SetConfig+0x1d0>
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	4a24      	ldr	r2, [pc, #144]	@ (800af4c <DMA_SetConfig+0x254>)
 800aeba:	4293      	cmp	r3, r2
 800aebc:	d004      	beq.n	800aec8 <DMA_SetConfig+0x1d0>
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	4a23      	ldr	r2, [pc, #140]	@ (800af50 <DMA_SetConfig+0x258>)
 800aec4:	4293      	cmp	r3, r2
 800aec6:	d101      	bne.n	800aecc <DMA_SetConfig+0x1d4>
 800aec8:	2301      	movs	r3, #1
 800aeca:	e000      	b.n	800aece <DMA_SetConfig+0x1d6>
 800aecc:	2300      	movs	r3, #0
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d059      	beq.n	800af86 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aed6:	f003 031f 	and.w	r3, r3, #31
 800aeda:	223f      	movs	r2, #63	@ 0x3f
 800aedc:	409a      	lsls	r2, r3
 800aede:	697b      	ldr	r3, [r7, #20]
 800aee0:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	681a      	ldr	r2, [r3, #0]
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800aef0:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	683a      	ldr	r2, [r7, #0]
 800aef8:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	689b      	ldr	r3, [r3, #8]
 800aefe:	2b40      	cmp	r3, #64	@ 0x40
 800af00:	d138      	bne.n	800af74 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	687a      	ldr	r2, [r7, #4]
 800af08:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	68ba      	ldr	r2, [r7, #8]
 800af10:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800af12:	e086      	b.n	800b022 <DMA_SetConfig+0x32a>
 800af14:	40020010 	.word	0x40020010
 800af18:	40020028 	.word	0x40020028
 800af1c:	40020040 	.word	0x40020040
 800af20:	40020058 	.word	0x40020058
 800af24:	40020070 	.word	0x40020070
 800af28:	40020088 	.word	0x40020088
 800af2c:	400200a0 	.word	0x400200a0
 800af30:	400200b8 	.word	0x400200b8
 800af34:	40020410 	.word	0x40020410
 800af38:	40020428 	.word	0x40020428
 800af3c:	40020440 	.word	0x40020440
 800af40:	40020458 	.word	0x40020458
 800af44:	40020470 	.word	0x40020470
 800af48:	40020488 	.word	0x40020488
 800af4c:	400204a0 	.word	0x400204a0
 800af50:	400204b8 	.word	0x400204b8
 800af54:	58025408 	.word	0x58025408
 800af58:	5802541c 	.word	0x5802541c
 800af5c:	58025430 	.word	0x58025430
 800af60:	58025444 	.word	0x58025444
 800af64:	58025458 	.word	0x58025458
 800af68:	5802546c 	.word	0x5802546c
 800af6c:	58025480 	.word	0x58025480
 800af70:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	68ba      	ldr	r2, [r7, #8]
 800af7a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	687a      	ldr	r2, [r7, #4]
 800af82:	60da      	str	r2, [r3, #12]
}
 800af84:	e04d      	b.n	800b022 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	4a29      	ldr	r2, [pc, #164]	@ (800b030 <DMA_SetConfig+0x338>)
 800af8c:	4293      	cmp	r3, r2
 800af8e:	d022      	beq.n	800afd6 <DMA_SetConfig+0x2de>
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	4a27      	ldr	r2, [pc, #156]	@ (800b034 <DMA_SetConfig+0x33c>)
 800af96:	4293      	cmp	r3, r2
 800af98:	d01d      	beq.n	800afd6 <DMA_SetConfig+0x2de>
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	4a26      	ldr	r2, [pc, #152]	@ (800b038 <DMA_SetConfig+0x340>)
 800afa0:	4293      	cmp	r3, r2
 800afa2:	d018      	beq.n	800afd6 <DMA_SetConfig+0x2de>
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	4a24      	ldr	r2, [pc, #144]	@ (800b03c <DMA_SetConfig+0x344>)
 800afaa:	4293      	cmp	r3, r2
 800afac:	d013      	beq.n	800afd6 <DMA_SetConfig+0x2de>
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	4a23      	ldr	r2, [pc, #140]	@ (800b040 <DMA_SetConfig+0x348>)
 800afb4:	4293      	cmp	r3, r2
 800afb6:	d00e      	beq.n	800afd6 <DMA_SetConfig+0x2de>
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	4a21      	ldr	r2, [pc, #132]	@ (800b044 <DMA_SetConfig+0x34c>)
 800afbe:	4293      	cmp	r3, r2
 800afc0:	d009      	beq.n	800afd6 <DMA_SetConfig+0x2de>
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	4a20      	ldr	r2, [pc, #128]	@ (800b048 <DMA_SetConfig+0x350>)
 800afc8:	4293      	cmp	r3, r2
 800afca:	d004      	beq.n	800afd6 <DMA_SetConfig+0x2de>
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	4a1e      	ldr	r2, [pc, #120]	@ (800b04c <DMA_SetConfig+0x354>)
 800afd2:	4293      	cmp	r3, r2
 800afd4:	d101      	bne.n	800afda <DMA_SetConfig+0x2e2>
 800afd6:	2301      	movs	r3, #1
 800afd8:	e000      	b.n	800afdc <DMA_SetConfig+0x2e4>
 800afda:	2300      	movs	r3, #0
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d020      	beq.n	800b022 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800afe4:	f003 031f 	and.w	r3, r3, #31
 800afe8:	2201      	movs	r2, #1
 800afea:	409a      	lsls	r2, r3
 800afec:	693b      	ldr	r3, [r7, #16]
 800afee:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	683a      	ldr	r2, [r7, #0]
 800aff6:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	689b      	ldr	r3, [r3, #8]
 800affc:	2b40      	cmp	r3, #64	@ 0x40
 800affe:	d108      	bne.n	800b012 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	687a      	ldr	r2, [r7, #4]
 800b006:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	68ba      	ldr	r2, [r7, #8]
 800b00e:	60da      	str	r2, [r3, #12]
}
 800b010:	e007      	b.n	800b022 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	68ba      	ldr	r2, [r7, #8]
 800b018:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	687a      	ldr	r2, [r7, #4]
 800b020:	60da      	str	r2, [r3, #12]
}
 800b022:	bf00      	nop
 800b024:	371c      	adds	r7, #28
 800b026:	46bd      	mov	sp, r7
 800b028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02c:	4770      	bx	lr
 800b02e:	bf00      	nop
 800b030:	58025408 	.word	0x58025408
 800b034:	5802541c 	.word	0x5802541c
 800b038:	58025430 	.word	0x58025430
 800b03c:	58025444 	.word	0x58025444
 800b040:	58025458 	.word	0x58025458
 800b044:	5802546c 	.word	0x5802546c
 800b048:	58025480 	.word	0x58025480
 800b04c:	58025494 	.word	0x58025494

0800b050 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800b050:	b480      	push	{r7}
 800b052:	b085      	sub	sp, #20
 800b054:	af00      	add	r7, sp, #0
 800b056:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	4a42      	ldr	r2, [pc, #264]	@ (800b168 <DMA_CalcBaseAndBitshift+0x118>)
 800b05e:	4293      	cmp	r3, r2
 800b060:	d04a      	beq.n	800b0f8 <DMA_CalcBaseAndBitshift+0xa8>
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	4a41      	ldr	r2, [pc, #260]	@ (800b16c <DMA_CalcBaseAndBitshift+0x11c>)
 800b068:	4293      	cmp	r3, r2
 800b06a:	d045      	beq.n	800b0f8 <DMA_CalcBaseAndBitshift+0xa8>
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	4a3f      	ldr	r2, [pc, #252]	@ (800b170 <DMA_CalcBaseAndBitshift+0x120>)
 800b072:	4293      	cmp	r3, r2
 800b074:	d040      	beq.n	800b0f8 <DMA_CalcBaseAndBitshift+0xa8>
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	4a3e      	ldr	r2, [pc, #248]	@ (800b174 <DMA_CalcBaseAndBitshift+0x124>)
 800b07c:	4293      	cmp	r3, r2
 800b07e:	d03b      	beq.n	800b0f8 <DMA_CalcBaseAndBitshift+0xa8>
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	4a3c      	ldr	r2, [pc, #240]	@ (800b178 <DMA_CalcBaseAndBitshift+0x128>)
 800b086:	4293      	cmp	r3, r2
 800b088:	d036      	beq.n	800b0f8 <DMA_CalcBaseAndBitshift+0xa8>
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	681b      	ldr	r3, [r3, #0]
 800b08e:	4a3b      	ldr	r2, [pc, #236]	@ (800b17c <DMA_CalcBaseAndBitshift+0x12c>)
 800b090:	4293      	cmp	r3, r2
 800b092:	d031      	beq.n	800b0f8 <DMA_CalcBaseAndBitshift+0xa8>
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	4a39      	ldr	r2, [pc, #228]	@ (800b180 <DMA_CalcBaseAndBitshift+0x130>)
 800b09a:	4293      	cmp	r3, r2
 800b09c:	d02c      	beq.n	800b0f8 <DMA_CalcBaseAndBitshift+0xa8>
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	4a38      	ldr	r2, [pc, #224]	@ (800b184 <DMA_CalcBaseAndBitshift+0x134>)
 800b0a4:	4293      	cmp	r3, r2
 800b0a6:	d027      	beq.n	800b0f8 <DMA_CalcBaseAndBitshift+0xa8>
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	4a36      	ldr	r2, [pc, #216]	@ (800b188 <DMA_CalcBaseAndBitshift+0x138>)
 800b0ae:	4293      	cmp	r3, r2
 800b0b0:	d022      	beq.n	800b0f8 <DMA_CalcBaseAndBitshift+0xa8>
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	4a35      	ldr	r2, [pc, #212]	@ (800b18c <DMA_CalcBaseAndBitshift+0x13c>)
 800b0b8:	4293      	cmp	r3, r2
 800b0ba:	d01d      	beq.n	800b0f8 <DMA_CalcBaseAndBitshift+0xa8>
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	4a33      	ldr	r2, [pc, #204]	@ (800b190 <DMA_CalcBaseAndBitshift+0x140>)
 800b0c2:	4293      	cmp	r3, r2
 800b0c4:	d018      	beq.n	800b0f8 <DMA_CalcBaseAndBitshift+0xa8>
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	4a32      	ldr	r2, [pc, #200]	@ (800b194 <DMA_CalcBaseAndBitshift+0x144>)
 800b0cc:	4293      	cmp	r3, r2
 800b0ce:	d013      	beq.n	800b0f8 <DMA_CalcBaseAndBitshift+0xa8>
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	4a30      	ldr	r2, [pc, #192]	@ (800b198 <DMA_CalcBaseAndBitshift+0x148>)
 800b0d6:	4293      	cmp	r3, r2
 800b0d8:	d00e      	beq.n	800b0f8 <DMA_CalcBaseAndBitshift+0xa8>
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	4a2f      	ldr	r2, [pc, #188]	@ (800b19c <DMA_CalcBaseAndBitshift+0x14c>)
 800b0e0:	4293      	cmp	r3, r2
 800b0e2:	d009      	beq.n	800b0f8 <DMA_CalcBaseAndBitshift+0xa8>
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	4a2d      	ldr	r2, [pc, #180]	@ (800b1a0 <DMA_CalcBaseAndBitshift+0x150>)
 800b0ea:	4293      	cmp	r3, r2
 800b0ec:	d004      	beq.n	800b0f8 <DMA_CalcBaseAndBitshift+0xa8>
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	4a2c      	ldr	r2, [pc, #176]	@ (800b1a4 <DMA_CalcBaseAndBitshift+0x154>)
 800b0f4:	4293      	cmp	r3, r2
 800b0f6:	d101      	bne.n	800b0fc <DMA_CalcBaseAndBitshift+0xac>
 800b0f8:	2301      	movs	r3, #1
 800b0fa:	e000      	b.n	800b0fe <DMA_CalcBaseAndBitshift+0xae>
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d024      	beq.n	800b14c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	b2db      	uxtb	r3, r3
 800b108:	3b10      	subs	r3, #16
 800b10a:	4a27      	ldr	r2, [pc, #156]	@ (800b1a8 <DMA_CalcBaseAndBitshift+0x158>)
 800b10c:	fba2 2303 	umull	r2, r3, r2, r3
 800b110:	091b      	lsrs	r3, r3, #4
 800b112:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	f003 0307 	and.w	r3, r3, #7
 800b11a:	4a24      	ldr	r2, [pc, #144]	@ (800b1ac <DMA_CalcBaseAndBitshift+0x15c>)
 800b11c:	5cd3      	ldrb	r3, [r2, r3]
 800b11e:	461a      	mov	r2, r3
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	2b03      	cmp	r3, #3
 800b128:	d908      	bls.n	800b13c <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800b12a:	687b      	ldr	r3, [r7, #4]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	461a      	mov	r2, r3
 800b130:	4b1f      	ldr	r3, [pc, #124]	@ (800b1b0 <DMA_CalcBaseAndBitshift+0x160>)
 800b132:	4013      	ands	r3, r2
 800b134:	1d1a      	adds	r2, r3, #4
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	659a      	str	r2, [r3, #88]	@ 0x58
 800b13a:	e00d      	b.n	800b158 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	461a      	mov	r2, r3
 800b142:	4b1b      	ldr	r3, [pc, #108]	@ (800b1b0 <DMA_CalcBaseAndBitshift+0x160>)
 800b144:	4013      	ands	r3, r2
 800b146:	687a      	ldr	r2, [r7, #4]
 800b148:	6593      	str	r3, [r2, #88]	@ 0x58
 800b14a:	e005      	b.n	800b158 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800b15c:	4618      	mov	r0, r3
 800b15e:	3714      	adds	r7, #20
 800b160:	46bd      	mov	sp, r7
 800b162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b166:	4770      	bx	lr
 800b168:	40020010 	.word	0x40020010
 800b16c:	40020028 	.word	0x40020028
 800b170:	40020040 	.word	0x40020040
 800b174:	40020058 	.word	0x40020058
 800b178:	40020070 	.word	0x40020070
 800b17c:	40020088 	.word	0x40020088
 800b180:	400200a0 	.word	0x400200a0
 800b184:	400200b8 	.word	0x400200b8
 800b188:	40020410 	.word	0x40020410
 800b18c:	40020428 	.word	0x40020428
 800b190:	40020440 	.word	0x40020440
 800b194:	40020458 	.word	0x40020458
 800b198:	40020470 	.word	0x40020470
 800b19c:	40020488 	.word	0x40020488
 800b1a0:	400204a0 	.word	0x400204a0
 800b1a4:	400204b8 	.word	0x400204b8
 800b1a8:	aaaaaaab 	.word	0xaaaaaaab
 800b1ac:	0801ded0 	.word	0x0801ded0
 800b1b0:	fffffc00 	.word	0xfffffc00

0800b1b4 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800b1b4:	b480      	push	{r7}
 800b1b6:	b085      	sub	sp, #20
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b1bc:	2300      	movs	r3, #0
 800b1be:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	699b      	ldr	r3, [r3, #24]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d120      	bne.n	800b20a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1cc:	2b03      	cmp	r3, #3
 800b1ce:	d858      	bhi.n	800b282 <DMA_CheckFifoParam+0xce>
 800b1d0:	a201      	add	r2, pc, #4	@ (adr r2, 800b1d8 <DMA_CheckFifoParam+0x24>)
 800b1d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1d6:	bf00      	nop
 800b1d8:	0800b1e9 	.word	0x0800b1e9
 800b1dc:	0800b1fb 	.word	0x0800b1fb
 800b1e0:	0800b1e9 	.word	0x0800b1e9
 800b1e4:	0800b283 	.word	0x0800b283
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d048      	beq.n	800b286 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b1f8:	e045      	b.n	800b286 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1fe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800b202:	d142      	bne.n	800b28a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800b204:	2301      	movs	r3, #1
 800b206:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b208:	e03f      	b.n	800b28a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	699b      	ldr	r3, [r3, #24]
 800b20e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b212:	d123      	bne.n	800b25c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b218:	2b03      	cmp	r3, #3
 800b21a:	d838      	bhi.n	800b28e <DMA_CheckFifoParam+0xda>
 800b21c:	a201      	add	r2, pc, #4	@ (adr r2, 800b224 <DMA_CheckFifoParam+0x70>)
 800b21e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b222:	bf00      	nop
 800b224:	0800b235 	.word	0x0800b235
 800b228:	0800b23b 	.word	0x0800b23b
 800b22c:	0800b235 	.word	0x0800b235
 800b230:	0800b24d 	.word	0x0800b24d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800b234:	2301      	movs	r3, #1
 800b236:	73fb      	strb	r3, [r7, #15]
        break;
 800b238:	e030      	b.n	800b29c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b23e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b242:	2b00      	cmp	r3, #0
 800b244:	d025      	beq.n	800b292 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800b246:	2301      	movs	r3, #1
 800b248:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b24a:	e022      	b.n	800b292 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b250:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800b254:	d11f      	bne.n	800b296 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800b256:	2301      	movs	r3, #1
 800b258:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800b25a:	e01c      	b.n	800b296 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b260:	2b02      	cmp	r3, #2
 800b262:	d902      	bls.n	800b26a <DMA_CheckFifoParam+0xb6>
 800b264:	2b03      	cmp	r3, #3
 800b266:	d003      	beq.n	800b270 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800b268:	e018      	b.n	800b29c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800b26a:	2301      	movs	r3, #1
 800b26c:	73fb      	strb	r3, [r7, #15]
        break;
 800b26e:	e015      	b.n	800b29c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b274:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d00e      	beq.n	800b29a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800b27c:	2301      	movs	r3, #1
 800b27e:	73fb      	strb	r3, [r7, #15]
    break;
 800b280:	e00b      	b.n	800b29a <DMA_CheckFifoParam+0xe6>
        break;
 800b282:	bf00      	nop
 800b284:	e00a      	b.n	800b29c <DMA_CheckFifoParam+0xe8>
        break;
 800b286:	bf00      	nop
 800b288:	e008      	b.n	800b29c <DMA_CheckFifoParam+0xe8>
        break;
 800b28a:	bf00      	nop
 800b28c:	e006      	b.n	800b29c <DMA_CheckFifoParam+0xe8>
        break;
 800b28e:	bf00      	nop
 800b290:	e004      	b.n	800b29c <DMA_CheckFifoParam+0xe8>
        break;
 800b292:	bf00      	nop
 800b294:	e002      	b.n	800b29c <DMA_CheckFifoParam+0xe8>
        break;
 800b296:	bf00      	nop
 800b298:	e000      	b.n	800b29c <DMA_CheckFifoParam+0xe8>
    break;
 800b29a:	bf00      	nop
    }
  }

  return status;
 800b29c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	3714      	adds	r7, #20
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2a8:	4770      	bx	lr
 800b2aa:	bf00      	nop

0800b2ac <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b2ac:	b480      	push	{r7}
 800b2ae:	b085      	sub	sp, #20
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	4a38      	ldr	r2, [pc, #224]	@ (800b3a0 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800b2c0:	4293      	cmp	r3, r2
 800b2c2:	d022      	beq.n	800b30a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	4a36      	ldr	r2, [pc, #216]	@ (800b3a4 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800b2ca:	4293      	cmp	r3, r2
 800b2cc:	d01d      	beq.n	800b30a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	4a35      	ldr	r2, [pc, #212]	@ (800b3a8 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800b2d4:	4293      	cmp	r3, r2
 800b2d6:	d018      	beq.n	800b30a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	4a33      	ldr	r2, [pc, #204]	@ (800b3ac <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800b2de:	4293      	cmp	r3, r2
 800b2e0:	d013      	beq.n	800b30a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	4a32      	ldr	r2, [pc, #200]	@ (800b3b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800b2e8:	4293      	cmp	r3, r2
 800b2ea:	d00e      	beq.n	800b30a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	4a30      	ldr	r2, [pc, #192]	@ (800b3b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800b2f2:	4293      	cmp	r3, r2
 800b2f4:	d009      	beq.n	800b30a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	4a2f      	ldr	r2, [pc, #188]	@ (800b3b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800b2fc:	4293      	cmp	r3, r2
 800b2fe:	d004      	beq.n	800b30a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	4a2d      	ldr	r2, [pc, #180]	@ (800b3bc <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800b306:	4293      	cmp	r3, r2
 800b308:	d101      	bne.n	800b30e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800b30a:	2301      	movs	r3, #1
 800b30c:	e000      	b.n	800b310 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800b30e:	2300      	movs	r3, #0
 800b310:	2b00      	cmp	r3, #0
 800b312:	d01a      	beq.n	800b34a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	b2db      	uxtb	r3, r3
 800b31a:	3b08      	subs	r3, #8
 800b31c:	4a28      	ldr	r2, [pc, #160]	@ (800b3c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800b31e:	fba2 2303 	umull	r2, r3, r2, r3
 800b322:	091b      	lsrs	r3, r3, #4
 800b324:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800b326:	68fa      	ldr	r2, [r7, #12]
 800b328:	4b26      	ldr	r3, [pc, #152]	@ (800b3c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800b32a:	4413      	add	r3, r2
 800b32c:	009b      	lsls	r3, r3, #2
 800b32e:	461a      	mov	r2, r3
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	4a24      	ldr	r2, [pc, #144]	@ (800b3c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800b338:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	f003 031f 	and.w	r3, r3, #31
 800b340:	2201      	movs	r2, #1
 800b342:	409a      	lsls	r2, r3
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800b348:	e024      	b.n	800b394 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	b2db      	uxtb	r3, r3
 800b350:	3b10      	subs	r3, #16
 800b352:	4a1e      	ldr	r2, [pc, #120]	@ (800b3cc <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800b354:	fba2 2303 	umull	r2, r3, r2, r3
 800b358:	091b      	lsrs	r3, r3, #4
 800b35a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800b35c:	68bb      	ldr	r3, [r7, #8]
 800b35e:	4a1c      	ldr	r2, [pc, #112]	@ (800b3d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800b360:	4293      	cmp	r3, r2
 800b362:	d806      	bhi.n	800b372 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	4a1b      	ldr	r2, [pc, #108]	@ (800b3d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800b368:	4293      	cmp	r3, r2
 800b36a:	d902      	bls.n	800b372 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	3308      	adds	r3, #8
 800b370:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800b372:	68fa      	ldr	r2, [r7, #12]
 800b374:	4b18      	ldr	r3, [pc, #96]	@ (800b3d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800b376:	4413      	add	r3, r2
 800b378:	009b      	lsls	r3, r3, #2
 800b37a:	461a      	mov	r2, r3
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	4a16      	ldr	r2, [pc, #88]	@ (800b3dc <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800b384:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800b386:	68fb      	ldr	r3, [r7, #12]
 800b388:	f003 031f 	and.w	r3, r3, #31
 800b38c:	2201      	movs	r2, #1
 800b38e:	409a      	lsls	r2, r3
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800b394:	bf00      	nop
 800b396:	3714      	adds	r7, #20
 800b398:	46bd      	mov	sp, r7
 800b39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39e:	4770      	bx	lr
 800b3a0:	58025408 	.word	0x58025408
 800b3a4:	5802541c 	.word	0x5802541c
 800b3a8:	58025430 	.word	0x58025430
 800b3ac:	58025444 	.word	0x58025444
 800b3b0:	58025458 	.word	0x58025458
 800b3b4:	5802546c 	.word	0x5802546c
 800b3b8:	58025480 	.word	0x58025480
 800b3bc:	58025494 	.word	0x58025494
 800b3c0:	cccccccd 	.word	0xcccccccd
 800b3c4:	16009600 	.word	0x16009600
 800b3c8:	58025880 	.word	0x58025880
 800b3cc:	aaaaaaab 	.word	0xaaaaaaab
 800b3d0:	400204b8 	.word	0x400204b8
 800b3d4:	4002040f 	.word	0x4002040f
 800b3d8:	10008200 	.word	0x10008200
 800b3dc:	40020880 	.word	0x40020880

0800b3e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800b3e0:	b480      	push	{r7}
 800b3e2:	b085      	sub	sp, #20
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	685b      	ldr	r3, [r3, #4]
 800b3ec:	b2db      	uxtb	r3, r3
 800b3ee:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d04a      	beq.n	800b48c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	2b08      	cmp	r3, #8
 800b3fa:	d847      	bhi.n	800b48c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	4a25      	ldr	r2, [pc, #148]	@ (800b498 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800b402:	4293      	cmp	r3, r2
 800b404:	d022      	beq.n	800b44c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	4a24      	ldr	r2, [pc, #144]	@ (800b49c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800b40c:	4293      	cmp	r3, r2
 800b40e:	d01d      	beq.n	800b44c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	4a22      	ldr	r2, [pc, #136]	@ (800b4a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800b416:	4293      	cmp	r3, r2
 800b418:	d018      	beq.n	800b44c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	4a21      	ldr	r2, [pc, #132]	@ (800b4a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800b420:	4293      	cmp	r3, r2
 800b422:	d013      	beq.n	800b44c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	4a1f      	ldr	r2, [pc, #124]	@ (800b4a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800b42a:	4293      	cmp	r3, r2
 800b42c:	d00e      	beq.n	800b44c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	4a1e      	ldr	r2, [pc, #120]	@ (800b4ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800b434:	4293      	cmp	r3, r2
 800b436:	d009      	beq.n	800b44c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	4a1c      	ldr	r2, [pc, #112]	@ (800b4b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800b43e:	4293      	cmp	r3, r2
 800b440:	d004      	beq.n	800b44c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	4a1b      	ldr	r2, [pc, #108]	@ (800b4b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800b448:	4293      	cmp	r3, r2
 800b44a:	d101      	bne.n	800b450 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800b44c:	2301      	movs	r3, #1
 800b44e:	e000      	b.n	800b452 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800b450:	2300      	movs	r3, #0
 800b452:	2b00      	cmp	r3, #0
 800b454:	d00a      	beq.n	800b46c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800b456:	68fa      	ldr	r2, [r7, #12]
 800b458:	4b17      	ldr	r3, [pc, #92]	@ (800b4b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800b45a:	4413      	add	r3, r2
 800b45c:	009b      	lsls	r3, r3, #2
 800b45e:	461a      	mov	r2, r3
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	4a15      	ldr	r2, [pc, #84]	@ (800b4bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800b468:	671a      	str	r2, [r3, #112]	@ 0x70
 800b46a:	e009      	b.n	800b480 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800b46c:	68fa      	ldr	r2, [r7, #12]
 800b46e:	4b14      	ldr	r3, [pc, #80]	@ (800b4c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800b470:	4413      	add	r3, r2
 800b472:	009b      	lsls	r3, r3, #2
 800b474:	461a      	mov	r2, r3
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	4a11      	ldr	r2, [pc, #68]	@ (800b4c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800b47e:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	3b01      	subs	r3, #1
 800b484:	2201      	movs	r2, #1
 800b486:	409a      	lsls	r2, r3
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800b48c:	bf00      	nop
 800b48e:	3714      	adds	r7, #20
 800b490:	46bd      	mov	sp, r7
 800b492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b496:	4770      	bx	lr
 800b498:	58025408 	.word	0x58025408
 800b49c:	5802541c 	.word	0x5802541c
 800b4a0:	58025430 	.word	0x58025430
 800b4a4:	58025444 	.word	0x58025444
 800b4a8:	58025458 	.word	0x58025458
 800b4ac:	5802546c 	.word	0x5802546c
 800b4b0:	58025480 	.word	0x58025480
 800b4b4:	58025494 	.word	0x58025494
 800b4b8:	1600963f 	.word	0x1600963f
 800b4bc:	58025940 	.word	0x58025940
 800b4c0:	1000823f 	.word	0x1000823f
 800b4c4:	40020940 	.word	0x40020940

0800b4c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b4c8:	b480      	push	{r7}
 800b4ca:	b089      	sub	sp, #36	@ 0x24
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
 800b4d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800b4d6:	4b86      	ldr	r3, [pc, #536]	@ (800b6f0 <HAL_GPIO_Init+0x228>)
 800b4d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b4da:	e18c      	b.n	800b7f6 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b4dc:	683b      	ldr	r3, [r7, #0]
 800b4de:	681a      	ldr	r2, [r3, #0]
 800b4e0:	2101      	movs	r1, #1
 800b4e2:	69fb      	ldr	r3, [r7, #28]
 800b4e4:	fa01 f303 	lsl.w	r3, r1, r3
 800b4e8:	4013      	ands	r3, r2
 800b4ea:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800b4ec:	693b      	ldr	r3, [r7, #16]
 800b4ee:	2b00      	cmp	r3, #0
 800b4f0:	f000 817e 	beq.w	800b7f0 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b4f4:	683b      	ldr	r3, [r7, #0]
 800b4f6:	685b      	ldr	r3, [r3, #4]
 800b4f8:	f003 0303 	and.w	r3, r3, #3
 800b4fc:	2b01      	cmp	r3, #1
 800b4fe:	d005      	beq.n	800b50c <HAL_GPIO_Init+0x44>
 800b500:	683b      	ldr	r3, [r7, #0]
 800b502:	685b      	ldr	r3, [r3, #4]
 800b504:	f003 0303 	and.w	r3, r3, #3
 800b508:	2b02      	cmp	r3, #2
 800b50a:	d130      	bne.n	800b56e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	689b      	ldr	r3, [r3, #8]
 800b510:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b512:	69fb      	ldr	r3, [r7, #28]
 800b514:	005b      	lsls	r3, r3, #1
 800b516:	2203      	movs	r2, #3
 800b518:	fa02 f303 	lsl.w	r3, r2, r3
 800b51c:	43db      	mvns	r3, r3
 800b51e:	69ba      	ldr	r2, [r7, #24]
 800b520:	4013      	ands	r3, r2
 800b522:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	68da      	ldr	r2, [r3, #12]
 800b528:	69fb      	ldr	r3, [r7, #28]
 800b52a:	005b      	lsls	r3, r3, #1
 800b52c:	fa02 f303 	lsl.w	r3, r2, r3
 800b530:	69ba      	ldr	r2, [r7, #24]
 800b532:	4313      	orrs	r3, r2
 800b534:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	69ba      	ldr	r2, [r7, #24]
 800b53a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	685b      	ldr	r3, [r3, #4]
 800b540:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b542:	2201      	movs	r2, #1
 800b544:	69fb      	ldr	r3, [r7, #28]
 800b546:	fa02 f303 	lsl.w	r3, r2, r3
 800b54a:	43db      	mvns	r3, r3
 800b54c:	69ba      	ldr	r2, [r7, #24]
 800b54e:	4013      	ands	r3, r2
 800b550:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	685b      	ldr	r3, [r3, #4]
 800b556:	091b      	lsrs	r3, r3, #4
 800b558:	f003 0201 	and.w	r2, r3, #1
 800b55c:	69fb      	ldr	r3, [r7, #28]
 800b55e:	fa02 f303 	lsl.w	r3, r2, r3
 800b562:	69ba      	ldr	r2, [r7, #24]
 800b564:	4313      	orrs	r3, r2
 800b566:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	69ba      	ldr	r2, [r7, #24]
 800b56c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b56e:	683b      	ldr	r3, [r7, #0]
 800b570:	685b      	ldr	r3, [r3, #4]
 800b572:	f003 0303 	and.w	r3, r3, #3
 800b576:	2b03      	cmp	r3, #3
 800b578:	d017      	beq.n	800b5aa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	68db      	ldr	r3, [r3, #12]
 800b57e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b580:	69fb      	ldr	r3, [r7, #28]
 800b582:	005b      	lsls	r3, r3, #1
 800b584:	2203      	movs	r2, #3
 800b586:	fa02 f303 	lsl.w	r3, r2, r3
 800b58a:	43db      	mvns	r3, r3
 800b58c:	69ba      	ldr	r2, [r7, #24]
 800b58e:	4013      	ands	r3, r2
 800b590:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b592:	683b      	ldr	r3, [r7, #0]
 800b594:	689a      	ldr	r2, [r3, #8]
 800b596:	69fb      	ldr	r3, [r7, #28]
 800b598:	005b      	lsls	r3, r3, #1
 800b59a:	fa02 f303 	lsl.w	r3, r2, r3
 800b59e:	69ba      	ldr	r2, [r7, #24]
 800b5a0:	4313      	orrs	r3, r2
 800b5a2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	69ba      	ldr	r2, [r7, #24]
 800b5a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b5aa:	683b      	ldr	r3, [r7, #0]
 800b5ac:	685b      	ldr	r3, [r3, #4]
 800b5ae:	f003 0303 	and.w	r3, r3, #3
 800b5b2:	2b02      	cmp	r3, #2
 800b5b4:	d123      	bne.n	800b5fe <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b5b6:	69fb      	ldr	r3, [r7, #28]
 800b5b8:	08da      	lsrs	r2, r3, #3
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	3208      	adds	r2, #8
 800b5be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b5c4:	69fb      	ldr	r3, [r7, #28]
 800b5c6:	f003 0307 	and.w	r3, r3, #7
 800b5ca:	009b      	lsls	r3, r3, #2
 800b5cc:	220f      	movs	r2, #15
 800b5ce:	fa02 f303 	lsl.w	r3, r2, r3
 800b5d2:	43db      	mvns	r3, r3
 800b5d4:	69ba      	ldr	r2, [r7, #24]
 800b5d6:	4013      	ands	r3, r2
 800b5d8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b5da:	683b      	ldr	r3, [r7, #0]
 800b5dc:	691a      	ldr	r2, [r3, #16]
 800b5de:	69fb      	ldr	r3, [r7, #28]
 800b5e0:	f003 0307 	and.w	r3, r3, #7
 800b5e4:	009b      	lsls	r3, r3, #2
 800b5e6:	fa02 f303 	lsl.w	r3, r2, r3
 800b5ea:	69ba      	ldr	r2, [r7, #24]
 800b5ec:	4313      	orrs	r3, r2
 800b5ee:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b5f0:	69fb      	ldr	r3, [r7, #28]
 800b5f2:	08da      	lsrs	r2, r3, #3
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	3208      	adds	r2, #8
 800b5f8:	69b9      	ldr	r1, [r7, #24]
 800b5fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b604:	69fb      	ldr	r3, [r7, #28]
 800b606:	005b      	lsls	r3, r3, #1
 800b608:	2203      	movs	r2, #3
 800b60a:	fa02 f303 	lsl.w	r3, r2, r3
 800b60e:	43db      	mvns	r3, r3
 800b610:	69ba      	ldr	r2, [r7, #24]
 800b612:	4013      	ands	r3, r2
 800b614:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b616:	683b      	ldr	r3, [r7, #0]
 800b618:	685b      	ldr	r3, [r3, #4]
 800b61a:	f003 0203 	and.w	r2, r3, #3
 800b61e:	69fb      	ldr	r3, [r7, #28]
 800b620:	005b      	lsls	r3, r3, #1
 800b622:	fa02 f303 	lsl.w	r3, r2, r3
 800b626:	69ba      	ldr	r2, [r7, #24]
 800b628:	4313      	orrs	r3, r2
 800b62a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	69ba      	ldr	r2, [r7, #24]
 800b630:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b632:	683b      	ldr	r3, [r7, #0]
 800b634:	685b      	ldr	r3, [r3, #4]
 800b636:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	f000 80d8 	beq.w	800b7f0 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b640:	4b2c      	ldr	r3, [pc, #176]	@ (800b6f4 <HAL_GPIO_Init+0x22c>)
 800b642:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b646:	4a2b      	ldr	r2, [pc, #172]	@ (800b6f4 <HAL_GPIO_Init+0x22c>)
 800b648:	f043 0302 	orr.w	r3, r3, #2
 800b64c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800b650:	4b28      	ldr	r3, [pc, #160]	@ (800b6f4 <HAL_GPIO_Init+0x22c>)
 800b652:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800b656:	f003 0302 	and.w	r3, r3, #2
 800b65a:	60fb      	str	r3, [r7, #12]
 800b65c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b65e:	4a26      	ldr	r2, [pc, #152]	@ (800b6f8 <HAL_GPIO_Init+0x230>)
 800b660:	69fb      	ldr	r3, [r7, #28]
 800b662:	089b      	lsrs	r3, r3, #2
 800b664:	3302      	adds	r3, #2
 800b666:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b66a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b66c:	69fb      	ldr	r3, [r7, #28]
 800b66e:	f003 0303 	and.w	r3, r3, #3
 800b672:	009b      	lsls	r3, r3, #2
 800b674:	220f      	movs	r2, #15
 800b676:	fa02 f303 	lsl.w	r3, r2, r3
 800b67a:	43db      	mvns	r3, r3
 800b67c:	69ba      	ldr	r2, [r7, #24]
 800b67e:	4013      	ands	r3, r2
 800b680:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	4a1d      	ldr	r2, [pc, #116]	@ (800b6fc <HAL_GPIO_Init+0x234>)
 800b686:	4293      	cmp	r3, r2
 800b688:	d04a      	beq.n	800b720 <HAL_GPIO_Init+0x258>
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	4a1c      	ldr	r2, [pc, #112]	@ (800b700 <HAL_GPIO_Init+0x238>)
 800b68e:	4293      	cmp	r3, r2
 800b690:	d02b      	beq.n	800b6ea <HAL_GPIO_Init+0x222>
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	4a1b      	ldr	r2, [pc, #108]	@ (800b704 <HAL_GPIO_Init+0x23c>)
 800b696:	4293      	cmp	r3, r2
 800b698:	d025      	beq.n	800b6e6 <HAL_GPIO_Init+0x21e>
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	4a1a      	ldr	r2, [pc, #104]	@ (800b708 <HAL_GPIO_Init+0x240>)
 800b69e:	4293      	cmp	r3, r2
 800b6a0:	d01f      	beq.n	800b6e2 <HAL_GPIO_Init+0x21a>
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	4a19      	ldr	r2, [pc, #100]	@ (800b70c <HAL_GPIO_Init+0x244>)
 800b6a6:	4293      	cmp	r3, r2
 800b6a8:	d019      	beq.n	800b6de <HAL_GPIO_Init+0x216>
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	4a18      	ldr	r2, [pc, #96]	@ (800b710 <HAL_GPIO_Init+0x248>)
 800b6ae:	4293      	cmp	r3, r2
 800b6b0:	d013      	beq.n	800b6da <HAL_GPIO_Init+0x212>
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	4a17      	ldr	r2, [pc, #92]	@ (800b714 <HAL_GPIO_Init+0x24c>)
 800b6b6:	4293      	cmp	r3, r2
 800b6b8:	d00d      	beq.n	800b6d6 <HAL_GPIO_Init+0x20e>
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	4a16      	ldr	r2, [pc, #88]	@ (800b718 <HAL_GPIO_Init+0x250>)
 800b6be:	4293      	cmp	r3, r2
 800b6c0:	d007      	beq.n	800b6d2 <HAL_GPIO_Init+0x20a>
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	4a15      	ldr	r2, [pc, #84]	@ (800b71c <HAL_GPIO_Init+0x254>)
 800b6c6:	4293      	cmp	r3, r2
 800b6c8:	d101      	bne.n	800b6ce <HAL_GPIO_Init+0x206>
 800b6ca:	2309      	movs	r3, #9
 800b6cc:	e029      	b.n	800b722 <HAL_GPIO_Init+0x25a>
 800b6ce:	230a      	movs	r3, #10
 800b6d0:	e027      	b.n	800b722 <HAL_GPIO_Init+0x25a>
 800b6d2:	2307      	movs	r3, #7
 800b6d4:	e025      	b.n	800b722 <HAL_GPIO_Init+0x25a>
 800b6d6:	2306      	movs	r3, #6
 800b6d8:	e023      	b.n	800b722 <HAL_GPIO_Init+0x25a>
 800b6da:	2305      	movs	r3, #5
 800b6dc:	e021      	b.n	800b722 <HAL_GPIO_Init+0x25a>
 800b6de:	2304      	movs	r3, #4
 800b6e0:	e01f      	b.n	800b722 <HAL_GPIO_Init+0x25a>
 800b6e2:	2303      	movs	r3, #3
 800b6e4:	e01d      	b.n	800b722 <HAL_GPIO_Init+0x25a>
 800b6e6:	2302      	movs	r3, #2
 800b6e8:	e01b      	b.n	800b722 <HAL_GPIO_Init+0x25a>
 800b6ea:	2301      	movs	r3, #1
 800b6ec:	e019      	b.n	800b722 <HAL_GPIO_Init+0x25a>
 800b6ee:	bf00      	nop
 800b6f0:	58000080 	.word	0x58000080
 800b6f4:	58024400 	.word	0x58024400
 800b6f8:	58000400 	.word	0x58000400
 800b6fc:	58020000 	.word	0x58020000
 800b700:	58020400 	.word	0x58020400
 800b704:	58020800 	.word	0x58020800
 800b708:	58020c00 	.word	0x58020c00
 800b70c:	58021000 	.word	0x58021000
 800b710:	58021400 	.word	0x58021400
 800b714:	58021800 	.word	0x58021800
 800b718:	58021c00 	.word	0x58021c00
 800b71c:	58022400 	.word	0x58022400
 800b720:	2300      	movs	r3, #0
 800b722:	69fa      	ldr	r2, [r7, #28]
 800b724:	f002 0203 	and.w	r2, r2, #3
 800b728:	0092      	lsls	r2, r2, #2
 800b72a:	4093      	lsls	r3, r2
 800b72c:	69ba      	ldr	r2, [r7, #24]
 800b72e:	4313      	orrs	r3, r2
 800b730:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b732:	4938      	ldr	r1, [pc, #224]	@ (800b814 <HAL_GPIO_Init+0x34c>)
 800b734:	69fb      	ldr	r3, [r7, #28]
 800b736:	089b      	lsrs	r3, r3, #2
 800b738:	3302      	adds	r3, #2
 800b73a:	69ba      	ldr	r2, [r7, #24]
 800b73c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b740:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b744:	681b      	ldr	r3, [r3, #0]
 800b746:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b748:	693b      	ldr	r3, [r7, #16]
 800b74a:	43db      	mvns	r3, r3
 800b74c:	69ba      	ldr	r2, [r7, #24]
 800b74e:	4013      	ands	r3, r2
 800b750:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b752:	683b      	ldr	r3, [r7, #0]
 800b754:	685b      	ldr	r3, [r3, #4]
 800b756:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d003      	beq.n	800b766 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800b75e:	69ba      	ldr	r2, [r7, #24]
 800b760:	693b      	ldr	r3, [r7, #16]
 800b762:	4313      	orrs	r3, r2
 800b764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800b766:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b76a:	69bb      	ldr	r3, [r7, #24]
 800b76c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800b76e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b772:	685b      	ldr	r3, [r3, #4]
 800b774:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b776:	693b      	ldr	r3, [r7, #16]
 800b778:	43db      	mvns	r3, r3
 800b77a:	69ba      	ldr	r2, [r7, #24]
 800b77c:	4013      	ands	r3, r2
 800b77e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	685b      	ldr	r3, [r3, #4]
 800b784:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d003      	beq.n	800b794 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800b78c:	69ba      	ldr	r2, [r7, #24]
 800b78e:	693b      	ldr	r3, [r7, #16]
 800b790:	4313      	orrs	r3, r2
 800b792:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800b794:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b798:	69bb      	ldr	r3, [r7, #24]
 800b79a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800b79c:	697b      	ldr	r3, [r7, #20]
 800b79e:	685b      	ldr	r3, [r3, #4]
 800b7a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b7a2:	693b      	ldr	r3, [r7, #16]
 800b7a4:	43db      	mvns	r3, r3
 800b7a6:	69ba      	ldr	r2, [r7, #24]
 800b7a8:	4013      	ands	r3, r2
 800b7aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	685b      	ldr	r3, [r3, #4]
 800b7b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d003      	beq.n	800b7c0 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 800b7b8:	69ba      	ldr	r2, [r7, #24]
 800b7ba:	693b      	ldr	r3, [r7, #16]
 800b7bc:	4313      	orrs	r3, r2
 800b7be:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800b7c0:	697b      	ldr	r3, [r7, #20]
 800b7c2:	69ba      	ldr	r2, [r7, #24]
 800b7c4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b7cc:	693b      	ldr	r3, [r7, #16]
 800b7ce:	43db      	mvns	r3, r3
 800b7d0:	69ba      	ldr	r2, [r7, #24]
 800b7d2:	4013      	ands	r3, r2
 800b7d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b7d6:	683b      	ldr	r3, [r7, #0]
 800b7d8:	685b      	ldr	r3, [r3, #4]
 800b7da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d003      	beq.n	800b7ea <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800b7e2:	69ba      	ldr	r2, [r7, #24]
 800b7e4:	693b      	ldr	r3, [r7, #16]
 800b7e6:	4313      	orrs	r3, r2
 800b7e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800b7ea:	697b      	ldr	r3, [r7, #20]
 800b7ec:	69ba      	ldr	r2, [r7, #24]
 800b7ee:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800b7f0:	69fb      	ldr	r3, [r7, #28]
 800b7f2:	3301      	adds	r3, #1
 800b7f4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b7f6:	683b      	ldr	r3, [r7, #0]
 800b7f8:	681a      	ldr	r2, [r3, #0]
 800b7fa:	69fb      	ldr	r3, [r7, #28]
 800b7fc:	fa22 f303 	lsr.w	r3, r2, r3
 800b800:	2b00      	cmp	r3, #0
 800b802:	f47f ae6b 	bne.w	800b4dc <HAL_GPIO_Init+0x14>
  }
}
 800b806:	bf00      	nop
 800b808:	bf00      	nop
 800b80a:	3724      	adds	r7, #36	@ 0x24
 800b80c:	46bd      	mov	sp, r7
 800b80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b812:	4770      	bx	lr
 800b814:	58000400 	.word	0x58000400

0800b818 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b818:	b480      	push	{r7}
 800b81a:	b085      	sub	sp, #20
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	6078      	str	r0, [r7, #4]
 800b820:	460b      	mov	r3, r1
 800b822:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	691a      	ldr	r2, [r3, #16]
 800b828:	887b      	ldrh	r3, [r7, #2]
 800b82a:	4013      	ands	r3, r2
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d002      	beq.n	800b836 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b830:	2301      	movs	r3, #1
 800b832:	73fb      	strb	r3, [r7, #15]
 800b834:	e001      	b.n	800b83a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b836:	2300      	movs	r3, #0
 800b838:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b83a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b83c:	4618      	mov	r0, r3
 800b83e:	3714      	adds	r7, #20
 800b840:	46bd      	mov	sp, r7
 800b842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b846:	4770      	bx	lr

0800b848 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b848:	b480      	push	{r7}
 800b84a:	b083      	sub	sp, #12
 800b84c:	af00      	add	r7, sp, #0
 800b84e:	6078      	str	r0, [r7, #4]
 800b850:	460b      	mov	r3, r1
 800b852:	807b      	strh	r3, [r7, #2]
 800b854:	4613      	mov	r3, r2
 800b856:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b858:	787b      	ldrb	r3, [r7, #1]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d003      	beq.n	800b866 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b85e:	887a      	ldrh	r2, [r7, #2]
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800b864:	e003      	b.n	800b86e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800b866:	887b      	ldrh	r3, [r7, #2]
 800b868:	041a      	lsls	r2, r3, #16
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	619a      	str	r2, [r3, #24]
}
 800b86e:	bf00      	nop
 800b870:	370c      	adds	r7, #12
 800b872:	46bd      	mov	sp, r7
 800b874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b878:	4770      	bx	lr

0800b87a <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b87a:	b580      	push	{r7, lr}
 800b87c:	b082      	sub	sp, #8
 800b87e:	af00      	add	r7, sp, #0
 800b880:	4603      	mov	r3, r0
 800b882:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800b884:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b888:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800b88c:	88fb      	ldrh	r3, [r7, #6]
 800b88e:	4013      	ands	r3, r2
 800b890:	2b00      	cmp	r3, #0
 800b892:	d008      	beq.n	800b8a6 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b894:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b898:	88fb      	ldrh	r3, [r7, #6]
 800b89a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b89e:	88fb      	ldrh	r3, [r7, #6]
 800b8a0:	4618      	mov	r0, r3
 800b8a2:	f7f5 fcf5 	bl	8001290 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800b8a6:	bf00      	nop
 800b8a8:	3708      	adds	r7, #8
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bd80      	pop	{r7, pc}
	...

0800b8b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b8b0:	b580      	push	{r7, lr}
 800b8b2:	b082      	sub	sp, #8
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d101      	bne.n	800b8c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b8be:	2301      	movs	r3, #1
 800b8c0:	e08b      	b.n	800b9da <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b8c8:	b2db      	uxtb	r3, r3
 800b8ca:	2b00      	cmp	r3, #0
 800b8cc:	d106      	bne.n	800b8dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	2200      	movs	r2, #0
 800b8d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b8d6:	6878      	ldr	r0, [r7, #4]
 800b8d8:	f7f6 fe3e 	bl	8002558 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	2224      	movs	r2, #36	@ 0x24
 800b8e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	681a      	ldr	r2, [r3, #0]
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	f022 0201 	bic.w	r2, r2, #1
 800b8f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	685a      	ldr	r2, [r3, #4]
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	681b      	ldr	r3, [r3, #0]
 800b8fc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800b900:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	689a      	ldr	r2, [r3, #8]
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b910:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	68db      	ldr	r3, [r3, #12]
 800b916:	2b01      	cmp	r3, #1
 800b918:	d107      	bne.n	800b92a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	689a      	ldr	r2, [r3, #8]
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800b926:	609a      	str	r2, [r3, #8]
 800b928:	e006      	b.n	800b938 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	689a      	ldr	r2, [r3, #8]
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800b936:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	68db      	ldr	r3, [r3, #12]
 800b93c:	2b02      	cmp	r3, #2
 800b93e:	d108      	bne.n	800b952 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	685a      	ldr	r2, [r3, #4]
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b94e:	605a      	str	r2, [r3, #4]
 800b950:	e007      	b.n	800b962 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	685a      	ldr	r2, [r3, #4]
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b960:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	6859      	ldr	r1, [r3, #4]
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681a      	ldr	r2, [r3, #0]
 800b96c:	4b1d      	ldr	r3, [pc, #116]	@ (800b9e4 <HAL_I2C_Init+0x134>)
 800b96e:	430b      	orrs	r3, r1
 800b970:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	68da      	ldr	r2, [r3, #12]
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b980:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	691a      	ldr	r2, [r3, #16]
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	695b      	ldr	r3, [r3, #20]
 800b98a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	699b      	ldr	r3, [r3, #24]
 800b992:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	430a      	orrs	r2, r1
 800b99a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	69d9      	ldr	r1, [r3, #28]
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	6a1a      	ldr	r2, [r3, #32]
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	430a      	orrs	r2, r1
 800b9aa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	681a      	ldr	r2, [r3, #0]
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	f042 0201 	orr.w	r2, r2, #1
 800b9ba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	2200      	movs	r2, #0
 800b9c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	2220      	movs	r2, #32
 800b9c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	2200      	movs	r2, #0
 800b9ce:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800b9d8:	2300      	movs	r3, #0
}
 800b9da:	4618      	mov	r0, r3
 800b9dc:	3708      	adds	r7, #8
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	bd80      	pop	{r7, pc}
 800b9e2:	bf00      	nop
 800b9e4:	02008000 	.word	0x02008000

0800b9e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b9e8:	b480      	push	{r7}
 800b9ea:	b083      	sub	sp, #12
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]
 800b9f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b9f8:	b2db      	uxtb	r3, r3
 800b9fa:	2b20      	cmp	r3, #32
 800b9fc:	d138      	bne.n	800ba70 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ba04:	2b01      	cmp	r3, #1
 800ba06:	d101      	bne.n	800ba0c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800ba08:	2302      	movs	r3, #2
 800ba0a:	e032      	b.n	800ba72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	2201      	movs	r2, #1
 800ba10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2224      	movs	r2, #36	@ 0x24
 800ba18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	681a      	ldr	r2, [r3, #0]
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	f022 0201 	bic.w	r2, r2, #1
 800ba2a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	681a      	ldr	r2, [r3, #0]
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ba3a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800ba3c:	687b      	ldr	r3, [r7, #4]
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	6819      	ldr	r1, [r3, #0]
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	683a      	ldr	r2, [r7, #0]
 800ba48:	430a      	orrs	r2, r1
 800ba4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	681a      	ldr	r2, [r3, #0]
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	681b      	ldr	r3, [r3, #0]
 800ba56:	f042 0201 	orr.w	r2, r2, #1
 800ba5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	2220      	movs	r2, #32
 800ba60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	2200      	movs	r2, #0
 800ba68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ba6c:	2300      	movs	r3, #0
 800ba6e:	e000      	b.n	800ba72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800ba70:	2302      	movs	r3, #2
  }
}
 800ba72:	4618      	mov	r0, r3
 800ba74:	370c      	adds	r7, #12
 800ba76:	46bd      	mov	sp, r7
 800ba78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba7c:	4770      	bx	lr

0800ba7e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800ba7e:	b480      	push	{r7}
 800ba80:	b085      	sub	sp, #20
 800ba82:	af00      	add	r7, sp, #0
 800ba84:	6078      	str	r0, [r7, #4]
 800ba86:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba8e:	b2db      	uxtb	r3, r3
 800ba90:	2b20      	cmp	r3, #32
 800ba92:	d139      	bne.n	800bb08 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ba9a:	2b01      	cmp	r3, #1
 800ba9c:	d101      	bne.n	800baa2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800ba9e:	2302      	movs	r3, #2
 800baa0:	e033      	b.n	800bb0a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	2201      	movs	r2, #1
 800baa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	2224      	movs	r2, #36	@ 0x24
 800baae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	681a      	ldr	r2, [r3, #0]
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f022 0201 	bic.w	r2, r2, #1
 800bac0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800bad0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	021b      	lsls	r3, r3, #8
 800bad6:	68fa      	ldr	r2, [r7, #12]
 800bad8:	4313      	orrs	r3, r2
 800bada:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	68fa      	ldr	r2, [r7, #12]
 800bae2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	681a      	ldr	r2, [r3, #0]
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	f042 0201 	orr.w	r2, r2, #1
 800baf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	2220      	movs	r2, #32
 800baf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2200      	movs	r2, #0
 800bb00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800bb04:	2300      	movs	r3, #0
 800bb06:	e000      	b.n	800bb0a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800bb08:	2302      	movs	r3, #2
  }
}
 800bb0a:	4618      	mov	r0, r3
 800bb0c:	3714      	adds	r7, #20
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb14:	4770      	bx	lr

0800bb16 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800bb16:	b580      	push	{r7, lr}
 800bb18:	b086      	sub	sp, #24
 800bb1a:	af02      	add	r7, sp, #8
 800bb1c:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	2b00      	cmp	r3, #0
 800bb22:	d101      	bne.n	800bb28 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800bb24:	2301      	movs	r3, #1
 800bb26:	e0fe      	b.n	800bd26 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800bb2e:	b2db      	uxtb	r3, r3
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d106      	bne.n	800bb42 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	2200      	movs	r2, #0
 800bb38:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800bb3c:	6878      	ldr	r0, [r7, #4]
 800bb3e:	f00c fb5f 	bl	8018200 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	2203      	movs	r2, #3
 800bb46:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	4618      	mov	r0, r3
 800bb50:	f008 ff1b 	bl	801498a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6818      	ldr	r0, [r3, #0]
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	7c1a      	ldrb	r2, [r3, #16]
 800bb5c:	f88d 2000 	strb.w	r2, [sp]
 800bb60:	3304      	adds	r3, #4
 800bb62:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bb64:	f008 fdec 	bl	8014740 <USB_CoreInit>
 800bb68:	4603      	mov	r3, r0
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d005      	beq.n	800bb7a <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	2202      	movs	r2, #2
 800bb72:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bb76:	2301      	movs	r3, #1
 800bb78:	e0d5      	b.n	800bd26 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	2100      	movs	r1, #0
 800bb80:	4618      	mov	r0, r3
 800bb82:	f008 ff13 	bl	80149ac <USB_SetCurrentMode>
 800bb86:	4603      	mov	r3, r0
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d005      	beq.n	800bb98 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2202      	movs	r2, #2
 800bb90:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bb94:	2301      	movs	r3, #1
 800bb96:	e0c6      	b.n	800bd26 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bb98:	2300      	movs	r3, #0
 800bb9a:	73fb      	strb	r3, [r7, #15]
 800bb9c:	e04a      	b.n	800bc34 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800bb9e:	7bfa      	ldrb	r2, [r7, #15]
 800bba0:	6879      	ldr	r1, [r7, #4]
 800bba2:	4613      	mov	r3, r2
 800bba4:	00db      	lsls	r3, r3, #3
 800bba6:	4413      	add	r3, r2
 800bba8:	009b      	lsls	r3, r3, #2
 800bbaa:	440b      	add	r3, r1
 800bbac:	3315      	adds	r3, #21
 800bbae:	2201      	movs	r2, #1
 800bbb0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800bbb2:	7bfa      	ldrb	r2, [r7, #15]
 800bbb4:	6879      	ldr	r1, [r7, #4]
 800bbb6:	4613      	mov	r3, r2
 800bbb8:	00db      	lsls	r3, r3, #3
 800bbba:	4413      	add	r3, r2
 800bbbc:	009b      	lsls	r3, r3, #2
 800bbbe:	440b      	add	r3, r1
 800bbc0:	3314      	adds	r3, #20
 800bbc2:	7bfa      	ldrb	r2, [r7, #15]
 800bbc4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800bbc6:	7bfa      	ldrb	r2, [r7, #15]
 800bbc8:	7bfb      	ldrb	r3, [r7, #15]
 800bbca:	b298      	uxth	r0, r3
 800bbcc:	6879      	ldr	r1, [r7, #4]
 800bbce:	4613      	mov	r3, r2
 800bbd0:	00db      	lsls	r3, r3, #3
 800bbd2:	4413      	add	r3, r2
 800bbd4:	009b      	lsls	r3, r3, #2
 800bbd6:	440b      	add	r3, r1
 800bbd8:	332e      	adds	r3, #46	@ 0x2e
 800bbda:	4602      	mov	r2, r0
 800bbdc:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800bbde:	7bfa      	ldrb	r2, [r7, #15]
 800bbe0:	6879      	ldr	r1, [r7, #4]
 800bbe2:	4613      	mov	r3, r2
 800bbe4:	00db      	lsls	r3, r3, #3
 800bbe6:	4413      	add	r3, r2
 800bbe8:	009b      	lsls	r3, r3, #2
 800bbea:	440b      	add	r3, r1
 800bbec:	3318      	adds	r3, #24
 800bbee:	2200      	movs	r2, #0
 800bbf0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800bbf2:	7bfa      	ldrb	r2, [r7, #15]
 800bbf4:	6879      	ldr	r1, [r7, #4]
 800bbf6:	4613      	mov	r3, r2
 800bbf8:	00db      	lsls	r3, r3, #3
 800bbfa:	4413      	add	r3, r2
 800bbfc:	009b      	lsls	r3, r3, #2
 800bbfe:	440b      	add	r3, r1
 800bc00:	331c      	adds	r3, #28
 800bc02:	2200      	movs	r2, #0
 800bc04:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800bc06:	7bfa      	ldrb	r2, [r7, #15]
 800bc08:	6879      	ldr	r1, [r7, #4]
 800bc0a:	4613      	mov	r3, r2
 800bc0c:	00db      	lsls	r3, r3, #3
 800bc0e:	4413      	add	r3, r2
 800bc10:	009b      	lsls	r3, r3, #2
 800bc12:	440b      	add	r3, r1
 800bc14:	3320      	adds	r3, #32
 800bc16:	2200      	movs	r2, #0
 800bc18:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800bc1a:	7bfa      	ldrb	r2, [r7, #15]
 800bc1c:	6879      	ldr	r1, [r7, #4]
 800bc1e:	4613      	mov	r3, r2
 800bc20:	00db      	lsls	r3, r3, #3
 800bc22:	4413      	add	r3, r2
 800bc24:	009b      	lsls	r3, r3, #2
 800bc26:	440b      	add	r3, r1
 800bc28:	3324      	adds	r3, #36	@ 0x24
 800bc2a:	2200      	movs	r2, #0
 800bc2c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bc2e:	7bfb      	ldrb	r3, [r7, #15]
 800bc30:	3301      	adds	r3, #1
 800bc32:	73fb      	strb	r3, [r7, #15]
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	791b      	ldrb	r3, [r3, #4]
 800bc38:	7bfa      	ldrb	r2, [r7, #15]
 800bc3a:	429a      	cmp	r2, r3
 800bc3c:	d3af      	bcc.n	800bb9e <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bc3e:	2300      	movs	r3, #0
 800bc40:	73fb      	strb	r3, [r7, #15]
 800bc42:	e044      	b.n	800bcce <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800bc44:	7bfa      	ldrb	r2, [r7, #15]
 800bc46:	6879      	ldr	r1, [r7, #4]
 800bc48:	4613      	mov	r3, r2
 800bc4a:	00db      	lsls	r3, r3, #3
 800bc4c:	4413      	add	r3, r2
 800bc4e:	009b      	lsls	r3, r3, #2
 800bc50:	440b      	add	r3, r1
 800bc52:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800bc56:	2200      	movs	r2, #0
 800bc58:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800bc5a:	7bfa      	ldrb	r2, [r7, #15]
 800bc5c:	6879      	ldr	r1, [r7, #4]
 800bc5e:	4613      	mov	r3, r2
 800bc60:	00db      	lsls	r3, r3, #3
 800bc62:	4413      	add	r3, r2
 800bc64:	009b      	lsls	r3, r3, #2
 800bc66:	440b      	add	r3, r1
 800bc68:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800bc6c:	7bfa      	ldrb	r2, [r7, #15]
 800bc6e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800bc70:	7bfa      	ldrb	r2, [r7, #15]
 800bc72:	6879      	ldr	r1, [r7, #4]
 800bc74:	4613      	mov	r3, r2
 800bc76:	00db      	lsls	r3, r3, #3
 800bc78:	4413      	add	r3, r2
 800bc7a:	009b      	lsls	r3, r3, #2
 800bc7c:	440b      	add	r3, r1
 800bc7e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800bc82:	2200      	movs	r2, #0
 800bc84:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800bc86:	7bfa      	ldrb	r2, [r7, #15]
 800bc88:	6879      	ldr	r1, [r7, #4]
 800bc8a:	4613      	mov	r3, r2
 800bc8c:	00db      	lsls	r3, r3, #3
 800bc8e:	4413      	add	r3, r2
 800bc90:	009b      	lsls	r3, r3, #2
 800bc92:	440b      	add	r3, r1
 800bc94:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800bc98:	2200      	movs	r2, #0
 800bc9a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800bc9c:	7bfa      	ldrb	r2, [r7, #15]
 800bc9e:	6879      	ldr	r1, [r7, #4]
 800bca0:	4613      	mov	r3, r2
 800bca2:	00db      	lsls	r3, r3, #3
 800bca4:	4413      	add	r3, r2
 800bca6:	009b      	lsls	r3, r3, #2
 800bca8:	440b      	add	r3, r1
 800bcaa:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bcae:	2200      	movs	r2, #0
 800bcb0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800bcb2:	7bfa      	ldrb	r2, [r7, #15]
 800bcb4:	6879      	ldr	r1, [r7, #4]
 800bcb6:	4613      	mov	r3, r2
 800bcb8:	00db      	lsls	r3, r3, #3
 800bcba:	4413      	add	r3, r2
 800bcbc:	009b      	lsls	r3, r3, #2
 800bcbe:	440b      	add	r3, r1
 800bcc0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800bcc4:	2200      	movs	r2, #0
 800bcc6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bcc8:	7bfb      	ldrb	r3, [r7, #15]
 800bcca:	3301      	adds	r3, #1
 800bccc:	73fb      	strb	r3, [r7, #15]
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	791b      	ldrb	r3, [r3, #4]
 800bcd2:	7bfa      	ldrb	r2, [r7, #15]
 800bcd4:	429a      	cmp	r2, r3
 800bcd6:	d3b5      	bcc.n	800bc44 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	6818      	ldr	r0, [r3, #0]
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	7c1a      	ldrb	r2, [r3, #16]
 800bce0:	f88d 2000 	strb.w	r2, [sp]
 800bce4:	3304      	adds	r3, #4
 800bce6:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bce8:	f008 feac 	bl	8014a44 <USB_DevInit>
 800bcec:	4603      	mov	r3, r0
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d005      	beq.n	800bcfe <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	2202      	movs	r2, #2
 800bcf6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bcfa:	2301      	movs	r3, #1
 800bcfc:	e013      	b.n	800bd26 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	2200      	movs	r2, #0
 800bd02:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	2201      	movs	r2, #1
 800bd08:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	7b1b      	ldrb	r3, [r3, #12]
 800bd10:	2b01      	cmp	r3, #1
 800bd12:	d102      	bne.n	800bd1a <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800bd14:	6878      	ldr	r0, [r7, #4]
 800bd16:	f001 f96d 	bl	800cff4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f009 feeb 	bl	8015afa <USB_DevDisconnect>

  return HAL_OK;
 800bd24:	2300      	movs	r3, #0
}
 800bd26:	4618      	mov	r0, r3
 800bd28:	3710      	adds	r7, #16
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	bd80      	pop	{r7, pc}

0800bd2e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800bd2e:	b580      	push	{r7, lr}
 800bd30:	b084      	sub	sp, #16
 800bd32:	af00      	add	r7, sp, #0
 800bd34:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800bd42:	2b01      	cmp	r3, #1
 800bd44:	d101      	bne.n	800bd4a <HAL_PCD_Start+0x1c>
 800bd46:	2302      	movs	r3, #2
 800bd48:	e022      	b.n	800bd90 <HAL_PCD_Start+0x62>
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	2201      	movs	r2, #1
 800bd4e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	68db      	ldr	r3, [r3, #12]
 800bd56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d009      	beq.n	800bd72 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800bd62:	2b01      	cmp	r3, #1
 800bd64:	d105      	bne.n	800bd72 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd6a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	4618      	mov	r0, r3
 800bd78:	f008 fdf6 	bl	8014968 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	4618      	mov	r0, r3
 800bd82:	f009 fe99 	bl	8015ab8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	2200      	movs	r2, #0
 800bd8a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800bd8e:	2300      	movs	r3, #0
}
 800bd90:	4618      	mov	r0, r3
 800bd92:	3710      	adds	r7, #16
 800bd94:	46bd      	mov	sp, r7
 800bd96:	bd80      	pop	{r7, pc}

0800bd98 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800bd98:	b590      	push	{r4, r7, lr}
 800bd9a:	b08d      	sub	sp, #52	@ 0x34
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bda6:	6a3b      	ldr	r3, [r7, #32]
 800bda8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	4618      	mov	r0, r3
 800bdb0:	f009 ff57 	bl	8015c62 <USB_GetMode>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	f040 84b9 	bne.w	800c72e <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	f009 febb 	bl	8015b3c <USB_ReadInterrupts>
 800bdc6:	4603      	mov	r3, r0
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	f000 84af 	beq.w	800c72c <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800bdce:	69fb      	ldr	r3, [r7, #28]
 800bdd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bdd4:	689b      	ldr	r3, [r3, #8]
 800bdd6:	0a1b      	lsrs	r3, r3, #8
 800bdd8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	4618      	mov	r0, r3
 800bde8:	f009 fea8 	bl	8015b3c <USB_ReadInterrupts>
 800bdec:	4603      	mov	r3, r0
 800bdee:	f003 0302 	and.w	r3, r3, #2
 800bdf2:	2b02      	cmp	r3, #2
 800bdf4:	d107      	bne.n	800be06 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	695a      	ldr	r2, [r3, #20]
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	f002 0202 	and.w	r2, r2, #2
 800be04:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	4618      	mov	r0, r3
 800be0c:	f009 fe96 	bl	8015b3c <USB_ReadInterrupts>
 800be10:	4603      	mov	r3, r0
 800be12:	f003 0310 	and.w	r3, r3, #16
 800be16:	2b10      	cmp	r3, #16
 800be18:	d161      	bne.n	800bede <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	699a      	ldr	r2, [r3, #24]
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	f022 0210 	bic.w	r2, r2, #16
 800be28:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800be2a:	6a3b      	ldr	r3, [r7, #32]
 800be2c:	6a1b      	ldr	r3, [r3, #32]
 800be2e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800be30:	69bb      	ldr	r3, [r7, #24]
 800be32:	f003 020f 	and.w	r2, r3, #15
 800be36:	4613      	mov	r3, r2
 800be38:	00db      	lsls	r3, r3, #3
 800be3a:	4413      	add	r3, r2
 800be3c:	009b      	lsls	r3, r3, #2
 800be3e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800be42:	687a      	ldr	r2, [r7, #4]
 800be44:	4413      	add	r3, r2
 800be46:	3304      	adds	r3, #4
 800be48:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800be4a:	69bb      	ldr	r3, [r7, #24]
 800be4c:	0c5b      	lsrs	r3, r3, #17
 800be4e:	f003 030f 	and.w	r3, r3, #15
 800be52:	2b02      	cmp	r3, #2
 800be54:	d124      	bne.n	800bea0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800be56:	69ba      	ldr	r2, [r7, #24]
 800be58:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800be5c:	4013      	ands	r3, r2
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d035      	beq.n	800bece <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800be62:	697b      	ldr	r3, [r7, #20]
 800be64:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800be66:	69bb      	ldr	r3, [r7, #24]
 800be68:	091b      	lsrs	r3, r3, #4
 800be6a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800be6c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800be70:	b29b      	uxth	r3, r3
 800be72:	461a      	mov	r2, r3
 800be74:	6a38      	ldr	r0, [r7, #32]
 800be76:	f009 fccd 	bl	8015814 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800be7a:	697b      	ldr	r3, [r7, #20]
 800be7c:	68da      	ldr	r2, [r3, #12]
 800be7e:	69bb      	ldr	r3, [r7, #24]
 800be80:	091b      	lsrs	r3, r3, #4
 800be82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800be86:	441a      	add	r2, r3
 800be88:	697b      	ldr	r3, [r7, #20]
 800be8a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800be8c:	697b      	ldr	r3, [r7, #20]
 800be8e:	695a      	ldr	r2, [r3, #20]
 800be90:	69bb      	ldr	r3, [r7, #24]
 800be92:	091b      	lsrs	r3, r3, #4
 800be94:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800be98:	441a      	add	r2, r3
 800be9a:	697b      	ldr	r3, [r7, #20]
 800be9c:	615a      	str	r2, [r3, #20]
 800be9e:	e016      	b.n	800bece <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800bea0:	69bb      	ldr	r3, [r7, #24]
 800bea2:	0c5b      	lsrs	r3, r3, #17
 800bea4:	f003 030f 	and.w	r3, r3, #15
 800bea8:	2b06      	cmp	r3, #6
 800beaa:	d110      	bne.n	800bece <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800beb2:	2208      	movs	r2, #8
 800beb4:	4619      	mov	r1, r3
 800beb6:	6a38      	ldr	r0, [r7, #32]
 800beb8:	f009 fcac 	bl	8015814 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bebc:	697b      	ldr	r3, [r7, #20]
 800bebe:	695a      	ldr	r2, [r3, #20]
 800bec0:	69bb      	ldr	r3, [r7, #24]
 800bec2:	091b      	lsrs	r3, r3, #4
 800bec4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bec8:	441a      	add	r2, r3
 800beca:	697b      	ldr	r3, [r7, #20]
 800becc:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	699a      	ldr	r2, [r3, #24]
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	f042 0210 	orr.w	r2, r2, #16
 800bedc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	4618      	mov	r0, r3
 800bee4:	f009 fe2a 	bl	8015b3c <USB_ReadInterrupts>
 800bee8:	4603      	mov	r3, r0
 800beea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800beee:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800bef2:	f040 80a7 	bne.w	800c044 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800bef6:	2300      	movs	r3, #0
 800bef8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	4618      	mov	r0, r3
 800bf00:	f009 fe2f 	bl	8015b62 <USB_ReadDevAllOutEpInterrupt>
 800bf04:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800bf06:	e099      	b.n	800c03c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800bf08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf0a:	f003 0301 	and.w	r3, r3, #1
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	f000 808e 	beq.w	800c030 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf1a:	b2d2      	uxtb	r2, r2
 800bf1c:	4611      	mov	r1, r2
 800bf1e:	4618      	mov	r0, r3
 800bf20:	f009 fe53 	bl	8015bca <USB_ReadDevOutEPInterrupt>
 800bf24:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800bf26:	693b      	ldr	r3, [r7, #16]
 800bf28:	f003 0301 	and.w	r3, r3, #1
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d00c      	beq.n	800bf4a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800bf30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf32:	015a      	lsls	r2, r3, #5
 800bf34:	69fb      	ldr	r3, [r7, #28]
 800bf36:	4413      	add	r3, r2
 800bf38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf3c:	461a      	mov	r2, r3
 800bf3e:	2301      	movs	r3, #1
 800bf40:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800bf42:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bf44:	6878      	ldr	r0, [r7, #4]
 800bf46:	f000 fecf 	bl	800cce8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800bf4a:	693b      	ldr	r3, [r7, #16]
 800bf4c:	f003 0308 	and.w	r3, r3, #8
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d00c      	beq.n	800bf6e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800bf54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf56:	015a      	lsls	r2, r3, #5
 800bf58:	69fb      	ldr	r3, [r7, #28]
 800bf5a:	4413      	add	r3, r2
 800bf5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf60:	461a      	mov	r2, r3
 800bf62:	2308      	movs	r3, #8
 800bf64:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800bf66:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bf68:	6878      	ldr	r0, [r7, #4]
 800bf6a:	f000 ffa5 	bl	800ceb8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800bf6e:	693b      	ldr	r3, [r7, #16]
 800bf70:	f003 0310 	and.w	r3, r3, #16
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d008      	beq.n	800bf8a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800bf78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf7a:	015a      	lsls	r2, r3, #5
 800bf7c:	69fb      	ldr	r3, [r7, #28]
 800bf7e:	4413      	add	r3, r2
 800bf80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf84:	461a      	mov	r2, r3
 800bf86:	2310      	movs	r3, #16
 800bf88:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800bf8a:	693b      	ldr	r3, [r7, #16]
 800bf8c:	f003 0302 	and.w	r3, r3, #2
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d030      	beq.n	800bff6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800bf94:	6a3b      	ldr	r3, [r7, #32]
 800bf96:	695b      	ldr	r3, [r3, #20]
 800bf98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bf9c:	2b80      	cmp	r3, #128	@ 0x80
 800bf9e:	d109      	bne.n	800bfb4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800bfa0:	69fb      	ldr	r3, [r7, #28]
 800bfa2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bfa6:	685b      	ldr	r3, [r3, #4]
 800bfa8:	69fa      	ldr	r2, [r7, #28]
 800bfaa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bfae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bfb2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800bfb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bfb6:	4613      	mov	r3, r2
 800bfb8:	00db      	lsls	r3, r3, #3
 800bfba:	4413      	add	r3, r2
 800bfbc:	009b      	lsls	r3, r3, #2
 800bfbe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800bfc2:	687a      	ldr	r2, [r7, #4]
 800bfc4:	4413      	add	r3, r2
 800bfc6:	3304      	adds	r3, #4
 800bfc8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800bfca:	697b      	ldr	r3, [r7, #20]
 800bfcc:	78db      	ldrb	r3, [r3, #3]
 800bfce:	2b01      	cmp	r3, #1
 800bfd0:	d108      	bne.n	800bfe4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800bfd2:	697b      	ldr	r3, [r7, #20]
 800bfd4:	2200      	movs	r2, #0
 800bfd6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800bfd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfda:	b2db      	uxtb	r3, r3
 800bfdc:	4619      	mov	r1, r3
 800bfde:	6878      	ldr	r0, [r7, #4]
 800bfe0:	f00c fa06 	bl	80183f0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800bfe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfe6:	015a      	lsls	r2, r3, #5
 800bfe8:	69fb      	ldr	r3, [r7, #28]
 800bfea:	4413      	add	r3, r2
 800bfec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bff0:	461a      	mov	r2, r3
 800bff2:	2302      	movs	r3, #2
 800bff4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	f003 0320 	and.w	r3, r3, #32
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d008      	beq.n	800c012 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c002:	015a      	lsls	r2, r3, #5
 800c004:	69fb      	ldr	r3, [r7, #28]
 800c006:	4413      	add	r3, r2
 800c008:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c00c:	461a      	mov	r2, r3
 800c00e:	2320      	movs	r3, #32
 800c010:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800c012:	693b      	ldr	r3, [r7, #16]
 800c014:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d009      	beq.n	800c030 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800c01c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c01e:	015a      	lsls	r2, r3, #5
 800c020:	69fb      	ldr	r3, [r7, #28]
 800c022:	4413      	add	r3, r2
 800c024:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c028:	461a      	mov	r2, r3
 800c02a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c02e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800c030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c032:	3301      	adds	r3, #1
 800c034:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c038:	085b      	lsrs	r3, r3, #1
 800c03a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c03c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c03e:	2b00      	cmp	r3, #0
 800c040:	f47f af62 	bne.w	800bf08 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	4618      	mov	r0, r3
 800c04a:	f009 fd77 	bl	8015b3c <USB_ReadInterrupts>
 800c04e:	4603      	mov	r3, r0
 800c050:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c054:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c058:	f040 80db 	bne.w	800c212 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	4618      	mov	r0, r3
 800c062:	f009 fd98 	bl	8015b96 <USB_ReadDevAllInEpInterrupt>
 800c066:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800c068:	2300      	movs	r3, #0
 800c06a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800c06c:	e0cd      	b.n	800c20a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800c06e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c070:	f003 0301 	and.w	r3, r3, #1
 800c074:	2b00      	cmp	r3, #0
 800c076:	f000 80c2 	beq.w	800c1fe <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c080:	b2d2      	uxtb	r2, r2
 800c082:	4611      	mov	r1, r2
 800c084:	4618      	mov	r0, r3
 800c086:	f009 fdbe 	bl	8015c06 <USB_ReadDevInEPInterrupt>
 800c08a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800c08c:	693b      	ldr	r3, [r7, #16]
 800c08e:	f003 0301 	and.w	r3, r3, #1
 800c092:	2b00      	cmp	r3, #0
 800c094:	d057      	beq.n	800c146 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c098:	f003 030f 	and.w	r3, r3, #15
 800c09c:	2201      	movs	r2, #1
 800c09e:	fa02 f303 	lsl.w	r3, r2, r3
 800c0a2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c0a4:	69fb      	ldr	r3, [r7, #28]
 800c0a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c0aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	43db      	mvns	r3, r3
 800c0b0:	69f9      	ldr	r1, [r7, #28]
 800c0b2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c0b6:	4013      	ands	r3, r2
 800c0b8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800c0ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0bc:	015a      	lsls	r2, r3, #5
 800c0be:	69fb      	ldr	r3, [r7, #28]
 800c0c0:	4413      	add	r3, r2
 800c0c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0c6:	461a      	mov	r2, r3
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	799b      	ldrb	r3, [r3, #6]
 800c0d0:	2b01      	cmp	r3, #1
 800c0d2:	d132      	bne.n	800c13a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800c0d4:	6879      	ldr	r1, [r7, #4]
 800c0d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0d8:	4613      	mov	r3, r2
 800c0da:	00db      	lsls	r3, r3, #3
 800c0dc:	4413      	add	r3, r2
 800c0de:	009b      	lsls	r3, r3, #2
 800c0e0:	440b      	add	r3, r1
 800c0e2:	3320      	adds	r3, #32
 800c0e4:	6819      	ldr	r1, [r3, #0]
 800c0e6:	6878      	ldr	r0, [r7, #4]
 800c0e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0ea:	4613      	mov	r3, r2
 800c0ec:	00db      	lsls	r3, r3, #3
 800c0ee:	4413      	add	r3, r2
 800c0f0:	009b      	lsls	r3, r3, #2
 800c0f2:	4403      	add	r3, r0
 800c0f4:	331c      	adds	r3, #28
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	4419      	add	r1, r3
 800c0fa:	6878      	ldr	r0, [r7, #4]
 800c0fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0fe:	4613      	mov	r3, r2
 800c100:	00db      	lsls	r3, r3, #3
 800c102:	4413      	add	r3, r2
 800c104:	009b      	lsls	r3, r3, #2
 800c106:	4403      	add	r3, r0
 800c108:	3320      	adds	r3, #32
 800c10a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800c10c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d113      	bne.n	800c13a <HAL_PCD_IRQHandler+0x3a2>
 800c112:	6879      	ldr	r1, [r7, #4]
 800c114:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c116:	4613      	mov	r3, r2
 800c118:	00db      	lsls	r3, r3, #3
 800c11a:	4413      	add	r3, r2
 800c11c:	009b      	lsls	r3, r3, #2
 800c11e:	440b      	add	r3, r1
 800c120:	3324      	adds	r3, #36	@ 0x24
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d108      	bne.n	800c13a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	6818      	ldr	r0, [r3, #0]
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c132:	461a      	mov	r2, r3
 800c134:	2101      	movs	r1, #1
 800c136:	f009 fdc7 	bl	8015cc8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800c13a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c13c:	b2db      	uxtb	r3, r3
 800c13e:	4619      	mov	r1, r3
 800c140:	6878      	ldr	r0, [r7, #4]
 800c142:	f00c f8d0 	bl	80182e6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800c146:	693b      	ldr	r3, [r7, #16]
 800c148:	f003 0308 	and.w	r3, r3, #8
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d008      	beq.n	800c162 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800c150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c152:	015a      	lsls	r2, r3, #5
 800c154:	69fb      	ldr	r3, [r7, #28]
 800c156:	4413      	add	r3, r2
 800c158:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c15c:	461a      	mov	r2, r3
 800c15e:	2308      	movs	r3, #8
 800c160:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800c162:	693b      	ldr	r3, [r7, #16]
 800c164:	f003 0310 	and.w	r3, r3, #16
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d008      	beq.n	800c17e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800c16c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c16e:	015a      	lsls	r2, r3, #5
 800c170:	69fb      	ldr	r3, [r7, #28]
 800c172:	4413      	add	r3, r2
 800c174:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c178:	461a      	mov	r2, r3
 800c17a:	2310      	movs	r3, #16
 800c17c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800c17e:	693b      	ldr	r3, [r7, #16]
 800c180:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c184:	2b00      	cmp	r3, #0
 800c186:	d008      	beq.n	800c19a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800c188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c18a:	015a      	lsls	r2, r3, #5
 800c18c:	69fb      	ldr	r3, [r7, #28]
 800c18e:	4413      	add	r3, r2
 800c190:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c194:	461a      	mov	r2, r3
 800c196:	2340      	movs	r3, #64	@ 0x40
 800c198:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800c19a:	693b      	ldr	r3, [r7, #16]
 800c19c:	f003 0302 	and.w	r3, r3, #2
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d023      	beq.n	800c1ec <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800c1a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c1a6:	6a38      	ldr	r0, [r7, #32]
 800c1a8:	f008 fdaa 	bl	8014d00 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800c1ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1ae:	4613      	mov	r3, r2
 800c1b0:	00db      	lsls	r3, r3, #3
 800c1b2:	4413      	add	r3, r2
 800c1b4:	009b      	lsls	r3, r3, #2
 800c1b6:	3310      	adds	r3, #16
 800c1b8:	687a      	ldr	r2, [r7, #4]
 800c1ba:	4413      	add	r3, r2
 800c1bc:	3304      	adds	r3, #4
 800c1be:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c1c0:	697b      	ldr	r3, [r7, #20]
 800c1c2:	78db      	ldrb	r3, [r3, #3]
 800c1c4:	2b01      	cmp	r3, #1
 800c1c6:	d108      	bne.n	800c1da <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800c1c8:	697b      	ldr	r3, [r7, #20]
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800c1ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1d0:	b2db      	uxtb	r3, r3
 800c1d2:	4619      	mov	r1, r3
 800c1d4:	6878      	ldr	r0, [r7, #4]
 800c1d6:	f00c f91d 	bl	8018414 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800c1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1dc:	015a      	lsls	r2, r3, #5
 800c1de:	69fb      	ldr	r3, [r7, #28]
 800c1e0:	4413      	add	r3, r2
 800c1e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1e6:	461a      	mov	r2, r3
 800c1e8:	2302      	movs	r3, #2
 800c1ea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800c1ec:	693b      	ldr	r3, [r7, #16]
 800c1ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d003      	beq.n	800c1fe <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800c1f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c1f8:	6878      	ldr	r0, [r7, #4]
 800c1fa:	f000 fce8 	bl	800cbce <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800c1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c200:	3301      	adds	r3, #1
 800c202:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c204:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c206:	085b      	lsrs	r3, r3, #1
 800c208:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c20a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	f47f af2e 	bne.w	800c06e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	681b      	ldr	r3, [r3, #0]
 800c216:	4618      	mov	r0, r3
 800c218:	f009 fc90 	bl	8015b3c <USB_ReadInterrupts>
 800c21c:	4603      	mov	r3, r0
 800c21e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c222:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c226:	d122      	bne.n	800c26e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c228:	69fb      	ldr	r3, [r7, #28]
 800c22a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c22e:	685b      	ldr	r3, [r3, #4]
 800c230:	69fa      	ldr	r2, [r7, #28]
 800c232:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c236:	f023 0301 	bic.w	r3, r3, #1
 800c23a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c242:	2b01      	cmp	r3, #1
 800c244:	d108      	bne.n	800c258 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	2200      	movs	r2, #0
 800c24a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c24e:	2100      	movs	r1, #0
 800c250:	6878      	ldr	r0, [r7, #4]
 800c252:	f000 fef3 	bl	800d03c <HAL_PCDEx_LPM_Callback>
 800c256:	e002      	b.n	800c25e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800c258:	6878      	ldr	r0, [r7, #4]
 800c25a:	f00c f8bb 	bl	80183d4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	695a      	ldr	r2, [r3, #20]
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800c26c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	4618      	mov	r0, r3
 800c274:	f009 fc62 	bl	8015b3c <USB_ReadInterrupts>
 800c278:	4603      	mov	r3, r0
 800c27a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c27e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c282:	d112      	bne.n	800c2aa <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800c284:	69fb      	ldr	r3, [r7, #28]
 800c286:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c28a:	689b      	ldr	r3, [r3, #8]
 800c28c:	f003 0301 	and.w	r3, r3, #1
 800c290:	2b01      	cmp	r3, #1
 800c292:	d102      	bne.n	800c29a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c294:	6878      	ldr	r0, [r7, #4]
 800c296:	f00c f877 	bl	8018388 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	695a      	ldr	r2, [r3, #20]
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800c2a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	f009 fc44 	bl	8015b3c <USB_ReadInterrupts>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c2ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c2be:	d121      	bne.n	800c304 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	695a      	ldr	r2, [r3, #20]
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800c2ce:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d111      	bne.n	800c2fe <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	2201      	movs	r2, #1
 800c2de:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c2e8:	089b      	lsrs	r3, r3, #2
 800c2ea:	f003 020f 	and.w	r2, r3, #15
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800c2f4:	2101      	movs	r1, #1
 800c2f6:	6878      	ldr	r0, [r7, #4]
 800c2f8:	f000 fea0 	bl	800d03c <HAL_PCDEx_LPM_Callback>
 800c2fc:	e002      	b.n	800c304 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c2fe:	6878      	ldr	r0, [r7, #4]
 800c300:	f00c f842 	bl	8018388 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	4618      	mov	r0, r3
 800c30a:	f009 fc17 	bl	8015b3c <USB_ReadInterrupts>
 800c30e:	4603      	mov	r3, r0
 800c310:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c314:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c318:	f040 80b7 	bne.w	800c48a <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c31c:	69fb      	ldr	r3, [r7, #28]
 800c31e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c322:	685b      	ldr	r3, [r3, #4]
 800c324:	69fa      	ldr	r2, [r7, #28]
 800c326:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c32a:	f023 0301 	bic.w	r3, r3, #1
 800c32e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	2110      	movs	r1, #16
 800c336:	4618      	mov	r0, r3
 800c338:	f008 fce2 	bl	8014d00 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c33c:	2300      	movs	r3, #0
 800c33e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c340:	e046      	b.n	800c3d0 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800c342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c344:	015a      	lsls	r2, r3, #5
 800c346:	69fb      	ldr	r3, [r7, #28]
 800c348:	4413      	add	r3, r2
 800c34a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c34e:	461a      	mov	r2, r3
 800c350:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c354:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c358:	015a      	lsls	r2, r3, #5
 800c35a:	69fb      	ldr	r3, [r7, #28]
 800c35c:	4413      	add	r3, r2
 800c35e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c366:	0151      	lsls	r1, r2, #5
 800c368:	69fa      	ldr	r2, [r7, #28]
 800c36a:	440a      	add	r2, r1
 800c36c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c370:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c374:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800c376:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c378:	015a      	lsls	r2, r3, #5
 800c37a:	69fb      	ldr	r3, [r7, #28]
 800c37c:	4413      	add	r3, r2
 800c37e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c382:	461a      	mov	r2, r3
 800c384:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c388:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c38a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c38c:	015a      	lsls	r2, r3, #5
 800c38e:	69fb      	ldr	r3, [r7, #28]
 800c390:	4413      	add	r3, r2
 800c392:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c39a:	0151      	lsls	r1, r2, #5
 800c39c:	69fa      	ldr	r2, [r7, #28]
 800c39e:	440a      	add	r2, r1
 800c3a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c3a4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c3a8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c3aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3ac:	015a      	lsls	r2, r3, #5
 800c3ae:	69fb      	ldr	r3, [r7, #28]
 800c3b0:	4413      	add	r3, r2
 800c3b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c3ba:	0151      	lsls	r1, r2, #5
 800c3bc:	69fa      	ldr	r2, [r7, #28]
 800c3be:	440a      	add	r2, r1
 800c3c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c3c4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c3c8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c3ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3cc:	3301      	adds	r3, #1
 800c3ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	791b      	ldrb	r3, [r3, #4]
 800c3d4:	461a      	mov	r2, r3
 800c3d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3d8:	4293      	cmp	r3, r2
 800c3da:	d3b2      	bcc.n	800c342 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800c3dc:	69fb      	ldr	r3, [r7, #28]
 800c3de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3e2:	69db      	ldr	r3, [r3, #28]
 800c3e4:	69fa      	ldr	r2, [r7, #28]
 800c3e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c3ea:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800c3ee:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	7bdb      	ldrb	r3, [r3, #15]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d016      	beq.n	800c426 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800c3f8:	69fb      	ldr	r3, [r7, #28]
 800c3fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c402:	69fa      	ldr	r2, [r7, #28]
 800c404:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c408:	f043 030b 	orr.w	r3, r3, #11
 800c40c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800c410:	69fb      	ldr	r3, [r7, #28]
 800c412:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c416:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c418:	69fa      	ldr	r2, [r7, #28]
 800c41a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c41e:	f043 030b 	orr.w	r3, r3, #11
 800c422:	6453      	str	r3, [r2, #68]	@ 0x44
 800c424:	e015      	b.n	800c452 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800c426:	69fb      	ldr	r3, [r7, #28]
 800c428:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c42c:	695a      	ldr	r2, [r3, #20]
 800c42e:	69fb      	ldr	r3, [r7, #28]
 800c430:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c434:	4619      	mov	r1, r3
 800c436:	f242 032b 	movw	r3, #8235	@ 0x202b
 800c43a:	4313      	orrs	r3, r2
 800c43c:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800c43e:	69fb      	ldr	r3, [r7, #28]
 800c440:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c444:	691b      	ldr	r3, [r3, #16]
 800c446:	69fa      	ldr	r2, [r7, #28]
 800c448:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c44c:	f043 030b 	orr.w	r3, r3, #11
 800c450:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800c452:	69fb      	ldr	r3, [r7, #28]
 800c454:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	69fa      	ldr	r2, [r7, #28]
 800c45c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c460:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c464:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	6818      	ldr	r0, [r3, #0]
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c474:	461a      	mov	r2, r3
 800c476:	f009 fc27 	bl	8015cc8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	695a      	ldr	r2, [r3, #20]
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800c488:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	4618      	mov	r0, r3
 800c490:	f009 fb54 	bl	8015b3c <USB_ReadInterrupts>
 800c494:	4603      	mov	r3, r0
 800c496:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c49a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c49e:	d123      	bne.n	800c4e8 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	4618      	mov	r0, r3
 800c4a6:	f009 fbeb 	bl	8015c80 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	f008 fc9f 	bl	8014df2 <USB_GetDevSpeed>
 800c4b4:	4603      	mov	r3, r0
 800c4b6:	461a      	mov	r2, r3
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681c      	ldr	r4, [r3, #0]
 800c4c0:	f001 fd1c 	bl	800defc <HAL_RCC_GetHCLKFreq>
 800c4c4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c4ca:	461a      	mov	r2, r3
 800c4cc:	4620      	mov	r0, r4
 800c4ce:	f008 f9a9 	bl	8014824 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800c4d2:	6878      	ldr	r0, [r7, #4]
 800c4d4:	f00b ff2f 	bl	8018336 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	695a      	ldr	r2, [r3, #20]
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	681b      	ldr	r3, [r3, #0]
 800c4e2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800c4e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	f009 fb25 	bl	8015b3c <USB_ReadInterrupts>
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	f003 0308 	and.w	r3, r3, #8
 800c4f8:	2b08      	cmp	r3, #8
 800c4fa:	d10a      	bne.n	800c512 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800c4fc:	6878      	ldr	r0, [r7, #4]
 800c4fe:	f00b ff0c 	bl	801831a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	695a      	ldr	r2, [r3, #20]
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	f002 0208 	and.w	r2, r2, #8
 800c510:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	4618      	mov	r0, r3
 800c518:	f009 fb10 	bl	8015b3c <USB_ReadInterrupts>
 800c51c:	4603      	mov	r3, r0
 800c51e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c522:	2b80      	cmp	r3, #128	@ 0x80
 800c524:	d123      	bne.n	800c56e <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800c526:	6a3b      	ldr	r3, [r7, #32]
 800c528:	699b      	ldr	r3, [r3, #24]
 800c52a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c52e:	6a3b      	ldr	r3, [r7, #32]
 800c530:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c532:	2301      	movs	r3, #1
 800c534:	627b      	str	r3, [r7, #36]	@ 0x24
 800c536:	e014      	b.n	800c562 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800c538:	6879      	ldr	r1, [r7, #4]
 800c53a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c53c:	4613      	mov	r3, r2
 800c53e:	00db      	lsls	r3, r3, #3
 800c540:	4413      	add	r3, r2
 800c542:	009b      	lsls	r3, r3, #2
 800c544:	440b      	add	r3, r1
 800c546:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c54a:	781b      	ldrb	r3, [r3, #0]
 800c54c:	2b01      	cmp	r3, #1
 800c54e:	d105      	bne.n	800c55c <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800c550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c552:	b2db      	uxtb	r3, r3
 800c554:	4619      	mov	r1, r3
 800c556:	6878      	ldr	r0, [r7, #4]
 800c558:	f000 fb08 	bl	800cb6c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c55c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c55e:	3301      	adds	r3, #1
 800c560:	627b      	str	r3, [r7, #36]	@ 0x24
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	791b      	ldrb	r3, [r3, #4]
 800c566:	461a      	mov	r2, r3
 800c568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c56a:	4293      	cmp	r3, r2
 800c56c:	d3e4      	bcc.n	800c538 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	4618      	mov	r0, r3
 800c574:	f009 fae2 	bl	8015b3c <USB_ReadInterrupts>
 800c578:	4603      	mov	r3, r0
 800c57a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c57e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c582:	d13c      	bne.n	800c5fe <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c584:	2301      	movs	r3, #1
 800c586:	627b      	str	r3, [r7, #36]	@ 0x24
 800c588:	e02b      	b.n	800c5e2 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800c58a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c58c:	015a      	lsls	r2, r3, #5
 800c58e:	69fb      	ldr	r3, [r7, #28]
 800c590:	4413      	add	r3, r2
 800c592:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c59a:	6879      	ldr	r1, [r7, #4]
 800c59c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c59e:	4613      	mov	r3, r2
 800c5a0:	00db      	lsls	r3, r3, #3
 800c5a2:	4413      	add	r3, r2
 800c5a4:	009b      	lsls	r3, r3, #2
 800c5a6:	440b      	add	r3, r1
 800c5a8:	3318      	adds	r3, #24
 800c5aa:	781b      	ldrb	r3, [r3, #0]
 800c5ac:	2b01      	cmp	r3, #1
 800c5ae:	d115      	bne.n	800c5dc <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800c5b0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	da12      	bge.n	800c5dc <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800c5b6:	6879      	ldr	r1, [r7, #4]
 800c5b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c5ba:	4613      	mov	r3, r2
 800c5bc:	00db      	lsls	r3, r3, #3
 800c5be:	4413      	add	r3, r2
 800c5c0:	009b      	lsls	r3, r3, #2
 800c5c2:	440b      	add	r3, r1
 800c5c4:	3317      	adds	r3, #23
 800c5c6:	2201      	movs	r2, #1
 800c5c8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800c5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5cc:	b2db      	uxtb	r3, r3
 800c5ce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c5d2:	b2db      	uxtb	r3, r3
 800c5d4:	4619      	mov	r1, r3
 800c5d6:	6878      	ldr	r0, [r7, #4]
 800c5d8:	f000 fac8 	bl	800cb6c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c5dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5de:	3301      	adds	r3, #1
 800c5e0:	627b      	str	r3, [r7, #36]	@ 0x24
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	791b      	ldrb	r3, [r3, #4]
 800c5e6:	461a      	mov	r2, r3
 800c5e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5ea:	4293      	cmp	r3, r2
 800c5ec:	d3cd      	bcc.n	800c58a <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	695a      	ldr	r2, [r3, #20]
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800c5fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	4618      	mov	r0, r3
 800c604:	f009 fa9a 	bl	8015b3c <USB_ReadInterrupts>
 800c608:	4603      	mov	r3, r0
 800c60a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c60e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c612:	d156      	bne.n	800c6c2 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c614:	2301      	movs	r3, #1
 800c616:	627b      	str	r3, [r7, #36]	@ 0x24
 800c618:	e045      	b.n	800c6a6 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800c61a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c61c:	015a      	lsls	r2, r3, #5
 800c61e:	69fb      	ldr	r3, [r7, #28]
 800c620:	4413      	add	r3, r2
 800c622:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c62a:	6879      	ldr	r1, [r7, #4]
 800c62c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c62e:	4613      	mov	r3, r2
 800c630:	00db      	lsls	r3, r3, #3
 800c632:	4413      	add	r3, r2
 800c634:	009b      	lsls	r3, r3, #2
 800c636:	440b      	add	r3, r1
 800c638:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800c63c:	781b      	ldrb	r3, [r3, #0]
 800c63e:	2b01      	cmp	r3, #1
 800c640:	d12e      	bne.n	800c6a0 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c642:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c644:	2b00      	cmp	r3, #0
 800c646:	da2b      	bge.n	800c6a0 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800c648:	69bb      	ldr	r3, [r7, #24]
 800c64a:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800c654:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c658:	429a      	cmp	r2, r3
 800c65a:	d121      	bne.n	800c6a0 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800c65c:	6879      	ldr	r1, [r7, #4]
 800c65e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c660:	4613      	mov	r3, r2
 800c662:	00db      	lsls	r3, r3, #3
 800c664:	4413      	add	r3, r2
 800c666:	009b      	lsls	r3, r3, #2
 800c668:	440b      	add	r3, r1
 800c66a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c66e:	2201      	movs	r2, #1
 800c670:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800c672:	6a3b      	ldr	r3, [r7, #32]
 800c674:	699b      	ldr	r3, [r3, #24]
 800c676:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c67a:	6a3b      	ldr	r3, [r7, #32]
 800c67c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800c67e:	6a3b      	ldr	r3, [r7, #32]
 800c680:	695b      	ldr	r3, [r3, #20]
 800c682:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c686:	2b00      	cmp	r3, #0
 800c688:	d10a      	bne.n	800c6a0 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800c68a:	69fb      	ldr	r3, [r7, #28]
 800c68c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c690:	685b      	ldr	r3, [r3, #4]
 800c692:	69fa      	ldr	r2, [r7, #28]
 800c694:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c698:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c69c:	6053      	str	r3, [r2, #4]
            break;
 800c69e:	e008      	b.n	800c6b2 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c6a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6a2:	3301      	adds	r3, #1
 800c6a4:	627b      	str	r3, [r7, #36]	@ 0x24
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	791b      	ldrb	r3, [r3, #4]
 800c6aa:	461a      	mov	r2, r3
 800c6ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ae:	4293      	cmp	r3, r2
 800c6b0:	d3b3      	bcc.n	800c61a <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	695a      	ldr	r2, [r3, #20]
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800c6c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	681b      	ldr	r3, [r3, #0]
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	f009 fa38 	bl	8015b3c <USB_ReadInterrupts>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c6d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c6d6:	d10a      	bne.n	800c6ee <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800c6d8:	6878      	ldr	r0, [r7, #4]
 800c6da:	f00b fead 	bl	8018438 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	681b      	ldr	r3, [r3, #0]
 800c6e2:	695a      	ldr	r2, [r3, #20]
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800c6ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	f009 fa22 	bl	8015b3c <USB_ReadInterrupts>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	f003 0304 	and.w	r3, r3, #4
 800c6fe:	2b04      	cmp	r3, #4
 800c700:	d115      	bne.n	800c72e <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	685b      	ldr	r3, [r3, #4]
 800c708:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800c70a:	69bb      	ldr	r3, [r7, #24]
 800c70c:	f003 0304 	and.w	r3, r3, #4
 800c710:	2b00      	cmp	r3, #0
 800c712:	d002      	beq.n	800c71a <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800c714:	6878      	ldr	r0, [r7, #4]
 800c716:	f00b fe9d 	bl	8018454 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	6859      	ldr	r1, [r3, #4]
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	69ba      	ldr	r2, [r7, #24]
 800c726:	430a      	orrs	r2, r1
 800c728:	605a      	str	r2, [r3, #4]
 800c72a:	e000      	b.n	800c72e <HAL_PCD_IRQHandler+0x996>
      return;
 800c72c:	bf00      	nop
    }
  }
}
 800c72e:	3734      	adds	r7, #52	@ 0x34
 800c730:	46bd      	mov	sp, r7
 800c732:	bd90      	pop	{r4, r7, pc}

0800c734 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c734:	b580      	push	{r7, lr}
 800c736:	b082      	sub	sp, #8
 800c738:	af00      	add	r7, sp, #0
 800c73a:	6078      	str	r0, [r7, #4]
 800c73c:	460b      	mov	r3, r1
 800c73e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c746:	2b01      	cmp	r3, #1
 800c748:	d101      	bne.n	800c74e <HAL_PCD_SetAddress+0x1a>
 800c74a:	2302      	movs	r3, #2
 800c74c:	e012      	b.n	800c774 <HAL_PCD_SetAddress+0x40>
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	2201      	movs	r2, #1
 800c752:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	78fa      	ldrb	r2, [r7, #3]
 800c75a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	78fa      	ldrb	r2, [r7, #3]
 800c762:	4611      	mov	r1, r2
 800c764:	4618      	mov	r0, r3
 800c766:	f009 f981 	bl	8015a6c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	2200      	movs	r2, #0
 800c76e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c772:	2300      	movs	r3, #0
}
 800c774:	4618      	mov	r0, r3
 800c776:	3708      	adds	r7, #8
 800c778:	46bd      	mov	sp, r7
 800c77a:	bd80      	pop	{r7, pc}

0800c77c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c77c:	b580      	push	{r7, lr}
 800c77e:	b084      	sub	sp, #16
 800c780:	af00      	add	r7, sp, #0
 800c782:	6078      	str	r0, [r7, #4]
 800c784:	4608      	mov	r0, r1
 800c786:	4611      	mov	r1, r2
 800c788:	461a      	mov	r2, r3
 800c78a:	4603      	mov	r3, r0
 800c78c:	70fb      	strb	r3, [r7, #3]
 800c78e:	460b      	mov	r3, r1
 800c790:	803b      	strh	r3, [r7, #0]
 800c792:	4613      	mov	r3, r2
 800c794:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800c796:	2300      	movs	r3, #0
 800c798:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c79a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	da0f      	bge.n	800c7c2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c7a2:	78fb      	ldrb	r3, [r7, #3]
 800c7a4:	f003 020f 	and.w	r2, r3, #15
 800c7a8:	4613      	mov	r3, r2
 800c7aa:	00db      	lsls	r3, r3, #3
 800c7ac:	4413      	add	r3, r2
 800c7ae:	009b      	lsls	r3, r3, #2
 800c7b0:	3310      	adds	r3, #16
 800c7b2:	687a      	ldr	r2, [r7, #4]
 800c7b4:	4413      	add	r3, r2
 800c7b6:	3304      	adds	r3, #4
 800c7b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	2201      	movs	r2, #1
 800c7be:	705a      	strb	r2, [r3, #1]
 800c7c0:	e00f      	b.n	800c7e2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c7c2:	78fb      	ldrb	r3, [r7, #3]
 800c7c4:	f003 020f 	and.w	r2, r3, #15
 800c7c8:	4613      	mov	r3, r2
 800c7ca:	00db      	lsls	r3, r3, #3
 800c7cc:	4413      	add	r3, r2
 800c7ce:	009b      	lsls	r3, r3, #2
 800c7d0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c7d4:	687a      	ldr	r2, [r7, #4]
 800c7d6:	4413      	add	r3, r2
 800c7d8:	3304      	adds	r3, #4
 800c7da:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	2200      	movs	r2, #0
 800c7e0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c7e2:	78fb      	ldrb	r3, [r7, #3]
 800c7e4:	f003 030f 	and.w	r3, r3, #15
 800c7e8:	b2da      	uxtb	r2, r3
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800c7ee:	883a      	ldrh	r2, [r7, #0]
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	78ba      	ldrb	r2, [r7, #2]
 800c7f8:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	785b      	ldrb	r3, [r3, #1]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d004      	beq.n	800c80c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	781b      	ldrb	r3, [r3, #0]
 800c806:	461a      	mov	r2, r3
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c80c:	78bb      	ldrb	r3, [r7, #2]
 800c80e:	2b02      	cmp	r3, #2
 800c810:	d102      	bne.n	800c818 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	2200      	movs	r2, #0
 800c816:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c81e:	2b01      	cmp	r3, #1
 800c820:	d101      	bne.n	800c826 <HAL_PCD_EP_Open+0xaa>
 800c822:	2302      	movs	r3, #2
 800c824:	e00e      	b.n	800c844 <HAL_PCD_EP_Open+0xc8>
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	2201      	movs	r2, #1
 800c82a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	68f9      	ldr	r1, [r7, #12]
 800c834:	4618      	mov	r0, r3
 800c836:	f008 fb01 	bl	8014e3c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	2200      	movs	r2, #0
 800c83e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800c842:	7afb      	ldrb	r3, [r7, #11]
}
 800c844:	4618      	mov	r0, r3
 800c846:	3710      	adds	r7, #16
 800c848:	46bd      	mov	sp, r7
 800c84a:	bd80      	pop	{r7, pc}

0800c84c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	b084      	sub	sp, #16
 800c850:	af00      	add	r7, sp, #0
 800c852:	6078      	str	r0, [r7, #4]
 800c854:	460b      	mov	r3, r1
 800c856:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c858:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	da0f      	bge.n	800c880 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c860:	78fb      	ldrb	r3, [r7, #3]
 800c862:	f003 020f 	and.w	r2, r3, #15
 800c866:	4613      	mov	r3, r2
 800c868:	00db      	lsls	r3, r3, #3
 800c86a:	4413      	add	r3, r2
 800c86c:	009b      	lsls	r3, r3, #2
 800c86e:	3310      	adds	r3, #16
 800c870:	687a      	ldr	r2, [r7, #4]
 800c872:	4413      	add	r3, r2
 800c874:	3304      	adds	r3, #4
 800c876:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	2201      	movs	r2, #1
 800c87c:	705a      	strb	r2, [r3, #1]
 800c87e:	e00f      	b.n	800c8a0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c880:	78fb      	ldrb	r3, [r7, #3]
 800c882:	f003 020f 	and.w	r2, r3, #15
 800c886:	4613      	mov	r3, r2
 800c888:	00db      	lsls	r3, r3, #3
 800c88a:	4413      	add	r3, r2
 800c88c:	009b      	lsls	r3, r3, #2
 800c88e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c892:	687a      	ldr	r2, [r7, #4]
 800c894:	4413      	add	r3, r2
 800c896:	3304      	adds	r3, #4
 800c898:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	2200      	movs	r2, #0
 800c89e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800c8a0:	78fb      	ldrb	r3, [r7, #3]
 800c8a2:	f003 030f 	and.w	r3, r3, #15
 800c8a6:	b2da      	uxtb	r2, r3
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c8b2:	2b01      	cmp	r3, #1
 800c8b4:	d101      	bne.n	800c8ba <HAL_PCD_EP_Close+0x6e>
 800c8b6:	2302      	movs	r3, #2
 800c8b8:	e00e      	b.n	800c8d8 <HAL_PCD_EP_Close+0x8c>
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	2201      	movs	r2, #1
 800c8be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	681b      	ldr	r3, [r3, #0]
 800c8c6:	68f9      	ldr	r1, [r7, #12]
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	f008 fb3f 	bl	8014f4c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	2200      	movs	r2, #0
 800c8d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800c8d6:	2300      	movs	r3, #0
}
 800c8d8:	4618      	mov	r0, r3
 800c8da:	3710      	adds	r7, #16
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	bd80      	pop	{r7, pc}

0800c8e0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b086      	sub	sp, #24
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	60f8      	str	r0, [r7, #12]
 800c8e8:	607a      	str	r2, [r7, #4]
 800c8ea:	603b      	str	r3, [r7, #0]
 800c8ec:	460b      	mov	r3, r1
 800c8ee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c8f0:	7afb      	ldrb	r3, [r7, #11]
 800c8f2:	f003 020f 	and.w	r2, r3, #15
 800c8f6:	4613      	mov	r3, r2
 800c8f8:	00db      	lsls	r3, r3, #3
 800c8fa:	4413      	add	r3, r2
 800c8fc:	009b      	lsls	r3, r3, #2
 800c8fe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c902:	68fa      	ldr	r2, [r7, #12]
 800c904:	4413      	add	r3, r2
 800c906:	3304      	adds	r3, #4
 800c908:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c90a:	697b      	ldr	r3, [r7, #20]
 800c90c:	687a      	ldr	r2, [r7, #4]
 800c90e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c910:	697b      	ldr	r3, [r7, #20]
 800c912:	683a      	ldr	r2, [r7, #0]
 800c914:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c916:	697b      	ldr	r3, [r7, #20]
 800c918:	2200      	movs	r2, #0
 800c91a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800c91c:	697b      	ldr	r3, [r7, #20]
 800c91e:	2200      	movs	r2, #0
 800c920:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c922:	7afb      	ldrb	r3, [r7, #11]
 800c924:	f003 030f 	and.w	r3, r3, #15
 800c928:	b2da      	uxtb	r2, r3
 800c92a:	697b      	ldr	r3, [r7, #20]
 800c92c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	799b      	ldrb	r3, [r3, #6]
 800c932:	2b01      	cmp	r3, #1
 800c934:	d102      	bne.n	800c93c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c936:	687a      	ldr	r2, [r7, #4]
 800c938:	697b      	ldr	r3, [r7, #20]
 800c93a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	6818      	ldr	r0, [r3, #0]
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	799b      	ldrb	r3, [r3, #6]
 800c944:	461a      	mov	r2, r3
 800c946:	6979      	ldr	r1, [r7, #20]
 800c948:	f008 fbdc 	bl	8015104 <USB_EPStartXfer>

  return HAL_OK;
 800c94c:	2300      	movs	r3, #0
}
 800c94e:	4618      	mov	r0, r3
 800c950:	3718      	adds	r7, #24
 800c952:	46bd      	mov	sp, r7
 800c954:	bd80      	pop	{r7, pc}

0800c956 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800c956:	b480      	push	{r7}
 800c958:	b083      	sub	sp, #12
 800c95a:	af00      	add	r7, sp, #0
 800c95c:	6078      	str	r0, [r7, #4]
 800c95e:	460b      	mov	r3, r1
 800c960:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c962:	78fb      	ldrb	r3, [r7, #3]
 800c964:	f003 020f 	and.w	r2, r3, #15
 800c968:	6879      	ldr	r1, [r7, #4]
 800c96a:	4613      	mov	r3, r2
 800c96c:	00db      	lsls	r3, r3, #3
 800c96e:	4413      	add	r3, r2
 800c970:	009b      	lsls	r3, r3, #2
 800c972:	440b      	add	r3, r1
 800c974:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800c978:	681b      	ldr	r3, [r3, #0]
}
 800c97a:	4618      	mov	r0, r3
 800c97c:	370c      	adds	r7, #12
 800c97e:	46bd      	mov	sp, r7
 800c980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c984:	4770      	bx	lr

0800c986 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c986:	b580      	push	{r7, lr}
 800c988:	b086      	sub	sp, #24
 800c98a:	af00      	add	r7, sp, #0
 800c98c:	60f8      	str	r0, [r7, #12]
 800c98e:	607a      	str	r2, [r7, #4]
 800c990:	603b      	str	r3, [r7, #0]
 800c992:	460b      	mov	r3, r1
 800c994:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c996:	7afb      	ldrb	r3, [r7, #11]
 800c998:	f003 020f 	and.w	r2, r3, #15
 800c99c:	4613      	mov	r3, r2
 800c99e:	00db      	lsls	r3, r3, #3
 800c9a0:	4413      	add	r3, r2
 800c9a2:	009b      	lsls	r3, r3, #2
 800c9a4:	3310      	adds	r3, #16
 800c9a6:	68fa      	ldr	r2, [r7, #12]
 800c9a8:	4413      	add	r3, r2
 800c9aa:	3304      	adds	r3, #4
 800c9ac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c9ae:	697b      	ldr	r3, [r7, #20]
 800c9b0:	687a      	ldr	r2, [r7, #4]
 800c9b2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c9b4:	697b      	ldr	r3, [r7, #20]
 800c9b6:	683a      	ldr	r2, [r7, #0]
 800c9b8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c9ba:	697b      	ldr	r3, [r7, #20]
 800c9bc:	2200      	movs	r2, #0
 800c9be:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800c9c0:	697b      	ldr	r3, [r7, #20]
 800c9c2:	2201      	movs	r2, #1
 800c9c4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c9c6:	7afb      	ldrb	r3, [r7, #11]
 800c9c8:	f003 030f 	and.w	r3, r3, #15
 800c9cc:	b2da      	uxtb	r2, r3
 800c9ce:	697b      	ldr	r3, [r7, #20]
 800c9d0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	799b      	ldrb	r3, [r3, #6]
 800c9d6:	2b01      	cmp	r3, #1
 800c9d8:	d102      	bne.n	800c9e0 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c9da:	687a      	ldr	r2, [r7, #4]
 800c9dc:	697b      	ldr	r3, [r7, #20]
 800c9de:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	6818      	ldr	r0, [r3, #0]
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	799b      	ldrb	r3, [r3, #6]
 800c9e8:	461a      	mov	r2, r3
 800c9ea:	6979      	ldr	r1, [r7, #20]
 800c9ec:	f008 fb8a 	bl	8015104 <USB_EPStartXfer>

  return HAL_OK;
 800c9f0:	2300      	movs	r3, #0
}
 800c9f2:	4618      	mov	r0, r3
 800c9f4:	3718      	adds	r7, #24
 800c9f6:	46bd      	mov	sp, r7
 800c9f8:	bd80      	pop	{r7, pc}

0800c9fa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c9fa:	b580      	push	{r7, lr}
 800c9fc:	b084      	sub	sp, #16
 800c9fe:	af00      	add	r7, sp, #0
 800ca00:	6078      	str	r0, [r7, #4]
 800ca02:	460b      	mov	r3, r1
 800ca04:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800ca06:	78fb      	ldrb	r3, [r7, #3]
 800ca08:	f003 030f 	and.w	r3, r3, #15
 800ca0c:	687a      	ldr	r2, [r7, #4]
 800ca0e:	7912      	ldrb	r2, [r2, #4]
 800ca10:	4293      	cmp	r3, r2
 800ca12:	d901      	bls.n	800ca18 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800ca14:	2301      	movs	r3, #1
 800ca16:	e04f      	b.n	800cab8 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ca18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	da0f      	bge.n	800ca40 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ca20:	78fb      	ldrb	r3, [r7, #3]
 800ca22:	f003 020f 	and.w	r2, r3, #15
 800ca26:	4613      	mov	r3, r2
 800ca28:	00db      	lsls	r3, r3, #3
 800ca2a:	4413      	add	r3, r2
 800ca2c:	009b      	lsls	r3, r3, #2
 800ca2e:	3310      	adds	r3, #16
 800ca30:	687a      	ldr	r2, [r7, #4]
 800ca32:	4413      	add	r3, r2
 800ca34:	3304      	adds	r3, #4
 800ca36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	2201      	movs	r2, #1
 800ca3c:	705a      	strb	r2, [r3, #1]
 800ca3e:	e00d      	b.n	800ca5c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800ca40:	78fa      	ldrb	r2, [r7, #3]
 800ca42:	4613      	mov	r3, r2
 800ca44:	00db      	lsls	r3, r3, #3
 800ca46:	4413      	add	r3, r2
 800ca48:	009b      	lsls	r3, r3, #2
 800ca4a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ca4e:	687a      	ldr	r2, [r7, #4]
 800ca50:	4413      	add	r3, r2
 800ca52:	3304      	adds	r3, #4
 800ca54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	2200      	movs	r2, #0
 800ca5a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	2201      	movs	r2, #1
 800ca60:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ca62:	78fb      	ldrb	r3, [r7, #3]
 800ca64:	f003 030f 	and.w	r3, r3, #15
 800ca68:	b2da      	uxtb	r2, r3
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ca74:	2b01      	cmp	r3, #1
 800ca76:	d101      	bne.n	800ca7c <HAL_PCD_EP_SetStall+0x82>
 800ca78:	2302      	movs	r3, #2
 800ca7a:	e01d      	b.n	800cab8 <HAL_PCD_EP_SetStall+0xbe>
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	2201      	movs	r2, #1
 800ca80:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	681b      	ldr	r3, [r3, #0]
 800ca88:	68f9      	ldr	r1, [r7, #12]
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	f008 ff1a 	bl	80158c4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800ca90:	78fb      	ldrb	r3, [r7, #3]
 800ca92:	f003 030f 	and.w	r3, r3, #15
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d109      	bne.n	800caae <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	6818      	ldr	r0, [r3, #0]
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	7999      	ldrb	r1, [r3, #6]
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800caa8:	461a      	mov	r2, r3
 800caaa:	f009 f90d 	bl	8015cc8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	2200      	movs	r2, #0
 800cab2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800cab6:	2300      	movs	r3, #0
}
 800cab8:	4618      	mov	r0, r3
 800caba:	3710      	adds	r7, #16
 800cabc:	46bd      	mov	sp, r7
 800cabe:	bd80      	pop	{r7, pc}

0800cac0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cac0:	b580      	push	{r7, lr}
 800cac2:	b084      	sub	sp, #16
 800cac4:	af00      	add	r7, sp, #0
 800cac6:	6078      	str	r0, [r7, #4]
 800cac8:	460b      	mov	r3, r1
 800caca:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800cacc:	78fb      	ldrb	r3, [r7, #3]
 800cace:	f003 030f 	and.w	r3, r3, #15
 800cad2:	687a      	ldr	r2, [r7, #4]
 800cad4:	7912      	ldrb	r2, [r2, #4]
 800cad6:	4293      	cmp	r3, r2
 800cad8:	d901      	bls.n	800cade <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800cada:	2301      	movs	r3, #1
 800cadc:	e042      	b.n	800cb64 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800cade:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	da0f      	bge.n	800cb06 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cae6:	78fb      	ldrb	r3, [r7, #3]
 800cae8:	f003 020f 	and.w	r2, r3, #15
 800caec:	4613      	mov	r3, r2
 800caee:	00db      	lsls	r3, r3, #3
 800caf0:	4413      	add	r3, r2
 800caf2:	009b      	lsls	r3, r3, #2
 800caf4:	3310      	adds	r3, #16
 800caf6:	687a      	ldr	r2, [r7, #4]
 800caf8:	4413      	add	r3, r2
 800cafa:	3304      	adds	r3, #4
 800cafc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cafe:	68fb      	ldr	r3, [r7, #12]
 800cb00:	2201      	movs	r2, #1
 800cb02:	705a      	strb	r2, [r3, #1]
 800cb04:	e00f      	b.n	800cb26 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cb06:	78fb      	ldrb	r3, [r7, #3]
 800cb08:	f003 020f 	and.w	r2, r3, #15
 800cb0c:	4613      	mov	r3, r2
 800cb0e:	00db      	lsls	r3, r3, #3
 800cb10:	4413      	add	r3, r2
 800cb12:	009b      	lsls	r3, r3, #2
 800cb14:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cb18:	687a      	ldr	r2, [r7, #4]
 800cb1a:	4413      	add	r3, r2
 800cb1c:	3304      	adds	r3, #4
 800cb1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	2200      	movs	r2, #0
 800cb24:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	2200      	movs	r2, #0
 800cb2a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cb2c:	78fb      	ldrb	r3, [r7, #3]
 800cb2e:	f003 030f 	and.w	r3, r3, #15
 800cb32:	b2da      	uxtb	r2, r3
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800cb3e:	2b01      	cmp	r3, #1
 800cb40:	d101      	bne.n	800cb46 <HAL_PCD_EP_ClrStall+0x86>
 800cb42:	2302      	movs	r3, #2
 800cb44:	e00e      	b.n	800cb64 <HAL_PCD_EP_ClrStall+0xa4>
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	2201      	movs	r2, #1
 800cb4a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	68f9      	ldr	r1, [r7, #12]
 800cb54:	4618      	mov	r0, r3
 800cb56:	f008 ff23 	bl	80159a0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	2200      	movs	r2, #0
 800cb5e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800cb62:	2300      	movs	r3, #0
}
 800cb64:	4618      	mov	r0, r3
 800cb66:	3710      	adds	r7, #16
 800cb68:	46bd      	mov	sp, r7
 800cb6a:	bd80      	pop	{r7, pc}

0800cb6c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cb6c:	b580      	push	{r7, lr}
 800cb6e:	b084      	sub	sp, #16
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
 800cb74:	460b      	mov	r3, r1
 800cb76:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800cb78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cb7c:	2b00      	cmp	r3, #0
 800cb7e:	da0c      	bge.n	800cb9a <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cb80:	78fb      	ldrb	r3, [r7, #3]
 800cb82:	f003 020f 	and.w	r2, r3, #15
 800cb86:	4613      	mov	r3, r2
 800cb88:	00db      	lsls	r3, r3, #3
 800cb8a:	4413      	add	r3, r2
 800cb8c:	009b      	lsls	r3, r3, #2
 800cb8e:	3310      	adds	r3, #16
 800cb90:	687a      	ldr	r2, [r7, #4]
 800cb92:	4413      	add	r3, r2
 800cb94:	3304      	adds	r3, #4
 800cb96:	60fb      	str	r3, [r7, #12]
 800cb98:	e00c      	b.n	800cbb4 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cb9a:	78fb      	ldrb	r3, [r7, #3]
 800cb9c:	f003 020f 	and.w	r2, r3, #15
 800cba0:	4613      	mov	r3, r2
 800cba2:	00db      	lsls	r3, r3, #3
 800cba4:	4413      	add	r3, r2
 800cba6:	009b      	lsls	r3, r3, #2
 800cba8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cbac:	687a      	ldr	r2, [r7, #4]
 800cbae:	4413      	add	r3, r2
 800cbb0:	3304      	adds	r3, #4
 800cbb2:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	68f9      	ldr	r1, [r7, #12]
 800cbba:	4618      	mov	r0, r3
 800cbbc:	f008 fd42 	bl	8015644 <USB_EPStopXfer>
 800cbc0:	4603      	mov	r3, r0
 800cbc2:	72fb      	strb	r3, [r7, #11]

  return ret;
 800cbc4:	7afb      	ldrb	r3, [r7, #11]
}
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	3710      	adds	r7, #16
 800cbca:	46bd      	mov	sp, r7
 800cbcc:	bd80      	pop	{r7, pc}

0800cbce <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cbce:	b580      	push	{r7, lr}
 800cbd0:	b08a      	sub	sp, #40	@ 0x28
 800cbd2:	af02      	add	r7, sp, #8
 800cbd4:	6078      	str	r0, [r7, #4]
 800cbd6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cbde:	697b      	ldr	r3, [r7, #20]
 800cbe0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800cbe2:	683a      	ldr	r2, [r7, #0]
 800cbe4:	4613      	mov	r3, r2
 800cbe6:	00db      	lsls	r3, r3, #3
 800cbe8:	4413      	add	r3, r2
 800cbea:	009b      	lsls	r3, r3, #2
 800cbec:	3310      	adds	r3, #16
 800cbee:	687a      	ldr	r2, [r7, #4]
 800cbf0:	4413      	add	r3, r2
 800cbf2:	3304      	adds	r3, #4
 800cbf4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	695a      	ldr	r2, [r3, #20]
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	691b      	ldr	r3, [r3, #16]
 800cbfe:	429a      	cmp	r2, r3
 800cc00:	d901      	bls.n	800cc06 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800cc02:	2301      	movs	r3, #1
 800cc04:	e06b      	b.n	800ccde <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	691a      	ldr	r2, [r3, #16]
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	695b      	ldr	r3, [r3, #20]
 800cc0e:	1ad3      	subs	r3, r2, r3
 800cc10:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	689b      	ldr	r3, [r3, #8]
 800cc16:	69fa      	ldr	r2, [r7, #28]
 800cc18:	429a      	cmp	r2, r3
 800cc1a:	d902      	bls.n	800cc22 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	689b      	ldr	r3, [r3, #8]
 800cc20:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800cc22:	69fb      	ldr	r3, [r7, #28]
 800cc24:	3303      	adds	r3, #3
 800cc26:	089b      	lsrs	r3, r3, #2
 800cc28:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cc2a:	e02a      	b.n	800cc82 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	691a      	ldr	r2, [r3, #16]
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	695b      	ldr	r3, [r3, #20]
 800cc34:	1ad3      	subs	r3, r2, r3
 800cc36:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800cc38:	68fb      	ldr	r3, [r7, #12]
 800cc3a:	689b      	ldr	r3, [r3, #8]
 800cc3c:	69fa      	ldr	r2, [r7, #28]
 800cc3e:	429a      	cmp	r2, r3
 800cc40:	d902      	bls.n	800cc48 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	689b      	ldr	r3, [r3, #8]
 800cc46:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800cc48:	69fb      	ldr	r3, [r7, #28]
 800cc4a:	3303      	adds	r3, #3
 800cc4c:	089b      	lsrs	r3, r3, #2
 800cc4e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	68d9      	ldr	r1, [r3, #12]
 800cc54:	683b      	ldr	r3, [r7, #0]
 800cc56:	b2da      	uxtb	r2, r3
 800cc58:	69fb      	ldr	r3, [r7, #28]
 800cc5a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800cc60:	9300      	str	r3, [sp, #0]
 800cc62:	4603      	mov	r3, r0
 800cc64:	6978      	ldr	r0, [r7, #20]
 800cc66:	f008 fd97 	bl	8015798 <USB_WritePacket>

    ep->xfer_buff  += len;
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	68da      	ldr	r2, [r3, #12]
 800cc6e:	69fb      	ldr	r3, [r7, #28]
 800cc70:	441a      	add	r2, r3
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	695a      	ldr	r2, [r3, #20]
 800cc7a:	69fb      	ldr	r3, [r7, #28]
 800cc7c:	441a      	add	r2, r3
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cc82:	683b      	ldr	r3, [r7, #0]
 800cc84:	015a      	lsls	r2, r3, #5
 800cc86:	693b      	ldr	r3, [r7, #16]
 800cc88:	4413      	add	r3, r2
 800cc8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc8e:	699b      	ldr	r3, [r3, #24]
 800cc90:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800cc92:	69ba      	ldr	r2, [r7, #24]
 800cc94:	429a      	cmp	r2, r3
 800cc96:	d809      	bhi.n	800ccac <PCD_WriteEmptyTxFifo+0xde>
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	695a      	ldr	r2, [r3, #20]
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cca0:	429a      	cmp	r2, r3
 800cca2:	d203      	bcs.n	800ccac <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	691b      	ldr	r3, [r3, #16]
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d1bf      	bne.n	800cc2c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	691a      	ldr	r2, [r3, #16]
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	695b      	ldr	r3, [r3, #20]
 800ccb4:	429a      	cmp	r2, r3
 800ccb6:	d811      	bhi.n	800ccdc <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800ccb8:	683b      	ldr	r3, [r7, #0]
 800ccba:	f003 030f 	and.w	r3, r3, #15
 800ccbe:	2201      	movs	r2, #1
 800ccc0:	fa02 f303 	lsl.w	r3, r2, r3
 800ccc4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800ccc6:	693b      	ldr	r3, [r7, #16]
 800ccc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cccc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ccce:	68bb      	ldr	r3, [r7, #8]
 800ccd0:	43db      	mvns	r3, r3
 800ccd2:	6939      	ldr	r1, [r7, #16]
 800ccd4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ccd8:	4013      	ands	r3, r2
 800ccda:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800ccdc:	2300      	movs	r3, #0
}
 800ccde:	4618      	mov	r0, r3
 800cce0:	3720      	adds	r7, #32
 800cce2:	46bd      	mov	sp, r7
 800cce4:	bd80      	pop	{r7, pc}
	...

0800cce8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cce8:	b580      	push	{r7, lr}
 800ccea:	b088      	sub	sp, #32
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	6078      	str	r0, [r7, #4]
 800ccf0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ccf8:	69fb      	ldr	r3, [r7, #28]
 800ccfa:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800ccfc:	69fb      	ldr	r3, [r7, #28]
 800ccfe:	333c      	adds	r3, #60	@ 0x3c
 800cd00:	3304      	adds	r3, #4
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800cd06:	683b      	ldr	r3, [r7, #0]
 800cd08:	015a      	lsls	r2, r3, #5
 800cd0a:	69bb      	ldr	r3, [r7, #24]
 800cd0c:	4413      	add	r3, r2
 800cd0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd12:	689b      	ldr	r3, [r3, #8]
 800cd14:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	799b      	ldrb	r3, [r3, #6]
 800cd1a:	2b01      	cmp	r3, #1
 800cd1c:	d17b      	bne.n	800ce16 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800cd1e:	693b      	ldr	r3, [r7, #16]
 800cd20:	f003 0308 	and.w	r3, r3, #8
 800cd24:	2b00      	cmp	r3, #0
 800cd26:	d015      	beq.n	800cd54 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd28:	697b      	ldr	r3, [r7, #20]
 800cd2a:	4a61      	ldr	r2, [pc, #388]	@ (800ceb0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800cd2c:	4293      	cmp	r3, r2
 800cd2e:	f240 80b9 	bls.w	800cea4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cd32:	693b      	ldr	r3, [r7, #16]
 800cd34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	f000 80b3 	beq.w	800cea4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cd3e:	683b      	ldr	r3, [r7, #0]
 800cd40:	015a      	lsls	r2, r3, #5
 800cd42:	69bb      	ldr	r3, [r7, #24]
 800cd44:	4413      	add	r3, r2
 800cd46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd4a:	461a      	mov	r2, r3
 800cd4c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cd50:	6093      	str	r3, [r2, #8]
 800cd52:	e0a7      	b.n	800cea4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800cd54:	693b      	ldr	r3, [r7, #16]
 800cd56:	f003 0320 	and.w	r3, r3, #32
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d009      	beq.n	800cd72 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	015a      	lsls	r2, r3, #5
 800cd62:	69bb      	ldr	r3, [r7, #24]
 800cd64:	4413      	add	r3, r2
 800cd66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd6a:	461a      	mov	r2, r3
 800cd6c:	2320      	movs	r3, #32
 800cd6e:	6093      	str	r3, [r2, #8]
 800cd70:	e098      	b.n	800cea4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800cd72:	693b      	ldr	r3, [r7, #16]
 800cd74:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	f040 8093 	bne.w	800cea4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	4a4b      	ldr	r2, [pc, #300]	@ (800ceb0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800cd82:	4293      	cmp	r3, r2
 800cd84:	d90f      	bls.n	800cda6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cd86:	693b      	ldr	r3, [r7, #16]
 800cd88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd8c:	2b00      	cmp	r3, #0
 800cd8e:	d00a      	beq.n	800cda6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cd90:	683b      	ldr	r3, [r7, #0]
 800cd92:	015a      	lsls	r2, r3, #5
 800cd94:	69bb      	ldr	r3, [r7, #24]
 800cd96:	4413      	add	r3, r2
 800cd98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd9c:	461a      	mov	r2, r3
 800cd9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cda2:	6093      	str	r3, [r2, #8]
 800cda4:	e07e      	b.n	800cea4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800cda6:	683a      	ldr	r2, [r7, #0]
 800cda8:	4613      	mov	r3, r2
 800cdaa:	00db      	lsls	r3, r3, #3
 800cdac:	4413      	add	r3, r2
 800cdae:	009b      	lsls	r3, r3, #2
 800cdb0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cdb4:	687a      	ldr	r2, [r7, #4]
 800cdb6:	4413      	add	r3, r2
 800cdb8:	3304      	adds	r3, #4
 800cdba:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	6a1a      	ldr	r2, [r3, #32]
 800cdc0:	683b      	ldr	r3, [r7, #0]
 800cdc2:	0159      	lsls	r1, r3, #5
 800cdc4:	69bb      	ldr	r3, [r7, #24]
 800cdc6:	440b      	add	r3, r1
 800cdc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdcc:	691b      	ldr	r3, [r3, #16]
 800cdce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cdd2:	1ad2      	subs	r2, r2, r3
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800cdd8:	683b      	ldr	r3, [r7, #0]
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d114      	bne.n	800ce08 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	691b      	ldr	r3, [r3, #16]
 800cde2:	2b00      	cmp	r3, #0
 800cde4:	d109      	bne.n	800cdfa <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	6818      	ldr	r0, [r3, #0]
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cdf0:	461a      	mov	r2, r3
 800cdf2:	2101      	movs	r1, #1
 800cdf4:	f008 ff68 	bl	8015cc8 <USB_EP0_OutStart>
 800cdf8:	e006      	b.n	800ce08 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	68da      	ldr	r2, [r3, #12]
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	695b      	ldr	r3, [r3, #20]
 800ce02:	441a      	add	r2, r3
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ce08:	683b      	ldr	r3, [r7, #0]
 800ce0a:	b2db      	uxtb	r3, r3
 800ce0c:	4619      	mov	r1, r3
 800ce0e:	6878      	ldr	r0, [r7, #4]
 800ce10:	f00b fa4e 	bl	80182b0 <HAL_PCD_DataOutStageCallback>
 800ce14:	e046      	b.n	800cea4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800ce16:	697b      	ldr	r3, [r7, #20]
 800ce18:	4a26      	ldr	r2, [pc, #152]	@ (800ceb4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800ce1a:	4293      	cmp	r3, r2
 800ce1c:	d124      	bne.n	800ce68 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800ce1e:	693b      	ldr	r3, [r7, #16]
 800ce20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d00a      	beq.n	800ce3e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ce28:	683b      	ldr	r3, [r7, #0]
 800ce2a:	015a      	lsls	r2, r3, #5
 800ce2c:	69bb      	ldr	r3, [r7, #24]
 800ce2e:	4413      	add	r3, r2
 800ce30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce34:	461a      	mov	r2, r3
 800ce36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ce3a:	6093      	str	r3, [r2, #8]
 800ce3c:	e032      	b.n	800cea4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800ce3e:	693b      	ldr	r3, [r7, #16]
 800ce40:	f003 0320 	and.w	r3, r3, #32
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d008      	beq.n	800ce5a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ce48:	683b      	ldr	r3, [r7, #0]
 800ce4a:	015a      	lsls	r2, r3, #5
 800ce4c:	69bb      	ldr	r3, [r7, #24]
 800ce4e:	4413      	add	r3, r2
 800ce50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce54:	461a      	mov	r2, r3
 800ce56:	2320      	movs	r3, #32
 800ce58:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ce5a:	683b      	ldr	r3, [r7, #0]
 800ce5c:	b2db      	uxtb	r3, r3
 800ce5e:	4619      	mov	r1, r3
 800ce60:	6878      	ldr	r0, [r7, #4]
 800ce62:	f00b fa25 	bl	80182b0 <HAL_PCD_DataOutStageCallback>
 800ce66:	e01d      	b.n	800cea4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800ce68:	683b      	ldr	r3, [r7, #0]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d114      	bne.n	800ce98 <PCD_EP_OutXfrComplete_int+0x1b0>
 800ce6e:	6879      	ldr	r1, [r7, #4]
 800ce70:	683a      	ldr	r2, [r7, #0]
 800ce72:	4613      	mov	r3, r2
 800ce74:	00db      	lsls	r3, r3, #3
 800ce76:	4413      	add	r3, r2
 800ce78:	009b      	lsls	r3, r3, #2
 800ce7a:	440b      	add	r3, r1
 800ce7c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d108      	bne.n	800ce98 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	6818      	ldr	r0, [r3, #0]
 800ce8a:	687b      	ldr	r3, [r7, #4]
 800ce8c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ce90:	461a      	mov	r2, r3
 800ce92:	2100      	movs	r1, #0
 800ce94:	f008 ff18 	bl	8015cc8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ce98:	683b      	ldr	r3, [r7, #0]
 800ce9a:	b2db      	uxtb	r3, r3
 800ce9c:	4619      	mov	r1, r3
 800ce9e:	6878      	ldr	r0, [r7, #4]
 800cea0:	f00b fa06 	bl	80182b0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800cea4:	2300      	movs	r3, #0
}
 800cea6:	4618      	mov	r0, r3
 800cea8:	3720      	adds	r7, #32
 800ceaa:	46bd      	mov	sp, r7
 800ceac:	bd80      	pop	{r7, pc}
 800ceae:	bf00      	nop
 800ceb0:	4f54300a 	.word	0x4f54300a
 800ceb4:	4f54310a 	.word	0x4f54310a

0800ceb8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800ceb8:	b580      	push	{r7, lr}
 800ceba:	b086      	sub	sp, #24
 800cebc:	af00      	add	r7, sp, #0
 800cebe:	6078      	str	r0, [r7, #4]
 800cec0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cec8:	697b      	ldr	r3, [r7, #20]
 800ceca:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cecc:	697b      	ldr	r3, [r7, #20]
 800cece:	333c      	adds	r3, #60	@ 0x3c
 800ced0:	3304      	adds	r3, #4
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ced6:	683b      	ldr	r3, [r7, #0]
 800ced8:	015a      	lsls	r2, r3, #5
 800ceda:	693b      	ldr	r3, [r7, #16]
 800cedc:	4413      	add	r3, r2
 800cede:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cee2:	689b      	ldr	r3, [r3, #8]
 800cee4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	4a15      	ldr	r2, [pc, #84]	@ (800cf40 <PCD_EP_OutSetupPacket_int+0x88>)
 800ceea:	4293      	cmp	r3, r2
 800ceec:	d90e      	bls.n	800cf0c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800ceee:	68bb      	ldr	r3, [r7, #8]
 800cef0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d009      	beq.n	800cf0c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cef8:	683b      	ldr	r3, [r7, #0]
 800cefa:	015a      	lsls	r2, r3, #5
 800cefc:	693b      	ldr	r3, [r7, #16]
 800cefe:	4413      	add	r3, r2
 800cf00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf04:	461a      	mov	r2, r3
 800cf06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cf0a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800cf0c:	6878      	ldr	r0, [r7, #4]
 800cf0e:	f00b f9bd 	bl	801828c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	4a0a      	ldr	r2, [pc, #40]	@ (800cf40 <PCD_EP_OutSetupPacket_int+0x88>)
 800cf16:	4293      	cmp	r3, r2
 800cf18:	d90c      	bls.n	800cf34 <PCD_EP_OutSetupPacket_int+0x7c>
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	799b      	ldrb	r3, [r3, #6]
 800cf1e:	2b01      	cmp	r3, #1
 800cf20:	d108      	bne.n	800cf34 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	6818      	ldr	r0, [r3, #0]
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cf2c:	461a      	mov	r2, r3
 800cf2e:	2101      	movs	r1, #1
 800cf30:	f008 feca 	bl	8015cc8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800cf34:	2300      	movs	r3, #0
}
 800cf36:	4618      	mov	r0, r3
 800cf38:	3718      	adds	r7, #24
 800cf3a:	46bd      	mov	sp, r7
 800cf3c:	bd80      	pop	{r7, pc}
 800cf3e:	bf00      	nop
 800cf40:	4f54300a 	.word	0x4f54300a

0800cf44 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800cf44:	b480      	push	{r7}
 800cf46:	b085      	sub	sp, #20
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	6078      	str	r0, [r7, #4]
 800cf4c:	460b      	mov	r3, r1
 800cf4e:	70fb      	strb	r3, [r7, #3]
 800cf50:	4613      	mov	r3, r2
 800cf52:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf5a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800cf5c:	78fb      	ldrb	r3, [r7, #3]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d107      	bne.n	800cf72 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800cf62:	883b      	ldrh	r3, [r7, #0]
 800cf64:	0419      	lsls	r1, r3, #16
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	68ba      	ldr	r2, [r7, #8]
 800cf6c:	430a      	orrs	r2, r1
 800cf6e:	629a      	str	r2, [r3, #40]	@ 0x28
 800cf70:	e028      	b.n	800cfc4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf78:	0c1b      	lsrs	r3, r3, #16
 800cf7a:	68ba      	ldr	r2, [r7, #8]
 800cf7c:	4413      	add	r3, r2
 800cf7e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800cf80:	2300      	movs	r3, #0
 800cf82:	73fb      	strb	r3, [r7, #15]
 800cf84:	e00d      	b.n	800cfa2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	681a      	ldr	r2, [r3, #0]
 800cf8a:	7bfb      	ldrb	r3, [r7, #15]
 800cf8c:	3340      	adds	r3, #64	@ 0x40
 800cf8e:	009b      	lsls	r3, r3, #2
 800cf90:	4413      	add	r3, r2
 800cf92:	685b      	ldr	r3, [r3, #4]
 800cf94:	0c1b      	lsrs	r3, r3, #16
 800cf96:	68ba      	ldr	r2, [r7, #8]
 800cf98:	4413      	add	r3, r2
 800cf9a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800cf9c:	7bfb      	ldrb	r3, [r7, #15]
 800cf9e:	3301      	adds	r3, #1
 800cfa0:	73fb      	strb	r3, [r7, #15]
 800cfa2:	7bfa      	ldrb	r2, [r7, #15]
 800cfa4:	78fb      	ldrb	r3, [r7, #3]
 800cfa6:	3b01      	subs	r3, #1
 800cfa8:	429a      	cmp	r2, r3
 800cfaa:	d3ec      	bcc.n	800cf86 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800cfac:	883b      	ldrh	r3, [r7, #0]
 800cfae:	0418      	lsls	r0, r3, #16
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	6819      	ldr	r1, [r3, #0]
 800cfb4:	78fb      	ldrb	r3, [r7, #3]
 800cfb6:	3b01      	subs	r3, #1
 800cfb8:	68ba      	ldr	r2, [r7, #8]
 800cfba:	4302      	orrs	r2, r0
 800cfbc:	3340      	adds	r3, #64	@ 0x40
 800cfbe:	009b      	lsls	r3, r3, #2
 800cfc0:	440b      	add	r3, r1
 800cfc2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800cfc4:	2300      	movs	r3, #0
}
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	3714      	adds	r7, #20
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd0:	4770      	bx	lr

0800cfd2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800cfd2:	b480      	push	{r7}
 800cfd4:	b083      	sub	sp, #12
 800cfd6:	af00      	add	r7, sp, #0
 800cfd8:	6078      	str	r0, [r7, #4]
 800cfda:	460b      	mov	r3, r1
 800cfdc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	887a      	ldrh	r2, [r7, #2]
 800cfe4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800cfe6:	2300      	movs	r3, #0
}
 800cfe8:	4618      	mov	r0, r3
 800cfea:	370c      	adds	r7, #12
 800cfec:	46bd      	mov	sp, r7
 800cfee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff2:	4770      	bx	lr

0800cff4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800cff4:	b480      	push	{r7}
 800cff6:	b085      	sub	sp, #20
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	2201      	movs	r2, #1
 800d006:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	2200      	movs	r2, #0
 800d00e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	699b      	ldr	r3, [r3, #24]
 800d016:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800d01e:	68fb      	ldr	r3, [r7, #12]
 800d020:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d022:	4b05      	ldr	r3, [pc, #20]	@ (800d038 <HAL_PCDEx_ActivateLPM+0x44>)
 800d024:	4313      	orrs	r3, r2
 800d026:	68fa      	ldr	r2, [r7, #12]
 800d028:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800d02a:	2300      	movs	r3, #0
}
 800d02c:	4618      	mov	r0, r3
 800d02e:	3714      	adds	r7, #20
 800d030:	46bd      	mov	sp, r7
 800d032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d036:	4770      	bx	lr
 800d038:	10000003 	.word	0x10000003

0800d03c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d03c:	b480      	push	{r7}
 800d03e:	b083      	sub	sp, #12
 800d040:	af00      	add	r7, sp, #0
 800d042:	6078      	str	r0, [r7, #4]
 800d044:	460b      	mov	r3, r1
 800d046:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800d048:	bf00      	nop
 800d04a:	370c      	adds	r7, #12
 800d04c:	46bd      	mov	sp, r7
 800d04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d052:	4770      	bx	lr

0800d054 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800d054:	b580      	push	{r7, lr}
 800d056:	b084      	sub	sp, #16
 800d058:	af00      	add	r7, sp, #0
 800d05a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800d05c:	4b19      	ldr	r3, [pc, #100]	@ (800d0c4 <HAL_PWREx_ConfigSupply+0x70>)
 800d05e:	68db      	ldr	r3, [r3, #12]
 800d060:	f003 0304 	and.w	r3, r3, #4
 800d064:	2b04      	cmp	r3, #4
 800d066:	d00a      	beq.n	800d07e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800d068:	4b16      	ldr	r3, [pc, #88]	@ (800d0c4 <HAL_PWREx_ConfigSupply+0x70>)
 800d06a:	68db      	ldr	r3, [r3, #12]
 800d06c:	f003 0307 	and.w	r3, r3, #7
 800d070:	687a      	ldr	r2, [r7, #4]
 800d072:	429a      	cmp	r2, r3
 800d074:	d001      	beq.n	800d07a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800d076:	2301      	movs	r3, #1
 800d078:	e01f      	b.n	800d0ba <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800d07a:	2300      	movs	r3, #0
 800d07c:	e01d      	b.n	800d0ba <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800d07e:	4b11      	ldr	r3, [pc, #68]	@ (800d0c4 <HAL_PWREx_ConfigSupply+0x70>)
 800d080:	68db      	ldr	r3, [r3, #12]
 800d082:	f023 0207 	bic.w	r2, r3, #7
 800d086:	490f      	ldr	r1, [pc, #60]	@ (800d0c4 <HAL_PWREx_ConfigSupply+0x70>)
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	4313      	orrs	r3, r2
 800d08c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800d08e:	f7fa f963 	bl	8007358 <HAL_GetTick>
 800d092:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d094:	e009      	b.n	800d0aa <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800d096:	f7fa f95f 	bl	8007358 <HAL_GetTick>
 800d09a:	4602      	mov	r2, r0
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	1ad3      	subs	r3, r2, r3
 800d0a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d0a4:	d901      	bls.n	800d0aa <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800d0a6:	2301      	movs	r3, #1
 800d0a8:	e007      	b.n	800d0ba <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d0aa:	4b06      	ldr	r3, [pc, #24]	@ (800d0c4 <HAL_PWREx_ConfigSupply+0x70>)
 800d0ac:	685b      	ldr	r3, [r3, #4]
 800d0ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d0b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d0b6:	d1ee      	bne.n	800d096 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800d0b8:	2300      	movs	r3, #0
}
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	3710      	adds	r7, #16
 800d0be:	46bd      	mov	sp, r7
 800d0c0:	bd80      	pop	{r7, pc}
 800d0c2:	bf00      	nop
 800d0c4:	58024800 	.word	0x58024800

0800d0c8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800d0c8:	b480      	push	{r7}
 800d0ca:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800d0cc:	4b05      	ldr	r3, [pc, #20]	@ (800d0e4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d0ce:	68db      	ldr	r3, [r3, #12]
 800d0d0:	4a04      	ldr	r2, [pc, #16]	@ (800d0e4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d0d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d0d6:	60d3      	str	r3, [r2, #12]
}
 800d0d8:	bf00      	nop
 800d0da:	46bd      	mov	sp, r7
 800d0dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e0:	4770      	bx	lr
 800d0e2:	bf00      	nop
 800d0e4:	58024800 	.word	0x58024800

0800d0e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d0e8:	b580      	push	{r7, lr}
 800d0ea:	b08c      	sub	sp, #48	@ 0x30
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d101      	bne.n	800d0fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d0f6:	2301      	movs	r3, #1
 800d0f8:	e3c8      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	681b      	ldr	r3, [r3, #0]
 800d0fe:	f003 0301 	and.w	r3, r3, #1
 800d102:	2b00      	cmp	r3, #0
 800d104:	f000 8087 	beq.w	800d216 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d108:	4b88      	ldr	r3, [pc, #544]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d10a:	691b      	ldr	r3, [r3, #16]
 800d10c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d110:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d112:	4b86      	ldr	r3, [pc, #536]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d116:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800d118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d11a:	2b10      	cmp	r3, #16
 800d11c:	d007      	beq.n	800d12e <HAL_RCC_OscConfig+0x46>
 800d11e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d120:	2b18      	cmp	r3, #24
 800d122:	d110      	bne.n	800d146 <HAL_RCC_OscConfig+0x5e>
 800d124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d126:	f003 0303 	and.w	r3, r3, #3
 800d12a:	2b02      	cmp	r3, #2
 800d12c:	d10b      	bne.n	800d146 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d12e:	4b7f      	ldr	r3, [pc, #508]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d136:	2b00      	cmp	r3, #0
 800d138:	d06c      	beq.n	800d214 <HAL_RCC_OscConfig+0x12c>
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	685b      	ldr	r3, [r3, #4]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	d168      	bne.n	800d214 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800d142:	2301      	movs	r3, #1
 800d144:	e3a2      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	685b      	ldr	r3, [r3, #4]
 800d14a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d14e:	d106      	bne.n	800d15e <HAL_RCC_OscConfig+0x76>
 800d150:	4b76      	ldr	r3, [pc, #472]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	4a75      	ldr	r2, [pc, #468]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d156:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d15a:	6013      	str	r3, [r2, #0]
 800d15c:	e02e      	b.n	800d1bc <HAL_RCC_OscConfig+0xd4>
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	685b      	ldr	r3, [r3, #4]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d10c      	bne.n	800d180 <HAL_RCC_OscConfig+0x98>
 800d166:	4b71      	ldr	r3, [pc, #452]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	4a70      	ldr	r2, [pc, #448]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d16c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d170:	6013      	str	r3, [r2, #0]
 800d172:	4b6e      	ldr	r3, [pc, #440]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	4a6d      	ldr	r2, [pc, #436]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d178:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d17c:	6013      	str	r3, [r2, #0]
 800d17e:	e01d      	b.n	800d1bc <HAL_RCC_OscConfig+0xd4>
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	685b      	ldr	r3, [r3, #4]
 800d184:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d188:	d10c      	bne.n	800d1a4 <HAL_RCC_OscConfig+0xbc>
 800d18a:	4b68      	ldr	r3, [pc, #416]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	4a67      	ldr	r2, [pc, #412]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d190:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d194:	6013      	str	r3, [r2, #0]
 800d196:	4b65      	ldr	r3, [pc, #404]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	4a64      	ldr	r2, [pc, #400]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d19c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d1a0:	6013      	str	r3, [r2, #0]
 800d1a2:	e00b      	b.n	800d1bc <HAL_RCC_OscConfig+0xd4>
 800d1a4:	4b61      	ldr	r3, [pc, #388]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	4a60      	ldr	r2, [pc, #384]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d1aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d1ae:	6013      	str	r3, [r2, #0]
 800d1b0:	4b5e      	ldr	r3, [pc, #376]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	4a5d      	ldr	r2, [pc, #372]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d1b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d1ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	685b      	ldr	r3, [r3, #4]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d013      	beq.n	800d1ec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d1c4:	f7fa f8c8 	bl	8007358 <HAL_GetTick>
 800d1c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d1ca:	e008      	b.n	800d1de <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d1cc:	f7fa f8c4 	bl	8007358 <HAL_GetTick>
 800d1d0:	4602      	mov	r2, r0
 800d1d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1d4:	1ad3      	subs	r3, r2, r3
 800d1d6:	2b64      	cmp	r3, #100	@ 0x64
 800d1d8:	d901      	bls.n	800d1de <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800d1da:	2303      	movs	r3, #3
 800d1dc:	e356      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d1de:	4b53      	ldr	r3, [pc, #332]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d0f0      	beq.n	800d1cc <HAL_RCC_OscConfig+0xe4>
 800d1ea:	e014      	b.n	800d216 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d1ec:	f7fa f8b4 	bl	8007358 <HAL_GetTick>
 800d1f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d1f2:	e008      	b.n	800d206 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d1f4:	f7fa f8b0 	bl	8007358 <HAL_GetTick>
 800d1f8:	4602      	mov	r2, r0
 800d1fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1fc:	1ad3      	subs	r3, r2, r3
 800d1fe:	2b64      	cmp	r3, #100	@ 0x64
 800d200:	d901      	bls.n	800d206 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800d202:	2303      	movs	r3, #3
 800d204:	e342      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d206:	4b49      	ldr	r3, [pc, #292]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d1f0      	bne.n	800d1f4 <HAL_RCC_OscConfig+0x10c>
 800d212:	e000      	b.n	800d216 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d214:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	f003 0302 	and.w	r3, r3, #2
 800d21e:	2b00      	cmp	r3, #0
 800d220:	f000 808c 	beq.w	800d33c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d224:	4b41      	ldr	r3, [pc, #260]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d226:	691b      	ldr	r3, [r3, #16]
 800d228:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d22c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d22e:	4b3f      	ldr	r3, [pc, #252]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d232:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800d234:	6a3b      	ldr	r3, [r7, #32]
 800d236:	2b00      	cmp	r3, #0
 800d238:	d007      	beq.n	800d24a <HAL_RCC_OscConfig+0x162>
 800d23a:	6a3b      	ldr	r3, [r7, #32]
 800d23c:	2b18      	cmp	r3, #24
 800d23e:	d137      	bne.n	800d2b0 <HAL_RCC_OscConfig+0x1c8>
 800d240:	69fb      	ldr	r3, [r7, #28]
 800d242:	f003 0303 	and.w	r3, r3, #3
 800d246:	2b00      	cmp	r3, #0
 800d248:	d132      	bne.n	800d2b0 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d24a:	4b38      	ldr	r3, [pc, #224]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	f003 0304 	and.w	r3, r3, #4
 800d252:	2b00      	cmp	r3, #0
 800d254:	d005      	beq.n	800d262 <HAL_RCC_OscConfig+0x17a>
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	68db      	ldr	r3, [r3, #12]
 800d25a:	2b00      	cmp	r3, #0
 800d25c:	d101      	bne.n	800d262 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800d25e:	2301      	movs	r3, #1
 800d260:	e314      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d262:	4b32      	ldr	r3, [pc, #200]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d264:	681b      	ldr	r3, [r3, #0]
 800d266:	f023 0219 	bic.w	r2, r3, #25
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	68db      	ldr	r3, [r3, #12]
 800d26e:	492f      	ldr	r1, [pc, #188]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d270:	4313      	orrs	r3, r2
 800d272:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d274:	f7fa f870 	bl	8007358 <HAL_GetTick>
 800d278:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d27a:	e008      	b.n	800d28e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d27c:	f7fa f86c 	bl	8007358 <HAL_GetTick>
 800d280:	4602      	mov	r2, r0
 800d282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d284:	1ad3      	subs	r3, r2, r3
 800d286:	2b02      	cmp	r3, #2
 800d288:	d901      	bls.n	800d28e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800d28a:	2303      	movs	r3, #3
 800d28c:	e2fe      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d28e:	4b27      	ldr	r3, [pc, #156]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	f003 0304 	and.w	r3, r3, #4
 800d296:	2b00      	cmp	r3, #0
 800d298:	d0f0      	beq.n	800d27c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d29a:	4b24      	ldr	r3, [pc, #144]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d29c:	685b      	ldr	r3, [r3, #4]
 800d29e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	691b      	ldr	r3, [r3, #16]
 800d2a6:	061b      	lsls	r3, r3, #24
 800d2a8:	4920      	ldr	r1, [pc, #128]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d2aa:	4313      	orrs	r3, r2
 800d2ac:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d2ae:	e045      	b.n	800d33c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	68db      	ldr	r3, [r3, #12]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d026      	beq.n	800d306 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d2b8:	4b1c      	ldr	r3, [pc, #112]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d2ba:	681b      	ldr	r3, [r3, #0]
 800d2bc:	f023 0219 	bic.w	r2, r3, #25
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	68db      	ldr	r3, [r3, #12]
 800d2c4:	4919      	ldr	r1, [pc, #100]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d2c6:	4313      	orrs	r3, r2
 800d2c8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d2ca:	f7fa f845 	bl	8007358 <HAL_GetTick>
 800d2ce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d2d0:	e008      	b.n	800d2e4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d2d2:	f7fa f841 	bl	8007358 <HAL_GetTick>
 800d2d6:	4602      	mov	r2, r0
 800d2d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2da:	1ad3      	subs	r3, r2, r3
 800d2dc:	2b02      	cmp	r3, #2
 800d2de:	d901      	bls.n	800d2e4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800d2e0:	2303      	movs	r3, #3
 800d2e2:	e2d3      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d2e4:	4b11      	ldr	r3, [pc, #68]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	f003 0304 	and.w	r3, r3, #4
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d0f0      	beq.n	800d2d2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d2f0:	4b0e      	ldr	r3, [pc, #56]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d2f2:	685b      	ldr	r3, [r3, #4]
 800d2f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	691b      	ldr	r3, [r3, #16]
 800d2fc:	061b      	lsls	r3, r3, #24
 800d2fe:	490b      	ldr	r1, [pc, #44]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d300:	4313      	orrs	r3, r2
 800d302:	604b      	str	r3, [r1, #4]
 800d304:	e01a      	b.n	800d33c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d306:	4b09      	ldr	r3, [pc, #36]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	4a08      	ldr	r2, [pc, #32]	@ (800d32c <HAL_RCC_OscConfig+0x244>)
 800d30c:	f023 0301 	bic.w	r3, r3, #1
 800d310:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d312:	f7fa f821 	bl	8007358 <HAL_GetTick>
 800d316:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800d318:	e00a      	b.n	800d330 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d31a:	f7fa f81d 	bl	8007358 <HAL_GetTick>
 800d31e:	4602      	mov	r2, r0
 800d320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d322:	1ad3      	subs	r3, r2, r3
 800d324:	2b02      	cmp	r3, #2
 800d326:	d903      	bls.n	800d330 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800d328:	2303      	movs	r3, #3
 800d32a:	e2af      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
 800d32c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800d330:	4b96      	ldr	r3, [pc, #600]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	f003 0304 	and.w	r3, r3, #4
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d1ee      	bne.n	800d31a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	f003 0310 	and.w	r3, r3, #16
 800d344:	2b00      	cmp	r3, #0
 800d346:	d06a      	beq.n	800d41e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d348:	4b90      	ldr	r3, [pc, #576]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d34a:	691b      	ldr	r3, [r3, #16]
 800d34c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d350:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d352:	4b8e      	ldr	r3, [pc, #568]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d356:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800d358:	69bb      	ldr	r3, [r7, #24]
 800d35a:	2b08      	cmp	r3, #8
 800d35c:	d007      	beq.n	800d36e <HAL_RCC_OscConfig+0x286>
 800d35e:	69bb      	ldr	r3, [r7, #24]
 800d360:	2b18      	cmp	r3, #24
 800d362:	d11b      	bne.n	800d39c <HAL_RCC_OscConfig+0x2b4>
 800d364:	697b      	ldr	r3, [r7, #20]
 800d366:	f003 0303 	and.w	r3, r3, #3
 800d36a:	2b01      	cmp	r3, #1
 800d36c:	d116      	bne.n	800d39c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d36e:	4b87      	ldr	r3, [pc, #540]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d376:	2b00      	cmp	r3, #0
 800d378:	d005      	beq.n	800d386 <HAL_RCC_OscConfig+0x29e>
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	69db      	ldr	r3, [r3, #28]
 800d37e:	2b80      	cmp	r3, #128	@ 0x80
 800d380:	d001      	beq.n	800d386 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800d382:	2301      	movs	r3, #1
 800d384:	e282      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d386:	4b81      	ldr	r3, [pc, #516]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d388:	68db      	ldr	r3, [r3, #12]
 800d38a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	6a1b      	ldr	r3, [r3, #32]
 800d392:	061b      	lsls	r3, r3, #24
 800d394:	497d      	ldr	r1, [pc, #500]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d396:	4313      	orrs	r3, r2
 800d398:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d39a:	e040      	b.n	800d41e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	69db      	ldr	r3, [r3, #28]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d023      	beq.n	800d3ec <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800d3a4:	4b79      	ldr	r3, [pc, #484]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	4a78      	ldr	r2, [pc, #480]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d3aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d3ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d3b0:	f7f9 ffd2 	bl	8007358 <HAL_GetTick>
 800d3b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d3b6:	e008      	b.n	800d3ca <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800d3b8:	f7f9 ffce 	bl	8007358 <HAL_GetTick>
 800d3bc:	4602      	mov	r2, r0
 800d3be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3c0:	1ad3      	subs	r3, r2, r3
 800d3c2:	2b02      	cmp	r3, #2
 800d3c4:	d901      	bls.n	800d3ca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800d3c6:	2303      	movs	r3, #3
 800d3c8:	e260      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d3ca:	4b70      	ldr	r3, [pc, #448]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d0f0      	beq.n	800d3b8 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d3d6:	4b6d      	ldr	r3, [pc, #436]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d3d8:	68db      	ldr	r3, [r3, #12]
 800d3da:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	6a1b      	ldr	r3, [r3, #32]
 800d3e2:	061b      	lsls	r3, r3, #24
 800d3e4:	4969      	ldr	r1, [pc, #420]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d3e6:	4313      	orrs	r3, r2
 800d3e8:	60cb      	str	r3, [r1, #12]
 800d3ea:	e018      	b.n	800d41e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800d3ec:	4b67      	ldr	r3, [pc, #412]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	4a66      	ldr	r2, [pc, #408]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d3f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d3f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d3f8:	f7f9 ffae 	bl	8007358 <HAL_GetTick>
 800d3fc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d3fe:	e008      	b.n	800d412 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800d400:	f7f9 ffaa 	bl	8007358 <HAL_GetTick>
 800d404:	4602      	mov	r2, r0
 800d406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d408:	1ad3      	subs	r3, r2, r3
 800d40a:	2b02      	cmp	r3, #2
 800d40c:	d901      	bls.n	800d412 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800d40e:	2303      	movs	r3, #3
 800d410:	e23c      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d412:	4b5e      	ldr	r3, [pc, #376]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d1f0      	bne.n	800d400 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	f003 0308 	and.w	r3, r3, #8
 800d426:	2b00      	cmp	r3, #0
 800d428:	d036      	beq.n	800d498 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	695b      	ldr	r3, [r3, #20]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d019      	beq.n	800d466 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d432:	4b56      	ldr	r3, [pc, #344]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d434:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d436:	4a55      	ldr	r2, [pc, #340]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d438:	f043 0301 	orr.w	r3, r3, #1
 800d43c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d43e:	f7f9 ff8b 	bl	8007358 <HAL_GetTick>
 800d442:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d444:	e008      	b.n	800d458 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d446:	f7f9 ff87 	bl	8007358 <HAL_GetTick>
 800d44a:	4602      	mov	r2, r0
 800d44c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d44e:	1ad3      	subs	r3, r2, r3
 800d450:	2b02      	cmp	r3, #2
 800d452:	d901      	bls.n	800d458 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 800d454:	2303      	movs	r3, #3
 800d456:	e219      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d458:	4b4c      	ldr	r3, [pc, #304]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d45a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d45c:	f003 0302 	and.w	r3, r3, #2
 800d460:	2b00      	cmp	r3, #0
 800d462:	d0f0      	beq.n	800d446 <HAL_RCC_OscConfig+0x35e>
 800d464:	e018      	b.n	800d498 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d466:	4b49      	ldr	r3, [pc, #292]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d468:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d46a:	4a48      	ldr	r2, [pc, #288]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d46c:	f023 0301 	bic.w	r3, r3, #1
 800d470:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d472:	f7f9 ff71 	bl	8007358 <HAL_GetTick>
 800d476:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d478:	e008      	b.n	800d48c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d47a:	f7f9 ff6d 	bl	8007358 <HAL_GetTick>
 800d47e:	4602      	mov	r2, r0
 800d480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d482:	1ad3      	subs	r3, r2, r3
 800d484:	2b02      	cmp	r3, #2
 800d486:	d901      	bls.n	800d48c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 800d488:	2303      	movs	r3, #3
 800d48a:	e1ff      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d48c:	4b3f      	ldr	r3, [pc, #252]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d48e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d490:	f003 0302 	and.w	r3, r3, #2
 800d494:	2b00      	cmp	r3, #0
 800d496:	d1f0      	bne.n	800d47a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	f003 0320 	and.w	r3, r3, #32
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d036      	beq.n	800d512 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	699b      	ldr	r3, [r3, #24]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d019      	beq.n	800d4e0 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d4ac:	4b37      	ldr	r3, [pc, #220]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	4a36      	ldr	r2, [pc, #216]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d4b2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800d4b6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d4b8:	f7f9 ff4e 	bl	8007358 <HAL_GetTick>
 800d4bc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d4be:	e008      	b.n	800d4d2 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d4c0:	f7f9 ff4a 	bl	8007358 <HAL_GetTick>
 800d4c4:	4602      	mov	r2, r0
 800d4c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4c8:	1ad3      	subs	r3, r2, r3
 800d4ca:	2b02      	cmp	r3, #2
 800d4cc:	d901      	bls.n	800d4d2 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800d4ce:	2303      	movs	r3, #3
 800d4d0:	e1dc      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d4d2:	4b2e      	ldr	r3, [pc, #184]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d0f0      	beq.n	800d4c0 <HAL_RCC_OscConfig+0x3d8>
 800d4de:	e018      	b.n	800d512 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d4e0:	4b2a      	ldr	r3, [pc, #168]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	4a29      	ldr	r2, [pc, #164]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d4e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d4ea:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d4ec:	f7f9 ff34 	bl	8007358 <HAL_GetTick>
 800d4f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d4f2:	e008      	b.n	800d506 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d4f4:	f7f9 ff30 	bl	8007358 <HAL_GetTick>
 800d4f8:	4602      	mov	r2, r0
 800d4fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4fc:	1ad3      	subs	r3, r2, r3
 800d4fe:	2b02      	cmp	r3, #2
 800d500:	d901      	bls.n	800d506 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800d502:	2303      	movs	r3, #3
 800d504:	e1c2      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d506:	4b21      	ldr	r3, [pc, #132]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d1f0      	bne.n	800d4f4 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	681b      	ldr	r3, [r3, #0]
 800d516:	f003 0304 	and.w	r3, r3, #4
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	f000 8086 	beq.w	800d62c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800d520:	4b1b      	ldr	r3, [pc, #108]	@ (800d590 <HAL_RCC_OscConfig+0x4a8>)
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	4a1a      	ldr	r2, [pc, #104]	@ (800d590 <HAL_RCC_OscConfig+0x4a8>)
 800d526:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d52a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d52c:	f7f9 ff14 	bl	8007358 <HAL_GetTick>
 800d530:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d532:	e008      	b.n	800d546 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d534:	f7f9 ff10 	bl	8007358 <HAL_GetTick>
 800d538:	4602      	mov	r2, r0
 800d53a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d53c:	1ad3      	subs	r3, r2, r3
 800d53e:	2b64      	cmp	r3, #100	@ 0x64
 800d540:	d901      	bls.n	800d546 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800d542:	2303      	movs	r3, #3
 800d544:	e1a2      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d546:	4b12      	ldr	r3, [pc, #72]	@ (800d590 <HAL_RCC_OscConfig+0x4a8>)
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d0f0      	beq.n	800d534 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	689b      	ldr	r3, [r3, #8]
 800d556:	2b01      	cmp	r3, #1
 800d558:	d106      	bne.n	800d568 <HAL_RCC_OscConfig+0x480>
 800d55a:	4b0c      	ldr	r3, [pc, #48]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d55c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d55e:	4a0b      	ldr	r2, [pc, #44]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d560:	f043 0301 	orr.w	r3, r3, #1
 800d564:	6713      	str	r3, [r2, #112]	@ 0x70
 800d566:	e032      	b.n	800d5ce <HAL_RCC_OscConfig+0x4e6>
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	689b      	ldr	r3, [r3, #8]
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	d111      	bne.n	800d594 <HAL_RCC_OscConfig+0x4ac>
 800d570:	4b06      	ldr	r3, [pc, #24]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d572:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d574:	4a05      	ldr	r2, [pc, #20]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d576:	f023 0301 	bic.w	r3, r3, #1
 800d57a:	6713      	str	r3, [r2, #112]	@ 0x70
 800d57c:	4b03      	ldr	r3, [pc, #12]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d57e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d580:	4a02      	ldr	r2, [pc, #8]	@ (800d58c <HAL_RCC_OscConfig+0x4a4>)
 800d582:	f023 0304 	bic.w	r3, r3, #4
 800d586:	6713      	str	r3, [r2, #112]	@ 0x70
 800d588:	e021      	b.n	800d5ce <HAL_RCC_OscConfig+0x4e6>
 800d58a:	bf00      	nop
 800d58c:	58024400 	.word	0x58024400
 800d590:	58024800 	.word	0x58024800
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	689b      	ldr	r3, [r3, #8]
 800d598:	2b05      	cmp	r3, #5
 800d59a:	d10c      	bne.n	800d5b6 <HAL_RCC_OscConfig+0x4ce>
 800d59c:	4b83      	ldr	r3, [pc, #524]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d59e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5a0:	4a82      	ldr	r2, [pc, #520]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d5a2:	f043 0304 	orr.w	r3, r3, #4
 800d5a6:	6713      	str	r3, [r2, #112]	@ 0x70
 800d5a8:	4b80      	ldr	r3, [pc, #512]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d5aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5ac:	4a7f      	ldr	r2, [pc, #508]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d5ae:	f043 0301 	orr.w	r3, r3, #1
 800d5b2:	6713      	str	r3, [r2, #112]	@ 0x70
 800d5b4:	e00b      	b.n	800d5ce <HAL_RCC_OscConfig+0x4e6>
 800d5b6:	4b7d      	ldr	r3, [pc, #500]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d5b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5ba:	4a7c      	ldr	r2, [pc, #496]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d5bc:	f023 0301 	bic.w	r3, r3, #1
 800d5c0:	6713      	str	r3, [r2, #112]	@ 0x70
 800d5c2:	4b7a      	ldr	r3, [pc, #488]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d5c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5c6:	4a79      	ldr	r2, [pc, #484]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d5c8:	f023 0304 	bic.w	r3, r3, #4
 800d5cc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	689b      	ldr	r3, [r3, #8]
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d015      	beq.n	800d602 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d5d6:	f7f9 febf 	bl	8007358 <HAL_GetTick>
 800d5da:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d5dc:	e00a      	b.n	800d5f4 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d5de:	f7f9 febb 	bl	8007358 <HAL_GetTick>
 800d5e2:	4602      	mov	r2, r0
 800d5e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5e6:	1ad3      	subs	r3, r2, r3
 800d5e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d5ec:	4293      	cmp	r3, r2
 800d5ee:	d901      	bls.n	800d5f4 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800d5f0:	2303      	movs	r3, #3
 800d5f2:	e14b      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d5f4:	4b6d      	ldr	r3, [pc, #436]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d5f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d5f8:	f003 0302 	and.w	r3, r3, #2
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d0ee      	beq.n	800d5de <HAL_RCC_OscConfig+0x4f6>
 800d600:	e014      	b.n	800d62c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d602:	f7f9 fea9 	bl	8007358 <HAL_GetTick>
 800d606:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d608:	e00a      	b.n	800d620 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d60a:	f7f9 fea5 	bl	8007358 <HAL_GetTick>
 800d60e:	4602      	mov	r2, r0
 800d610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d612:	1ad3      	subs	r3, r2, r3
 800d614:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d618:	4293      	cmp	r3, r2
 800d61a:	d901      	bls.n	800d620 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 800d61c:	2303      	movs	r3, #3
 800d61e:	e135      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d620:	4b62      	ldr	r3, [pc, #392]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d624:	f003 0302 	and.w	r3, r3, #2
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d1ee      	bne.n	800d60a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d630:	2b00      	cmp	r3, #0
 800d632:	f000 812a 	beq.w	800d88a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800d636:	4b5d      	ldr	r3, [pc, #372]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d638:	691b      	ldr	r3, [r3, #16]
 800d63a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d63e:	2b18      	cmp	r3, #24
 800d640:	f000 80ba 	beq.w	800d7b8 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d648:	2b02      	cmp	r3, #2
 800d64a:	f040 8095 	bne.w	800d778 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d64e:	4b57      	ldr	r3, [pc, #348]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	4a56      	ldr	r2, [pc, #344]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d654:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d658:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d65a:	f7f9 fe7d 	bl	8007358 <HAL_GetTick>
 800d65e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d660:	e008      	b.n	800d674 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d662:	f7f9 fe79 	bl	8007358 <HAL_GetTick>
 800d666:	4602      	mov	r2, r0
 800d668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d66a:	1ad3      	subs	r3, r2, r3
 800d66c:	2b02      	cmp	r3, #2
 800d66e:	d901      	bls.n	800d674 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 800d670:	2303      	movs	r3, #3
 800d672:	e10b      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d674:	4b4d      	ldr	r3, [pc, #308]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d1f0      	bne.n	800d662 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d680:	4b4a      	ldr	r3, [pc, #296]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d682:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d684:	4b4a      	ldr	r3, [pc, #296]	@ (800d7b0 <HAL_RCC_OscConfig+0x6c8>)
 800d686:	4013      	ands	r3, r2
 800d688:	687a      	ldr	r2, [r7, #4]
 800d68a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800d68c:	687a      	ldr	r2, [r7, #4]
 800d68e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d690:	0112      	lsls	r2, r2, #4
 800d692:	430a      	orrs	r2, r1
 800d694:	4945      	ldr	r1, [pc, #276]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d696:	4313      	orrs	r3, r2
 800d698:	628b      	str	r3, [r1, #40]	@ 0x28
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d69e:	3b01      	subs	r3, #1
 800d6a0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d6a8:	3b01      	subs	r3, #1
 800d6aa:	025b      	lsls	r3, r3, #9
 800d6ac:	b29b      	uxth	r3, r3
 800d6ae:	431a      	orrs	r2, r3
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6b4:	3b01      	subs	r3, #1
 800d6b6:	041b      	lsls	r3, r3, #16
 800d6b8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d6bc:	431a      	orrs	r2, r3
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d6c2:	3b01      	subs	r3, #1
 800d6c4:	061b      	lsls	r3, r3, #24
 800d6c6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d6ca:	4938      	ldr	r1, [pc, #224]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d6cc:	4313      	orrs	r3, r2
 800d6ce:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800d6d0:	4b36      	ldr	r3, [pc, #216]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d6d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6d4:	4a35      	ldr	r2, [pc, #212]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d6d6:	f023 0301 	bic.w	r3, r3, #1
 800d6da:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d6dc:	4b33      	ldr	r3, [pc, #204]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d6de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d6e0:	4b34      	ldr	r3, [pc, #208]	@ (800d7b4 <HAL_RCC_OscConfig+0x6cc>)
 800d6e2:	4013      	ands	r3, r2
 800d6e4:	687a      	ldr	r2, [r7, #4]
 800d6e6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d6e8:	00d2      	lsls	r2, r2, #3
 800d6ea:	4930      	ldr	r1, [pc, #192]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d6ec:	4313      	orrs	r3, r2
 800d6ee:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800d6f0:	4b2e      	ldr	r3, [pc, #184]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d6f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d6f4:	f023 020c 	bic.w	r2, r3, #12
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6fc:	492b      	ldr	r1, [pc, #172]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d6fe:	4313      	orrs	r3, r2
 800d700:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800d702:	4b2a      	ldr	r3, [pc, #168]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d706:	f023 0202 	bic.w	r2, r3, #2
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d70e:	4927      	ldr	r1, [pc, #156]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d710:	4313      	orrs	r3, r2
 800d712:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800d714:	4b25      	ldr	r3, [pc, #148]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d718:	4a24      	ldr	r2, [pc, #144]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d71a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d71e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d720:	4b22      	ldr	r3, [pc, #136]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d724:	4a21      	ldr	r2, [pc, #132]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d726:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d72a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800d72c:	4b1f      	ldr	r3, [pc, #124]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d72e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d730:	4a1e      	ldr	r2, [pc, #120]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d732:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d736:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800d738:	4b1c      	ldr	r3, [pc, #112]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d73a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d73c:	4a1b      	ldr	r2, [pc, #108]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d73e:	f043 0301 	orr.w	r3, r3, #1
 800d742:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d744:	4b19      	ldr	r3, [pc, #100]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d746:	681b      	ldr	r3, [r3, #0]
 800d748:	4a18      	ldr	r2, [pc, #96]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d74a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d74e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d750:	f7f9 fe02 	bl	8007358 <HAL_GetTick>
 800d754:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d756:	e008      	b.n	800d76a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d758:	f7f9 fdfe 	bl	8007358 <HAL_GetTick>
 800d75c:	4602      	mov	r2, r0
 800d75e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d760:	1ad3      	subs	r3, r2, r3
 800d762:	2b02      	cmp	r3, #2
 800d764:	d901      	bls.n	800d76a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800d766:	2303      	movs	r3, #3
 800d768:	e090      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d76a:	4b10      	ldr	r3, [pc, #64]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d772:	2b00      	cmp	r3, #0
 800d774:	d0f0      	beq.n	800d758 <HAL_RCC_OscConfig+0x670>
 800d776:	e088      	b.n	800d88a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d778:	4b0c      	ldr	r3, [pc, #48]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	4a0b      	ldr	r2, [pc, #44]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d77e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d782:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d784:	f7f9 fde8 	bl	8007358 <HAL_GetTick>
 800d788:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d78a:	e008      	b.n	800d79e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d78c:	f7f9 fde4 	bl	8007358 <HAL_GetTick>
 800d790:	4602      	mov	r2, r0
 800d792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d794:	1ad3      	subs	r3, r2, r3
 800d796:	2b02      	cmp	r3, #2
 800d798:	d901      	bls.n	800d79e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800d79a:	2303      	movs	r3, #3
 800d79c:	e076      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d79e:	4b03      	ldr	r3, [pc, #12]	@ (800d7ac <HAL_RCC_OscConfig+0x6c4>)
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d1f0      	bne.n	800d78c <HAL_RCC_OscConfig+0x6a4>
 800d7aa:	e06e      	b.n	800d88a <HAL_RCC_OscConfig+0x7a2>
 800d7ac:	58024400 	.word	0x58024400
 800d7b0:	fffffc0c 	.word	0xfffffc0c
 800d7b4:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800d7b8:	4b36      	ldr	r3, [pc, #216]	@ (800d894 <HAL_RCC_OscConfig+0x7ac>)
 800d7ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7bc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800d7be:	4b35      	ldr	r3, [pc, #212]	@ (800d894 <HAL_RCC_OscConfig+0x7ac>)
 800d7c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d7c2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7c8:	2b01      	cmp	r3, #1
 800d7ca:	d031      	beq.n	800d830 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d7cc:	693b      	ldr	r3, [r7, #16]
 800d7ce:	f003 0203 	and.w	r2, r3, #3
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d7d6:	429a      	cmp	r2, r3
 800d7d8:	d12a      	bne.n	800d830 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d7da:	693b      	ldr	r3, [r7, #16]
 800d7dc:	091b      	lsrs	r3, r3, #4
 800d7de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d7e6:	429a      	cmp	r2, r3
 800d7e8:	d122      	bne.n	800d830 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d7f4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d7f6:	429a      	cmp	r2, r3
 800d7f8:	d11a      	bne.n	800d830 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	0a5b      	lsrs	r3, r3, #9
 800d7fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d806:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d808:	429a      	cmp	r2, r3
 800d80a:	d111      	bne.n	800d830 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d80c:	68fb      	ldr	r3, [r7, #12]
 800d80e:	0c1b      	lsrs	r3, r3, #16
 800d810:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d818:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d81a:	429a      	cmp	r2, r3
 800d81c:	d108      	bne.n	800d830 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	0e1b      	lsrs	r3, r3, #24
 800d822:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d82a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d82c:	429a      	cmp	r2, r3
 800d82e:	d001      	beq.n	800d834 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800d830:	2301      	movs	r3, #1
 800d832:	e02b      	b.n	800d88c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800d834:	4b17      	ldr	r3, [pc, #92]	@ (800d894 <HAL_RCC_OscConfig+0x7ac>)
 800d836:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d838:	08db      	lsrs	r3, r3, #3
 800d83a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d83e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d844:	693a      	ldr	r2, [r7, #16]
 800d846:	429a      	cmp	r2, r3
 800d848:	d01f      	beq.n	800d88a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800d84a:	4b12      	ldr	r3, [pc, #72]	@ (800d894 <HAL_RCC_OscConfig+0x7ac>)
 800d84c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d84e:	4a11      	ldr	r2, [pc, #68]	@ (800d894 <HAL_RCC_OscConfig+0x7ac>)
 800d850:	f023 0301 	bic.w	r3, r3, #1
 800d854:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d856:	f7f9 fd7f 	bl	8007358 <HAL_GetTick>
 800d85a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800d85c:	bf00      	nop
 800d85e:	f7f9 fd7b 	bl	8007358 <HAL_GetTick>
 800d862:	4602      	mov	r2, r0
 800d864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d866:	4293      	cmp	r3, r2
 800d868:	d0f9      	beq.n	800d85e <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d86a:	4b0a      	ldr	r3, [pc, #40]	@ (800d894 <HAL_RCC_OscConfig+0x7ac>)
 800d86c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d86e:	4b0a      	ldr	r3, [pc, #40]	@ (800d898 <HAL_RCC_OscConfig+0x7b0>)
 800d870:	4013      	ands	r3, r2
 800d872:	687a      	ldr	r2, [r7, #4]
 800d874:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d876:	00d2      	lsls	r2, r2, #3
 800d878:	4906      	ldr	r1, [pc, #24]	@ (800d894 <HAL_RCC_OscConfig+0x7ac>)
 800d87a:	4313      	orrs	r3, r2
 800d87c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800d87e:	4b05      	ldr	r3, [pc, #20]	@ (800d894 <HAL_RCC_OscConfig+0x7ac>)
 800d880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d882:	4a04      	ldr	r2, [pc, #16]	@ (800d894 <HAL_RCC_OscConfig+0x7ac>)
 800d884:	f043 0301 	orr.w	r3, r3, #1
 800d888:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800d88a:	2300      	movs	r3, #0
}
 800d88c:	4618      	mov	r0, r3
 800d88e:	3730      	adds	r7, #48	@ 0x30
 800d890:	46bd      	mov	sp, r7
 800d892:	bd80      	pop	{r7, pc}
 800d894:	58024400 	.word	0x58024400
 800d898:	ffff0007 	.word	0xffff0007

0800d89c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d89c:	b580      	push	{r7, lr}
 800d89e:	b086      	sub	sp, #24
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	6078      	str	r0, [r7, #4]
 800d8a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d101      	bne.n	800d8b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d8ac:	2301      	movs	r3, #1
 800d8ae:	e19c      	b.n	800dbea <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d8b0:	4b8a      	ldr	r3, [pc, #552]	@ (800dadc <HAL_RCC_ClockConfig+0x240>)
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	f003 030f 	and.w	r3, r3, #15
 800d8b8:	683a      	ldr	r2, [r7, #0]
 800d8ba:	429a      	cmp	r2, r3
 800d8bc:	d910      	bls.n	800d8e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d8be:	4b87      	ldr	r3, [pc, #540]	@ (800dadc <HAL_RCC_ClockConfig+0x240>)
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	f023 020f 	bic.w	r2, r3, #15
 800d8c6:	4985      	ldr	r1, [pc, #532]	@ (800dadc <HAL_RCC_ClockConfig+0x240>)
 800d8c8:	683b      	ldr	r3, [r7, #0]
 800d8ca:	4313      	orrs	r3, r2
 800d8cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d8ce:	4b83      	ldr	r3, [pc, #524]	@ (800dadc <HAL_RCC_ClockConfig+0x240>)
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	f003 030f 	and.w	r3, r3, #15
 800d8d6:	683a      	ldr	r2, [r7, #0]
 800d8d8:	429a      	cmp	r2, r3
 800d8da:	d001      	beq.n	800d8e0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800d8dc:	2301      	movs	r3, #1
 800d8de:	e184      	b.n	800dbea <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	681b      	ldr	r3, [r3, #0]
 800d8e4:	f003 0304 	and.w	r3, r3, #4
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d010      	beq.n	800d90e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	691a      	ldr	r2, [r3, #16]
 800d8f0:	4b7b      	ldr	r3, [pc, #492]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d8f2:	699b      	ldr	r3, [r3, #24]
 800d8f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d8f8:	429a      	cmp	r2, r3
 800d8fa:	d908      	bls.n	800d90e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800d8fc:	4b78      	ldr	r3, [pc, #480]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d8fe:	699b      	ldr	r3, [r3, #24]
 800d900:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	691b      	ldr	r3, [r3, #16]
 800d908:	4975      	ldr	r1, [pc, #468]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d90a:	4313      	orrs	r3, r2
 800d90c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	f003 0308 	and.w	r3, r3, #8
 800d916:	2b00      	cmp	r3, #0
 800d918:	d010      	beq.n	800d93c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	695a      	ldr	r2, [r3, #20]
 800d91e:	4b70      	ldr	r3, [pc, #448]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d920:	69db      	ldr	r3, [r3, #28]
 800d922:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d926:	429a      	cmp	r2, r3
 800d928:	d908      	bls.n	800d93c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800d92a:	4b6d      	ldr	r3, [pc, #436]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d92c:	69db      	ldr	r3, [r3, #28]
 800d92e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	695b      	ldr	r3, [r3, #20]
 800d936:	496a      	ldr	r1, [pc, #424]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d938:	4313      	orrs	r3, r2
 800d93a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	f003 0310 	and.w	r3, r3, #16
 800d944:	2b00      	cmp	r3, #0
 800d946:	d010      	beq.n	800d96a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800d948:	687b      	ldr	r3, [r7, #4]
 800d94a:	699a      	ldr	r2, [r3, #24]
 800d94c:	4b64      	ldr	r3, [pc, #400]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d94e:	69db      	ldr	r3, [r3, #28]
 800d950:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800d954:	429a      	cmp	r2, r3
 800d956:	d908      	bls.n	800d96a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800d958:	4b61      	ldr	r3, [pc, #388]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d95a:	69db      	ldr	r3, [r3, #28]
 800d95c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	699b      	ldr	r3, [r3, #24]
 800d964:	495e      	ldr	r1, [pc, #376]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d966:	4313      	orrs	r3, r2
 800d968:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	f003 0320 	and.w	r3, r3, #32
 800d972:	2b00      	cmp	r3, #0
 800d974:	d010      	beq.n	800d998 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	69da      	ldr	r2, [r3, #28]
 800d97a:	4b59      	ldr	r3, [pc, #356]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d97c:	6a1b      	ldr	r3, [r3, #32]
 800d97e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800d982:	429a      	cmp	r2, r3
 800d984:	d908      	bls.n	800d998 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800d986:	4b56      	ldr	r3, [pc, #344]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d988:	6a1b      	ldr	r3, [r3, #32]
 800d98a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	69db      	ldr	r3, [r3, #28]
 800d992:	4953      	ldr	r1, [pc, #332]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d994:	4313      	orrs	r3, r2
 800d996:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	681b      	ldr	r3, [r3, #0]
 800d99c:	f003 0302 	and.w	r3, r3, #2
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d010      	beq.n	800d9c6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	68da      	ldr	r2, [r3, #12]
 800d9a8:	4b4d      	ldr	r3, [pc, #308]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d9aa:	699b      	ldr	r3, [r3, #24]
 800d9ac:	f003 030f 	and.w	r3, r3, #15
 800d9b0:	429a      	cmp	r2, r3
 800d9b2:	d908      	bls.n	800d9c6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d9b4:	4b4a      	ldr	r3, [pc, #296]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d9b6:	699b      	ldr	r3, [r3, #24]
 800d9b8:	f023 020f 	bic.w	r2, r3, #15
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	68db      	ldr	r3, [r3, #12]
 800d9c0:	4947      	ldr	r1, [pc, #284]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d9c2:	4313      	orrs	r3, r2
 800d9c4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	f003 0301 	and.w	r3, r3, #1
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d055      	beq.n	800da7e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800d9d2:	4b43      	ldr	r3, [pc, #268]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d9d4:	699b      	ldr	r3, [r3, #24]
 800d9d6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	689b      	ldr	r3, [r3, #8]
 800d9de:	4940      	ldr	r1, [pc, #256]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d9e0:	4313      	orrs	r3, r2
 800d9e2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	685b      	ldr	r3, [r3, #4]
 800d9e8:	2b02      	cmp	r3, #2
 800d9ea:	d107      	bne.n	800d9fc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d9ec:	4b3c      	ldr	r3, [pc, #240]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800d9ee:	681b      	ldr	r3, [r3, #0]
 800d9f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d121      	bne.n	800da3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d9f8:	2301      	movs	r3, #1
 800d9fa:	e0f6      	b.n	800dbea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	685b      	ldr	r3, [r3, #4]
 800da00:	2b03      	cmp	r3, #3
 800da02:	d107      	bne.n	800da14 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800da04:	4b36      	ldr	r3, [pc, #216]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d115      	bne.n	800da3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800da10:	2301      	movs	r3, #1
 800da12:	e0ea      	b.n	800dbea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	685b      	ldr	r3, [r3, #4]
 800da18:	2b01      	cmp	r3, #1
 800da1a:	d107      	bne.n	800da2c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800da1c:	4b30      	ldr	r3, [pc, #192]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800da1e:	681b      	ldr	r3, [r3, #0]
 800da20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800da24:	2b00      	cmp	r3, #0
 800da26:	d109      	bne.n	800da3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800da28:	2301      	movs	r3, #1
 800da2a:	e0de      	b.n	800dbea <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800da2c:	4b2c      	ldr	r3, [pc, #176]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	f003 0304 	and.w	r3, r3, #4
 800da34:	2b00      	cmp	r3, #0
 800da36:	d101      	bne.n	800da3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800da38:	2301      	movs	r3, #1
 800da3a:	e0d6      	b.n	800dbea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800da3c:	4b28      	ldr	r3, [pc, #160]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800da3e:	691b      	ldr	r3, [r3, #16]
 800da40:	f023 0207 	bic.w	r2, r3, #7
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	685b      	ldr	r3, [r3, #4]
 800da48:	4925      	ldr	r1, [pc, #148]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800da4a:	4313      	orrs	r3, r2
 800da4c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800da4e:	f7f9 fc83 	bl	8007358 <HAL_GetTick>
 800da52:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800da54:	e00a      	b.n	800da6c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800da56:	f7f9 fc7f 	bl	8007358 <HAL_GetTick>
 800da5a:	4602      	mov	r2, r0
 800da5c:	697b      	ldr	r3, [r7, #20]
 800da5e:	1ad3      	subs	r3, r2, r3
 800da60:	f241 3288 	movw	r2, #5000	@ 0x1388
 800da64:	4293      	cmp	r3, r2
 800da66:	d901      	bls.n	800da6c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800da68:	2303      	movs	r3, #3
 800da6a:	e0be      	b.n	800dbea <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800da6c:	4b1c      	ldr	r3, [pc, #112]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800da6e:	691b      	ldr	r3, [r3, #16]
 800da70:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	685b      	ldr	r3, [r3, #4]
 800da78:	00db      	lsls	r3, r3, #3
 800da7a:	429a      	cmp	r2, r3
 800da7c:	d1eb      	bne.n	800da56 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	f003 0302 	and.w	r3, r3, #2
 800da86:	2b00      	cmp	r3, #0
 800da88:	d010      	beq.n	800daac <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	68da      	ldr	r2, [r3, #12]
 800da8e:	4b14      	ldr	r3, [pc, #80]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800da90:	699b      	ldr	r3, [r3, #24]
 800da92:	f003 030f 	and.w	r3, r3, #15
 800da96:	429a      	cmp	r2, r3
 800da98:	d208      	bcs.n	800daac <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800da9a:	4b11      	ldr	r3, [pc, #68]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800da9c:	699b      	ldr	r3, [r3, #24]
 800da9e:	f023 020f 	bic.w	r2, r3, #15
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	68db      	ldr	r3, [r3, #12]
 800daa6:	490e      	ldr	r1, [pc, #56]	@ (800dae0 <HAL_RCC_ClockConfig+0x244>)
 800daa8:	4313      	orrs	r3, r2
 800daaa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800daac:	4b0b      	ldr	r3, [pc, #44]	@ (800dadc <HAL_RCC_ClockConfig+0x240>)
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	f003 030f 	and.w	r3, r3, #15
 800dab4:	683a      	ldr	r2, [r7, #0]
 800dab6:	429a      	cmp	r2, r3
 800dab8:	d214      	bcs.n	800dae4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800daba:	4b08      	ldr	r3, [pc, #32]	@ (800dadc <HAL_RCC_ClockConfig+0x240>)
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	f023 020f 	bic.w	r2, r3, #15
 800dac2:	4906      	ldr	r1, [pc, #24]	@ (800dadc <HAL_RCC_ClockConfig+0x240>)
 800dac4:	683b      	ldr	r3, [r7, #0]
 800dac6:	4313      	orrs	r3, r2
 800dac8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800daca:	4b04      	ldr	r3, [pc, #16]	@ (800dadc <HAL_RCC_ClockConfig+0x240>)
 800dacc:	681b      	ldr	r3, [r3, #0]
 800dace:	f003 030f 	and.w	r3, r3, #15
 800dad2:	683a      	ldr	r2, [r7, #0]
 800dad4:	429a      	cmp	r2, r3
 800dad6:	d005      	beq.n	800dae4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800dad8:	2301      	movs	r3, #1
 800dada:	e086      	b.n	800dbea <HAL_RCC_ClockConfig+0x34e>
 800dadc:	52002000 	.word	0x52002000
 800dae0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	f003 0304 	and.w	r3, r3, #4
 800daec:	2b00      	cmp	r3, #0
 800daee:	d010      	beq.n	800db12 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	691a      	ldr	r2, [r3, #16]
 800daf4:	4b3f      	ldr	r3, [pc, #252]	@ (800dbf4 <HAL_RCC_ClockConfig+0x358>)
 800daf6:	699b      	ldr	r3, [r3, #24]
 800daf8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800dafc:	429a      	cmp	r2, r3
 800dafe:	d208      	bcs.n	800db12 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800db00:	4b3c      	ldr	r3, [pc, #240]	@ (800dbf4 <HAL_RCC_ClockConfig+0x358>)
 800db02:	699b      	ldr	r3, [r3, #24]
 800db04:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	691b      	ldr	r3, [r3, #16]
 800db0c:	4939      	ldr	r1, [pc, #228]	@ (800dbf4 <HAL_RCC_ClockConfig+0x358>)
 800db0e:	4313      	orrs	r3, r2
 800db10:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	f003 0308 	and.w	r3, r3, #8
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d010      	beq.n	800db40 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	695a      	ldr	r2, [r3, #20]
 800db22:	4b34      	ldr	r3, [pc, #208]	@ (800dbf4 <HAL_RCC_ClockConfig+0x358>)
 800db24:	69db      	ldr	r3, [r3, #28]
 800db26:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800db2a:	429a      	cmp	r2, r3
 800db2c:	d208      	bcs.n	800db40 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800db2e:	4b31      	ldr	r3, [pc, #196]	@ (800dbf4 <HAL_RCC_ClockConfig+0x358>)
 800db30:	69db      	ldr	r3, [r3, #28]
 800db32:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	695b      	ldr	r3, [r3, #20]
 800db3a:	492e      	ldr	r1, [pc, #184]	@ (800dbf4 <HAL_RCC_ClockConfig+0x358>)
 800db3c:	4313      	orrs	r3, r2
 800db3e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	f003 0310 	and.w	r3, r3, #16
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d010      	beq.n	800db6e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	699a      	ldr	r2, [r3, #24]
 800db50:	4b28      	ldr	r3, [pc, #160]	@ (800dbf4 <HAL_RCC_ClockConfig+0x358>)
 800db52:	69db      	ldr	r3, [r3, #28]
 800db54:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800db58:	429a      	cmp	r2, r3
 800db5a:	d208      	bcs.n	800db6e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800db5c:	4b25      	ldr	r3, [pc, #148]	@ (800dbf4 <HAL_RCC_ClockConfig+0x358>)
 800db5e:	69db      	ldr	r3, [r3, #28]
 800db60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	699b      	ldr	r3, [r3, #24]
 800db68:	4922      	ldr	r1, [pc, #136]	@ (800dbf4 <HAL_RCC_ClockConfig+0x358>)
 800db6a:	4313      	orrs	r3, r2
 800db6c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	f003 0320 	and.w	r3, r3, #32
 800db76:	2b00      	cmp	r3, #0
 800db78:	d010      	beq.n	800db9c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	69da      	ldr	r2, [r3, #28]
 800db7e:	4b1d      	ldr	r3, [pc, #116]	@ (800dbf4 <HAL_RCC_ClockConfig+0x358>)
 800db80:	6a1b      	ldr	r3, [r3, #32]
 800db82:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800db86:	429a      	cmp	r2, r3
 800db88:	d208      	bcs.n	800db9c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800db8a:	4b1a      	ldr	r3, [pc, #104]	@ (800dbf4 <HAL_RCC_ClockConfig+0x358>)
 800db8c:	6a1b      	ldr	r3, [r3, #32]
 800db8e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	69db      	ldr	r3, [r3, #28]
 800db96:	4917      	ldr	r1, [pc, #92]	@ (800dbf4 <HAL_RCC_ClockConfig+0x358>)
 800db98:	4313      	orrs	r3, r2
 800db9a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800db9c:	f000 f834 	bl	800dc08 <HAL_RCC_GetSysClockFreq>
 800dba0:	4602      	mov	r2, r0
 800dba2:	4b14      	ldr	r3, [pc, #80]	@ (800dbf4 <HAL_RCC_ClockConfig+0x358>)
 800dba4:	699b      	ldr	r3, [r3, #24]
 800dba6:	0a1b      	lsrs	r3, r3, #8
 800dba8:	f003 030f 	and.w	r3, r3, #15
 800dbac:	4912      	ldr	r1, [pc, #72]	@ (800dbf8 <HAL_RCC_ClockConfig+0x35c>)
 800dbae:	5ccb      	ldrb	r3, [r1, r3]
 800dbb0:	f003 031f 	and.w	r3, r3, #31
 800dbb4:	fa22 f303 	lsr.w	r3, r2, r3
 800dbb8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800dbba:	4b0e      	ldr	r3, [pc, #56]	@ (800dbf4 <HAL_RCC_ClockConfig+0x358>)
 800dbbc:	699b      	ldr	r3, [r3, #24]
 800dbbe:	f003 030f 	and.w	r3, r3, #15
 800dbc2:	4a0d      	ldr	r2, [pc, #52]	@ (800dbf8 <HAL_RCC_ClockConfig+0x35c>)
 800dbc4:	5cd3      	ldrb	r3, [r2, r3]
 800dbc6:	f003 031f 	and.w	r3, r3, #31
 800dbca:	693a      	ldr	r2, [r7, #16]
 800dbcc:	fa22 f303 	lsr.w	r3, r2, r3
 800dbd0:	4a0a      	ldr	r2, [pc, #40]	@ (800dbfc <HAL_RCC_ClockConfig+0x360>)
 800dbd2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800dbd4:	4a0a      	ldr	r2, [pc, #40]	@ (800dc00 <HAL_RCC_ClockConfig+0x364>)
 800dbd6:	693b      	ldr	r3, [r7, #16]
 800dbd8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800dbda:	4b0a      	ldr	r3, [pc, #40]	@ (800dc04 <HAL_RCC_ClockConfig+0x368>)
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	4618      	mov	r0, r3
 800dbe0:	f7f9 fb70 	bl	80072c4 <HAL_InitTick>
 800dbe4:	4603      	mov	r3, r0
 800dbe6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800dbe8:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbea:	4618      	mov	r0, r3
 800dbec:	3718      	adds	r7, #24
 800dbee:	46bd      	mov	sp, r7
 800dbf0:	bd80      	pop	{r7, pc}
 800dbf2:	bf00      	nop
 800dbf4:	58024400 	.word	0x58024400
 800dbf8:	0801d8d8 	.word	0x0801d8d8
 800dbfc:	24000004 	.word	0x24000004
 800dc00:	24000000 	.word	0x24000000
 800dc04:	24000008 	.word	0x24000008

0800dc08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dc08:	b480      	push	{r7}
 800dc0a:	b089      	sub	sp, #36	@ 0x24
 800dc0c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800dc0e:	4bb3      	ldr	r3, [pc, #716]	@ (800dedc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dc10:	691b      	ldr	r3, [r3, #16]
 800dc12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800dc16:	2b18      	cmp	r3, #24
 800dc18:	f200 8155 	bhi.w	800dec6 <HAL_RCC_GetSysClockFreq+0x2be>
 800dc1c:	a201      	add	r2, pc, #4	@ (adr r2, 800dc24 <HAL_RCC_GetSysClockFreq+0x1c>)
 800dc1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc22:	bf00      	nop
 800dc24:	0800dc89 	.word	0x0800dc89
 800dc28:	0800dec7 	.word	0x0800dec7
 800dc2c:	0800dec7 	.word	0x0800dec7
 800dc30:	0800dec7 	.word	0x0800dec7
 800dc34:	0800dec7 	.word	0x0800dec7
 800dc38:	0800dec7 	.word	0x0800dec7
 800dc3c:	0800dec7 	.word	0x0800dec7
 800dc40:	0800dec7 	.word	0x0800dec7
 800dc44:	0800dcaf 	.word	0x0800dcaf
 800dc48:	0800dec7 	.word	0x0800dec7
 800dc4c:	0800dec7 	.word	0x0800dec7
 800dc50:	0800dec7 	.word	0x0800dec7
 800dc54:	0800dec7 	.word	0x0800dec7
 800dc58:	0800dec7 	.word	0x0800dec7
 800dc5c:	0800dec7 	.word	0x0800dec7
 800dc60:	0800dec7 	.word	0x0800dec7
 800dc64:	0800dcb5 	.word	0x0800dcb5
 800dc68:	0800dec7 	.word	0x0800dec7
 800dc6c:	0800dec7 	.word	0x0800dec7
 800dc70:	0800dec7 	.word	0x0800dec7
 800dc74:	0800dec7 	.word	0x0800dec7
 800dc78:	0800dec7 	.word	0x0800dec7
 800dc7c:	0800dec7 	.word	0x0800dec7
 800dc80:	0800dec7 	.word	0x0800dec7
 800dc84:	0800dcbb 	.word	0x0800dcbb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dc88:	4b94      	ldr	r3, [pc, #592]	@ (800dedc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	f003 0320 	and.w	r3, r3, #32
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d009      	beq.n	800dca8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dc94:	4b91      	ldr	r3, [pc, #580]	@ (800dedc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dc96:	681b      	ldr	r3, [r3, #0]
 800dc98:	08db      	lsrs	r3, r3, #3
 800dc9a:	f003 0303 	and.w	r3, r3, #3
 800dc9e:	4a90      	ldr	r2, [pc, #576]	@ (800dee0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800dca0:	fa22 f303 	lsr.w	r3, r2, r3
 800dca4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800dca6:	e111      	b.n	800decc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800dca8:	4b8d      	ldr	r3, [pc, #564]	@ (800dee0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800dcaa:	61bb      	str	r3, [r7, #24]
      break;
 800dcac:	e10e      	b.n	800decc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800dcae:	4b8d      	ldr	r3, [pc, #564]	@ (800dee4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800dcb0:	61bb      	str	r3, [r7, #24]
      break;
 800dcb2:	e10b      	b.n	800decc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800dcb4:	4b8c      	ldr	r3, [pc, #560]	@ (800dee8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800dcb6:	61bb      	str	r3, [r7, #24]
      break;
 800dcb8:	e108      	b.n	800decc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800dcba:	4b88      	ldr	r3, [pc, #544]	@ (800dedc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dcbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcbe:	f003 0303 	and.w	r3, r3, #3
 800dcc2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800dcc4:	4b85      	ldr	r3, [pc, #532]	@ (800dedc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dcc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcc8:	091b      	lsrs	r3, r3, #4
 800dcca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800dcce:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800dcd0:	4b82      	ldr	r3, [pc, #520]	@ (800dedc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dcd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dcd4:	f003 0301 	and.w	r3, r3, #1
 800dcd8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800dcda:	4b80      	ldr	r3, [pc, #512]	@ (800dedc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dcdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dcde:	08db      	lsrs	r3, r3, #3
 800dce0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800dce4:	68fa      	ldr	r2, [r7, #12]
 800dce6:	fb02 f303 	mul.w	r3, r2, r3
 800dcea:	ee07 3a90 	vmov	s15, r3
 800dcee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dcf2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800dcf6:	693b      	ldr	r3, [r7, #16]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	f000 80e1 	beq.w	800dec0 <HAL_RCC_GetSysClockFreq+0x2b8>
 800dcfe:	697b      	ldr	r3, [r7, #20]
 800dd00:	2b02      	cmp	r3, #2
 800dd02:	f000 8083 	beq.w	800de0c <HAL_RCC_GetSysClockFreq+0x204>
 800dd06:	697b      	ldr	r3, [r7, #20]
 800dd08:	2b02      	cmp	r3, #2
 800dd0a:	f200 80a1 	bhi.w	800de50 <HAL_RCC_GetSysClockFreq+0x248>
 800dd0e:	697b      	ldr	r3, [r7, #20]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d003      	beq.n	800dd1c <HAL_RCC_GetSysClockFreq+0x114>
 800dd14:	697b      	ldr	r3, [r7, #20]
 800dd16:	2b01      	cmp	r3, #1
 800dd18:	d056      	beq.n	800ddc8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800dd1a:	e099      	b.n	800de50 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dd1c:	4b6f      	ldr	r3, [pc, #444]	@ (800dedc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd1e:	681b      	ldr	r3, [r3, #0]
 800dd20:	f003 0320 	and.w	r3, r3, #32
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d02d      	beq.n	800dd84 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dd28:	4b6c      	ldr	r3, [pc, #432]	@ (800dedc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	08db      	lsrs	r3, r3, #3
 800dd2e:	f003 0303 	and.w	r3, r3, #3
 800dd32:	4a6b      	ldr	r2, [pc, #428]	@ (800dee0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800dd34:	fa22 f303 	lsr.w	r3, r2, r3
 800dd38:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	ee07 3a90 	vmov	s15, r3
 800dd40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dd44:	693b      	ldr	r3, [r7, #16]
 800dd46:	ee07 3a90 	vmov	s15, r3
 800dd4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dd4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dd52:	4b62      	ldr	r3, [pc, #392]	@ (800dedc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd5a:	ee07 3a90 	vmov	s15, r3
 800dd5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dd62:	ed97 6a02 	vldr	s12, [r7, #8]
 800dd66:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800deec <HAL_RCC_GetSysClockFreq+0x2e4>
 800dd6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dd6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dd72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dd76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dd7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dd7e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800dd82:	e087      	b.n	800de94 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dd84:	693b      	ldr	r3, [r7, #16]
 800dd86:	ee07 3a90 	vmov	s15, r3
 800dd8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dd8e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800def0 <HAL_RCC_GetSysClockFreq+0x2e8>
 800dd92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dd96:	4b51      	ldr	r3, [pc, #324]	@ (800dedc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dd9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dd9e:	ee07 3a90 	vmov	s15, r3
 800dda2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dda6:	ed97 6a02 	vldr	s12, [r7, #8]
 800ddaa:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800deec <HAL_RCC_GetSysClockFreq+0x2e4>
 800ddae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ddb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ddb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ddba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ddbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ddc2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800ddc6:	e065      	b.n	800de94 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ddc8:	693b      	ldr	r3, [r7, #16]
 800ddca:	ee07 3a90 	vmov	s15, r3
 800ddce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ddd2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800def4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800ddd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ddda:	4b40      	ldr	r3, [pc, #256]	@ (800dedc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ddde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dde2:	ee07 3a90 	vmov	s15, r3
 800dde6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ddea:	ed97 6a02 	vldr	s12, [r7, #8]
 800ddee:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800deec <HAL_RCC_GetSysClockFreq+0x2e4>
 800ddf2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ddf6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ddfa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ddfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de02:	ee67 7a27 	vmul.f32	s15, s14, s15
 800de06:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800de0a:	e043      	b.n	800de94 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800de0c:	693b      	ldr	r3, [r7, #16]
 800de0e:	ee07 3a90 	vmov	s15, r3
 800de12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de16:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800def8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800de1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800de1e:	4b2f      	ldr	r3, [pc, #188]	@ (800dedc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de26:	ee07 3a90 	vmov	s15, r3
 800de2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800de2e:	ed97 6a02 	vldr	s12, [r7, #8]
 800de32:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800deec <HAL_RCC_GetSysClockFreq+0x2e4>
 800de36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800de3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800de3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800de42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de46:	ee67 7a27 	vmul.f32	s15, s14, s15
 800de4a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800de4e:	e021      	b.n	800de94 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800de50:	693b      	ldr	r3, [r7, #16]
 800de52:	ee07 3a90 	vmov	s15, r3
 800de56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de5a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800def4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800de5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800de62:	4b1e      	ldr	r3, [pc, #120]	@ (800dedc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de6a:	ee07 3a90 	vmov	s15, r3
 800de6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800de72:	ed97 6a02 	vldr	s12, [r7, #8]
 800de76:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800deec <HAL_RCC_GetSysClockFreq+0x2e4>
 800de7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800de7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800de82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800de86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800de8e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800de92:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800de94:	4b11      	ldr	r3, [pc, #68]	@ (800dedc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de98:	0a5b      	lsrs	r3, r3, #9
 800de9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800de9e:	3301      	adds	r3, #1
 800dea0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800dea2:	683b      	ldr	r3, [r7, #0]
 800dea4:	ee07 3a90 	vmov	s15, r3
 800dea8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800deac:	edd7 6a07 	vldr	s13, [r7, #28]
 800deb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800deb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800deb8:	ee17 3a90 	vmov	r3, s15
 800debc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800debe:	e005      	b.n	800decc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800dec0:	2300      	movs	r3, #0
 800dec2:	61bb      	str	r3, [r7, #24]
      break;
 800dec4:	e002      	b.n	800decc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800dec6:	4b07      	ldr	r3, [pc, #28]	@ (800dee4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800dec8:	61bb      	str	r3, [r7, #24]
      break;
 800deca:	bf00      	nop
  }

  return sysclockfreq;
 800decc:	69bb      	ldr	r3, [r7, #24]
}
 800dece:	4618      	mov	r0, r3
 800ded0:	3724      	adds	r7, #36	@ 0x24
 800ded2:	46bd      	mov	sp, r7
 800ded4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ded8:	4770      	bx	lr
 800deda:	bf00      	nop
 800dedc:	58024400 	.word	0x58024400
 800dee0:	03d09000 	.word	0x03d09000
 800dee4:	003d0900 	.word	0x003d0900
 800dee8:	016e3600 	.word	0x016e3600
 800deec:	46000000 	.word	0x46000000
 800def0:	4c742400 	.word	0x4c742400
 800def4:	4a742400 	.word	0x4a742400
 800def8:	4bb71b00 	.word	0x4bb71b00

0800defc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800defc:	b580      	push	{r7, lr}
 800defe:	b082      	sub	sp, #8
 800df00:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800df02:	f7ff fe81 	bl	800dc08 <HAL_RCC_GetSysClockFreq>
 800df06:	4602      	mov	r2, r0
 800df08:	4b10      	ldr	r3, [pc, #64]	@ (800df4c <HAL_RCC_GetHCLKFreq+0x50>)
 800df0a:	699b      	ldr	r3, [r3, #24]
 800df0c:	0a1b      	lsrs	r3, r3, #8
 800df0e:	f003 030f 	and.w	r3, r3, #15
 800df12:	490f      	ldr	r1, [pc, #60]	@ (800df50 <HAL_RCC_GetHCLKFreq+0x54>)
 800df14:	5ccb      	ldrb	r3, [r1, r3]
 800df16:	f003 031f 	and.w	r3, r3, #31
 800df1a:	fa22 f303 	lsr.w	r3, r2, r3
 800df1e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800df20:	4b0a      	ldr	r3, [pc, #40]	@ (800df4c <HAL_RCC_GetHCLKFreq+0x50>)
 800df22:	699b      	ldr	r3, [r3, #24]
 800df24:	f003 030f 	and.w	r3, r3, #15
 800df28:	4a09      	ldr	r2, [pc, #36]	@ (800df50 <HAL_RCC_GetHCLKFreq+0x54>)
 800df2a:	5cd3      	ldrb	r3, [r2, r3]
 800df2c:	f003 031f 	and.w	r3, r3, #31
 800df30:	687a      	ldr	r2, [r7, #4]
 800df32:	fa22 f303 	lsr.w	r3, r2, r3
 800df36:	4a07      	ldr	r2, [pc, #28]	@ (800df54 <HAL_RCC_GetHCLKFreq+0x58>)
 800df38:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800df3a:	4a07      	ldr	r2, [pc, #28]	@ (800df58 <HAL_RCC_GetHCLKFreq+0x5c>)
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800df40:	4b04      	ldr	r3, [pc, #16]	@ (800df54 <HAL_RCC_GetHCLKFreq+0x58>)
 800df42:	681b      	ldr	r3, [r3, #0]
}
 800df44:	4618      	mov	r0, r3
 800df46:	3708      	adds	r7, #8
 800df48:	46bd      	mov	sp, r7
 800df4a:	bd80      	pop	{r7, pc}
 800df4c:	58024400 	.word	0x58024400
 800df50:	0801d8d8 	.word	0x0801d8d8
 800df54:	24000004 	.word	0x24000004
 800df58:	24000000 	.word	0x24000000

0800df5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800df5c:	b580      	push	{r7, lr}
 800df5e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800df60:	f7ff ffcc 	bl	800defc <HAL_RCC_GetHCLKFreq>
 800df64:	4602      	mov	r2, r0
 800df66:	4b06      	ldr	r3, [pc, #24]	@ (800df80 <HAL_RCC_GetPCLK1Freq+0x24>)
 800df68:	69db      	ldr	r3, [r3, #28]
 800df6a:	091b      	lsrs	r3, r3, #4
 800df6c:	f003 0307 	and.w	r3, r3, #7
 800df70:	4904      	ldr	r1, [pc, #16]	@ (800df84 <HAL_RCC_GetPCLK1Freq+0x28>)
 800df72:	5ccb      	ldrb	r3, [r1, r3]
 800df74:	f003 031f 	and.w	r3, r3, #31
 800df78:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800df7c:	4618      	mov	r0, r3
 800df7e:	bd80      	pop	{r7, pc}
 800df80:	58024400 	.word	0x58024400
 800df84:	0801d8d8 	.word	0x0801d8d8

0800df88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800df88:	b580      	push	{r7, lr}
 800df8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800df8c:	f7ff ffb6 	bl	800defc <HAL_RCC_GetHCLKFreq>
 800df90:	4602      	mov	r2, r0
 800df92:	4b06      	ldr	r3, [pc, #24]	@ (800dfac <HAL_RCC_GetPCLK2Freq+0x24>)
 800df94:	69db      	ldr	r3, [r3, #28]
 800df96:	0a1b      	lsrs	r3, r3, #8
 800df98:	f003 0307 	and.w	r3, r3, #7
 800df9c:	4904      	ldr	r1, [pc, #16]	@ (800dfb0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800df9e:	5ccb      	ldrb	r3, [r1, r3]
 800dfa0:	f003 031f 	and.w	r3, r3, #31
 800dfa4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800dfa8:	4618      	mov	r0, r3
 800dfaa:	bd80      	pop	{r7, pc}
 800dfac:	58024400 	.word	0x58024400
 800dfb0:	0801d8d8 	.word	0x0801d8d8

0800dfb4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800dfb4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dfb8:	b0c6      	sub	sp, #280	@ 0x118
 800dfba:	af00      	add	r7, sp, #0
 800dfbc:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800dfc6:	2300      	movs	r3, #0
 800dfc8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800dfcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dfd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfd4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800dfd8:	2500      	movs	r5, #0
 800dfda:	ea54 0305 	orrs.w	r3, r4, r5
 800dfde:	d049      	beq.n	800e074 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800dfe0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dfe4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dfe6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800dfea:	d02f      	beq.n	800e04c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800dfec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800dff0:	d828      	bhi.n	800e044 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800dff2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800dff6:	d01a      	beq.n	800e02e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800dff8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800dffc:	d822      	bhi.n	800e044 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d003      	beq.n	800e00a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800e002:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e006:	d007      	beq.n	800e018 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800e008:	e01c      	b.n	800e044 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e00a:	4bab      	ldr	r3, [pc, #684]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e00c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e00e:	4aaa      	ldr	r2, [pc, #680]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e010:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e014:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e016:	e01a      	b.n	800e04e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e018:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e01c:	3308      	adds	r3, #8
 800e01e:	2102      	movs	r1, #2
 800e020:	4618      	mov	r0, r3
 800e022:	f002 fa49 	bl	80104b8 <RCCEx_PLL2_Config>
 800e026:	4603      	mov	r3, r0
 800e028:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e02c:	e00f      	b.n	800e04e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e02e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e032:	3328      	adds	r3, #40	@ 0x28
 800e034:	2102      	movs	r1, #2
 800e036:	4618      	mov	r0, r3
 800e038:	f002 faf0 	bl	801061c <RCCEx_PLL3_Config>
 800e03c:	4603      	mov	r3, r0
 800e03e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e042:	e004      	b.n	800e04e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e044:	2301      	movs	r3, #1
 800e046:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e04a:	e000      	b.n	800e04e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800e04c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e04e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e052:	2b00      	cmp	r3, #0
 800e054:	d10a      	bne.n	800e06c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800e056:	4b98      	ldr	r3, [pc, #608]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e058:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e05a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800e05e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e062:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e064:	4a94      	ldr	r2, [pc, #592]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e066:	430b      	orrs	r3, r1
 800e068:	6513      	str	r3, [r2, #80]	@ 0x50
 800e06a:	e003      	b.n	800e074 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e06c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e070:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e074:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e07c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800e080:	f04f 0900 	mov.w	r9, #0
 800e084:	ea58 0309 	orrs.w	r3, r8, r9
 800e088:	d047      	beq.n	800e11a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800e08a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e08e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e090:	2b04      	cmp	r3, #4
 800e092:	d82a      	bhi.n	800e0ea <HAL_RCCEx_PeriphCLKConfig+0x136>
 800e094:	a201      	add	r2, pc, #4	@ (adr r2, 800e09c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800e096:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e09a:	bf00      	nop
 800e09c:	0800e0b1 	.word	0x0800e0b1
 800e0a0:	0800e0bf 	.word	0x0800e0bf
 800e0a4:	0800e0d5 	.word	0x0800e0d5
 800e0a8:	0800e0f3 	.word	0x0800e0f3
 800e0ac:	0800e0f3 	.word	0x0800e0f3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e0b0:	4b81      	ldr	r3, [pc, #516]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e0b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e0b4:	4a80      	ldr	r2, [pc, #512]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e0b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e0ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e0bc:	e01a      	b.n	800e0f4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e0be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0c2:	3308      	adds	r3, #8
 800e0c4:	2100      	movs	r1, #0
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	f002 f9f6 	bl	80104b8 <RCCEx_PLL2_Config>
 800e0cc:	4603      	mov	r3, r0
 800e0ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e0d2:	e00f      	b.n	800e0f4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e0d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0d8:	3328      	adds	r3, #40	@ 0x28
 800e0da:	2100      	movs	r1, #0
 800e0dc:	4618      	mov	r0, r3
 800e0de:	f002 fa9d 	bl	801061c <RCCEx_PLL3_Config>
 800e0e2:	4603      	mov	r3, r0
 800e0e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e0e8:	e004      	b.n	800e0f4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e0ea:	2301      	movs	r3, #1
 800e0ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e0f0:	e000      	b.n	800e0f4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800e0f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e0f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	d10a      	bne.n	800e112 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e0fc:	4b6e      	ldr	r3, [pc, #440]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e0fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e100:	f023 0107 	bic.w	r1, r3, #7
 800e104:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e10a:	4a6b      	ldr	r2, [pc, #428]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e10c:	430b      	orrs	r3, r1
 800e10e:	6513      	str	r3, [r2, #80]	@ 0x50
 800e110:	e003      	b.n	800e11a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e112:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e116:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800e11a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e122:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800e126:	f04f 0b00 	mov.w	fp, #0
 800e12a:	ea5a 030b 	orrs.w	r3, sl, fp
 800e12e:	d05b      	beq.n	800e1e8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800e130:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e134:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e138:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800e13c:	d03b      	beq.n	800e1b6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800e13e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800e142:	d834      	bhi.n	800e1ae <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800e144:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e148:	d037      	beq.n	800e1ba <HAL_RCCEx_PeriphCLKConfig+0x206>
 800e14a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e14e:	d82e      	bhi.n	800e1ae <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800e150:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e154:	d033      	beq.n	800e1be <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800e156:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e15a:	d828      	bhi.n	800e1ae <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800e15c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e160:	d01a      	beq.n	800e198 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800e162:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e166:	d822      	bhi.n	800e1ae <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d003      	beq.n	800e174 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800e16c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e170:	d007      	beq.n	800e182 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800e172:	e01c      	b.n	800e1ae <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e174:	4b50      	ldr	r3, [pc, #320]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e178:	4a4f      	ldr	r2, [pc, #316]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e17a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e17e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e180:	e01e      	b.n	800e1c0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e182:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e186:	3308      	adds	r3, #8
 800e188:	2100      	movs	r1, #0
 800e18a:	4618      	mov	r0, r3
 800e18c:	f002 f994 	bl	80104b8 <RCCEx_PLL2_Config>
 800e190:	4603      	mov	r3, r0
 800e192:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800e196:	e013      	b.n	800e1c0 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e198:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e19c:	3328      	adds	r3, #40	@ 0x28
 800e19e:	2100      	movs	r1, #0
 800e1a0:	4618      	mov	r0, r3
 800e1a2:	f002 fa3b 	bl	801061c <RCCEx_PLL3_Config>
 800e1a6:	4603      	mov	r3, r0
 800e1a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e1ac:	e008      	b.n	800e1c0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800e1ae:	2301      	movs	r3, #1
 800e1b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e1b4:	e004      	b.n	800e1c0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800e1b6:	bf00      	nop
 800e1b8:	e002      	b.n	800e1c0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800e1ba:	bf00      	nop
 800e1bc:	e000      	b.n	800e1c0 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800e1be:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e1c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	d10b      	bne.n	800e1e0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800e1c8:	4b3b      	ldr	r3, [pc, #236]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e1ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e1cc:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800e1d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e1d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800e1d8:	4a37      	ldr	r2, [pc, #220]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e1da:	430b      	orrs	r3, r1
 800e1dc:	6593      	str	r3, [r2, #88]	@ 0x58
 800e1de:	e003      	b.n	800e1e8 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e1e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e1e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800e1e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e1ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1f0:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800e1f4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800e1f8:	2300      	movs	r3, #0
 800e1fa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800e1fe:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800e202:	460b      	mov	r3, r1
 800e204:	4313      	orrs	r3, r2
 800e206:	d05d      	beq.n	800e2c4 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800e208:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e20c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e210:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800e214:	d03b      	beq.n	800e28e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800e216:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800e21a:	d834      	bhi.n	800e286 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800e21c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e220:	d037      	beq.n	800e292 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800e222:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e226:	d82e      	bhi.n	800e286 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800e228:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e22c:	d033      	beq.n	800e296 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800e22e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e232:	d828      	bhi.n	800e286 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800e234:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e238:	d01a      	beq.n	800e270 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800e23a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e23e:	d822      	bhi.n	800e286 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800e240:	2b00      	cmp	r3, #0
 800e242:	d003      	beq.n	800e24c <HAL_RCCEx_PeriphCLKConfig+0x298>
 800e244:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e248:	d007      	beq.n	800e25a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800e24a:	e01c      	b.n	800e286 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e24c:	4b1a      	ldr	r3, [pc, #104]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e24e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e250:	4a19      	ldr	r2, [pc, #100]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e252:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e256:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e258:	e01e      	b.n	800e298 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e25a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e25e:	3308      	adds	r3, #8
 800e260:	2100      	movs	r1, #0
 800e262:	4618      	mov	r0, r3
 800e264:	f002 f928 	bl	80104b8 <RCCEx_PLL2_Config>
 800e268:	4603      	mov	r3, r0
 800e26a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800e26e:	e013      	b.n	800e298 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e270:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e274:	3328      	adds	r3, #40	@ 0x28
 800e276:	2100      	movs	r1, #0
 800e278:	4618      	mov	r0, r3
 800e27a:	f002 f9cf 	bl	801061c <RCCEx_PLL3_Config>
 800e27e:	4603      	mov	r3, r0
 800e280:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e284:	e008      	b.n	800e298 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800e286:	2301      	movs	r3, #1
 800e288:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e28c:	e004      	b.n	800e298 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800e28e:	bf00      	nop
 800e290:	e002      	b.n	800e298 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800e292:	bf00      	nop
 800e294:	e000      	b.n	800e298 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800e296:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e298:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d10d      	bne.n	800e2bc <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800e2a0:	4b05      	ldr	r3, [pc, #20]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e2a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e2a4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800e2a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2ac:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e2b0:	4a01      	ldr	r2, [pc, #4]	@ (800e2b8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800e2b2:	430b      	orrs	r3, r1
 800e2b4:	6593      	str	r3, [r2, #88]	@ 0x58
 800e2b6:	e005      	b.n	800e2c4 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800e2b8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e2bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e2c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800e2c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2cc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800e2d0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800e2d4:	2300      	movs	r3, #0
 800e2d6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800e2da:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800e2de:	460b      	mov	r3, r1
 800e2e0:	4313      	orrs	r3, r2
 800e2e2:	d03a      	beq.n	800e35a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800e2e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e2e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e2ea:	2b30      	cmp	r3, #48	@ 0x30
 800e2ec:	d01f      	beq.n	800e32e <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800e2ee:	2b30      	cmp	r3, #48	@ 0x30
 800e2f0:	d819      	bhi.n	800e326 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800e2f2:	2b20      	cmp	r3, #32
 800e2f4:	d00c      	beq.n	800e310 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800e2f6:	2b20      	cmp	r3, #32
 800e2f8:	d815      	bhi.n	800e326 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d019      	beq.n	800e332 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800e2fe:	2b10      	cmp	r3, #16
 800e300:	d111      	bne.n	800e326 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e302:	4baa      	ldr	r3, [pc, #680]	@ (800e5ac <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e306:	4aa9      	ldr	r2, [pc, #676]	@ (800e5ac <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e308:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e30c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800e30e:	e011      	b.n	800e334 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e310:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e314:	3308      	adds	r3, #8
 800e316:	2102      	movs	r1, #2
 800e318:	4618      	mov	r0, r3
 800e31a:	f002 f8cd 	bl	80104b8 <RCCEx_PLL2_Config>
 800e31e:	4603      	mov	r3, r0
 800e320:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800e324:	e006      	b.n	800e334 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e326:	2301      	movs	r3, #1
 800e328:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e32c:	e002      	b.n	800e334 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800e32e:	bf00      	nop
 800e330:	e000      	b.n	800e334 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800e332:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e334:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e338:	2b00      	cmp	r3, #0
 800e33a:	d10a      	bne.n	800e352 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800e33c:	4b9b      	ldr	r3, [pc, #620]	@ (800e5ac <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e33e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e340:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800e344:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e34a:	4a98      	ldr	r2, [pc, #608]	@ (800e5ac <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e34c:	430b      	orrs	r3, r1
 800e34e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e350:	e003      	b.n	800e35a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e352:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e356:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800e35a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e35e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e362:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800e366:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e36a:	2300      	movs	r3, #0
 800e36c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800e370:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800e374:	460b      	mov	r3, r1
 800e376:	4313      	orrs	r3, r2
 800e378:	d051      	beq.n	800e41e <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800e37a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e37e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e380:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e384:	d035      	beq.n	800e3f2 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800e386:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e38a:	d82e      	bhi.n	800e3ea <HAL_RCCEx_PeriphCLKConfig+0x436>
 800e38c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e390:	d031      	beq.n	800e3f6 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800e392:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e396:	d828      	bhi.n	800e3ea <HAL_RCCEx_PeriphCLKConfig+0x436>
 800e398:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e39c:	d01a      	beq.n	800e3d4 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800e39e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e3a2:	d822      	bhi.n	800e3ea <HAL_RCCEx_PeriphCLKConfig+0x436>
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d003      	beq.n	800e3b0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800e3a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e3ac:	d007      	beq.n	800e3be <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800e3ae:	e01c      	b.n	800e3ea <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e3b0:	4b7e      	ldr	r3, [pc, #504]	@ (800e5ac <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e3b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e3b4:	4a7d      	ldr	r2, [pc, #500]	@ (800e5ac <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e3b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e3ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e3bc:	e01c      	b.n	800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e3be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3c2:	3308      	adds	r3, #8
 800e3c4:	2100      	movs	r1, #0
 800e3c6:	4618      	mov	r0, r3
 800e3c8:	f002 f876 	bl	80104b8 <RCCEx_PLL2_Config>
 800e3cc:	4603      	mov	r3, r0
 800e3ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e3d2:	e011      	b.n	800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e3d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e3d8:	3328      	adds	r3, #40	@ 0x28
 800e3da:	2100      	movs	r1, #0
 800e3dc:	4618      	mov	r0, r3
 800e3de:	f002 f91d 	bl	801061c <RCCEx_PLL3_Config>
 800e3e2:	4603      	mov	r3, r0
 800e3e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e3e8:	e006      	b.n	800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e3ea:	2301      	movs	r3, #1
 800e3ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e3f0:	e002      	b.n	800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800e3f2:	bf00      	nop
 800e3f4:	e000      	b.n	800e3f8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800e3f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e3f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d10a      	bne.n	800e416 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800e400:	4b6a      	ldr	r3, [pc, #424]	@ (800e5ac <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e402:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e404:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800e408:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e40c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e40e:	4a67      	ldr	r2, [pc, #412]	@ (800e5ac <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e410:	430b      	orrs	r3, r1
 800e412:	6513      	str	r3, [r2, #80]	@ 0x50
 800e414:	e003      	b.n	800e41e <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e416:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e41a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800e41e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e422:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e426:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800e42a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e42e:	2300      	movs	r3, #0
 800e430:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e434:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800e438:	460b      	mov	r3, r1
 800e43a:	4313      	orrs	r3, r2
 800e43c:	d053      	beq.n	800e4e6 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800e43e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e442:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e444:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e448:	d033      	beq.n	800e4b2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800e44a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e44e:	d82c      	bhi.n	800e4aa <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e450:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e454:	d02f      	beq.n	800e4b6 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800e456:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e45a:	d826      	bhi.n	800e4aa <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e45c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e460:	d02b      	beq.n	800e4ba <HAL_RCCEx_PeriphCLKConfig+0x506>
 800e462:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e466:	d820      	bhi.n	800e4aa <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e468:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e46c:	d012      	beq.n	800e494 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800e46e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e472:	d81a      	bhi.n	800e4aa <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e474:	2b00      	cmp	r3, #0
 800e476:	d022      	beq.n	800e4be <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800e478:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e47c:	d115      	bne.n	800e4aa <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e47e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e482:	3308      	adds	r3, #8
 800e484:	2101      	movs	r1, #1
 800e486:	4618      	mov	r0, r3
 800e488:	f002 f816 	bl	80104b8 <RCCEx_PLL2_Config>
 800e48c:	4603      	mov	r3, r0
 800e48e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e492:	e015      	b.n	800e4c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e494:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e498:	3328      	adds	r3, #40	@ 0x28
 800e49a:	2101      	movs	r1, #1
 800e49c:	4618      	mov	r0, r3
 800e49e:	f002 f8bd 	bl	801061c <RCCEx_PLL3_Config>
 800e4a2:	4603      	mov	r3, r0
 800e4a4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e4a8:	e00a      	b.n	800e4c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e4aa:	2301      	movs	r3, #1
 800e4ac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e4b0:	e006      	b.n	800e4c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800e4b2:	bf00      	nop
 800e4b4:	e004      	b.n	800e4c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800e4b6:	bf00      	nop
 800e4b8:	e002      	b.n	800e4c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800e4ba:	bf00      	nop
 800e4bc:	e000      	b.n	800e4c0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800e4be:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e4c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d10a      	bne.n	800e4de <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800e4c8:	4b38      	ldr	r3, [pc, #224]	@ (800e5ac <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e4ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e4cc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800e4d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e4d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e4d6:	4a35      	ldr	r2, [pc, #212]	@ (800e5ac <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e4d8:	430b      	orrs	r3, r1
 800e4da:	6513      	str	r3, [r2, #80]	@ 0x50
 800e4dc:	e003      	b.n	800e4e6 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e4de:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e4e2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800e4e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e4ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4ee:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800e4f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e4f6:	2300      	movs	r3, #0
 800e4f8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e4fc:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800e500:	460b      	mov	r3, r1
 800e502:	4313      	orrs	r3, r2
 800e504:	d058      	beq.n	800e5b8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800e506:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e50a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e50e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e512:	d033      	beq.n	800e57c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800e514:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e518:	d82c      	bhi.n	800e574 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800e51a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e51e:	d02f      	beq.n	800e580 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800e520:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e524:	d826      	bhi.n	800e574 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800e526:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e52a:	d02b      	beq.n	800e584 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800e52c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e530:	d820      	bhi.n	800e574 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800e532:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e536:	d012      	beq.n	800e55e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800e538:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e53c:	d81a      	bhi.n	800e574 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d022      	beq.n	800e588 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800e542:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e546:	d115      	bne.n	800e574 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e548:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e54c:	3308      	adds	r3, #8
 800e54e:	2101      	movs	r1, #1
 800e550:	4618      	mov	r0, r3
 800e552:	f001 ffb1 	bl	80104b8 <RCCEx_PLL2_Config>
 800e556:	4603      	mov	r3, r0
 800e558:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e55c:	e015      	b.n	800e58a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e55e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e562:	3328      	adds	r3, #40	@ 0x28
 800e564:	2101      	movs	r1, #1
 800e566:	4618      	mov	r0, r3
 800e568:	f002 f858 	bl	801061c <RCCEx_PLL3_Config>
 800e56c:	4603      	mov	r3, r0
 800e56e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e572:	e00a      	b.n	800e58a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800e574:	2301      	movs	r3, #1
 800e576:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e57a:	e006      	b.n	800e58a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e57c:	bf00      	nop
 800e57e:	e004      	b.n	800e58a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e580:	bf00      	nop
 800e582:	e002      	b.n	800e58a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e584:	bf00      	nop
 800e586:	e000      	b.n	800e58a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e588:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e58a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d10e      	bne.n	800e5b0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800e592:	4b06      	ldr	r3, [pc, #24]	@ (800e5ac <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e596:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800e59a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e59e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e5a2:	4a02      	ldr	r2, [pc, #8]	@ (800e5ac <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e5a4:	430b      	orrs	r3, r1
 800e5a6:	6593      	str	r3, [r2, #88]	@ 0x58
 800e5a8:	e006      	b.n	800e5b8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800e5aa:	bf00      	nop
 800e5ac:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e5b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e5b4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e5b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5c0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800e5c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e5c8:	2300      	movs	r3, #0
 800e5ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e5ce:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800e5d2:	460b      	mov	r3, r1
 800e5d4:	4313      	orrs	r3, r2
 800e5d6:	d037      	beq.n	800e648 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800e5d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e5de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e5e2:	d00e      	beq.n	800e602 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800e5e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e5e8:	d816      	bhi.n	800e618 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d018      	beq.n	800e620 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800e5ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e5f2:	d111      	bne.n	800e618 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e5f4:	4bc4      	ldr	r3, [pc, #784]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e5f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5f8:	4ac3      	ldr	r2, [pc, #780]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e5fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e5fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e600:	e00f      	b.n	800e622 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e602:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e606:	3308      	adds	r3, #8
 800e608:	2101      	movs	r1, #1
 800e60a:	4618      	mov	r0, r3
 800e60c:	f001 ff54 	bl	80104b8 <RCCEx_PLL2_Config>
 800e610:	4603      	mov	r3, r0
 800e612:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e616:	e004      	b.n	800e622 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e618:	2301      	movs	r3, #1
 800e61a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e61e:	e000      	b.n	800e622 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800e620:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e622:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e626:	2b00      	cmp	r3, #0
 800e628:	d10a      	bne.n	800e640 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e62a:	4bb7      	ldr	r3, [pc, #732]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e62c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e62e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800e632:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e636:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e638:	4ab3      	ldr	r2, [pc, #716]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e63a:	430b      	orrs	r3, r1
 800e63c:	6513      	str	r3, [r2, #80]	@ 0x50
 800e63e:	e003      	b.n	800e648 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e640:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e644:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800e648:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e64c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e650:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800e654:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e658:	2300      	movs	r3, #0
 800e65a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e65e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800e662:	460b      	mov	r3, r1
 800e664:	4313      	orrs	r3, r2
 800e666:	d039      	beq.n	800e6dc <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800e668:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e66c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e66e:	2b03      	cmp	r3, #3
 800e670:	d81c      	bhi.n	800e6ac <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800e672:	a201      	add	r2, pc, #4	@ (adr r2, 800e678 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800e674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e678:	0800e6b5 	.word	0x0800e6b5
 800e67c:	0800e689 	.word	0x0800e689
 800e680:	0800e697 	.word	0x0800e697
 800e684:	0800e6b5 	.word	0x0800e6b5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e688:	4b9f      	ldr	r3, [pc, #636]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e68a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e68c:	4a9e      	ldr	r2, [pc, #632]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e68e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e692:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e694:	e00f      	b.n	800e6b6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e696:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e69a:	3308      	adds	r3, #8
 800e69c:	2102      	movs	r1, #2
 800e69e:	4618      	mov	r0, r3
 800e6a0:	f001 ff0a 	bl	80104b8 <RCCEx_PLL2_Config>
 800e6a4:	4603      	mov	r3, r0
 800e6a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e6aa:	e004      	b.n	800e6b6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e6ac:	2301      	movs	r3, #1
 800e6ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e6b2:	e000      	b.n	800e6b6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800e6b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e6b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d10a      	bne.n	800e6d4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800e6be:	4b92      	ldr	r3, [pc, #584]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e6c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e6c2:	f023 0103 	bic.w	r1, r3, #3
 800e6c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e6cc:	4a8e      	ldr	r2, [pc, #568]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e6ce:	430b      	orrs	r3, r1
 800e6d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e6d2:	e003      	b.n	800e6dc <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e6d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e6d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e6dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6e4:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800e6e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e6ec:	2300      	movs	r3, #0
 800e6ee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e6f2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800e6f6:	460b      	mov	r3, r1
 800e6f8:	4313      	orrs	r3, r2
 800e6fa:	f000 8099 	beq.w	800e830 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e6fe:	4b83      	ldr	r3, [pc, #524]	@ (800e90c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	4a82      	ldr	r2, [pc, #520]	@ (800e90c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e704:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e708:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e70a:	f7f8 fe25 	bl	8007358 <HAL_GetTick>
 800e70e:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e712:	e00b      	b.n	800e72c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e714:	f7f8 fe20 	bl	8007358 <HAL_GetTick>
 800e718:	4602      	mov	r2, r0
 800e71a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800e71e:	1ad3      	subs	r3, r2, r3
 800e720:	2b64      	cmp	r3, #100	@ 0x64
 800e722:	d903      	bls.n	800e72c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800e724:	2303      	movs	r3, #3
 800e726:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e72a:	e005      	b.n	800e738 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e72c:	4b77      	ldr	r3, [pc, #476]	@ (800e90c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e734:	2b00      	cmp	r3, #0
 800e736:	d0ed      	beq.n	800e714 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800e738:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e73c:	2b00      	cmp	r3, #0
 800e73e:	d173      	bne.n	800e828 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800e740:	4b71      	ldr	r3, [pc, #452]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e742:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800e744:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e748:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e74c:	4053      	eors	r3, r2
 800e74e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e752:	2b00      	cmp	r3, #0
 800e754:	d015      	beq.n	800e782 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800e756:	4b6c      	ldr	r3, [pc, #432]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e758:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e75a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e75e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e762:	4b69      	ldr	r3, [pc, #420]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e766:	4a68      	ldr	r2, [pc, #416]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e768:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e76c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e76e:	4b66      	ldr	r3, [pc, #408]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e770:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e772:	4a65      	ldr	r2, [pc, #404]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e774:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e778:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800e77a:	4a63      	ldr	r2, [pc, #396]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e77c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800e780:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800e782:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e786:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e78a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e78e:	d118      	bne.n	800e7c2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e790:	f7f8 fde2 	bl	8007358 <HAL_GetTick>
 800e794:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e798:	e00d      	b.n	800e7b6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e79a:	f7f8 fddd 	bl	8007358 <HAL_GetTick>
 800e79e:	4602      	mov	r2, r0
 800e7a0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800e7a4:	1ad2      	subs	r2, r2, r3
 800e7a6:	f241 3388 	movw	r3, #5000	@ 0x1388
 800e7aa:	429a      	cmp	r2, r3
 800e7ac:	d903      	bls.n	800e7b6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800e7ae:	2303      	movs	r3, #3
 800e7b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800e7b4:	e005      	b.n	800e7c2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e7b6:	4b54      	ldr	r3, [pc, #336]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e7ba:	f003 0302 	and.w	r3, r3, #2
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d0eb      	beq.n	800e79a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800e7c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d129      	bne.n	800e81e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e7ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7ce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e7d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e7d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e7da:	d10e      	bne.n	800e7fa <HAL_RCCEx_PeriphCLKConfig+0x846>
 800e7dc:	4b4a      	ldr	r3, [pc, #296]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7de:	691b      	ldr	r3, [r3, #16]
 800e7e0:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800e7e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7e8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e7ec:	091a      	lsrs	r2, r3, #4
 800e7ee:	4b48      	ldr	r3, [pc, #288]	@ (800e910 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800e7f0:	4013      	ands	r3, r2
 800e7f2:	4a45      	ldr	r2, [pc, #276]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7f4:	430b      	orrs	r3, r1
 800e7f6:	6113      	str	r3, [r2, #16]
 800e7f8:	e005      	b.n	800e806 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800e7fa:	4b43      	ldr	r3, [pc, #268]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e7fc:	691b      	ldr	r3, [r3, #16]
 800e7fe:	4a42      	ldr	r2, [pc, #264]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e800:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800e804:	6113      	str	r3, [r2, #16]
 800e806:	4b40      	ldr	r3, [pc, #256]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e808:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800e80a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e80e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e812:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e816:	4a3c      	ldr	r2, [pc, #240]	@ (800e908 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e818:	430b      	orrs	r3, r1
 800e81a:	6713      	str	r3, [r2, #112]	@ 0x70
 800e81c:	e008      	b.n	800e830 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e81e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e822:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800e826:	e003      	b.n	800e830 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e828:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e82c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800e830:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e834:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e838:	f002 0301 	and.w	r3, r2, #1
 800e83c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e840:	2300      	movs	r3, #0
 800e842:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800e846:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800e84a:	460b      	mov	r3, r1
 800e84c:	4313      	orrs	r3, r2
 800e84e:	f000 808f 	beq.w	800e970 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800e852:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e856:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e858:	2b28      	cmp	r3, #40	@ 0x28
 800e85a:	d871      	bhi.n	800e940 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800e85c:	a201      	add	r2, pc, #4	@ (adr r2, 800e864 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800e85e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e862:	bf00      	nop
 800e864:	0800e949 	.word	0x0800e949
 800e868:	0800e941 	.word	0x0800e941
 800e86c:	0800e941 	.word	0x0800e941
 800e870:	0800e941 	.word	0x0800e941
 800e874:	0800e941 	.word	0x0800e941
 800e878:	0800e941 	.word	0x0800e941
 800e87c:	0800e941 	.word	0x0800e941
 800e880:	0800e941 	.word	0x0800e941
 800e884:	0800e915 	.word	0x0800e915
 800e888:	0800e941 	.word	0x0800e941
 800e88c:	0800e941 	.word	0x0800e941
 800e890:	0800e941 	.word	0x0800e941
 800e894:	0800e941 	.word	0x0800e941
 800e898:	0800e941 	.word	0x0800e941
 800e89c:	0800e941 	.word	0x0800e941
 800e8a0:	0800e941 	.word	0x0800e941
 800e8a4:	0800e92b 	.word	0x0800e92b
 800e8a8:	0800e941 	.word	0x0800e941
 800e8ac:	0800e941 	.word	0x0800e941
 800e8b0:	0800e941 	.word	0x0800e941
 800e8b4:	0800e941 	.word	0x0800e941
 800e8b8:	0800e941 	.word	0x0800e941
 800e8bc:	0800e941 	.word	0x0800e941
 800e8c0:	0800e941 	.word	0x0800e941
 800e8c4:	0800e949 	.word	0x0800e949
 800e8c8:	0800e941 	.word	0x0800e941
 800e8cc:	0800e941 	.word	0x0800e941
 800e8d0:	0800e941 	.word	0x0800e941
 800e8d4:	0800e941 	.word	0x0800e941
 800e8d8:	0800e941 	.word	0x0800e941
 800e8dc:	0800e941 	.word	0x0800e941
 800e8e0:	0800e941 	.word	0x0800e941
 800e8e4:	0800e949 	.word	0x0800e949
 800e8e8:	0800e941 	.word	0x0800e941
 800e8ec:	0800e941 	.word	0x0800e941
 800e8f0:	0800e941 	.word	0x0800e941
 800e8f4:	0800e941 	.word	0x0800e941
 800e8f8:	0800e941 	.word	0x0800e941
 800e8fc:	0800e941 	.word	0x0800e941
 800e900:	0800e941 	.word	0x0800e941
 800e904:	0800e949 	.word	0x0800e949
 800e908:	58024400 	.word	0x58024400
 800e90c:	58024800 	.word	0x58024800
 800e910:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e914:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e918:	3308      	adds	r3, #8
 800e91a:	2101      	movs	r1, #1
 800e91c:	4618      	mov	r0, r3
 800e91e:	f001 fdcb 	bl	80104b8 <RCCEx_PLL2_Config>
 800e922:	4603      	mov	r3, r0
 800e924:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800e928:	e00f      	b.n	800e94a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e92a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e92e:	3328      	adds	r3, #40	@ 0x28
 800e930:	2101      	movs	r1, #1
 800e932:	4618      	mov	r0, r3
 800e934:	f001 fe72 	bl	801061c <RCCEx_PLL3_Config>
 800e938:	4603      	mov	r3, r0
 800e93a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800e93e:	e004      	b.n	800e94a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e940:	2301      	movs	r3, #1
 800e942:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e946:	e000      	b.n	800e94a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800e948:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e94a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e94e:	2b00      	cmp	r3, #0
 800e950:	d10a      	bne.n	800e968 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800e952:	4bbf      	ldr	r3, [pc, #764]	@ (800ec50 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800e954:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e956:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800e95a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e95e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e960:	4abb      	ldr	r2, [pc, #748]	@ (800ec50 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800e962:	430b      	orrs	r3, r1
 800e964:	6553      	str	r3, [r2, #84]	@ 0x54
 800e966:	e003      	b.n	800e970 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e968:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e96c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800e970:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e974:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e978:	f002 0302 	and.w	r3, r2, #2
 800e97c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e980:	2300      	movs	r3, #0
 800e982:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e986:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800e98a:	460b      	mov	r3, r1
 800e98c:	4313      	orrs	r3, r2
 800e98e:	d041      	beq.n	800ea14 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800e990:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e994:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e996:	2b05      	cmp	r3, #5
 800e998:	d824      	bhi.n	800e9e4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800e99a:	a201      	add	r2, pc, #4	@ (adr r2, 800e9a0 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800e99c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9a0:	0800e9ed 	.word	0x0800e9ed
 800e9a4:	0800e9b9 	.word	0x0800e9b9
 800e9a8:	0800e9cf 	.word	0x0800e9cf
 800e9ac:	0800e9ed 	.word	0x0800e9ed
 800e9b0:	0800e9ed 	.word	0x0800e9ed
 800e9b4:	0800e9ed 	.word	0x0800e9ed
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e9b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e9bc:	3308      	adds	r3, #8
 800e9be:	2101      	movs	r1, #1
 800e9c0:	4618      	mov	r0, r3
 800e9c2:	f001 fd79 	bl	80104b8 <RCCEx_PLL2_Config>
 800e9c6:	4603      	mov	r3, r0
 800e9c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800e9cc:	e00f      	b.n	800e9ee <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e9ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e9d2:	3328      	adds	r3, #40	@ 0x28
 800e9d4:	2101      	movs	r1, #1
 800e9d6:	4618      	mov	r0, r3
 800e9d8:	f001 fe20 	bl	801061c <RCCEx_PLL3_Config>
 800e9dc:	4603      	mov	r3, r0
 800e9de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800e9e2:	e004      	b.n	800e9ee <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e9e4:	2301      	movs	r3, #1
 800e9e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800e9ea:	e000      	b.n	800e9ee <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800e9ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e9ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d10a      	bne.n	800ea0c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800e9f6:	4b96      	ldr	r3, [pc, #600]	@ (800ec50 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800e9f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e9fa:	f023 0107 	bic.w	r1, r3, #7
 800e9fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ea04:	4a92      	ldr	r2, [pc, #584]	@ (800ec50 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ea06:	430b      	orrs	r3, r1
 800ea08:	6553      	str	r3, [r2, #84]	@ 0x54
 800ea0a:	e003      	b.n	800ea14 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ea0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ea10:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ea14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea1c:	f002 0304 	and.w	r3, r2, #4
 800ea20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ea24:	2300      	movs	r3, #0
 800ea26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ea2a:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ea2e:	460b      	mov	r3, r1
 800ea30:	4313      	orrs	r3, r2
 800ea32:	d044      	beq.n	800eabe <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800ea34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea3c:	2b05      	cmp	r3, #5
 800ea3e:	d825      	bhi.n	800ea8c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800ea40:	a201      	add	r2, pc, #4	@ (adr r2, 800ea48 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800ea42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea46:	bf00      	nop
 800ea48:	0800ea95 	.word	0x0800ea95
 800ea4c:	0800ea61 	.word	0x0800ea61
 800ea50:	0800ea77 	.word	0x0800ea77
 800ea54:	0800ea95 	.word	0x0800ea95
 800ea58:	0800ea95 	.word	0x0800ea95
 800ea5c:	0800ea95 	.word	0x0800ea95
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ea60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea64:	3308      	adds	r3, #8
 800ea66:	2101      	movs	r1, #1
 800ea68:	4618      	mov	r0, r3
 800ea6a:	f001 fd25 	bl	80104b8 <RCCEx_PLL2_Config>
 800ea6e:	4603      	mov	r3, r0
 800ea70:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ea74:	e00f      	b.n	800ea96 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ea76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ea7a:	3328      	adds	r3, #40	@ 0x28
 800ea7c:	2101      	movs	r1, #1
 800ea7e:	4618      	mov	r0, r3
 800ea80:	f001 fdcc 	bl	801061c <RCCEx_PLL3_Config>
 800ea84:	4603      	mov	r3, r0
 800ea86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ea8a:	e004      	b.n	800ea96 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ea8c:	2301      	movs	r3, #1
 800ea8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ea92:	e000      	b.n	800ea96 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800ea94:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ea96:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d10b      	bne.n	800eab6 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ea9e:	4b6c      	ldr	r3, [pc, #432]	@ (800ec50 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800eaa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eaa2:	f023 0107 	bic.w	r1, r3, #7
 800eaa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eaaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eaae:	4a68      	ldr	r2, [pc, #416]	@ (800ec50 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800eab0:	430b      	orrs	r3, r1
 800eab2:	6593      	str	r3, [r2, #88]	@ 0x58
 800eab4:	e003      	b.n	800eabe <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eab6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eaba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800eabe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eac6:	f002 0320 	and.w	r3, r2, #32
 800eaca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800eace:	2300      	movs	r3, #0
 800ead0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ead4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800ead8:	460b      	mov	r3, r1
 800eada:	4313      	orrs	r3, r2
 800eadc:	d055      	beq.n	800eb8a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800eade:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eae2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800eae6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800eaea:	d033      	beq.n	800eb54 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800eaec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800eaf0:	d82c      	bhi.n	800eb4c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800eaf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eaf6:	d02f      	beq.n	800eb58 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800eaf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800eafc:	d826      	bhi.n	800eb4c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800eafe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800eb02:	d02b      	beq.n	800eb5c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800eb04:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800eb08:	d820      	bhi.n	800eb4c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800eb0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eb0e:	d012      	beq.n	800eb36 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800eb10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800eb14:	d81a      	bhi.n	800eb4c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d022      	beq.n	800eb60 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800eb1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800eb1e:	d115      	bne.n	800eb4c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800eb20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eb24:	3308      	adds	r3, #8
 800eb26:	2100      	movs	r1, #0
 800eb28:	4618      	mov	r0, r3
 800eb2a:	f001 fcc5 	bl	80104b8 <RCCEx_PLL2_Config>
 800eb2e:	4603      	mov	r3, r0
 800eb30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800eb34:	e015      	b.n	800eb62 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800eb36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eb3a:	3328      	adds	r3, #40	@ 0x28
 800eb3c:	2102      	movs	r1, #2
 800eb3e:	4618      	mov	r0, r3
 800eb40:	f001 fd6c 	bl	801061c <RCCEx_PLL3_Config>
 800eb44:	4603      	mov	r3, r0
 800eb46:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800eb4a:	e00a      	b.n	800eb62 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800eb4c:	2301      	movs	r3, #1
 800eb4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800eb52:	e006      	b.n	800eb62 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800eb54:	bf00      	nop
 800eb56:	e004      	b.n	800eb62 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800eb58:	bf00      	nop
 800eb5a:	e002      	b.n	800eb62 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800eb5c:	bf00      	nop
 800eb5e:	e000      	b.n	800eb62 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800eb60:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eb62:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d10b      	bne.n	800eb82 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800eb6a:	4b39      	ldr	r3, [pc, #228]	@ (800ec50 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800eb6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb6e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800eb72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eb76:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800eb7a:	4a35      	ldr	r2, [pc, #212]	@ (800ec50 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800eb7c:	430b      	orrs	r3, r1
 800eb7e:	6553      	str	r3, [r2, #84]	@ 0x54
 800eb80:	e003      	b.n	800eb8a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eb82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eb86:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800eb8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eb8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb92:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800eb96:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800eb9a:	2300      	movs	r3, #0
 800eb9c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800eba0:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800eba4:	460b      	mov	r3, r1
 800eba6:	4313      	orrs	r3, r2
 800eba8:	d058      	beq.n	800ec5c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800ebaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ebae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ebb2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ebb6:	d033      	beq.n	800ec20 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800ebb8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ebbc:	d82c      	bhi.n	800ec18 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ebbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ebc2:	d02f      	beq.n	800ec24 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800ebc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ebc8:	d826      	bhi.n	800ec18 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ebca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ebce:	d02b      	beq.n	800ec28 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800ebd0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ebd4:	d820      	bhi.n	800ec18 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ebd6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ebda:	d012      	beq.n	800ec02 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800ebdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ebe0:	d81a      	bhi.n	800ec18 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800ebe2:	2b00      	cmp	r3, #0
 800ebe4:	d022      	beq.n	800ec2c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800ebe6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ebea:	d115      	bne.n	800ec18 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ebec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ebf0:	3308      	adds	r3, #8
 800ebf2:	2100      	movs	r1, #0
 800ebf4:	4618      	mov	r0, r3
 800ebf6:	f001 fc5f 	bl	80104b8 <RCCEx_PLL2_Config>
 800ebfa:	4603      	mov	r3, r0
 800ebfc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ec00:	e015      	b.n	800ec2e <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ec02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ec06:	3328      	adds	r3, #40	@ 0x28
 800ec08:	2102      	movs	r1, #2
 800ec0a:	4618      	mov	r0, r3
 800ec0c:	f001 fd06 	bl	801061c <RCCEx_PLL3_Config>
 800ec10:	4603      	mov	r3, r0
 800ec12:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800ec16:	e00a      	b.n	800ec2e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ec18:	2301      	movs	r3, #1
 800ec1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ec1e:	e006      	b.n	800ec2e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ec20:	bf00      	nop
 800ec22:	e004      	b.n	800ec2e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ec24:	bf00      	nop
 800ec26:	e002      	b.n	800ec2e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ec28:	bf00      	nop
 800ec2a:	e000      	b.n	800ec2e <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800ec2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ec2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d10e      	bne.n	800ec54 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ec36:	4b06      	ldr	r3, [pc, #24]	@ (800ec50 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ec38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec3a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800ec3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ec42:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ec46:	4a02      	ldr	r2, [pc, #8]	@ (800ec50 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800ec48:	430b      	orrs	r3, r1
 800ec4a:	6593      	str	r3, [r2, #88]	@ 0x58
 800ec4c:	e006      	b.n	800ec5c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800ec4e:	bf00      	nop
 800ec50:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ec54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ec58:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800ec5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ec60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec64:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800ec68:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ec72:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800ec76:	460b      	mov	r3, r1
 800ec78:	4313      	orrs	r3, r2
 800ec7a:	d055      	beq.n	800ed28 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800ec7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ec80:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ec84:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ec88:	d033      	beq.n	800ecf2 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800ec8a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ec8e:	d82c      	bhi.n	800ecea <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800ec90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ec94:	d02f      	beq.n	800ecf6 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800ec96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ec9a:	d826      	bhi.n	800ecea <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800ec9c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800eca0:	d02b      	beq.n	800ecfa <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800eca2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800eca6:	d820      	bhi.n	800ecea <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800eca8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ecac:	d012      	beq.n	800ecd4 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800ecae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ecb2:	d81a      	bhi.n	800ecea <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d022      	beq.n	800ecfe <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800ecb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ecbc:	d115      	bne.n	800ecea <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ecbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ecc2:	3308      	adds	r3, #8
 800ecc4:	2100      	movs	r1, #0
 800ecc6:	4618      	mov	r0, r3
 800ecc8:	f001 fbf6 	bl	80104b8 <RCCEx_PLL2_Config>
 800eccc:	4603      	mov	r3, r0
 800ecce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ecd2:	e015      	b.n	800ed00 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ecd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ecd8:	3328      	adds	r3, #40	@ 0x28
 800ecda:	2102      	movs	r1, #2
 800ecdc:	4618      	mov	r0, r3
 800ecde:	f001 fc9d 	bl	801061c <RCCEx_PLL3_Config>
 800ece2:	4603      	mov	r3, r0
 800ece4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ece8:	e00a      	b.n	800ed00 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ecea:	2301      	movs	r3, #1
 800ecec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ecf0:	e006      	b.n	800ed00 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800ecf2:	bf00      	nop
 800ecf4:	e004      	b.n	800ed00 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800ecf6:	bf00      	nop
 800ecf8:	e002      	b.n	800ed00 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800ecfa:	bf00      	nop
 800ecfc:	e000      	b.n	800ed00 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800ecfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ed00:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d10b      	bne.n	800ed20 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800ed08:	4ba0      	ldr	r3, [pc, #640]	@ (800ef8c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ed0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ed0c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800ed10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed14:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ed18:	4a9c      	ldr	r2, [pc, #624]	@ (800ef8c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ed1a:	430b      	orrs	r3, r1
 800ed1c:	6593      	str	r3, [r2, #88]	@ 0x58
 800ed1e:	e003      	b.n	800ed28 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed20:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ed24:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800ed28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed30:	f002 0308 	and.w	r3, r2, #8
 800ed34:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ed38:	2300      	movs	r3, #0
 800ed3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ed3e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800ed42:	460b      	mov	r3, r1
 800ed44:	4313      	orrs	r3, r2
 800ed46:	d01e      	beq.n	800ed86 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800ed48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ed54:	d10c      	bne.n	800ed70 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ed56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed5a:	3328      	adds	r3, #40	@ 0x28
 800ed5c:	2102      	movs	r1, #2
 800ed5e:	4618      	mov	r0, r3
 800ed60:	f001 fc5c 	bl	801061c <RCCEx_PLL3_Config>
 800ed64:	4603      	mov	r3, r0
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d002      	beq.n	800ed70 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800ed6a:	2301      	movs	r3, #1
 800ed6c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800ed70:	4b86      	ldr	r3, [pc, #536]	@ (800ef8c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ed72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed74:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ed78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed80:	4a82      	ldr	r2, [pc, #520]	@ (800ef8c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ed82:	430b      	orrs	r3, r1
 800ed84:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ed86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ed8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed8e:	f002 0310 	and.w	r3, r2, #16
 800ed92:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ed96:	2300      	movs	r3, #0
 800ed98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ed9c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800eda0:	460b      	mov	r3, r1
 800eda2:	4313      	orrs	r3, r2
 800eda4:	d01e      	beq.n	800ede4 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800eda6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800edaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800edae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800edb2:	d10c      	bne.n	800edce <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800edb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800edb8:	3328      	adds	r3, #40	@ 0x28
 800edba:	2102      	movs	r1, #2
 800edbc:	4618      	mov	r0, r3
 800edbe:	f001 fc2d 	bl	801061c <RCCEx_PLL3_Config>
 800edc2:	4603      	mov	r3, r0
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d002      	beq.n	800edce <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800edc8:	2301      	movs	r3, #1
 800edca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800edce:	4b6f      	ldr	r3, [pc, #444]	@ (800ef8c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800edd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800edd2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800edd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800edda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800edde:	4a6b      	ldr	r2, [pc, #428]	@ (800ef8c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ede0:	430b      	orrs	r3, r1
 800ede2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ede4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ede8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edec:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800edf0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800edf2:	2300      	movs	r3, #0
 800edf4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800edf6:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800edfa:	460b      	mov	r3, r1
 800edfc:	4313      	orrs	r3, r2
 800edfe:	d03e      	beq.n	800ee7e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800ee00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee04:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ee08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ee0c:	d022      	beq.n	800ee54 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800ee0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ee12:	d81b      	bhi.n	800ee4c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d003      	beq.n	800ee20 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800ee18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ee1c:	d00b      	beq.n	800ee36 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800ee1e:	e015      	b.n	800ee4c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ee20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee24:	3308      	adds	r3, #8
 800ee26:	2100      	movs	r1, #0
 800ee28:	4618      	mov	r0, r3
 800ee2a:	f001 fb45 	bl	80104b8 <RCCEx_PLL2_Config>
 800ee2e:	4603      	mov	r3, r0
 800ee30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800ee34:	e00f      	b.n	800ee56 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ee36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee3a:	3328      	adds	r3, #40	@ 0x28
 800ee3c:	2102      	movs	r1, #2
 800ee3e:	4618      	mov	r0, r3
 800ee40:	f001 fbec 	bl	801061c <RCCEx_PLL3_Config>
 800ee44:	4603      	mov	r3, r0
 800ee46:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800ee4a:	e004      	b.n	800ee56 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ee4c:	2301      	movs	r3, #1
 800ee4e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ee52:	e000      	b.n	800ee56 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800ee54:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ee56:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ee5a:	2b00      	cmp	r3, #0
 800ee5c:	d10b      	bne.n	800ee76 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800ee5e:	4b4b      	ldr	r3, [pc, #300]	@ (800ef8c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ee60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ee62:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800ee66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee6a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ee6e:	4a47      	ldr	r2, [pc, #284]	@ (800ef8c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ee70:	430b      	orrs	r3, r1
 800ee72:	6593      	str	r3, [r2, #88]	@ 0x58
 800ee74:	e003      	b.n	800ee7e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ee76:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ee7a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800ee7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee86:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800ee8a:	673b      	str	r3, [r7, #112]	@ 0x70
 800ee8c:	2300      	movs	r3, #0
 800ee8e:	677b      	str	r3, [r7, #116]	@ 0x74
 800ee90:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800ee94:	460b      	mov	r3, r1
 800ee96:	4313      	orrs	r3, r2
 800ee98:	d03b      	beq.n	800ef12 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800ee9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ee9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eea2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800eea6:	d01f      	beq.n	800eee8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800eea8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800eeac:	d818      	bhi.n	800eee0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800eeae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800eeb2:	d003      	beq.n	800eebc <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800eeb4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800eeb8:	d007      	beq.n	800eeca <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800eeba:	e011      	b.n	800eee0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800eebc:	4b33      	ldr	r3, [pc, #204]	@ (800ef8c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800eebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eec0:	4a32      	ldr	r2, [pc, #200]	@ (800ef8c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800eec2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800eec6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800eec8:	e00f      	b.n	800eeea <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800eeca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eece:	3328      	adds	r3, #40	@ 0x28
 800eed0:	2101      	movs	r1, #1
 800eed2:	4618      	mov	r0, r3
 800eed4:	f001 fba2 	bl	801061c <RCCEx_PLL3_Config>
 800eed8:	4603      	mov	r3, r0
 800eeda:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800eede:	e004      	b.n	800eeea <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800eee0:	2301      	movs	r3, #1
 800eee2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800eee6:	e000      	b.n	800eeea <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800eee8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eeea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d10b      	bne.n	800ef0a <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800eef2:	4b26      	ldr	r3, [pc, #152]	@ (800ef8c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800eef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eef6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800eefa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800eefe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ef02:	4a22      	ldr	r2, [pc, #136]	@ (800ef8c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ef04:	430b      	orrs	r3, r1
 800ef06:	6553      	str	r3, [r2, #84]	@ 0x54
 800ef08:	e003      	b.n	800ef12 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ef0a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ef0e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800ef12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef1a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800ef1e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ef20:	2300      	movs	r3, #0
 800ef22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ef24:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800ef28:	460b      	mov	r3, r1
 800ef2a:	4313      	orrs	r3, r2
 800ef2c:	d034      	beq.n	800ef98 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800ef2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d003      	beq.n	800ef40 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800ef38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ef3c:	d007      	beq.n	800ef4e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800ef3e:	e011      	b.n	800ef64 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ef40:	4b12      	ldr	r3, [pc, #72]	@ (800ef8c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ef42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef44:	4a11      	ldr	r2, [pc, #68]	@ (800ef8c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ef46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ef4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800ef4c:	e00e      	b.n	800ef6c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ef4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef52:	3308      	adds	r3, #8
 800ef54:	2102      	movs	r1, #2
 800ef56:	4618      	mov	r0, r3
 800ef58:	f001 faae 	bl	80104b8 <RCCEx_PLL2_Config>
 800ef5c:	4603      	mov	r3, r0
 800ef5e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800ef62:	e003      	b.n	800ef6c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800ef64:	2301      	movs	r3, #1
 800ef66:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800ef6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ef6c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d10d      	bne.n	800ef90 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800ef74:	4b05      	ldr	r3, [pc, #20]	@ (800ef8c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ef76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ef78:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800ef7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ef82:	4a02      	ldr	r2, [pc, #8]	@ (800ef8c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800ef84:	430b      	orrs	r3, r1
 800ef86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ef88:	e006      	b.n	800ef98 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800ef8a:	bf00      	nop
 800ef8c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ef90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800ef94:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ef98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800ef9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efa0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800efa4:	663b      	str	r3, [r7, #96]	@ 0x60
 800efa6:	2300      	movs	r3, #0
 800efa8:	667b      	str	r3, [r7, #100]	@ 0x64
 800efaa:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800efae:	460b      	mov	r3, r1
 800efb0:	4313      	orrs	r3, r2
 800efb2:	d00c      	beq.n	800efce <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800efb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800efb8:	3328      	adds	r3, #40	@ 0x28
 800efba:	2102      	movs	r1, #2
 800efbc:	4618      	mov	r0, r3
 800efbe:	f001 fb2d 	bl	801061c <RCCEx_PLL3_Config>
 800efc2:	4603      	mov	r3, r0
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d002      	beq.n	800efce <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800efc8:	2301      	movs	r3, #1
 800efca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800efce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800efd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efd6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800efda:	65bb      	str	r3, [r7, #88]	@ 0x58
 800efdc:	2300      	movs	r3, #0
 800efde:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800efe0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800efe4:	460b      	mov	r3, r1
 800efe6:	4313      	orrs	r3, r2
 800efe8:	d036      	beq.n	800f058 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800efea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800efee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eff0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800eff4:	d018      	beq.n	800f028 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800eff6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800effa:	d811      	bhi.n	800f020 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800effc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f000:	d014      	beq.n	800f02c <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800f002:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f006:	d80b      	bhi.n	800f020 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d011      	beq.n	800f030 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800f00c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f010:	d106      	bne.n	800f020 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f012:	4bb7      	ldr	r3, [pc, #732]	@ (800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f016:	4ab6      	ldr	r2, [pc, #728]	@ (800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f018:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f01c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800f01e:	e008      	b.n	800f032 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f020:	2301      	movs	r3, #1
 800f022:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800f026:	e004      	b.n	800f032 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800f028:	bf00      	nop
 800f02a:	e002      	b.n	800f032 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800f02c:	bf00      	nop
 800f02e:	e000      	b.n	800f032 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800f030:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f032:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f036:	2b00      	cmp	r3, #0
 800f038:	d10a      	bne.n	800f050 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800f03a:	4bad      	ldr	r3, [pc, #692]	@ (800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f03c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f03e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800f042:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f046:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f048:	4aa9      	ldr	r2, [pc, #676]	@ (800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f04a:	430b      	orrs	r3, r1
 800f04c:	6553      	str	r3, [r2, #84]	@ 0x54
 800f04e:	e003      	b.n	800f058 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f050:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f054:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800f058:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f05c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f060:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800f064:	653b      	str	r3, [r7, #80]	@ 0x50
 800f066:	2300      	movs	r3, #0
 800f068:	657b      	str	r3, [r7, #84]	@ 0x54
 800f06a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800f06e:	460b      	mov	r3, r1
 800f070:	4313      	orrs	r3, r2
 800f072:	d009      	beq.n	800f088 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800f074:	4b9e      	ldr	r3, [pc, #632]	@ (800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f076:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f078:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f07c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f082:	4a9b      	ldr	r2, [pc, #620]	@ (800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f084:	430b      	orrs	r3, r1
 800f086:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800f088:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f08c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f090:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800f094:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f096:	2300      	movs	r3, #0
 800f098:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f09a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800f09e:	460b      	mov	r3, r1
 800f0a0:	4313      	orrs	r3, r2
 800f0a2:	d009      	beq.n	800f0b8 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800f0a4:	4b92      	ldr	r3, [pc, #584]	@ (800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f0a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f0a8:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800f0ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f0b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800f0b2:	4a8f      	ldr	r2, [pc, #572]	@ (800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f0b4:	430b      	orrs	r3, r1
 800f0b6:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800f0b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f0bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0c0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800f0c4:	643b      	str	r3, [r7, #64]	@ 0x40
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	647b      	str	r3, [r7, #68]	@ 0x44
 800f0ca:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800f0ce:	460b      	mov	r3, r1
 800f0d0:	4313      	orrs	r3, r2
 800f0d2:	d00e      	beq.n	800f0f2 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800f0d4:	4b86      	ldr	r3, [pc, #536]	@ (800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f0d6:	691b      	ldr	r3, [r3, #16]
 800f0d8:	4a85      	ldr	r2, [pc, #532]	@ (800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f0da:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f0de:	6113      	str	r3, [r2, #16]
 800f0e0:	4b83      	ldr	r3, [pc, #524]	@ (800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f0e2:	6919      	ldr	r1, [r3, #16]
 800f0e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f0e8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800f0ec:	4a80      	ldr	r2, [pc, #512]	@ (800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f0ee:	430b      	orrs	r3, r1
 800f0f0:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800f0f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0fa:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800f0fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f100:	2300      	movs	r3, #0
 800f102:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f104:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800f108:	460b      	mov	r3, r1
 800f10a:	4313      	orrs	r3, r2
 800f10c:	d009      	beq.n	800f122 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800f10e:	4b78      	ldr	r3, [pc, #480]	@ (800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f110:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f112:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800f116:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f11a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f11c:	4a74      	ldr	r2, [pc, #464]	@ (800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f11e:	430b      	orrs	r3, r1
 800f120:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800f122:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f12a:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800f12e:	633b      	str	r3, [r7, #48]	@ 0x30
 800f130:	2300      	movs	r3, #0
 800f132:	637b      	str	r3, [r7, #52]	@ 0x34
 800f134:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800f138:	460b      	mov	r3, r1
 800f13a:	4313      	orrs	r3, r2
 800f13c:	d00a      	beq.n	800f154 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800f13e:	4b6c      	ldr	r3, [pc, #432]	@ (800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f140:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f142:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800f146:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f14a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f14e:	4a68      	ldr	r2, [pc, #416]	@ (800f2f0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800f150:	430b      	orrs	r3, r1
 800f152:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800f154:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f15c:	2100      	movs	r1, #0
 800f15e:	62b9      	str	r1, [r7, #40]	@ 0x28
 800f160:	f003 0301 	and.w	r3, r3, #1
 800f164:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f166:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800f16a:	460b      	mov	r3, r1
 800f16c:	4313      	orrs	r3, r2
 800f16e:	d011      	beq.n	800f194 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f170:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f174:	3308      	adds	r3, #8
 800f176:	2100      	movs	r1, #0
 800f178:	4618      	mov	r0, r3
 800f17a:	f001 f99d 	bl	80104b8 <RCCEx_PLL2_Config>
 800f17e:	4603      	mov	r3, r0
 800f180:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f184:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f188:	2b00      	cmp	r3, #0
 800f18a:	d003      	beq.n	800f194 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f18c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f190:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800f194:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f19c:	2100      	movs	r1, #0
 800f19e:	6239      	str	r1, [r7, #32]
 800f1a0:	f003 0302 	and.w	r3, r3, #2
 800f1a4:	627b      	str	r3, [r7, #36]	@ 0x24
 800f1a6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800f1aa:	460b      	mov	r3, r1
 800f1ac:	4313      	orrs	r3, r2
 800f1ae:	d011      	beq.n	800f1d4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f1b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f1b4:	3308      	adds	r3, #8
 800f1b6:	2101      	movs	r1, #1
 800f1b8:	4618      	mov	r0, r3
 800f1ba:	f001 f97d 	bl	80104b8 <RCCEx_PLL2_Config>
 800f1be:	4603      	mov	r3, r0
 800f1c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f1c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f1c8:	2b00      	cmp	r3, #0
 800f1ca:	d003      	beq.n	800f1d4 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f1cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f1d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800f1d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1dc:	2100      	movs	r1, #0
 800f1de:	61b9      	str	r1, [r7, #24]
 800f1e0:	f003 0304 	and.w	r3, r3, #4
 800f1e4:	61fb      	str	r3, [r7, #28]
 800f1e6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800f1ea:	460b      	mov	r3, r1
 800f1ec:	4313      	orrs	r3, r2
 800f1ee:	d011      	beq.n	800f214 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f1f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f1f4:	3308      	adds	r3, #8
 800f1f6:	2102      	movs	r1, #2
 800f1f8:	4618      	mov	r0, r3
 800f1fa:	f001 f95d 	bl	80104b8 <RCCEx_PLL2_Config>
 800f1fe:	4603      	mov	r3, r0
 800f200:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f204:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d003      	beq.n	800f214 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f20c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f210:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800f214:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f21c:	2100      	movs	r1, #0
 800f21e:	6139      	str	r1, [r7, #16]
 800f220:	f003 0308 	and.w	r3, r3, #8
 800f224:	617b      	str	r3, [r7, #20]
 800f226:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800f22a:	460b      	mov	r3, r1
 800f22c:	4313      	orrs	r3, r2
 800f22e:	d011      	beq.n	800f254 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f230:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f234:	3328      	adds	r3, #40	@ 0x28
 800f236:	2100      	movs	r1, #0
 800f238:	4618      	mov	r0, r3
 800f23a:	f001 f9ef 	bl	801061c <RCCEx_PLL3_Config>
 800f23e:	4603      	mov	r3, r0
 800f240:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800f244:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d003      	beq.n	800f254 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f24c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f250:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800f254:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f25c:	2100      	movs	r1, #0
 800f25e:	60b9      	str	r1, [r7, #8]
 800f260:	f003 0310 	and.w	r3, r3, #16
 800f264:	60fb      	str	r3, [r7, #12]
 800f266:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800f26a:	460b      	mov	r3, r1
 800f26c:	4313      	orrs	r3, r2
 800f26e:	d011      	beq.n	800f294 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f270:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f274:	3328      	adds	r3, #40	@ 0x28
 800f276:	2101      	movs	r1, #1
 800f278:	4618      	mov	r0, r3
 800f27a:	f001 f9cf 	bl	801061c <RCCEx_PLL3_Config>
 800f27e:	4603      	mov	r3, r0
 800f280:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f284:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d003      	beq.n	800f294 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f28c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f290:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800f294:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f29c:	2100      	movs	r1, #0
 800f29e:	6039      	str	r1, [r7, #0]
 800f2a0:	f003 0320 	and.w	r3, r3, #32
 800f2a4:	607b      	str	r3, [r7, #4]
 800f2a6:	e9d7 1200 	ldrd	r1, r2, [r7]
 800f2aa:	460b      	mov	r3, r1
 800f2ac:	4313      	orrs	r3, r2
 800f2ae:	d011      	beq.n	800f2d4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f2b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800f2b4:	3328      	adds	r3, #40	@ 0x28
 800f2b6:	2102      	movs	r1, #2
 800f2b8:	4618      	mov	r0, r3
 800f2ba:	f001 f9af 	bl	801061c <RCCEx_PLL3_Config>
 800f2be:	4603      	mov	r3, r0
 800f2c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800f2c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f2c8:	2b00      	cmp	r3, #0
 800f2ca:	d003      	beq.n	800f2d4 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f2cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800f2d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800f2d4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d101      	bne.n	800f2e0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800f2dc:	2300      	movs	r3, #0
 800f2de:	e000      	b.n	800f2e2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800f2e0:	2301      	movs	r3, #1
}
 800f2e2:	4618      	mov	r0, r3
 800f2e4:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800f2e8:	46bd      	mov	sp, r7
 800f2ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f2ee:	bf00      	nop
 800f2f0:	58024400 	.word	0x58024400

0800f2f4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800f2f4:	b580      	push	{r7, lr}
 800f2f6:	b090      	sub	sp, #64	@ 0x40
 800f2f8:	af00      	add	r7, sp, #0
 800f2fa:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800f2fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f302:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800f306:	430b      	orrs	r3, r1
 800f308:	f040 8094 	bne.w	800f434 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800f30c:	4b9b      	ldr	r3, [pc, #620]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f30e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f310:	f003 0307 	and.w	r3, r3, #7
 800f314:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800f316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f318:	2b04      	cmp	r3, #4
 800f31a:	f200 8087 	bhi.w	800f42c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800f31e:	a201      	add	r2, pc, #4	@ (adr r2, 800f324 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800f320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f324:	0800f339 	.word	0x0800f339
 800f328:	0800f361 	.word	0x0800f361
 800f32c:	0800f389 	.word	0x0800f389
 800f330:	0800f425 	.word	0x0800f425
 800f334:	0800f3b1 	.word	0x0800f3b1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f338:	4b90      	ldr	r3, [pc, #576]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f33a:	681b      	ldr	r3, [r3, #0]
 800f33c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f340:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f344:	d108      	bne.n	800f358 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f346:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f34a:	4618      	mov	r0, r3
 800f34c:	f000 ff62 	bl	8010214 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f352:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f354:	f000 bc93 	b.w	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f358:	2300      	movs	r3, #0
 800f35a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f35c:	f000 bc8f 	b.w	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f360:	4b86      	ldr	r3, [pc, #536]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f368:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f36c:	d108      	bne.n	800f380 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f36e:	f107 0318 	add.w	r3, r7, #24
 800f372:	4618      	mov	r0, r3
 800f374:	f000 fca6 	bl	800fcc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f378:	69bb      	ldr	r3, [r7, #24]
 800f37a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f37c:	f000 bc7f 	b.w	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f380:	2300      	movs	r3, #0
 800f382:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f384:	f000 bc7b 	b.w	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f388:	4b7c      	ldr	r3, [pc, #496]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f390:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f394:	d108      	bne.n	800f3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f396:	f107 030c 	add.w	r3, r7, #12
 800f39a:	4618      	mov	r0, r3
 800f39c:	f000 fde6 	bl	800ff6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f3a4:	f000 bc6b 	b.w	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f3a8:	2300      	movs	r3, #0
 800f3aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f3ac:	f000 bc67 	b.w	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f3b0:	4b72      	ldr	r3, [pc, #456]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f3b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f3b4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f3b8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f3ba:	4b70      	ldr	r3, [pc, #448]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	f003 0304 	and.w	r3, r3, #4
 800f3c2:	2b04      	cmp	r3, #4
 800f3c4:	d10c      	bne.n	800f3e0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800f3c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d109      	bne.n	800f3e0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f3cc:	4b6b      	ldr	r3, [pc, #428]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f3ce:	681b      	ldr	r3, [r3, #0]
 800f3d0:	08db      	lsrs	r3, r3, #3
 800f3d2:	f003 0303 	and.w	r3, r3, #3
 800f3d6:	4a6a      	ldr	r2, [pc, #424]	@ (800f580 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800f3d8:	fa22 f303 	lsr.w	r3, r2, r3
 800f3dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f3de:	e01f      	b.n	800f420 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f3e0:	4b66      	ldr	r3, [pc, #408]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f3e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f3ec:	d106      	bne.n	800f3fc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800f3ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f3f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f3f4:	d102      	bne.n	800f3fc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f3f6:	4b63      	ldr	r3, [pc, #396]	@ (800f584 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800f3f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f3fa:	e011      	b.n	800f420 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f3fc:	4b5f      	ldr	r3, [pc, #380]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f404:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f408:	d106      	bne.n	800f418 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800f40a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f40c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f410:	d102      	bne.n	800f418 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f412:	4b5d      	ldr	r3, [pc, #372]	@ (800f588 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800f414:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f416:	e003      	b.n	800f420 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f418:	2300      	movs	r3, #0
 800f41a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800f41c:	f000 bc2f 	b.w	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f420:	f000 bc2d 	b.w	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f424:	4b59      	ldr	r3, [pc, #356]	@ (800f58c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800f426:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f428:	f000 bc29 	b.w	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800f42c:	2300      	movs	r3, #0
 800f42e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f430:	f000 bc25 	b.w	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800f434:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f438:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800f43c:	430b      	orrs	r3, r1
 800f43e:	f040 80a7 	bne.w	800f590 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800f442:	4b4e      	ldr	r3, [pc, #312]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f446:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800f44a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800f44c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f44e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f452:	d054      	beq.n	800f4fe <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800f454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f456:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800f45a:	f200 808b 	bhi.w	800f574 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800f45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f460:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f464:	f000 8083 	beq.w	800f56e <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800f468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f46a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800f46e:	f200 8081 	bhi.w	800f574 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800f472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f474:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f478:	d02f      	beq.n	800f4da <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800f47a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f47c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800f480:	d878      	bhi.n	800f574 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800f482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f484:	2b00      	cmp	r3, #0
 800f486:	d004      	beq.n	800f492 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800f488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f48a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f48e:	d012      	beq.n	800f4b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800f490:	e070      	b.n	800f574 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f492:	4b3a      	ldr	r3, [pc, #232]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f494:	681b      	ldr	r3, [r3, #0]
 800f496:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f49a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f49e:	d107      	bne.n	800f4b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f4a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f4a4:	4618      	mov	r0, r3
 800f4a6:	f000 feb5 	bl	8010214 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f4aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f4ae:	e3e6      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f4b0:	2300      	movs	r3, #0
 800f4b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f4b4:	e3e3      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f4b6:	4b31      	ldr	r3, [pc, #196]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f4be:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f4c2:	d107      	bne.n	800f4d4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f4c4:	f107 0318 	add.w	r3, r7, #24
 800f4c8:	4618      	mov	r0, r3
 800f4ca:	f000 fbfb 	bl	800fcc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f4ce:	69bb      	ldr	r3, [r7, #24]
 800f4d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f4d2:	e3d4      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f4d4:	2300      	movs	r3, #0
 800f4d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f4d8:	e3d1      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f4da:	4b28      	ldr	r3, [pc, #160]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f4e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f4e6:	d107      	bne.n	800f4f8 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f4e8:	f107 030c 	add.w	r3, r7, #12
 800f4ec:	4618      	mov	r0, r3
 800f4ee:	f000 fd3d 	bl	800ff6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f4f6:	e3c2      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f4f8:	2300      	movs	r3, #0
 800f4fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f4fc:	e3bf      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f4fe:	4b1f      	ldr	r3, [pc, #124]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f502:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f506:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f508:	4b1c      	ldr	r3, [pc, #112]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	f003 0304 	and.w	r3, r3, #4
 800f510:	2b04      	cmp	r3, #4
 800f512:	d10c      	bne.n	800f52e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800f514:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f516:	2b00      	cmp	r3, #0
 800f518:	d109      	bne.n	800f52e <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f51a:	4b18      	ldr	r3, [pc, #96]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f51c:	681b      	ldr	r3, [r3, #0]
 800f51e:	08db      	lsrs	r3, r3, #3
 800f520:	f003 0303 	and.w	r3, r3, #3
 800f524:	4a16      	ldr	r2, [pc, #88]	@ (800f580 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800f526:	fa22 f303 	lsr.w	r3, r2, r3
 800f52a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f52c:	e01e      	b.n	800f56c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f52e:	4b13      	ldr	r3, [pc, #76]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f536:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f53a:	d106      	bne.n	800f54a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800f53c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f53e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f542:	d102      	bne.n	800f54a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f544:	4b0f      	ldr	r3, [pc, #60]	@ (800f584 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800f546:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f548:	e010      	b.n	800f56c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f54a:	4b0c      	ldr	r3, [pc, #48]	@ (800f57c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800f54c:	681b      	ldr	r3, [r3, #0]
 800f54e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f552:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f556:	d106      	bne.n	800f566 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800f558:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f55a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f55e:	d102      	bne.n	800f566 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f560:	4b09      	ldr	r3, [pc, #36]	@ (800f588 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800f562:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f564:	e002      	b.n	800f56c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f566:	2300      	movs	r3, #0
 800f568:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800f56a:	e388      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f56c:	e387      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f56e:	4b07      	ldr	r3, [pc, #28]	@ (800f58c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800f570:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f572:	e384      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800f574:	2300      	movs	r3, #0
 800f576:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f578:	e381      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f57a:	bf00      	nop
 800f57c:	58024400 	.word	0x58024400
 800f580:	03d09000 	.word	0x03d09000
 800f584:	003d0900 	.word	0x003d0900
 800f588:	016e3600 	.word	0x016e3600
 800f58c:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800f590:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f594:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800f598:	430b      	orrs	r3, r1
 800f59a:	f040 809c 	bne.w	800f6d6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800f59e:	4b9e      	ldr	r3, [pc, #632]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f5a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f5a2:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800f5a6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800f5a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5aa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f5ae:	d054      	beq.n	800f65a <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800f5b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5b2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800f5b6:	f200 808b 	bhi.w	800f6d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800f5ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5bc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f5c0:	f000 8083 	beq.w	800f6ca <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800f5c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5c6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800f5ca:	f200 8081 	bhi.w	800f6d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800f5ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5d0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f5d4:	d02f      	beq.n	800f636 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800f5d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f5dc:	d878      	bhi.n	800f6d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800f5de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d004      	beq.n	800f5ee <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800f5e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f5ea:	d012      	beq.n	800f612 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800f5ec:	e070      	b.n	800f6d0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f5ee:	4b8a      	ldr	r3, [pc, #552]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f5f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f5fa:	d107      	bne.n	800f60c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f5fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f600:	4618      	mov	r0, r3
 800f602:	f000 fe07 	bl	8010214 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f608:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f60a:	e338      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f60c:	2300      	movs	r3, #0
 800f60e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f610:	e335      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f612:	4b81      	ldr	r3, [pc, #516]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f614:	681b      	ldr	r3, [r3, #0]
 800f616:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f61a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f61e:	d107      	bne.n	800f630 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f620:	f107 0318 	add.w	r3, r7, #24
 800f624:	4618      	mov	r0, r3
 800f626:	f000 fb4d 	bl	800fcc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f62a:	69bb      	ldr	r3, [r7, #24]
 800f62c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f62e:	e326      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f630:	2300      	movs	r3, #0
 800f632:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f634:	e323      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f636:	4b78      	ldr	r3, [pc, #480]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f63e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f642:	d107      	bne.n	800f654 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f644:	f107 030c 	add.w	r3, r7, #12
 800f648:	4618      	mov	r0, r3
 800f64a:	f000 fc8f 	bl	800ff6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f652:	e314      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f654:	2300      	movs	r3, #0
 800f656:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f658:	e311      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f65a:	4b6f      	ldr	r3, [pc, #444]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f65c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f65e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f662:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f664:	4b6c      	ldr	r3, [pc, #432]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f666:	681b      	ldr	r3, [r3, #0]
 800f668:	f003 0304 	and.w	r3, r3, #4
 800f66c:	2b04      	cmp	r3, #4
 800f66e:	d10c      	bne.n	800f68a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800f670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f672:	2b00      	cmp	r3, #0
 800f674:	d109      	bne.n	800f68a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f676:	4b68      	ldr	r3, [pc, #416]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	08db      	lsrs	r3, r3, #3
 800f67c:	f003 0303 	and.w	r3, r3, #3
 800f680:	4a66      	ldr	r2, [pc, #408]	@ (800f81c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800f682:	fa22 f303 	lsr.w	r3, r2, r3
 800f686:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f688:	e01e      	b.n	800f6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f68a:	4b63      	ldr	r3, [pc, #396]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f692:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f696:	d106      	bne.n	800f6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800f698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f69a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f69e:	d102      	bne.n	800f6a6 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f6a0:	4b5f      	ldr	r3, [pc, #380]	@ (800f820 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800f6a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f6a4:	e010      	b.n	800f6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f6a6:	4b5c      	ldr	r3, [pc, #368]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f6a8:	681b      	ldr	r3, [r3, #0]
 800f6aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f6ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f6b2:	d106      	bne.n	800f6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800f6b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f6ba:	d102      	bne.n	800f6c2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f6bc:	4b59      	ldr	r3, [pc, #356]	@ (800f824 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800f6be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f6c0:	e002      	b.n	800f6c8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f6c2:	2300      	movs	r3, #0
 800f6c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800f6c6:	e2da      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f6c8:	e2d9      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f6ca:	4b57      	ldr	r3, [pc, #348]	@ (800f828 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800f6cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f6ce:	e2d6      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800f6d0:	2300      	movs	r3, #0
 800f6d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f6d4:	e2d3      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800f6d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f6da:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800f6de:	430b      	orrs	r3, r1
 800f6e0:	f040 80a7 	bne.w	800f832 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800f6e4:	4b4c      	ldr	r3, [pc, #304]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f6e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f6e8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800f6ec:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800f6ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f6f4:	d055      	beq.n	800f7a2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800f6f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800f6fc:	f200 8096 	bhi.w	800f82c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800f700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f702:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f706:	f000 8084 	beq.w	800f812 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800f70a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f70c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800f710:	f200 808c 	bhi.w	800f82c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800f714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f716:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f71a:	d030      	beq.n	800f77e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800f71c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f71e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f722:	f200 8083 	bhi.w	800f82c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800f726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f728:	2b00      	cmp	r3, #0
 800f72a:	d004      	beq.n	800f736 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800f72c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f72e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f732:	d012      	beq.n	800f75a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800f734:	e07a      	b.n	800f82c <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800f736:	4b38      	ldr	r3, [pc, #224]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800f73e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800f742:	d107      	bne.n	800f754 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800f744:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f748:	4618      	mov	r0, r3
 800f74a:	f000 fd63 	bl	8010214 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800f74e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f750:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f752:	e294      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f754:	2300      	movs	r3, #0
 800f756:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f758:	e291      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f75a:	4b2f      	ldr	r3, [pc, #188]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f762:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f766:	d107      	bne.n	800f778 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f768:	f107 0318 	add.w	r3, r7, #24
 800f76c:	4618      	mov	r0, r3
 800f76e:	f000 faa9 	bl	800fcc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f772:	69bb      	ldr	r3, [r7, #24]
 800f774:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f776:	e282      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f778:	2300      	movs	r3, #0
 800f77a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f77c:	e27f      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f77e:	4b26      	ldr	r3, [pc, #152]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f786:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f78a:	d107      	bne.n	800f79c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f78c:	f107 030c 	add.w	r3, r7, #12
 800f790:	4618      	mov	r0, r3
 800f792:	f000 fbeb 	bl	800ff6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f79a:	e270      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f79c:	2300      	movs	r3, #0
 800f79e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f7a0:	e26d      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f7a2:	4b1d      	ldr	r3, [pc, #116]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f7a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f7a6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f7aa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f7ac:	4b1a      	ldr	r3, [pc, #104]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	f003 0304 	and.w	r3, r3, #4
 800f7b4:	2b04      	cmp	r3, #4
 800f7b6:	d10c      	bne.n	800f7d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800f7b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d109      	bne.n	800f7d2 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f7be:	4b16      	ldr	r3, [pc, #88]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	08db      	lsrs	r3, r3, #3
 800f7c4:	f003 0303 	and.w	r3, r3, #3
 800f7c8:	4a14      	ldr	r2, [pc, #80]	@ (800f81c <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800f7ca:	fa22 f303 	lsr.w	r3, r2, r3
 800f7ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f7d0:	e01e      	b.n	800f810 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f7d2:	4b11      	ldr	r3, [pc, #68]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f7da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f7de:	d106      	bne.n	800f7ee <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800f7e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f7e6:	d102      	bne.n	800f7ee <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800f7e8:	4b0d      	ldr	r3, [pc, #52]	@ (800f820 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800f7ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f7ec:	e010      	b.n	800f810 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800f7ee:	4b0a      	ldr	r3, [pc, #40]	@ (800f818 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f7f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f7fa:	d106      	bne.n	800f80a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800f7fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f802:	d102      	bne.n	800f80a <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800f804:	4b07      	ldr	r3, [pc, #28]	@ (800f824 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800f806:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f808:	e002      	b.n	800f810 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800f80a:	2300      	movs	r3, #0
 800f80c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800f80e:	e236      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f810:	e235      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800f812:	4b05      	ldr	r3, [pc, #20]	@ (800f828 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800f814:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f816:	e232      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800f818:	58024400 	.word	0x58024400
 800f81c:	03d09000 	.word	0x03d09000
 800f820:	003d0900 	.word	0x003d0900
 800f824:	016e3600 	.word	0x016e3600
 800f828:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800f82c:	2300      	movs	r3, #0
 800f82e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f830:	e225      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800f832:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f836:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800f83a:	430b      	orrs	r3, r1
 800f83c:	f040 8085 	bne.w	800f94a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800f840:	4b9c      	ldr	r3, [pc, #624]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f842:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f844:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800f848:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800f84a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f84c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f850:	d06b      	beq.n	800f92a <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800f852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f854:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800f858:	d874      	bhi.n	800f944 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800f85a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f85c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f860:	d056      	beq.n	800f910 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800f862:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f864:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800f868:	d86c      	bhi.n	800f944 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800f86a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f86c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f870:	d03b      	beq.n	800f8ea <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800f872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f874:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800f878:	d864      	bhi.n	800f944 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800f87a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f87c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f880:	d021      	beq.n	800f8c6 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800f882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f884:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f888:	d85c      	bhi.n	800f944 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800f88a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	d004      	beq.n	800f89a <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800f890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f892:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f896:	d004      	beq.n	800f8a2 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800f898:	e054      	b.n	800f944 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800f89a:	f7fe fb5f 	bl	800df5c <HAL_RCC_GetPCLK1Freq>
 800f89e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800f8a0:	e1ed      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f8a2:	4b84      	ldr	r3, [pc, #528]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f8aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f8ae:	d107      	bne.n	800f8c0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f8b0:	f107 0318 	add.w	r3, r7, #24
 800f8b4:	4618      	mov	r0, r3
 800f8b6:	f000 fa05 	bl	800fcc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800f8ba:	69fb      	ldr	r3, [r7, #28]
 800f8bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f8be:	e1de      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f8c0:	2300      	movs	r3, #0
 800f8c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f8c4:	e1db      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f8c6:	4b7b      	ldr	r3, [pc, #492]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f8ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f8d2:	d107      	bne.n	800f8e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f8d4:	f107 030c 	add.w	r3, r7, #12
 800f8d8:	4618      	mov	r0, r3
 800f8da:	f000 fb47 	bl	800ff6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800f8de:	693b      	ldr	r3, [r7, #16]
 800f8e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f8e2:	e1cc      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f8e4:	2300      	movs	r3, #0
 800f8e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f8e8:	e1c9      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800f8ea:	4b72      	ldr	r3, [pc, #456]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	f003 0304 	and.w	r3, r3, #4
 800f8f2:	2b04      	cmp	r3, #4
 800f8f4:	d109      	bne.n	800f90a <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f8f6:	4b6f      	ldr	r3, [pc, #444]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	08db      	lsrs	r3, r3, #3
 800f8fc:	f003 0303 	and.w	r3, r3, #3
 800f900:	4a6d      	ldr	r2, [pc, #436]	@ (800fab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800f902:	fa22 f303 	lsr.w	r3, r2, r3
 800f906:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f908:	e1b9      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f90a:	2300      	movs	r3, #0
 800f90c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f90e:	e1b6      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800f910:	4b68      	ldr	r3, [pc, #416]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f912:	681b      	ldr	r3, [r3, #0]
 800f914:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f918:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f91c:	d102      	bne.n	800f924 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800f91e:	4b67      	ldr	r3, [pc, #412]	@ (800fabc <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800f920:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f922:	e1ac      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f924:	2300      	movs	r3, #0
 800f926:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f928:	e1a9      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800f92a:	4b62      	ldr	r3, [pc, #392]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800f932:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f936:	d102      	bne.n	800f93e <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800f938:	4b61      	ldr	r3, [pc, #388]	@ (800fac0 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800f93a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f93c:	e19f      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f93e:	2300      	movs	r3, #0
 800f940:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f942:	e19c      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800f944:	2300      	movs	r3, #0
 800f946:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f948:	e199      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800f94a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f94e:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800f952:	430b      	orrs	r3, r1
 800f954:	d173      	bne.n	800fa3e <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800f956:	4b57      	ldr	r3, [pc, #348]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f958:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f95a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800f95e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800f960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f962:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f966:	d02f      	beq.n	800f9c8 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800f968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f96a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800f96e:	d863      	bhi.n	800fa38 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800f970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f972:	2b00      	cmp	r3, #0
 800f974:	d004      	beq.n	800f980 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800f976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f978:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f97c:	d012      	beq.n	800f9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800f97e:	e05b      	b.n	800fa38 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800f980:	4b4c      	ldr	r3, [pc, #304]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f982:	681b      	ldr	r3, [r3, #0]
 800f984:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800f988:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800f98c:	d107      	bne.n	800f99e <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800f98e:	f107 0318 	add.w	r3, r7, #24
 800f992:	4618      	mov	r0, r3
 800f994:	f000 f996 	bl	800fcc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800f998:	69bb      	ldr	r3, [r7, #24]
 800f99a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f99c:	e16f      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f99e:	2300      	movs	r3, #0
 800f9a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f9a2:	e16c      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800f9a4:	4b43      	ldr	r3, [pc, #268]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800f9ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800f9b0:	d107      	bne.n	800f9c2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800f9b2:	f107 030c 	add.w	r3, r7, #12
 800f9b6:	4618      	mov	r0, r3
 800f9b8:	f000 fad8 	bl	800ff6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800f9bc:	697b      	ldr	r3, [r7, #20]
 800f9be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800f9c0:	e15d      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800f9c2:	2300      	movs	r3, #0
 800f9c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800f9c6:	e15a      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800f9c8:	4b3a      	ldr	r3, [pc, #232]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f9ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f9cc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800f9d0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800f9d2:	4b38      	ldr	r3, [pc, #224]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	f003 0304 	and.w	r3, r3, #4
 800f9da:	2b04      	cmp	r3, #4
 800f9dc:	d10c      	bne.n	800f9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800f9de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d109      	bne.n	800f9f8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f9e4:	4b33      	ldr	r3, [pc, #204]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f9e6:	681b      	ldr	r3, [r3, #0]
 800f9e8:	08db      	lsrs	r3, r3, #3
 800f9ea:	f003 0303 	and.w	r3, r3, #3
 800f9ee:	4a32      	ldr	r2, [pc, #200]	@ (800fab8 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800f9f0:	fa22 f303 	lsr.w	r3, r2, r3
 800f9f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f9f6:	e01e      	b.n	800fa36 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800f9f8:	4b2e      	ldr	r3, [pc, #184]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fa00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fa04:	d106      	bne.n	800fa14 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800fa06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fa0c:	d102      	bne.n	800fa14 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800fa0e:	4b2b      	ldr	r3, [pc, #172]	@ (800fabc <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800fa10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fa12:	e010      	b.n	800fa36 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800fa14:	4b27      	ldr	r3, [pc, #156]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fa1c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fa20:	d106      	bne.n	800fa30 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800fa22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fa24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fa28:	d102      	bne.n	800fa30 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800fa2a:	4b25      	ldr	r3, [pc, #148]	@ (800fac0 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800fa2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fa2e:	e002      	b.n	800fa36 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800fa30:	2300      	movs	r3, #0
 800fa32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800fa34:	e123      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800fa36:	e122      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800fa38:	2300      	movs	r3, #0
 800fa3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa3c:	e11f      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800fa3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fa42:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800fa46:	430b      	orrs	r3, r1
 800fa48:	d13c      	bne.n	800fac4 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800fa4a:	4b1a      	ldr	r3, [pc, #104]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fa4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800fa52:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800fa54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa56:	2b00      	cmp	r3, #0
 800fa58:	d004      	beq.n	800fa64 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800fa5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fa60:	d012      	beq.n	800fa88 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800fa62:	e023      	b.n	800faac <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800fa64:	4b13      	ldr	r3, [pc, #76]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800fa6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800fa70:	d107      	bne.n	800fa82 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800fa72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fa76:	4618      	mov	r0, r3
 800fa78:	f000 fbcc 	bl	8010214 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800fa7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fa80:	e0fd      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fa82:	2300      	movs	r3, #0
 800fa84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fa86:	e0fa      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800fa88:	4b0a      	ldr	r3, [pc, #40]	@ (800fab4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fa90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fa94:	d107      	bne.n	800faa6 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fa96:	f107 0318 	add.w	r3, r7, #24
 800fa9a:	4618      	mov	r0, r3
 800fa9c:	f000 f912 	bl	800fcc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800faa0:	6a3b      	ldr	r3, [r7, #32]
 800faa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800faa4:	e0eb      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800faa6:	2300      	movs	r3, #0
 800faa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800faaa:	e0e8      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800faac:	2300      	movs	r3, #0
 800faae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fab0:	e0e5      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800fab2:	bf00      	nop
 800fab4:	58024400 	.word	0x58024400
 800fab8:	03d09000 	.word	0x03d09000
 800fabc:	003d0900 	.word	0x003d0900
 800fac0:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800fac4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fac8:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800facc:	430b      	orrs	r3, r1
 800face:	f040 8085 	bne.w	800fbdc <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800fad2:	4b6d      	ldr	r3, [pc, #436]	@ (800fc88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fad4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fad6:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800fada:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800fadc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fade:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800fae2:	d06b      	beq.n	800fbbc <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800fae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fae6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800faea:	d874      	bhi.n	800fbd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800faec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800faee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800faf2:	d056      	beq.n	800fba2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800faf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800faf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fafa:	d86c      	bhi.n	800fbd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800fafc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fafe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fb02:	d03b      	beq.n	800fb7c <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800fb04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb06:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800fb0a:	d864      	bhi.n	800fbd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800fb0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fb12:	d021      	beq.n	800fb58 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800fb14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fb1a:	d85c      	bhi.n	800fbd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800fb1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	d004      	beq.n	800fb2c <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800fb22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fb28:	d004      	beq.n	800fb34 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800fb2a:	e054      	b.n	800fbd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800fb2c:	f000 f8b4 	bl	800fc98 <HAL_RCCEx_GetD3PCLK1Freq>
 800fb30:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800fb32:	e0a4      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800fb34:	4b54      	ldr	r3, [pc, #336]	@ (800fc88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fb36:	681b      	ldr	r3, [r3, #0]
 800fb38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fb3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fb40:	d107      	bne.n	800fb52 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fb42:	f107 0318 	add.w	r3, r7, #24
 800fb46:	4618      	mov	r0, r3
 800fb48:	f000 f8bc 	bl	800fcc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800fb4c:	69fb      	ldr	r3, [r7, #28]
 800fb4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fb50:	e095      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fb52:	2300      	movs	r3, #0
 800fb54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fb56:	e092      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800fb58:	4b4b      	ldr	r3, [pc, #300]	@ (800fc88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fb60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fb64:	d107      	bne.n	800fb76 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fb66:	f107 030c 	add.w	r3, r7, #12
 800fb6a:	4618      	mov	r0, r3
 800fb6c:	f000 f9fe 	bl	800ff6c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800fb70:	693b      	ldr	r3, [r7, #16]
 800fb72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fb74:	e083      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fb76:	2300      	movs	r3, #0
 800fb78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fb7a:	e080      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800fb7c:	4b42      	ldr	r3, [pc, #264]	@ (800fc88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fb7e:	681b      	ldr	r3, [r3, #0]
 800fb80:	f003 0304 	and.w	r3, r3, #4
 800fb84:	2b04      	cmp	r3, #4
 800fb86:	d109      	bne.n	800fb9c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fb88:	4b3f      	ldr	r3, [pc, #252]	@ (800fc88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	08db      	lsrs	r3, r3, #3
 800fb8e:	f003 0303 	and.w	r3, r3, #3
 800fb92:	4a3e      	ldr	r2, [pc, #248]	@ (800fc8c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800fb94:	fa22 f303 	lsr.w	r3, r2, r3
 800fb98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fb9a:	e070      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fb9c:	2300      	movs	r3, #0
 800fb9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fba0:	e06d      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800fba2:	4b39      	ldr	r3, [pc, #228]	@ (800fc88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fbaa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fbae:	d102      	bne.n	800fbb6 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800fbb0:	4b37      	ldr	r3, [pc, #220]	@ (800fc90 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800fbb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fbb4:	e063      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fbb6:	2300      	movs	r3, #0
 800fbb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fbba:	e060      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800fbbc:	4b32      	ldr	r3, [pc, #200]	@ (800fc88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fbc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fbc8:	d102      	bne.n	800fbd0 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800fbca:	4b32      	ldr	r3, [pc, #200]	@ (800fc94 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800fbcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fbce:	e056      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fbd0:	2300      	movs	r3, #0
 800fbd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fbd4:	e053      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800fbd6:	2300      	movs	r3, #0
 800fbd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fbda:	e050      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800fbdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fbe0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800fbe4:	430b      	orrs	r3, r1
 800fbe6:	d148      	bne.n	800fc7a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800fbe8:	4b27      	ldr	r3, [pc, #156]	@ (800fc88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fbea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fbec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800fbf0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800fbf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fbf4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fbf8:	d02a      	beq.n	800fc50 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800fbfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fbfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800fc00:	d838      	bhi.n	800fc74 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800fc02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d004      	beq.n	800fc12 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800fc08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc0a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fc0e:	d00d      	beq.n	800fc2c <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800fc10:	e030      	b.n	800fc74 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800fc12:	4b1d      	ldr	r3, [pc, #116]	@ (800fc88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fc14:	681b      	ldr	r3, [r3, #0]
 800fc16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800fc1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800fc1e:	d102      	bne.n	800fc26 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800fc20:	4b1c      	ldr	r3, [pc, #112]	@ (800fc94 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800fc22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fc24:	e02b      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fc26:	2300      	movs	r3, #0
 800fc28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc2a:	e028      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800fc2c:	4b16      	ldr	r3, [pc, #88]	@ (800fc88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800fc34:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800fc38:	d107      	bne.n	800fc4a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800fc3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800fc3e:	4618      	mov	r0, r3
 800fc40:	f000 fae8 	bl	8010214 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800fc44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fc48:	e019      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fc4a:	2300      	movs	r3, #0
 800fc4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc4e:	e016      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800fc50:	4b0d      	ldr	r3, [pc, #52]	@ (800fc88 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fc58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800fc5c:	d107      	bne.n	800fc6e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fc5e:	f107 0318 	add.w	r3, r7, #24
 800fc62:	4618      	mov	r0, r3
 800fc64:	f000 f82e 	bl	800fcc4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800fc68:	69fb      	ldr	r3, [r7, #28]
 800fc6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800fc6c:	e007      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800fc6e:	2300      	movs	r3, #0
 800fc70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc72:	e004      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800fc74:	2300      	movs	r3, #0
 800fc76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800fc78:	e001      	b.n	800fc7e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800fc7a:	2300      	movs	r3, #0
 800fc7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800fc7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800fc80:	4618      	mov	r0, r3
 800fc82:	3740      	adds	r7, #64	@ 0x40
 800fc84:	46bd      	mov	sp, r7
 800fc86:	bd80      	pop	{r7, pc}
 800fc88:	58024400 	.word	0x58024400
 800fc8c:	03d09000 	.word	0x03d09000
 800fc90:	003d0900 	.word	0x003d0900
 800fc94:	016e3600 	.word	0x016e3600

0800fc98 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800fc98:	b580      	push	{r7, lr}
 800fc9a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800fc9c:	f7fe f92e 	bl	800defc <HAL_RCC_GetHCLKFreq>
 800fca0:	4602      	mov	r2, r0
 800fca2:	4b06      	ldr	r3, [pc, #24]	@ (800fcbc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800fca4:	6a1b      	ldr	r3, [r3, #32]
 800fca6:	091b      	lsrs	r3, r3, #4
 800fca8:	f003 0307 	and.w	r3, r3, #7
 800fcac:	4904      	ldr	r1, [pc, #16]	@ (800fcc0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800fcae:	5ccb      	ldrb	r3, [r1, r3]
 800fcb0:	f003 031f 	and.w	r3, r3, #31
 800fcb4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800fcb8:	4618      	mov	r0, r3
 800fcba:	bd80      	pop	{r7, pc}
 800fcbc:	58024400 	.word	0x58024400
 800fcc0:	0801d8d8 	.word	0x0801d8d8

0800fcc4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800fcc4:	b480      	push	{r7}
 800fcc6:	b089      	sub	sp, #36	@ 0x24
 800fcc8:	af00      	add	r7, sp, #0
 800fcca:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800fccc:	4ba1      	ldr	r3, [pc, #644]	@ (800ff54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fcce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fcd0:	f003 0303 	and.w	r3, r3, #3
 800fcd4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800fcd6:	4b9f      	ldr	r3, [pc, #636]	@ (800ff54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fcd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fcda:	0b1b      	lsrs	r3, r3, #12
 800fcdc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fce0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800fce2:	4b9c      	ldr	r3, [pc, #624]	@ (800ff54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fce6:	091b      	lsrs	r3, r3, #4
 800fce8:	f003 0301 	and.w	r3, r3, #1
 800fcec:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800fcee:	4b99      	ldr	r3, [pc, #612]	@ (800ff54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fcf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fcf2:	08db      	lsrs	r3, r3, #3
 800fcf4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800fcf8:	693a      	ldr	r2, [r7, #16]
 800fcfa:	fb02 f303 	mul.w	r3, r2, r3
 800fcfe:	ee07 3a90 	vmov	s15, r3
 800fd02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fd06:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800fd0a:	697b      	ldr	r3, [r7, #20]
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	f000 8111 	beq.w	800ff34 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800fd12:	69bb      	ldr	r3, [r7, #24]
 800fd14:	2b02      	cmp	r3, #2
 800fd16:	f000 8083 	beq.w	800fe20 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800fd1a:	69bb      	ldr	r3, [r7, #24]
 800fd1c:	2b02      	cmp	r3, #2
 800fd1e:	f200 80a1 	bhi.w	800fe64 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800fd22:	69bb      	ldr	r3, [r7, #24]
 800fd24:	2b00      	cmp	r3, #0
 800fd26:	d003      	beq.n	800fd30 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800fd28:	69bb      	ldr	r3, [r7, #24]
 800fd2a:	2b01      	cmp	r3, #1
 800fd2c:	d056      	beq.n	800fddc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800fd2e:	e099      	b.n	800fe64 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fd30:	4b88      	ldr	r3, [pc, #544]	@ (800ff54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd32:	681b      	ldr	r3, [r3, #0]
 800fd34:	f003 0320 	and.w	r3, r3, #32
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d02d      	beq.n	800fd98 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800fd3c:	4b85      	ldr	r3, [pc, #532]	@ (800ff54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	08db      	lsrs	r3, r3, #3
 800fd42:	f003 0303 	and.w	r3, r3, #3
 800fd46:	4a84      	ldr	r2, [pc, #528]	@ (800ff58 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800fd48:	fa22 f303 	lsr.w	r3, r2, r3
 800fd4c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fd4e:	68bb      	ldr	r3, [r7, #8]
 800fd50:	ee07 3a90 	vmov	s15, r3
 800fd54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fd58:	697b      	ldr	r3, [r7, #20]
 800fd5a:	ee07 3a90 	vmov	s15, r3
 800fd5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fd62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fd66:	4b7b      	ldr	r3, [pc, #492]	@ (800ff54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fd68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fd6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fd6e:	ee07 3a90 	vmov	s15, r3
 800fd72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fd76:	ed97 6a03 	vldr	s12, [r7, #12]
 800fd7a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800ff5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fd7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fd82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fd86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fd8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fd8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fd92:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800fd96:	e087      	b.n	800fea8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fd98:	697b      	ldr	r3, [r7, #20]
 800fd9a:	ee07 3a90 	vmov	s15, r3
 800fd9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fda2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800ff60 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800fda6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fdaa:	4b6a      	ldr	r3, [pc, #424]	@ (800ff54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fdac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fdb2:	ee07 3a90 	vmov	s15, r3
 800fdb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fdba:	ed97 6a03 	vldr	s12, [r7, #12]
 800fdbe:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800ff5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fdc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fdc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fdca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fdce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fdd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fdd6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fdda:	e065      	b.n	800fea8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fddc:	697b      	ldr	r3, [r7, #20]
 800fdde:	ee07 3a90 	vmov	s15, r3
 800fde2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fde6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800ff64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800fdea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fdee:	4b59      	ldr	r3, [pc, #356]	@ (800ff54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fdf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fdf6:	ee07 3a90 	vmov	s15, r3
 800fdfa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fdfe:	ed97 6a03 	vldr	s12, [r7, #12]
 800fe02:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800ff5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fe06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fe0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fe0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fe12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fe16:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fe1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fe1e:	e043      	b.n	800fea8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fe20:	697b      	ldr	r3, [r7, #20]
 800fe22:	ee07 3a90 	vmov	s15, r3
 800fe26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fe2a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800ff68 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800fe2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fe32:	4b48      	ldr	r3, [pc, #288]	@ (800ff54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fe3a:	ee07 3a90 	vmov	s15, r3
 800fe3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fe42:	ed97 6a03 	vldr	s12, [r7, #12]
 800fe46:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800ff5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fe4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fe4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fe52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fe56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fe5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fe5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fe62:	e021      	b.n	800fea8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800fe64:	697b      	ldr	r3, [r7, #20]
 800fe66:	ee07 3a90 	vmov	s15, r3
 800fe6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fe6e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800ff64 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800fe72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800fe76:	4b37      	ldr	r3, [pc, #220]	@ (800ff54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fe78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fe7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fe7e:	ee07 3a90 	vmov	s15, r3
 800fe82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800fe86:	ed97 6a03 	vldr	s12, [r7, #12]
 800fe8a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800ff5c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800fe8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800fe92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800fe96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fe9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800fe9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fea2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800fea6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800fea8:	4b2a      	ldr	r3, [pc, #168]	@ (800ff54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800feaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800feac:	0a5b      	lsrs	r3, r3, #9
 800feae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800feb2:	ee07 3a90 	vmov	s15, r3
 800feb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800feba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800febe:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fec2:	edd7 6a07 	vldr	s13, [r7, #28]
 800fec6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800feca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fece:	ee17 2a90 	vmov	r2, s15
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800fed6:	4b1f      	ldr	r3, [pc, #124]	@ (800ff54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800fed8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800feda:	0c1b      	lsrs	r3, r3, #16
 800fedc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fee0:	ee07 3a90 	vmov	s15, r3
 800fee4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fee8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800feec:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fef0:	edd7 6a07 	vldr	s13, [r7, #28]
 800fef4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fef8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fefc:	ee17 2a90 	vmov	r2, s15
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800ff04:	4b13      	ldr	r3, [pc, #76]	@ (800ff54 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ff06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff08:	0e1b      	lsrs	r3, r3, #24
 800ff0a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ff0e:	ee07 3a90 	vmov	s15, r3
 800ff12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ff16:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ff1a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ff1e:	edd7 6a07 	vldr	s13, [r7, #28]
 800ff22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ff26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ff2a:	ee17 2a90 	vmov	r2, s15
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800ff32:	e008      	b.n	800ff46 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800ff34:	687b      	ldr	r3, [r7, #4]
 800ff36:	2200      	movs	r2, #0
 800ff38:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	2200      	movs	r2, #0
 800ff3e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	2200      	movs	r2, #0
 800ff44:	609a      	str	r2, [r3, #8]
}
 800ff46:	bf00      	nop
 800ff48:	3724      	adds	r7, #36	@ 0x24
 800ff4a:	46bd      	mov	sp, r7
 800ff4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff50:	4770      	bx	lr
 800ff52:	bf00      	nop
 800ff54:	58024400 	.word	0x58024400
 800ff58:	03d09000 	.word	0x03d09000
 800ff5c:	46000000 	.word	0x46000000
 800ff60:	4c742400 	.word	0x4c742400
 800ff64:	4a742400 	.word	0x4a742400
 800ff68:	4bb71b00 	.word	0x4bb71b00

0800ff6c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800ff6c:	b480      	push	{r7}
 800ff6e:	b089      	sub	sp, #36	@ 0x24
 800ff70:	af00      	add	r7, sp, #0
 800ff72:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ff74:	4ba1      	ldr	r3, [pc, #644]	@ (80101fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff78:	f003 0303 	and.w	r3, r3, #3
 800ff7c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800ff7e:	4b9f      	ldr	r3, [pc, #636]	@ (80101fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff82:	0d1b      	lsrs	r3, r3, #20
 800ff84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ff88:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800ff8a:	4b9c      	ldr	r3, [pc, #624]	@ (80101fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff8e:	0a1b      	lsrs	r3, r3, #8
 800ff90:	f003 0301 	and.w	r3, r3, #1
 800ff94:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800ff96:	4b99      	ldr	r3, [pc, #612]	@ (80101fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ff98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ff9a:	08db      	lsrs	r3, r3, #3
 800ff9c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ffa0:	693a      	ldr	r2, [r7, #16]
 800ffa2:	fb02 f303 	mul.w	r3, r2, r3
 800ffa6:	ee07 3a90 	vmov	s15, r3
 800ffaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ffae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800ffb2:	697b      	ldr	r3, [r7, #20]
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	f000 8111 	beq.w	80101dc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800ffba:	69bb      	ldr	r3, [r7, #24]
 800ffbc:	2b02      	cmp	r3, #2
 800ffbe:	f000 8083 	beq.w	80100c8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800ffc2:	69bb      	ldr	r3, [r7, #24]
 800ffc4:	2b02      	cmp	r3, #2
 800ffc6:	f200 80a1 	bhi.w	801010c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800ffca:	69bb      	ldr	r3, [r7, #24]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d003      	beq.n	800ffd8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800ffd0:	69bb      	ldr	r3, [r7, #24]
 800ffd2:	2b01      	cmp	r3, #1
 800ffd4:	d056      	beq.n	8010084 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800ffd6:	e099      	b.n	801010c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ffd8:	4b88      	ldr	r3, [pc, #544]	@ (80101fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ffda:	681b      	ldr	r3, [r3, #0]
 800ffdc:	f003 0320 	and.w	r3, r3, #32
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d02d      	beq.n	8010040 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ffe4:	4b85      	ldr	r3, [pc, #532]	@ (80101fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	08db      	lsrs	r3, r3, #3
 800ffea:	f003 0303 	and.w	r3, r3, #3
 800ffee:	4a84      	ldr	r2, [pc, #528]	@ (8010200 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800fff0:	fa22 f303 	lsr.w	r3, r2, r3
 800fff4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800fff6:	68bb      	ldr	r3, [r7, #8]
 800fff8:	ee07 3a90 	vmov	s15, r3
 800fffc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010000:	697b      	ldr	r3, [r7, #20]
 8010002:	ee07 3a90 	vmov	s15, r3
 8010006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801000a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801000e:	4b7b      	ldr	r3, [pc, #492]	@ (80101fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010012:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010016:	ee07 3a90 	vmov	s15, r3
 801001a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801001e:	ed97 6a03 	vldr	s12, [r7, #12]
 8010022:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8010204 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010026:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801002a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801002e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010032:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010036:	ee67 7a27 	vmul.f32	s15, s14, s15
 801003a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 801003e:	e087      	b.n	8010150 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010040:	697b      	ldr	r3, [r7, #20]
 8010042:	ee07 3a90 	vmov	s15, r3
 8010046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801004a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8010208 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 801004e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010052:	4b6a      	ldr	r3, [pc, #424]	@ (80101fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010056:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801005a:	ee07 3a90 	vmov	s15, r3
 801005e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010062:	ed97 6a03 	vldr	s12, [r7, #12]
 8010066:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8010204 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 801006a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801006e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010072:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010076:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801007a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801007e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010082:	e065      	b.n	8010150 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8010084:	697b      	ldr	r3, [r7, #20]
 8010086:	ee07 3a90 	vmov	s15, r3
 801008a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801008e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 801020c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8010092:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010096:	4b59      	ldr	r3, [pc, #356]	@ (80101fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801009a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801009e:	ee07 3a90 	vmov	s15, r3
 80100a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80100a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80100aa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8010204 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80100ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80100b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80100b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80100ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80100be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80100c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80100c6:	e043      	b.n	8010150 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80100c8:	697b      	ldr	r3, [r7, #20]
 80100ca:	ee07 3a90 	vmov	s15, r3
 80100ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80100d2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8010210 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80100d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80100da:	4b48      	ldr	r3, [pc, #288]	@ (80101fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80100dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80100e2:	ee07 3a90 	vmov	s15, r3
 80100e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80100ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80100ee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8010204 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80100f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80100f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80100fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80100fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010102:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010106:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801010a:	e021      	b.n	8010150 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801010c:	697b      	ldr	r3, [r7, #20]
 801010e:	ee07 3a90 	vmov	s15, r3
 8010112:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010116:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 801020c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 801011a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801011e:	4b37      	ldr	r3, [pc, #220]	@ (80101fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010122:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010126:	ee07 3a90 	vmov	s15, r3
 801012a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801012e:	ed97 6a03 	vldr	s12, [r7, #12]
 8010132:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8010204 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8010136:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801013a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801013e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010142:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010146:	ee67 7a27 	vmul.f32	s15, s14, s15
 801014a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801014e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8010150:	4b2a      	ldr	r3, [pc, #168]	@ (80101fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010154:	0a5b      	lsrs	r3, r3, #9
 8010156:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801015a:	ee07 3a90 	vmov	s15, r3
 801015e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010162:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010166:	ee37 7a87 	vadd.f32	s14, s15, s14
 801016a:	edd7 6a07 	vldr	s13, [r7, #28]
 801016e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010172:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010176:	ee17 2a90 	vmov	r2, s15
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 801017e:	4b1f      	ldr	r3, [pc, #124]	@ (80101fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8010180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010182:	0c1b      	lsrs	r3, r3, #16
 8010184:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010188:	ee07 3a90 	vmov	s15, r3
 801018c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010190:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010194:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010198:	edd7 6a07 	vldr	s13, [r7, #28]
 801019c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80101a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80101a4:	ee17 2a90 	vmov	r2, s15
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80101ac:	4b13      	ldr	r3, [pc, #76]	@ (80101fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80101ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80101b0:	0e1b      	lsrs	r3, r3, #24
 80101b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80101b6:	ee07 3a90 	vmov	s15, r3
 80101ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80101be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80101c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80101c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80101ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80101ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80101d2:	ee17 2a90 	vmov	r2, s15
 80101d6:	687b      	ldr	r3, [r7, #4]
 80101d8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80101da:	e008      	b.n	80101ee <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	2200      	movs	r2, #0
 80101e0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80101e2:	687b      	ldr	r3, [r7, #4]
 80101e4:	2200      	movs	r2, #0
 80101e6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	2200      	movs	r2, #0
 80101ec:	609a      	str	r2, [r3, #8]
}
 80101ee:	bf00      	nop
 80101f0:	3724      	adds	r7, #36	@ 0x24
 80101f2:	46bd      	mov	sp, r7
 80101f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101f8:	4770      	bx	lr
 80101fa:	bf00      	nop
 80101fc:	58024400 	.word	0x58024400
 8010200:	03d09000 	.word	0x03d09000
 8010204:	46000000 	.word	0x46000000
 8010208:	4c742400 	.word	0x4c742400
 801020c:	4a742400 	.word	0x4a742400
 8010210:	4bb71b00 	.word	0x4bb71b00

08010214 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8010214:	b480      	push	{r7}
 8010216:	b089      	sub	sp, #36	@ 0x24
 8010218:	af00      	add	r7, sp, #0
 801021a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 801021c:	4ba0      	ldr	r3, [pc, #640]	@ (80104a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801021e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010220:	f003 0303 	and.w	r3, r3, #3
 8010224:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8010226:	4b9e      	ldr	r3, [pc, #632]	@ (80104a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010228:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801022a:	091b      	lsrs	r3, r3, #4
 801022c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010230:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8010232:	4b9b      	ldr	r3, [pc, #620]	@ (80104a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010236:	f003 0301 	and.w	r3, r3, #1
 801023a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 801023c:	4b98      	ldr	r3, [pc, #608]	@ (80104a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801023e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010240:	08db      	lsrs	r3, r3, #3
 8010242:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8010246:	693a      	ldr	r2, [r7, #16]
 8010248:	fb02 f303 	mul.w	r3, r2, r3
 801024c:	ee07 3a90 	vmov	s15, r3
 8010250:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010254:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8010258:	697b      	ldr	r3, [r7, #20]
 801025a:	2b00      	cmp	r3, #0
 801025c:	f000 8111 	beq.w	8010482 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8010260:	69bb      	ldr	r3, [r7, #24]
 8010262:	2b02      	cmp	r3, #2
 8010264:	f000 8083 	beq.w	801036e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8010268:	69bb      	ldr	r3, [r7, #24]
 801026a:	2b02      	cmp	r3, #2
 801026c:	f200 80a1 	bhi.w	80103b2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8010270:	69bb      	ldr	r3, [r7, #24]
 8010272:	2b00      	cmp	r3, #0
 8010274:	d003      	beq.n	801027e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8010276:	69bb      	ldr	r3, [r7, #24]
 8010278:	2b01      	cmp	r3, #1
 801027a:	d056      	beq.n	801032a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 801027c:	e099      	b.n	80103b2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801027e:	4b88      	ldr	r3, [pc, #544]	@ (80104a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	f003 0320 	and.w	r3, r3, #32
 8010286:	2b00      	cmp	r3, #0
 8010288:	d02d      	beq.n	80102e6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801028a:	4b85      	ldr	r3, [pc, #532]	@ (80104a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801028c:	681b      	ldr	r3, [r3, #0]
 801028e:	08db      	lsrs	r3, r3, #3
 8010290:	f003 0303 	and.w	r3, r3, #3
 8010294:	4a83      	ldr	r2, [pc, #524]	@ (80104a4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8010296:	fa22 f303 	lsr.w	r3, r2, r3
 801029a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801029c:	68bb      	ldr	r3, [r7, #8]
 801029e:	ee07 3a90 	vmov	s15, r3
 80102a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80102a6:	697b      	ldr	r3, [r7, #20]
 80102a8:	ee07 3a90 	vmov	s15, r3
 80102ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80102b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80102b4:	4b7a      	ldr	r3, [pc, #488]	@ (80104a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80102b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80102b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80102bc:	ee07 3a90 	vmov	s15, r3
 80102c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80102c4:	ed97 6a03 	vldr	s12, [r7, #12]
 80102c8:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80104a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80102cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80102d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80102d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80102d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80102dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80102e0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80102e4:	e087      	b.n	80103f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80102e6:	697b      	ldr	r3, [r7, #20]
 80102e8:	ee07 3a90 	vmov	s15, r3
 80102ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80102f0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80104ac <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80102f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80102f8:	4b69      	ldr	r3, [pc, #420]	@ (80104a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80102fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80102fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010300:	ee07 3a90 	vmov	s15, r3
 8010304:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010308:	ed97 6a03 	vldr	s12, [r7, #12]
 801030c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80104a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8010310:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010314:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8010318:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801031c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010320:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010324:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8010328:	e065      	b.n	80103f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801032a:	697b      	ldr	r3, [r7, #20]
 801032c:	ee07 3a90 	vmov	s15, r3
 8010330:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010334:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80104b0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8010338:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801033c:	4b58      	ldr	r3, [pc, #352]	@ (80104a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801033e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010340:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010344:	ee07 3a90 	vmov	s15, r3
 8010348:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801034c:	ed97 6a03 	vldr	s12, [r7, #12]
 8010350:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80104a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8010354:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8010358:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801035c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010360:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010364:	ee67 7a27 	vmul.f32	s15, s14, s15
 8010368:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801036c:	e043      	b.n	80103f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801036e:	697b      	ldr	r3, [r7, #20]
 8010370:	ee07 3a90 	vmov	s15, r3
 8010374:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010378:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80104b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 801037c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8010380:	4b47      	ldr	r3, [pc, #284]	@ (80104a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010384:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010388:	ee07 3a90 	vmov	s15, r3
 801038c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8010390:	ed97 6a03 	vldr	s12, [r7, #12]
 8010394:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80104a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8010398:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801039c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80103a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80103a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80103a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80103ac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80103b0:	e021      	b.n	80103f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80103b2:	697b      	ldr	r3, [r7, #20]
 80103b4:	ee07 3a90 	vmov	s15, r3
 80103b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80103bc:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80104ac <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80103c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80103c4:	4b36      	ldr	r3, [pc, #216]	@ (80104a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80103c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80103c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80103cc:	ee07 3a90 	vmov	s15, r3
 80103d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80103d4:	ed97 6a03 	vldr	s12, [r7, #12]
 80103d8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80104a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80103dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80103e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80103e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80103e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80103ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80103f0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80103f4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80103f6:	4b2a      	ldr	r3, [pc, #168]	@ (80104a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80103f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80103fa:	0a5b      	lsrs	r3, r3, #9
 80103fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010400:	ee07 3a90 	vmov	s15, r3
 8010404:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010408:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801040c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8010410:	edd7 6a07 	vldr	s13, [r7, #28]
 8010414:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010418:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801041c:	ee17 2a90 	vmov	r2, s15
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8010424:	4b1e      	ldr	r3, [pc, #120]	@ (80104a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010428:	0c1b      	lsrs	r3, r3, #16
 801042a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801042e:	ee07 3a90 	vmov	s15, r3
 8010432:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010436:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801043a:	ee37 7a87 	vadd.f32	s14, s15, s14
 801043e:	edd7 6a07 	vldr	s13, [r7, #28]
 8010442:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010446:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801044a:	ee17 2a90 	vmov	r2, s15
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8010452:	4b13      	ldr	r3, [pc, #76]	@ (80104a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8010454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010456:	0e1b      	lsrs	r3, r3, #24
 8010458:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801045c:	ee07 3a90 	vmov	s15, r3
 8010460:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8010464:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010468:	ee37 7a87 	vadd.f32	s14, s15, s14
 801046c:	edd7 6a07 	vldr	s13, [r7, #28]
 8010470:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010474:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8010478:	ee17 2a90 	vmov	r2, s15
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8010480:	e008      	b.n	8010494 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	2200      	movs	r2, #0
 8010486:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	2200      	movs	r2, #0
 801048c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	2200      	movs	r2, #0
 8010492:	609a      	str	r2, [r3, #8]
}
 8010494:	bf00      	nop
 8010496:	3724      	adds	r7, #36	@ 0x24
 8010498:	46bd      	mov	sp, r7
 801049a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801049e:	4770      	bx	lr
 80104a0:	58024400 	.word	0x58024400
 80104a4:	03d09000 	.word	0x03d09000
 80104a8:	46000000 	.word	0x46000000
 80104ac:	4c742400 	.word	0x4c742400
 80104b0:	4a742400 	.word	0x4a742400
 80104b4:	4bb71b00 	.word	0x4bb71b00

080104b8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80104b8:	b580      	push	{r7, lr}
 80104ba:	b084      	sub	sp, #16
 80104bc:	af00      	add	r7, sp, #0
 80104be:	6078      	str	r0, [r7, #4]
 80104c0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80104c2:	2300      	movs	r3, #0
 80104c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80104c6:	4b53      	ldr	r3, [pc, #332]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 80104c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80104ca:	f003 0303 	and.w	r3, r3, #3
 80104ce:	2b03      	cmp	r3, #3
 80104d0:	d101      	bne.n	80104d6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80104d2:	2301      	movs	r3, #1
 80104d4:	e099      	b.n	801060a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80104d6:	4b4f      	ldr	r3, [pc, #316]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	4a4e      	ldr	r2, [pc, #312]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 80104dc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80104e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80104e2:	f7f6 ff39 	bl	8007358 <HAL_GetTick>
 80104e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80104e8:	e008      	b.n	80104fc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80104ea:	f7f6 ff35 	bl	8007358 <HAL_GetTick>
 80104ee:	4602      	mov	r2, r0
 80104f0:	68bb      	ldr	r3, [r7, #8]
 80104f2:	1ad3      	subs	r3, r2, r3
 80104f4:	2b02      	cmp	r3, #2
 80104f6:	d901      	bls.n	80104fc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80104f8:	2303      	movs	r3, #3
 80104fa:	e086      	b.n	801060a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80104fc:	4b45      	ldr	r3, [pc, #276]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 80104fe:	681b      	ldr	r3, [r3, #0]
 8010500:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010504:	2b00      	cmp	r3, #0
 8010506:	d1f0      	bne.n	80104ea <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8010508:	4b42      	ldr	r3, [pc, #264]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 801050a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801050c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	031b      	lsls	r3, r3, #12
 8010516:	493f      	ldr	r1, [pc, #252]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 8010518:	4313      	orrs	r3, r2
 801051a:	628b      	str	r3, [r1, #40]	@ 0x28
 801051c:	687b      	ldr	r3, [r7, #4]
 801051e:	685b      	ldr	r3, [r3, #4]
 8010520:	3b01      	subs	r3, #1
 8010522:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	689b      	ldr	r3, [r3, #8]
 801052a:	3b01      	subs	r3, #1
 801052c:	025b      	lsls	r3, r3, #9
 801052e:	b29b      	uxth	r3, r3
 8010530:	431a      	orrs	r2, r3
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	68db      	ldr	r3, [r3, #12]
 8010536:	3b01      	subs	r3, #1
 8010538:	041b      	lsls	r3, r3, #16
 801053a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801053e:	431a      	orrs	r2, r3
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	691b      	ldr	r3, [r3, #16]
 8010544:	3b01      	subs	r3, #1
 8010546:	061b      	lsls	r3, r3, #24
 8010548:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 801054c:	4931      	ldr	r1, [pc, #196]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 801054e:	4313      	orrs	r3, r2
 8010550:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8010552:	4b30      	ldr	r3, [pc, #192]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 8010554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010556:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 801055a:	687b      	ldr	r3, [r7, #4]
 801055c:	695b      	ldr	r3, [r3, #20]
 801055e:	492d      	ldr	r1, [pc, #180]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 8010560:	4313      	orrs	r3, r2
 8010562:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8010564:	4b2b      	ldr	r3, [pc, #172]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 8010566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010568:	f023 0220 	bic.w	r2, r3, #32
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	699b      	ldr	r3, [r3, #24]
 8010570:	4928      	ldr	r1, [pc, #160]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 8010572:	4313      	orrs	r3, r2
 8010574:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8010576:	4b27      	ldr	r3, [pc, #156]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 8010578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801057a:	4a26      	ldr	r2, [pc, #152]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 801057c:	f023 0310 	bic.w	r3, r3, #16
 8010580:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8010582:	4b24      	ldr	r3, [pc, #144]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 8010584:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010586:	4b24      	ldr	r3, [pc, #144]	@ (8010618 <RCCEx_PLL2_Config+0x160>)
 8010588:	4013      	ands	r3, r2
 801058a:	687a      	ldr	r2, [r7, #4]
 801058c:	69d2      	ldr	r2, [r2, #28]
 801058e:	00d2      	lsls	r2, r2, #3
 8010590:	4920      	ldr	r1, [pc, #128]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 8010592:	4313      	orrs	r3, r2
 8010594:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8010596:	4b1f      	ldr	r3, [pc, #124]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 8010598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801059a:	4a1e      	ldr	r2, [pc, #120]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 801059c:	f043 0310 	orr.w	r3, r3, #16
 80105a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80105a2:	683b      	ldr	r3, [r7, #0]
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d106      	bne.n	80105b6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80105a8:	4b1a      	ldr	r3, [pc, #104]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 80105aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105ac:	4a19      	ldr	r2, [pc, #100]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 80105ae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80105b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80105b4:	e00f      	b.n	80105d6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80105b6:	683b      	ldr	r3, [r7, #0]
 80105b8:	2b01      	cmp	r3, #1
 80105ba:	d106      	bne.n	80105ca <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80105bc:	4b15      	ldr	r3, [pc, #84]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 80105be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105c0:	4a14      	ldr	r2, [pc, #80]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 80105c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80105c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80105c8:	e005      	b.n	80105d6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80105ca:	4b12      	ldr	r3, [pc, #72]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 80105cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80105ce:	4a11      	ldr	r2, [pc, #68]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 80105d0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80105d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80105d6:	4b0f      	ldr	r3, [pc, #60]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 80105d8:	681b      	ldr	r3, [r3, #0]
 80105da:	4a0e      	ldr	r2, [pc, #56]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 80105dc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80105e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80105e2:	f7f6 feb9 	bl	8007358 <HAL_GetTick>
 80105e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80105e8:	e008      	b.n	80105fc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80105ea:	f7f6 feb5 	bl	8007358 <HAL_GetTick>
 80105ee:	4602      	mov	r2, r0
 80105f0:	68bb      	ldr	r3, [r7, #8]
 80105f2:	1ad3      	subs	r3, r2, r3
 80105f4:	2b02      	cmp	r3, #2
 80105f6:	d901      	bls.n	80105fc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80105f8:	2303      	movs	r3, #3
 80105fa:	e006      	b.n	801060a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80105fc:	4b05      	ldr	r3, [pc, #20]	@ (8010614 <RCCEx_PLL2_Config+0x15c>)
 80105fe:	681b      	ldr	r3, [r3, #0]
 8010600:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010604:	2b00      	cmp	r3, #0
 8010606:	d0f0      	beq.n	80105ea <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8010608:	7bfb      	ldrb	r3, [r7, #15]
}
 801060a:	4618      	mov	r0, r3
 801060c:	3710      	adds	r7, #16
 801060e:	46bd      	mov	sp, r7
 8010610:	bd80      	pop	{r7, pc}
 8010612:	bf00      	nop
 8010614:	58024400 	.word	0x58024400
 8010618:	ffff0007 	.word	0xffff0007

0801061c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 801061c:	b580      	push	{r7, lr}
 801061e:	b084      	sub	sp, #16
 8010620:	af00      	add	r7, sp, #0
 8010622:	6078      	str	r0, [r7, #4]
 8010624:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8010626:	2300      	movs	r3, #0
 8010628:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 801062a:	4b53      	ldr	r3, [pc, #332]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 801062c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801062e:	f003 0303 	and.w	r3, r3, #3
 8010632:	2b03      	cmp	r3, #3
 8010634:	d101      	bne.n	801063a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8010636:	2301      	movs	r3, #1
 8010638:	e099      	b.n	801076e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 801063a:	4b4f      	ldr	r3, [pc, #316]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	4a4e      	ldr	r2, [pc, #312]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 8010640:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8010644:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010646:	f7f6 fe87 	bl	8007358 <HAL_GetTick>
 801064a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 801064c:	e008      	b.n	8010660 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801064e:	f7f6 fe83 	bl	8007358 <HAL_GetTick>
 8010652:	4602      	mov	r2, r0
 8010654:	68bb      	ldr	r3, [r7, #8]
 8010656:	1ad3      	subs	r3, r2, r3
 8010658:	2b02      	cmp	r3, #2
 801065a:	d901      	bls.n	8010660 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 801065c:	2303      	movs	r3, #3
 801065e:	e086      	b.n	801076e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8010660:	4b45      	ldr	r3, [pc, #276]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 8010662:	681b      	ldr	r3, [r3, #0]
 8010664:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010668:	2b00      	cmp	r3, #0
 801066a:	d1f0      	bne.n	801064e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 801066c:	4b42      	ldr	r3, [pc, #264]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 801066e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010670:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	681b      	ldr	r3, [r3, #0]
 8010678:	051b      	lsls	r3, r3, #20
 801067a:	493f      	ldr	r1, [pc, #252]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 801067c:	4313      	orrs	r3, r2
 801067e:	628b      	str	r3, [r1, #40]	@ 0x28
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	685b      	ldr	r3, [r3, #4]
 8010684:	3b01      	subs	r3, #1
 8010686:	f3c3 0208 	ubfx	r2, r3, #0, #9
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	689b      	ldr	r3, [r3, #8]
 801068e:	3b01      	subs	r3, #1
 8010690:	025b      	lsls	r3, r3, #9
 8010692:	b29b      	uxth	r3, r3
 8010694:	431a      	orrs	r2, r3
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	68db      	ldr	r3, [r3, #12]
 801069a:	3b01      	subs	r3, #1
 801069c:	041b      	lsls	r3, r3, #16
 801069e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80106a2:	431a      	orrs	r2, r3
 80106a4:	687b      	ldr	r3, [r7, #4]
 80106a6:	691b      	ldr	r3, [r3, #16]
 80106a8:	3b01      	subs	r3, #1
 80106aa:	061b      	lsls	r3, r3, #24
 80106ac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80106b0:	4931      	ldr	r1, [pc, #196]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 80106b2:	4313      	orrs	r3, r2
 80106b4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80106b6:	4b30      	ldr	r3, [pc, #192]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 80106b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106ba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	695b      	ldr	r3, [r3, #20]
 80106c2:	492d      	ldr	r1, [pc, #180]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 80106c4:	4313      	orrs	r3, r2
 80106c6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80106c8:	4b2b      	ldr	r3, [pc, #172]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 80106ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106cc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	699b      	ldr	r3, [r3, #24]
 80106d4:	4928      	ldr	r1, [pc, #160]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 80106d6:	4313      	orrs	r3, r2
 80106d8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80106da:	4b27      	ldr	r3, [pc, #156]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 80106dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106de:	4a26      	ldr	r2, [pc, #152]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 80106e0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80106e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80106e6:	4b24      	ldr	r3, [pc, #144]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 80106e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80106ea:	4b24      	ldr	r3, [pc, #144]	@ (801077c <RCCEx_PLL3_Config+0x160>)
 80106ec:	4013      	ands	r3, r2
 80106ee:	687a      	ldr	r2, [r7, #4]
 80106f0:	69d2      	ldr	r2, [r2, #28]
 80106f2:	00d2      	lsls	r2, r2, #3
 80106f4:	4920      	ldr	r1, [pc, #128]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 80106f6:	4313      	orrs	r3, r2
 80106f8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80106fa:	4b1f      	ldr	r3, [pc, #124]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 80106fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80106fe:	4a1e      	ldr	r2, [pc, #120]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 8010700:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8010704:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8010706:	683b      	ldr	r3, [r7, #0]
 8010708:	2b00      	cmp	r3, #0
 801070a:	d106      	bne.n	801071a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 801070c:	4b1a      	ldr	r3, [pc, #104]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 801070e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010710:	4a19      	ldr	r2, [pc, #100]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 8010712:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8010716:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8010718:	e00f      	b.n	801073a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 801071a:	683b      	ldr	r3, [r7, #0]
 801071c:	2b01      	cmp	r3, #1
 801071e:	d106      	bne.n	801072e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8010720:	4b15      	ldr	r3, [pc, #84]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 8010722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010724:	4a14      	ldr	r2, [pc, #80]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 8010726:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801072a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 801072c:	e005      	b.n	801073a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 801072e:	4b12      	ldr	r3, [pc, #72]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 8010730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010732:	4a11      	ldr	r2, [pc, #68]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 8010734:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8010738:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 801073a:	4b0f      	ldr	r3, [pc, #60]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 801073c:	681b      	ldr	r3, [r3, #0]
 801073e:	4a0e      	ldr	r2, [pc, #56]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 8010740:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010744:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8010746:	f7f6 fe07 	bl	8007358 <HAL_GetTick>
 801074a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 801074c:	e008      	b.n	8010760 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 801074e:	f7f6 fe03 	bl	8007358 <HAL_GetTick>
 8010752:	4602      	mov	r2, r0
 8010754:	68bb      	ldr	r3, [r7, #8]
 8010756:	1ad3      	subs	r3, r2, r3
 8010758:	2b02      	cmp	r3, #2
 801075a:	d901      	bls.n	8010760 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 801075c:	2303      	movs	r3, #3
 801075e:	e006      	b.n	801076e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8010760:	4b05      	ldr	r3, [pc, #20]	@ (8010778 <RCCEx_PLL3_Config+0x15c>)
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010768:	2b00      	cmp	r3, #0
 801076a:	d0f0      	beq.n	801074e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 801076c:	7bfb      	ldrb	r3, [r7, #15]
}
 801076e:	4618      	mov	r0, r3
 8010770:	3710      	adds	r7, #16
 8010772:	46bd      	mov	sp, r7
 8010774:	bd80      	pop	{r7, pc}
 8010776:	bf00      	nop
 8010778:	58024400 	.word	0x58024400
 801077c:	ffff0007 	.word	0xffff0007

08010780 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8010780:	b580      	push	{r7, lr}
 8010782:	b084      	sub	sp, #16
 8010784:	af00      	add	r7, sp, #0
 8010786:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	2b00      	cmp	r3, #0
 801078c:	d101      	bne.n	8010792 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801078e:	2301      	movs	r3, #1
 8010790:	e10f      	b.n	80109b2 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	2200      	movs	r2, #0
 8010796:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	4a87      	ldr	r2, [pc, #540]	@ (80109bc <HAL_SPI_Init+0x23c>)
 801079e:	4293      	cmp	r3, r2
 80107a0:	d00f      	beq.n	80107c2 <HAL_SPI_Init+0x42>
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	4a86      	ldr	r2, [pc, #536]	@ (80109c0 <HAL_SPI_Init+0x240>)
 80107a8:	4293      	cmp	r3, r2
 80107aa:	d00a      	beq.n	80107c2 <HAL_SPI_Init+0x42>
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	681b      	ldr	r3, [r3, #0]
 80107b0:	4a84      	ldr	r2, [pc, #528]	@ (80109c4 <HAL_SPI_Init+0x244>)
 80107b2:	4293      	cmp	r3, r2
 80107b4:	d005      	beq.n	80107c2 <HAL_SPI_Init+0x42>
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	68db      	ldr	r3, [r3, #12]
 80107ba:	2b0f      	cmp	r3, #15
 80107bc:	d901      	bls.n	80107c2 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80107be:	2301      	movs	r3, #1
 80107c0:	e0f7      	b.n	80109b2 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80107c2:	6878      	ldr	r0, [r7, #4]
 80107c4:	f000 fef6 	bl	80115b4 <SPI_GetPacketSize>
 80107c8:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	4a7b      	ldr	r2, [pc, #492]	@ (80109bc <HAL_SPI_Init+0x23c>)
 80107d0:	4293      	cmp	r3, r2
 80107d2:	d00c      	beq.n	80107ee <HAL_SPI_Init+0x6e>
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	681b      	ldr	r3, [r3, #0]
 80107d8:	4a79      	ldr	r2, [pc, #484]	@ (80109c0 <HAL_SPI_Init+0x240>)
 80107da:	4293      	cmp	r3, r2
 80107dc:	d007      	beq.n	80107ee <HAL_SPI_Init+0x6e>
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	681b      	ldr	r3, [r3, #0]
 80107e2:	4a78      	ldr	r2, [pc, #480]	@ (80109c4 <HAL_SPI_Init+0x244>)
 80107e4:	4293      	cmp	r3, r2
 80107e6:	d002      	beq.n	80107ee <HAL_SPI_Init+0x6e>
 80107e8:	68fb      	ldr	r3, [r7, #12]
 80107ea:	2b08      	cmp	r3, #8
 80107ec:	d811      	bhi.n	8010812 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80107f2:	4a72      	ldr	r2, [pc, #456]	@ (80109bc <HAL_SPI_Init+0x23c>)
 80107f4:	4293      	cmp	r3, r2
 80107f6:	d009      	beq.n	801080c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	681b      	ldr	r3, [r3, #0]
 80107fc:	4a70      	ldr	r2, [pc, #448]	@ (80109c0 <HAL_SPI_Init+0x240>)
 80107fe:	4293      	cmp	r3, r2
 8010800:	d004      	beq.n	801080c <HAL_SPI_Init+0x8c>
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	4a6f      	ldr	r2, [pc, #444]	@ (80109c4 <HAL_SPI_Init+0x244>)
 8010808:	4293      	cmp	r3, r2
 801080a:	d104      	bne.n	8010816 <HAL_SPI_Init+0x96>
 801080c:	68fb      	ldr	r3, [r7, #12]
 801080e:	2b10      	cmp	r3, #16
 8010810:	d901      	bls.n	8010816 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8010812:	2301      	movs	r3, #1
 8010814:	e0cd      	b.n	80109b2 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801081c:	b2db      	uxtb	r3, r3
 801081e:	2b00      	cmp	r3, #0
 8010820:	d106      	bne.n	8010830 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8010822:	687b      	ldr	r3, [r7, #4]
 8010824:	2200      	movs	r2, #0
 8010826:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 801082a:	6878      	ldr	r0, [r7, #4]
 801082c:	f7f1 fefe 	bl	800262c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	2202      	movs	r2, #2
 8010834:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010838:	687b      	ldr	r3, [r7, #4]
 801083a:	681b      	ldr	r3, [r3, #0]
 801083c:	681a      	ldr	r2, [r3, #0]
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	681b      	ldr	r3, [r3, #0]
 8010842:	f022 0201 	bic.w	r2, r2, #1
 8010846:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	681b      	ldr	r3, [r3, #0]
 801084c:	689b      	ldr	r3, [r3, #8]
 801084e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8010852:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	699b      	ldr	r3, [r3, #24]
 8010858:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801085c:	d119      	bne.n	8010892 <HAL_SPI_Init+0x112>
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	685b      	ldr	r3, [r3, #4]
 8010862:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010866:	d103      	bne.n	8010870 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 801086c:	2b00      	cmp	r3, #0
 801086e:	d008      	beq.n	8010882 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8010870:	687b      	ldr	r3, [r7, #4]
 8010872:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8010874:	2b00      	cmp	r3, #0
 8010876:	d10c      	bne.n	8010892 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 801087c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8010880:	d107      	bne.n	8010892 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	681b      	ldr	r3, [r3, #0]
 8010886:	681a      	ldr	r2, [r3, #0]
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8010890:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	685b      	ldr	r3, [r3, #4]
 8010896:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801089a:	2b00      	cmp	r3, #0
 801089c:	d00f      	beq.n	80108be <HAL_SPI_Init+0x13e>
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	68db      	ldr	r3, [r3, #12]
 80108a2:	2b06      	cmp	r3, #6
 80108a4:	d90b      	bls.n	80108be <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80108b4:	687b      	ldr	r3, [r7, #4]
 80108b6:	681b      	ldr	r3, [r3, #0]
 80108b8:	430a      	orrs	r2, r1
 80108ba:	601a      	str	r2, [r3, #0]
 80108bc:	e007      	b.n	80108ce <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	681a      	ldr	r2, [r3, #0]
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	681b      	ldr	r3, [r3, #0]
 80108c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80108cc:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	69da      	ldr	r2, [r3, #28]
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80108d6:	431a      	orrs	r2, r3
 80108d8:	68bb      	ldr	r3, [r7, #8]
 80108da:	431a      	orrs	r2, r3
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108e0:	ea42 0103 	orr.w	r1, r2, r3
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	68da      	ldr	r2, [r3, #12]
 80108e8:	687b      	ldr	r3, [r7, #4]
 80108ea:	681b      	ldr	r3, [r3, #0]
 80108ec:	430a      	orrs	r2, r1
 80108ee:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108f8:	431a      	orrs	r2, r3
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80108fe:	431a      	orrs	r2, r3
 8010900:	687b      	ldr	r3, [r7, #4]
 8010902:	699b      	ldr	r3, [r3, #24]
 8010904:	431a      	orrs	r2, r3
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	691b      	ldr	r3, [r3, #16]
 801090a:	431a      	orrs	r2, r3
 801090c:	687b      	ldr	r3, [r7, #4]
 801090e:	695b      	ldr	r3, [r3, #20]
 8010910:	431a      	orrs	r2, r3
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	6a1b      	ldr	r3, [r3, #32]
 8010916:	431a      	orrs	r2, r3
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	685b      	ldr	r3, [r3, #4]
 801091c:	431a      	orrs	r2, r3
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010922:	431a      	orrs	r2, r3
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	689b      	ldr	r3, [r3, #8]
 8010928:	431a      	orrs	r2, r3
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801092e:	ea42 0103 	orr.w	r1, r2, r3
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010936:	687b      	ldr	r3, [r7, #4]
 8010938:	681b      	ldr	r3, [r3, #0]
 801093a:	430a      	orrs	r2, r1
 801093c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	685b      	ldr	r3, [r3, #4]
 8010942:	2b00      	cmp	r3, #0
 8010944:	d113      	bne.n	801096e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8010946:	687b      	ldr	r3, [r7, #4]
 8010948:	681b      	ldr	r3, [r3, #0]
 801094a:	689b      	ldr	r3, [r3, #8]
 801094c:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	681b      	ldr	r3, [r3, #0]
 8010954:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010958:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	689b      	ldr	r3, [r3, #8]
 8010960:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	681b      	ldr	r3, [r3, #0]
 8010968:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801096c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	f022 0201 	bic.w	r2, r2, #1
 801097c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	685b      	ldr	r3, [r3, #4]
 8010982:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010986:	2b00      	cmp	r3, #0
 8010988:	d00a      	beq.n	80109a0 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	68db      	ldr	r3, [r3, #12]
 8010990:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	430a      	orrs	r2, r1
 801099e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80109a0:	687b      	ldr	r3, [r7, #4]
 80109a2:	2200      	movs	r2, #0
 80109a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	2201      	movs	r2, #1
 80109ac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 80109b0:	2300      	movs	r3, #0
}
 80109b2:	4618      	mov	r0, r3
 80109b4:	3710      	adds	r7, #16
 80109b6:	46bd      	mov	sp, r7
 80109b8:	bd80      	pop	{r7, pc}
 80109ba:	bf00      	nop
 80109bc:	40013000 	.word	0x40013000
 80109c0:	40003800 	.word	0x40003800
 80109c4:	40003c00 	.word	0x40003c00

080109c8 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80109c8:	b580      	push	{r7, lr}
 80109ca:	b088      	sub	sp, #32
 80109cc:	af02      	add	r7, sp, #8
 80109ce:	60f8      	str	r0, [r7, #12]
 80109d0:	60b9      	str	r1, [r7, #8]
 80109d2:	603b      	str	r3, [r7, #0]
 80109d4:	4613      	mov	r3, r2
 80109d6:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	3320      	adds	r3, #32
 80109de:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80109e0:	f7f6 fcba 	bl	8007358 <HAL_GetTick>
 80109e4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80109e6:	68fb      	ldr	r3, [r7, #12]
 80109e8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80109ec:	b2db      	uxtb	r3, r3
 80109ee:	2b01      	cmp	r3, #1
 80109f0:	d001      	beq.n	80109f6 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 80109f2:	2302      	movs	r3, #2
 80109f4:	e1d1      	b.n	8010d9a <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 80109f6:	68bb      	ldr	r3, [r7, #8]
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d002      	beq.n	8010a02 <HAL_SPI_Transmit+0x3a>
 80109fc:	88fb      	ldrh	r3, [r7, #6]
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	d101      	bne.n	8010a06 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8010a02:	2301      	movs	r3, #1
 8010a04:	e1c9      	b.n	8010d9a <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8010a06:	68fb      	ldr	r3, [r7, #12]
 8010a08:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8010a0c:	2b01      	cmp	r3, #1
 8010a0e:	d101      	bne.n	8010a14 <HAL_SPI_Transmit+0x4c>
 8010a10:	2302      	movs	r3, #2
 8010a12:	e1c2      	b.n	8010d9a <HAL_SPI_Transmit+0x3d2>
 8010a14:	68fb      	ldr	r3, [r7, #12]
 8010a16:	2201      	movs	r2, #1
 8010a18:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8010a1c:	68fb      	ldr	r3, [r7, #12]
 8010a1e:	2203      	movs	r2, #3
 8010a20:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010a24:	68fb      	ldr	r3, [r7, #12]
 8010a26:	2200      	movs	r2, #0
 8010a28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8010a2c:	68fb      	ldr	r3, [r7, #12]
 8010a2e:	68ba      	ldr	r2, [r7, #8]
 8010a30:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8010a32:	68fb      	ldr	r3, [r7, #12]
 8010a34:	88fa      	ldrh	r2, [r7, #6]
 8010a36:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8010a3a:	68fb      	ldr	r3, [r7, #12]
 8010a3c:	88fa      	ldrh	r2, [r7, #6]
 8010a3e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8010a42:	68fb      	ldr	r3, [r7, #12]
 8010a44:	2200      	movs	r2, #0
 8010a46:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8010a48:	68fb      	ldr	r3, [r7, #12]
 8010a4a:	2200      	movs	r2, #0
 8010a4c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	2200      	movs	r2, #0
 8010a54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8010a58:	68fb      	ldr	r3, [r7, #12]
 8010a5a:	2200      	movs	r2, #0
 8010a5c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8010a5e:	68fb      	ldr	r3, [r7, #12]
 8010a60:	2200      	movs	r2, #0
 8010a62:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	689b      	ldr	r3, [r3, #8]
 8010a68:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8010a6c:	d108      	bne.n	8010a80 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8010a6e:	68fb      	ldr	r3, [r7, #12]
 8010a70:	681b      	ldr	r3, [r3, #0]
 8010a72:	681a      	ldr	r2, [r3, #0]
 8010a74:	68fb      	ldr	r3, [r7, #12]
 8010a76:	681b      	ldr	r3, [r3, #0]
 8010a78:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010a7c:	601a      	str	r2, [r3, #0]
 8010a7e:	e009      	b.n	8010a94 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	681b      	ldr	r3, [r3, #0]
 8010a84:	68db      	ldr	r3, [r3, #12]
 8010a86:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8010a8a:	68fb      	ldr	r3, [r7, #12]
 8010a8c:	681b      	ldr	r3, [r3, #0]
 8010a8e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8010a92:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010a94:	68fb      	ldr	r3, [r7, #12]
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	685a      	ldr	r2, [r3, #4]
 8010a9a:	4b96      	ldr	r3, [pc, #600]	@ (8010cf4 <HAL_SPI_Transmit+0x32c>)
 8010a9c:	4013      	ands	r3, r2
 8010a9e:	88f9      	ldrh	r1, [r7, #6]
 8010aa0:	68fa      	ldr	r2, [r7, #12]
 8010aa2:	6812      	ldr	r2, [r2, #0]
 8010aa4:	430b      	orrs	r3, r1
 8010aa6:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8010aa8:	68fb      	ldr	r3, [r7, #12]
 8010aaa:	681b      	ldr	r3, [r3, #0]
 8010aac:	681a      	ldr	r2, [r3, #0]
 8010aae:	68fb      	ldr	r3, [r7, #12]
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	f042 0201 	orr.w	r2, r2, #1
 8010ab6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010ab8:	68fb      	ldr	r3, [r7, #12]
 8010aba:	685b      	ldr	r3, [r3, #4]
 8010abc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010ac0:	d107      	bne.n	8010ad2 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	681a      	ldr	r2, [r3, #0]
 8010ac8:	68fb      	ldr	r3, [r7, #12]
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010ad0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8010ad2:	68fb      	ldr	r3, [r7, #12]
 8010ad4:	68db      	ldr	r3, [r3, #12]
 8010ad6:	2b0f      	cmp	r3, #15
 8010ad8:	d947      	bls.n	8010b6a <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8010ada:	e03f      	b.n	8010b5c <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010adc:	68fb      	ldr	r3, [r7, #12]
 8010ade:	681b      	ldr	r3, [r3, #0]
 8010ae0:	695b      	ldr	r3, [r3, #20]
 8010ae2:	f003 0302 	and.w	r3, r3, #2
 8010ae6:	2b02      	cmp	r3, #2
 8010ae8:	d114      	bne.n	8010b14 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010aea:	68fb      	ldr	r3, [r7, #12]
 8010aec:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010aee:	68fb      	ldr	r3, [r7, #12]
 8010af0:	681b      	ldr	r3, [r3, #0]
 8010af2:	6812      	ldr	r2, [r2, #0]
 8010af4:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8010af6:	68fb      	ldr	r3, [r7, #12]
 8010af8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010afa:	1d1a      	adds	r2, r3, #4
 8010afc:	68fb      	ldr	r3, [r7, #12]
 8010afe:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010b06:	b29b      	uxth	r3, r3
 8010b08:	3b01      	subs	r3, #1
 8010b0a:	b29a      	uxth	r2, r3
 8010b0c:	68fb      	ldr	r3, [r7, #12]
 8010b0e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010b12:	e023      	b.n	8010b5c <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010b14:	f7f6 fc20 	bl	8007358 <HAL_GetTick>
 8010b18:	4602      	mov	r2, r0
 8010b1a:	693b      	ldr	r3, [r7, #16]
 8010b1c:	1ad3      	subs	r3, r2, r3
 8010b1e:	683a      	ldr	r2, [r7, #0]
 8010b20:	429a      	cmp	r2, r3
 8010b22:	d803      	bhi.n	8010b2c <HAL_SPI_Transmit+0x164>
 8010b24:	683b      	ldr	r3, [r7, #0]
 8010b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b2a:	d102      	bne.n	8010b32 <HAL_SPI_Transmit+0x16a>
 8010b2c:	683b      	ldr	r3, [r7, #0]
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	d114      	bne.n	8010b5c <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010b32:	68f8      	ldr	r0, [r7, #12]
 8010b34:	f000 fc70 	bl	8011418 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010b38:	68fb      	ldr	r3, [r7, #12]
 8010b3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010b3e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010b42:	68fb      	ldr	r3, [r7, #12]
 8010b44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010b48:	68fb      	ldr	r3, [r7, #12]
 8010b4a:	2201      	movs	r2, #1
 8010b4c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	2200      	movs	r2, #0
 8010b54:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8010b58:	2303      	movs	r3, #3
 8010b5a:	e11e      	b.n	8010d9a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010b62:	b29b      	uxth	r3, r3
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d1b9      	bne.n	8010adc <HAL_SPI_Transmit+0x114>
 8010b68:	e0f1      	b.n	8010d4e <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8010b6a:	68fb      	ldr	r3, [r7, #12]
 8010b6c:	68db      	ldr	r3, [r3, #12]
 8010b6e:	2b07      	cmp	r3, #7
 8010b70:	f240 80e6 	bls.w	8010d40 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8010b74:	e05d      	b.n	8010c32 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010b76:	68fb      	ldr	r3, [r7, #12]
 8010b78:	681b      	ldr	r3, [r3, #0]
 8010b7a:	695b      	ldr	r3, [r3, #20]
 8010b7c:	f003 0302 	and.w	r3, r3, #2
 8010b80:	2b02      	cmp	r3, #2
 8010b82:	d132      	bne.n	8010bea <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010b8a:	b29b      	uxth	r3, r3
 8010b8c:	2b01      	cmp	r3, #1
 8010b8e:	d918      	bls.n	8010bc2 <HAL_SPI_Transmit+0x1fa>
 8010b90:	68fb      	ldr	r3, [r7, #12]
 8010b92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010b94:	2b00      	cmp	r3, #0
 8010b96:	d014      	beq.n	8010bc2 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010b98:	68fb      	ldr	r3, [r7, #12]
 8010b9a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010b9c:	68fb      	ldr	r3, [r7, #12]
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	6812      	ldr	r2, [r2, #0]
 8010ba2:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8010ba4:	68fb      	ldr	r3, [r7, #12]
 8010ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010ba8:	1d1a      	adds	r2, r3, #4
 8010baa:	68fb      	ldr	r3, [r7, #12]
 8010bac:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8010bae:	68fb      	ldr	r3, [r7, #12]
 8010bb0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010bb4:	b29b      	uxth	r3, r3
 8010bb6:	3b02      	subs	r3, #2
 8010bb8:	b29a      	uxth	r2, r3
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010bc0:	e037      	b.n	8010c32 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8010bc2:	68fb      	ldr	r3, [r7, #12]
 8010bc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010bc6:	881a      	ldrh	r2, [r3, #0]
 8010bc8:	697b      	ldr	r3, [r7, #20]
 8010bca:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8010bcc:	68fb      	ldr	r3, [r7, #12]
 8010bce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010bd0:	1c9a      	adds	r2, r3, #2
 8010bd2:	68fb      	ldr	r3, [r7, #12]
 8010bd4:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8010bd6:	68fb      	ldr	r3, [r7, #12]
 8010bd8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010bdc:	b29b      	uxth	r3, r3
 8010bde:	3b01      	subs	r3, #1
 8010be0:	b29a      	uxth	r2, r3
 8010be2:	68fb      	ldr	r3, [r7, #12]
 8010be4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010be8:	e023      	b.n	8010c32 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010bea:	f7f6 fbb5 	bl	8007358 <HAL_GetTick>
 8010bee:	4602      	mov	r2, r0
 8010bf0:	693b      	ldr	r3, [r7, #16]
 8010bf2:	1ad3      	subs	r3, r2, r3
 8010bf4:	683a      	ldr	r2, [r7, #0]
 8010bf6:	429a      	cmp	r2, r3
 8010bf8:	d803      	bhi.n	8010c02 <HAL_SPI_Transmit+0x23a>
 8010bfa:	683b      	ldr	r3, [r7, #0]
 8010bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c00:	d102      	bne.n	8010c08 <HAL_SPI_Transmit+0x240>
 8010c02:	683b      	ldr	r3, [r7, #0]
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	d114      	bne.n	8010c32 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010c08:	68f8      	ldr	r0, [r7, #12]
 8010c0a:	f000 fc05 	bl	8011418 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010c0e:	68fb      	ldr	r3, [r7, #12]
 8010c10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010c14:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010c18:	68fb      	ldr	r3, [r7, #12]
 8010c1a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010c1e:	68fb      	ldr	r3, [r7, #12]
 8010c20:	2201      	movs	r2, #1
 8010c22:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010c26:	68fb      	ldr	r3, [r7, #12]
 8010c28:	2200      	movs	r2, #0
 8010c2a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8010c2e:	2303      	movs	r3, #3
 8010c30:	e0b3      	b.n	8010d9a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010c32:	68fb      	ldr	r3, [r7, #12]
 8010c34:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010c38:	b29b      	uxth	r3, r3
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d19b      	bne.n	8010b76 <HAL_SPI_Transmit+0x1ae>
 8010c3e:	e086      	b.n	8010d4e <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010c40:	68fb      	ldr	r3, [r7, #12]
 8010c42:	681b      	ldr	r3, [r3, #0]
 8010c44:	695b      	ldr	r3, [r3, #20]
 8010c46:	f003 0302 	and.w	r3, r3, #2
 8010c4a:	2b02      	cmp	r3, #2
 8010c4c:	d154      	bne.n	8010cf8 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 8010c4e:	68fb      	ldr	r3, [r7, #12]
 8010c50:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010c54:	b29b      	uxth	r3, r3
 8010c56:	2b03      	cmp	r3, #3
 8010c58:	d918      	bls.n	8010c8c <HAL_SPI_Transmit+0x2c4>
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c5e:	2b40      	cmp	r3, #64	@ 0x40
 8010c60:	d914      	bls.n	8010c8c <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010c66:	68fb      	ldr	r3, [r7, #12]
 8010c68:	681b      	ldr	r3, [r3, #0]
 8010c6a:	6812      	ldr	r2, [r2, #0]
 8010c6c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010c72:	1d1a      	adds	r2, r3, #4
 8010c74:	68fb      	ldr	r3, [r7, #12]
 8010c76:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 8010c78:	68fb      	ldr	r3, [r7, #12]
 8010c7a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010c7e:	b29b      	uxth	r3, r3
 8010c80:	3b04      	subs	r3, #4
 8010c82:	b29a      	uxth	r2, r3
 8010c84:	68fb      	ldr	r3, [r7, #12]
 8010c86:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010c8a:	e059      	b.n	8010d40 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010c92:	b29b      	uxth	r3, r3
 8010c94:	2b01      	cmp	r3, #1
 8010c96:	d917      	bls.n	8010cc8 <HAL_SPI_Transmit+0x300>
 8010c98:	68fb      	ldr	r3, [r7, #12]
 8010c9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c9c:	2b00      	cmp	r3, #0
 8010c9e:	d013      	beq.n	8010cc8 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8010ca0:	68fb      	ldr	r3, [r7, #12]
 8010ca2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010ca4:	881a      	ldrh	r2, [r3, #0]
 8010ca6:	697b      	ldr	r3, [r7, #20]
 8010ca8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8010caa:	68fb      	ldr	r3, [r7, #12]
 8010cac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010cae:	1c9a      	adds	r2, r3, #2
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010cba:	b29b      	uxth	r3, r3
 8010cbc:	3b02      	subs	r3, #2
 8010cbe:	b29a      	uxth	r2, r3
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010cc6:	e03b      	b.n	8010d40 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8010cc8:	68fb      	ldr	r3, [r7, #12]
 8010cca:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010ccc:	68fb      	ldr	r3, [r7, #12]
 8010cce:	681b      	ldr	r3, [r3, #0]
 8010cd0:	3320      	adds	r3, #32
 8010cd2:	7812      	ldrb	r2, [r2, #0]
 8010cd4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8010cd6:	68fb      	ldr	r3, [r7, #12]
 8010cd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010cda:	1c5a      	adds	r2, r3, #1
 8010cdc:	68fb      	ldr	r3, [r7, #12]
 8010cde:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8010ce0:	68fb      	ldr	r3, [r7, #12]
 8010ce2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010ce6:	b29b      	uxth	r3, r3
 8010ce8:	3b01      	subs	r3, #1
 8010cea:	b29a      	uxth	r2, r3
 8010cec:	68fb      	ldr	r3, [r7, #12]
 8010cee:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010cf2:	e025      	b.n	8010d40 <HAL_SPI_Transmit+0x378>
 8010cf4:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010cf8:	f7f6 fb2e 	bl	8007358 <HAL_GetTick>
 8010cfc:	4602      	mov	r2, r0
 8010cfe:	693b      	ldr	r3, [r7, #16]
 8010d00:	1ad3      	subs	r3, r2, r3
 8010d02:	683a      	ldr	r2, [r7, #0]
 8010d04:	429a      	cmp	r2, r3
 8010d06:	d803      	bhi.n	8010d10 <HAL_SPI_Transmit+0x348>
 8010d08:	683b      	ldr	r3, [r7, #0]
 8010d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d0e:	d102      	bne.n	8010d16 <HAL_SPI_Transmit+0x34e>
 8010d10:	683b      	ldr	r3, [r7, #0]
 8010d12:	2b00      	cmp	r3, #0
 8010d14:	d114      	bne.n	8010d40 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8010d16:	68f8      	ldr	r0, [r7, #12]
 8010d18:	f000 fb7e 	bl	8011418 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010d1c:	68fb      	ldr	r3, [r7, #12]
 8010d1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010d22:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010d26:	68fb      	ldr	r3, [r7, #12]
 8010d28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	2201      	movs	r2, #1
 8010d30:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8010d34:	68fb      	ldr	r3, [r7, #12]
 8010d36:	2200      	movs	r2, #0
 8010d38:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8010d3c:	2303      	movs	r3, #3
 8010d3e:	e02c      	b.n	8010d9a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010d40:	68fb      	ldr	r3, [r7, #12]
 8010d42:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010d46:	b29b      	uxth	r3, r3
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	f47f af79 	bne.w	8010c40 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 8010d4e:	693b      	ldr	r3, [r7, #16]
 8010d50:	9300      	str	r3, [sp, #0]
 8010d52:	683b      	ldr	r3, [r7, #0]
 8010d54:	2200      	movs	r2, #0
 8010d56:	2108      	movs	r1, #8
 8010d58:	68f8      	ldr	r0, [r7, #12]
 8010d5a:	f000 fbfd 	bl	8011558 <SPI_WaitOnFlagUntilTimeout>
 8010d5e:	4603      	mov	r3, r0
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d007      	beq.n	8010d74 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010d64:	68fb      	ldr	r3, [r7, #12]
 8010d66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010d6a:	f043 0220 	orr.w	r2, r3, #32
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8010d74:	68f8      	ldr	r0, [r7, #12]
 8010d76:	f000 fb4f 	bl	8011418 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	2201      	movs	r2, #1
 8010d7e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8010d82:	68fb      	ldr	r3, [r7, #12]
 8010d84:	2200      	movs	r2, #0
 8010d86:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	d001      	beq.n	8010d98 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8010d94:	2301      	movs	r3, #1
 8010d96:	e000      	b.n	8010d9a <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8010d98:	2300      	movs	r3, #0
  }
}
 8010d9a:	4618      	mov	r0, r3
 8010d9c:	3718      	adds	r7, #24
 8010d9e:	46bd      	mov	sp, r7
 8010da0:	bd80      	pop	{r7, pc}
 8010da2:	bf00      	nop

08010da4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8010da4:	b580      	push	{r7, lr}
 8010da6:	b08e      	sub	sp, #56	@ 0x38
 8010da8:	af02      	add	r7, sp, #8
 8010daa:	60f8      	str	r0, [r7, #12]
 8010dac:	60b9      	str	r1, [r7, #8]
 8010dae:	607a      	str	r2, [r7, #4]
 8010db0:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8010db2:	68fb      	ldr	r3, [r7, #12]
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	3320      	adds	r3, #32
 8010db8:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8010dba:	68fb      	ldr	r3, [r7, #12]
 8010dbc:	681b      	ldr	r3, [r3, #0]
 8010dbe:	3330      	adds	r3, #48	@ 0x30
 8010dc0:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 8010dc2:	68fb      	ldr	r3, [r7, #12]
 8010dc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010dc6:	095b      	lsrs	r3, r3, #5
 8010dc8:	b29b      	uxth	r3, r3
 8010dca:	3301      	adds	r3, #1
 8010dcc:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8010dce:	f7f6 fac3 	bl	8007358 <HAL_GetTick>
 8010dd2:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 8010dd4:	887b      	ldrh	r3, [r7, #2]
 8010dd6:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 8010dd8:	887b      	ldrh	r3, [r7, #2]
 8010dda:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 8010ddc:	68fb      	ldr	r3, [r7, #12]
 8010dde:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010de2:	b2db      	uxtb	r3, r3
 8010de4:	2b01      	cmp	r3, #1
 8010de6:	d001      	beq.n	8010dec <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 8010de8:	2302      	movs	r3, #2
 8010dea:	e310      	b.n	801140e <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8010dec:	68bb      	ldr	r3, [r7, #8]
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	d005      	beq.n	8010dfe <HAL_SPI_TransmitReceive+0x5a>
 8010df2:	687b      	ldr	r3, [r7, #4]
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	d002      	beq.n	8010dfe <HAL_SPI_TransmitReceive+0x5a>
 8010df8:	887b      	ldrh	r3, [r7, #2]
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d101      	bne.n	8010e02 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 8010dfe:	2301      	movs	r3, #1
 8010e00:	e305      	b.n	801140e <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8010e02:	68fb      	ldr	r3, [r7, #12]
 8010e04:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8010e08:	2b01      	cmp	r3, #1
 8010e0a:	d101      	bne.n	8010e10 <HAL_SPI_TransmitReceive+0x6c>
 8010e0c:	2302      	movs	r3, #2
 8010e0e:	e2fe      	b.n	801140e <HAL_SPI_TransmitReceive+0x66a>
 8010e10:	68fb      	ldr	r3, [r7, #12]
 8010e12:	2201      	movs	r2, #1
 8010e14:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8010e18:	68fb      	ldr	r3, [r7, #12]
 8010e1a:	2205      	movs	r2, #5
 8010e1c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010e20:	68fb      	ldr	r3, [r7, #12]
 8010e22:	2200      	movs	r2, #0
 8010e24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8010e28:	68fb      	ldr	r3, [r7, #12]
 8010e2a:	687a      	ldr	r2, [r7, #4]
 8010e2c:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 8010e2e:	68fb      	ldr	r3, [r7, #12]
 8010e30:	887a      	ldrh	r2, [r7, #2]
 8010e32:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 8010e36:	68fb      	ldr	r3, [r7, #12]
 8010e38:	887a      	ldrh	r2, [r7, #2]
 8010e3a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8010e3e:	68fb      	ldr	r3, [r7, #12]
 8010e40:	68ba      	ldr	r2, [r7, #8]
 8010e42:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 8010e44:	68fb      	ldr	r3, [r7, #12]
 8010e46:	887a      	ldrh	r2, [r7, #2]
 8010e48:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 8010e4c:	68fb      	ldr	r3, [r7, #12]
 8010e4e:	887a      	ldrh	r2, [r7, #2]
 8010e50:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8010e54:	68fb      	ldr	r3, [r7, #12]
 8010e56:	2200      	movs	r2, #0
 8010e58:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 8010e5a:	68fb      	ldr	r3, [r7, #12]
 8010e5c:	2200      	movs	r2, #0
 8010e5e:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 8010e60:	68fb      	ldr	r3, [r7, #12]
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	68da      	ldr	r2, [r3, #12]
 8010e66:	68fb      	ldr	r3, [r7, #12]
 8010e68:	681b      	ldr	r3, [r3, #0]
 8010e6a:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 8010e6e:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 8010e70:	68fb      	ldr	r3, [r7, #12]
 8010e72:	681b      	ldr	r3, [r3, #0]
 8010e74:	4a70      	ldr	r2, [pc, #448]	@ (8011038 <HAL_SPI_TransmitReceive+0x294>)
 8010e76:	4293      	cmp	r3, r2
 8010e78:	d009      	beq.n	8010e8e <HAL_SPI_TransmitReceive+0xea>
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	4a6f      	ldr	r2, [pc, #444]	@ (801103c <HAL_SPI_TransmitReceive+0x298>)
 8010e80:	4293      	cmp	r3, r2
 8010e82:	d004      	beq.n	8010e8e <HAL_SPI_TransmitReceive+0xea>
 8010e84:	68fb      	ldr	r3, [r7, #12]
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	4a6d      	ldr	r2, [pc, #436]	@ (8011040 <HAL_SPI_TransmitReceive+0x29c>)
 8010e8a:	4293      	cmp	r3, r2
 8010e8c:	d102      	bne.n	8010e94 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 8010e8e:	2310      	movs	r3, #16
 8010e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010e92:	e001      	b.n	8010e98 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 8010e94:	2308      	movs	r3, #8
 8010e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010e98:	68fb      	ldr	r3, [r7, #12]
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	685a      	ldr	r2, [r3, #4]
 8010e9e:	4b69      	ldr	r3, [pc, #420]	@ (8011044 <HAL_SPI_TransmitReceive+0x2a0>)
 8010ea0:	4013      	ands	r3, r2
 8010ea2:	8879      	ldrh	r1, [r7, #2]
 8010ea4:	68fa      	ldr	r2, [r7, #12]
 8010ea6:	6812      	ldr	r2, [r2, #0]
 8010ea8:	430b      	orrs	r3, r1
 8010eaa:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 8010eac:	68fb      	ldr	r3, [r7, #12]
 8010eae:	681b      	ldr	r3, [r3, #0]
 8010eb0:	681a      	ldr	r2, [r3, #0]
 8010eb2:	68fb      	ldr	r3, [r7, #12]
 8010eb4:	681b      	ldr	r3, [r3, #0]
 8010eb6:	f042 0201 	orr.w	r2, r2, #1
 8010eba:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010ebc:	68fb      	ldr	r3, [r7, #12]
 8010ebe:	685b      	ldr	r3, [r3, #4]
 8010ec0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010ec4:	d107      	bne.n	8010ed6 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8010ec6:	68fb      	ldr	r3, [r7, #12]
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	681a      	ldr	r2, [r3, #0]
 8010ecc:	68fb      	ldr	r3, [r7, #12]
 8010ece:	681b      	ldr	r3, [r3, #0]
 8010ed0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010ed4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8010ed6:	68fb      	ldr	r3, [r7, #12]
 8010ed8:	68db      	ldr	r3, [r3, #12]
 8010eda:	2b0f      	cmp	r3, #15
 8010edc:	f240 80a2 	bls.w	8011024 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 8010ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ee2:	089b      	lsrs	r3, r3, #2
 8010ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8010ee6:	e094      	b.n	8011012 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8010ee8:	68fb      	ldr	r3, [r7, #12]
 8010eea:	681b      	ldr	r3, [r3, #0]
 8010eec:	695b      	ldr	r3, [r3, #20]
 8010eee:	f003 0302 	and.w	r3, r3, #2
 8010ef2:	2b02      	cmp	r3, #2
 8010ef4:	d120      	bne.n	8010f38 <HAL_SPI_TransmitReceive+0x194>
 8010ef6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010ef8:	2b00      	cmp	r3, #0
 8010efa:	d01d      	beq.n	8010f38 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 8010efc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8010efe:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8010f00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f02:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8010f04:	429a      	cmp	r2, r3
 8010f06:	d217      	bcs.n	8010f38 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010f08:	68fb      	ldr	r3, [r7, #12]
 8010f0a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010f0c:	68fb      	ldr	r3, [r7, #12]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	6812      	ldr	r2, [r2, #0]
 8010f12:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010f18:	1d1a      	adds	r2, r3, #4
 8010f1a:	68fb      	ldr	r3, [r7, #12]
 8010f1c:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 8010f1e:	68fb      	ldr	r3, [r7, #12]
 8010f20:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010f24:	b29b      	uxth	r3, r3
 8010f26:	3b01      	subs	r3, #1
 8010f28:	b29a      	uxth	r2, r3
 8010f2a:	68fb      	ldr	r3, [r7, #12]
 8010f2c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8010f30:	68fb      	ldr	r3, [r7, #12]
 8010f32:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010f36:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8010f38:	68fb      	ldr	r3, [r7, #12]
 8010f3a:	681b      	ldr	r3, [r3, #0]
 8010f3c:	695b      	ldr	r3, [r3, #20]
 8010f3e:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8010f40:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d065      	beq.n	8011012 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	695b      	ldr	r3, [r3, #20]
 8010f4c:	f003 0301 	and.w	r3, r3, #1
 8010f50:	2b01      	cmp	r3, #1
 8010f52:	d118      	bne.n	8010f86 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	681a      	ldr	r2, [r3, #0]
 8010f58:	68fb      	ldr	r3, [r7, #12]
 8010f5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010f5c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8010f5e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010f64:	1d1a      	adds	r2, r3, #4
 8010f66:	68fb      	ldr	r3, [r7, #12]
 8010f68:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8010f6a:	68fb      	ldr	r3, [r7, #12]
 8010f6c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010f70:	b29b      	uxth	r3, r3
 8010f72:	3b01      	subs	r3, #1
 8010f74:	b29a      	uxth	r2, r3
 8010f76:	68fb      	ldr	r3, [r7, #12]
 8010f78:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8010f7c:	68fb      	ldr	r3, [r7, #12]
 8010f7e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010f82:	853b      	strh	r3, [r7, #40]	@ 0x28
 8010f84:	e045      	b.n	8011012 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8010f86:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8010f88:	8bfb      	ldrh	r3, [r7, #30]
 8010f8a:	429a      	cmp	r2, r3
 8010f8c:	d21d      	bcs.n	8010fca <HAL_SPI_TransmitReceive+0x226>
 8010f8e:	697b      	ldr	r3, [r7, #20]
 8010f90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d018      	beq.n	8010fca <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8010f98:	68fb      	ldr	r3, [r7, #12]
 8010f9a:	681a      	ldr	r2, [r3, #0]
 8010f9c:	68fb      	ldr	r3, [r7, #12]
 8010f9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010fa0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8010fa2:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8010fa4:	68fb      	ldr	r3, [r7, #12]
 8010fa6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010fa8:	1d1a      	adds	r2, r3, #4
 8010faa:	68fb      	ldr	r3, [r7, #12]
 8010fac:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8010fae:	68fb      	ldr	r3, [r7, #12]
 8010fb0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010fb4:	b29b      	uxth	r3, r3
 8010fb6:	3b01      	subs	r3, #1
 8010fb8:	b29a      	uxth	r2, r3
 8010fba:	68fb      	ldr	r3, [r7, #12]
 8010fbc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8010fc0:	68fb      	ldr	r3, [r7, #12]
 8010fc2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010fc6:	853b      	strh	r3, [r7, #40]	@ 0x28
 8010fc8:	e023      	b.n	8011012 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010fca:	f7f6 f9c5 	bl	8007358 <HAL_GetTick>
 8010fce:	4602      	mov	r2, r0
 8010fd0:	69bb      	ldr	r3, [r7, #24]
 8010fd2:	1ad3      	subs	r3, r2, r3
 8010fd4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010fd6:	429a      	cmp	r2, r3
 8010fd8:	d803      	bhi.n	8010fe2 <HAL_SPI_TransmitReceive+0x23e>
 8010fda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010fe0:	d102      	bne.n	8010fe8 <HAL_SPI_TransmitReceive+0x244>
 8010fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010fe4:	2b00      	cmp	r3, #0
 8010fe6:	d114      	bne.n	8011012 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8010fe8:	68f8      	ldr	r0, [r7, #12]
 8010fea:	f000 fa15 	bl	8011418 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8010fee:	68fb      	ldr	r3, [r7, #12]
 8010ff0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010ff4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 8010ffe:	68fb      	ldr	r3, [r7, #12]
 8011000:	2201      	movs	r2, #1
 8011002:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 8011006:	68fb      	ldr	r3, [r7, #12]
 8011008:	2200      	movs	r2, #0
 801100a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 801100e:	2303      	movs	r3, #3
 8011010:	e1fd      	b.n	801140e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8011012:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011014:	2b00      	cmp	r3, #0
 8011016:	f47f af67 	bne.w	8010ee8 <HAL_SPI_TransmitReceive+0x144>
 801101a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801101c:	2b00      	cmp	r3, #0
 801101e:	f47f af63 	bne.w	8010ee8 <HAL_SPI_TransmitReceive+0x144>
 8011022:	e1ce      	b.n	80113c2 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8011024:	68fb      	ldr	r3, [r7, #12]
 8011026:	68db      	ldr	r3, [r3, #12]
 8011028:	2b07      	cmp	r3, #7
 801102a:	f240 81c2 	bls.w	80113b2 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 801102e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011030:	085b      	lsrs	r3, r3, #1
 8011032:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8011034:	e0c9      	b.n	80111ca <HAL_SPI_TransmitReceive+0x426>
 8011036:	bf00      	nop
 8011038:	40013000 	.word	0x40013000
 801103c:	40003800 	.word	0x40003800
 8011040:	40003c00 	.word	0x40003c00
 8011044:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8011048:	68fb      	ldr	r3, [r7, #12]
 801104a:	681b      	ldr	r3, [r3, #0]
 801104c:	695b      	ldr	r3, [r3, #20]
 801104e:	f003 0302 	and.w	r3, r3, #2
 8011052:	2b02      	cmp	r3, #2
 8011054:	d11f      	bne.n	8011096 <HAL_SPI_TransmitReceive+0x2f2>
 8011056:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011058:	2b00      	cmp	r3, #0
 801105a:	d01c      	beq.n	8011096 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 801105c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 801105e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8011060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011062:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 8011064:	429a      	cmp	r2, r3
 8011066:	d216      	bcs.n	8011096 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8011068:	68fb      	ldr	r3, [r7, #12]
 801106a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801106c:	881a      	ldrh	r2, [r3, #0]
 801106e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011070:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8011072:	68fb      	ldr	r3, [r7, #12]
 8011074:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011076:	1c9a      	adds	r2, r3, #2
 8011078:	68fb      	ldr	r3, [r7, #12]
 801107a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 801107c:	68fb      	ldr	r3, [r7, #12]
 801107e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011082:	b29b      	uxth	r3, r3
 8011084:	3b01      	subs	r3, #1
 8011086:	b29a      	uxth	r2, r3
 8011088:	68fb      	ldr	r3, [r7, #12]
 801108a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8011094:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8011096:	68fb      	ldr	r3, [r7, #12]
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	695b      	ldr	r3, [r3, #20]
 801109c:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 801109e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	f000 8092 	beq.w	80111ca <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80110a6:	68fb      	ldr	r3, [r7, #12]
 80110a8:	681b      	ldr	r3, [r3, #0]
 80110aa:	695b      	ldr	r3, [r3, #20]
 80110ac:	f003 0301 	and.w	r3, r3, #1
 80110b0:	2b01      	cmp	r3, #1
 80110b2:	d118      	bne.n	80110e6 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80110b4:	68fb      	ldr	r3, [r7, #12]
 80110b6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80110b8:	6a3a      	ldr	r2, [r7, #32]
 80110ba:	8812      	ldrh	r2, [r2, #0]
 80110bc:	b292      	uxth	r2, r2
 80110be:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80110c0:	68fb      	ldr	r3, [r7, #12]
 80110c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80110c4:	1c9a      	adds	r2, r3, #2
 80110c6:	68fb      	ldr	r3, [r7, #12]
 80110c8:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 80110ca:	68fb      	ldr	r3, [r7, #12]
 80110cc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80110d0:	b29b      	uxth	r3, r3
 80110d2:	3b01      	subs	r3, #1
 80110d4:	b29a      	uxth	r2, r3
 80110d6:	68fb      	ldr	r3, [r7, #12]
 80110d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 80110dc:	68fb      	ldr	r3, [r7, #12]
 80110de:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80110e2:	853b      	strh	r3, [r7, #40]	@ 0x28
 80110e4:	e071      	b.n	80111ca <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 80110e6:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80110e8:	8bfb      	ldrh	r3, [r7, #30]
 80110ea:	429a      	cmp	r2, r3
 80110ec:	d228      	bcs.n	8011140 <HAL_SPI_TransmitReceive+0x39c>
 80110ee:	697b      	ldr	r3, [r7, #20]
 80110f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d023      	beq.n	8011140 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 80110f8:	68fb      	ldr	r3, [r7, #12]
 80110fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80110fc:	6a3a      	ldr	r2, [r7, #32]
 80110fe:	8812      	ldrh	r2, [r2, #0]
 8011100:	b292      	uxth	r2, r2
 8011102:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8011104:	68fb      	ldr	r3, [r7, #12]
 8011106:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011108:	1c9a      	adds	r2, r3, #2
 801110a:	68fb      	ldr	r3, [r7, #12]
 801110c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011112:	6a3a      	ldr	r2, [r7, #32]
 8011114:	8812      	ldrh	r2, [r2, #0]
 8011116:	b292      	uxth	r2, r2
 8011118:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801111a:	68fb      	ldr	r3, [r7, #12]
 801111c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801111e:	1c9a      	adds	r2, r3, #2
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 8011124:	68fb      	ldr	r3, [r7, #12]
 8011126:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801112a:	b29b      	uxth	r3, r3
 801112c:	3b02      	subs	r3, #2
 801112e:	b29a      	uxth	r2, r3
 8011130:	68fb      	ldr	r3, [r7, #12]
 8011132:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8011136:	68fb      	ldr	r3, [r7, #12]
 8011138:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801113c:	853b      	strh	r3, [r7, #40]	@ 0x28
 801113e:	e044      	b.n	80111ca <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8011140:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011142:	2b01      	cmp	r3, #1
 8011144:	d11d      	bne.n	8011182 <HAL_SPI_TransmitReceive+0x3de>
 8011146:	697b      	ldr	r3, [r7, #20]
 8011148:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801114c:	2b00      	cmp	r3, #0
 801114e:	d018      	beq.n	8011182 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8011150:	68fb      	ldr	r3, [r7, #12]
 8011152:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011154:	6a3a      	ldr	r2, [r7, #32]
 8011156:	8812      	ldrh	r2, [r2, #0]
 8011158:	b292      	uxth	r2, r2
 801115a:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 801115c:	68fb      	ldr	r3, [r7, #12]
 801115e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011160:	1c9a      	adds	r2, r3, #2
 8011162:	68fb      	ldr	r3, [r7, #12]
 8011164:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8011166:	68fb      	ldr	r3, [r7, #12]
 8011168:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801116c:	b29b      	uxth	r3, r3
 801116e:	3b01      	subs	r3, #1
 8011170:	b29a      	uxth	r2, r3
 8011172:	68fb      	ldr	r3, [r7, #12]
 8011174:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801117e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011180:	e023      	b.n	80111ca <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8011182:	f7f6 f8e9 	bl	8007358 <HAL_GetTick>
 8011186:	4602      	mov	r2, r0
 8011188:	69bb      	ldr	r3, [r7, #24]
 801118a:	1ad3      	subs	r3, r2, r3
 801118c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801118e:	429a      	cmp	r2, r3
 8011190:	d803      	bhi.n	801119a <HAL_SPI_TransmitReceive+0x3f6>
 8011192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011198:	d102      	bne.n	80111a0 <HAL_SPI_TransmitReceive+0x3fc>
 801119a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801119c:	2b00      	cmp	r3, #0
 801119e:	d114      	bne.n	80111ca <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 80111a0:	68f8      	ldr	r0, [r7, #12]
 80111a2:	f000 f939 	bl	8011418 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80111a6:	68fb      	ldr	r3, [r7, #12]
 80111a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80111ac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80111b0:	68fb      	ldr	r3, [r7, #12]
 80111b2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 80111b6:	68fb      	ldr	r3, [r7, #12]
 80111b8:	2201      	movs	r2, #1
 80111ba:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80111be:	68fb      	ldr	r3, [r7, #12]
 80111c0:	2200      	movs	r2, #0
 80111c2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80111c6:	2303      	movs	r3, #3
 80111c8:	e121      	b.n	801140e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80111ca:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	f47f af3b 	bne.w	8011048 <HAL_SPI_TransmitReceive+0x2a4>
 80111d2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80111d4:	2b00      	cmp	r3, #0
 80111d6:	f47f af37 	bne.w	8011048 <HAL_SPI_TransmitReceive+0x2a4>
 80111da:	e0f2      	b.n	80113c2 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80111dc:	68fb      	ldr	r3, [r7, #12]
 80111de:	681b      	ldr	r3, [r3, #0]
 80111e0:	695b      	ldr	r3, [r3, #20]
 80111e2:	f003 0302 	and.w	r3, r3, #2
 80111e6:	2b02      	cmp	r3, #2
 80111e8:	d121      	bne.n	801122e <HAL_SPI_TransmitReceive+0x48a>
 80111ea:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80111ec:	2b00      	cmp	r3, #0
 80111ee:	d01e      	beq.n	801122e <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 80111f0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80111f2:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 80111f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80111f6:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 80111f8:	429a      	cmp	r2, r3
 80111fa:	d218      	bcs.n	801122e <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80111fc:	68fb      	ldr	r3, [r7, #12]
 80111fe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8011200:	68fb      	ldr	r3, [r7, #12]
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	3320      	adds	r3, #32
 8011206:	7812      	ldrb	r2, [r2, #0]
 8011208:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801120e:	1c5a      	adds	r2, r3, #1
 8011210:	68fb      	ldr	r3, [r7, #12]
 8011212:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8011214:	68fb      	ldr	r3, [r7, #12]
 8011216:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801121a:	b29b      	uxth	r3, r3
 801121c:	3b01      	subs	r3, #1
 801121e:	b29a      	uxth	r2, r3
 8011220:	68fb      	ldr	r3, [r7, #12]
 8011222:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8011226:	68fb      	ldr	r3, [r7, #12]
 8011228:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801122c:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 801122e:	68fb      	ldr	r3, [r7, #12]
 8011230:	681b      	ldr	r3, [r3, #0]
 8011232:	695b      	ldr	r3, [r3, #20]
 8011234:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 8011236:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011238:	2b00      	cmp	r3, #0
 801123a:	f000 80ba 	beq.w	80113b2 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 801123e:	68fb      	ldr	r3, [r7, #12]
 8011240:	681b      	ldr	r3, [r3, #0]
 8011242:	695b      	ldr	r3, [r3, #20]
 8011244:	f003 0301 	and.w	r3, r3, #1
 8011248:	2b01      	cmp	r3, #1
 801124a:	d11b      	bne.n	8011284 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801124c:	68fb      	ldr	r3, [r7, #12]
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011258:	7812      	ldrb	r2, [r2, #0]
 801125a:	b2d2      	uxtb	r2, r2
 801125c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 801125e:	68fb      	ldr	r3, [r7, #12]
 8011260:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011262:	1c5a      	adds	r2, r3, #1
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801126e:	b29b      	uxth	r3, r3
 8011270:	3b01      	subs	r3, #1
 8011272:	b29a      	uxth	r2, r3
 8011274:	68fb      	ldr	r3, [r7, #12]
 8011276:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011280:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011282:	e096      	b.n	80113b2 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8011284:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8011286:	8bfb      	ldrh	r3, [r7, #30]
 8011288:	429a      	cmp	r2, r3
 801128a:	d24a      	bcs.n	8011322 <HAL_SPI_TransmitReceive+0x57e>
 801128c:	697b      	ldr	r3, [r7, #20]
 801128e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011292:	2b00      	cmp	r3, #0
 8011294:	d045      	beq.n	8011322 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8011296:	68fb      	ldr	r3, [r7, #12]
 8011298:	681b      	ldr	r3, [r3, #0]
 801129a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801129e:	68fb      	ldr	r3, [r7, #12]
 80112a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112a2:	7812      	ldrb	r2, [r2, #0]
 80112a4:	b2d2      	uxtb	r2, r2
 80112a6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80112a8:	68fb      	ldr	r3, [r7, #12]
 80112aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112ac:	1c5a      	adds	r2, r3, #1
 80112ae:	68fb      	ldr	r3, [r7, #12]
 80112b0:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80112b2:	68fb      	ldr	r3, [r7, #12]
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80112ba:	68fb      	ldr	r3, [r7, #12]
 80112bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112be:	7812      	ldrb	r2, [r2, #0]
 80112c0:	b2d2      	uxtb	r2, r2
 80112c2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80112c4:	68fb      	ldr	r3, [r7, #12]
 80112c6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112c8:	1c5a      	adds	r2, r3, #1
 80112ca:	68fb      	ldr	r3, [r7, #12]
 80112cc:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80112ce:	68fb      	ldr	r3, [r7, #12]
 80112d0:	681b      	ldr	r3, [r3, #0]
 80112d2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80112d6:	68fb      	ldr	r3, [r7, #12]
 80112d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112da:	7812      	ldrb	r2, [r2, #0]
 80112dc:	b2d2      	uxtb	r2, r2
 80112de:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80112e0:	68fb      	ldr	r3, [r7, #12]
 80112e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112e4:	1c5a      	adds	r2, r3, #1
 80112e6:	68fb      	ldr	r3, [r7, #12]
 80112e8:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80112ea:	68fb      	ldr	r3, [r7, #12]
 80112ec:	681b      	ldr	r3, [r3, #0]
 80112ee:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80112f2:	68fb      	ldr	r3, [r7, #12]
 80112f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80112f6:	7812      	ldrb	r2, [r2, #0]
 80112f8:	b2d2      	uxtb	r2, r2
 80112fa:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 80112fc:	68fb      	ldr	r3, [r7, #12]
 80112fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011300:	1c5a      	adds	r2, r3, #1
 8011302:	68fb      	ldr	r3, [r7, #12]
 8011304:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 8011306:	68fb      	ldr	r3, [r7, #12]
 8011308:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801130c:	b29b      	uxth	r3, r3
 801130e:	3b04      	subs	r3, #4
 8011310:	b29a      	uxth	r2, r3
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8011318:	68fb      	ldr	r3, [r7, #12]
 801131a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801131e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011320:	e047      	b.n	80113b2 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8011322:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011324:	2b03      	cmp	r3, #3
 8011326:	d820      	bhi.n	801136a <HAL_SPI_TransmitReceive+0x5c6>
 8011328:	697b      	ldr	r3, [r7, #20]
 801132a:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 801132e:	2b00      	cmp	r3, #0
 8011330:	d01b      	beq.n	801136a <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8011332:	68fb      	ldr	r3, [r7, #12]
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801133a:	68fb      	ldr	r3, [r7, #12]
 801133c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801133e:	7812      	ldrb	r2, [r2, #0]
 8011340:	b2d2      	uxtb	r2, r2
 8011342:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8011344:	68fb      	ldr	r3, [r7, #12]
 8011346:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011348:	1c5a      	adds	r2, r3, #1
 801134a:	68fb      	ldr	r3, [r7, #12]
 801134c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011354:	b29b      	uxth	r3, r3
 8011356:	3b01      	subs	r3, #1
 8011358:	b29a      	uxth	r2, r3
 801135a:	68fb      	ldr	r3, [r7, #12]
 801135c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 8011360:	68fb      	ldr	r3, [r7, #12]
 8011362:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8011366:	853b      	strh	r3, [r7, #40]	@ 0x28
 8011368:	e023      	b.n	80113b2 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801136a:	f7f5 fff5 	bl	8007358 <HAL_GetTick>
 801136e:	4602      	mov	r2, r0
 8011370:	69bb      	ldr	r3, [r7, #24]
 8011372:	1ad3      	subs	r3, r2, r3
 8011374:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011376:	429a      	cmp	r2, r3
 8011378:	d803      	bhi.n	8011382 <HAL_SPI_TransmitReceive+0x5de>
 801137a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801137c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011380:	d102      	bne.n	8011388 <HAL_SPI_TransmitReceive+0x5e4>
 8011382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011384:	2b00      	cmp	r3, #0
 8011386:	d114      	bne.n	80113b2 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 8011388:	68f8      	ldr	r0, [r7, #12]
 801138a:	f000 f845 	bl	8011418 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 801138e:	68fb      	ldr	r3, [r7, #12]
 8011390:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011394:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8011398:	68fb      	ldr	r3, [r7, #12]
 801139a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 801139e:	68fb      	ldr	r3, [r7, #12]
 80113a0:	2201      	movs	r2, #1
 80113a2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 80113a6:	68fb      	ldr	r3, [r7, #12]
 80113a8:	2200      	movs	r2, #0
 80113aa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 80113ae:	2303      	movs	r3, #3
 80113b0:	e02d      	b.n	801140e <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 80113b2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80113b4:	2b00      	cmp	r3, #0
 80113b6:	f47f af11 	bne.w	80111dc <HAL_SPI_TransmitReceive+0x438>
 80113ba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80113bc:	2b00      	cmp	r3, #0
 80113be:	f47f af0d 	bne.w	80111dc <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80113c2:	69bb      	ldr	r3, [r7, #24]
 80113c4:	9300      	str	r3, [sp, #0]
 80113c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80113c8:	2200      	movs	r2, #0
 80113ca:	2108      	movs	r1, #8
 80113cc:	68f8      	ldr	r0, [r7, #12]
 80113ce:	f000 f8c3 	bl	8011558 <SPI_WaitOnFlagUntilTimeout>
 80113d2:	4603      	mov	r3, r0
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d007      	beq.n	80113e8 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80113d8:	68fb      	ldr	r3, [r7, #12]
 80113da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80113de:	f043 0220 	orr.w	r2, r3, #32
 80113e2:	68fb      	ldr	r3, [r7, #12]
 80113e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80113e8:	68f8      	ldr	r0, [r7, #12]
 80113ea:	f000 f815 	bl	8011418 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80113ee:	68fb      	ldr	r3, [r7, #12]
 80113f0:	2201      	movs	r2, #1
 80113f2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80113f6:	68fb      	ldr	r3, [r7, #12]
 80113f8:	2200      	movs	r2, #0
 80113fa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80113fe:	68fb      	ldr	r3, [r7, #12]
 8011400:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011404:	2b00      	cmp	r3, #0
 8011406:	d001      	beq.n	801140c <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 8011408:	2301      	movs	r3, #1
 801140a:	e000      	b.n	801140e <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 801140c:	2300      	movs	r3, #0
  }
}
 801140e:	4618      	mov	r0, r3
 8011410:	3730      	adds	r7, #48	@ 0x30
 8011412:	46bd      	mov	sp, r7
 8011414:	bd80      	pop	{r7, pc}
 8011416:	bf00      	nop

08011418 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8011418:	b480      	push	{r7}
 801141a:	b085      	sub	sp, #20
 801141c:	af00      	add	r7, sp, #0
 801141e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	681b      	ldr	r3, [r3, #0]
 8011424:	695b      	ldr	r3, [r3, #20]
 8011426:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	681b      	ldr	r3, [r3, #0]
 801142c:	699a      	ldr	r2, [r3, #24]
 801142e:	687b      	ldr	r3, [r7, #4]
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	f042 0208 	orr.w	r2, r2, #8
 8011436:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	699a      	ldr	r2, [r3, #24]
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	681b      	ldr	r3, [r3, #0]
 8011442:	f042 0210 	orr.w	r2, r2, #16
 8011446:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	681b      	ldr	r3, [r3, #0]
 801144c:	681a      	ldr	r2, [r3, #0]
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	681b      	ldr	r3, [r3, #0]
 8011452:	f022 0201 	bic.w	r2, r2, #1
 8011456:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	6919      	ldr	r1, [r3, #16]
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	681a      	ldr	r2, [r3, #0]
 8011462:	4b3c      	ldr	r3, [pc, #240]	@ (8011554 <SPI_CloseTransfer+0x13c>)
 8011464:	400b      	ands	r3, r1
 8011466:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	681b      	ldr	r3, [r3, #0]
 801146c:	689a      	ldr	r2, [r3, #8]
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	681b      	ldr	r3, [r3, #0]
 8011472:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8011476:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801147e:	b2db      	uxtb	r3, r3
 8011480:	2b04      	cmp	r3, #4
 8011482:	d014      	beq.n	80114ae <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8011484:	68fb      	ldr	r3, [r7, #12]
 8011486:	f003 0320 	and.w	r3, r3, #32
 801148a:	2b00      	cmp	r3, #0
 801148c:	d00f      	beq.n	80114ae <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011494:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 801149e:	687b      	ldr	r3, [r7, #4]
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	699a      	ldr	r2, [r3, #24]
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	681b      	ldr	r3, [r3, #0]
 80114a8:	f042 0220 	orr.w	r2, r2, #32
 80114ac:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80114b4:	b2db      	uxtb	r3, r3
 80114b6:	2b03      	cmp	r3, #3
 80114b8:	d014      	beq.n	80114e4 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d00f      	beq.n	80114e4 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80114ca:	f043 0204 	orr.w	r2, r3, #4
 80114ce:	687b      	ldr	r3, [r7, #4]
 80114d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	681b      	ldr	r3, [r3, #0]
 80114d8:	699a      	ldr	r2, [r3, #24]
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	681b      	ldr	r3, [r3, #0]
 80114de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80114e2:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80114ea:	2b00      	cmp	r3, #0
 80114ec:	d00f      	beq.n	801150e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80114f4:	f043 0201 	orr.w	r2, r3, #1
 80114f8:	687b      	ldr	r3, [r7, #4]
 80114fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80114fe:	687b      	ldr	r3, [r7, #4]
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	699a      	ldr	r2, [r3, #24]
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	681b      	ldr	r3, [r3, #0]
 8011508:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801150c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011514:	2b00      	cmp	r3, #0
 8011516:	d00f      	beq.n	8011538 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801151e:	f043 0208 	orr.w	r2, r3, #8
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	681b      	ldr	r3, [r3, #0]
 801152c:	699a      	ldr	r2, [r3, #24]
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	681b      	ldr	r3, [r3, #0]
 8011532:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8011536:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8011538:	687b      	ldr	r3, [r7, #4]
 801153a:	2200      	movs	r2, #0
 801153c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	2200      	movs	r2, #0
 8011544:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8011548:	bf00      	nop
 801154a:	3714      	adds	r7, #20
 801154c:	46bd      	mov	sp, r7
 801154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011552:	4770      	bx	lr
 8011554:	fffffc90 	.word	0xfffffc90

08011558 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8011558:	b580      	push	{r7, lr}
 801155a:	b084      	sub	sp, #16
 801155c:	af00      	add	r7, sp, #0
 801155e:	60f8      	str	r0, [r7, #12]
 8011560:	60b9      	str	r1, [r7, #8]
 8011562:	603b      	str	r3, [r7, #0]
 8011564:	4613      	mov	r3, r2
 8011566:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8011568:	e010      	b.n	801158c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801156a:	f7f5 fef5 	bl	8007358 <HAL_GetTick>
 801156e:	4602      	mov	r2, r0
 8011570:	69bb      	ldr	r3, [r7, #24]
 8011572:	1ad3      	subs	r3, r2, r3
 8011574:	683a      	ldr	r2, [r7, #0]
 8011576:	429a      	cmp	r2, r3
 8011578:	d803      	bhi.n	8011582 <SPI_WaitOnFlagUntilTimeout+0x2a>
 801157a:	683b      	ldr	r3, [r7, #0]
 801157c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011580:	d102      	bne.n	8011588 <SPI_WaitOnFlagUntilTimeout+0x30>
 8011582:	683b      	ldr	r3, [r7, #0]
 8011584:	2b00      	cmp	r3, #0
 8011586:	d101      	bne.n	801158c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8011588:	2303      	movs	r3, #3
 801158a:	e00f      	b.n	80115ac <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 801158c:	68fb      	ldr	r3, [r7, #12]
 801158e:	681b      	ldr	r3, [r3, #0]
 8011590:	695a      	ldr	r2, [r3, #20]
 8011592:	68bb      	ldr	r3, [r7, #8]
 8011594:	4013      	ands	r3, r2
 8011596:	68ba      	ldr	r2, [r7, #8]
 8011598:	429a      	cmp	r2, r3
 801159a:	bf0c      	ite	eq
 801159c:	2301      	moveq	r3, #1
 801159e:	2300      	movne	r3, #0
 80115a0:	b2db      	uxtb	r3, r3
 80115a2:	461a      	mov	r2, r3
 80115a4:	79fb      	ldrb	r3, [r7, #7]
 80115a6:	429a      	cmp	r2, r3
 80115a8:	d0df      	beq.n	801156a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 80115aa:	2300      	movs	r3, #0
}
 80115ac:	4618      	mov	r0, r3
 80115ae:	3710      	adds	r7, #16
 80115b0:	46bd      	mov	sp, r7
 80115b2:	bd80      	pop	{r7, pc}

080115b4 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80115b4:	b480      	push	{r7}
 80115b6:	b085      	sub	sp, #20
 80115b8:	af00      	add	r7, sp, #0
 80115ba:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80115c0:	095b      	lsrs	r3, r3, #5
 80115c2:	3301      	adds	r3, #1
 80115c4:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	68db      	ldr	r3, [r3, #12]
 80115ca:	3301      	adds	r3, #1
 80115cc:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80115ce:	68bb      	ldr	r3, [r7, #8]
 80115d0:	3307      	adds	r3, #7
 80115d2:	08db      	lsrs	r3, r3, #3
 80115d4:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80115d6:	68bb      	ldr	r3, [r7, #8]
 80115d8:	68fa      	ldr	r2, [r7, #12]
 80115da:	fb02 f303 	mul.w	r3, r2, r3
}
 80115de:	4618      	mov	r0, r3
 80115e0:	3714      	adds	r7, #20
 80115e2:	46bd      	mov	sp, r7
 80115e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115e8:	4770      	bx	lr

080115ea <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80115ea:	b580      	push	{r7, lr}
 80115ec:	b082      	sub	sp, #8
 80115ee:	af00      	add	r7, sp, #0
 80115f0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	2b00      	cmp	r3, #0
 80115f6:	d101      	bne.n	80115fc <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80115f8:	2301      	movs	r3, #1
 80115fa:	e049      	b.n	8011690 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80115fc:	687b      	ldr	r3, [r7, #4]
 80115fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8011602:	b2db      	uxtb	r3, r3
 8011604:	2b00      	cmp	r3, #0
 8011606:	d106      	bne.n	8011616 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	2200      	movs	r2, #0
 801160c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8011610:	6878      	ldr	r0, [r7, #4]
 8011612:	f7f1 f913 	bl	800283c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	2202      	movs	r2, #2
 801161a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801161e:	687b      	ldr	r3, [r7, #4]
 8011620:	681a      	ldr	r2, [r3, #0]
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	3304      	adds	r3, #4
 8011626:	4619      	mov	r1, r3
 8011628:	4610      	mov	r0, r2
 801162a:	f001 f9a3 	bl	8012974 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	2201      	movs	r2, #1
 8011632:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011636:	687b      	ldr	r3, [r7, #4]
 8011638:	2201      	movs	r2, #1
 801163a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	2201      	movs	r2, #1
 8011642:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	2201      	movs	r2, #1
 801164a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	2201      	movs	r2, #1
 8011652:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	2201      	movs	r2, #1
 801165a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	2201      	movs	r2, #1
 8011662:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8011666:	687b      	ldr	r3, [r7, #4]
 8011668:	2201      	movs	r2, #1
 801166a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 801166e:	687b      	ldr	r3, [r7, #4]
 8011670:	2201      	movs	r2, #1
 8011672:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8011676:	687b      	ldr	r3, [r7, #4]
 8011678:	2201      	movs	r2, #1
 801167a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 801167e:	687b      	ldr	r3, [r7, #4]
 8011680:	2201      	movs	r2, #1
 8011682:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	2201      	movs	r2, #1
 801168a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 801168e:	2300      	movs	r3, #0
}
 8011690:	4618      	mov	r0, r3
 8011692:	3708      	adds	r7, #8
 8011694:	46bd      	mov	sp, r7
 8011696:	bd80      	pop	{r7, pc}

08011698 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8011698:	b480      	push	{r7}
 801169a:	b085      	sub	sp, #20
 801169c:	af00      	add	r7, sp, #0
 801169e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80116a0:	687b      	ldr	r3, [r7, #4]
 80116a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80116a6:	b2db      	uxtb	r3, r3
 80116a8:	2b01      	cmp	r3, #1
 80116aa:	d001      	beq.n	80116b0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80116ac:	2301      	movs	r3, #1
 80116ae:	e056      	b.n	801175e <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	2202      	movs	r2, #2
 80116b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	681b      	ldr	r3, [r3, #0]
 80116bc:	4a2b      	ldr	r2, [pc, #172]	@ (801176c <HAL_TIM_Base_Start+0xd4>)
 80116be:	4293      	cmp	r3, r2
 80116c0:	d02c      	beq.n	801171c <HAL_TIM_Base_Start+0x84>
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80116ca:	d027      	beq.n	801171c <HAL_TIM_Base_Start+0x84>
 80116cc:	687b      	ldr	r3, [r7, #4]
 80116ce:	681b      	ldr	r3, [r3, #0]
 80116d0:	4a27      	ldr	r2, [pc, #156]	@ (8011770 <HAL_TIM_Base_Start+0xd8>)
 80116d2:	4293      	cmp	r3, r2
 80116d4:	d022      	beq.n	801171c <HAL_TIM_Base_Start+0x84>
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	681b      	ldr	r3, [r3, #0]
 80116da:	4a26      	ldr	r2, [pc, #152]	@ (8011774 <HAL_TIM_Base_Start+0xdc>)
 80116dc:	4293      	cmp	r3, r2
 80116de:	d01d      	beq.n	801171c <HAL_TIM_Base_Start+0x84>
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	681b      	ldr	r3, [r3, #0]
 80116e4:	4a24      	ldr	r2, [pc, #144]	@ (8011778 <HAL_TIM_Base_Start+0xe0>)
 80116e6:	4293      	cmp	r3, r2
 80116e8:	d018      	beq.n	801171c <HAL_TIM_Base_Start+0x84>
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	681b      	ldr	r3, [r3, #0]
 80116ee:	4a23      	ldr	r2, [pc, #140]	@ (801177c <HAL_TIM_Base_Start+0xe4>)
 80116f0:	4293      	cmp	r3, r2
 80116f2:	d013      	beq.n	801171c <HAL_TIM_Base_Start+0x84>
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	681b      	ldr	r3, [r3, #0]
 80116f8:	4a21      	ldr	r2, [pc, #132]	@ (8011780 <HAL_TIM_Base_Start+0xe8>)
 80116fa:	4293      	cmp	r3, r2
 80116fc:	d00e      	beq.n	801171c <HAL_TIM_Base_Start+0x84>
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	681b      	ldr	r3, [r3, #0]
 8011702:	4a20      	ldr	r2, [pc, #128]	@ (8011784 <HAL_TIM_Base_Start+0xec>)
 8011704:	4293      	cmp	r3, r2
 8011706:	d009      	beq.n	801171c <HAL_TIM_Base_Start+0x84>
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	681b      	ldr	r3, [r3, #0]
 801170c:	4a1e      	ldr	r2, [pc, #120]	@ (8011788 <HAL_TIM_Base_Start+0xf0>)
 801170e:	4293      	cmp	r3, r2
 8011710:	d004      	beq.n	801171c <HAL_TIM_Base_Start+0x84>
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	681b      	ldr	r3, [r3, #0]
 8011716:	4a1d      	ldr	r2, [pc, #116]	@ (801178c <HAL_TIM_Base_Start+0xf4>)
 8011718:	4293      	cmp	r3, r2
 801171a:	d115      	bne.n	8011748 <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	681b      	ldr	r3, [r3, #0]
 8011720:	689a      	ldr	r2, [r3, #8]
 8011722:	4b1b      	ldr	r3, [pc, #108]	@ (8011790 <HAL_TIM_Base_Start+0xf8>)
 8011724:	4013      	ands	r3, r2
 8011726:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011728:	68fb      	ldr	r3, [r7, #12]
 801172a:	2b06      	cmp	r3, #6
 801172c:	d015      	beq.n	801175a <HAL_TIM_Base_Start+0xc2>
 801172e:	68fb      	ldr	r3, [r7, #12]
 8011730:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011734:	d011      	beq.n	801175a <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	681b      	ldr	r3, [r3, #0]
 801173a:	681a      	ldr	r2, [r3, #0]
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	681b      	ldr	r3, [r3, #0]
 8011740:	f042 0201 	orr.w	r2, r2, #1
 8011744:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011746:	e008      	b.n	801175a <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	681a      	ldr	r2, [r3, #0]
 801174e:	687b      	ldr	r3, [r7, #4]
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	f042 0201 	orr.w	r2, r2, #1
 8011756:	601a      	str	r2, [r3, #0]
 8011758:	e000      	b.n	801175c <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801175a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 801175c:	2300      	movs	r3, #0
}
 801175e:	4618      	mov	r0, r3
 8011760:	3714      	adds	r7, #20
 8011762:	46bd      	mov	sp, r7
 8011764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011768:	4770      	bx	lr
 801176a:	bf00      	nop
 801176c:	40010000 	.word	0x40010000
 8011770:	40000400 	.word	0x40000400
 8011774:	40000800 	.word	0x40000800
 8011778:	40000c00 	.word	0x40000c00
 801177c:	40010400 	.word	0x40010400
 8011780:	40001800 	.word	0x40001800
 8011784:	40014000 	.word	0x40014000
 8011788:	4000e000 	.word	0x4000e000
 801178c:	4000e400 	.word	0x4000e400
 8011790:	00010007 	.word	0x00010007

08011794 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8011794:	b480      	push	{r7}
 8011796:	b085      	sub	sp, #20
 8011798:	af00      	add	r7, sp, #0
 801179a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80117a2:	b2db      	uxtb	r3, r3
 80117a4:	2b01      	cmp	r3, #1
 80117a6:	d001      	beq.n	80117ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80117a8:	2301      	movs	r3, #1
 80117aa:	e05e      	b.n	801186a <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80117ac:	687b      	ldr	r3, [r7, #4]
 80117ae:	2202      	movs	r2, #2
 80117b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	681b      	ldr	r3, [r3, #0]
 80117b8:	68da      	ldr	r2, [r3, #12]
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	681b      	ldr	r3, [r3, #0]
 80117be:	f042 0201 	orr.w	r2, r2, #1
 80117c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80117c4:	687b      	ldr	r3, [r7, #4]
 80117c6:	681b      	ldr	r3, [r3, #0]
 80117c8:	4a2b      	ldr	r2, [pc, #172]	@ (8011878 <HAL_TIM_Base_Start_IT+0xe4>)
 80117ca:	4293      	cmp	r3, r2
 80117cc:	d02c      	beq.n	8011828 <HAL_TIM_Base_Start_IT+0x94>
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	681b      	ldr	r3, [r3, #0]
 80117d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80117d6:	d027      	beq.n	8011828 <HAL_TIM_Base_Start_IT+0x94>
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	4a27      	ldr	r2, [pc, #156]	@ (801187c <HAL_TIM_Base_Start_IT+0xe8>)
 80117de:	4293      	cmp	r3, r2
 80117e0:	d022      	beq.n	8011828 <HAL_TIM_Base_Start_IT+0x94>
 80117e2:	687b      	ldr	r3, [r7, #4]
 80117e4:	681b      	ldr	r3, [r3, #0]
 80117e6:	4a26      	ldr	r2, [pc, #152]	@ (8011880 <HAL_TIM_Base_Start_IT+0xec>)
 80117e8:	4293      	cmp	r3, r2
 80117ea:	d01d      	beq.n	8011828 <HAL_TIM_Base_Start_IT+0x94>
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	681b      	ldr	r3, [r3, #0]
 80117f0:	4a24      	ldr	r2, [pc, #144]	@ (8011884 <HAL_TIM_Base_Start_IT+0xf0>)
 80117f2:	4293      	cmp	r3, r2
 80117f4:	d018      	beq.n	8011828 <HAL_TIM_Base_Start_IT+0x94>
 80117f6:	687b      	ldr	r3, [r7, #4]
 80117f8:	681b      	ldr	r3, [r3, #0]
 80117fa:	4a23      	ldr	r2, [pc, #140]	@ (8011888 <HAL_TIM_Base_Start_IT+0xf4>)
 80117fc:	4293      	cmp	r3, r2
 80117fe:	d013      	beq.n	8011828 <HAL_TIM_Base_Start_IT+0x94>
 8011800:	687b      	ldr	r3, [r7, #4]
 8011802:	681b      	ldr	r3, [r3, #0]
 8011804:	4a21      	ldr	r2, [pc, #132]	@ (801188c <HAL_TIM_Base_Start_IT+0xf8>)
 8011806:	4293      	cmp	r3, r2
 8011808:	d00e      	beq.n	8011828 <HAL_TIM_Base_Start_IT+0x94>
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	681b      	ldr	r3, [r3, #0]
 801180e:	4a20      	ldr	r2, [pc, #128]	@ (8011890 <HAL_TIM_Base_Start_IT+0xfc>)
 8011810:	4293      	cmp	r3, r2
 8011812:	d009      	beq.n	8011828 <HAL_TIM_Base_Start_IT+0x94>
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	681b      	ldr	r3, [r3, #0]
 8011818:	4a1e      	ldr	r2, [pc, #120]	@ (8011894 <HAL_TIM_Base_Start_IT+0x100>)
 801181a:	4293      	cmp	r3, r2
 801181c:	d004      	beq.n	8011828 <HAL_TIM_Base_Start_IT+0x94>
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	681b      	ldr	r3, [r3, #0]
 8011822:	4a1d      	ldr	r2, [pc, #116]	@ (8011898 <HAL_TIM_Base_Start_IT+0x104>)
 8011824:	4293      	cmp	r3, r2
 8011826:	d115      	bne.n	8011854 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011828:	687b      	ldr	r3, [r7, #4]
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	689a      	ldr	r2, [r3, #8]
 801182e:	4b1b      	ldr	r3, [pc, #108]	@ (801189c <HAL_TIM_Base_Start_IT+0x108>)
 8011830:	4013      	ands	r3, r2
 8011832:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011834:	68fb      	ldr	r3, [r7, #12]
 8011836:	2b06      	cmp	r3, #6
 8011838:	d015      	beq.n	8011866 <HAL_TIM_Base_Start_IT+0xd2>
 801183a:	68fb      	ldr	r3, [r7, #12]
 801183c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011840:	d011      	beq.n	8011866 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 8011842:	687b      	ldr	r3, [r7, #4]
 8011844:	681b      	ldr	r3, [r3, #0]
 8011846:	681a      	ldr	r2, [r3, #0]
 8011848:	687b      	ldr	r3, [r7, #4]
 801184a:	681b      	ldr	r3, [r3, #0]
 801184c:	f042 0201 	orr.w	r2, r2, #1
 8011850:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011852:	e008      	b.n	8011866 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	681b      	ldr	r3, [r3, #0]
 8011858:	681a      	ldr	r2, [r3, #0]
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	681b      	ldr	r3, [r3, #0]
 801185e:	f042 0201 	orr.w	r2, r2, #1
 8011862:	601a      	str	r2, [r3, #0]
 8011864:	e000      	b.n	8011868 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011866:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8011868:	2300      	movs	r3, #0
}
 801186a:	4618      	mov	r0, r3
 801186c:	3714      	adds	r7, #20
 801186e:	46bd      	mov	sp, r7
 8011870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011874:	4770      	bx	lr
 8011876:	bf00      	nop
 8011878:	40010000 	.word	0x40010000
 801187c:	40000400 	.word	0x40000400
 8011880:	40000800 	.word	0x40000800
 8011884:	40000c00 	.word	0x40000c00
 8011888:	40010400 	.word	0x40010400
 801188c:	40001800 	.word	0x40001800
 8011890:	40014000 	.word	0x40014000
 8011894:	4000e000 	.word	0x4000e000
 8011898:	4000e400 	.word	0x4000e400
 801189c:	00010007 	.word	0x00010007

080118a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80118a0:	b580      	push	{r7, lr}
 80118a2:	b082      	sub	sp, #8
 80118a4:	af00      	add	r7, sp, #0
 80118a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	2b00      	cmp	r3, #0
 80118ac:	d101      	bne.n	80118b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80118ae:	2301      	movs	r3, #1
 80118b0:	e049      	b.n	8011946 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80118b8:	b2db      	uxtb	r3, r3
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d106      	bne.n	80118cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	2200      	movs	r2, #0
 80118c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80118c6:	6878      	ldr	r0, [r7, #4]
 80118c8:	f000 f841 	bl	801194e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80118cc:	687b      	ldr	r3, [r7, #4]
 80118ce:	2202      	movs	r2, #2
 80118d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	681a      	ldr	r2, [r3, #0]
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	3304      	adds	r3, #4
 80118dc:	4619      	mov	r1, r3
 80118de:	4610      	mov	r0, r2
 80118e0:	f001 f848 	bl	8012974 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	2201      	movs	r2, #1
 80118e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	2201      	movs	r2, #1
 80118f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	2201      	movs	r2, #1
 80118f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	2201      	movs	r2, #1
 8011900:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	2201      	movs	r2, #1
 8011908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 801190c:	687b      	ldr	r3, [r7, #4]
 801190e:	2201      	movs	r2, #1
 8011910:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	2201      	movs	r2, #1
 8011918:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801191c:	687b      	ldr	r3, [r7, #4]
 801191e:	2201      	movs	r2, #1
 8011920:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	2201      	movs	r2, #1
 8011928:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	2201      	movs	r2, #1
 8011930:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8011934:	687b      	ldr	r3, [r7, #4]
 8011936:	2201      	movs	r2, #1
 8011938:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	2201      	movs	r2, #1
 8011940:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8011944:	2300      	movs	r3, #0
}
 8011946:	4618      	mov	r0, r3
 8011948:	3708      	adds	r7, #8
 801194a:	46bd      	mov	sp, r7
 801194c:	bd80      	pop	{r7, pc}

0801194e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 801194e:	b480      	push	{r7}
 8011950:	b083      	sub	sp, #12
 8011952:	af00      	add	r7, sp, #0
 8011954:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8011956:	bf00      	nop
 8011958:	370c      	adds	r7, #12
 801195a:	46bd      	mov	sp, r7
 801195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011960:	4770      	bx	lr
	...

08011964 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011964:	b580      	push	{r7, lr}
 8011966:	b084      	sub	sp, #16
 8011968:	af00      	add	r7, sp, #0
 801196a:	6078      	str	r0, [r7, #4]
 801196c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 801196e:	683b      	ldr	r3, [r7, #0]
 8011970:	2b00      	cmp	r3, #0
 8011972:	d109      	bne.n	8011988 <HAL_TIM_PWM_Start+0x24>
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 801197a:	b2db      	uxtb	r3, r3
 801197c:	2b01      	cmp	r3, #1
 801197e:	bf14      	ite	ne
 8011980:	2301      	movne	r3, #1
 8011982:	2300      	moveq	r3, #0
 8011984:	b2db      	uxtb	r3, r3
 8011986:	e03c      	b.n	8011a02 <HAL_TIM_PWM_Start+0x9e>
 8011988:	683b      	ldr	r3, [r7, #0]
 801198a:	2b04      	cmp	r3, #4
 801198c:	d109      	bne.n	80119a2 <HAL_TIM_PWM_Start+0x3e>
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011994:	b2db      	uxtb	r3, r3
 8011996:	2b01      	cmp	r3, #1
 8011998:	bf14      	ite	ne
 801199a:	2301      	movne	r3, #1
 801199c:	2300      	moveq	r3, #0
 801199e:	b2db      	uxtb	r3, r3
 80119a0:	e02f      	b.n	8011a02 <HAL_TIM_PWM_Start+0x9e>
 80119a2:	683b      	ldr	r3, [r7, #0]
 80119a4:	2b08      	cmp	r3, #8
 80119a6:	d109      	bne.n	80119bc <HAL_TIM_PWM_Start+0x58>
 80119a8:	687b      	ldr	r3, [r7, #4]
 80119aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80119ae:	b2db      	uxtb	r3, r3
 80119b0:	2b01      	cmp	r3, #1
 80119b2:	bf14      	ite	ne
 80119b4:	2301      	movne	r3, #1
 80119b6:	2300      	moveq	r3, #0
 80119b8:	b2db      	uxtb	r3, r3
 80119ba:	e022      	b.n	8011a02 <HAL_TIM_PWM_Start+0x9e>
 80119bc:	683b      	ldr	r3, [r7, #0]
 80119be:	2b0c      	cmp	r3, #12
 80119c0:	d109      	bne.n	80119d6 <HAL_TIM_PWM_Start+0x72>
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80119c8:	b2db      	uxtb	r3, r3
 80119ca:	2b01      	cmp	r3, #1
 80119cc:	bf14      	ite	ne
 80119ce:	2301      	movne	r3, #1
 80119d0:	2300      	moveq	r3, #0
 80119d2:	b2db      	uxtb	r3, r3
 80119d4:	e015      	b.n	8011a02 <HAL_TIM_PWM_Start+0x9e>
 80119d6:	683b      	ldr	r3, [r7, #0]
 80119d8:	2b10      	cmp	r3, #16
 80119da:	d109      	bne.n	80119f0 <HAL_TIM_PWM_Start+0x8c>
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80119e2:	b2db      	uxtb	r3, r3
 80119e4:	2b01      	cmp	r3, #1
 80119e6:	bf14      	ite	ne
 80119e8:	2301      	movne	r3, #1
 80119ea:	2300      	moveq	r3, #0
 80119ec:	b2db      	uxtb	r3, r3
 80119ee:	e008      	b.n	8011a02 <HAL_TIM_PWM_Start+0x9e>
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80119f6:	b2db      	uxtb	r3, r3
 80119f8:	2b01      	cmp	r3, #1
 80119fa:	bf14      	ite	ne
 80119fc:	2301      	movne	r3, #1
 80119fe:	2300      	moveq	r3, #0
 8011a00:	b2db      	uxtb	r3, r3
 8011a02:	2b00      	cmp	r3, #0
 8011a04:	d001      	beq.n	8011a0a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8011a06:	2301      	movs	r3, #1
 8011a08:	e0ab      	b.n	8011b62 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011a0a:	683b      	ldr	r3, [r7, #0]
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d104      	bne.n	8011a1a <HAL_TIM_PWM_Start+0xb6>
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	2202      	movs	r2, #2
 8011a14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011a18:	e023      	b.n	8011a62 <HAL_TIM_PWM_Start+0xfe>
 8011a1a:	683b      	ldr	r3, [r7, #0]
 8011a1c:	2b04      	cmp	r3, #4
 8011a1e:	d104      	bne.n	8011a2a <HAL_TIM_PWM_Start+0xc6>
 8011a20:	687b      	ldr	r3, [r7, #4]
 8011a22:	2202      	movs	r2, #2
 8011a24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011a28:	e01b      	b.n	8011a62 <HAL_TIM_PWM_Start+0xfe>
 8011a2a:	683b      	ldr	r3, [r7, #0]
 8011a2c:	2b08      	cmp	r3, #8
 8011a2e:	d104      	bne.n	8011a3a <HAL_TIM_PWM_Start+0xd6>
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	2202      	movs	r2, #2
 8011a34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011a38:	e013      	b.n	8011a62 <HAL_TIM_PWM_Start+0xfe>
 8011a3a:	683b      	ldr	r3, [r7, #0]
 8011a3c:	2b0c      	cmp	r3, #12
 8011a3e:	d104      	bne.n	8011a4a <HAL_TIM_PWM_Start+0xe6>
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	2202      	movs	r2, #2
 8011a44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011a48:	e00b      	b.n	8011a62 <HAL_TIM_PWM_Start+0xfe>
 8011a4a:	683b      	ldr	r3, [r7, #0]
 8011a4c:	2b10      	cmp	r3, #16
 8011a4e:	d104      	bne.n	8011a5a <HAL_TIM_PWM_Start+0xf6>
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	2202      	movs	r2, #2
 8011a54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011a58:	e003      	b.n	8011a62 <HAL_TIM_PWM_Start+0xfe>
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	2202      	movs	r2, #2
 8011a5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	681b      	ldr	r3, [r3, #0]
 8011a66:	2201      	movs	r2, #1
 8011a68:	6839      	ldr	r1, [r7, #0]
 8011a6a:	4618      	mov	r0, r3
 8011a6c:	f001 fba8 	bl	80131c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	681b      	ldr	r3, [r3, #0]
 8011a74:	4a3d      	ldr	r2, [pc, #244]	@ (8011b6c <HAL_TIM_PWM_Start+0x208>)
 8011a76:	4293      	cmp	r3, r2
 8011a78:	d013      	beq.n	8011aa2 <HAL_TIM_PWM_Start+0x13e>
 8011a7a:	687b      	ldr	r3, [r7, #4]
 8011a7c:	681b      	ldr	r3, [r3, #0]
 8011a7e:	4a3c      	ldr	r2, [pc, #240]	@ (8011b70 <HAL_TIM_PWM_Start+0x20c>)
 8011a80:	4293      	cmp	r3, r2
 8011a82:	d00e      	beq.n	8011aa2 <HAL_TIM_PWM_Start+0x13e>
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	681b      	ldr	r3, [r3, #0]
 8011a88:	4a3a      	ldr	r2, [pc, #232]	@ (8011b74 <HAL_TIM_PWM_Start+0x210>)
 8011a8a:	4293      	cmp	r3, r2
 8011a8c:	d009      	beq.n	8011aa2 <HAL_TIM_PWM_Start+0x13e>
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	681b      	ldr	r3, [r3, #0]
 8011a92:	4a39      	ldr	r2, [pc, #228]	@ (8011b78 <HAL_TIM_PWM_Start+0x214>)
 8011a94:	4293      	cmp	r3, r2
 8011a96:	d004      	beq.n	8011aa2 <HAL_TIM_PWM_Start+0x13e>
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	681b      	ldr	r3, [r3, #0]
 8011a9c:	4a37      	ldr	r2, [pc, #220]	@ (8011b7c <HAL_TIM_PWM_Start+0x218>)
 8011a9e:	4293      	cmp	r3, r2
 8011aa0:	d101      	bne.n	8011aa6 <HAL_TIM_PWM_Start+0x142>
 8011aa2:	2301      	movs	r3, #1
 8011aa4:	e000      	b.n	8011aa8 <HAL_TIM_PWM_Start+0x144>
 8011aa6:	2300      	movs	r3, #0
 8011aa8:	2b00      	cmp	r3, #0
 8011aaa:	d007      	beq.n	8011abc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	681b      	ldr	r3, [r3, #0]
 8011ab0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	681b      	ldr	r3, [r3, #0]
 8011ab6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8011aba:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	681b      	ldr	r3, [r3, #0]
 8011ac0:	4a2a      	ldr	r2, [pc, #168]	@ (8011b6c <HAL_TIM_PWM_Start+0x208>)
 8011ac2:	4293      	cmp	r3, r2
 8011ac4:	d02c      	beq.n	8011b20 <HAL_TIM_PWM_Start+0x1bc>
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011ace:	d027      	beq.n	8011b20 <HAL_TIM_PWM_Start+0x1bc>
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	681b      	ldr	r3, [r3, #0]
 8011ad4:	4a2a      	ldr	r2, [pc, #168]	@ (8011b80 <HAL_TIM_PWM_Start+0x21c>)
 8011ad6:	4293      	cmp	r3, r2
 8011ad8:	d022      	beq.n	8011b20 <HAL_TIM_PWM_Start+0x1bc>
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	681b      	ldr	r3, [r3, #0]
 8011ade:	4a29      	ldr	r2, [pc, #164]	@ (8011b84 <HAL_TIM_PWM_Start+0x220>)
 8011ae0:	4293      	cmp	r3, r2
 8011ae2:	d01d      	beq.n	8011b20 <HAL_TIM_PWM_Start+0x1bc>
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	4a27      	ldr	r2, [pc, #156]	@ (8011b88 <HAL_TIM_PWM_Start+0x224>)
 8011aea:	4293      	cmp	r3, r2
 8011aec:	d018      	beq.n	8011b20 <HAL_TIM_PWM_Start+0x1bc>
 8011aee:	687b      	ldr	r3, [r7, #4]
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	4a1f      	ldr	r2, [pc, #124]	@ (8011b70 <HAL_TIM_PWM_Start+0x20c>)
 8011af4:	4293      	cmp	r3, r2
 8011af6:	d013      	beq.n	8011b20 <HAL_TIM_PWM_Start+0x1bc>
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	681b      	ldr	r3, [r3, #0]
 8011afc:	4a23      	ldr	r2, [pc, #140]	@ (8011b8c <HAL_TIM_PWM_Start+0x228>)
 8011afe:	4293      	cmp	r3, r2
 8011b00:	d00e      	beq.n	8011b20 <HAL_TIM_PWM_Start+0x1bc>
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	681b      	ldr	r3, [r3, #0]
 8011b06:	4a1b      	ldr	r2, [pc, #108]	@ (8011b74 <HAL_TIM_PWM_Start+0x210>)
 8011b08:	4293      	cmp	r3, r2
 8011b0a:	d009      	beq.n	8011b20 <HAL_TIM_PWM_Start+0x1bc>
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	681b      	ldr	r3, [r3, #0]
 8011b10:	4a1f      	ldr	r2, [pc, #124]	@ (8011b90 <HAL_TIM_PWM_Start+0x22c>)
 8011b12:	4293      	cmp	r3, r2
 8011b14:	d004      	beq.n	8011b20 <HAL_TIM_PWM_Start+0x1bc>
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	681b      	ldr	r3, [r3, #0]
 8011b1a:	4a1e      	ldr	r2, [pc, #120]	@ (8011b94 <HAL_TIM_PWM_Start+0x230>)
 8011b1c:	4293      	cmp	r3, r2
 8011b1e:	d115      	bne.n	8011b4c <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	681b      	ldr	r3, [r3, #0]
 8011b24:	689a      	ldr	r2, [r3, #8]
 8011b26:	4b1c      	ldr	r3, [pc, #112]	@ (8011b98 <HAL_TIM_PWM_Start+0x234>)
 8011b28:	4013      	ands	r3, r2
 8011b2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011b2c:	68fb      	ldr	r3, [r7, #12]
 8011b2e:	2b06      	cmp	r3, #6
 8011b30:	d015      	beq.n	8011b5e <HAL_TIM_PWM_Start+0x1fa>
 8011b32:	68fb      	ldr	r3, [r7, #12]
 8011b34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8011b38:	d011      	beq.n	8011b5e <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	681a      	ldr	r2, [r3, #0]
 8011b40:	687b      	ldr	r3, [r7, #4]
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	f042 0201 	orr.w	r2, r2, #1
 8011b48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011b4a:	e008      	b.n	8011b5e <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	681b      	ldr	r3, [r3, #0]
 8011b50:	681a      	ldr	r2, [r3, #0]
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	f042 0201 	orr.w	r2, r2, #1
 8011b5a:	601a      	str	r2, [r3, #0]
 8011b5c:	e000      	b.n	8011b60 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8011b5e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8011b60:	2300      	movs	r3, #0
}
 8011b62:	4618      	mov	r0, r3
 8011b64:	3710      	adds	r7, #16
 8011b66:	46bd      	mov	sp, r7
 8011b68:	bd80      	pop	{r7, pc}
 8011b6a:	bf00      	nop
 8011b6c:	40010000 	.word	0x40010000
 8011b70:	40010400 	.word	0x40010400
 8011b74:	40014000 	.word	0x40014000
 8011b78:	40014400 	.word	0x40014400
 8011b7c:	40014800 	.word	0x40014800
 8011b80:	40000400 	.word	0x40000400
 8011b84:	40000800 	.word	0x40000800
 8011b88:	40000c00 	.word	0x40000c00
 8011b8c:	40001800 	.word	0x40001800
 8011b90:	4000e000 	.word	0x4000e000
 8011b94:	4000e400 	.word	0x4000e400
 8011b98:	00010007 	.word	0x00010007

08011b9c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8011b9c:	b580      	push	{r7, lr}
 8011b9e:	b082      	sub	sp, #8
 8011ba0:	af00      	add	r7, sp, #0
 8011ba2:	6078      	str	r0, [r7, #4]
 8011ba4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8011ba6:	687b      	ldr	r3, [r7, #4]
 8011ba8:	681b      	ldr	r3, [r3, #0]
 8011baa:	2200      	movs	r2, #0
 8011bac:	6839      	ldr	r1, [r7, #0]
 8011bae:	4618      	mov	r0, r3
 8011bb0:	f001 fb06 	bl	80131c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	681b      	ldr	r3, [r3, #0]
 8011bb8:	4a3e      	ldr	r2, [pc, #248]	@ (8011cb4 <HAL_TIM_PWM_Stop+0x118>)
 8011bba:	4293      	cmp	r3, r2
 8011bbc:	d013      	beq.n	8011be6 <HAL_TIM_PWM_Stop+0x4a>
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	681b      	ldr	r3, [r3, #0]
 8011bc2:	4a3d      	ldr	r2, [pc, #244]	@ (8011cb8 <HAL_TIM_PWM_Stop+0x11c>)
 8011bc4:	4293      	cmp	r3, r2
 8011bc6:	d00e      	beq.n	8011be6 <HAL_TIM_PWM_Stop+0x4a>
 8011bc8:	687b      	ldr	r3, [r7, #4]
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	4a3b      	ldr	r2, [pc, #236]	@ (8011cbc <HAL_TIM_PWM_Stop+0x120>)
 8011bce:	4293      	cmp	r3, r2
 8011bd0:	d009      	beq.n	8011be6 <HAL_TIM_PWM_Stop+0x4a>
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	681b      	ldr	r3, [r3, #0]
 8011bd6:	4a3a      	ldr	r2, [pc, #232]	@ (8011cc0 <HAL_TIM_PWM_Stop+0x124>)
 8011bd8:	4293      	cmp	r3, r2
 8011bda:	d004      	beq.n	8011be6 <HAL_TIM_PWM_Stop+0x4a>
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	4a38      	ldr	r2, [pc, #224]	@ (8011cc4 <HAL_TIM_PWM_Stop+0x128>)
 8011be2:	4293      	cmp	r3, r2
 8011be4:	d101      	bne.n	8011bea <HAL_TIM_PWM_Stop+0x4e>
 8011be6:	2301      	movs	r3, #1
 8011be8:	e000      	b.n	8011bec <HAL_TIM_PWM_Stop+0x50>
 8011bea:	2300      	movs	r3, #0
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	d017      	beq.n	8011c20 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	681b      	ldr	r3, [r3, #0]
 8011bf4:	6a1a      	ldr	r2, [r3, #32]
 8011bf6:	f241 1311 	movw	r3, #4369	@ 0x1111
 8011bfa:	4013      	ands	r3, r2
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d10f      	bne.n	8011c20 <HAL_TIM_PWM_Stop+0x84>
 8011c00:	687b      	ldr	r3, [r7, #4]
 8011c02:	681b      	ldr	r3, [r3, #0]
 8011c04:	6a1a      	ldr	r2, [r3, #32]
 8011c06:	f240 4344 	movw	r3, #1092	@ 0x444
 8011c0a:	4013      	ands	r3, r2
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d107      	bne.n	8011c20 <HAL_TIM_PWM_Stop+0x84>
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	681b      	ldr	r3, [r3, #0]
 8011c14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	681b      	ldr	r3, [r3, #0]
 8011c1a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8011c1e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	681b      	ldr	r3, [r3, #0]
 8011c24:	6a1a      	ldr	r2, [r3, #32]
 8011c26:	f241 1311 	movw	r3, #4369	@ 0x1111
 8011c2a:	4013      	ands	r3, r2
 8011c2c:	2b00      	cmp	r3, #0
 8011c2e:	d10f      	bne.n	8011c50 <HAL_TIM_PWM_Stop+0xb4>
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	681b      	ldr	r3, [r3, #0]
 8011c34:	6a1a      	ldr	r2, [r3, #32]
 8011c36:	f240 4344 	movw	r3, #1092	@ 0x444
 8011c3a:	4013      	ands	r3, r2
 8011c3c:	2b00      	cmp	r3, #0
 8011c3e:	d107      	bne.n	8011c50 <HAL_TIM_PWM_Stop+0xb4>
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	681b      	ldr	r3, [r3, #0]
 8011c44:	681a      	ldr	r2, [r3, #0]
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	681b      	ldr	r3, [r3, #0]
 8011c4a:	f022 0201 	bic.w	r2, r2, #1
 8011c4e:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8011c50:	683b      	ldr	r3, [r7, #0]
 8011c52:	2b00      	cmp	r3, #0
 8011c54:	d104      	bne.n	8011c60 <HAL_TIM_PWM_Stop+0xc4>
 8011c56:	687b      	ldr	r3, [r7, #4]
 8011c58:	2201      	movs	r2, #1
 8011c5a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011c5e:	e023      	b.n	8011ca8 <HAL_TIM_PWM_Stop+0x10c>
 8011c60:	683b      	ldr	r3, [r7, #0]
 8011c62:	2b04      	cmp	r3, #4
 8011c64:	d104      	bne.n	8011c70 <HAL_TIM_PWM_Stop+0xd4>
 8011c66:	687b      	ldr	r3, [r7, #4]
 8011c68:	2201      	movs	r2, #1
 8011c6a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011c6e:	e01b      	b.n	8011ca8 <HAL_TIM_PWM_Stop+0x10c>
 8011c70:	683b      	ldr	r3, [r7, #0]
 8011c72:	2b08      	cmp	r3, #8
 8011c74:	d104      	bne.n	8011c80 <HAL_TIM_PWM_Stop+0xe4>
 8011c76:	687b      	ldr	r3, [r7, #4]
 8011c78:	2201      	movs	r2, #1
 8011c7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011c7e:	e013      	b.n	8011ca8 <HAL_TIM_PWM_Stop+0x10c>
 8011c80:	683b      	ldr	r3, [r7, #0]
 8011c82:	2b0c      	cmp	r3, #12
 8011c84:	d104      	bne.n	8011c90 <HAL_TIM_PWM_Stop+0xf4>
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	2201      	movs	r2, #1
 8011c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011c8e:	e00b      	b.n	8011ca8 <HAL_TIM_PWM_Stop+0x10c>
 8011c90:	683b      	ldr	r3, [r7, #0]
 8011c92:	2b10      	cmp	r3, #16
 8011c94:	d104      	bne.n	8011ca0 <HAL_TIM_PWM_Stop+0x104>
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	2201      	movs	r2, #1
 8011c9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011c9e:	e003      	b.n	8011ca8 <HAL_TIM_PWM_Stop+0x10c>
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	2201      	movs	r2, #1
 8011ca4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8011ca8:	2300      	movs	r3, #0
}
 8011caa:	4618      	mov	r0, r3
 8011cac:	3708      	adds	r7, #8
 8011cae:	46bd      	mov	sp, r7
 8011cb0:	bd80      	pop	{r7, pc}
 8011cb2:	bf00      	nop
 8011cb4:	40010000 	.word	0x40010000
 8011cb8:	40010400 	.word	0x40010400
 8011cbc:	40014000 	.word	0x40014000
 8011cc0:	40014400 	.word	0x40014400
 8011cc4:	40014800 	.word	0x40014800

08011cc8 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8011cc8:	b580      	push	{r7, lr}
 8011cca:	b086      	sub	sp, #24
 8011ccc:	af00      	add	r7, sp, #0
 8011cce:	60f8      	str	r0, [r7, #12]
 8011cd0:	60b9      	str	r1, [r7, #8]
 8011cd2:	607a      	str	r2, [r7, #4]
 8011cd4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8011cd6:	2300      	movs	r3, #0
 8011cd8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8011cda:	68bb      	ldr	r3, [r7, #8]
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	d109      	bne.n	8011cf4 <HAL_TIM_PWM_Start_DMA+0x2c>
 8011ce0:	68fb      	ldr	r3, [r7, #12]
 8011ce2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011ce6:	b2db      	uxtb	r3, r3
 8011ce8:	2b02      	cmp	r3, #2
 8011cea:	bf0c      	ite	eq
 8011cec:	2301      	moveq	r3, #1
 8011cee:	2300      	movne	r3, #0
 8011cf0:	b2db      	uxtb	r3, r3
 8011cf2:	e03c      	b.n	8011d6e <HAL_TIM_PWM_Start_DMA+0xa6>
 8011cf4:	68bb      	ldr	r3, [r7, #8]
 8011cf6:	2b04      	cmp	r3, #4
 8011cf8:	d109      	bne.n	8011d0e <HAL_TIM_PWM_Start_DMA+0x46>
 8011cfa:	68fb      	ldr	r3, [r7, #12]
 8011cfc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011d00:	b2db      	uxtb	r3, r3
 8011d02:	2b02      	cmp	r3, #2
 8011d04:	bf0c      	ite	eq
 8011d06:	2301      	moveq	r3, #1
 8011d08:	2300      	movne	r3, #0
 8011d0a:	b2db      	uxtb	r3, r3
 8011d0c:	e02f      	b.n	8011d6e <HAL_TIM_PWM_Start_DMA+0xa6>
 8011d0e:	68bb      	ldr	r3, [r7, #8]
 8011d10:	2b08      	cmp	r3, #8
 8011d12:	d109      	bne.n	8011d28 <HAL_TIM_PWM_Start_DMA+0x60>
 8011d14:	68fb      	ldr	r3, [r7, #12]
 8011d16:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011d1a:	b2db      	uxtb	r3, r3
 8011d1c:	2b02      	cmp	r3, #2
 8011d1e:	bf0c      	ite	eq
 8011d20:	2301      	moveq	r3, #1
 8011d22:	2300      	movne	r3, #0
 8011d24:	b2db      	uxtb	r3, r3
 8011d26:	e022      	b.n	8011d6e <HAL_TIM_PWM_Start_DMA+0xa6>
 8011d28:	68bb      	ldr	r3, [r7, #8]
 8011d2a:	2b0c      	cmp	r3, #12
 8011d2c:	d109      	bne.n	8011d42 <HAL_TIM_PWM_Start_DMA+0x7a>
 8011d2e:	68fb      	ldr	r3, [r7, #12]
 8011d30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011d34:	b2db      	uxtb	r3, r3
 8011d36:	2b02      	cmp	r3, #2
 8011d38:	bf0c      	ite	eq
 8011d3a:	2301      	moveq	r3, #1
 8011d3c:	2300      	movne	r3, #0
 8011d3e:	b2db      	uxtb	r3, r3
 8011d40:	e015      	b.n	8011d6e <HAL_TIM_PWM_Start_DMA+0xa6>
 8011d42:	68bb      	ldr	r3, [r7, #8]
 8011d44:	2b10      	cmp	r3, #16
 8011d46:	d109      	bne.n	8011d5c <HAL_TIM_PWM_Start_DMA+0x94>
 8011d48:	68fb      	ldr	r3, [r7, #12]
 8011d4a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011d4e:	b2db      	uxtb	r3, r3
 8011d50:	2b02      	cmp	r3, #2
 8011d52:	bf0c      	ite	eq
 8011d54:	2301      	moveq	r3, #1
 8011d56:	2300      	movne	r3, #0
 8011d58:	b2db      	uxtb	r3, r3
 8011d5a:	e008      	b.n	8011d6e <HAL_TIM_PWM_Start_DMA+0xa6>
 8011d5c:	68fb      	ldr	r3, [r7, #12]
 8011d5e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8011d62:	b2db      	uxtb	r3, r3
 8011d64:	2b02      	cmp	r3, #2
 8011d66:	bf0c      	ite	eq
 8011d68:	2301      	moveq	r3, #1
 8011d6a:	2300      	movne	r3, #0
 8011d6c:	b2db      	uxtb	r3, r3
 8011d6e:	2b00      	cmp	r3, #0
 8011d70:	d001      	beq.n	8011d76 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 8011d72:	2302      	movs	r3, #2
 8011d74:	e1ba      	b.n	80120ec <HAL_TIM_PWM_Start_DMA+0x424>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8011d76:	68bb      	ldr	r3, [r7, #8]
 8011d78:	2b00      	cmp	r3, #0
 8011d7a:	d109      	bne.n	8011d90 <HAL_TIM_PWM_Start_DMA+0xc8>
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8011d82:	b2db      	uxtb	r3, r3
 8011d84:	2b01      	cmp	r3, #1
 8011d86:	bf0c      	ite	eq
 8011d88:	2301      	moveq	r3, #1
 8011d8a:	2300      	movne	r3, #0
 8011d8c:	b2db      	uxtb	r3, r3
 8011d8e:	e03c      	b.n	8011e0a <HAL_TIM_PWM_Start_DMA+0x142>
 8011d90:	68bb      	ldr	r3, [r7, #8]
 8011d92:	2b04      	cmp	r3, #4
 8011d94:	d109      	bne.n	8011daa <HAL_TIM_PWM_Start_DMA+0xe2>
 8011d96:	68fb      	ldr	r3, [r7, #12]
 8011d98:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8011d9c:	b2db      	uxtb	r3, r3
 8011d9e:	2b01      	cmp	r3, #1
 8011da0:	bf0c      	ite	eq
 8011da2:	2301      	moveq	r3, #1
 8011da4:	2300      	movne	r3, #0
 8011da6:	b2db      	uxtb	r3, r3
 8011da8:	e02f      	b.n	8011e0a <HAL_TIM_PWM_Start_DMA+0x142>
 8011daa:	68bb      	ldr	r3, [r7, #8]
 8011dac:	2b08      	cmp	r3, #8
 8011dae:	d109      	bne.n	8011dc4 <HAL_TIM_PWM_Start_DMA+0xfc>
 8011db0:	68fb      	ldr	r3, [r7, #12]
 8011db2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011db6:	b2db      	uxtb	r3, r3
 8011db8:	2b01      	cmp	r3, #1
 8011dba:	bf0c      	ite	eq
 8011dbc:	2301      	moveq	r3, #1
 8011dbe:	2300      	movne	r3, #0
 8011dc0:	b2db      	uxtb	r3, r3
 8011dc2:	e022      	b.n	8011e0a <HAL_TIM_PWM_Start_DMA+0x142>
 8011dc4:	68bb      	ldr	r3, [r7, #8]
 8011dc6:	2b0c      	cmp	r3, #12
 8011dc8:	d109      	bne.n	8011dde <HAL_TIM_PWM_Start_DMA+0x116>
 8011dca:	68fb      	ldr	r3, [r7, #12]
 8011dcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011dd0:	b2db      	uxtb	r3, r3
 8011dd2:	2b01      	cmp	r3, #1
 8011dd4:	bf0c      	ite	eq
 8011dd6:	2301      	moveq	r3, #1
 8011dd8:	2300      	movne	r3, #0
 8011dda:	b2db      	uxtb	r3, r3
 8011ddc:	e015      	b.n	8011e0a <HAL_TIM_PWM_Start_DMA+0x142>
 8011dde:	68bb      	ldr	r3, [r7, #8]
 8011de0:	2b10      	cmp	r3, #16
 8011de2:	d109      	bne.n	8011df8 <HAL_TIM_PWM_Start_DMA+0x130>
 8011de4:	68fb      	ldr	r3, [r7, #12]
 8011de6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011dea:	b2db      	uxtb	r3, r3
 8011dec:	2b01      	cmp	r3, #1
 8011dee:	bf0c      	ite	eq
 8011df0:	2301      	moveq	r3, #1
 8011df2:	2300      	movne	r3, #0
 8011df4:	b2db      	uxtb	r3, r3
 8011df6:	e008      	b.n	8011e0a <HAL_TIM_PWM_Start_DMA+0x142>
 8011df8:	68fb      	ldr	r3, [r7, #12]
 8011dfa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8011dfe:	b2db      	uxtb	r3, r3
 8011e00:	2b01      	cmp	r3, #1
 8011e02:	bf0c      	ite	eq
 8011e04:	2301      	moveq	r3, #1
 8011e06:	2300      	movne	r3, #0
 8011e08:	b2db      	uxtb	r3, r3
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d034      	beq.n	8011e78 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 8011e0e:	687b      	ldr	r3, [r7, #4]
 8011e10:	2b00      	cmp	r3, #0
 8011e12:	d002      	beq.n	8011e1a <HAL_TIM_PWM_Start_DMA+0x152>
 8011e14:	887b      	ldrh	r3, [r7, #2]
 8011e16:	2b00      	cmp	r3, #0
 8011e18:	d101      	bne.n	8011e1e <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8011e1a:	2301      	movs	r3, #1
 8011e1c:	e166      	b.n	80120ec <HAL_TIM_PWM_Start_DMA+0x424>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8011e1e:	68bb      	ldr	r3, [r7, #8]
 8011e20:	2b00      	cmp	r3, #0
 8011e22:	d104      	bne.n	8011e2e <HAL_TIM_PWM_Start_DMA+0x166>
 8011e24:	68fb      	ldr	r3, [r7, #12]
 8011e26:	2202      	movs	r2, #2
 8011e28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8011e2c:	e026      	b.n	8011e7c <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011e2e:	68bb      	ldr	r3, [r7, #8]
 8011e30:	2b04      	cmp	r3, #4
 8011e32:	d104      	bne.n	8011e3e <HAL_TIM_PWM_Start_DMA+0x176>
 8011e34:	68fb      	ldr	r3, [r7, #12]
 8011e36:	2202      	movs	r2, #2
 8011e38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8011e3c:	e01e      	b.n	8011e7c <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011e3e:	68bb      	ldr	r3, [r7, #8]
 8011e40:	2b08      	cmp	r3, #8
 8011e42:	d104      	bne.n	8011e4e <HAL_TIM_PWM_Start_DMA+0x186>
 8011e44:	68fb      	ldr	r3, [r7, #12]
 8011e46:	2202      	movs	r2, #2
 8011e48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8011e4c:	e016      	b.n	8011e7c <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011e4e:	68bb      	ldr	r3, [r7, #8]
 8011e50:	2b0c      	cmp	r3, #12
 8011e52:	d104      	bne.n	8011e5e <HAL_TIM_PWM_Start_DMA+0x196>
 8011e54:	68fb      	ldr	r3, [r7, #12]
 8011e56:	2202      	movs	r2, #2
 8011e58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8011e5c:	e00e      	b.n	8011e7c <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011e5e:	68bb      	ldr	r3, [r7, #8]
 8011e60:	2b10      	cmp	r3, #16
 8011e62:	d104      	bne.n	8011e6e <HAL_TIM_PWM_Start_DMA+0x1a6>
 8011e64:	68fb      	ldr	r3, [r7, #12]
 8011e66:	2202      	movs	r2, #2
 8011e68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8011e6c:	e006      	b.n	8011e7c <HAL_TIM_PWM_Start_DMA+0x1b4>
 8011e6e:	68fb      	ldr	r3, [r7, #12]
 8011e70:	2202      	movs	r2, #2
 8011e72:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8011e76:	e001      	b.n	8011e7c <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8011e78:	2301      	movs	r3, #1
 8011e7a:	e137      	b.n	80120ec <HAL_TIM_PWM_Start_DMA+0x424>
  }

  switch (Channel)
 8011e7c:	68bb      	ldr	r3, [r7, #8]
 8011e7e:	2b0c      	cmp	r3, #12
 8011e80:	f200 80ae 	bhi.w	8011fe0 <HAL_TIM_PWM_Start_DMA+0x318>
 8011e84:	a201      	add	r2, pc, #4	@ (adr r2, 8011e8c <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8011e86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e8a:	bf00      	nop
 8011e8c:	08011ec1 	.word	0x08011ec1
 8011e90:	08011fe1 	.word	0x08011fe1
 8011e94:	08011fe1 	.word	0x08011fe1
 8011e98:	08011fe1 	.word	0x08011fe1
 8011e9c:	08011f09 	.word	0x08011f09
 8011ea0:	08011fe1 	.word	0x08011fe1
 8011ea4:	08011fe1 	.word	0x08011fe1
 8011ea8:	08011fe1 	.word	0x08011fe1
 8011eac:	08011f51 	.word	0x08011f51
 8011eb0:	08011fe1 	.word	0x08011fe1
 8011eb4:	08011fe1 	.word	0x08011fe1
 8011eb8:	08011fe1 	.word	0x08011fe1
 8011ebc:	08011f99 	.word	0x08011f99
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011ec0:	68fb      	ldr	r3, [r7, #12]
 8011ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011ec4:	4a8b      	ldr	r2, [pc, #556]	@ (80120f4 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8011ec6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8011ec8:	68fb      	ldr	r3, [r7, #12]
 8011eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011ecc:	4a8a      	ldr	r2, [pc, #552]	@ (80120f8 <HAL_TIM_PWM_Start_DMA+0x430>)
 8011ece:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8011ed0:	68fb      	ldr	r3, [r7, #12]
 8011ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011ed4:	4a89      	ldr	r2, [pc, #548]	@ (80120fc <HAL_TIM_PWM_Start_DMA+0x434>)
 8011ed6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8011ed8:	68fb      	ldr	r3, [r7, #12]
 8011eda:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8011edc:	6879      	ldr	r1, [r7, #4]
 8011ede:	68fb      	ldr	r3, [r7, #12]
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	3334      	adds	r3, #52	@ 0x34
 8011ee4:	461a      	mov	r2, r3
 8011ee6:	887b      	ldrh	r3, [r7, #2]
 8011ee8:	f7f7 fd72 	bl	80099d0 <HAL_DMA_Start_IT>
 8011eec:	4603      	mov	r3, r0
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d001      	beq.n	8011ef6 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8011ef2:	2301      	movs	r3, #1
 8011ef4:	e0fa      	b.n	80120ec <HAL_TIM_PWM_Start_DMA+0x424>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8011ef6:	68fb      	ldr	r3, [r7, #12]
 8011ef8:	681b      	ldr	r3, [r3, #0]
 8011efa:	68da      	ldr	r2, [r3, #12]
 8011efc:	68fb      	ldr	r3, [r7, #12]
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011f04:	60da      	str	r2, [r3, #12]
      break;
 8011f06:	e06e      	b.n	8011fe6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f0c:	4a79      	ldr	r2, [pc, #484]	@ (80120f4 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8011f0e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8011f10:	68fb      	ldr	r3, [r7, #12]
 8011f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f14:	4a78      	ldr	r2, [pc, #480]	@ (80120f8 <HAL_TIM_PWM_Start_DMA+0x430>)
 8011f16:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8011f18:	68fb      	ldr	r3, [r7, #12]
 8011f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011f1c:	4a77      	ldr	r2, [pc, #476]	@ (80120fc <HAL_TIM_PWM_Start_DMA+0x434>)
 8011f1e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8011f20:	68fb      	ldr	r3, [r7, #12]
 8011f22:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8011f24:	6879      	ldr	r1, [r7, #4]
 8011f26:	68fb      	ldr	r3, [r7, #12]
 8011f28:	681b      	ldr	r3, [r3, #0]
 8011f2a:	3338      	adds	r3, #56	@ 0x38
 8011f2c:	461a      	mov	r2, r3
 8011f2e:	887b      	ldrh	r3, [r7, #2]
 8011f30:	f7f7 fd4e 	bl	80099d0 <HAL_DMA_Start_IT>
 8011f34:	4603      	mov	r3, r0
 8011f36:	2b00      	cmp	r3, #0
 8011f38:	d001      	beq.n	8011f3e <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8011f3a:	2301      	movs	r3, #1
 8011f3c:	e0d6      	b.n	80120ec <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8011f3e:	68fb      	ldr	r3, [r7, #12]
 8011f40:	681b      	ldr	r3, [r3, #0]
 8011f42:	68da      	ldr	r2, [r3, #12]
 8011f44:	68fb      	ldr	r3, [r7, #12]
 8011f46:	681b      	ldr	r3, [r3, #0]
 8011f48:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8011f4c:	60da      	str	r2, [r3, #12]
      break;
 8011f4e:	e04a      	b.n	8011fe6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011f50:	68fb      	ldr	r3, [r7, #12]
 8011f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f54:	4a67      	ldr	r2, [pc, #412]	@ (80120f4 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8011f56:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8011f58:	68fb      	ldr	r3, [r7, #12]
 8011f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f5c:	4a66      	ldr	r2, [pc, #408]	@ (80120f8 <HAL_TIM_PWM_Start_DMA+0x430>)
 8011f5e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8011f60:	68fb      	ldr	r3, [r7, #12]
 8011f62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011f64:	4a65      	ldr	r2, [pc, #404]	@ (80120fc <HAL_TIM_PWM_Start_DMA+0x434>)
 8011f66:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8011f68:	68fb      	ldr	r3, [r7, #12]
 8011f6a:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8011f6c:	6879      	ldr	r1, [r7, #4]
 8011f6e:	68fb      	ldr	r3, [r7, #12]
 8011f70:	681b      	ldr	r3, [r3, #0]
 8011f72:	333c      	adds	r3, #60	@ 0x3c
 8011f74:	461a      	mov	r2, r3
 8011f76:	887b      	ldrh	r3, [r7, #2]
 8011f78:	f7f7 fd2a 	bl	80099d0 <HAL_DMA_Start_IT>
 8011f7c:	4603      	mov	r3, r0
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d001      	beq.n	8011f86 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8011f82:	2301      	movs	r3, #1
 8011f84:	e0b2      	b.n	80120ec <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8011f86:	68fb      	ldr	r3, [r7, #12]
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	68da      	ldr	r2, [r3, #12]
 8011f8c:	68fb      	ldr	r3, [r7, #12]
 8011f8e:	681b      	ldr	r3, [r3, #0]
 8011f90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8011f94:	60da      	str	r2, [r3, #12]
      break;
 8011f96:	e026      	b.n	8011fe6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8011f98:	68fb      	ldr	r3, [r7, #12]
 8011f9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011f9c:	4a55      	ldr	r2, [pc, #340]	@ (80120f4 <HAL_TIM_PWM_Start_DMA+0x42c>)
 8011f9e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8011fa0:	68fb      	ldr	r3, [r7, #12]
 8011fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011fa4:	4a54      	ldr	r2, [pc, #336]	@ (80120f8 <HAL_TIM_PWM_Start_DMA+0x430>)
 8011fa6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8011fa8:	68fb      	ldr	r3, [r7, #12]
 8011faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011fac:	4a53      	ldr	r2, [pc, #332]	@ (80120fc <HAL_TIM_PWM_Start_DMA+0x434>)
 8011fae:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8011fb0:	68fb      	ldr	r3, [r7, #12]
 8011fb2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8011fb4:	6879      	ldr	r1, [r7, #4]
 8011fb6:	68fb      	ldr	r3, [r7, #12]
 8011fb8:	681b      	ldr	r3, [r3, #0]
 8011fba:	3340      	adds	r3, #64	@ 0x40
 8011fbc:	461a      	mov	r2, r3
 8011fbe:	887b      	ldrh	r3, [r7, #2]
 8011fc0:	f7f7 fd06 	bl	80099d0 <HAL_DMA_Start_IT>
 8011fc4:	4603      	mov	r3, r0
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	d001      	beq.n	8011fce <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8011fca:	2301      	movs	r3, #1
 8011fcc:	e08e      	b.n	80120ec <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8011fce:	68fb      	ldr	r3, [r7, #12]
 8011fd0:	681b      	ldr	r3, [r3, #0]
 8011fd2:	68da      	ldr	r2, [r3, #12]
 8011fd4:	68fb      	ldr	r3, [r7, #12]
 8011fd6:	681b      	ldr	r3, [r3, #0]
 8011fd8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8011fdc:	60da      	str	r2, [r3, #12]
      break;
 8011fde:	e002      	b.n	8011fe6 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8011fe0:	2301      	movs	r3, #1
 8011fe2:	75fb      	strb	r3, [r7, #23]
      break;
 8011fe4:	bf00      	nop
  }

  if (status == HAL_OK)
 8011fe6:	7dfb      	ldrb	r3, [r7, #23]
 8011fe8:	2b00      	cmp	r3, #0
 8011fea:	d17e      	bne.n	80120ea <HAL_TIM_PWM_Start_DMA+0x422>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8011fec:	68fb      	ldr	r3, [r7, #12]
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	2201      	movs	r2, #1
 8011ff2:	68b9      	ldr	r1, [r7, #8]
 8011ff4:	4618      	mov	r0, r3
 8011ff6:	f001 f8e3 	bl	80131c0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8011ffa:	68fb      	ldr	r3, [r7, #12]
 8011ffc:	681b      	ldr	r3, [r3, #0]
 8011ffe:	4a40      	ldr	r2, [pc, #256]	@ (8012100 <HAL_TIM_PWM_Start_DMA+0x438>)
 8012000:	4293      	cmp	r3, r2
 8012002:	d013      	beq.n	801202c <HAL_TIM_PWM_Start_DMA+0x364>
 8012004:	68fb      	ldr	r3, [r7, #12]
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	4a3e      	ldr	r2, [pc, #248]	@ (8012104 <HAL_TIM_PWM_Start_DMA+0x43c>)
 801200a:	4293      	cmp	r3, r2
 801200c:	d00e      	beq.n	801202c <HAL_TIM_PWM_Start_DMA+0x364>
 801200e:	68fb      	ldr	r3, [r7, #12]
 8012010:	681b      	ldr	r3, [r3, #0]
 8012012:	4a3d      	ldr	r2, [pc, #244]	@ (8012108 <HAL_TIM_PWM_Start_DMA+0x440>)
 8012014:	4293      	cmp	r3, r2
 8012016:	d009      	beq.n	801202c <HAL_TIM_PWM_Start_DMA+0x364>
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	681b      	ldr	r3, [r3, #0]
 801201c:	4a3b      	ldr	r2, [pc, #236]	@ (801210c <HAL_TIM_PWM_Start_DMA+0x444>)
 801201e:	4293      	cmp	r3, r2
 8012020:	d004      	beq.n	801202c <HAL_TIM_PWM_Start_DMA+0x364>
 8012022:	68fb      	ldr	r3, [r7, #12]
 8012024:	681b      	ldr	r3, [r3, #0]
 8012026:	4a3a      	ldr	r2, [pc, #232]	@ (8012110 <HAL_TIM_PWM_Start_DMA+0x448>)
 8012028:	4293      	cmp	r3, r2
 801202a:	d101      	bne.n	8012030 <HAL_TIM_PWM_Start_DMA+0x368>
 801202c:	2301      	movs	r3, #1
 801202e:	e000      	b.n	8012032 <HAL_TIM_PWM_Start_DMA+0x36a>
 8012030:	2300      	movs	r3, #0
 8012032:	2b00      	cmp	r3, #0
 8012034:	d007      	beq.n	8012046 <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8012036:	68fb      	ldr	r3, [r7, #12]
 8012038:	681b      	ldr	r3, [r3, #0]
 801203a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8012044:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8012046:	68fb      	ldr	r3, [r7, #12]
 8012048:	681b      	ldr	r3, [r3, #0]
 801204a:	4a2d      	ldr	r2, [pc, #180]	@ (8012100 <HAL_TIM_PWM_Start_DMA+0x438>)
 801204c:	4293      	cmp	r3, r2
 801204e:	d02c      	beq.n	80120aa <HAL_TIM_PWM_Start_DMA+0x3e2>
 8012050:	68fb      	ldr	r3, [r7, #12]
 8012052:	681b      	ldr	r3, [r3, #0]
 8012054:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012058:	d027      	beq.n	80120aa <HAL_TIM_PWM_Start_DMA+0x3e2>
 801205a:	68fb      	ldr	r3, [r7, #12]
 801205c:	681b      	ldr	r3, [r3, #0]
 801205e:	4a2d      	ldr	r2, [pc, #180]	@ (8012114 <HAL_TIM_PWM_Start_DMA+0x44c>)
 8012060:	4293      	cmp	r3, r2
 8012062:	d022      	beq.n	80120aa <HAL_TIM_PWM_Start_DMA+0x3e2>
 8012064:	68fb      	ldr	r3, [r7, #12]
 8012066:	681b      	ldr	r3, [r3, #0]
 8012068:	4a2b      	ldr	r2, [pc, #172]	@ (8012118 <HAL_TIM_PWM_Start_DMA+0x450>)
 801206a:	4293      	cmp	r3, r2
 801206c:	d01d      	beq.n	80120aa <HAL_TIM_PWM_Start_DMA+0x3e2>
 801206e:	68fb      	ldr	r3, [r7, #12]
 8012070:	681b      	ldr	r3, [r3, #0]
 8012072:	4a2a      	ldr	r2, [pc, #168]	@ (801211c <HAL_TIM_PWM_Start_DMA+0x454>)
 8012074:	4293      	cmp	r3, r2
 8012076:	d018      	beq.n	80120aa <HAL_TIM_PWM_Start_DMA+0x3e2>
 8012078:	68fb      	ldr	r3, [r7, #12]
 801207a:	681b      	ldr	r3, [r3, #0]
 801207c:	4a21      	ldr	r2, [pc, #132]	@ (8012104 <HAL_TIM_PWM_Start_DMA+0x43c>)
 801207e:	4293      	cmp	r3, r2
 8012080:	d013      	beq.n	80120aa <HAL_TIM_PWM_Start_DMA+0x3e2>
 8012082:	68fb      	ldr	r3, [r7, #12]
 8012084:	681b      	ldr	r3, [r3, #0]
 8012086:	4a26      	ldr	r2, [pc, #152]	@ (8012120 <HAL_TIM_PWM_Start_DMA+0x458>)
 8012088:	4293      	cmp	r3, r2
 801208a:	d00e      	beq.n	80120aa <HAL_TIM_PWM_Start_DMA+0x3e2>
 801208c:	68fb      	ldr	r3, [r7, #12]
 801208e:	681b      	ldr	r3, [r3, #0]
 8012090:	4a1d      	ldr	r2, [pc, #116]	@ (8012108 <HAL_TIM_PWM_Start_DMA+0x440>)
 8012092:	4293      	cmp	r3, r2
 8012094:	d009      	beq.n	80120aa <HAL_TIM_PWM_Start_DMA+0x3e2>
 8012096:	68fb      	ldr	r3, [r7, #12]
 8012098:	681b      	ldr	r3, [r3, #0]
 801209a:	4a22      	ldr	r2, [pc, #136]	@ (8012124 <HAL_TIM_PWM_Start_DMA+0x45c>)
 801209c:	4293      	cmp	r3, r2
 801209e:	d004      	beq.n	80120aa <HAL_TIM_PWM_Start_DMA+0x3e2>
 80120a0:	68fb      	ldr	r3, [r7, #12]
 80120a2:	681b      	ldr	r3, [r3, #0]
 80120a4:	4a20      	ldr	r2, [pc, #128]	@ (8012128 <HAL_TIM_PWM_Start_DMA+0x460>)
 80120a6:	4293      	cmp	r3, r2
 80120a8:	d115      	bne.n	80120d6 <HAL_TIM_PWM_Start_DMA+0x40e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80120aa:	68fb      	ldr	r3, [r7, #12]
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	689a      	ldr	r2, [r3, #8]
 80120b0:	4b1e      	ldr	r3, [pc, #120]	@ (801212c <HAL_TIM_PWM_Start_DMA+0x464>)
 80120b2:	4013      	ands	r3, r2
 80120b4:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80120b6:	693b      	ldr	r3, [r7, #16]
 80120b8:	2b06      	cmp	r3, #6
 80120ba:	d015      	beq.n	80120e8 <HAL_TIM_PWM_Start_DMA+0x420>
 80120bc:	693b      	ldr	r3, [r7, #16]
 80120be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80120c2:	d011      	beq.n	80120e8 <HAL_TIM_PWM_Start_DMA+0x420>
      {
        __HAL_TIM_ENABLE(htim);
 80120c4:	68fb      	ldr	r3, [r7, #12]
 80120c6:	681b      	ldr	r3, [r3, #0]
 80120c8:	681a      	ldr	r2, [r3, #0]
 80120ca:	68fb      	ldr	r3, [r7, #12]
 80120cc:	681b      	ldr	r3, [r3, #0]
 80120ce:	f042 0201 	orr.w	r2, r2, #1
 80120d2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80120d4:	e008      	b.n	80120e8 <HAL_TIM_PWM_Start_DMA+0x420>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80120d6:	68fb      	ldr	r3, [r7, #12]
 80120d8:	681b      	ldr	r3, [r3, #0]
 80120da:	681a      	ldr	r2, [r3, #0]
 80120dc:	68fb      	ldr	r3, [r7, #12]
 80120de:	681b      	ldr	r3, [r3, #0]
 80120e0:	f042 0201 	orr.w	r2, r2, #1
 80120e4:	601a      	str	r2, [r3, #0]
 80120e6:	e000      	b.n	80120ea <HAL_TIM_PWM_Start_DMA+0x422>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80120e8:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80120ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80120ec:	4618      	mov	r0, r3
 80120ee:	3718      	adds	r7, #24
 80120f0:	46bd      	mov	sp, r7
 80120f2:	bd80      	pop	{r7, pc}
 80120f4:	08012863 	.word	0x08012863
 80120f8:	0801290b 	.word	0x0801290b
 80120fc:	080127d1 	.word	0x080127d1
 8012100:	40010000 	.word	0x40010000
 8012104:	40010400 	.word	0x40010400
 8012108:	40014000 	.word	0x40014000
 801210c:	40014400 	.word	0x40014400
 8012110:	40014800 	.word	0x40014800
 8012114:	40000400 	.word	0x40000400
 8012118:	40000800 	.word	0x40000800
 801211c:	40000c00 	.word	0x40000c00
 8012120:	40001800 	.word	0x40001800
 8012124:	4000e000 	.word	0x4000e000
 8012128:	4000e400 	.word	0x4000e400
 801212c:	00010007 	.word	0x00010007

08012130 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8012130:	b580      	push	{r7, lr}
 8012132:	b084      	sub	sp, #16
 8012134:	af00      	add	r7, sp, #0
 8012136:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	681b      	ldr	r3, [r3, #0]
 801213c:	68db      	ldr	r3, [r3, #12]
 801213e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	681b      	ldr	r3, [r3, #0]
 8012144:	691b      	ldr	r3, [r3, #16]
 8012146:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8012148:	68bb      	ldr	r3, [r7, #8]
 801214a:	f003 0302 	and.w	r3, r3, #2
 801214e:	2b00      	cmp	r3, #0
 8012150:	d020      	beq.n	8012194 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8012152:	68fb      	ldr	r3, [r7, #12]
 8012154:	f003 0302 	and.w	r3, r3, #2
 8012158:	2b00      	cmp	r3, #0
 801215a:	d01b      	beq.n	8012194 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 801215c:	687b      	ldr	r3, [r7, #4]
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	f06f 0202 	mvn.w	r2, #2
 8012164:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	2201      	movs	r2, #1
 801216a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 801216c:	687b      	ldr	r3, [r7, #4]
 801216e:	681b      	ldr	r3, [r3, #0]
 8012170:	699b      	ldr	r3, [r3, #24]
 8012172:	f003 0303 	and.w	r3, r3, #3
 8012176:	2b00      	cmp	r3, #0
 8012178:	d003      	beq.n	8012182 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 801217a:	6878      	ldr	r0, [r7, #4]
 801217c:	f000 faf6 	bl	801276c <HAL_TIM_IC_CaptureCallback>
 8012180:	e005      	b.n	801218e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8012182:	6878      	ldr	r0, [r7, #4]
 8012184:	f000 fae8 	bl	8012758 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012188:	6878      	ldr	r0, [r7, #4]
 801218a:	f000 faf9 	bl	8012780 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801218e:	687b      	ldr	r3, [r7, #4]
 8012190:	2200      	movs	r2, #0
 8012192:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8012194:	68bb      	ldr	r3, [r7, #8]
 8012196:	f003 0304 	and.w	r3, r3, #4
 801219a:	2b00      	cmp	r3, #0
 801219c:	d020      	beq.n	80121e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 801219e:	68fb      	ldr	r3, [r7, #12]
 80121a0:	f003 0304 	and.w	r3, r3, #4
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d01b      	beq.n	80121e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80121a8:	687b      	ldr	r3, [r7, #4]
 80121aa:	681b      	ldr	r3, [r3, #0]
 80121ac:	f06f 0204 	mvn.w	r2, #4
 80121b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80121b2:	687b      	ldr	r3, [r7, #4]
 80121b4:	2202      	movs	r2, #2
 80121b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	681b      	ldr	r3, [r3, #0]
 80121bc:	699b      	ldr	r3, [r3, #24]
 80121be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	d003      	beq.n	80121ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80121c6:	6878      	ldr	r0, [r7, #4]
 80121c8:	f000 fad0 	bl	801276c <HAL_TIM_IC_CaptureCallback>
 80121cc:	e005      	b.n	80121da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80121ce:	6878      	ldr	r0, [r7, #4]
 80121d0:	f000 fac2 	bl	8012758 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80121d4:	6878      	ldr	r0, [r7, #4]
 80121d6:	f000 fad3 	bl	8012780 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80121da:	687b      	ldr	r3, [r7, #4]
 80121dc:	2200      	movs	r2, #0
 80121de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80121e0:	68bb      	ldr	r3, [r7, #8]
 80121e2:	f003 0308 	and.w	r3, r3, #8
 80121e6:	2b00      	cmp	r3, #0
 80121e8:	d020      	beq.n	801222c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80121ea:	68fb      	ldr	r3, [r7, #12]
 80121ec:	f003 0308 	and.w	r3, r3, #8
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	d01b      	beq.n	801222c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80121f4:	687b      	ldr	r3, [r7, #4]
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	f06f 0208 	mvn.w	r2, #8
 80121fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80121fe:	687b      	ldr	r3, [r7, #4]
 8012200:	2204      	movs	r2, #4
 8012202:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	681b      	ldr	r3, [r3, #0]
 8012208:	69db      	ldr	r3, [r3, #28]
 801220a:	f003 0303 	and.w	r3, r3, #3
 801220e:	2b00      	cmp	r3, #0
 8012210:	d003      	beq.n	801221a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8012212:	6878      	ldr	r0, [r7, #4]
 8012214:	f000 faaa 	bl	801276c <HAL_TIM_IC_CaptureCallback>
 8012218:	e005      	b.n	8012226 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 801221a:	6878      	ldr	r0, [r7, #4]
 801221c:	f000 fa9c 	bl	8012758 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8012220:	6878      	ldr	r0, [r7, #4]
 8012222:	f000 faad 	bl	8012780 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	2200      	movs	r2, #0
 801222a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 801222c:	68bb      	ldr	r3, [r7, #8]
 801222e:	f003 0310 	and.w	r3, r3, #16
 8012232:	2b00      	cmp	r3, #0
 8012234:	d020      	beq.n	8012278 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8012236:	68fb      	ldr	r3, [r7, #12]
 8012238:	f003 0310 	and.w	r3, r3, #16
 801223c:	2b00      	cmp	r3, #0
 801223e:	d01b      	beq.n	8012278 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	681b      	ldr	r3, [r3, #0]
 8012244:	f06f 0210 	mvn.w	r2, #16
 8012248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801224a:	687b      	ldr	r3, [r7, #4]
 801224c:	2208      	movs	r2, #8
 801224e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	681b      	ldr	r3, [r3, #0]
 8012254:	69db      	ldr	r3, [r3, #28]
 8012256:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 801225a:	2b00      	cmp	r3, #0
 801225c:	d003      	beq.n	8012266 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 801225e:	6878      	ldr	r0, [r7, #4]
 8012260:	f000 fa84 	bl	801276c <HAL_TIM_IC_CaptureCallback>
 8012264:	e005      	b.n	8012272 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8012266:	6878      	ldr	r0, [r7, #4]
 8012268:	f000 fa76 	bl	8012758 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 801226c:	6878      	ldr	r0, [r7, #4]
 801226e:	f000 fa87 	bl	8012780 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	2200      	movs	r2, #0
 8012276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8012278:	68bb      	ldr	r3, [r7, #8]
 801227a:	f003 0301 	and.w	r3, r3, #1
 801227e:	2b00      	cmp	r3, #0
 8012280:	d00c      	beq.n	801229c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	f003 0301 	and.w	r3, r3, #1
 8012288:	2b00      	cmp	r3, #0
 801228a:	d007      	beq.n	801229c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	681b      	ldr	r3, [r3, #0]
 8012290:	f06f 0201 	mvn.w	r2, #1
 8012294:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8012296:	6878      	ldr	r0, [r7, #4]
 8012298:	f7ee ffd0 	bl	800123c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 801229c:	68bb      	ldr	r3, [r7, #8]
 801229e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d104      	bne.n	80122b0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80122a6:	68bb      	ldr	r3, [r7, #8]
 80122a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d00c      	beq.n	80122ca <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80122b0:	68fb      	ldr	r3, [r7, #12]
 80122b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80122b6:	2b00      	cmp	r3, #0
 80122b8:	d007      	beq.n	80122ca <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	681b      	ldr	r3, [r3, #0]
 80122be:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80122c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80122c4:	6878      	ldr	r0, [r7, #4]
 80122c6:	f001 f847 	bl	8013358 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80122ca:	68bb      	ldr	r3, [r7, #8]
 80122cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d00c      	beq.n	80122ee <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80122d4:	68fb      	ldr	r3, [r7, #12]
 80122d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80122da:	2b00      	cmp	r3, #0
 80122dc:	d007      	beq.n	80122ee <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80122de:	687b      	ldr	r3, [r7, #4]
 80122e0:	681b      	ldr	r3, [r3, #0]
 80122e2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80122e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80122e8:	6878      	ldr	r0, [r7, #4]
 80122ea:	f001 f83f 	bl	801336c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80122ee:	68bb      	ldr	r3, [r7, #8]
 80122f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	d00c      	beq.n	8012312 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80122f8:	68fb      	ldr	r3, [r7, #12]
 80122fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80122fe:	2b00      	cmp	r3, #0
 8012300:	d007      	beq.n	8012312 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	681b      	ldr	r3, [r3, #0]
 8012306:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 801230a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 801230c:	6878      	ldr	r0, [r7, #4]
 801230e:	f000 fa4b 	bl	80127a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8012312:	68bb      	ldr	r3, [r7, #8]
 8012314:	f003 0320 	and.w	r3, r3, #32
 8012318:	2b00      	cmp	r3, #0
 801231a:	d00c      	beq.n	8012336 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 801231c:	68fb      	ldr	r3, [r7, #12]
 801231e:	f003 0320 	and.w	r3, r3, #32
 8012322:	2b00      	cmp	r3, #0
 8012324:	d007      	beq.n	8012336 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	f06f 0220 	mvn.w	r2, #32
 801232e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8012330:	6878      	ldr	r0, [r7, #4]
 8012332:	f001 f807 	bl	8013344 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8012336:	bf00      	nop
 8012338:	3710      	adds	r7, #16
 801233a:	46bd      	mov	sp, r7
 801233c:	bd80      	pop	{r7, pc}
	...

08012340 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8012340:	b580      	push	{r7, lr}
 8012342:	b086      	sub	sp, #24
 8012344:	af00      	add	r7, sp, #0
 8012346:	60f8      	str	r0, [r7, #12]
 8012348:	60b9      	str	r1, [r7, #8]
 801234a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801234c:	2300      	movs	r3, #0
 801234e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8012350:	68fb      	ldr	r3, [r7, #12]
 8012352:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8012356:	2b01      	cmp	r3, #1
 8012358:	d101      	bne.n	801235e <HAL_TIM_PWM_ConfigChannel+0x1e>
 801235a:	2302      	movs	r3, #2
 801235c:	e0ff      	b.n	801255e <HAL_TIM_PWM_ConfigChannel+0x21e>
 801235e:	68fb      	ldr	r3, [r7, #12]
 8012360:	2201      	movs	r2, #1
 8012362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	2b14      	cmp	r3, #20
 801236a:	f200 80f0 	bhi.w	801254e <HAL_TIM_PWM_ConfigChannel+0x20e>
 801236e:	a201      	add	r2, pc, #4	@ (adr r2, 8012374 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8012370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012374:	080123c9 	.word	0x080123c9
 8012378:	0801254f 	.word	0x0801254f
 801237c:	0801254f 	.word	0x0801254f
 8012380:	0801254f 	.word	0x0801254f
 8012384:	08012409 	.word	0x08012409
 8012388:	0801254f 	.word	0x0801254f
 801238c:	0801254f 	.word	0x0801254f
 8012390:	0801254f 	.word	0x0801254f
 8012394:	0801244b 	.word	0x0801244b
 8012398:	0801254f 	.word	0x0801254f
 801239c:	0801254f 	.word	0x0801254f
 80123a0:	0801254f 	.word	0x0801254f
 80123a4:	0801248b 	.word	0x0801248b
 80123a8:	0801254f 	.word	0x0801254f
 80123ac:	0801254f 	.word	0x0801254f
 80123b0:	0801254f 	.word	0x0801254f
 80123b4:	080124cd 	.word	0x080124cd
 80123b8:	0801254f 	.word	0x0801254f
 80123bc:	0801254f 	.word	0x0801254f
 80123c0:	0801254f 	.word	0x0801254f
 80123c4:	0801250d 	.word	0x0801250d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80123c8:	68fb      	ldr	r3, [r7, #12]
 80123ca:	681b      	ldr	r3, [r3, #0]
 80123cc:	68b9      	ldr	r1, [r7, #8]
 80123ce:	4618      	mov	r0, r3
 80123d0:	f000 fb82 	bl	8012ad8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80123d4:	68fb      	ldr	r3, [r7, #12]
 80123d6:	681b      	ldr	r3, [r3, #0]
 80123d8:	699a      	ldr	r2, [r3, #24]
 80123da:	68fb      	ldr	r3, [r7, #12]
 80123dc:	681b      	ldr	r3, [r3, #0]
 80123de:	f042 0208 	orr.w	r2, r2, #8
 80123e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80123e4:	68fb      	ldr	r3, [r7, #12]
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	699a      	ldr	r2, [r3, #24]
 80123ea:	68fb      	ldr	r3, [r7, #12]
 80123ec:	681b      	ldr	r3, [r3, #0]
 80123ee:	f022 0204 	bic.w	r2, r2, #4
 80123f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80123f4:	68fb      	ldr	r3, [r7, #12]
 80123f6:	681b      	ldr	r3, [r3, #0]
 80123f8:	6999      	ldr	r1, [r3, #24]
 80123fa:	68bb      	ldr	r3, [r7, #8]
 80123fc:	691a      	ldr	r2, [r3, #16]
 80123fe:	68fb      	ldr	r3, [r7, #12]
 8012400:	681b      	ldr	r3, [r3, #0]
 8012402:	430a      	orrs	r2, r1
 8012404:	619a      	str	r2, [r3, #24]
      break;
 8012406:	e0a5      	b.n	8012554 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8012408:	68fb      	ldr	r3, [r7, #12]
 801240a:	681b      	ldr	r3, [r3, #0]
 801240c:	68b9      	ldr	r1, [r7, #8]
 801240e:	4618      	mov	r0, r3
 8012410:	f000 fbf2 	bl	8012bf8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8012414:	68fb      	ldr	r3, [r7, #12]
 8012416:	681b      	ldr	r3, [r3, #0]
 8012418:	699a      	ldr	r2, [r3, #24]
 801241a:	68fb      	ldr	r3, [r7, #12]
 801241c:	681b      	ldr	r3, [r3, #0]
 801241e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012422:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8012424:	68fb      	ldr	r3, [r7, #12]
 8012426:	681b      	ldr	r3, [r3, #0]
 8012428:	699a      	ldr	r2, [r3, #24]
 801242a:	68fb      	ldr	r3, [r7, #12]
 801242c:	681b      	ldr	r3, [r3, #0]
 801242e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012432:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8012434:	68fb      	ldr	r3, [r7, #12]
 8012436:	681b      	ldr	r3, [r3, #0]
 8012438:	6999      	ldr	r1, [r3, #24]
 801243a:	68bb      	ldr	r3, [r7, #8]
 801243c:	691b      	ldr	r3, [r3, #16]
 801243e:	021a      	lsls	r2, r3, #8
 8012440:	68fb      	ldr	r3, [r7, #12]
 8012442:	681b      	ldr	r3, [r3, #0]
 8012444:	430a      	orrs	r2, r1
 8012446:	619a      	str	r2, [r3, #24]
      break;
 8012448:	e084      	b.n	8012554 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 801244a:	68fb      	ldr	r3, [r7, #12]
 801244c:	681b      	ldr	r3, [r3, #0]
 801244e:	68b9      	ldr	r1, [r7, #8]
 8012450:	4618      	mov	r0, r3
 8012452:	f000 fc5b 	bl	8012d0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8012456:	68fb      	ldr	r3, [r7, #12]
 8012458:	681b      	ldr	r3, [r3, #0]
 801245a:	69da      	ldr	r2, [r3, #28]
 801245c:	68fb      	ldr	r3, [r7, #12]
 801245e:	681b      	ldr	r3, [r3, #0]
 8012460:	f042 0208 	orr.w	r2, r2, #8
 8012464:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8012466:	68fb      	ldr	r3, [r7, #12]
 8012468:	681b      	ldr	r3, [r3, #0]
 801246a:	69da      	ldr	r2, [r3, #28]
 801246c:	68fb      	ldr	r3, [r7, #12]
 801246e:	681b      	ldr	r3, [r3, #0]
 8012470:	f022 0204 	bic.w	r2, r2, #4
 8012474:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8012476:	68fb      	ldr	r3, [r7, #12]
 8012478:	681b      	ldr	r3, [r3, #0]
 801247a:	69d9      	ldr	r1, [r3, #28]
 801247c:	68bb      	ldr	r3, [r7, #8]
 801247e:	691a      	ldr	r2, [r3, #16]
 8012480:	68fb      	ldr	r3, [r7, #12]
 8012482:	681b      	ldr	r3, [r3, #0]
 8012484:	430a      	orrs	r2, r1
 8012486:	61da      	str	r2, [r3, #28]
      break;
 8012488:	e064      	b.n	8012554 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 801248a:	68fb      	ldr	r3, [r7, #12]
 801248c:	681b      	ldr	r3, [r3, #0]
 801248e:	68b9      	ldr	r1, [r7, #8]
 8012490:	4618      	mov	r0, r3
 8012492:	f000 fcc3 	bl	8012e1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8012496:	68fb      	ldr	r3, [r7, #12]
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	69da      	ldr	r2, [r3, #28]
 801249c:	68fb      	ldr	r3, [r7, #12]
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80124a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80124a6:	68fb      	ldr	r3, [r7, #12]
 80124a8:	681b      	ldr	r3, [r3, #0]
 80124aa:	69da      	ldr	r2, [r3, #28]
 80124ac:	68fb      	ldr	r3, [r7, #12]
 80124ae:	681b      	ldr	r3, [r3, #0]
 80124b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80124b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80124b6:	68fb      	ldr	r3, [r7, #12]
 80124b8:	681b      	ldr	r3, [r3, #0]
 80124ba:	69d9      	ldr	r1, [r3, #28]
 80124bc:	68bb      	ldr	r3, [r7, #8]
 80124be:	691b      	ldr	r3, [r3, #16]
 80124c0:	021a      	lsls	r2, r3, #8
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	681b      	ldr	r3, [r3, #0]
 80124c6:	430a      	orrs	r2, r1
 80124c8:	61da      	str	r2, [r3, #28]
      break;
 80124ca:	e043      	b.n	8012554 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80124cc:	68fb      	ldr	r3, [r7, #12]
 80124ce:	681b      	ldr	r3, [r3, #0]
 80124d0:	68b9      	ldr	r1, [r7, #8]
 80124d2:	4618      	mov	r0, r3
 80124d4:	f000 fd0c 	bl	8012ef0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80124d8:	68fb      	ldr	r3, [r7, #12]
 80124da:	681b      	ldr	r3, [r3, #0]
 80124dc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80124de:	68fb      	ldr	r3, [r7, #12]
 80124e0:	681b      	ldr	r3, [r3, #0]
 80124e2:	f042 0208 	orr.w	r2, r2, #8
 80124e6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80124e8:	68fb      	ldr	r3, [r7, #12]
 80124ea:	681b      	ldr	r3, [r3, #0]
 80124ec:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80124ee:	68fb      	ldr	r3, [r7, #12]
 80124f0:	681b      	ldr	r3, [r3, #0]
 80124f2:	f022 0204 	bic.w	r2, r2, #4
 80124f6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80124f8:	68fb      	ldr	r3, [r7, #12]
 80124fa:	681b      	ldr	r3, [r3, #0]
 80124fc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80124fe:	68bb      	ldr	r3, [r7, #8]
 8012500:	691a      	ldr	r2, [r3, #16]
 8012502:	68fb      	ldr	r3, [r7, #12]
 8012504:	681b      	ldr	r3, [r3, #0]
 8012506:	430a      	orrs	r2, r1
 8012508:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801250a:	e023      	b.n	8012554 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 801250c:	68fb      	ldr	r3, [r7, #12]
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	68b9      	ldr	r1, [r7, #8]
 8012512:	4618      	mov	r0, r3
 8012514:	f000 fd50 	bl	8012fb8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8012518:	68fb      	ldr	r3, [r7, #12]
 801251a:	681b      	ldr	r3, [r3, #0]
 801251c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801251e:	68fb      	ldr	r3, [r7, #12]
 8012520:	681b      	ldr	r3, [r3, #0]
 8012522:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8012526:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8012528:	68fb      	ldr	r3, [r7, #12]
 801252a:	681b      	ldr	r3, [r3, #0]
 801252c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801252e:	68fb      	ldr	r3, [r7, #12]
 8012530:	681b      	ldr	r3, [r3, #0]
 8012532:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8012536:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8012538:	68fb      	ldr	r3, [r7, #12]
 801253a:	681b      	ldr	r3, [r3, #0]
 801253c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 801253e:	68bb      	ldr	r3, [r7, #8]
 8012540:	691b      	ldr	r3, [r3, #16]
 8012542:	021a      	lsls	r2, r3, #8
 8012544:	68fb      	ldr	r3, [r7, #12]
 8012546:	681b      	ldr	r3, [r3, #0]
 8012548:	430a      	orrs	r2, r1
 801254a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 801254c:	e002      	b.n	8012554 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 801254e:	2301      	movs	r3, #1
 8012550:	75fb      	strb	r3, [r7, #23]
      break;
 8012552:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8012554:	68fb      	ldr	r3, [r7, #12]
 8012556:	2200      	movs	r2, #0
 8012558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801255c:	7dfb      	ldrb	r3, [r7, #23]
}
 801255e:	4618      	mov	r0, r3
 8012560:	3718      	adds	r7, #24
 8012562:	46bd      	mov	sp, r7
 8012564:	bd80      	pop	{r7, pc}
 8012566:	bf00      	nop

08012568 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8012568:	b580      	push	{r7, lr}
 801256a:	b084      	sub	sp, #16
 801256c:	af00      	add	r7, sp, #0
 801256e:	6078      	str	r0, [r7, #4]
 8012570:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8012572:	2300      	movs	r3, #0
 8012574:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8012576:	687b      	ldr	r3, [r7, #4]
 8012578:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801257c:	2b01      	cmp	r3, #1
 801257e:	d101      	bne.n	8012584 <HAL_TIM_ConfigClockSource+0x1c>
 8012580:	2302      	movs	r3, #2
 8012582:	e0dc      	b.n	801273e <HAL_TIM_ConfigClockSource+0x1d6>
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	2201      	movs	r2, #1
 8012588:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 801258c:	687b      	ldr	r3, [r7, #4]
 801258e:	2202      	movs	r2, #2
 8012590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	681b      	ldr	r3, [r3, #0]
 8012598:	689b      	ldr	r3, [r3, #8]
 801259a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 801259c:	68ba      	ldr	r2, [r7, #8]
 801259e:	4b6a      	ldr	r3, [pc, #424]	@ (8012748 <HAL_TIM_ConfigClockSource+0x1e0>)
 80125a0:	4013      	ands	r3, r2
 80125a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80125a4:	68bb      	ldr	r3, [r7, #8]
 80125a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80125aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80125ac:	687b      	ldr	r3, [r7, #4]
 80125ae:	681b      	ldr	r3, [r3, #0]
 80125b0:	68ba      	ldr	r2, [r7, #8]
 80125b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80125b4:	683b      	ldr	r3, [r7, #0]
 80125b6:	681b      	ldr	r3, [r3, #0]
 80125b8:	4a64      	ldr	r2, [pc, #400]	@ (801274c <HAL_TIM_ConfigClockSource+0x1e4>)
 80125ba:	4293      	cmp	r3, r2
 80125bc:	f000 80a9 	beq.w	8012712 <HAL_TIM_ConfigClockSource+0x1aa>
 80125c0:	4a62      	ldr	r2, [pc, #392]	@ (801274c <HAL_TIM_ConfigClockSource+0x1e4>)
 80125c2:	4293      	cmp	r3, r2
 80125c4:	f200 80ae 	bhi.w	8012724 <HAL_TIM_ConfigClockSource+0x1bc>
 80125c8:	4a61      	ldr	r2, [pc, #388]	@ (8012750 <HAL_TIM_ConfigClockSource+0x1e8>)
 80125ca:	4293      	cmp	r3, r2
 80125cc:	f000 80a1 	beq.w	8012712 <HAL_TIM_ConfigClockSource+0x1aa>
 80125d0:	4a5f      	ldr	r2, [pc, #380]	@ (8012750 <HAL_TIM_ConfigClockSource+0x1e8>)
 80125d2:	4293      	cmp	r3, r2
 80125d4:	f200 80a6 	bhi.w	8012724 <HAL_TIM_ConfigClockSource+0x1bc>
 80125d8:	4a5e      	ldr	r2, [pc, #376]	@ (8012754 <HAL_TIM_ConfigClockSource+0x1ec>)
 80125da:	4293      	cmp	r3, r2
 80125dc:	f000 8099 	beq.w	8012712 <HAL_TIM_ConfigClockSource+0x1aa>
 80125e0:	4a5c      	ldr	r2, [pc, #368]	@ (8012754 <HAL_TIM_ConfigClockSource+0x1ec>)
 80125e2:	4293      	cmp	r3, r2
 80125e4:	f200 809e 	bhi.w	8012724 <HAL_TIM_ConfigClockSource+0x1bc>
 80125e8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80125ec:	f000 8091 	beq.w	8012712 <HAL_TIM_ConfigClockSource+0x1aa>
 80125f0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80125f4:	f200 8096 	bhi.w	8012724 <HAL_TIM_ConfigClockSource+0x1bc>
 80125f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80125fc:	f000 8089 	beq.w	8012712 <HAL_TIM_ConfigClockSource+0x1aa>
 8012600:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012604:	f200 808e 	bhi.w	8012724 <HAL_TIM_ConfigClockSource+0x1bc>
 8012608:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801260c:	d03e      	beq.n	801268c <HAL_TIM_ConfigClockSource+0x124>
 801260e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8012612:	f200 8087 	bhi.w	8012724 <HAL_TIM_ConfigClockSource+0x1bc>
 8012616:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801261a:	f000 8086 	beq.w	801272a <HAL_TIM_ConfigClockSource+0x1c2>
 801261e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8012622:	d87f      	bhi.n	8012724 <HAL_TIM_ConfigClockSource+0x1bc>
 8012624:	2b70      	cmp	r3, #112	@ 0x70
 8012626:	d01a      	beq.n	801265e <HAL_TIM_ConfigClockSource+0xf6>
 8012628:	2b70      	cmp	r3, #112	@ 0x70
 801262a:	d87b      	bhi.n	8012724 <HAL_TIM_ConfigClockSource+0x1bc>
 801262c:	2b60      	cmp	r3, #96	@ 0x60
 801262e:	d050      	beq.n	80126d2 <HAL_TIM_ConfigClockSource+0x16a>
 8012630:	2b60      	cmp	r3, #96	@ 0x60
 8012632:	d877      	bhi.n	8012724 <HAL_TIM_ConfigClockSource+0x1bc>
 8012634:	2b50      	cmp	r3, #80	@ 0x50
 8012636:	d03c      	beq.n	80126b2 <HAL_TIM_ConfigClockSource+0x14a>
 8012638:	2b50      	cmp	r3, #80	@ 0x50
 801263a:	d873      	bhi.n	8012724 <HAL_TIM_ConfigClockSource+0x1bc>
 801263c:	2b40      	cmp	r3, #64	@ 0x40
 801263e:	d058      	beq.n	80126f2 <HAL_TIM_ConfigClockSource+0x18a>
 8012640:	2b40      	cmp	r3, #64	@ 0x40
 8012642:	d86f      	bhi.n	8012724 <HAL_TIM_ConfigClockSource+0x1bc>
 8012644:	2b30      	cmp	r3, #48	@ 0x30
 8012646:	d064      	beq.n	8012712 <HAL_TIM_ConfigClockSource+0x1aa>
 8012648:	2b30      	cmp	r3, #48	@ 0x30
 801264a:	d86b      	bhi.n	8012724 <HAL_TIM_ConfigClockSource+0x1bc>
 801264c:	2b20      	cmp	r3, #32
 801264e:	d060      	beq.n	8012712 <HAL_TIM_ConfigClockSource+0x1aa>
 8012650:	2b20      	cmp	r3, #32
 8012652:	d867      	bhi.n	8012724 <HAL_TIM_ConfigClockSource+0x1bc>
 8012654:	2b00      	cmp	r3, #0
 8012656:	d05c      	beq.n	8012712 <HAL_TIM_ConfigClockSource+0x1aa>
 8012658:	2b10      	cmp	r3, #16
 801265a:	d05a      	beq.n	8012712 <HAL_TIM_ConfigClockSource+0x1aa>
 801265c:	e062      	b.n	8012724 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8012662:	683b      	ldr	r3, [r7, #0]
 8012664:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8012666:	683b      	ldr	r3, [r7, #0]
 8012668:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801266a:	683b      	ldr	r3, [r7, #0]
 801266c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801266e:	f000 fd87 	bl	8013180 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8012672:	687b      	ldr	r3, [r7, #4]
 8012674:	681b      	ldr	r3, [r3, #0]
 8012676:	689b      	ldr	r3, [r3, #8]
 8012678:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801267a:	68bb      	ldr	r3, [r7, #8]
 801267c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8012680:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	681b      	ldr	r3, [r3, #0]
 8012686:	68ba      	ldr	r2, [r7, #8]
 8012688:	609a      	str	r2, [r3, #8]
      break;
 801268a:	e04f      	b.n	801272c <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8012690:	683b      	ldr	r3, [r7, #0]
 8012692:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8012694:	683b      	ldr	r3, [r7, #0]
 8012696:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8012698:	683b      	ldr	r3, [r7, #0]
 801269a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 801269c:	f000 fd70 	bl	8013180 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	681b      	ldr	r3, [r3, #0]
 80126a4:	689a      	ldr	r2, [r3, #8]
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	681b      	ldr	r3, [r3, #0]
 80126aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80126ae:	609a      	str	r2, [r3, #8]
      break;
 80126b0:	e03c      	b.n	801272c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80126b6:	683b      	ldr	r3, [r7, #0]
 80126b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80126ba:	683b      	ldr	r3, [r7, #0]
 80126bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80126be:	461a      	mov	r2, r3
 80126c0:	f000 fce0 	bl	8013084 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	681b      	ldr	r3, [r3, #0]
 80126c8:	2150      	movs	r1, #80	@ 0x50
 80126ca:	4618      	mov	r0, r3
 80126cc:	f000 fd3a 	bl	8013144 <TIM_ITRx_SetConfig>
      break;
 80126d0:	e02c      	b.n	801272c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80126d6:	683b      	ldr	r3, [r7, #0]
 80126d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80126da:	683b      	ldr	r3, [r7, #0]
 80126dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80126de:	461a      	mov	r2, r3
 80126e0:	f000 fcff 	bl	80130e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	681b      	ldr	r3, [r3, #0]
 80126e8:	2160      	movs	r1, #96	@ 0x60
 80126ea:	4618      	mov	r0, r3
 80126ec:	f000 fd2a 	bl	8013144 <TIM_ITRx_SetConfig>
      break;
 80126f0:	e01c      	b.n	801272c <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80126f6:	683b      	ldr	r3, [r7, #0]
 80126f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80126fa:	683b      	ldr	r3, [r7, #0]
 80126fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80126fe:	461a      	mov	r2, r3
 8012700:	f000 fcc0 	bl	8013084 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	2140      	movs	r1, #64	@ 0x40
 801270a:	4618      	mov	r0, r3
 801270c:	f000 fd1a 	bl	8013144 <TIM_ITRx_SetConfig>
      break;
 8012710:	e00c      	b.n	801272c <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	681a      	ldr	r2, [r3, #0]
 8012716:	683b      	ldr	r3, [r7, #0]
 8012718:	681b      	ldr	r3, [r3, #0]
 801271a:	4619      	mov	r1, r3
 801271c:	4610      	mov	r0, r2
 801271e:	f000 fd11 	bl	8013144 <TIM_ITRx_SetConfig>
      break;
 8012722:	e003      	b.n	801272c <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8012724:	2301      	movs	r3, #1
 8012726:	73fb      	strb	r3, [r7, #15]
      break;
 8012728:	e000      	b.n	801272c <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 801272a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	2201      	movs	r2, #1
 8012730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	2200      	movs	r2, #0
 8012738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 801273c:	7bfb      	ldrb	r3, [r7, #15]
}
 801273e:	4618      	mov	r0, r3
 8012740:	3710      	adds	r7, #16
 8012742:	46bd      	mov	sp, r7
 8012744:	bd80      	pop	{r7, pc}
 8012746:	bf00      	nop
 8012748:	ffceff88 	.word	0xffceff88
 801274c:	00100040 	.word	0x00100040
 8012750:	00100030 	.word	0x00100030
 8012754:	00100020 	.word	0x00100020

08012758 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8012758:	b480      	push	{r7}
 801275a:	b083      	sub	sp, #12
 801275c:	af00      	add	r7, sp, #0
 801275e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8012760:	bf00      	nop
 8012762:	370c      	adds	r7, #12
 8012764:	46bd      	mov	sp, r7
 8012766:	f85d 7b04 	ldr.w	r7, [sp], #4
 801276a:	4770      	bx	lr

0801276c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 801276c:	b480      	push	{r7}
 801276e:	b083      	sub	sp, #12
 8012770:	af00      	add	r7, sp, #0
 8012772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8012774:	bf00      	nop
 8012776:	370c      	adds	r7, #12
 8012778:	46bd      	mov	sp, r7
 801277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801277e:	4770      	bx	lr

08012780 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8012780:	b480      	push	{r7}
 8012782:	b083      	sub	sp, #12
 8012784:	af00      	add	r7, sp, #0
 8012786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8012788:	bf00      	nop
 801278a:	370c      	adds	r7, #12
 801278c:	46bd      	mov	sp, r7
 801278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012792:	4770      	bx	lr

08012794 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8012794:	b480      	push	{r7}
 8012796:	b083      	sub	sp, #12
 8012798:	af00      	add	r7, sp, #0
 801279a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 801279c:	bf00      	nop
 801279e:	370c      	adds	r7, #12
 80127a0:	46bd      	mov	sp, r7
 80127a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127a6:	4770      	bx	lr

080127a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80127a8:	b480      	push	{r7}
 80127aa:	b083      	sub	sp, #12
 80127ac:	af00      	add	r7, sp, #0
 80127ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80127b0:	bf00      	nop
 80127b2:	370c      	adds	r7, #12
 80127b4:	46bd      	mov	sp, r7
 80127b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ba:	4770      	bx	lr

080127bc <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80127bc:	b480      	push	{r7}
 80127be:	b083      	sub	sp, #12
 80127c0:	af00      	add	r7, sp, #0
 80127c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80127c4:	bf00      	nop
 80127c6:	370c      	adds	r7, #12
 80127c8:	46bd      	mov	sp, r7
 80127ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ce:	4770      	bx	lr

080127d0 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80127d0:	b580      	push	{r7, lr}
 80127d2:	b084      	sub	sp, #16
 80127d4:	af00      	add	r7, sp, #0
 80127d6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80127dc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80127de:	68fb      	ldr	r3, [r7, #12]
 80127e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80127e2:	687a      	ldr	r2, [r7, #4]
 80127e4:	429a      	cmp	r2, r3
 80127e6:	d107      	bne.n	80127f8 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80127e8:	68fb      	ldr	r3, [r7, #12]
 80127ea:	2201      	movs	r2, #1
 80127ec:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80127ee:	68fb      	ldr	r3, [r7, #12]
 80127f0:	2201      	movs	r2, #1
 80127f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80127f6:	e02a      	b.n	801284e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80127f8:	68fb      	ldr	r3, [r7, #12]
 80127fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80127fc:	687a      	ldr	r2, [r7, #4]
 80127fe:	429a      	cmp	r2, r3
 8012800:	d107      	bne.n	8012812 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012802:	68fb      	ldr	r3, [r7, #12]
 8012804:	2202      	movs	r2, #2
 8012806:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8012808:	68fb      	ldr	r3, [r7, #12]
 801280a:	2201      	movs	r2, #1
 801280c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8012810:	e01d      	b.n	801284e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8012812:	68fb      	ldr	r3, [r7, #12]
 8012814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012816:	687a      	ldr	r2, [r7, #4]
 8012818:	429a      	cmp	r2, r3
 801281a:	d107      	bne.n	801282c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801281c:	68fb      	ldr	r3, [r7, #12]
 801281e:	2204      	movs	r2, #4
 8012820:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8012822:	68fb      	ldr	r3, [r7, #12]
 8012824:	2201      	movs	r2, #1
 8012826:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 801282a:	e010      	b.n	801284e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801282c:	68fb      	ldr	r3, [r7, #12]
 801282e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012830:	687a      	ldr	r2, [r7, #4]
 8012832:	429a      	cmp	r2, r3
 8012834:	d107      	bne.n	8012846 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012836:	68fb      	ldr	r3, [r7, #12]
 8012838:	2208      	movs	r2, #8
 801283a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801283c:	68fb      	ldr	r3, [r7, #12]
 801283e:	2201      	movs	r2, #1
 8012840:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8012844:	e003      	b.n	801284e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8012846:	68fb      	ldr	r3, [r7, #12]
 8012848:	2201      	movs	r2, #1
 801284a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 801284e:	68f8      	ldr	r0, [r7, #12]
 8012850:	f7ff ffb4 	bl	80127bc <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012854:	68fb      	ldr	r3, [r7, #12]
 8012856:	2200      	movs	r2, #0
 8012858:	771a      	strb	r2, [r3, #28]
}
 801285a:	bf00      	nop
 801285c:	3710      	adds	r7, #16
 801285e:	46bd      	mov	sp, r7
 8012860:	bd80      	pop	{r7, pc}

08012862 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8012862:	b580      	push	{r7, lr}
 8012864:	b084      	sub	sp, #16
 8012866:	af00      	add	r7, sp, #0
 8012868:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801286a:	687b      	ldr	r3, [r7, #4]
 801286c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801286e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8012870:	68fb      	ldr	r3, [r7, #12]
 8012872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012874:	687a      	ldr	r2, [r7, #4]
 8012876:	429a      	cmp	r2, r3
 8012878:	d10b      	bne.n	8012892 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801287a:	68fb      	ldr	r3, [r7, #12]
 801287c:	2201      	movs	r2, #1
 801287e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8012880:	687b      	ldr	r3, [r7, #4]
 8012882:	69db      	ldr	r3, [r3, #28]
 8012884:	2b00      	cmp	r3, #0
 8012886:	d136      	bne.n	80128f6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8012888:	68fb      	ldr	r3, [r7, #12]
 801288a:	2201      	movs	r2, #1
 801288c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8012890:	e031      	b.n	80128f6 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8012892:	68fb      	ldr	r3, [r7, #12]
 8012894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012896:	687a      	ldr	r2, [r7, #4]
 8012898:	429a      	cmp	r2, r3
 801289a:	d10b      	bne.n	80128b4 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801289c:	68fb      	ldr	r3, [r7, #12]
 801289e:	2202      	movs	r2, #2
 80128a0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	69db      	ldr	r3, [r3, #28]
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d125      	bne.n	80128f6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80128aa:	68fb      	ldr	r3, [r7, #12]
 80128ac:	2201      	movs	r2, #1
 80128ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80128b2:	e020      	b.n	80128f6 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80128b4:	68fb      	ldr	r3, [r7, #12]
 80128b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80128b8:	687a      	ldr	r2, [r7, #4]
 80128ba:	429a      	cmp	r2, r3
 80128bc:	d10b      	bne.n	80128d6 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80128be:	68fb      	ldr	r3, [r7, #12]
 80128c0:	2204      	movs	r2, #4
 80128c2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	69db      	ldr	r3, [r3, #28]
 80128c8:	2b00      	cmp	r3, #0
 80128ca:	d114      	bne.n	80128f6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80128cc:	68fb      	ldr	r3, [r7, #12]
 80128ce:	2201      	movs	r2, #1
 80128d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80128d4:	e00f      	b.n	80128f6 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80128d6:	68fb      	ldr	r3, [r7, #12]
 80128d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80128da:	687a      	ldr	r2, [r7, #4]
 80128dc:	429a      	cmp	r2, r3
 80128de:	d10a      	bne.n	80128f6 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80128e0:	68fb      	ldr	r3, [r7, #12]
 80128e2:	2208      	movs	r2, #8
 80128e4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	69db      	ldr	r3, [r3, #28]
 80128ea:	2b00      	cmp	r3, #0
 80128ec:	d103      	bne.n	80128f6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80128ee:	68fb      	ldr	r3, [r7, #12]
 80128f0:	2201      	movs	r2, #1
 80128f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80128f6:	68f8      	ldr	r0, [r7, #12]
 80128f8:	f7ff ff42 	bl	8012780 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80128fc:	68fb      	ldr	r3, [r7, #12]
 80128fe:	2200      	movs	r2, #0
 8012900:	771a      	strb	r2, [r3, #28]
}
 8012902:	bf00      	nop
 8012904:	3710      	adds	r7, #16
 8012906:	46bd      	mov	sp, r7
 8012908:	bd80      	pop	{r7, pc}

0801290a <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 801290a:	b580      	push	{r7, lr}
 801290c:	b084      	sub	sp, #16
 801290e:	af00      	add	r7, sp, #0
 8012910:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012916:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8012918:	68fb      	ldr	r3, [r7, #12]
 801291a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801291c:	687a      	ldr	r2, [r7, #4]
 801291e:	429a      	cmp	r2, r3
 8012920:	d103      	bne.n	801292a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8012922:	68fb      	ldr	r3, [r7, #12]
 8012924:	2201      	movs	r2, #1
 8012926:	771a      	strb	r2, [r3, #28]
 8012928:	e019      	b.n	801295e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 801292a:	68fb      	ldr	r3, [r7, #12]
 801292c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801292e:	687a      	ldr	r2, [r7, #4]
 8012930:	429a      	cmp	r2, r3
 8012932:	d103      	bne.n	801293c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8012934:	68fb      	ldr	r3, [r7, #12]
 8012936:	2202      	movs	r2, #2
 8012938:	771a      	strb	r2, [r3, #28]
 801293a:	e010      	b.n	801295e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 801293c:	68fb      	ldr	r3, [r7, #12]
 801293e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012940:	687a      	ldr	r2, [r7, #4]
 8012942:	429a      	cmp	r2, r3
 8012944:	d103      	bne.n	801294e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8012946:	68fb      	ldr	r3, [r7, #12]
 8012948:	2204      	movs	r2, #4
 801294a:	771a      	strb	r2, [r3, #28]
 801294c:	e007      	b.n	801295e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801294e:	68fb      	ldr	r3, [r7, #12]
 8012950:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012952:	687a      	ldr	r2, [r7, #4]
 8012954:	429a      	cmp	r2, r3
 8012956:	d102      	bne.n	801295e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8012958:	68fb      	ldr	r3, [r7, #12]
 801295a:	2208      	movs	r2, #8
 801295c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 801295e:	68f8      	ldr	r0, [r7, #12]
 8012960:	f7ff ff18 	bl	8012794 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8012964:	68fb      	ldr	r3, [r7, #12]
 8012966:	2200      	movs	r2, #0
 8012968:	771a      	strb	r2, [r3, #28]
}
 801296a:	bf00      	nop
 801296c:	3710      	adds	r7, #16
 801296e:	46bd      	mov	sp, r7
 8012970:	bd80      	pop	{r7, pc}
	...

08012974 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8012974:	b480      	push	{r7}
 8012976:	b085      	sub	sp, #20
 8012978:	af00      	add	r7, sp, #0
 801297a:	6078      	str	r0, [r7, #4]
 801297c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	681b      	ldr	r3, [r3, #0]
 8012982:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	4a4a      	ldr	r2, [pc, #296]	@ (8012ab0 <TIM_Base_SetConfig+0x13c>)
 8012988:	4293      	cmp	r3, r2
 801298a:	d013      	beq.n	80129b4 <TIM_Base_SetConfig+0x40>
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012992:	d00f      	beq.n	80129b4 <TIM_Base_SetConfig+0x40>
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	4a47      	ldr	r2, [pc, #284]	@ (8012ab4 <TIM_Base_SetConfig+0x140>)
 8012998:	4293      	cmp	r3, r2
 801299a:	d00b      	beq.n	80129b4 <TIM_Base_SetConfig+0x40>
 801299c:	687b      	ldr	r3, [r7, #4]
 801299e:	4a46      	ldr	r2, [pc, #280]	@ (8012ab8 <TIM_Base_SetConfig+0x144>)
 80129a0:	4293      	cmp	r3, r2
 80129a2:	d007      	beq.n	80129b4 <TIM_Base_SetConfig+0x40>
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	4a45      	ldr	r2, [pc, #276]	@ (8012abc <TIM_Base_SetConfig+0x148>)
 80129a8:	4293      	cmp	r3, r2
 80129aa:	d003      	beq.n	80129b4 <TIM_Base_SetConfig+0x40>
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	4a44      	ldr	r2, [pc, #272]	@ (8012ac0 <TIM_Base_SetConfig+0x14c>)
 80129b0:	4293      	cmp	r3, r2
 80129b2:	d108      	bne.n	80129c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80129b4:	68fb      	ldr	r3, [r7, #12]
 80129b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80129ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80129bc:	683b      	ldr	r3, [r7, #0]
 80129be:	685b      	ldr	r3, [r3, #4]
 80129c0:	68fa      	ldr	r2, [r7, #12]
 80129c2:	4313      	orrs	r3, r2
 80129c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80129c6:	687b      	ldr	r3, [r7, #4]
 80129c8:	4a39      	ldr	r2, [pc, #228]	@ (8012ab0 <TIM_Base_SetConfig+0x13c>)
 80129ca:	4293      	cmp	r3, r2
 80129cc:	d027      	beq.n	8012a1e <TIM_Base_SetConfig+0xaa>
 80129ce:	687b      	ldr	r3, [r7, #4]
 80129d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80129d4:	d023      	beq.n	8012a1e <TIM_Base_SetConfig+0xaa>
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	4a36      	ldr	r2, [pc, #216]	@ (8012ab4 <TIM_Base_SetConfig+0x140>)
 80129da:	4293      	cmp	r3, r2
 80129dc:	d01f      	beq.n	8012a1e <TIM_Base_SetConfig+0xaa>
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	4a35      	ldr	r2, [pc, #212]	@ (8012ab8 <TIM_Base_SetConfig+0x144>)
 80129e2:	4293      	cmp	r3, r2
 80129e4:	d01b      	beq.n	8012a1e <TIM_Base_SetConfig+0xaa>
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	4a34      	ldr	r2, [pc, #208]	@ (8012abc <TIM_Base_SetConfig+0x148>)
 80129ea:	4293      	cmp	r3, r2
 80129ec:	d017      	beq.n	8012a1e <TIM_Base_SetConfig+0xaa>
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	4a33      	ldr	r2, [pc, #204]	@ (8012ac0 <TIM_Base_SetConfig+0x14c>)
 80129f2:	4293      	cmp	r3, r2
 80129f4:	d013      	beq.n	8012a1e <TIM_Base_SetConfig+0xaa>
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	4a32      	ldr	r2, [pc, #200]	@ (8012ac4 <TIM_Base_SetConfig+0x150>)
 80129fa:	4293      	cmp	r3, r2
 80129fc:	d00f      	beq.n	8012a1e <TIM_Base_SetConfig+0xaa>
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	4a31      	ldr	r2, [pc, #196]	@ (8012ac8 <TIM_Base_SetConfig+0x154>)
 8012a02:	4293      	cmp	r3, r2
 8012a04:	d00b      	beq.n	8012a1e <TIM_Base_SetConfig+0xaa>
 8012a06:	687b      	ldr	r3, [r7, #4]
 8012a08:	4a30      	ldr	r2, [pc, #192]	@ (8012acc <TIM_Base_SetConfig+0x158>)
 8012a0a:	4293      	cmp	r3, r2
 8012a0c:	d007      	beq.n	8012a1e <TIM_Base_SetConfig+0xaa>
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	4a2f      	ldr	r2, [pc, #188]	@ (8012ad0 <TIM_Base_SetConfig+0x15c>)
 8012a12:	4293      	cmp	r3, r2
 8012a14:	d003      	beq.n	8012a1e <TIM_Base_SetConfig+0xaa>
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	4a2e      	ldr	r2, [pc, #184]	@ (8012ad4 <TIM_Base_SetConfig+0x160>)
 8012a1a:	4293      	cmp	r3, r2
 8012a1c:	d108      	bne.n	8012a30 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8012a1e:	68fb      	ldr	r3, [r7, #12]
 8012a20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012a24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8012a26:	683b      	ldr	r3, [r7, #0]
 8012a28:	68db      	ldr	r3, [r3, #12]
 8012a2a:	68fa      	ldr	r2, [r7, #12]
 8012a2c:	4313      	orrs	r3, r2
 8012a2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8012a30:	68fb      	ldr	r3, [r7, #12]
 8012a32:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8012a36:	683b      	ldr	r3, [r7, #0]
 8012a38:	695b      	ldr	r3, [r3, #20]
 8012a3a:	4313      	orrs	r3, r2
 8012a3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	68fa      	ldr	r2, [r7, #12]
 8012a42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8012a44:	683b      	ldr	r3, [r7, #0]
 8012a46:	689a      	ldr	r2, [r3, #8]
 8012a48:	687b      	ldr	r3, [r7, #4]
 8012a4a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8012a4c:	683b      	ldr	r3, [r7, #0]
 8012a4e:	681a      	ldr	r2, [r3, #0]
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8012a54:	687b      	ldr	r3, [r7, #4]
 8012a56:	4a16      	ldr	r2, [pc, #88]	@ (8012ab0 <TIM_Base_SetConfig+0x13c>)
 8012a58:	4293      	cmp	r3, r2
 8012a5a:	d00f      	beq.n	8012a7c <TIM_Base_SetConfig+0x108>
 8012a5c:	687b      	ldr	r3, [r7, #4]
 8012a5e:	4a18      	ldr	r2, [pc, #96]	@ (8012ac0 <TIM_Base_SetConfig+0x14c>)
 8012a60:	4293      	cmp	r3, r2
 8012a62:	d00b      	beq.n	8012a7c <TIM_Base_SetConfig+0x108>
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	4a17      	ldr	r2, [pc, #92]	@ (8012ac4 <TIM_Base_SetConfig+0x150>)
 8012a68:	4293      	cmp	r3, r2
 8012a6a:	d007      	beq.n	8012a7c <TIM_Base_SetConfig+0x108>
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	4a16      	ldr	r2, [pc, #88]	@ (8012ac8 <TIM_Base_SetConfig+0x154>)
 8012a70:	4293      	cmp	r3, r2
 8012a72:	d003      	beq.n	8012a7c <TIM_Base_SetConfig+0x108>
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	4a15      	ldr	r2, [pc, #84]	@ (8012acc <TIM_Base_SetConfig+0x158>)
 8012a78:	4293      	cmp	r3, r2
 8012a7a:	d103      	bne.n	8012a84 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8012a7c:	683b      	ldr	r3, [r7, #0]
 8012a7e:	691a      	ldr	r2, [r3, #16]
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8012a84:	687b      	ldr	r3, [r7, #4]
 8012a86:	2201      	movs	r2, #1
 8012a88:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8012a8a:	687b      	ldr	r3, [r7, #4]
 8012a8c:	691b      	ldr	r3, [r3, #16]
 8012a8e:	f003 0301 	and.w	r3, r3, #1
 8012a92:	2b01      	cmp	r3, #1
 8012a94:	d105      	bne.n	8012aa2 <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	691b      	ldr	r3, [r3, #16]
 8012a9a:	f023 0201 	bic.w	r2, r3, #1
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	611a      	str	r2, [r3, #16]
  }
}
 8012aa2:	bf00      	nop
 8012aa4:	3714      	adds	r7, #20
 8012aa6:	46bd      	mov	sp, r7
 8012aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aac:	4770      	bx	lr
 8012aae:	bf00      	nop
 8012ab0:	40010000 	.word	0x40010000
 8012ab4:	40000400 	.word	0x40000400
 8012ab8:	40000800 	.word	0x40000800
 8012abc:	40000c00 	.word	0x40000c00
 8012ac0:	40010400 	.word	0x40010400
 8012ac4:	40014000 	.word	0x40014000
 8012ac8:	40014400 	.word	0x40014400
 8012acc:	40014800 	.word	0x40014800
 8012ad0:	4000e000 	.word	0x4000e000
 8012ad4:	4000e400 	.word	0x4000e400

08012ad8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012ad8:	b480      	push	{r7}
 8012ada:	b087      	sub	sp, #28
 8012adc:	af00      	add	r7, sp, #0
 8012ade:	6078      	str	r0, [r7, #4]
 8012ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012ae2:	687b      	ldr	r3, [r7, #4]
 8012ae4:	6a1b      	ldr	r3, [r3, #32]
 8012ae6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	6a1b      	ldr	r3, [r3, #32]
 8012aec:	f023 0201 	bic.w	r2, r3, #1
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	685b      	ldr	r3, [r3, #4]
 8012af8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012afa:	687b      	ldr	r3, [r7, #4]
 8012afc:	699b      	ldr	r3, [r3, #24]
 8012afe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8012b00:	68fa      	ldr	r2, [r7, #12]
 8012b02:	4b37      	ldr	r3, [pc, #220]	@ (8012be0 <TIM_OC1_SetConfig+0x108>)
 8012b04:	4013      	ands	r3, r2
 8012b06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8012b08:	68fb      	ldr	r3, [r7, #12]
 8012b0a:	f023 0303 	bic.w	r3, r3, #3
 8012b0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012b10:	683b      	ldr	r3, [r7, #0]
 8012b12:	681b      	ldr	r3, [r3, #0]
 8012b14:	68fa      	ldr	r2, [r7, #12]
 8012b16:	4313      	orrs	r3, r2
 8012b18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8012b1a:	697b      	ldr	r3, [r7, #20]
 8012b1c:	f023 0302 	bic.w	r3, r3, #2
 8012b20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8012b22:	683b      	ldr	r3, [r7, #0]
 8012b24:	689b      	ldr	r3, [r3, #8]
 8012b26:	697a      	ldr	r2, [r7, #20]
 8012b28:	4313      	orrs	r3, r2
 8012b2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	4a2d      	ldr	r2, [pc, #180]	@ (8012be4 <TIM_OC1_SetConfig+0x10c>)
 8012b30:	4293      	cmp	r3, r2
 8012b32:	d00f      	beq.n	8012b54 <TIM_OC1_SetConfig+0x7c>
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	4a2c      	ldr	r2, [pc, #176]	@ (8012be8 <TIM_OC1_SetConfig+0x110>)
 8012b38:	4293      	cmp	r3, r2
 8012b3a:	d00b      	beq.n	8012b54 <TIM_OC1_SetConfig+0x7c>
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	4a2b      	ldr	r2, [pc, #172]	@ (8012bec <TIM_OC1_SetConfig+0x114>)
 8012b40:	4293      	cmp	r3, r2
 8012b42:	d007      	beq.n	8012b54 <TIM_OC1_SetConfig+0x7c>
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	4a2a      	ldr	r2, [pc, #168]	@ (8012bf0 <TIM_OC1_SetConfig+0x118>)
 8012b48:	4293      	cmp	r3, r2
 8012b4a:	d003      	beq.n	8012b54 <TIM_OC1_SetConfig+0x7c>
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	4a29      	ldr	r2, [pc, #164]	@ (8012bf4 <TIM_OC1_SetConfig+0x11c>)
 8012b50:	4293      	cmp	r3, r2
 8012b52:	d10c      	bne.n	8012b6e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8012b54:	697b      	ldr	r3, [r7, #20]
 8012b56:	f023 0308 	bic.w	r3, r3, #8
 8012b5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8012b5c:	683b      	ldr	r3, [r7, #0]
 8012b5e:	68db      	ldr	r3, [r3, #12]
 8012b60:	697a      	ldr	r2, [r7, #20]
 8012b62:	4313      	orrs	r3, r2
 8012b64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8012b66:	697b      	ldr	r3, [r7, #20]
 8012b68:	f023 0304 	bic.w	r3, r3, #4
 8012b6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	4a1c      	ldr	r2, [pc, #112]	@ (8012be4 <TIM_OC1_SetConfig+0x10c>)
 8012b72:	4293      	cmp	r3, r2
 8012b74:	d00f      	beq.n	8012b96 <TIM_OC1_SetConfig+0xbe>
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	4a1b      	ldr	r2, [pc, #108]	@ (8012be8 <TIM_OC1_SetConfig+0x110>)
 8012b7a:	4293      	cmp	r3, r2
 8012b7c:	d00b      	beq.n	8012b96 <TIM_OC1_SetConfig+0xbe>
 8012b7e:	687b      	ldr	r3, [r7, #4]
 8012b80:	4a1a      	ldr	r2, [pc, #104]	@ (8012bec <TIM_OC1_SetConfig+0x114>)
 8012b82:	4293      	cmp	r3, r2
 8012b84:	d007      	beq.n	8012b96 <TIM_OC1_SetConfig+0xbe>
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	4a19      	ldr	r2, [pc, #100]	@ (8012bf0 <TIM_OC1_SetConfig+0x118>)
 8012b8a:	4293      	cmp	r3, r2
 8012b8c:	d003      	beq.n	8012b96 <TIM_OC1_SetConfig+0xbe>
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	4a18      	ldr	r2, [pc, #96]	@ (8012bf4 <TIM_OC1_SetConfig+0x11c>)
 8012b92:	4293      	cmp	r3, r2
 8012b94:	d111      	bne.n	8012bba <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8012b96:	693b      	ldr	r3, [r7, #16]
 8012b98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012b9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8012b9e:	693b      	ldr	r3, [r7, #16]
 8012ba0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012ba4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8012ba6:	683b      	ldr	r3, [r7, #0]
 8012ba8:	695b      	ldr	r3, [r3, #20]
 8012baa:	693a      	ldr	r2, [r7, #16]
 8012bac:	4313      	orrs	r3, r2
 8012bae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8012bb0:	683b      	ldr	r3, [r7, #0]
 8012bb2:	699b      	ldr	r3, [r3, #24]
 8012bb4:	693a      	ldr	r2, [r7, #16]
 8012bb6:	4313      	orrs	r3, r2
 8012bb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	693a      	ldr	r2, [r7, #16]
 8012bbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	68fa      	ldr	r2, [r7, #12]
 8012bc4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8012bc6:	683b      	ldr	r3, [r7, #0]
 8012bc8:	685a      	ldr	r2, [r3, #4]
 8012bca:	687b      	ldr	r3, [r7, #4]
 8012bcc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	697a      	ldr	r2, [r7, #20]
 8012bd2:	621a      	str	r2, [r3, #32]
}
 8012bd4:	bf00      	nop
 8012bd6:	371c      	adds	r7, #28
 8012bd8:	46bd      	mov	sp, r7
 8012bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bde:	4770      	bx	lr
 8012be0:	fffeff8f 	.word	0xfffeff8f
 8012be4:	40010000 	.word	0x40010000
 8012be8:	40010400 	.word	0x40010400
 8012bec:	40014000 	.word	0x40014000
 8012bf0:	40014400 	.word	0x40014400
 8012bf4:	40014800 	.word	0x40014800

08012bf8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012bf8:	b480      	push	{r7}
 8012bfa:	b087      	sub	sp, #28
 8012bfc:	af00      	add	r7, sp, #0
 8012bfe:	6078      	str	r0, [r7, #4]
 8012c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012c02:	687b      	ldr	r3, [r7, #4]
 8012c04:	6a1b      	ldr	r3, [r3, #32]
 8012c06:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	6a1b      	ldr	r3, [r3, #32]
 8012c0c:	f023 0210 	bic.w	r2, r3, #16
 8012c10:	687b      	ldr	r3, [r7, #4]
 8012c12:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012c14:	687b      	ldr	r3, [r7, #4]
 8012c16:	685b      	ldr	r3, [r3, #4]
 8012c18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8012c1a:	687b      	ldr	r3, [r7, #4]
 8012c1c:	699b      	ldr	r3, [r3, #24]
 8012c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8012c20:	68fa      	ldr	r2, [r7, #12]
 8012c22:	4b34      	ldr	r3, [pc, #208]	@ (8012cf4 <TIM_OC2_SetConfig+0xfc>)
 8012c24:	4013      	ands	r3, r2
 8012c26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8012c28:	68fb      	ldr	r3, [r7, #12]
 8012c2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012c2e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012c30:	683b      	ldr	r3, [r7, #0]
 8012c32:	681b      	ldr	r3, [r3, #0]
 8012c34:	021b      	lsls	r3, r3, #8
 8012c36:	68fa      	ldr	r2, [r7, #12]
 8012c38:	4313      	orrs	r3, r2
 8012c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8012c3c:	697b      	ldr	r3, [r7, #20]
 8012c3e:	f023 0320 	bic.w	r3, r3, #32
 8012c42:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8012c44:	683b      	ldr	r3, [r7, #0]
 8012c46:	689b      	ldr	r3, [r3, #8]
 8012c48:	011b      	lsls	r3, r3, #4
 8012c4a:	697a      	ldr	r2, [r7, #20]
 8012c4c:	4313      	orrs	r3, r2
 8012c4e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	4a29      	ldr	r2, [pc, #164]	@ (8012cf8 <TIM_OC2_SetConfig+0x100>)
 8012c54:	4293      	cmp	r3, r2
 8012c56:	d003      	beq.n	8012c60 <TIM_OC2_SetConfig+0x68>
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	4a28      	ldr	r2, [pc, #160]	@ (8012cfc <TIM_OC2_SetConfig+0x104>)
 8012c5c:	4293      	cmp	r3, r2
 8012c5e:	d10d      	bne.n	8012c7c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8012c60:	697b      	ldr	r3, [r7, #20]
 8012c62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012c66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8012c68:	683b      	ldr	r3, [r7, #0]
 8012c6a:	68db      	ldr	r3, [r3, #12]
 8012c6c:	011b      	lsls	r3, r3, #4
 8012c6e:	697a      	ldr	r2, [r7, #20]
 8012c70:	4313      	orrs	r3, r2
 8012c72:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8012c74:	697b      	ldr	r3, [r7, #20]
 8012c76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8012c7a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	4a1e      	ldr	r2, [pc, #120]	@ (8012cf8 <TIM_OC2_SetConfig+0x100>)
 8012c80:	4293      	cmp	r3, r2
 8012c82:	d00f      	beq.n	8012ca4 <TIM_OC2_SetConfig+0xac>
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	4a1d      	ldr	r2, [pc, #116]	@ (8012cfc <TIM_OC2_SetConfig+0x104>)
 8012c88:	4293      	cmp	r3, r2
 8012c8a:	d00b      	beq.n	8012ca4 <TIM_OC2_SetConfig+0xac>
 8012c8c:	687b      	ldr	r3, [r7, #4]
 8012c8e:	4a1c      	ldr	r2, [pc, #112]	@ (8012d00 <TIM_OC2_SetConfig+0x108>)
 8012c90:	4293      	cmp	r3, r2
 8012c92:	d007      	beq.n	8012ca4 <TIM_OC2_SetConfig+0xac>
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	4a1b      	ldr	r2, [pc, #108]	@ (8012d04 <TIM_OC2_SetConfig+0x10c>)
 8012c98:	4293      	cmp	r3, r2
 8012c9a:	d003      	beq.n	8012ca4 <TIM_OC2_SetConfig+0xac>
 8012c9c:	687b      	ldr	r3, [r7, #4]
 8012c9e:	4a1a      	ldr	r2, [pc, #104]	@ (8012d08 <TIM_OC2_SetConfig+0x110>)
 8012ca0:	4293      	cmp	r3, r2
 8012ca2:	d113      	bne.n	8012ccc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8012ca4:	693b      	ldr	r3, [r7, #16]
 8012ca6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012caa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8012cac:	693b      	ldr	r3, [r7, #16]
 8012cae:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012cb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8012cb4:	683b      	ldr	r3, [r7, #0]
 8012cb6:	695b      	ldr	r3, [r3, #20]
 8012cb8:	009b      	lsls	r3, r3, #2
 8012cba:	693a      	ldr	r2, [r7, #16]
 8012cbc:	4313      	orrs	r3, r2
 8012cbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8012cc0:	683b      	ldr	r3, [r7, #0]
 8012cc2:	699b      	ldr	r3, [r3, #24]
 8012cc4:	009b      	lsls	r3, r3, #2
 8012cc6:	693a      	ldr	r2, [r7, #16]
 8012cc8:	4313      	orrs	r3, r2
 8012cca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	693a      	ldr	r2, [r7, #16]
 8012cd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8012cd2:	687b      	ldr	r3, [r7, #4]
 8012cd4:	68fa      	ldr	r2, [r7, #12]
 8012cd6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8012cd8:	683b      	ldr	r3, [r7, #0]
 8012cda:	685a      	ldr	r2, [r3, #4]
 8012cdc:	687b      	ldr	r3, [r7, #4]
 8012cde:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012ce0:	687b      	ldr	r3, [r7, #4]
 8012ce2:	697a      	ldr	r2, [r7, #20]
 8012ce4:	621a      	str	r2, [r3, #32]
}
 8012ce6:	bf00      	nop
 8012ce8:	371c      	adds	r7, #28
 8012cea:	46bd      	mov	sp, r7
 8012cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cf0:	4770      	bx	lr
 8012cf2:	bf00      	nop
 8012cf4:	feff8fff 	.word	0xfeff8fff
 8012cf8:	40010000 	.word	0x40010000
 8012cfc:	40010400 	.word	0x40010400
 8012d00:	40014000 	.word	0x40014000
 8012d04:	40014400 	.word	0x40014400
 8012d08:	40014800 	.word	0x40014800

08012d0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012d0c:	b480      	push	{r7}
 8012d0e:	b087      	sub	sp, #28
 8012d10:	af00      	add	r7, sp, #0
 8012d12:	6078      	str	r0, [r7, #4]
 8012d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	6a1b      	ldr	r3, [r3, #32]
 8012d1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	6a1b      	ldr	r3, [r3, #32]
 8012d20:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012d28:	687b      	ldr	r3, [r7, #4]
 8012d2a:	685b      	ldr	r3, [r3, #4]
 8012d2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	69db      	ldr	r3, [r3, #28]
 8012d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8012d34:	68fa      	ldr	r2, [r7, #12]
 8012d36:	4b33      	ldr	r3, [pc, #204]	@ (8012e04 <TIM_OC3_SetConfig+0xf8>)
 8012d38:	4013      	ands	r3, r2
 8012d3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8012d3c:	68fb      	ldr	r3, [r7, #12]
 8012d3e:	f023 0303 	bic.w	r3, r3, #3
 8012d42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012d44:	683b      	ldr	r3, [r7, #0]
 8012d46:	681b      	ldr	r3, [r3, #0]
 8012d48:	68fa      	ldr	r2, [r7, #12]
 8012d4a:	4313      	orrs	r3, r2
 8012d4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8012d4e:	697b      	ldr	r3, [r7, #20]
 8012d50:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8012d54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8012d56:	683b      	ldr	r3, [r7, #0]
 8012d58:	689b      	ldr	r3, [r3, #8]
 8012d5a:	021b      	lsls	r3, r3, #8
 8012d5c:	697a      	ldr	r2, [r7, #20]
 8012d5e:	4313      	orrs	r3, r2
 8012d60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8012d62:	687b      	ldr	r3, [r7, #4]
 8012d64:	4a28      	ldr	r2, [pc, #160]	@ (8012e08 <TIM_OC3_SetConfig+0xfc>)
 8012d66:	4293      	cmp	r3, r2
 8012d68:	d003      	beq.n	8012d72 <TIM_OC3_SetConfig+0x66>
 8012d6a:	687b      	ldr	r3, [r7, #4]
 8012d6c:	4a27      	ldr	r2, [pc, #156]	@ (8012e0c <TIM_OC3_SetConfig+0x100>)
 8012d6e:	4293      	cmp	r3, r2
 8012d70:	d10d      	bne.n	8012d8e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8012d72:	697b      	ldr	r3, [r7, #20]
 8012d74:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8012d78:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8012d7a:	683b      	ldr	r3, [r7, #0]
 8012d7c:	68db      	ldr	r3, [r3, #12]
 8012d7e:	021b      	lsls	r3, r3, #8
 8012d80:	697a      	ldr	r2, [r7, #20]
 8012d82:	4313      	orrs	r3, r2
 8012d84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8012d86:	697b      	ldr	r3, [r7, #20]
 8012d88:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8012d8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012d8e:	687b      	ldr	r3, [r7, #4]
 8012d90:	4a1d      	ldr	r2, [pc, #116]	@ (8012e08 <TIM_OC3_SetConfig+0xfc>)
 8012d92:	4293      	cmp	r3, r2
 8012d94:	d00f      	beq.n	8012db6 <TIM_OC3_SetConfig+0xaa>
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	4a1c      	ldr	r2, [pc, #112]	@ (8012e0c <TIM_OC3_SetConfig+0x100>)
 8012d9a:	4293      	cmp	r3, r2
 8012d9c:	d00b      	beq.n	8012db6 <TIM_OC3_SetConfig+0xaa>
 8012d9e:	687b      	ldr	r3, [r7, #4]
 8012da0:	4a1b      	ldr	r2, [pc, #108]	@ (8012e10 <TIM_OC3_SetConfig+0x104>)
 8012da2:	4293      	cmp	r3, r2
 8012da4:	d007      	beq.n	8012db6 <TIM_OC3_SetConfig+0xaa>
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	4a1a      	ldr	r2, [pc, #104]	@ (8012e14 <TIM_OC3_SetConfig+0x108>)
 8012daa:	4293      	cmp	r3, r2
 8012dac:	d003      	beq.n	8012db6 <TIM_OC3_SetConfig+0xaa>
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	4a19      	ldr	r2, [pc, #100]	@ (8012e18 <TIM_OC3_SetConfig+0x10c>)
 8012db2:	4293      	cmp	r3, r2
 8012db4:	d113      	bne.n	8012dde <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8012db6:	693b      	ldr	r3, [r7, #16]
 8012db8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012dbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8012dbe:	693b      	ldr	r3, [r7, #16]
 8012dc0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012dc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8012dc6:	683b      	ldr	r3, [r7, #0]
 8012dc8:	695b      	ldr	r3, [r3, #20]
 8012dca:	011b      	lsls	r3, r3, #4
 8012dcc:	693a      	ldr	r2, [r7, #16]
 8012dce:	4313      	orrs	r3, r2
 8012dd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8012dd2:	683b      	ldr	r3, [r7, #0]
 8012dd4:	699b      	ldr	r3, [r3, #24]
 8012dd6:	011b      	lsls	r3, r3, #4
 8012dd8:	693a      	ldr	r2, [r7, #16]
 8012dda:	4313      	orrs	r3, r2
 8012ddc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012dde:	687b      	ldr	r3, [r7, #4]
 8012de0:	693a      	ldr	r2, [r7, #16]
 8012de2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	68fa      	ldr	r2, [r7, #12]
 8012de8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8012dea:	683b      	ldr	r3, [r7, #0]
 8012dec:	685a      	ldr	r2, [r3, #4]
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012df2:	687b      	ldr	r3, [r7, #4]
 8012df4:	697a      	ldr	r2, [r7, #20]
 8012df6:	621a      	str	r2, [r3, #32]
}
 8012df8:	bf00      	nop
 8012dfa:	371c      	adds	r7, #28
 8012dfc:	46bd      	mov	sp, r7
 8012dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e02:	4770      	bx	lr
 8012e04:	fffeff8f 	.word	0xfffeff8f
 8012e08:	40010000 	.word	0x40010000
 8012e0c:	40010400 	.word	0x40010400
 8012e10:	40014000 	.word	0x40014000
 8012e14:	40014400 	.word	0x40014400
 8012e18:	40014800 	.word	0x40014800

08012e1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8012e1c:	b480      	push	{r7}
 8012e1e:	b087      	sub	sp, #28
 8012e20:	af00      	add	r7, sp, #0
 8012e22:	6078      	str	r0, [r7, #4]
 8012e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	6a1b      	ldr	r3, [r3, #32]
 8012e2a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	6a1b      	ldr	r3, [r3, #32]
 8012e30:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	685b      	ldr	r3, [r3, #4]
 8012e3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8012e3e:	687b      	ldr	r3, [r7, #4]
 8012e40:	69db      	ldr	r3, [r3, #28]
 8012e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8012e44:	68fa      	ldr	r2, [r7, #12]
 8012e46:	4b24      	ldr	r3, [pc, #144]	@ (8012ed8 <TIM_OC4_SetConfig+0xbc>)
 8012e48:	4013      	ands	r3, r2
 8012e4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8012e4c:	68fb      	ldr	r3, [r7, #12]
 8012e4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8012e52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012e54:	683b      	ldr	r3, [r7, #0]
 8012e56:	681b      	ldr	r3, [r3, #0]
 8012e58:	021b      	lsls	r3, r3, #8
 8012e5a:	68fa      	ldr	r2, [r7, #12]
 8012e5c:	4313      	orrs	r3, r2
 8012e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8012e60:	693b      	ldr	r3, [r7, #16]
 8012e62:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8012e66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8012e68:	683b      	ldr	r3, [r7, #0]
 8012e6a:	689b      	ldr	r3, [r3, #8]
 8012e6c:	031b      	lsls	r3, r3, #12
 8012e6e:	693a      	ldr	r2, [r7, #16]
 8012e70:	4313      	orrs	r3, r2
 8012e72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	4a19      	ldr	r2, [pc, #100]	@ (8012edc <TIM_OC4_SetConfig+0xc0>)
 8012e78:	4293      	cmp	r3, r2
 8012e7a:	d00f      	beq.n	8012e9c <TIM_OC4_SetConfig+0x80>
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	4a18      	ldr	r2, [pc, #96]	@ (8012ee0 <TIM_OC4_SetConfig+0xc4>)
 8012e80:	4293      	cmp	r3, r2
 8012e82:	d00b      	beq.n	8012e9c <TIM_OC4_SetConfig+0x80>
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	4a17      	ldr	r2, [pc, #92]	@ (8012ee4 <TIM_OC4_SetConfig+0xc8>)
 8012e88:	4293      	cmp	r3, r2
 8012e8a:	d007      	beq.n	8012e9c <TIM_OC4_SetConfig+0x80>
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	4a16      	ldr	r2, [pc, #88]	@ (8012ee8 <TIM_OC4_SetConfig+0xcc>)
 8012e90:	4293      	cmp	r3, r2
 8012e92:	d003      	beq.n	8012e9c <TIM_OC4_SetConfig+0x80>
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	4a15      	ldr	r2, [pc, #84]	@ (8012eec <TIM_OC4_SetConfig+0xd0>)
 8012e98:	4293      	cmp	r3, r2
 8012e9a:	d109      	bne.n	8012eb0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8012e9c:	697b      	ldr	r3, [r7, #20]
 8012e9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8012ea2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8012ea4:	683b      	ldr	r3, [r7, #0]
 8012ea6:	695b      	ldr	r3, [r3, #20]
 8012ea8:	019b      	lsls	r3, r3, #6
 8012eaa:	697a      	ldr	r2, [r7, #20]
 8012eac:	4313      	orrs	r3, r2
 8012eae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	697a      	ldr	r2, [r7, #20]
 8012eb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8012eb6:	687b      	ldr	r3, [r7, #4]
 8012eb8:	68fa      	ldr	r2, [r7, #12]
 8012eba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8012ebc:	683b      	ldr	r3, [r7, #0]
 8012ebe:	685a      	ldr	r2, [r3, #4]
 8012ec0:	687b      	ldr	r3, [r7, #4]
 8012ec2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012ec4:	687b      	ldr	r3, [r7, #4]
 8012ec6:	693a      	ldr	r2, [r7, #16]
 8012ec8:	621a      	str	r2, [r3, #32]
}
 8012eca:	bf00      	nop
 8012ecc:	371c      	adds	r7, #28
 8012ece:	46bd      	mov	sp, r7
 8012ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ed4:	4770      	bx	lr
 8012ed6:	bf00      	nop
 8012ed8:	feff8fff 	.word	0xfeff8fff
 8012edc:	40010000 	.word	0x40010000
 8012ee0:	40010400 	.word	0x40010400
 8012ee4:	40014000 	.word	0x40014000
 8012ee8:	40014400 	.word	0x40014400
 8012eec:	40014800 	.word	0x40014800

08012ef0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8012ef0:	b480      	push	{r7}
 8012ef2:	b087      	sub	sp, #28
 8012ef4:	af00      	add	r7, sp, #0
 8012ef6:	6078      	str	r0, [r7, #4]
 8012ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012efa:	687b      	ldr	r3, [r7, #4]
 8012efc:	6a1b      	ldr	r3, [r3, #32]
 8012efe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	6a1b      	ldr	r3, [r3, #32]
 8012f04:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012f0c:	687b      	ldr	r3, [r7, #4]
 8012f0e:	685b      	ldr	r3, [r3, #4]
 8012f10:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8012f18:	68fa      	ldr	r2, [r7, #12]
 8012f1a:	4b21      	ldr	r3, [pc, #132]	@ (8012fa0 <TIM_OC5_SetConfig+0xb0>)
 8012f1c:	4013      	ands	r3, r2
 8012f1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8012f20:	683b      	ldr	r3, [r7, #0]
 8012f22:	681b      	ldr	r3, [r3, #0]
 8012f24:	68fa      	ldr	r2, [r7, #12]
 8012f26:	4313      	orrs	r3, r2
 8012f28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8012f2a:	693b      	ldr	r3, [r7, #16]
 8012f2c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8012f30:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8012f32:	683b      	ldr	r3, [r7, #0]
 8012f34:	689b      	ldr	r3, [r3, #8]
 8012f36:	041b      	lsls	r3, r3, #16
 8012f38:	693a      	ldr	r2, [r7, #16]
 8012f3a:	4313      	orrs	r3, r2
 8012f3c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	4a18      	ldr	r2, [pc, #96]	@ (8012fa4 <TIM_OC5_SetConfig+0xb4>)
 8012f42:	4293      	cmp	r3, r2
 8012f44:	d00f      	beq.n	8012f66 <TIM_OC5_SetConfig+0x76>
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	4a17      	ldr	r2, [pc, #92]	@ (8012fa8 <TIM_OC5_SetConfig+0xb8>)
 8012f4a:	4293      	cmp	r3, r2
 8012f4c:	d00b      	beq.n	8012f66 <TIM_OC5_SetConfig+0x76>
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	4a16      	ldr	r2, [pc, #88]	@ (8012fac <TIM_OC5_SetConfig+0xbc>)
 8012f52:	4293      	cmp	r3, r2
 8012f54:	d007      	beq.n	8012f66 <TIM_OC5_SetConfig+0x76>
 8012f56:	687b      	ldr	r3, [r7, #4]
 8012f58:	4a15      	ldr	r2, [pc, #84]	@ (8012fb0 <TIM_OC5_SetConfig+0xc0>)
 8012f5a:	4293      	cmp	r3, r2
 8012f5c:	d003      	beq.n	8012f66 <TIM_OC5_SetConfig+0x76>
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	4a14      	ldr	r2, [pc, #80]	@ (8012fb4 <TIM_OC5_SetConfig+0xc4>)
 8012f62:	4293      	cmp	r3, r2
 8012f64:	d109      	bne.n	8012f7a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8012f66:	697b      	ldr	r3, [r7, #20]
 8012f68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8012f6c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8012f6e:	683b      	ldr	r3, [r7, #0]
 8012f70:	695b      	ldr	r3, [r3, #20]
 8012f72:	021b      	lsls	r3, r3, #8
 8012f74:	697a      	ldr	r2, [r7, #20]
 8012f76:	4313      	orrs	r3, r2
 8012f78:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8012f7a:	687b      	ldr	r3, [r7, #4]
 8012f7c:	697a      	ldr	r2, [r7, #20]
 8012f7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8012f80:	687b      	ldr	r3, [r7, #4]
 8012f82:	68fa      	ldr	r2, [r7, #12]
 8012f84:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8012f86:	683b      	ldr	r3, [r7, #0]
 8012f88:	685a      	ldr	r2, [r3, #4]
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	693a      	ldr	r2, [r7, #16]
 8012f92:	621a      	str	r2, [r3, #32]
}
 8012f94:	bf00      	nop
 8012f96:	371c      	adds	r7, #28
 8012f98:	46bd      	mov	sp, r7
 8012f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f9e:	4770      	bx	lr
 8012fa0:	fffeff8f 	.word	0xfffeff8f
 8012fa4:	40010000 	.word	0x40010000
 8012fa8:	40010400 	.word	0x40010400
 8012fac:	40014000 	.word	0x40014000
 8012fb0:	40014400 	.word	0x40014400
 8012fb4:	40014800 	.word	0x40014800

08012fb8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8012fb8:	b480      	push	{r7}
 8012fba:	b087      	sub	sp, #28
 8012fbc:	af00      	add	r7, sp, #0
 8012fbe:	6078      	str	r0, [r7, #4]
 8012fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	6a1b      	ldr	r3, [r3, #32]
 8012fc6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8012fc8:	687b      	ldr	r3, [r7, #4]
 8012fca:	6a1b      	ldr	r3, [r3, #32]
 8012fcc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8012fd0:	687b      	ldr	r3, [r7, #4]
 8012fd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	685b      	ldr	r3, [r3, #4]
 8012fd8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8012fe0:	68fa      	ldr	r2, [r7, #12]
 8012fe2:	4b22      	ldr	r3, [pc, #136]	@ (801306c <TIM_OC6_SetConfig+0xb4>)
 8012fe4:	4013      	ands	r3, r2
 8012fe6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8012fe8:	683b      	ldr	r3, [r7, #0]
 8012fea:	681b      	ldr	r3, [r3, #0]
 8012fec:	021b      	lsls	r3, r3, #8
 8012fee:	68fa      	ldr	r2, [r7, #12]
 8012ff0:	4313      	orrs	r3, r2
 8012ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8012ff4:	693b      	ldr	r3, [r7, #16]
 8012ff6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8012ffa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8012ffc:	683b      	ldr	r3, [r7, #0]
 8012ffe:	689b      	ldr	r3, [r3, #8]
 8013000:	051b      	lsls	r3, r3, #20
 8013002:	693a      	ldr	r2, [r7, #16]
 8013004:	4313      	orrs	r3, r2
 8013006:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8013008:	687b      	ldr	r3, [r7, #4]
 801300a:	4a19      	ldr	r2, [pc, #100]	@ (8013070 <TIM_OC6_SetConfig+0xb8>)
 801300c:	4293      	cmp	r3, r2
 801300e:	d00f      	beq.n	8013030 <TIM_OC6_SetConfig+0x78>
 8013010:	687b      	ldr	r3, [r7, #4]
 8013012:	4a18      	ldr	r2, [pc, #96]	@ (8013074 <TIM_OC6_SetConfig+0xbc>)
 8013014:	4293      	cmp	r3, r2
 8013016:	d00b      	beq.n	8013030 <TIM_OC6_SetConfig+0x78>
 8013018:	687b      	ldr	r3, [r7, #4]
 801301a:	4a17      	ldr	r2, [pc, #92]	@ (8013078 <TIM_OC6_SetConfig+0xc0>)
 801301c:	4293      	cmp	r3, r2
 801301e:	d007      	beq.n	8013030 <TIM_OC6_SetConfig+0x78>
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	4a16      	ldr	r2, [pc, #88]	@ (801307c <TIM_OC6_SetConfig+0xc4>)
 8013024:	4293      	cmp	r3, r2
 8013026:	d003      	beq.n	8013030 <TIM_OC6_SetConfig+0x78>
 8013028:	687b      	ldr	r3, [r7, #4]
 801302a:	4a15      	ldr	r2, [pc, #84]	@ (8013080 <TIM_OC6_SetConfig+0xc8>)
 801302c:	4293      	cmp	r3, r2
 801302e:	d109      	bne.n	8013044 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8013030:	697b      	ldr	r3, [r7, #20]
 8013032:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8013036:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8013038:	683b      	ldr	r3, [r7, #0]
 801303a:	695b      	ldr	r3, [r3, #20]
 801303c:	029b      	lsls	r3, r3, #10
 801303e:	697a      	ldr	r2, [r7, #20]
 8013040:	4313      	orrs	r3, r2
 8013042:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8013044:	687b      	ldr	r3, [r7, #4]
 8013046:	697a      	ldr	r2, [r7, #20]
 8013048:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	68fa      	ldr	r2, [r7, #12]
 801304e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8013050:	683b      	ldr	r3, [r7, #0]
 8013052:	685a      	ldr	r2, [r3, #4]
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8013058:	687b      	ldr	r3, [r7, #4]
 801305a:	693a      	ldr	r2, [r7, #16]
 801305c:	621a      	str	r2, [r3, #32]
}
 801305e:	bf00      	nop
 8013060:	371c      	adds	r7, #28
 8013062:	46bd      	mov	sp, r7
 8013064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013068:	4770      	bx	lr
 801306a:	bf00      	nop
 801306c:	feff8fff 	.word	0xfeff8fff
 8013070:	40010000 	.word	0x40010000
 8013074:	40010400 	.word	0x40010400
 8013078:	40014000 	.word	0x40014000
 801307c:	40014400 	.word	0x40014400
 8013080:	40014800 	.word	0x40014800

08013084 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8013084:	b480      	push	{r7}
 8013086:	b087      	sub	sp, #28
 8013088:	af00      	add	r7, sp, #0
 801308a:	60f8      	str	r0, [r7, #12]
 801308c:	60b9      	str	r1, [r7, #8]
 801308e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8013090:	68fb      	ldr	r3, [r7, #12]
 8013092:	6a1b      	ldr	r3, [r3, #32]
 8013094:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013096:	68fb      	ldr	r3, [r7, #12]
 8013098:	6a1b      	ldr	r3, [r3, #32]
 801309a:	f023 0201 	bic.w	r2, r3, #1
 801309e:	68fb      	ldr	r3, [r7, #12]
 80130a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80130a2:	68fb      	ldr	r3, [r7, #12]
 80130a4:	699b      	ldr	r3, [r3, #24]
 80130a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80130a8:	693b      	ldr	r3, [r7, #16]
 80130aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80130ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80130b0:	687b      	ldr	r3, [r7, #4]
 80130b2:	011b      	lsls	r3, r3, #4
 80130b4:	693a      	ldr	r2, [r7, #16]
 80130b6:	4313      	orrs	r3, r2
 80130b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80130ba:	697b      	ldr	r3, [r7, #20]
 80130bc:	f023 030a 	bic.w	r3, r3, #10
 80130c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80130c2:	697a      	ldr	r2, [r7, #20]
 80130c4:	68bb      	ldr	r3, [r7, #8]
 80130c6:	4313      	orrs	r3, r2
 80130c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80130ca:	68fb      	ldr	r3, [r7, #12]
 80130cc:	693a      	ldr	r2, [r7, #16]
 80130ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80130d0:	68fb      	ldr	r3, [r7, #12]
 80130d2:	697a      	ldr	r2, [r7, #20]
 80130d4:	621a      	str	r2, [r3, #32]
}
 80130d6:	bf00      	nop
 80130d8:	371c      	adds	r7, #28
 80130da:	46bd      	mov	sp, r7
 80130dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130e0:	4770      	bx	lr

080130e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80130e2:	b480      	push	{r7}
 80130e4:	b087      	sub	sp, #28
 80130e6:	af00      	add	r7, sp, #0
 80130e8:	60f8      	str	r0, [r7, #12]
 80130ea:	60b9      	str	r1, [r7, #8]
 80130ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80130ee:	68fb      	ldr	r3, [r7, #12]
 80130f0:	6a1b      	ldr	r3, [r3, #32]
 80130f2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80130f4:	68fb      	ldr	r3, [r7, #12]
 80130f6:	6a1b      	ldr	r3, [r3, #32]
 80130f8:	f023 0210 	bic.w	r2, r3, #16
 80130fc:	68fb      	ldr	r3, [r7, #12]
 80130fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8013100:	68fb      	ldr	r3, [r7, #12]
 8013102:	699b      	ldr	r3, [r3, #24]
 8013104:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8013106:	693b      	ldr	r3, [r7, #16]
 8013108:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 801310c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	031b      	lsls	r3, r3, #12
 8013112:	693a      	ldr	r2, [r7, #16]
 8013114:	4313      	orrs	r3, r2
 8013116:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8013118:	697b      	ldr	r3, [r7, #20]
 801311a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 801311e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8013120:	68bb      	ldr	r3, [r7, #8]
 8013122:	011b      	lsls	r3, r3, #4
 8013124:	697a      	ldr	r2, [r7, #20]
 8013126:	4313      	orrs	r3, r2
 8013128:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 801312a:	68fb      	ldr	r3, [r7, #12]
 801312c:	693a      	ldr	r2, [r7, #16]
 801312e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8013130:	68fb      	ldr	r3, [r7, #12]
 8013132:	697a      	ldr	r2, [r7, #20]
 8013134:	621a      	str	r2, [r3, #32]
}
 8013136:	bf00      	nop
 8013138:	371c      	adds	r7, #28
 801313a:	46bd      	mov	sp, r7
 801313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013140:	4770      	bx	lr
	...

08013144 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8013144:	b480      	push	{r7}
 8013146:	b085      	sub	sp, #20
 8013148:	af00      	add	r7, sp, #0
 801314a:	6078      	str	r0, [r7, #4]
 801314c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 801314e:	687b      	ldr	r3, [r7, #4]
 8013150:	689b      	ldr	r3, [r3, #8]
 8013152:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8013154:	68fa      	ldr	r2, [r7, #12]
 8013156:	4b09      	ldr	r3, [pc, #36]	@ (801317c <TIM_ITRx_SetConfig+0x38>)
 8013158:	4013      	ands	r3, r2
 801315a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 801315c:	683a      	ldr	r2, [r7, #0]
 801315e:	68fb      	ldr	r3, [r7, #12]
 8013160:	4313      	orrs	r3, r2
 8013162:	f043 0307 	orr.w	r3, r3, #7
 8013166:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	68fa      	ldr	r2, [r7, #12]
 801316c:	609a      	str	r2, [r3, #8]
}
 801316e:	bf00      	nop
 8013170:	3714      	adds	r7, #20
 8013172:	46bd      	mov	sp, r7
 8013174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013178:	4770      	bx	lr
 801317a:	bf00      	nop
 801317c:	ffcfff8f 	.word	0xffcfff8f

08013180 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8013180:	b480      	push	{r7}
 8013182:	b087      	sub	sp, #28
 8013184:	af00      	add	r7, sp, #0
 8013186:	60f8      	str	r0, [r7, #12]
 8013188:	60b9      	str	r1, [r7, #8]
 801318a:	607a      	str	r2, [r7, #4]
 801318c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 801318e:	68fb      	ldr	r3, [r7, #12]
 8013190:	689b      	ldr	r3, [r3, #8]
 8013192:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013194:	697b      	ldr	r3, [r7, #20]
 8013196:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801319a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801319c:	683b      	ldr	r3, [r7, #0]
 801319e:	021a      	lsls	r2, r3, #8
 80131a0:	687b      	ldr	r3, [r7, #4]
 80131a2:	431a      	orrs	r2, r3
 80131a4:	68bb      	ldr	r3, [r7, #8]
 80131a6:	4313      	orrs	r3, r2
 80131a8:	697a      	ldr	r2, [r7, #20]
 80131aa:	4313      	orrs	r3, r2
 80131ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80131ae:	68fb      	ldr	r3, [r7, #12]
 80131b0:	697a      	ldr	r2, [r7, #20]
 80131b2:	609a      	str	r2, [r3, #8]
}
 80131b4:	bf00      	nop
 80131b6:	371c      	adds	r7, #28
 80131b8:	46bd      	mov	sp, r7
 80131ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131be:	4770      	bx	lr

080131c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80131c0:	b480      	push	{r7}
 80131c2:	b087      	sub	sp, #28
 80131c4:	af00      	add	r7, sp, #0
 80131c6:	60f8      	str	r0, [r7, #12]
 80131c8:	60b9      	str	r1, [r7, #8]
 80131ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80131cc:	68bb      	ldr	r3, [r7, #8]
 80131ce:	f003 031f 	and.w	r3, r3, #31
 80131d2:	2201      	movs	r2, #1
 80131d4:	fa02 f303 	lsl.w	r3, r2, r3
 80131d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80131da:	68fb      	ldr	r3, [r7, #12]
 80131dc:	6a1a      	ldr	r2, [r3, #32]
 80131de:	697b      	ldr	r3, [r7, #20]
 80131e0:	43db      	mvns	r3, r3
 80131e2:	401a      	ands	r2, r3
 80131e4:	68fb      	ldr	r3, [r7, #12]
 80131e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80131e8:	68fb      	ldr	r3, [r7, #12]
 80131ea:	6a1a      	ldr	r2, [r3, #32]
 80131ec:	68bb      	ldr	r3, [r7, #8]
 80131ee:	f003 031f 	and.w	r3, r3, #31
 80131f2:	6879      	ldr	r1, [r7, #4]
 80131f4:	fa01 f303 	lsl.w	r3, r1, r3
 80131f8:	431a      	orrs	r2, r3
 80131fa:	68fb      	ldr	r3, [r7, #12]
 80131fc:	621a      	str	r2, [r3, #32]
}
 80131fe:	bf00      	nop
 8013200:	371c      	adds	r7, #28
 8013202:	46bd      	mov	sp, r7
 8013204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013208:	4770      	bx	lr
	...

0801320c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 801320c:	b480      	push	{r7}
 801320e:	b085      	sub	sp, #20
 8013210:	af00      	add	r7, sp, #0
 8013212:	6078      	str	r0, [r7, #4]
 8013214:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8013216:	687b      	ldr	r3, [r7, #4]
 8013218:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 801321c:	2b01      	cmp	r3, #1
 801321e:	d101      	bne.n	8013224 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8013220:	2302      	movs	r3, #2
 8013222:	e077      	b.n	8013314 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	2201      	movs	r2, #1
 8013228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 801322c:	687b      	ldr	r3, [r7, #4]
 801322e:	2202      	movs	r2, #2
 8013230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	681b      	ldr	r3, [r3, #0]
 8013238:	685b      	ldr	r3, [r3, #4]
 801323a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	681b      	ldr	r3, [r3, #0]
 8013240:	689b      	ldr	r3, [r3, #8]
 8013242:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	681b      	ldr	r3, [r3, #0]
 8013248:	4a35      	ldr	r2, [pc, #212]	@ (8013320 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801324a:	4293      	cmp	r3, r2
 801324c:	d004      	beq.n	8013258 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	681b      	ldr	r3, [r3, #0]
 8013252:	4a34      	ldr	r2, [pc, #208]	@ (8013324 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8013254:	4293      	cmp	r3, r2
 8013256:	d108      	bne.n	801326a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8013258:	68fb      	ldr	r3, [r7, #12]
 801325a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 801325e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8013260:	683b      	ldr	r3, [r7, #0]
 8013262:	685b      	ldr	r3, [r3, #4]
 8013264:	68fa      	ldr	r2, [r7, #12]
 8013266:	4313      	orrs	r3, r2
 8013268:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 801326a:	68fb      	ldr	r3, [r7, #12]
 801326c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8013270:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8013272:	683b      	ldr	r3, [r7, #0]
 8013274:	681b      	ldr	r3, [r3, #0]
 8013276:	68fa      	ldr	r2, [r7, #12]
 8013278:	4313      	orrs	r3, r2
 801327a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 801327c:	687b      	ldr	r3, [r7, #4]
 801327e:	681b      	ldr	r3, [r3, #0]
 8013280:	68fa      	ldr	r2, [r7, #12]
 8013282:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	681b      	ldr	r3, [r3, #0]
 8013288:	4a25      	ldr	r2, [pc, #148]	@ (8013320 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 801328a:	4293      	cmp	r3, r2
 801328c:	d02c      	beq.n	80132e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	681b      	ldr	r3, [r3, #0]
 8013292:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013296:	d027      	beq.n	80132e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8013298:	687b      	ldr	r3, [r7, #4]
 801329a:	681b      	ldr	r3, [r3, #0]
 801329c:	4a22      	ldr	r2, [pc, #136]	@ (8013328 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 801329e:	4293      	cmp	r3, r2
 80132a0:	d022      	beq.n	80132e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80132a2:	687b      	ldr	r3, [r7, #4]
 80132a4:	681b      	ldr	r3, [r3, #0]
 80132a6:	4a21      	ldr	r2, [pc, #132]	@ (801332c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80132a8:	4293      	cmp	r3, r2
 80132aa:	d01d      	beq.n	80132e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	681b      	ldr	r3, [r3, #0]
 80132b0:	4a1f      	ldr	r2, [pc, #124]	@ (8013330 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80132b2:	4293      	cmp	r3, r2
 80132b4:	d018      	beq.n	80132e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	681b      	ldr	r3, [r3, #0]
 80132ba:	4a1a      	ldr	r2, [pc, #104]	@ (8013324 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80132bc:	4293      	cmp	r3, r2
 80132be:	d013      	beq.n	80132e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80132c0:	687b      	ldr	r3, [r7, #4]
 80132c2:	681b      	ldr	r3, [r3, #0]
 80132c4:	4a1b      	ldr	r2, [pc, #108]	@ (8013334 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80132c6:	4293      	cmp	r3, r2
 80132c8:	d00e      	beq.n	80132e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80132ca:	687b      	ldr	r3, [r7, #4]
 80132cc:	681b      	ldr	r3, [r3, #0]
 80132ce:	4a1a      	ldr	r2, [pc, #104]	@ (8013338 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80132d0:	4293      	cmp	r3, r2
 80132d2:	d009      	beq.n	80132e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80132d4:	687b      	ldr	r3, [r7, #4]
 80132d6:	681b      	ldr	r3, [r3, #0]
 80132d8:	4a18      	ldr	r2, [pc, #96]	@ (801333c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 80132da:	4293      	cmp	r3, r2
 80132dc:	d004      	beq.n	80132e8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	681b      	ldr	r3, [r3, #0]
 80132e2:	4a17      	ldr	r2, [pc, #92]	@ (8013340 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 80132e4:	4293      	cmp	r3, r2
 80132e6:	d10c      	bne.n	8013302 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80132e8:	68bb      	ldr	r3, [r7, #8]
 80132ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80132ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80132f0:	683b      	ldr	r3, [r7, #0]
 80132f2:	689b      	ldr	r3, [r3, #8]
 80132f4:	68ba      	ldr	r2, [r7, #8]
 80132f6:	4313      	orrs	r3, r2
 80132f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	681b      	ldr	r3, [r3, #0]
 80132fe:	68ba      	ldr	r2, [r7, #8]
 8013300:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8013302:	687b      	ldr	r3, [r7, #4]
 8013304:	2201      	movs	r2, #1
 8013306:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	2200      	movs	r2, #0
 801330e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8013312:	2300      	movs	r3, #0
}
 8013314:	4618      	mov	r0, r3
 8013316:	3714      	adds	r7, #20
 8013318:	46bd      	mov	sp, r7
 801331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801331e:	4770      	bx	lr
 8013320:	40010000 	.word	0x40010000
 8013324:	40010400 	.word	0x40010400
 8013328:	40000400 	.word	0x40000400
 801332c:	40000800 	.word	0x40000800
 8013330:	40000c00 	.word	0x40000c00
 8013334:	40001800 	.word	0x40001800
 8013338:	40014000 	.word	0x40014000
 801333c:	4000e000 	.word	0x4000e000
 8013340:	4000e400 	.word	0x4000e400

08013344 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8013344:	b480      	push	{r7}
 8013346:	b083      	sub	sp, #12
 8013348:	af00      	add	r7, sp, #0
 801334a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801334c:	bf00      	nop
 801334e:	370c      	adds	r7, #12
 8013350:	46bd      	mov	sp, r7
 8013352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013356:	4770      	bx	lr

08013358 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8013358:	b480      	push	{r7}
 801335a:	b083      	sub	sp, #12
 801335c:	af00      	add	r7, sp, #0
 801335e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8013360:	bf00      	nop
 8013362:	370c      	adds	r7, #12
 8013364:	46bd      	mov	sp, r7
 8013366:	f85d 7b04 	ldr.w	r7, [sp], #4
 801336a:	4770      	bx	lr

0801336c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 801336c:	b480      	push	{r7}
 801336e:	b083      	sub	sp, #12
 8013370:	af00      	add	r7, sp, #0
 8013372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8013374:	bf00      	nop
 8013376:	370c      	adds	r7, #12
 8013378:	46bd      	mov	sp, r7
 801337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801337e:	4770      	bx	lr

08013380 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8013380:	b580      	push	{r7, lr}
 8013382:	b082      	sub	sp, #8
 8013384:	af00      	add	r7, sp, #0
 8013386:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8013388:	687b      	ldr	r3, [r7, #4]
 801338a:	2b00      	cmp	r3, #0
 801338c:	d101      	bne.n	8013392 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801338e:	2301      	movs	r3, #1
 8013390:	e042      	b.n	8013418 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8013392:	687b      	ldr	r3, [r7, #4]
 8013394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013398:	2b00      	cmp	r3, #0
 801339a:	d106      	bne.n	80133aa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	2200      	movs	r2, #0
 80133a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80133a4:	6878      	ldr	r0, [r7, #4]
 80133a6:	f7ef fb4d 	bl	8002a44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	2224      	movs	r2, #36	@ 0x24
 80133ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80133b2:	687b      	ldr	r3, [r7, #4]
 80133b4:	681b      	ldr	r3, [r3, #0]
 80133b6:	681a      	ldr	r2, [r3, #0]
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	681b      	ldr	r3, [r3, #0]
 80133bc:	f022 0201 	bic.w	r2, r2, #1
 80133c0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80133c6:	2b00      	cmp	r3, #0
 80133c8:	d002      	beq.n	80133d0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80133ca:	6878      	ldr	r0, [r7, #4]
 80133cc:	f000 fe94 	bl	80140f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80133d0:	6878      	ldr	r0, [r7, #4]
 80133d2:	f000 f825 	bl	8013420 <UART_SetConfig>
 80133d6:	4603      	mov	r3, r0
 80133d8:	2b01      	cmp	r3, #1
 80133da:	d101      	bne.n	80133e0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80133dc:	2301      	movs	r3, #1
 80133de:	e01b      	b.n	8013418 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80133e0:	687b      	ldr	r3, [r7, #4]
 80133e2:	681b      	ldr	r3, [r3, #0]
 80133e4:	685a      	ldr	r2, [r3, #4]
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	681b      	ldr	r3, [r3, #0]
 80133ea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80133ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	681b      	ldr	r3, [r3, #0]
 80133f4:	689a      	ldr	r2, [r3, #8]
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	681b      	ldr	r3, [r3, #0]
 80133fa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80133fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	681b      	ldr	r3, [r3, #0]
 8013404:	681a      	ldr	r2, [r3, #0]
 8013406:	687b      	ldr	r3, [r7, #4]
 8013408:	681b      	ldr	r3, [r3, #0]
 801340a:	f042 0201 	orr.w	r2, r2, #1
 801340e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8013410:	6878      	ldr	r0, [r7, #4]
 8013412:	f000 ff13 	bl	801423c <UART_CheckIdleState>
 8013416:	4603      	mov	r3, r0
}
 8013418:	4618      	mov	r0, r3
 801341a:	3708      	adds	r7, #8
 801341c:	46bd      	mov	sp, r7
 801341e:	bd80      	pop	{r7, pc}

08013420 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8013420:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8013424:	b092      	sub	sp, #72	@ 0x48
 8013426:	af00      	add	r7, sp, #0
 8013428:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801342a:	2300      	movs	r3, #0
 801342c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8013430:	697b      	ldr	r3, [r7, #20]
 8013432:	689a      	ldr	r2, [r3, #8]
 8013434:	697b      	ldr	r3, [r7, #20]
 8013436:	691b      	ldr	r3, [r3, #16]
 8013438:	431a      	orrs	r2, r3
 801343a:	697b      	ldr	r3, [r7, #20]
 801343c:	695b      	ldr	r3, [r3, #20]
 801343e:	431a      	orrs	r2, r3
 8013440:	697b      	ldr	r3, [r7, #20]
 8013442:	69db      	ldr	r3, [r3, #28]
 8013444:	4313      	orrs	r3, r2
 8013446:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8013448:	697b      	ldr	r3, [r7, #20]
 801344a:	681b      	ldr	r3, [r3, #0]
 801344c:	681a      	ldr	r2, [r3, #0]
 801344e:	4bbe      	ldr	r3, [pc, #760]	@ (8013748 <UART_SetConfig+0x328>)
 8013450:	4013      	ands	r3, r2
 8013452:	697a      	ldr	r2, [r7, #20]
 8013454:	6812      	ldr	r2, [r2, #0]
 8013456:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8013458:	430b      	orrs	r3, r1
 801345a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801345c:	697b      	ldr	r3, [r7, #20]
 801345e:	681b      	ldr	r3, [r3, #0]
 8013460:	685b      	ldr	r3, [r3, #4]
 8013462:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8013466:	697b      	ldr	r3, [r7, #20]
 8013468:	68da      	ldr	r2, [r3, #12]
 801346a:	697b      	ldr	r3, [r7, #20]
 801346c:	681b      	ldr	r3, [r3, #0]
 801346e:	430a      	orrs	r2, r1
 8013470:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8013472:	697b      	ldr	r3, [r7, #20]
 8013474:	699b      	ldr	r3, [r3, #24]
 8013476:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8013478:	697b      	ldr	r3, [r7, #20]
 801347a:	681b      	ldr	r3, [r3, #0]
 801347c:	4ab3      	ldr	r2, [pc, #716]	@ (801374c <UART_SetConfig+0x32c>)
 801347e:	4293      	cmp	r3, r2
 8013480:	d004      	beq.n	801348c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8013482:	697b      	ldr	r3, [r7, #20]
 8013484:	6a1b      	ldr	r3, [r3, #32]
 8013486:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013488:	4313      	orrs	r3, r2
 801348a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801348c:	697b      	ldr	r3, [r7, #20]
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	689a      	ldr	r2, [r3, #8]
 8013492:	4baf      	ldr	r3, [pc, #700]	@ (8013750 <UART_SetConfig+0x330>)
 8013494:	4013      	ands	r3, r2
 8013496:	697a      	ldr	r2, [r7, #20]
 8013498:	6812      	ldr	r2, [r2, #0]
 801349a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801349c:	430b      	orrs	r3, r1
 801349e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80134a0:	697b      	ldr	r3, [r7, #20]
 80134a2:	681b      	ldr	r3, [r3, #0]
 80134a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80134a6:	f023 010f 	bic.w	r1, r3, #15
 80134aa:	697b      	ldr	r3, [r7, #20]
 80134ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80134ae:	697b      	ldr	r3, [r7, #20]
 80134b0:	681b      	ldr	r3, [r3, #0]
 80134b2:	430a      	orrs	r2, r1
 80134b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80134b6:	697b      	ldr	r3, [r7, #20]
 80134b8:	681b      	ldr	r3, [r3, #0]
 80134ba:	4aa6      	ldr	r2, [pc, #664]	@ (8013754 <UART_SetConfig+0x334>)
 80134bc:	4293      	cmp	r3, r2
 80134be:	d177      	bne.n	80135b0 <UART_SetConfig+0x190>
 80134c0:	4ba5      	ldr	r3, [pc, #660]	@ (8013758 <UART_SetConfig+0x338>)
 80134c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80134c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80134c8:	2b28      	cmp	r3, #40	@ 0x28
 80134ca:	d86d      	bhi.n	80135a8 <UART_SetConfig+0x188>
 80134cc:	a201      	add	r2, pc, #4	@ (adr r2, 80134d4 <UART_SetConfig+0xb4>)
 80134ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80134d2:	bf00      	nop
 80134d4:	08013579 	.word	0x08013579
 80134d8:	080135a9 	.word	0x080135a9
 80134dc:	080135a9 	.word	0x080135a9
 80134e0:	080135a9 	.word	0x080135a9
 80134e4:	080135a9 	.word	0x080135a9
 80134e8:	080135a9 	.word	0x080135a9
 80134ec:	080135a9 	.word	0x080135a9
 80134f0:	080135a9 	.word	0x080135a9
 80134f4:	08013581 	.word	0x08013581
 80134f8:	080135a9 	.word	0x080135a9
 80134fc:	080135a9 	.word	0x080135a9
 8013500:	080135a9 	.word	0x080135a9
 8013504:	080135a9 	.word	0x080135a9
 8013508:	080135a9 	.word	0x080135a9
 801350c:	080135a9 	.word	0x080135a9
 8013510:	080135a9 	.word	0x080135a9
 8013514:	08013589 	.word	0x08013589
 8013518:	080135a9 	.word	0x080135a9
 801351c:	080135a9 	.word	0x080135a9
 8013520:	080135a9 	.word	0x080135a9
 8013524:	080135a9 	.word	0x080135a9
 8013528:	080135a9 	.word	0x080135a9
 801352c:	080135a9 	.word	0x080135a9
 8013530:	080135a9 	.word	0x080135a9
 8013534:	08013591 	.word	0x08013591
 8013538:	080135a9 	.word	0x080135a9
 801353c:	080135a9 	.word	0x080135a9
 8013540:	080135a9 	.word	0x080135a9
 8013544:	080135a9 	.word	0x080135a9
 8013548:	080135a9 	.word	0x080135a9
 801354c:	080135a9 	.word	0x080135a9
 8013550:	080135a9 	.word	0x080135a9
 8013554:	08013599 	.word	0x08013599
 8013558:	080135a9 	.word	0x080135a9
 801355c:	080135a9 	.word	0x080135a9
 8013560:	080135a9 	.word	0x080135a9
 8013564:	080135a9 	.word	0x080135a9
 8013568:	080135a9 	.word	0x080135a9
 801356c:	080135a9 	.word	0x080135a9
 8013570:	080135a9 	.word	0x080135a9
 8013574:	080135a1 	.word	0x080135a1
 8013578:	2301      	movs	r3, #1
 801357a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801357e:	e326      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013580:	2304      	movs	r3, #4
 8013582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013586:	e322      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013588:	2308      	movs	r3, #8
 801358a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801358e:	e31e      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013590:	2310      	movs	r3, #16
 8013592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013596:	e31a      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013598:	2320      	movs	r3, #32
 801359a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801359e:	e316      	b.n	8013bce <UART_SetConfig+0x7ae>
 80135a0:	2340      	movs	r3, #64	@ 0x40
 80135a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80135a6:	e312      	b.n	8013bce <UART_SetConfig+0x7ae>
 80135a8:	2380      	movs	r3, #128	@ 0x80
 80135aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80135ae:	e30e      	b.n	8013bce <UART_SetConfig+0x7ae>
 80135b0:	697b      	ldr	r3, [r7, #20]
 80135b2:	681b      	ldr	r3, [r3, #0]
 80135b4:	4a69      	ldr	r2, [pc, #420]	@ (801375c <UART_SetConfig+0x33c>)
 80135b6:	4293      	cmp	r3, r2
 80135b8:	d130      	bne.n	801361c <UART_SetConfig+0x1fc>
 80135ba:	4b67      	ldr	r3, [pc, #412]	@ (8013758 <UART_SetConfig+0x338>)
 80135bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80135be:	f003 0307 	and.w	r3, r3, #7
 80135c2:	2b05      	cmp	r3, #5
 80135c4:	d826      	bhi.n	8013614 <UART_SetConfig+0x1f4>
 80135c6:	a201      	add	r2, pc, #4	@ (adr r2, 80135cc <UART_SetConfig+0x1ac>)
 80135c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80135cc:	080135e5 	.word	0x080135e5
 80135d0:	080135ed 	.word	0x080135ed
 80135d4:	080135f5 	.word	0x080135f5
 80135d8:	080135fd 	.word	0x080135fd
 80135dc:	08013605 	.word	0x08013605
 80135e0:	0801360d 	.word	0x0801360d
 80135e4:	2300      	movs	r3, #0
 80135e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80135ea:	e2f0      	b.n	8013bce <UART_SetConfig+0x7ae>
 80135ec:	2304      	movs	r3, #4
 80135ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80135f2:	e2ec      	b.n	8013bce <UART_SetConfig+0x7ae>
 80135f4:	2308      	movs	r3, #8
 80135f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80135fa:	e2e8      	b.n	8013bce <UART_SetConfig+0x7ae>
 80135fc:	2310      	movs	r3, #16
 80135fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013602:	e2e4      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013604:	2320      	movs	r3, #32
 8013606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801360a:	e2e0      	b.n	8013bce <UART_SetConfig+0x7ae>
 801360c:	2340      	movs	r3, #64	@ 0x40
 801360e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013612:	e2dc      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013614:	2380      	movs	r3, #128	@ 0x80
 8013616:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801361a:	e2d8      	b.n	8013bce <UART_SetConfig+0x7ae>
 801361c:	697b      	ldr	r3, [r7, #20]
 801361e:	681b      	ldr	r3, [r3, #0]
 8013620:	4a4f      	ldr	r2, [pc, #316]	@ (8013760 <UART_SetConfig+0x340>)
 8013622:	4293      	cmp	r3, r2
 8013624:	d130      	bne.n	8013688 <UART_SetConfig+0x268>
 8013626:	4b4c      	ldr	r3, [pc, #304]	@ (8013758 <UART_SetConfig+0x338>)
 8013628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801362a:	f003 0307 	and.w	r3, r3, #7
 801362e:	2b05      	cmp	r3, #5
 8013630:	d826      	bhi.n	8013680 <UART_SetConfig+0x260>
 8013632:	a201      	add	r2, pc, #4	@ (adr r2, 8013638 <UART_SetConfig+0x218>)
 8013634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013638:	08013651 	.word	0x08013651
 801363c:	08013659 	.word	0x08013659
 8013640:	08013661 	.word	0x08013661
 8013644:	08013669 	.word	0x08013669
 8013648:	08013671 	.word	0x08013671
 801364c:	08013679 	.word	0x08013679
 8013650:	2300      	movs	r3, #0
 8013652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013656:	e2ba      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013658:	2304      	movs	r3, #4
 801365a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801365e:	e2b6      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013660:	2308      	movs	r3, #8
 8013662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013666:	e2b2      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013668:	2310      	movs	r3, #16
 801366a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801366e:	e2ae      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013670:	2320      	movs	r3, #32
 8013672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013676:	e2aa      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013678:	2340      	movs	r3, #64	@ 0x40
 801367a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801367e:	e2a6      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013680:	2380      	movs	r3, #128	@ 0x80
 8013682:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013686:	e2a2      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013688:	697b      	ldr	r3, [r7, #20]
 801368a:	681b      	ldr	r3, [r3, #0]
 801368c:	4a35      	ldr	r2, [pc, #212]	@ (8013764 <UART_SetConfig+0x344>)
 801368e:	4293      	cmp	r3, r2
 8013690:	d130      	bne.n	80136f4 <UART_SetConfig+0x2d4>
 8013692:	4b31      	ldr	r3, [pc, #196]	@ (8013758 <UART_SetConfig+0x338>)
 8013694:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013696:	f003 0307 	and.w	r3, r3, #7
 801369a:	2b05      	cmp	r3, #5
 801369c:	d826      	bhi.n	80136ec <UART_SetConfig+0x2cc>
 801369e:	a201      	add	r2, pc, #4	@ (adr r2, 80136a4 <UART_SetConfig+0x284>)
 80136a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80136a4:	080136bd 	.word	0x080136bd
 80136a8:	080136c5 	.word	0x080136c5
 80136ac:	080136cd 	.word	0x080136cd
 80136b0:	080136d5 	.word	0x080136d5
 80136b4:	080136dd 	.word	0x080136dd
 80136b8:	080136e5 	.word	0x080136e5
 80136bc:	2300      	movs	r3, #0
 80136be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136c2:	e284      	b.n	8013bce <UART_SetConfig+0x7ae>
 80136c4:	2304      	movs	r3, #4
 80136c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136ca:	e280      	b.n	8013bce <UART_SetConfig+0x7ae>
 80136cc:	2308      	movs	r3, #8
 80136ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136d2:	e27c      	b.n	8013bce <UART_SetConfig+0x7ae>
 80136d4:	2310      	movs	r3, #16
 80136d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136da:	e278      	b.n	8013bce <UART_SetConfig+0x7ae>
 80136dc:	2320      	movs	r3, #32
 80136de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136e2:	e274      	b.n	8013bce <UART_SetConfig+0x7ae>
 80136e4:	2340      	movs	r3, #64	@ 0x40
 80136e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136ea:	e270      	b.n	8013bce <UART_SetConfig+0x7ae>
 80136ec:	2380      	movs	r3, #128	@ 0x80
 80136ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80136f2:	e26c      	b.n	8013bce <UART_SetConfig+0x7ae>
 80136f4:	697b      	ldr	r3, [r7, #20]
 80136f6:	681b      	ldr	r3, [r3, #0]
 80136f8:	4a1b      	ldr	r2, [pc, #108]	@ (8013768 <UART_SetConfig+0x348>)
 80136fa:	4293      	cmp	r3, r2
 80136fc:	d142      	bne.n	8013784 <UART_SetConfig+0x364>
 80136fe:	4b16      	ldr	r3, [pc, #88]	@ (8013758 <UART_SetConfig+0x338>)
 8013700:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013702:	f003 0307 	and.w	r3, r3, #7
 8013706:	2b05      	cmp	r3, #5
 8013708:	d838      	bhi.n	801377c <UART_SetConfig+0x35c>
 801370a:	a201      	add	r2, pc, #4	@ (adr r2, 8013710 <UART_SetConfig+0x2f0>)
 801370c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013710:	08013729 	.word	0x08013729
 8013714:	08013731 	.word	0x08013731
 8013718:	08013739 	.word	0x08013739
 801371c:	08013741 	.word	0x08013741
 8013720:	0801376d 	.word	0x0801376d
 8013724:	08013775 	.word	0x08013775
 8013728:	2300      	movs	r3, #0
 801372a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801372e:	e24e      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013730:	2304      	movs	r3, #4
 8013732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013736:	e24a      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013738:	2308      	movs	r3, #8
 801373a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801373e:	e246      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013740:	2310      	movs	r3, #16
 8013742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013746:	e242      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013748:	cfff69f3 	.word	0xcfff69f3
 801374c:	58000c00 	.word	0x58000c00
 8013750:	11fff4ff 	.word	0x11fff4ff
 8013754:	40011000 	.word	0x40011000
 8013758:	58024400 	.word	0x58024400
 801375c:	40004400 	.word	0x40004400
 8013760:	40004800 	.word	0x40004800
 8013764:	40004c00 	.word	0x40004c00
 8013768:	40005000 	.word	0x40005000
 801376c:	2320      	movs	r3, #32
 801376e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013772:	e22c      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013774:	2340      	movs	r3, #64	@ 0x40
 8013776:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801377a:	e228      	b.n	8013bce <UART_SetConfig+0x7ae>
 801377c:	2380      	movs	r3, #128	@ 0x80
 801377e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013782:	e224      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013784:	697b      	ldr	r3, [r7, #20]
 8013786:	681b      	ldr	r3, [r3, #0]
 8013788:	4ab1      	ldr	r2, [pc, #708]	@ (8013a50 <UART_SetConfig+0x630>)
 801378a:	4293      	cmp	r3, r2
 801378c:	d176      	bne.n	801387c <UART_SetConfig+0x45c>
 801378e:	4bb1      	ldr	r3, [pc, #708]	@ (8013a54 <UART_SetConfig+0x634>)
 8013790:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013792:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013796:	2b28      	cmp	r3, #40	@ 0x28
 8013798:	d86c      	bhi.n	8013874 <UART_SetConfig+0x454>
 801379a:	a201      	add	r2, pc, #4	@ (adr r2, 80137a0 <UART_SetConfig+0x380>)
 801379c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80137a0:	08013845 	.word	0x08013845
 80137a4:	08013875 	.word	0x08013875
 80137a8:	08013875 	.word	0x08013875
 80137ac:	08013875 	.word	0x08013875
 80137b0:	08013875 	.word	0x08013875
 80137b4:	08013875 	.word	0x08013875
 80137b8:	08013875 	.word	0x08013875
 80137bc:	08013875 	.word	0x08013875
 80137c0:	0801384d 	.word	0x0801384d
 80137c4:	08013875 	.word	0x08013875
 80137c8:	08013875 	.word	0x08013875
 80137cc:	08013875 	.word	0x08013875
 80137d0:	08013875 	.word	0x08013875
 80137d4:	08013875 	.word	0x08013875
 80137d8:	08013875 	.word	0x08013875
 80137dc:	08013875 	.word	0x08013875
 80137e0:	08013855 	.word	0x08013855
 80137e4:	08013875 	.word	0x08013875
 80137e8:	08013875 	.word	0x08013875
 80137ec:	08013875 	.word	0x08013875
 80137f0:	08013875 	.word	0x08013875
 80137f4:	08013875 	.word	0x08013875
 80137f8:	08013875 	.word	0x08013875
 80137fc:	08013875 	.word	0x08013875
 8013800:	0801385d 	.word	0x0801385d
 8013804:	08013875 	.word	0x08013875
 8013808:	08013875 	.word	0x08013875
 801380c:	08013875 	.word	0x08013875
 8013810:	08013875 	.word	0x08013875
 8013814:	08013875 	.word	0x08013875
 8013818:	08013875 	.word	0x08013875
 801381c:	08013875 	.word	0x08013875
 8013820:	08013865 	.word	0x08013865
 8013824:	08013875 	.word	0x08013875
 8013828:	08013875 	.word	0x08013875
 801382c:	08013875 	.word	0x08013875
 8013830:	08013875 	.word	0x08013875
 8013834:	08013875 	.word	0x08013875
 8013838:	08013875 	.word	0x08013875
 801383c:	08013875 	.word	0x08013875
 8013840:	0801386d 	.word	0x0801386d
 8013844:	2301      	movs	r3, #1
 8013846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801384a:	e1c0      	b.n	8013bce <UART_SetConfig+0x7ae>
 801384c:	2304      	movs	r3, #4
 801384e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013852:	e1bc      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013854:	2308      	movs	r3, #8
 8013856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801385a:	e1b8      	b.n	8013bce <UART_SetConfig+0x7ae>
 801385c:	2310      	movs	r3, #16
 801385e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013862:	e1b4      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013864:	2320      	movs	r3, #32
 8013866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801386a:	e1b0      	b.n	8013bce <UART_SetConfig+0x7ae>
 801386c:	2340      	movs	r3, #64	@ 0x40
 801386e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013872:	e1ac      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013874:	2380      	movs	r3, #128	@ 0x80
 8013876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801387a:	e1a8      	b.n	8013bce <UART_SetConfig+0x7ae>
 801387c:	697b      	ldr	r3, [r7, #20]
 801387e:	681b      	ldr	r3, [r3, #0]
 8013880:	4a75      	ldr	r2, [pc, #468]	@ (8013a58 <UART_SetConfig+0x638>)
 8013882:	4293      	cmp	r3, r2
 8013884:	d130      	bne.n	80138e8 <UART_SetConfig+0x4c8>
 8013886:	4b73      	ldr	r3, [pc, #460]	@ (8013a54 <UART_SetConfig+0x634>)
 8013888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801388a:	f003 0307 	and.w	r3, r3, #7
 801388e:	2b05      	cmp	r3, #5
 8013890:	d826      	bhi.n	80138e0 <UART_SetConfig+0x4c0>
 8013892:	a201      	add	r2, pc, #4	@ (adr r2, 8013898 <UART_SetConfig+0x478>)
 8013894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013898:	080138b1 	.word	0x080138b1
 801389c:	080138b9 	.word	0x080138b9
 80138a0:	080138c1 	.word	0x080138c1
 80138a4:	080138c9 	.word	0x080138c9
 80138a8:	080138d1 	.word	0x080138d1
 80138ac:	080138d9 	.word	0x080138d9
 80138b0:	2300      	movs	r3, #0
 80138b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138b6:	e18a      	b.n	8013bce <UART_SetConfig+0x7ae>
 80138b8:	2304      	movs	r3, #4
 80138ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138be:	e186      	b.n	8013bce <UART_SetConfig+0x7ae>
 80138c0:	2308      	movs	r3, #8
 80138c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138c6:	e182      	b.n	8013bce <UART_SetConfig+0x7ae>
 80138c8:	2310      	movs	r3, #16
 80138ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138ce:	e17e      	b.n	8013bce <UART_SetConfig+0x7ae>
 80138d0:	2320      	movs	r3, #32
 80138d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138d6:	e17a      	b.n	8013bce <UART_SetConfig+0x7ae>
 80138d8:	2340      	movs	r3, #64	@ 0x40
 80138da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138de:	e176      	b.n	8013bce <UART_SetConfig+0x7ae>
 80138e0:	2380      	movs	r3, #128	@ 0x80
 80138e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80138e6:	e172      	b.n	8013bce <UART_SetConfig+0x7ae>
 80138e8:	697b      	ldr	r3, [r7, #20]
 80138ea:	681b      	ldr	r3, [r3, #0]
 80138ec:	4a5b      	ldr	r2, [pc, #364]	@ (8013a5c <UART_SetConfig+0x63c>)
 80138ee:	4293      	cmp	r3, r2
 80138f0:	d130      	bne.n	8013954 <UART_SetConfig+0x534>
 80138f2:	4b58      	ldr	r3, [pc, #352]	@ (8013a54 <UART_SetConfig+0x634>)
 80138f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80138f6:	f003 0307 	and.w	r3, r3, #7
 80138fa:	2b05      	cmp	r3, #5
 80138fc:	d826      	bhi.n	801394c <UART_SetConfig+0x52c>
 80138fe:	a201      	add	r2, pc, #4	@ (adr r2, 8013904 <UART_SetConfig+0x4e4>)
 8013900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013904:	0801391d 	.word	0x0801391d
 8013908:	08013925 	.word	0x08013925
 801390c:	0801392d 	.word	0x0801392d
 8013910:	08013935 	.word	0x08013935
 8013914:	0801393d 	.word	0x0801393d
 8013918:	08013945 	.word	0x08013945
 801391c:	2300      	movs	r3, #0
 801391e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013922:	e154      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013924:	2304      	movs	r3, #4
 8013926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801392a:	e150      	b.n	8013bce <UART_SetConfig+0x7ae>
 801392c:	2308      	movs	r3, #8
 801392e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013932:	e14c      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013934:	2310      	movs	r3, #16
 8013936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801393a:	e148      	b.n	8013bce <UART_SetConfig+0x7ae>
 801393c:	2320      	movs	r3, #32
 801393e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013942:	e144      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013944:	2340      	movs	r3, #64	@ 0x40
 8013946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801394a:	e140      	b.n	8013bce <UART_SetConfig+0x7ae>
 801394c:	2380      	movs	r3, #128	@ 0x80
 801394e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013952:	e13c      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013954:	697b      	ldr	r3, [r7, #20]
 8013956:	681b      	ldr	r3, [r3, #0]
 8013958:	4a41      	ldr	r2, [pc, #260]	@ (8013a60 <UART_SetConfig+0x640>)
 801395a:	4293      	cmp	r3, r2
 801395c:	f040 8082 	bne.w	8013a64 <UART_SetConfig+0x644>
 8013960:	4b3c      	ldr	r3, [pc, #240]	@ (8013a54 <UART_SetConfig+0x634>)
 8013962:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013964:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013968:	2b28      	cmp	r3, #40	@ 0x28
 801396a:	d86d      	bhi.n	8013a48 <UART_SetConfig+0x628>
 801396c:	a201      	add	r2, pc, #4	@ (adr r2, 8013974 <UART_SetConfig+0x554>)
 801396e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013972:	bf00      	nop
 8013974:	08013a19 	.word	0x08013a19
 8013978:	08013a49 	.word	0x08013a49
 801397c:	08013a49 	.word	0x08013a49
 8013980:	08013a49 	.word	0x08013a49
 8013984:	08013a49 	.word	0x08013a49
 8013988:	08013a49 	.word	0x08013a49
 801398c:	08013a49 	.word	0x08013a49
 8013990:	08013a49 	.word	0x08013a49
 8013994:	08013a21 	.word	0x08013a21
 8013998:	08013a49 	.word	0x08013a49
 801399c:	08013a49 	.word	0x08013a49
 80139a0:	08013a49 	.word	0x08013a49
 80139a4:	08013a49 	.word	0x08013a49
 80139a8:	08013a49 	.word	0x08013a49
 80139ac:	08013a49 	.word	0x08013a49
 80139b0:	08013a49 	.word	0x08013a49
 80139b4:	08013a29 	.word	0x08013a29
 80139b8:	08013a49 	.word	0x08013a49
 80139bc:	08013a49 	.word	0x08013a49
 80139c0:	08013a49 	.word	0x08013a49
 80139c4:	08013a49 	.word	0x08013a49
 80139c8:	08013a49 	.word	0x08013a49
 80139cc:	08013a49 	.word	0x08013a49
 80139d0:	08013a49 	.word	0x08013a49
 80139d4:	08013a31 	.word	0x08013a31
 80139d8:	08013a49 	.word	0x08013a49
 80139dc:	08013a49 	.word	0x08013a49
 80139e0:	08013a49 	.word	0x08013a49
 80139e4:	08013a49 	.word	0x08013a49
 80139e8:	08013a49 	.word	0x08013a49
 80139ec:	08013a49 	.word	0x08013a49
 80139f0:	08013a49 	.word	0x08013a49
 80139f4:	08013a39 	.word	0x08013a39
 80139f8:	08013a49 	.word	0x08013a49
 80139fc:	08013a49 	.word	0x08013a49
 8013a00:	08013a49 	.word	0x08013a49
 8013a04:	08013a49 	.word	0x08013a49
 8013a08:	08013a49 	.word	0x08013a49
 8013a0c:	08013a49 	.word	0x08013a49
 8013a10:	08013a49 	.word	0x08013a49
 8013a14:	08013a41 	.word	0x08013a41
 8013a18:	2301      	movs	r3, #1
 8013a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a1e:	e0d6      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013a20:	2304      	movs	r3, #4
 8013a22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a26:	e0d2      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013a28:	2308      	movs	r3, #8
 8013a2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a2e:	e0ce      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013a30:	2310      	movs	r3, #16
 8013a32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a36:	e0ca      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013a38:	2320      	movs	r3, #32
 8013a3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a3e:	e0c6      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013a40:	2340      	movs	r3, #64	@ 0x40
 8013a42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a46:	e0c2      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013a48:	2380      	movs	r3, #128	@ 0x80
 8013a4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013a4e:	e0be      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013a50:	40011400 	.word	0x40011400
 8013a54:	58024400 	.word	0x58024400
 8013a58:	40007800 	.word	0x40007800
 8013a5c:	40007c00 	.word	0x40007c00
 8013a60:	40011800 	.word	0x40011800
 8013a64:	697b      	ldr	r3, [r7, #20]
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	4aad      	ldr	r2, [pc, #692]	@ (8013d20 <UART_SetConfig+0x900>)
 8013a6a:	4293      	cmp	r3, r2
 8013a6c:	d176      	bne.n	8013b5c <UART_SetConfig+0x73c>
 8013a6e:	4bad      	ldr	r3, [pc, #692]	@ (8013d24 <UART_SetConfig+0x904>)
 8013a70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8013a72:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8013a76:	2b28      	cmp	r3, #40	@ 0x28
 8013a78:	d86c      	bhi.n	8013b54 <UART_SetConfig+0x734>
 8013a7a:	a201      	add	r2, pc, #4	@ (adr r2, 8013a80 <UART_SetConfig+0x660>)
 8013a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013a80:	08013b25 	.word	0x08013b25
 8013a84:	08013b55 	.word	0x08013b55
 8013a88:	08013b55 	.word	0x08013b55
 8013a8c:	08013b55 	.word	0x08013b55
 8013a90:	08013b55 	.word	0x08013b55
 8013a94:	08013b55 	.word	0x08013b55
 8013a98:	08013b55 	.word	0x08013b55
 8013a9c:	08013b55 	.word	0x08013b55
 8013aa0:	08013b2d 	.word	0x08013b2d
 8013aa4:	08013b55 	.word	0x08013b55
 8013aa8:	08013b55 	.word	0x08013b55
 8013aac:	08013b55 	.word	0x08013b55
 8013ab0:	08013b55 	.word	0x08013b55
 8013ab4:	08013b55 	.word	0x08013b55
 8013ab8:	08013b55 	.word	0x08013b55
 8013abc:	08013b55 	.word	0x08013b55
 8013ac0:	08013b35 	.word	0x08013b35
 8013ac4:	08013b55 	.word	0x08013b55
 8013ac8:	08013b55 	.word	0x08013b55
 8013acc:	08013b55 	.word	0x08013b55
 8013ad0:	08013b55 	.word	0x08013b55
 8013ad4:	08013b55 	.word	0x08013b55
 8013ad8:	08013b55 	.word	0x08013b55
 8013adc:	08013b55 	.word	0x08013b55
 8013ae0:	08013b3d 	.word	0x08013b3d
 8013ae4:	08013b55 	.word	0x08013b55
 8013ae8:	08013b55 	.word	0x08013b55
 8013aec:	08013b55 	.word	0x08013b55
 8013af0:	08013b55 	.word	0x08013b55
 8013af4:	08013b55 	.word	0x08013b55
 8013af8:	08013b55 	.word	0x08013b55
 8013afc:	08013b55 	.word	0x08013b55
 8013b00:	08013b45 	.word	0x08013b45
 8013b04:	08013b55 	.word	0x08013b55
 8013b08:	08013b55 	.word	0x08013b55
 8013b0c:	08013b55 	.word	0x08013b55
 8013b10:	08013b55 	.word	0x08013b55
 8013b14:	08013b55 	.word	0x08013b55
 8013b18:	08013b55 	.word	0x08013b55
 8013b1c:	08013b55 	.word	0x08013b55
 8013b20:	08013b4d 	.word	0x08013b4d
 8013b24:	2301      	movs	r3, #1
 8013b26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b2a:	e050      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013b2c:	2304      	movs	r3, #4
 8013b2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b32:	e04c      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013b34:	2308      	movs	r3, #8
 8013b36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b3a:	e048      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013b3c:	2310      	movs	r3, #16
 8013b3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b42:	e044      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013b44:	2320      	movs	r3, #32
 8013b46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b4a:	e040      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013b4c:	2340      	movs	r3, #64	@ 0x40
 8013b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b52:	e03c      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013b54:	2380      	movs	r3, #128	@ 0x80
 8013b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b5a:	e038      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013b5c:	697b      	ldr	r3, [r7, #20]
 8013b5e:	681b      	ldr	r3, [r3, #0]
 8013b60:	4a71      	ldr	r2, [pc, #452]	@ (8013d28 <UART_SetConfig+0x908>)
 8013b62:	4293      	cmp	r3, r2
 8013b64:	d130      	bne.n	8013bc8 <UART_SetConfig+0x7a8>
 8013b66:	4b6f      	ldr	r3, [pc, #444]	@ (8013d24 <UART_SetConfig+0x904>)
 8013b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013b6a:	f003 0307 	and.w	r3, r3, #7
 8013b6e:	2b05      	cmp	r3, #5
 8013b70:	d826      	bhi.n	8013bc0 <UART_SetConfig+0x7a0>
 8013b72:	a201      	add	r2, pc, #4	@ (adr r2, 8013b78 <UART_SetConfig+0x758>)
 8013b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013b78:	08013b91 	.word	0x08013b91
 8013b7c:	08013b99 	.word	0x08013b99
 8013b80:	08013ba1 	.word	0x08013ba1
 8013b84:	08013ba9 	.word	0x08013ba9
 8013b88:	08013bb1 	.word	0x08013bb1
 8013b8c:	08013bb9 	.word	0x08013bb9
 8013b90:	2302      	movs	r3, #2
 8013b92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b96:	e01a      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013b98:	2304      	movs	r3, #4
 8013b9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013b9e:	e016      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013ba0:	2308      	movs	r3, #8
 8013ba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013ba6:	e012      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013ba8:	2310      	movs	r3, #16
 8013baa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bae:	e00e      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013bb0:	2320      	movs	r3, #32
 8013bb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bb6:	e00a      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013bb8:	2340      	movs	r3, #64	@ 0x40
 8013bba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bbe:	e006      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013bc0:	2380      	movs	r3, #128	@ 0x80
 8013bc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8013bc6:	e002      	b.n	8013bce <UART_SetConfig+0x7ae>
 8013bc8:	2380      	movs	r3, #128	@ 0x80
 8013bca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8013bce:	697b      	ldr	r3, [r7, #20]
 8013bd0:	681b      	ldr	r3, [r3, #0]
 8013bd2:	4a55      	ldr	r2, [pc, #340]	@ (8013d28 <UART_SetConfig+0x908>)
 8013bd4:	4293      	cmp	r3, r2
 8013bd6:	f040 80f8 	bne.w	8013dca <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8013bda:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013bde:	2b20      	cmp	r3, #32
 8013be0:	dc46      	bgt.n	8013c70 <UART_SetConfig+0x850>
 8013be2:	2b02      	cmp	r3, #2
 8013be4:	db75      	blt.n	8013cd2 <UART_SetConfig+0x8b2>
 8013be6:	3b02      	subs	r3, #2
 8013be8:	2b1e      	cmp	r3, #30
 8013bea:	d872      	bhi.n	8013cd2 <UART_SetConfig+0x8b2>
 8013bec:	a201      	add	r2, pc, #4	@ (adr r2, 8013bf4 <UART_SetConfig+0x7d4>)
 8013bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013bf2:	bf00      	nop
 8013bf4:	08013c77 	.word	0x08013c77
 8013bf8:	08013cd3 	.word	0x08013cd3
 8013bfc:	08013c7f 	.word	0x08013c7f
 8013c00:	08013cd3 	.word	0x08013cd3
 8013c04:	08013cd3 	.word	0x08013cd3
 8013c08:	08013cd3 	.word	0x08013cd3
 8013c0c:	08013c8f 	.word	0x08013c8f
 8013c10:	08013cd3 	.word	0x08013cd3
 8013c14:	08013cd3 	.word	0x08013cd3
 8013c18:	08013cd3 	.word	0x08013cd3
 8013c1c:	08013cd3 	.word	0x08013cd3
 8013c20:	08013cd3 	.word	0x08013cd3
 8013c24:	08013cd3 	.word	0x08013cd3
 8013c28:	08013cd3 	.word	0x08013cd3
 8013c2c:	08013c9f 	.word	0x08013c9f
 8013c30:	08013cd3 	.word	0x08013cd3
 8013c34:	08013cd3 	.word	0x08013cd3
 8013c38:	08013cd3 	.word	0x08013cd3
 8013c3c:	08013cd3 	.word	0x08013cd3
 8013c40:	08013cd3 	.word	0x08013cd3
 8013c44:	08013cd3 	.word	0x08013cd3
 8013c48:	08013cd3 	.word	0x08013cd3
 8013c4c:	08013cd3 	.word	0x08013cd3
 8013c50:	08013cd3 	.word	0x08013cd3
 8013c54:	08013cd3 	.word	0x08013cd3
 8013c58:	08013cd3 	.word	0x08013cd3
 8013c5c:	08013cd3 	.word	0x08013cd3
 8013c60:	08013cd3 	.word	0x08013cd3
 8013c64:	08013cd3 	.word	0x08013cd3
 8013c68:	08013cd3 	.word	0x08013cd3
 8013c6c:	08013cc5 	.word	0x08013cc5
 8013c70:	2b40      	cmp	r3, #64	@ 0x40
 8013c72:	d02a      	beq.n	8013cca <UART_SetConfig+0x8aa>
 8013c74:	e02d      	b.n	8013cd2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8013c76:	f7fc f80f 	bl	800fc98 <HAL_RCCEx_GetD3PCLK1Freq>
 8013c7a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013c7c:	e02f      	b.n	8013cde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8013c7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013c82:	4618      	mov	r0, r3
 8013c84:	f7fc f81e 	bl	800fcc4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013c8c:	e027      	b.n	8013cde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8013c8e:	f107 0318 	add.w	r3, r7, #24
 8013c92:	4618      	mov	r0, r3
 8013c94:	f7fc f96a 	bl	800ff6c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013c98:	69fb      	ldr	r3, [r7, #28]
 8013c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013c9c:	e01f      	b.n	8013cde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8013c9e:	4b21      	ldr	r3, [pc, #132]	@ (8013d24 <UART_SetConfig+0x904>)
 8013ca0:	681b      	ldr	r3, [r3, #0]
 8013ca2:	f003 0320 	and.w	r3, r3, #32
 8013ca6:	2b00      	cmp	r3, #0
 8013ca8:	d009      	beq.n	8013cbe <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8013caa:	4b1e      	ldr	r3, [pc, #120]	@ (8013d24 <UART_SetConfig+0x904>)
 8013cac:	681b      	ldr	r3, [r3, #0]
 8013cae:	08db      	lsrs	r3, r3, #3
 8013cb0:	f003 0303 	and.w	r3, r3, #3
 8013cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8013d2c <UART_SetConfig+0x90c>)
 8013cb6:	fa22 f303 	lsr.w	r3, r2, r3
 8013cba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013cbc:	e00f      	b.n	8013cde <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8013cbe:	4b1b      	ldr	r3, [pc, #108]	@ (8013d2c <UART_SetConfig+0x90c>)
 8013cc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013cc2:	e00c      	b.n	8013cde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8013d30 <UART_SetConfig+0x910>)
 8013cc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013cc8:	e009      	b.n	8013cde <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013cca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013cd0:	e005      	b.n	8013cde <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8013cd2:	2300      	movs	r3, #0
 8013cd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8013cd6:	2301      	movs	r3, #1
 8013cd8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8013cdc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8013cde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013ce0:	2b00      	cmp	r3, #0
 8013ce2:	f000 81ee 	beq.w	80140c2 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8013ce6:	697b      	ldr	r3, [r7, #20]
 8013ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013cea:	4a12      	ldr	r2, [pc, #72]	@ (8013d34 <UART_SetConfig+0x914>)
 8013cec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013cf0:	461a      	mov	r2, r3
 8013cf2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013cf4:	fbb3 f3f2 	udiv	r3, r3, r2
 8013cf8:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8013cfa:	697b      	ldr	r3, [r7, #20]
 8013cfc:	685a      	ldr	r2, [r3, #4]
 8013cfe:	4613      	mov	r3, r2
 8013d00:	005b      	lsls	r3, r3, #1
 8013d02:	4413      	add	r3, r2
 8013d04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013d06:	429a      	cmp	r2, r3
 8013d08:	d305      	bcc.n	8013d16 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8013d0a:	697b      	ldr	r3, [r7, #20]
 8013d0c:	685b      	ldr	r3, [r3, #4]
 8013d0e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8013d10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013d12:	429a      	cmp	r2, r3
 8013d14:	d910      	bls.n	8013d38 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8013d16:	2301      	movs	r3, #1
 8013d18:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013d1c:	e1d1      	b.n	80140c2 <UART_SetConfig+0xca2>
 8013d1e:	bf00      	nop
 8013d20:	40011c00 	.word	0x40011c00
 8013d24:	58024400 	.word	0x58024400
 8013d28:	58000c00 	.word	0x58000c00
 8013d2c:	03d09000 	.word	0x03d09000
 8013d30:	003d0900 	.word	0x003d0900
 8013d34:	0801ded8 	.word	0x0801ded8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8013d38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013d3a:	2200      	movs	r2, #0
 8013d3c:	60bb      	str	r3, [r7, #8]
 8013d3e:	60fa      	str	r2, [r7, #12]
 8013d40:	697b      	ldr	r3, [r7, #20]
 8013d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013d44:	4ac0      	ldr	r2, [pc, #768]	@ (8014048 <UART_SetConfig+0xc28>)
 8013d46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013d4a:	b29b      	uxth	r3, r3
 8013d4c:	2200      	movs	r2, #0
 8013d4e:	603b      	str	r3, [r7, #0]
 8013d50:	607a      	str	r2, [r7, #4]
 8013d52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8013d56:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8013d5a:	f7ec fcfd 	bl	8000758 <__aeabi_uldivmod>
 8013d5e:	4602      	mov	r2, r0
 8013d60:	460b      	mov	r3, r1
 8013d62:	4610      	mov	r0, r2
 8013d64:	4619      	mov	r1, r3
 8013d66:	f04f 0200 	mov.w	r2, #0
 8013d6a:	f04f 0300 	mov.w	r3, #0
 8013d6e:	020b      	lsls	r3, r1, #8
 8013d70:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8013d74:	0202      	lsls	r2, r0, #8
 8013d76:	6979      	ldr	r1, [r7, #20]
 8013d78:	6849      	ldr	r1, [r1, #4]
 8013d7a:	0849      	lsrs	r1, r1, #1
 8013d7c:	2000      	movs	r0, #0
 8013d7e:	460c      	mov	r4, r1
 8013d80:	4605      	mov	r5, r0
 8013d82:	eb12 0804 	adds.w	r8, r2, r4
 8013d86:	eb43 0905 	adc.w	r9, r3, r5
 8013d8a:	697b      	ldr	r3, [r7, #20]
 8013d8c:	685b      	ldr	r3, [r3, #4]
 8013d8e:	2200      	movs	r2, #0
 8013d90:	469a      	mov	sl, r3
 8013d92:	4693      	mov	fp, r2
 8013d94:	4652      	mov	r2, sl
 8013d96:	465b      	mov	r3, fp
 8013d98:	4640      	mov	r0, r8
 8013d9a:	4649      	mov	r1, r9
 8013d9c:	f7ec fcdc 	bl	8000758 <__aeabi_uldivmod>
 8013da0:	4602      	mov	r2, r0
 8013da2:	460b      	mov	r3, r1
 8013da4:	4613      	mov	r3, r2
 8013da6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8013da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013daa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8013dae:	d308      	bcc.n	8013dc2 <UART_SetConfig+0x9a2>
 8013db0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013db2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8013db6:	d204      	bcs.n	8013dc2 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8013db8:	697b      	ldr	r3, [r7, #20]
 8013dba:	681b      	ldr	r3, [r3, #0]
 8013dbc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013dbe:	60da      	str	r2, [r3, #12]
 8013dc0:	e17f      	b.n	80140c2 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8013dc2:	2301      	movs	r3, #1
 8013dc4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013dc8:	e17b      	b.n	80140c2 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8013dca:	697b      	ldr	r3, [r7, #20]
 8013dcc:	69db      	ldr	r3, [r3, #28]
 8013dce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8013dd2:	f040 80bd 	bne.w	8013f50 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8013dd6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013dda:	2b20      	cmp	r3, #32
 8013ddc:	dc48      	bgt.n	8013e70 <UART_SetConfig+0xa50>
 8013dde:	2b00      	cmp	r3, #0
 8013de0:	db7b      	blt.n	8013eda <UART_SetConfig+0xaba>
 8013de2:	2b20      	cmp	r3, #32
 8013de4:	d879      	bhi.n	8013eda <UART_SetConfig+0xaba>
 8013de6:	a201      	add	r2, pc, #4	@ (adr r2, 8013dec <UART_SetConfig+0x9cc>)
 8013de8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013dec:	08013e77 	.word	0x08013e77
 8013df0:	08013e7f 	.word	0x08013e7f
 8013df4:	08013edb 	.word	0x08013edb
 8013df8:	08013edb 	.word	0x08013edb
 8013dfc:	08013e87 	.word	0x08013e87
 8013e00:	08013edb 	.word	0x08013edb
 8013e04:	08013edb 	.word	0x08013edb
 8013e08:	08013edb 	.word	0x08013edb
 8013e0c:	08013e97 	.word	0x08013e97
 8013e10:	08013edb 	.word	0x08013edb
 8013e14:	08013edb 	.word	0x08013edb
 8013e18:	08013edb 	.word	0x08013edb
 8013e1c:	08013edb 	.word	0x08013edb
 8013e20:	08013edb 	.word	0x08013edb
 8013e24:	08013edb 	.word	0x08013edb
 8013e28:	08013edb 	.word	0x08013edb
 8013e2c:	08013ea7 	.word	0x08013ea7
 8013e30:	08013edb 	.word	0x08013edb
 8013e34:	08013edb 	.word	0x08013edb
 8013e38:	08013edb 	.word	0x08013edb
 8013e3c:	08013edb 	.word	0x08013edb
 8013e40:	08013edb 	.word	0x08013edb
 8013e44:	08013edb 	.word	0x08013edb
 8013e48:	08013edb 	.word	0x08013edb
 8013e4c:	08013edb 	.word	0x08013edb
 8013e50:	08013edb 	.word	0x08013edb
 8013e54:	08013edb 	.word	0x08013edb
 8013e58:	08013edb 	.word	0x08013edb
 8013e5c:	08013edb 	.word	0x08013edb
 8013e60:	08013edb 	.word	0x08013edb
 8013e64:	08013edb 	.word	0x08013edb
 8013e68:	08013edb 	.word	0x08013edb
 8013e6c:	08013ecd 	.word	0x08013ecd
 8013e70:	2b40      	cmp	r3, #64	@ 0x40
 8013e72:	d02e      	beq.n	8013ed2 <UART_SetConfig+0xab2>
 8013e74:	e031      	b.n	8013eda <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8013e76:	f7fa f871 	bl	800df5c <HAL_RCC_GetPCLK1Freq>
 8013e7a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013e7c:	e033      	b.n	8013ee6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8013e7e:	f7fa f883 	bl	800df88 <HAL_RCC_GetPCLK2Freq>
 8013e82:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013e84:	e02f      	b.n	8013ee6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8013e86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8013e8a:	4618      	mov	r0, r3
 8013e8c:	f7fb ff1a 	bl	800fcc4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8013e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013e94:	e027      	b.n	8013ee6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8013e96:	f107 0318 	add.w	r3, r7, #24
 8013e9a:	4618      	mov	r0, r3
 8013e9c:	f7fc f866 	bl	800ff6c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8013ea0:	69fb      	ldr	r3, [r7, #28]
 8013ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013ea4:	e01f      	b.n	8013ee6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8013ea6:	4b69      	ldr	r3, [pc, #420]	@ (801404c <UART_SetConfig+0xc2c>)
 8013ea8:	681b      	ldr	r3, [r3, #0]
 8013eaa:	f003 0320 	and.w	r3, r3, #32
 8013eae:	2b00      	cmp	r3, #0
 8013eb0:	d009      	beq.n	8013ec6 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8013eb2:	4b66      	ldr	r3, [pc, #408]	@ (801404c <UART_SetConfig+0xc2c>)
 8013eb4:	681b      	ldr	r3, [r3, #0]
 8013eb6:	08db      	lsrs	r3, r3, #3
 8013eb8:	f003 0303 	and.w	r3, r3, #3
 8013ebc:	4a64      	ldr	r2, [pc, #400]	@ (8014050 <UART_SetConfig+0xc30>)
 8013ebe:	fa22 f303 	lsr.w	r3, r2, r3
 8013ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8013ec4:	e00f      	b.n	8013ee6 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8013ec6:	4b62      	ldr	r3, [pc, #392]	@ (8014050 <UART_SetConfig+0xc30>)
 8013ec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013eca:	e00c      	b.n	8013ee6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8013ecc:	4b61      	ldr	r3, [pc, #388]	@ (8014054 <UART_SetConfig+0xc34>)
 8013ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013ed0:	e009      	b.n	8013ee6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8013ed2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8013ed8:	e005      	b.n	8013ee6 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8013eda:	2300      	movs	r3, #0
 8013edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8013ede:	2301      	movs	r3, #1
 8013ee0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8013ee4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8013ee6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013ee8:	2b00      	cmp	r3, #0
 8013eea:	f000 80ea 	beq.w	80140c2 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8013eee:	697b      	ldr	r3, [r7, #20]
 8013ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013ef2:	4a55      	ldr	r2, [pc, #340]	@ (8014048 <UART_SetConfig+0xc28>)
 8013ef4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8013ef8:	461a      	mov	r2, r3
 8013efa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013efc:	fbb3 f3f2 	udiv	r3, r3, r2
 8013f00:	005a      	lsls	r2, r3, #1
 8013f02:	697b      	ldr	r3, [r7, #20]
 8013f04:	685b      	ldr	r3, [r3, #4]
 8013f06:	085b      	lsrs	r3, r3, #1
 8013f08:	441a      	add	r2, r3
 8013f0a:	697b      	ldr	r3, [r7, #20]
 8013f0c:	685b      	ldr	r3, [r3, #4]
 8013f0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013f12:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8013f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013f16:	2b0f      	cmp	r3, #15
 8013f18:	d916      	bls.n	8013f48 <UART_SetConfig+0xb28>
 8013f1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013f1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013f20:	d212      	bcs.n	8013f48 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8013f22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013f24:	b29b      	uxth	r3, r3
 8013f26:	f023 030f 	bic.w	r3, r3, #15
 8013f2a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8013f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013f2e:	085b      	lsrs	r3, r3, #1
 8013f30:	b29b      	uxth	r3, r3
 8013f32:	f003 0307 	and.w	r3, r3, #7
 8013f36:	b29a      	uxth	r2, r3
 8013f38:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8013f3a:	4313      	orrs	r3, r2
 8013f3c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8013f3e:	697b      	ldr	r3, [r7, #20]
 8013f40:	681b      	ldr	r3, [r3, #0]
 8013f42:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8013f44:	60da      	str	r2, [r3, #12]
 8013f46:	e0bc      	b.n	80140c2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8013f48:	2301      	movs	r3, #1
 8013f4a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8013f4e:	e0b8      	b.n	80140c2 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8013f50:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8013f54:	2b20      	cmp	r3, #32
 8013f56:	dc4b      	bgt.n	8013ff0 <UART_SetConfig+0xbd0>
 8013f58:	2b00      	cmp	r3, #0
 8013f5a:	f2c0 8087 	blt.w	801406c <UART_SetConfig+0xc4c>
 8013f5e:	2b20      	cmp	r3, #32
 8013f60:	f200 8084 	bhi.w	801406c <UART_SetConfig+0xc4c>
 8013f64:	a201      	add	r2, pc, #4	@ (adr r2, 8013f6c <UART_SetConfig+0xb4c>)
 8013f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013f6a:	bf00      	nop
 8013f6c:	08013ff7 	.word	0x08013ff7
 8013f70:	08013fff 	.word	0x08013fff
 8013f74:	0801406d 	.word	0x0801406d
 8013f78:	0801406d 	.word	0x0801406d
 8013f7c:	08014007 	.word	0x08014007
 8013f80:	0801406d 	.word	0x0801406d
 8013f84:	0801406d 	.word	0x0801406d
 8013f88:	0801406d 	.word	0x0801406d
 8013f8c:	08014017 	.word	0x08014017
 8013f90:	0801406d 	.word	0x0801406d
 8013f94:	0801406d 	.word	0x0801406d
 8013f98:	0801406d 	.word	0x0801406d
 8013f9c:	0801406d 	.word	0x0801406d
 8013fa0:	0801406d 	.word	0x0801406d
 8013fa4:	0801406d 	.word	0x0801406d
 8013fa8:	0801406d 	.word	0x0801406d
 8013fac:	08014027 	.word	0x08014027
 8013fb0:	0801406d 	.word	0x0801406d
 8013fb4:	0801406d 	.word	0x0801406d
 8013fb8:	0801406d 	.word	0x0801406d
 8013fbc:	0801406d 	.word	0x0801406d
 8013fc0:	0801406d 	.word	0x0801406d
 8013fc4:	0801406d 	.word	0x0801406d
 8013fc8:	0801406d 	.word	0x0801406d
 8013fcc:	0801406d 	.word	0x0801406d
 8013fd0:	0801406d 	.word	0x0801406d
 8013fd4:	0801406d 	.word	0x0801406d
 8013fd8:	0801406d 	.word	0x0801406d
 8013fdc:	0801406d 	.word	0x0801406d
 8013fe0:	0801406d 	.word	0x0801406d
 8013fe4:	0801406d 	.word	0x0801406d
 8013fe8:	0801406d 	.word	0x0801406d
 8013fec:	0801405f 	.word	0x0801405f
 8013ff0:	2b40      	cmp	r3, #64	@ 0x40
 8013ff2:	d037      	beq.n	8014064 <UART_SetConfig+0xc44>
 8013ff4:	e03a      	b.n	801406c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8013ff6:	f7f9 ffb1 	bl	800df5c <HAL_RCC_GetPCLK1Freq>
 8013ffa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8013ffc:	e03c      	b.n	8014078 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8013ffe:	f7f9 ffc3 	bl	800df88 <HAL_RCC_GetPCLK2Freq>
 8014002:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8014004:	e038      	b.n	8014078 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8014006:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801400a:	4618      	mov	r0, r3
 801400c:	f7fb fe5a 	bl	800fcc4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8014010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014012:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014014:	e030      	b.n	8014078 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8014016:	f107 0318 	add.w	r3, r7, #24
 801401a:	4618      	mov	r0, r3
 801401c:	f7fb ffa6 	bl	800ff6c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8014020:	69fb      	ldr	r3, [r7, #28]
 8014022:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014024:	e028      	b.n	8014078 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014026:	4b09      	ldr	r3, [pc, #36]	@ (801404c <UART_SetConfig+0xc2c>)
 8014028:	681b      	ldr	r3, [r3, #0]
 801402a:	f003 0320 	and.w	r3, r3, #32
 801402e:	2b00      	cmp	r3, #0
 8014030:	d012      	beq.n	8014058 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8014032:	4b06      	ldr	r3, [pc, #24]	@ (801404c <UART_SetConfig+0xc2c>)
 8014034:	681b      	ldr	r3, [r3, #0]
 8014036:	08db      	lsrs	r3, r3, #3
 8014038:	f003 0303 	and.w	r3, r3, #3
 801403c:	4a04      	ldr	r2, [pc, #16]	@ (8014050 <UART_SetConfig+0xc30>)
 801403e:	fa22 f303 	lsr.w	r3, r2, r3
 8014042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8014044:	e018      	b.n	8014078 <UART_SetConfig+0xc58>
 8014046:	bf00      	nop
 8014048:	0801ded8 	.word	0x0801ded8
 801404c:	58024400 	.word	0x58024400
 8014050:	03d09000 	.word	0x03d09000
 8014054:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8014058:	4b24      	ldr	r3, [pc, #144]	@ (80140ec <UART_SetConfig+0xccc>)
 801405a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801405c:	e00c      	b.n	8014078 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 801405e:	4b24      	ldr	r3, [pc, #144]	@ (80140f0 <UART_SetConfig+0xcd0>)
 8014060:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8014062:	e009      	b.n	8014078 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8014064:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8014068:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801406a:	e005      	b.n	8014078 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 801406c:	2300      	movs	r3, #0
 801406e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8014070:	2301      	movs	r3, #1
 8014072:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8014076:	bf00      	nop
    }

    if (pclk != 0U)
 8014078:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801407a:	2b00      	cmp	r3, #0
 801407c:	d021      	beq.n	80140c2 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801407e:	697b      	ldr	r3, [r7, #20]
 8014080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014082:	4a1c      	ldr	r2, [pc, #112]	@ (80140f4 <UART_SetConfig+0xcd4>)
 8014084:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014088:	461a      	mov	r2, r3
 801408a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801408c:	fbb3 f2f2 	udiv	r2, r3, r2
 8014090:	697b      	ldr	r3, [r7, #20]
 8014092:	685b      	ldr	r3, [r3, #4]
 8014094:	085b      	lsrs	r3, r3, #1
 8014096:	441a      	add	r2, r3
 8014098:	697b      	ldr	r3, [r7, #20]
 801409a:	685b      	ldr	r3, [r3, #4]
 801409c:	fbb2 f3f3 	udiv	r3, r2, r3
 80140a0:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80140a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80140a4:	2b0f      	cmp	r3, #15
 80140a6:	d909      	bls.n	80140bc <UART_SetConfig+0xc9c>
 80140a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80140aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80140ae:	d205      	bcs.n	80140bc <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80140b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80140b2:	b29a      	uxth	r2, r3
 80140b4:	697b      	ldr	r3, [r7, #20]
 80140b6:	681b      	ldr	r3, [r3, #0]
 80140b8:	60da      	str	r2, [r3, #12]
 80140ba:	e002      	b.n	80140c2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80140bc:	2301      	movs	r3, #1
 80140be:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80140c2:	697b      	ldr	r3, [r7, #20]
 80140c4:	2201      	movs	r2, #1
 80140c6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80140ca:	697b      	ldr	r3, [r7, #20]
 80140cc:	2201      	movs	r2, #1
 80140ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80140d2:	697b      	ldr	r3, [r7, #20]
 80140d4:	2200      	movs	r2, #0
 80140d6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80140d8:	697b      	ldr	r3, [r7, #20]
 80140da:	2200      	movs	r2, #0
 80140dc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80140de:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80140e2:	4618      	mov	r0, r3
 80140e4:	3748      	adds	r7, #72	@ 0x48
 80140e6:	46bd      	mov	sp, r7
 80140e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80140ec:	03d09000 	.word	0x03d09000
 80140f0:	003d0900 	.word	0x003d0900
 80140f4:	0801ded8 	.word	0x0801ded8

080140f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80140f8:	b480      	push	{r7}
 80140fa:	b083      	sub	sp, #12
 80140fc:	af00      	add	r7, sp, #0
 80140fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014104:	f003 0308 	and.w	r3, r3, #8
 8014108:	2b00      	cmp	r3, #0
 801410a:	d00a      	beq.n	8014122 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	681b      	ldr	r3, [r3, #0]
 8014110:	685b      	ldr	r3, [r3, #4]
 8014112:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801411a:	687b      	ldr	r3, [r7, #4]
 801411c:	681b      	ldr	r3, [r3, #0]
 801411e:	430a      	orrs	r2, r1
 8014120:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8014122:	687b      	ldr	r3, [r7, #4]
 8014124:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014126:	f003 0301 	and.w	r3, r3, #1
 801412a:	2b00      	cmp	r3, #0
 801412c:	d00a      	beq.n	8014144 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801412e:	687b      	ldr	r3, [r7, #4]
 8014130:	681b      	ldr	r3, [r3, #0]
 8014132:	685b      	ldr	r3, [r3, #4]
 8014134:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801413c:	687b      	ldr	r3, [r7, #4]
 801413e:	681b      	ldr	r3, [r3, #0]
 8014140:	430a      	orrs	r2, r1
 8014142:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014148:	f003 0302 	and.w	r3, r3, #2
 801414c:	2b00      	cmp	r3, #0
 801414e:	d00a      	beq.n	8014166 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8014150:	687b      	ldr	r3, [r7, #4]
 8014152:	681b      	ldr	r3, [r3, #0]
 8014154:	685b      	ldr	r3, [r3, #4]
 8014156:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 801415a:	687b      	ldr	r3, [r7, #4]
 801415c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	681b      	ldr	r3, [r3, #0]
 8014162:	430a      	orrs	r2, r1
 8014164:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8014166:	687b      	ldr	r3, [r7, #4]
 8014168:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801416a:	f003 0304 	and.w	r3, r3, #4
 801416e:	2b00      	cmp	r3, #0
 8014170:	d00a      	beq.n	8014188 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8014172:	687b      	ldr	r3, [r7, #4]
 8014174:	681b      	ldr	r3, [r3, #0]
 8014176:	685b      	ldr	r3, [r3, #4]
 8014178:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014180:	687b      	ldr	r3, [r7, #4]
 8014182:	681b      	ldr	r3, [r3, #0]
 8014184:	430a      	orrs	r2, r1
 8014186:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8014188:	687b      	ldr	r3, [r7, #4]
 801418a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801418c:	f003 0310 	and.w	r3, r3, #16
 8014190:	2b00      	cmp	r3, #0
 8014192:	d00a      	beq.n	80141aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8014194:	687b      	ldr	r3, [r7, #4]
 8014196:	681b      	ldr	r3, [r3, #0]
 8014198:	689b      	ldr	r3, [r3, #8]
 801419a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801419e:	687b      	ldr	r3, [r7, #4]
 80141a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80141a2:	687b      	ldr	r3, [r7, #4]
 80141a4:	681b      	ldr	r3, [r3, #0]
 80141a6:	430a      	orrs	r2, r1
 80141a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80141ae:	f003 0320 	and.w	r3, r3, #32
 80141b2:	2b00      	cmp	r3, #0
 80141b4:	d00a      	beq.n	80141cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	681b      	ldr	r3, [r3, #0]
 80141ba:	689b      	ldr	r3, [r3, #8]
 80141bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80141c0:	687b      	ldr	r3, [r7, #4]
 80141c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80141c4:	687b      	ldr	r3, [r7, #4]
 80141c6:	681b      	ldr	r3, [r3, #0]
 80141c8:	430a      	orrs	r2, r1
 80141ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80141d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80141d4:	2b00      	cmp	r3, #0
 80141d6:	d01a      	beq.n	801420e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80141d8:	687b      	ldr	r3, [r7, #4]
 80141da:	681b      	ldr	r3, [r3, #0]
 80141dc:	685b      	ldr	r3, [r3, #4]
 80141de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80141e2:	687b      	ldr	r3, [r7, #4]
 80141e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	681b      	ldr	r3, [r3, #0]
 80141ea:	430a      	orrs	r2, r1
 80141ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80141ee:	687b      	ldr	r3, [r7, #4]
 80141f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80141f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80141f6:	d10a      	bne.n	801420e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80141f8:	687b      	ldr	r3, [r7, #4]
 80141fa:	681b      	ldr	r3, [r3, #0]
 80141fc:	685b      	ldr	r3, [r3, #4]
 80141fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8014202:	687b      	ldr	r3, [r7, #4]
 8014204:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8014206:	687b      	ldr	r3, [r7, #4]
 8014208:	681b      	ldr	r3, [r3, #0]
 801420a:	430a      	orrs	r2, r1
 801420c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801420e:	687b      	ldr	r3, [r7, #4]
 8014210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014212:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8014216:	2b00      	cmp	r3, #0
 8014218:	d00a      	beq.n	8014230 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801421a:	687b      	ldr	r3, [r7, #4]
 801421c:	681b      	ldr	r3, [r3, #0]
 801421e:	685b      	ldr	r3, [r3, #4]
 8014220:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8014228:	687b      	ldr	r3, [r7, #4]
 801422a:	681b      	ldr	r3, [r3, #0]
 801422c:	430a      	orrs	r2, r1
 801422e:	605a      	str	r2, [r3, #4]
  }
}
 8014230:	bf00      	nop
 8014232:	370c      	adds	r7, #12
 8014234:	46bd      	mov	sp, r7
 8014236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801423a:	4770      	bx	lr

0801423c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801423c:	b580      	push	{r7, lr}
 801423e:	b098      	sub	sp, #96	@ 0x60
 8014240:	af02      	add	r7, sp, #8
 8014242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	2200      	movs	r2, #0
 8014248:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801424c:	f7f3 f884 	bl	8007358 <HAL_GetTick>
 8014250:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8014252:	687b      	ldr	r3, [r7, #4]
 8014254:	681b      	ldr	r3, [r3, #0]
 8014256:	681b      	ldr	r3, [r3, #0]
 8014258:	f003 0308 	and.w	r3, r3, #8
 801425c:	2b08      	cmp	r3, #8
 801425e:	d12f      	bne.n	80142c0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8014260:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8014264:	9300      	str	r3, [sp, #0]
 8014266:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8014268:	2200      	movs	r2, #0
 801426a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801426e:	6878      	ldr	r0, [r7, #4]
 8014270:	f000 f88e 	bl	8014390 <UART_WaitOnFlagUntilTimeout>
 8014274:	4603      	mov	r3, r0
 8014276:	2b00      	cmp	r3, #0
 8014278:	d022      	beq.n	80142c0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801427a:	687b      	ldr	r3, [r7, #4]
 801427c:	681b      	ldr	r3, [r3, #0]
 801427e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014282:	e853 3f00 	ldrex	r3, [r3]
 8014286:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8014288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801428a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801428e:	653b      	str	r3, [r7, #80]	@ 0x50
 8014290:	687b      	ldr	r3, [r7, #4]
 8014292:	681b      	ldr	r3, [r3, #0]
 8014294:	461a      	mov	r2, r3
 8014296:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8014298:	647b      	str	r3, [r7, #68]	@ 0x44
 801429a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801429c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801429e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80142a0:	e841 2300 	strex	r3, r2, [r1]
 80142a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80142a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80142a8:	2b00      	cmp	r3, #0
 80142aa:	d1e6      	bne.n	801427a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	2220      	movs	r2, #32
 80142b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80142b4:	687b      	ldr	r3, [r7, #4]
 80142b6:	2200      	movs	r2, #0
 80142b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80142bc:	2303      	movs	r3, #3
 80142be:	e063      	b.n	8014388 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	681b      	ldr	r3, [r3, #0]
 80142c4:	681b      	ldr	r3, [r3, #0]
 80142c6:	f003 0304 	and.w	r3, r3, #4
 80142ca:	2b04      	cmp	r3, #4
 80142cc:	d149      	bne.n	8014362 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80142ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80142d2:	9300      	str	r3, [sp, #0]
 80142d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80142d6:	2200      	movs	r2, #0
 80142d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80142dc:	6878      	ldr	r0, [r7, #4]
 80142de:	f000 f857 	bl	8014390 <UART_WaitOnFlagUntilTimeout>
 80142e2:	4603      	mov	r3, r0
 80142e4:	2b00      	cmp	r3, #0
 80142e6:	d03c      	beq.n	8014362 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80142e8:	687b      	ldr	r3, [r7, #4]
 80142ea:	681b      	ldr	r3, [r3, #0]
 80142ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80142ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80142f0:	e853 3f00 	ldrex	r3, [r3]
 80142f4:	623b      	str	r3, [r7, #32]
   return(result);
 80142f6:	6a3b      	ldr	r3, [r7, #32]
 80142f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80142fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80142fe:	687b      	ldr	r3, [r7, #4]
 8014300:	681b      	ldr	r3, [r3, #0]
 8014302:	461a      	mov	r2, r3
 8014304:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014306:	633b      	str	r3, [r7, #48]	@ 0x30
 8014308:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801430a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801430c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801430e:	e841 2300 	strex	r3, r2, [r1]
 8014312:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8014314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014316:	2b00      	cmp	r3, #0
 8014318:	d1e6      	bne.n	80142e8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	681b      	ldr	r3, [r3, #0]
 801431e:	3308      	adds	r3, #8
 8014320:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8014322:	693b      	ldr	r3, [r7, #16]
 8014324:	e853 3f00 	ldrex	r3, [r3]
 8014328:	60fb      	str	r3, [r7, #12]
   return(result);
 801432a:	68fb      	ldr	r3, [r7, #12]
 801432c:	f023 0301 	bic.w	r3, r3, #1
 8014330:	64bb      	str	r3, [r7, #72]	@ 0x48
 8014332:	687b      	ldr	r3, [r7, #4]
 8014334:	681b      	ldr	r3, [r3, #0]
 8014336:	3308      	adds	r3, #8
 8014338:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801433a:	61fa      	str	r2, [r7, #28]
 801433c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801433e:	69b9      	ldr	r1, [r7, #24]
 8014340:	69fa      	ldr	r2, [r7, #28]
 8014342:	e841 2300 	strex	r3, r2, [r1]
 8014346:	617b      	str	r3, [r7, #20]
   return(result);
 8014348:	697b      	ldr	r3, [r7, #20]
 801434a:	2b00      	cmp	r3, #0
 801434c:	d1e5      	bne.n	801431a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801434e:	687b      	ldr	r3, [r7, #4]
 8014350:	2220      	movs	r2, #32
 8014352:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8014356:	687b      	ldr	r3, [r7, #4]
 8014358:	2200      	movs	r2, #0
 801435a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801435e:	2303      	movs	r3, #3
 8014360:	e012      	b.n	8014388 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	2220      	movs	r2, #32
 8014366:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801436a:	687b      	ldr	r3, [r7, #4]
 801436c:	2220      	movs	r2, #32
 801436e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	2200      	movs	r2, #0
 8014376:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	2200      	movs	r2, #0
 801437c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801437e:	687b      	ldr	r3, [r7, #4]
 8014380:	2200      	movs	r2, #0
 8014382:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8014386:	2300      	movs	r3, #0
}
 8014388:	4618      	mov	r0, r3
 801438a:	3758      	adds	r7, #88	@ 0x58
 801438c:	46bd      	mov	sp, r7
 801438e:	bd80      	pop	{r7, pc}

08014390 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8014390:	b580      	push	{r7, lr}
 8014392:	b084      	sub	sp, #16
 8014394:	af00      	add	r7, sp, #0
 8014396:	60f8      	str	r0, [r7, #12]
 8014398:	60b9      	str	r1, [r7, #8]
 801439a:	603b      	str	r3, [r7, #0]
 801439c:	4613      	mov	r3, r2
 801439e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80143a0:	e04f      	b.n	8014442 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80143a2:	69bb      	ldr	r3, [r7, #24]
 80143a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80143a8:	d04b      	beq.n	8014442 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80143aa:	f7f2 ffd5 	bl	8007358 <HAL_GetTick>
 80143ae:	4602      	mov	r2, r0
 80143b0:	683b      	ldr	r3, [r7, #0]
 80143b2:	1ad3      	subs	r3, r2, r3
 80143b4:	69ba      	ldr	r2, [r7, #24]
 80143b6:	429a      	cmp	r2, r3
 80143b8:	d302      	bcc.n	80143c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80143ba:	69bb      	ldr	r3, [r7, #24]
 80143bc:	2b00      	cmp	r3, #0
 80143be:	d101      	bne.n	80143c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80143c0:	2303      	movs	r3, #3
 80143c2:	e04e      	b.n	8014462 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80143c4:	68fb      	ldr	r3, [r7, #12]
 80143c6:	681b      	ldr	r3, [r3, #0]
 80143c8:	681b      	ldr	r3, [r3, #0]
 80143ca:	f003 0304 	and.w	r3, r3, #4
 80143ce:	2b00      	cmp	r3, #0
 80143d0:	d037      	beq.n	8014442 <UART_WaitOnFlagUntilTimeout+0xb2>
 80143d2:	68bb      	ldr	r3, [r7, #8]
 80143d4:	2b80      	cmp	r3, #128	@ 0x80
 80143d6:	d034      	beq.n	8014442 <UART_WaitOnFlagUntilTimeout+0xb2>
 80143d8:	68bb      	ldr	r3, [r7, #8]
 80143da:	2b40      	cmp	r3, #64	@ 0x40
 80143dc:	d031      	beq.n	8014442 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80143de:	68fb      	ldr	r3, [r7, #12]
 80143e0:	681b      	ldr	r3, [r3, #0]
 80143e2:	69db      	ldr	r3, [r3, #28]
 80143e4:	f003 0308 	and.w	r3, r3, #8
 80143e8:	2b08      	cmp	r3, #8
 80143ea:	d110      	bne.n	801440e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80143ec:	68fb      	ldr	r3, [r7, #12]
 80143ee:	681b      	ldr	r3, [r3, #0]
 80143f0:	2208      	movs	r2, #8
 80143f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80143f4:	68f8      	ldr	r0, [r7, #12]
 80143f6:	f000 f839 	bl	801446c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80143fa:	68fb      	ldr	r3, [r7, #12]
 80143fc:	2208      	movs	r2, #8
 80143fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014402:	68fb      	ldr	r3, [r7, #12]
 8014404:	2200      	movs	r2, #0
 8014406:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801440a:	2301      	movs	r3, #1
 801440c:	e029      	b.n	8014462 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801440e:	68fb      	ldr	r3, [r7, #12]
 8014410:	681b      	ldr	r3, [r3, #0]
 8014412:	69db      	ldr	r3, [r3, #28]
 8014414:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014418:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801441c:	d111      	bne.n	8014442 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801441e:	68fb      	ldr	r3, [r7, #12]
 8014420:	681b      	ldr	r3, [r3, #0]
 8014422:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8014426:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8014428:	68f8      	ldr	r0, [r7, #12]
 801442a:	f000 f81f 	bl	801446c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801442e:	68fb      	ldr	r3, [r7, #12]
 8014430:	2220      	movs	r2, #32
 8014432:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8014436:	68fb      	ldr	r3, [r7, #12]
 8014438:	2200      	movs	r2, #0
 801443a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801443e:	2303      	movs	r3, #3
 8014440:	e00f      	b.n	8014462 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014442:	68fb      	ldr	r3, [r7, #12]
 8014444:	681b      	ldr	r3, [r3, #0]
 8014446:	69da      	ldr	r2, [r3, #28]
 8014448:	68bb      	ldr	r3, [r7, #8]
 801444a:	4013      	ands	r3, r2
 801444c:	68ba      	ldr	r2, [r7, #8]
 801444e:	429a      	cmp	r2, r3
 8014450:	bf0c      	ite	eq
 8014452:	2301      	moveq	r3, #1
 8014454:	2300      	movne	r3, #0
 8014456:	b2db      	uxtb	r3, r3
 8014458:	461a      	mov	r2, r3
 801445a:	79fb      	ldrb	r3, [r7, #7]
 801445c:	429a      	cmp	r2, r3
 801445e:	d0a0      	beq.n	80143a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8014460:	2300      	movs	r3, #0
}
 8014462:	4618      	mov	r0, r3
 8014464:	3710      	adds	r7, #16
 8014466:	46bd      	mov	sp, r7
 8014468:	bd80      	pop	{r7, pc}
	...

0801446c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801446c:	b480      	push	{r7}
 801446e:	b095      	sub	sp, #84	@ 0x54
 8014470:	af00      	add	r7, sp, #0
 8014472:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8014474:	687b      	ldr	r3, [r7, #4]
 8014476:	681b      	ldr	r3, [r3, #0]
 8014478:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801447a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801447c:	e853 3f00 	ldrex	r3, [r3]
 8014480:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8014482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014484:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8014488:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801448a:	687b      	ldr	r3, [r7, #4]
 801448c:	681b      	ldr	r3, [r3, #0]
 801448e:	461a      	mov	r2, r3
 8014490:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014492:	643b      	str	r3, [r7, #64]	@ 0x40
 8014494:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014496:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014498:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801449a:	e841 2300 	strex	r3, r2, [r1]
 801449e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80144a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144a2:	2b00      	cmp	r3, #0
 80144a4:	d1e6      	bne.n	8014474 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80144a6:	687b      	ldr	r3, [r7, #4]
 80144a8:	681b      	ldr	r3, [r3, #0]
 80144aa:	3308      	adds	r3, #8
 80144ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80144ae:	6a3b      	ldr	r3, [r7, #32]
 80144b0:	e853 3f00 	ldrex	r3, [r3]
 80144b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80144b6:	69fa      	ldr	r2, [r7, #28]
 80144b8:	4b1e      	ldr	r3, [pc, #120]	@ (8014534 <UART_EndRxTransfer+0xc8>)
 80144ba:	4013      	ands	r3, r2
 80144bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80144be:	687b      	ldr	r3, [r7, #4]
 80144c0:	681b      	ldr	r3, [r3, #0]
 80144c2:	3308      	adds	r3, #8
 80144c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80144c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80144c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80144ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80144cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80144ce:	e841 2300 	strex	r3, r2, [r1]
 80144d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80144d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80144d6:	2b00      	cmp	r3, #0
 80144d8:	d1e5      	bne.n	80144a6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80144da:	687b      	ldr	r3, [r7, #4]
 80144dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80144de:	2b01      	cmp	r3, #1
 80144e0:	d118      	bne.n	8014514 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80144e2:	687b      	ldr	r3, [r7, #4]
 80144e4:	681b      	ldr	r3, [r3, #0]
 80144e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80144e8:	68fb      	ldr	r3, [r7, #12]
 80144ea:	e853 3f00 	ldrex	r3, [r3]
 80144ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80144f0:	68bb      	ldr	r3, [r7, #8]
 80144f2:	f023 0310 	bic.w	r3, r3, #16
 80144f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80144f8:	687b      	ldr	r3, [r7, #4]
 80144fa:	681b      	ldr	r3, [r3, #0]
 80144fc:	461a      	mov	r2, r3
 80144fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014500:	61bb      	str	r3, [r7, #24]
 8014502:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8014504:	6979      	ldr	r1, [r7, #20]
 8014506:	69ba      	ldr	r2, [r7, #24]
 8014508:	e841 2300 	strex	r3, r2, [r1]
 801450c:	613b      	str	r3, [r7, #16]
   return(result);
 801450e:	693b      	ldr	r3, [r7, #16]
 8014510:	2b00      	cmp	r3, #0
 8014512:	d1e6      	bne.n	80144e2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8014514:	687b      	ldr	r3, [r7, #4]
 8014516:	2220      	movs	r2, #32
 8014518:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801451c:	687b      	ldr	r3, [r7, #4]
 801451e:	2200      	movs	r2, #0
 8014520:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8014522:	687b      	ldr	r3, [r7, #4]
 8014524:	2200      	movs	r2, #0
 8014526:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8014528:	bf00      	nop
 801452a:	3754      	adds	r7, #84	@ 0x54
 801452c:	46bd      	mov	sp, r7
 801452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014532:	4770      	bx	lr
 8014534:	effffffe 	.word	0xeffffffe

08014538 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8014538:	b480      	push	{r7}
 801453a:	b085      	sub	sp, #20
 801453c:	af00      	add	r7, sp, #0
 801453e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8014540:	687b      	ldr	r3, [r7, #4]
 8014542:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8014546:	2b01      	cmp	r3, #1
 8014548:	d101      	bne.n	801454e <HAL_UARTEx_DisableFifoMode+0x16>
 801454a:	2302      	movs	r3, #2
 801454c:	e027      	b.n	801459e <HAL_UARTEx_DisableFifoMode+0x66>
 801454e:	687b      	ldr	r3, [r7, #4]
 8014550:	2201      	movs	r2, #1
 8014552:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8014556:	687b      	ldr	r3, [r7, #4]
 8014558:	2224      	movs	r2, #36	@ 0x24
 801455a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801455e:	687b      	ldr	r3, [r7, #4]
 8014560:	681b      	ldr	r3, [r3, #0]
 8014562:	681b      	ldr	r3, [r3, #0]
 8014564:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8014566:	687b      	ldr	r3, [r7, #4]
 8014568:	681b      	ldr	r3, [r3, #0]
 801456a:	681a      	ldr	r2, [r3, #0]
 801456c:	687b      	ldr	r3, [r7, #4]
 801456e:	681b      	ldr	r3, [r3, #0]
 8014570:	f022 0201 	bic.w	r2, r2, #1
 8014574:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8014576:	68fb      	ldr	r3, [r7, #12]
 8014578:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801457c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801457e:	687b      	ldr	r3, [r7, #4]
 8014580:	2200      	movs	r2, #0
 8014582:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8014584:	687b      	ldr	r3, [r7, #4]
 8014586:	681b      	ldr	r3, [r3, #0]
 8014588:	68fa      	ldr	r2, [r7, #12]
 801458a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	2220      	movs	r2, #32
 8014590:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8014594:	687b      	ldr	r3, [r7, #4]
 8014596:	2200      	movs	r2, #0
 8014598:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801459c:	2300      	movs	r3, #0
}
 801459e:	4618      	mov	r0, r3
 80145a0:	3714      	adds	r7, #20
 80145a2:	46bd      	mov	sp, r7
 80145a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145a8:	4770      	bx	lr

080145aa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80145aa:	b580      	push	{r7, lr}
 80145ac:	b084      	sub	sp, #16
 80145ae:	af00      	add	r7, sp, #0
 80145b0:	6078      	str	r0, [r7, #4]
 80145b2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80145ba:	2b01      	cmp	r3, #1
 80145bc:	d101      	bne.n	80145c2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80145be:	2302      	movs	r3, #2
 80145c0:	e02d      	b.n	801461e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80145c2:	687b      	ldr	r3, [r7, #4]
 80145c4:	2201      	movs	r2, #1
 80145c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80145ca:	687b      	ldr	r3, [r7, #4]
 80145cc:	2224      	movs	r2, #36	@ 0x24
 80145ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80145d2:	687b      	ldr	r3, [r7, #4]
 80145d4:	681b      	ldr	r3, [r3, #0]
 80145d6:	681b      	ldr	r3, [r3, #0]
 80145d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80145da:	687b      	ldr	r3, [r7, #4]
 80145dc:	681b      	ldr	r3, [r3, #0]
 80145de:	681a      	ldr	r2, [r3, #0]
 80145e0:	687b      	ldr	r3, [r7, #4]
 80145e2:	681b      	ldr	r3, [r3, #0]
 80145e4:	f022 0201 	bic.w	r2, r2, #1
 80145e8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80145ea:	687b      	ldr	r3, [r7, #4]
 80145ec:	681b      	ldr	r3, [r3, #0]
 80145ee:	689b      	ldr	r3, [r3, #8]
 80145f0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80145f4:	687b      	ldr	r3, [r7, #4]
 80145f6:	681b      	ldr	r3, [r3, #0]
 80145f8:	683a      	ldr	r2, [r7, #0]
 80145fa:	430a      	orrs	r2, r1
 80145fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80145fe:	6878      	ldr	r0, [r7, #4]
 8014600:	f000 f850 	bl	80146a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	681b      	ldr	r3, [r3, #0]
 8014608:	68fa      	ldr	r2, [r7, #12]
 801460a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	2220      	movs	r2, #32
 8014610:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8014614:	687b      	ldr	r3, [r7, #4]
 8014616:	2200      	movs	r2, #0
 8014618:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801461c:	2300      	movs	r3, #0
}
 801461e:	4618      	mov	r0, r3
 8014620:	3710      	adds	r7, #16
 8014622:	46bd      	mov	sp, r7
 8014624:	bd80      	pop	{r7, pc}

08014626 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8014626:	b580      	push	{r7, lr}
 8014628:	b084      	sub	sp, #16
 801462a:	af00      	add	r7, sp, #0
 801462c:	6078      	str	r0, [r7, #4]
 801462e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8014630:	687b      	ldr	r3, [r7, #4]
 8014632:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8014636:	2b01      	cmp	r3, #1
 8014638:	d101      	bne.n	801463e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801463a:	2302      	movs	r3, #2
 801463c:	e02d      	b.n	801469a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801463e:	687b      	ldr	r3, [r7, #4]
 8014640:	2201      	movs	r2, #1
 8014642:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	2224      	movs	r2, #36	@ 0x24
 801464a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	681b      	ldr	r3, [r3, #0]
 8014652:	681b      	ldr	r3, [r3, #0]
 8014654:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8014656:	687b      	ldr	r3, [r7, #4]
 8014658:	681b      	ldr	r3, [r3, #0]
 801465a:	681a      	ldr	r2, [r3, #0]
 801465c:	687b      	ldr	r3, [r7, #4]
 801465e:	681b      	ldr	r3, [r3, #0]
 8014660:	f022 0201 	bic.w	r2, r2, #1
 8014664:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8014666:	687b      	ldr	r3, [r7, #4]
 8014668:	681b      	ldr	r3, [r3, #0]
 801466a:	689b      	ldr	r3, [r3, #8]
 801466c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	681b      	ldr	r3, [r3, #0]
 8014674:	683a      	ldr	r2, [r7, #0]
 8014676:	430a      	orrs	r2, r1
 8014678:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801467a:	6878      	ldr	r0, [r7, #4]
 801467c:	f000 f812 	bl	80146a4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	681b      	ldr	r3, [r3, #0]
 8014684:	68fa      	ldr	r2, [r7, #12]
 8014686:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8014688:	687b      	ldr	r3, [r7, #4]
 801468a:	2220      	movs	r2, #32
 801468c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8014690:	687b      	ldr	r3, [r7, #4]
 8014692:	2200      	movs	r2, #0
 8014694:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8014698:	2300      	movs	r3, #0
}
 801469a:	4618      	mov	r0, r3
 801469c:	3710      	adds	r7, #16
 801469e:	46bd      	mov	sp, r7
 80146a0:	bd80      	pop	{r7, pc}
	...

080146a4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80146a4:	b480      	push	{r7}
 80146a6:	b085      	sub	sp, #20
 80146a8:	af00      	add	r7, sp, #0
 80146aa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80146ac:	687b      	ldr	r3, [r7, #4]
 80146ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80146b0:	2b00      	cmp	r3, #0
 80146b2:	d108      	bne.n	80146c6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	2201      	movs	r2, #1
 80146b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80146bc:	687b      	ldr	r3, [r7, #4]
 80146be:	2201      	movs	r2, #1
 80146c0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80146c4:	e031      	b.n	801472a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80146c6:	2310      	movs	r3, #16
 80146c8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80146ca:	2310      	movs	r3, #16
 80146cc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	681b      	ldr	r3, [r3, #0]
 80146d2:	689b      	ldr	r3, [r3, #8]
 80146d4:	0e5b      	lsrs	r3, r3, #25
 80146d6:	b2db      	uxtb	r3, r3
 80146d8:	f003 0307 	and.w	r3, r3, #7
 80146dc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80146de:	687b      	ldr	r3, [r7, #4]
 80146e0:	681b      	ldr	r3, [r3, #0]
 80146e2:	689b      	ldr	r3, [r3, #8]
 80146e4:	0f5b      	lsrs	r3, r3, #29
 80146e6:	b2db      	uxtb	r3, r3
 80146e8:	f003 0307 	and.w	r3, r3, #7
 80146ec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80146ee:	7bbb      	ldrb	r3, [r7, #14]
 80146f0:	7b3a      	ldrb	r2, [r7, #12]
 80146f2:	4911      	ldr	r1, [pc, #68]	@ (8014738 <UARTEx_SetNbDataToProcess+0x94>)
 80146f4:	5c8a      	ldrb	r2, [r1, r2]
 80146f6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80146fa:	7b3a      	ldrb	r2, [r7, #12]
 80146fc:	490f      	ldr	r1, [pc, #60]	@ (801473c <UARTEx_SetNbDataToProcess+0x98>)
 80146fe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8014700:	fb93 f3f2 	sdiv	r3, r3, r2
 8014704:	b29a      	uxth	r2, r3
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801470c:	7bfb      	ldrb	r3, [r7, #15]
 801470e:	7b7a      	ldrb	r2, [r7, #13]
 8014710:	4909      	ldr	r1, [pc, #36]	@ (8014738 <UARTEx_SetNbDataToProcess+0x94>)
 8014712:	5c8a      	ldrb	r2, [r1, r2]
 8014714:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8014718:	7b7a      	ldrb	r2, [r7, #13]
 801471a:	4908      	ldr	r1, [pc, #32]	@ (801473c <UARTEx_SetNbDataToProcess+0x98>)
 801471c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801471e:	fb93 f3f2 	sdiv	r3, r3, r2
 8014722:	b29a      	uxth	r2, r3
 8014724:	687b      	ldr	r3, [r7, #4]
 8014726:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 801472a:	bf00      	nop
 801472c:	3714      	adds	r7, #20
 801472e:	46bd      	mov	sp, r7
 8014730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014734:	4770      	bx	lr
 8014736:	bf00      	nop
 8014738:	0801def0 	.word	0x0801def0
 801473c:	0801def8 	.word	0x0801def8

08014740 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014740:	b084      	sub	sp, #16
 8014742:	b580      	push	{r7, lr}
 8014744:	b084      	sub	sp, #16
 8014746:	af00      	add	r7, sp, #0
 8014748:	6078      	str	r0, [r7, #4]
 801474a:	f107 001c 	add.w	r0, r7, #28
 801474e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8014752:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8014756:	2b01      	cmp	r3, #1
 8014758:	d121      	bne.n	801479e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801475a:	687b      	ldr	r3, [r7, #4]
 801475c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801475e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8014766:	687b      	ldr	r3, [r7, #4]
 8014768:	68da      	ldr	r2, [r3, #12]
 801476a:	4b2c      	ldr	r3, [pc, #176]	@ (801481c <USB_CoreInit+0xdc>)
 801476c:	4013      	ands	r3, r2
 801476e:	687a      	ldr	r2, [r7, #4]
 8014770:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8014772:	687b      	ldr	r3, [r7, #4]
 8014774:	68db      	ldr	r3, [r3, #12]
 8014776:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801477a:	687b      	ldr	r3, [r7, #4]
 801477c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 801477e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8014782:	2b01      	cmp	r3, #1
 8014784:	d105      	bne.n	8014792 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8014786:	687b      	ldr	r3, [r7, #4]
 8014788:	68db      	ldr	r3, [r3, #12]
 801478a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 801478e:	687b      	ldr	r3, [r7, #4]
 8014790:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8014792:	6878      	ldr	r0, [r7, #4]
 8014794:	f001 faf6 	bl	8015d84 <USB_CoreReset>
 8014798:	4603      	mov	r3, r0
 801479a:	73fb      	strb	r3, [r7, #15]
 801479c:	e01b      	b.n	80147d6 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801479e:	687b      	ldr	r3, [r7, #4]
 80147a0:	68db      	ldr	r3, [r3, #12]
 80147a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80147aa:	6878      	ldr	r0, [r7, #4]
 80147ac:	f001 faea 	bl	8015d84 <USB_CoreReset>
 80147b0:	4603      	mov	r3, r0
 80147b2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80147b4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80147b8:	2b00      	cmp	r3, #0
 80147ba:	d106      	bne.n	80147ca <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80147c0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80147c4:	687b      	ldr	r3, [r7, #4]
 80147c6:	639a      	str	r2, [r3, #56]	@ 0x38
 80147c8:	e005      	b.n	80147d6 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80147ca:	687b      	ldr	r3, [r7, #4]
 80147cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80147ce:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80147d2:	687b      	ldr	r3, [r7, #4]
 80147d4:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80147d6:	7fbb      	ldrb	r3, [r7, #30]
 80147d8:	2b01      	cmp	r3, #1
 80147da:	d116      	bne.n	801480a <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80147dc:	687b      	ldr	r3, [r7, #4]
 80147de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80147e0:	b29a      	uxth	r2, r3
 80147e2:	687b      	ldr	r3, [r7, #4]
 80147e4:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80147ea:	4b0d      	ldr	r3, [pc, #52]	@ (8014820 <USB_CoreInit+0xe0>)
 80147ec:	4313      	orrs	r3, r2
 80147ee:	687a      	ldr	r2, [r7, #4]
 80147f0:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80147f2:	687b      	ldr	r3, [r7, #4]
 80147f4:	689b      	ldr	r3, [r3, #8]
 80147f6:	f043 0206 	orr.w	r2, r3, #6
 80147fa:	687b      	ldr	r3, [r7, #4]
 80147fc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80147fe:	687b      	ldr	r3, [r7, #4]
 8014800:	689b      	ldr	r3, [r3, #8]
 8014802:	f043 0220 	orr.w	r2, r3, #32
 8014806:	687b      	ldr	r3, [r7, #4]
 8014808:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801480a:	7bfb      	ldrb	r3, [r7, #15]
}
 801480c:	4618      	mov	r0, r3
 801480e:	3710      	adds	r7, #16
 8014810:	46bd      	mov	sp, r7
 8014812:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014816:	b004      	add	sp, #16
 8014818:	4770      	bx	lr
 801481a:	bf00      	nop
 801481c:	ffbdffbf 	.word	0xffbdffbf
 8014820:	03ee0000 	.word	0x03ee0000

08014824 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8014824:	b480      	push	{r7}
 8014826:	b087      	sub	sp, #28
 8014828:	af00      	add	r7, sp, #0
 801482a:	60f8      	str	r0, [r7, #12]
 801482c:	60b9      	str	r1, [r7, #8]
 801482e:	4613      	mov	r3, r2
 8014830:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8014832:	79fb      	ldrb	r3, [r7, #7]
 8014834:	2b02      	cmp	r3, #2
 8014836:	d165      	bne.n	8014904 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8014838:	68bb      	ldr	r3, [r7, #8]
 801483a:	4a41      	ldr	r2, [pc, #260]	@ (8014940 <USB_SetTurnaroundTime+0x11c>)
 801483c:	4293      	cmp	r3, r2
 801483e:	d906      	bls.n	801484e <USB_SetTurnaroundTime+0x2a>
 8014840:	68bb      	ldr	r3, [r7, #8]
 8014842:	4a40      	ldr	r2, [pc, #256]	@ (8014944 <USB_SetTurnaroundTime+0x120>)
 8014844:	4293      	cmp	r3, r2
 8014846:	d202      	bcs.n	801484e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8014848:	230f      	movs	r3, #15
 801484a:	617b      	str	r3, [r7, #20]
 801484c:	e062      	b.n	8014914 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 801484e:	68bb      	ldr	r3, [r7, #8]
 8014850:	4a3c      	ldr	r2, [pc, #240]	@ (8014944 <USB_SetTurnaroundTime+0x120>)
 8014852:	4293      	cmp	r3, r2
 8014854:	d306      	bcc.n	8014864 <USB_SetTurnaroundTime+0x40>
 8014856:	68bb      	ldr	r3, [r7, #8]
 8014858:	4a3b      	ldr	r2, [pc, #236]	@ (8014948 <USB_SetTurnaroundTime+0x124>)
 801485a:	4293      	cmp	r3, r2
 801485c:	d202      	bcs.n	8014864 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 801485e:	230e      	movs	r3, #14
 8014860:	617b      	str	r3, [r7, #20]
 8014862:	e057      	b.n	8014914 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8014864:	68bb      	ldr	r3, [r7, #8]
 8014866:	4a38      	ldr	r2, [pc, #224]	@ (8014948 <USB_SetTurnaroundTime+0x124>)
 8014868:	4293      	cmp	r3, r2
 801486a:	d306      	bcc.n	801487a <USB_SetTurnaroundTime+0x56>
 801486c:	68bb      	ldr	r3, [r7, #8]
 801486e:	4a37      	ldr	r2, [pc, #220]	@ (801494c <USB_SetTurnaroundTime+0x128>)
 8014870:	4293      	cmp	r3, r2
 8014872:	d202      	bcs.n	801487a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8014874:	230d      	movs	r3, #13
 8014876:	617b      	str	r3, [r7, #20]
 8014878:	e04c      	b.n	8014914 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 801487a:	68bb      	ldr	r3, [r7, #8]
 801487c:	4a33      	ldr	r2, [pc, #204]	@ (801494c <USB_SetTurnaroundTime+0x128>)
 801487e:	4293      	cmp	r3, r2
 8014880:	d306      	bcc.n	8014890 <USB_SetTurnaroundTime+0x6c>
 8014882:	68bb      	ldr	r3, [r7, #8]
 8014884:	4a32      	ldr	r2, [pc, #200]	@ (8014950 <USB_SetTurnaroundTime+0x12c>)
 8014886:	4293      	cmp	r3, r2
 8014888:	d802      	bhi.n	8014890 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 801488a:	230c      	movs	r3, #12
 801488c:	617b      	str	r3, [r7, #20]
 801488e:	e041      	b.n	8014914 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8014890:	68bb      	ldr	r3, [r7, #8]
 8014892:	4a2f      	ldr	r2, [pc, #188]	@ (8014950 <USB_SetTurnaroundTime+0x12c>)
 8014894:	4293      	cmp	r3, r2
 8014896:	d906      	bls.n	80148a6 <USB_SetTurnaroundTime+0x82>
 8014898:	68bb      	ldr	r3, [r7, #8]
 801489a:	4a2e      	ldr	r2, [pc, #184]	@ (8014954 <USB_SetTurnaroundTime+0x130>)
 801489c:	4293      	cmp	r3, r2
 801489e:	d802      	bhi.n	80148a6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80148a0:	230b      	movs	r3, #11
 80148a2:	617b      	str	r3, [r7, #20]
 80148a4:	e036      	b.n	8014914 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80148a6:	68bb      	ldr	r3, [r7, #8]
 80148a8:	4a2a      	ldr	r2, [pc, #168]	@ (8014954 <USB_SetTurnaroundTime+0x130>)
 80148aa:	4293      	cmp	r3, r2
 80148ac:	d906      	bls.n	80148bc <USB_SetTurnaroundTime+0x98>
 80148ae:	68bb      	ldr	r3, [r7, #8]
 80148b0:	4a29      	ldr	r2, [pc, #164]	@ (8014958 <USB_SetTurnaroundTime+0x134>)
 80148b2:	4293      	cmp	r3, r2
 80148b4:	d802      	bhi.n	80148bc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80148b6:	230a      	movs	r3, #10
 80148b8:	617b      	str	r3, [r7, #20]
 80148ba:	e02b      	b.n	8014914 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80148bc:	68bb      	ldr	r3, [r7, #8]
 80148be:	4a26      	ldr	r2, [pc, #152]	@ (8014958 <USB_SetTurnaroundTime+0x134>)
 80148c0:	4293      	cmp	r3, r2
 80148c2:	d906      	bls.n	80148d2 <USB_SetTurnaroundTime+0xae>
 80148c4:	68bb      	ldr	r3, [r7, #8]
 80148c6:	4a25      	ldr	r2, [pc, #148]	@ (801495c <USB_SetTurnaroundTime+0x138>)
 80148c8:	4293      	cmp	r3, r2
 80148ca:	d202      	bcs.n	80148d2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80148cc:	2309      	movs	r3, #9
 80148ce:	617b      	str	r3, [r7, #20]
 80148d0:	e020      	b.n	8014914 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80148d2:	68bb      	ldr	r3, [r7, #8]
 80148d4:	4a21      	ldr	r2, [pc, #132]	@ (801495c <USB_SetTurnaroundTime+0x138>)
 80148d6:	4293      	cmp	r3, r2
 80148d8:	d306      	bcc.n	80148e8 <USB_SetTurnaroundTime+0xc4>
 80148da:	68bb      	ldr	r3, [r7, #8]
 80148dc:	4a20      	ldr	r2, [pc, #128]	@ (8014960 <USB_SetTurnaroundTime+0x13c>)
 80148de:	4293      	cmp	r3, r2
 80148e0:	d802      	bhi.n	80148e8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80148e2:	2308      	movs	r3, #8
 80148e4:	617b      	str	r3, [r7, #20]
 80148e6:	e015      	b.n	8014914 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80148e8:	68bb      	ldr	r3, [r7, #8]
 80148ea:	4a1d      	ldr	r2, [pc, #116]	@ (8014960 <USB_SetTurnaroundTime+0x13c>)
 80148ec:	4293      	cmp	r3, r2
 80148ee:	d906      	bls.n	80148fe <USB_SetTurnaroundTime+0xda>
 80148f0:	68bb      	ldr	r3, [r7, #8]
 80148f2:	4a1c      	ldr	r2, [pc, #112]	@ (8014964 <USB_SetTurnaroundTime+0x140>)
 80148f4:	4293      	cmp	r3, r2
 80148f6:	d202      	bcs.n	80148fe <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80148f8:	2307      	movs	r3, #7
 80148fa:	617b      	str	r3, [r7, #20]
 80148fc:	e00a      	b.n	8014914 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80148fe:	2306      	movs	r3, #6
 8014900:	617b      	str	r3, [r7, #20]
 8014902:	e007      	b.n	8014914 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8014904:	79fb      	ldrb	r3, [r7, #7]
 8014906:	2b00      	cmp	r3, #0
 8014908:	d102      	bne.n	8014910 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 801490a:	2309      	movs	r3, #9
 801490c:	617b      	str	r3, [r7, #20]
 801490e:	e001      	b.n	8014914 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8014910:	2309      	movs	r3, #9
 8014912:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8014914:	68fb      	ldr	r3, [r7, #12]
 8014916:	68db      	ldr	r3, [r3, #12]
 8014918:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 801491c:	68fb      	ldr	r3, [r7, #12]
 801491e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8014920:	68fb      	ldr	r3, [r7, #12]
 8014922:	68da      	ldr	r2, [r3, #12]
 8014924:	697b      	ldr	r3, [r7, #20]
 8014926:	029b      	lsls	r3, r3, #10
 8014928:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 801492c:	431a      	orrs	r2, r3
 801492e:	68fb      	ldr	r3, [r7, #12]
 8014930:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8014932:	2300      	movs	r3, #0
}
 8014934:	4618      	mov	r0, r3
 8014936:	371c      	adds	r7, #28
 8014938:	46bd      	mov	sp, r7
 801493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801493e:	4770      	bx	lr
 8014940:	00d8acbf 	.word	0x00d8acbf
 8014944:	00e4e1c0 	.word	0x00e4e1c0
 8014948:	00f42400 	.word	0x00f42400
 801494c:	01067380 	.word	0x01067380
 8014950:	011a499f 	.word	0x011a499f
 8014954:	01312cff 	.word	0x01312cff
 8014958:	014ca43f 	.word	0x014ca43f
 801495c:	016e3600 	.word	0x016e3600
 8014960:	01a6ab1f 	.word	0x01a6ab1f
 8014964:	01e84800 	.word	0x01e84800

08014968 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8014968:	b480      	push	{r7}
 801496a:	b083      	sub	sp, #12
 801496c:	af00      	add	r7, sp, #0
 801496e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8014970:	687b      	ldr	r3, [r7, #4]
 8014972:	689b      	ldr	r3, [r3, #8]
 8014974:	f043 0201 	orr.w	r2, r3, #1
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801497c:	2300      	movs	r3, #0
}
 801497e:	4618      	mov	r0, r3
 8014980:	370c      	adds	r7, #12
 8014982:	46bd      	mov	sp, r7
 8014984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014988:	4770      	bx	lr

0801498a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801498a:	b480      	push	{r7}
 801498c:	b083      	sub	sp, #12
 801498e:	af00      	add	r7, sp, #0
 8014990:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	689b      	ldr	r3, [r3, #8]
 8014996:	f023 0201 	bic.w	r2, r3, #1
 801499a:	687b      	ldr	r3, [r7, #4]
 801499c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801499e:	2300      	movs	r3, #0
}
 80149a0:	4618      	mov	r0, r3
 80149a2:	370c      	adds	r7, #12
 80149a4:	46bd      	mov	sp, r7
 80149a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80149aa:	4770      	bx	lr

080149ac <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80149ac:	b580      	push	{r7, lr}
 80149ae:	b084      	sub	sp, #16
 80149b0:	af00      	add	r7, sp, #0
 80149b2:	6078      	str	r0, [r7, #4]
 80149b4:	460b      	mov	r3, r1
 80149b6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80149b8:	2300      	movs	r3, #0
 80149ba:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	68db      	ldr	r3, [r3, #12]
 80149c0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80149c4:	687b      	ldr	r3, [r7, #4]
 80149c6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80149c8:	78fb      	ldrb	r3, [r7, #3]
 80149ca:	2b01      	cmp	r3, #1
 80149cc:	d115      	bne.n	80149fa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80149ce:	687b      	ldr	r3, [r7, #4]
 80149d0:	68db      	ldr	r3, [r3, #12]
 80149d2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80149d6:	687b      	ldr	r3, [r7, #4]
 80149d8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80149da:	200a      	movs	r0, #10
 80149dc:	f7f2 fcc8 	bl	8007370 <HAL_Delay>
      ms += 10U;
 80149e0:	68fb      	ldr	r3, [r7, #12]
 80149e2:	330a      	adds	r3, #10
 80149e4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80149e6:	6878      	ldr	r0, [r7, #4]
 80149e8:	f001 f93b 	bl	8015c62 <USB_GetMode>
 80149ec:	4603      	mov	r3, r0
 80149ee:	2b01      	cmp	r3, #1
 80149f0:	d01e      	beq.n	8014a30 <USB_SetCurrentMode+0x84>
 80149f2:	68fb      	ldr	r3, [r7, #12]
 80149f4:	2bc7      	cmp	r3, #199	@ 0xc7
 80149f6:	d9f0      	bls.n	80149da <USB_SetCurrentMode+0x2e>
 80149f8:	e01a      	b.n	8014a30 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80149fa:	78fb      	ldrb	r3, [r7, #3]
 80149fc:	2b00      	cmp	r3, #0
 80149fe:	d115      	bne.n	8014a2c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8014a00:	687b      	ldr	r3, [r7, #4]
 8014a02:	68db      	ldr	r3, [r3, #12]
 8014a04:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8014a08:	687b      	ldr	r3, [r7, #4]
 8014a0a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8014a0c:	200a      	movs	r0, #10
 8014a0e:	f7f2 fcaf 	bl	8007370 <HAL_Delay>
      ms += 10U;
 8014a12:	68fb      	ldr	r3, [r7, #12]
 8014a14:	330a      	adds	r3, #10
 8014a16:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8014a18:	6878      	ldr	r0, [r7, #4]
 8014a1a:	f001 f922 	bl	8015c62 <USB_GetMode>
 8014a1e:	4603      	mov	r3, r0
 8014a20:	2b00      	cmp	r3, #0
 8014a22:	d005      	beq.n	8014a30 <USB_SetCurrentMode+0x84>
 8014a24:	68fb      	ldr	r3, [r7, #12]
 8014a26:	2bc7      	cmp	r3, #199	@ 0xc7
 8014a28:	d9f0      	bls.n	8014a0c <USB_SetCurrentMode+0x60>
 8014a2a:	e001      	b.n	8014a30 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8014a2c:	2301      	movs	r3, #1
 8014a2e:	e005      	b.n	8014a3c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8014a30:	68fb      	ldr	r3, [r7, #12]
 8014a32:	2bc8      	cmp	r3, #200	@ 0xc8
 8014a34:	d101      	bne.n	8014a3a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8014a36:	2301      	movs	r3, #1
 8014a38:	e000      	b.n	8014a3c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8014a3a:	2300      	movs	r3, #0
}
 8014a3c:	4618      	mov	r0, r3
 8014a3e:	3710      	adds	r7, #16
 8014a40:	46bd      	mov	sp, r7
 8014a42:	bd80      	pop	{r7, pc}

08014a44 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014a44:	b084      	sub	sp, #16
 8014a46:	b580      	push	{r7, lr}
 8014a48:	b086      	sub	sp, #24
 8014a4a:	af00      	add	r7, sp, #0
 8014a4c:	6078      	str	r0, [r7, #4]
 8014a4e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8014a52:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8014a56:	2300      	movs	r3, #0
 8014a58:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014a5a:	687b      	ldr	r3, [r7, #4]
 8014a5c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8014a5e:	2300      	movs	r3, #0
 8014a60:	613b      	str	r3, [r7, #16]
 8014a62:	e009      	b.n	8014a78 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8014a64:	687a      	ldr	r2, [r7, #4]
 8014a66:	693b      	ldr	r3, [r7, #16]
 8014a68:	3340      	adds	r3, #64	@ 0x40
 8014a6a:	009b      	lsls	r3, r3, #2
 8014a6c:	4413      	add	r3, r2
 8014a6e:	2200      	movs	r2, #0
 8014a70:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8014a72:	693b      	ldr	r3, [r7, #16]
 8014a74:	3301      	adds	r3, #1
 8014a76:	613b      	str	r3, [r7, #16]
 8014a78:	693b      	ldr	r3, [r7, #16]
 8014a7a:	2b0e      	cmp	r3, #14
 8014a7c:	d9f2      	bls.n	8014a64 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8014a7e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014a82:	2b00      	cmp	r3, #0
 8014a84:	d11c      	bne.n	8014ac0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8014a86:	68fb      	ldr	r3, [r7, #12]
 8014a88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014a8c:	685b      	ldr	r3, [r3, #4]
 8014a8e:	68fa      	ldr	r2, [r7, #12]
 8014a90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014a94:	f043 0302 	orr.w	r3, r3, #2
 8014a98:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8014a9a:	687b      	ldr	r3, [r7, #4]
 8014a9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014a9e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8014aa2:	687b      	ldr	r3, [r7, #4]
 8014aa4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8014aae:	687b      	ldr	r3, [r7, #4]
 8014ab0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8014ab2:	687b      	ldr	r3, [r7, #4]
 8014ab4:	681b      	ldr	r3, [r3, #0]
 8014ab6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8014aba:	687b      	ldr	r3, [r7, #4]
 8014abc:	601a      	str	r2, [r3, #0]
 8014abe:	e005      	b.n	8014acc <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8014ac0:	687b      	ldr	r3, [r7, #4]
 8014ac2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014ac4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8014ac8:	687b      	ldr	r3, [r7, #4]
 8014aca:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8014acc:	68fb      	ldr	r3, [r7, #12]
 8014ace:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8014ad2:	461a      	mov	r2, r3
 8014ad4:	2300      	movs	r3, #0
 8014ad6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8014ad8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8014adc:	2b01      	cmp	r3, #1
 8014ade:	d10d      	bne.n	8014afc <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8014ae0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014ae4:	2b00      	cmp	r3, #0
 8014ae6:	d104      	bne.n	8014af2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8014ae8:	2100      	movs	r1, #0
 8014aea:	6878      	ldr	r0, [r7, #4]
 8014aec:	f000 f968 	bl	8014dc0 <USB_SetDevSpeed>
 8014af0:	e008      	b.n	8014b04 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8014af2:	2101      	movs	r1, #1
 8014af4:	6878      	ldr	r0, [r7, #4]
 8014af6:	f000 f963 	bl	8014dc0 <USB_SetDevSpeed>
 8014afa:	e003      	b.n	8014b04 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8014afc:	2103      	movs	r1, #3
 8014afe:	6878      	ldr	r0, [r7, #4]
 8014b00:	f000 f95e 	bl	8014dc0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8014b04:	2110      	movs	r1, #16
 8014b06:	6878      	ldr	r0, [r7, #4]
 8014b08:	f000 f8fa 	bl	8014d00 <USB_FlushTxFifo>
 8014b0c:	4603      	mov	r3, r0
 8014b0e:	2b00      	cmp	r3, #0
 8014b10:	d001      	beq.n	8014b16 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8014b12:	2301      	movs	r3, #1
 8014b14:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8014b16:	6878      	ldr	r0, [r7, #4]
 8014b18:	f000 f924 	bl	8014d64 <USB_FlushRxFifo>
 8014b1c:	4603      	mov	r3, r0
 8014b1e:	2b00      	cmp	r3, #0
 8014b20:	d001      	beq.n	8014b26 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8014b22:	2301      	movs	r3, #1
 8014b24:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8014b26:	68fb      	ldr	r3, [r7, #12]
 8014b28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b2c:	461a      	mov	r2, r3
 8014b2e:	2300      	movs	r3, #0
 8014b30:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8014b32:	68fb      	ldr	r3, [r7, #12]
 8014b34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b38:	461a      	mov	r2, r3
 8014b3a:	2300      	movs	r3, #0
 8014b3c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8014b3e:	68fb      	ldr	r3, [r7, #12]
 8014b40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014b44:	461a      	mov	r2, r3
 8014b46:	2300      	movs	r3, #0
 8014b48:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014b4a:	2300      	movs	r3, #0
 8014b4c:	613b      	str	r3, [r7, #16]
 8014b4e:	e043      	b.n	8014bd8 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014b50:	693b      	ldr	r3, [r7, #16]
 8014b52:	015a      	lsls	r2, r3, #5
 8014b54:	68fb      	ldr	r3, [r7, #12]
 8014b56:	4413      	add	r3, r2
 8014b58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b5c:	681b      	ldr	r3, [r3, #0]
 8014b5e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014b62:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014b66:	d118      	bne.n	8014b9a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8014b68:	693b      	ldr	r3, [r7, #16]
 8014b6a:	2b00      	cmp	r3, #0
 8014b6c:	d10a      	bne.n	8014b84 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8014b6e:	693b      	ldr	r3, [r7, #16]
 8014b70:	015a      	lsls	r2, r3, #5
 8014b72:	68fb      	ldr	r3, [r7, #12]
 8014b74:	4413      	add	r3, r2
 8014b76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b7a:	461a      	mov	r2, r3
 8014b7c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014b80:	6013      	str	r3, [r2, #0]
 8014b82:	e013      	b.n	8014bac <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8014b84:	693b      	ldr	r3, [r7, #16]
 8014b86:	015a      	lsls	r2, r3, #5
 8014b88:	68fb      	ldr	r3, [r7, #12]
 8014b8a:	4413      	add	r3, r2
 8014b8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b90:	461a      	mov	r2, r3
 8014b92:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014b96:	6013      	str	r3, [r2, #0]
 8014b98:	e008      	b.n	8014bac <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8014b9a:	693b      	ldr	r3, [r7, #16]
 8014b9c:	015a      	lsls	r2, r3, #5
 8014b9e:	68fb      	ldr	r3, [r7, #12]
 8014ba0:	4413      	add	r3, r2
 8014ba2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ba6:	461a      	mov	r2, r3
 8014ba8:	2300      	movs	r3, #0
 8014baa:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8014bac:	693b      	ldr	r3, [r7, #16]
 8014bae:	015a      	lsls	r2, r3, #5
 8014bb0:	68fb      	ldr	r3, [r7, #12]
 8014bb2:	4413      	add	r3, r2
 8014bb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bb8:	461a      	mov	r2, r3
 8014bba:	2300      	movs	r3, #0
 8014bbc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8014bbe:	693b      	ldr	r3, [r7, #16]
 8014bc0:	015a      	lsls	r2, r3, #5
 8014bc2:	68fb      	ldr	r3, [r7, #12]
 8014bc4:	4413      	add	r3, r2
 8014bc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bca:	461a      	mov	r2, r3
 8014bcc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014bd0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014bd2:	693b      	ldr	r3, [r7, #16]
 8014bd4:	3301      	adds	r3, #1
 8014bd6:	613b      	str	r3, [r7, #16]
 8014bd8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014bdc:	461a      	mov	r2, r3
 8014bde:	693b      	ldr	r3, [r7, #16]
 8014be0:	4293      	cmp	r3, r2
 8014be2:	d3b5      	bcc.n	8014b50 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014be4:	2300      	movs	r3, #0
 8014be6:	613b      	str	r3, [r7, #16]
 8014be8:	e043      	b.n	8014c72 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014bea:	693b      	ldr	r3, [r7, #16]
 8014bec:	015a      	lsls	r2, r3, #5
 8014bee:	68fb      	ldr	r3, [r7, #12]
 8014bf0:	4413      	add	r3, r2
 8014bf2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014bf6:	681b      	ldr	r3, [r3, #0]
 8014bf8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014bfc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014c00:	d118      	bne.n	8014c34 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8014c02:	693b      	ldr	r3, [r7, #16]
 8014c04:	2b00      	cmp	r3, #0
 8014c06:	d10a      	bne.n	8014c1e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8014c08:	693b      	ldr	r3, [r7, #16]
 8014c0a:	015a      	lsls	r2, r3, #5
 8014c0c:	68fb      	ldr	r3, [r7, #12]
 8014c0e:	4413      	add	r3, r2
 8014c10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c14:	461a      	mov	r2, r3
 8014c16:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014c1a:	6013      	str	r3, [r2, #0]
 8014c1c:	e013      	b.n	8014c46 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8014c1e:	693b      	ldr	r3, [r7, #16]
 8014c20:	015a      	lsls	r2, r3, #5
 8014c22:	68fb      	ldr	r3, [r7, #12]
 8014c24:	4413      	add	r3, r2
 8014c26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c2a:	461a      	mov	r2, r3
 8014c2c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8014c30:	6013      	str	r3, [r2, #0]
 8014c32:	e008      	b.n	8014c46 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8014c34:	693b      	ldr	r3, [r7, #16]
 8014c36:	015a      	lsls	r2, r3, #5
 8014c38:	68fb      	ldr	r3, [r7, #12]
 8014c3a:	4413      	add	r3, r2
 8014c3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c40:	461a      	mov	r2, r3
 8014c42:	2300      	movs	r3, #0
 8014c44:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8014c46:	693b      	ldr	r3, [r7, #16]
 8014c48:	015a      	lsls	r2, r3, #5
 8014c4a:	68fb      	ldr	r3, [r7, #12]
 8014c4c:	4413      	add	r3, r2
 8014c4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c52:	461a      	mov	r2, r3
 8014c54:	2300      	movs	r3, #0
 8014c56:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8014c58:	693b      	ldr	r3, [r7, #16]
 8014c5a:	015a      	lsls	r2, r3, #5
 8014c5c:	68fb      	ldr	r3, [r7, #12]
 8014c5e:	4413      	add	r3, r2
 8014c60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014c64:	461a      	mov	r2, r3
 8014c66:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014c6a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014c6c:	693b      	ldr	r3, [r7, #16]
 8014c6e:	3301      	adds	r3, #1
 8014c70:	613b      	str	r3, [r7, #16]
 8014c72:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014c76:	461a      	mov	r2, r3
 8014c78:	693b      	ldr	r3, [r7, #16]
 8014c7a:	4293      	cmp	r3, r2
 8014c7c:	d3b5      	bcc.n	8014bea <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8014c7e:	68fb      	ldr	r3, [r7, #12]
 8014c80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014c84:	691b      	ldr	r3, [r3, #16]
 8014c86:	68fa      	ldr	r2, [r7, #12]
 8014c88:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8014c8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8014c90:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8014c92:	687b      	ldr	r3, [r7, #4]
 8014c94:	2200      	movs	r2, #0
 8014c96:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8014c98:	687b      	ldr	r3, [r7, #4]
 8014c9a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8014c9e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8014ca0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014ca4:	2b00      	cmp	r3, #0
 8014ca6:	d105      	bne.n	8014cb4 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8014ca8:	687b      	ldr	r3, [r7, #4]
 8014caa:	699b      	ldr	r3, [r3, #24]
 8014cac:	f043 0210 	orr.w	r2, r3, #16
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	699a      	ldr	r2, [r3, #24]
 8014cb8:	4b0f      	ldr	r3, [pc, #60]	@ (8014cf8 <USB_DevInit+0x2b4>)
 8014cba:	4313      	orrs	r3, r2
 8014cbc:	687a      	ldr	r2, [r7, #4]
 8014cbe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8014cc0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8014cc4:	2b00      	cmp	r3, #0
 8014cc6:	d005      	beq.n	8014cd4 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	699b      	ldr	r3, [r3, #24]
 8014ccc:	f043 0208 	orr.w	r2, r3, #8
 8014cd0:	687b      	ldr	r3, [r7, #4]
 8014cd2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8014cd4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8014cd8:	2b01      	cmp	r3, #1
 8014cda:	d105      	bne.n	8014ce8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	699a      	ldr	r2, [r3, #24]
 8014ce0:	4b06      	ldr	r3, [pc, #24]	@ (8014cfc <USB_DevInit+0x2b8>)
 8014ce2:	4313      	orrs	r3, r2
 8014ce4:	687a      	ldr	r2, [r7, #4]
 8014ce6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8014ce8:	7dfb      	ldrb	r3, [r7, #23]
}
 8014cea:	4618      	mov	r0, r3
 8014cec:	3718      	adds	r7, #24
 8014cee:	46bd      	mov	sp, r7
 8014cf0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014cf4:	b004      	add	sp, #16
 8014cf6:	4770      	bx	lr
 8014cf8:	803c3800 	.word	0x803c3800
 8014cfc:	40000004 	.word	0x40000004

08014d00 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8014d00:	b480      	push	{r7}
 8014d02:	b085      	sub	sp, #20
 8014d04:	af00      	add	r7, sp, #0
 8014d06:	6078      	str	r0, [r7, #4]
 8014d08:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014d0a:	2300      	movs	r3, #0
 8014d0c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014d0e:	68fb      	ldr	r3, [r7, #12]
 8014d10:	3301      	adds	r3, #1
 8014d12:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014d14:	68fb      	ldr	r3, [r7, #12]
 8014d16:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014d1a:	d901      	bls.n	8014d20 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8014d1c:	2303      	movs	r3, #3
 8014d1e:	e01b      	b.n	8014d58 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	691b      	ldr	r3, [r3, #16]
 8014d24:	2b00      	cmp	r3, #0
 8014d26:	daf2      	bge.n	8014d0e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8014d28:	2300      	movs	r3, #0
 8014d2a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8014d2c:	683b      	ldr	r3, [r7, #0]
 8014d2e:	019b      	lsls	r3, r3, #6
 8014d30:	f043 0220 	orr.w	r2, r3, #32
 8014d34:	687b      	ldr	r3, [r7, #4]
 8014d36:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014d38:	68fb      	ldr	r3, [r7, #12]
 8014d3a:	3301      	adds	r3, #1
 8014d3c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014d3e:	68fb      	ldr	r3, [r7, #12]
 8014d40:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014d44:	d901      	bls.n	8014d4a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8014d46:	2303      	movs	r3, #3
 8014d48:	e006      	b.n	8014d58 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	691b      	ldr	r3, [r3, #16]
 8014d4e:	f003 0320 	and.w	r3, r3, #32
 8014d52:	2b20      	cmp	r3, #32
 8014d54:	d0f0      	beq.n	8014d38 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8014d56:	2300      	movs	r3, #0
}
 8014d58:	4618      	mov	r0, r3
 8014d5a:	3714      	adds	r7, #20
 8014d5c:	46bd      	mov	sp, r7
 8014d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d62:	4770      	bx	lr

08014d64 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8014d64:	b480      	push	{r7}
 8014d66:	b085      	sub	sp, #20
 8014d68:	af00      	add	r7, sp, #0
 8014d6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014d6c:	2300      	movs	r3, #0
 8014d6e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014d70:	68fb      	ldr	r3, [r7, #12]
 8014d72:	3301      	adds	r3, #1
 8014d74:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014d76:	68fb      	ldr	r3, [r7, #12]
 8014d78:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014d7c:	d901      	bls.n	8014d82 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8014d7e:	2303      	movs	r3, #3
 8014d80:	e018      	b.n	8014db4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014d82:	687b      	ldr	r3, [r7, #4]
 8014d84:	691b      	ldr	r3, [r3, #16]
 8014d86:	2b00      	cmp	r3, #0
 8014d88:	daf2      	bge.n	8014d70 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8014d8a:	2300      	movs	r3, #0
 8014d8c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8014d8e:	687b      	ldr	r3, [r7, #4]
 8014d90:	2210      	movs	r2, #16
 8014d92:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014d94:	68fb      	ldr	r3, [r7, #12]
 8014d96:	3301      	adds	r3, #1
 8014d98:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014d9a:	68fb      	ldr	r3, [r7, #12]
 8014d9c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014da0:	d901      	bls.n	8014da6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8014da2:	2303      	movs	r3, #3
 8014da4:	e006      	b.n	8014db4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	691b      	ldr	r3, [r3, #16]
 8014daa:	f003 0310 	and.w	r3, r3, #16
 8014dae:	2b10      	cmp	r3, #16
 8014db0:	d0f0      	beq.n	8014d94 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8014db2:	2300      	movs	r3, #0
}
 8014db4:	4618      	mov	r0, r3
 8014db6:	3714      	adds	r7, #20
 8014db8:	46bd      	mov	sp, r7
 8014dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014dbe:	4770      	bx	lr

08014dc0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8014dc0:	b480      	push	{r7}
 8014dc2:	b085      	sub	sp, #20
 8014dc4:	af00      	add	r7, sp, #0
 8014dc6:	6078      	str	r0, [r7, #4]
 8014dc8:	460b      	mov	r3, r1
 8014dca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8014dd0:	68fb      	ldr	r3, [r7, #12]
 8014dd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014dd6:	681a      	ldr	r2, [r3, #0]
 8014dd8:	78fb      	ldrb	r3, [r7, #3]
 8014dda:	68f9      	ldr	r1, [r7, #12]
 8014ddc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014de0:	4313      	orrs	r3, r2
 8014de2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8014de4:	2300      	movs	r3, #0
}
 8014de6:	4618      	mov	r0, r3
 8014de8:	3714      	adds	r7, #20
 8014dea:	46bd      	mov	sp, r7
 8014dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014df0:	4770      	bx	lr

08014df2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8014df2:	b480      	push	{r7}
 8014df4:	b087      	sub	sp, #28
 8014df6:	af00      	add	r7, sp, #0
 8014df8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014dfa:	687b      	ldr	r3, [r7, #4]
 8014dfc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8014dfe:	693b      	ldr	r3, [r7, #16]
 8014e00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e04:	689b      	ldr	r3, [r3, #8]
 8014e06:	f003 0306 	and.w	r3, r3, #6
 8014e0a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8014e0c:	68fb      	ldr	r3, [r7, #12]
 8014e0e:	2b00      	cmp	r3, #0
 8014e10:	d102      	bne.n	8014e18 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8014e12:	2300      	movs	r3, #0
 8014e14:	75fb      	strb	r3, [r7, #23]
 8014e16:	e00a      	b.n	8014e2e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8014e18:	68fb      	ldr	r3, [r7, #12]
 8014e1a:	2b02      	cmp	r3, #2
 8014e1c:	d002      	beq.n	8014e24 <USB_GetDevSpeed+0x32>
 8014e1e:	68fb      	ldr	r3, [r7, #12]
 8014e20:	2b06      	cmp	r3, #6
 8014e22:	d102      	bne.n	8014e2a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8014e24:	2302      	movs	r3, #2
 8014e26:	75fb      	strb	r3, [r7, #23]
 8014e28:	e001      	b.n	8014e2e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8014e2a:	230f      	movs	r3, #15
 8014e2c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8014e2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8014e30:	4618      	mov	r0, r3
 8014e32:	371c      	adds	r7, #28
 8014e34:	46bd      	mov	sp, r7
 8014e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e3a:	4770      	bx	lr

08014e3c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014e3c:	b480      	push	{r7}
 8014e3e:	b085      	sub	sp, #20
 8014e40:	af00      	add	r7, sp, #0
 8014e42:	6078      	str	r0, [r7, #4]
 8014e44:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014e4a:	683b      	ldr	r3, [r7, #0]
 8014e4c:	781b      	ldrb	r3, [r3, #0]
 8014e4e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8014e50:	683b      	ldr	r3, [r7, #0]
 8014e52:	785b      	ldrb	r3, [r3, #1]
 8014e54:	2b01      	cmp	r3, #1
 8014e56:	d139      	bne.n	8014ecc <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8014e58:	68fb      	ldr	r3, [r7, #12]
 8014e5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014e5e:	69da      	ldr	r2, [r3, #28]
 8014e60:	683b      	ldr	r3, [r7, #0]
 8014e62:	781b      	ldrb	r3, [r3, #0]
 8014e64:	f003 030f 	and.w	r3, r3, #15
 8014e68:	2101      	movs	r1, #1
 8014e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8014e6e:	b29b      	uxth	r3, r3
 8014e70:	68f9      	ldr	r1, [r7, #12]
 8014e72:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014e76:	4313      	orrs	r3, r2
 8014e78:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8014e7a:	68bb      	ldr	r3, [r7, #8]
 8014e7c:	015a      	lsls	r2, r3, #5
 8014e7e:	68fb      	ldr	r3, [r7, #12]
 8014e80:	4413      	add	r3, r2
 8014e82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014e86:	681b      	ldr	r3, [r3, #0]
 8014e88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014e8c:	2b00      	cmp	r3, #0
 8014e8e:	d153      	bne.n	8014f38 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014e90:	68bb      	ldr	r3, [r7, #8]
 8014e92:	015a      	lsls	r2, r3, #5
 8014e94:	68fb      	ldr	r3, [r7, #12]
 8014e96:	4413      	add	r3, r2
 8014e98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014e9c:	681a      	ldr	r2, [r3, #0]
 8014e9e:	683b      	ldr	r3, [r7, #0]
 8014ea0:	689b      	ldr	r3, [r3, #8]
 8014ea2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014ea6:	683b      	ldr	r3, [r7, #0]
 8014ea8:	791b      	ldrb	r3, [r3, #4]
 8014eaa:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014eac:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8014eae:	68bb      	ldr	r3, [r7, #8]
 8014eb0:	059b      	lsls	r3, r3, #22
 8014eb2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8014eb4:	431a      	orrs	r2, r3
 8014eb6:	68bb      	ldr	r3, [r7, #8]
 8014eb8:	0159      	lsls	r1, r3, #5
 8014eba:	68fb      	ldr	r3, [r7, #12]
 8014ebc:	440b      	add	r3, r1
 8014ebe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ec2:	4619      	mov	r1, r3
 8014ec4:	4b20      	ldr	r3, [pc, #128]	@ (8014f48 <USB_ActivateEndpoint+0x10c>)
 8014ec6:	4313      	orrs	r3, r2
 8014ec8:	600b      	str	r3, [r1, #0]
 8014eca:	e035      	b.n	8014f38 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8014ecc:	68fb      	ldr	r3, [r7, #12]
 8014ece:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ed2:	69da      	ldr	r2, [r3, #28]
 8014ed4:	683b      	ldr	r3, [r7, #0]
 8014ed6:	781b      	ldrb	r3, [r3, #0]
 8014ed8:	f003 030f 	and.w	r3, r3, #15
 8014edc:	2101      	movs	r1, #1
 8014ede:	fa01 f303 	lsl.w	r3, r1, r3
 8014ee2:	041b      	lsls	r3, r3, #16
 8014ee4:	68f9      	ldr	r1, [r7, #12]
 8014ee6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014eea:	4313      	orrs	r3, r2
 8014eec:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8014eee:	68bb      	ldr	r3, [r7, #8]
 8014ef0:	015a      	lsls	r2, r3, #5
 8014ef2:	68fb      	ldr	r3, [r7, #12]
 8014ef4:	4413      	add	r3, r2
 8014ef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014efa:	681b      	ldr	r3, [r3, #0]
 8014efc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014f00:	2b00      	cmp	r3, #0
 8014f02:	d119      	bne.n	8014f38 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014f04:	68bb      	ldr	r3, [r7, #8]
 8014f06:	015a      	lsls	r2, r3, #5
 8014f08:	68fb      	ldr	r3, [r7, #12]
 8014f0a:	4413      	add	r3, r2
 8014f0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f10:	681a      	ldr	r2, [r3, #0]
 8014f12:	683b      	ldr	r3, [r7, #0]
 8014f14:	689b      	ldr	r3, [r3, #8]
 8014f16:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8014f1a:	683b      	ldr	r3, [r7, #0]
 8014f1c:	791b      	ldrb	r3, [r3, #4]
 8014f1e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014f20:	430b      	orrs	r3, r1
 8014f22:	431a      	orrs	r2, r3
 8014f24:	68bb      	ldr	r3, [r7, #8]
 8014f26:	0159      	lsls	r1, r3, #5
 8014f28:	68fb      	ldr	r3, [r7, #12]
 8014f2a:	440b      	add	r3, r1
 8014f2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f30:	4619      	mov	r1, r3
 8014f32:	4b05      	ldr	r3, [pc, #20]	@ (8014f48 <USB_ActivateEndpoint+0x10c>)
 8014f34:	4313      	orrs	r3, r2
 8014f36:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8014f38:	2300      	movs	r3, #0
}
 8014f3a:	4618      	mov	r0, r3
 8014f3c:	3714      	adds	r7, #20
 8014f3e:	46bd      	mov	sp, r7
 8014f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f44:	4770      	bx	lr
 8014f46:	bf00      	nop
 8014f48:	10008000 	.word	0x10008000

08014f4c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014f4c:	b480      	push	{r7}
 8014f4e:	b085      	sub	sp, #20
 8014f50:	af00      	add	r7, sp, #0
 8014f52:	6078      	str	r0, [r7, #4]
 8014f54:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f56:	687b      	ldr	r3, [r7, #4]
 8014f58:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014f5a:	683b      	ldr	r3, [r7, #0]
 8014f5c:	781b      	ldrb	r3, [r3, #0]
 8014f5e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8014f60:	683b      	ldr	r3, [r7, #0]
 8014f62:	785b      	ldrb	r3, [r3, #1]
 8014f64:	2b01      	cmp	r3, #1
 8014f66:	d161      	bne.n	801502c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014f68:	68bb      	ldr	r3, [r7, #8]
 8014f6a:	015a      	lsls	r2, r3, #5
 8014f6c:	68fb      	ldr	r3, [r7, #12]
 8014f6e:	4413      	add	r3, r2
 8014f70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f74:	681b      	ldr	r3, [r3, #0]
 8014f76:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014f7a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014f7e:	d11f      	bne.n	8014fc0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8014f80:	68bb      	ldr	r3, [r7, #8]
 8014f82:	015a      	lsls	r2, r3, #5
 8014f84:	68fb      	ldr	r3, [r7, #12]
 8014f86:	4413      	add	r3, r2
 8014f88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f8c:	681b      	ldr	r3, [r3, #0]
 8014f8e:	68ba      	ldr	r2, [r7, #8]
 8014f90:	0151      	lsls	r1, r2, #5
 8014f92:	68fa      	ldr	r2, [r7, #12]
 8014f94:	440a      	add	r2, r1
 8014f96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014f9a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014f9e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8014fa0:	68bb      	ldr	r3, [r7, #8]
 8014fa2:	015a      	lsls	r2, r3, #5
 8014fa4:	68fb      	ldr	r3, [r7, #12]
 8014fa6:	4413      	add	r3, r2
 8014fa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014fac:	681b      	ldr	r3, [r3, #0]
 8014fae:	68ba      	ldr	r2, [r7, #8]
 8014fb0:	0151      	lsls	r1, r2, #5
 8014fb2:	68fa      	ldr	r2, [r7, #12]
 8014fb4:	440a      	add	r2, r1
 8014fb6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014fba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014fbe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8014fc0:	68fb      	ldr	r3, [r7, #12]
 8014fc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014fc6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8014fc8:	683b      	ldr	r3, [r7, #0]
 8014fca:	781b      	ldrb	r3, [r3, #0]
 8014fcc:	f003 030f 	and.w	r3, r3, #15
 8014fd0:	2101      	movs	r1, #1
 8014fd2:	fa01 f303 	lsl.w	r3, r1, r3
 8014fd6:	b29b      	uxth	r3, r3
 8014fd8:	43db      	mvns	r3, r3
 8014fda:	68f9      	ldr	r1, [r7, #12]
 8014fdc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014fe0:	4013      	ands	r3, r2
 8014fe2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8014fe4:	68fb      	ldr	r3, [r7, #12]
 8014fe6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014fea:	69da      	ldr	r2, [r3, #28]
 8014fec:	683b      	ldr	r3, [r7, #0]
 8014fee:	781b      	ldrb	r3, [r3, #0]
 8014ff0:	f003 030f 	and.w	r3, r3, #15
 8014ff4:	2101      	movs	r1, #1
 8014ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8014ffa:	b29b      	uxth	r3, r3
 8014ffc:	43db      	mvns	r3, r3
 8014ffe:	68f9      	ldr	r1, [r7, #12]
 8015000:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015004:	4013      	ands	r3, r2
 8015006:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8015008:	68bb      	ldr	r3, [r7, #8]
 801500a:	015a      	lsls	r2, r3, #5
 801500c:	68fb      	ldr	r3, [r7, #12]
 801500e:	4413      	add	r3, r2
 8015010:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015014:	681a      	ldr	r2, [r3, #0]
 8015016:	68bb      	ldr	r3, [r7, #8]
 8015018:	0159      	lsls	r1, r3, #5
 801501a:	68fb      	ldr	r3, [r7, #12]
 801501c:	440b      	add	r3, r1
 801501e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015022:	4619      	mov	r1, r3
 8015024:	4b35      	ldr	r3, [pc, #212]	@ (80150fc <USB_DeactivateEndpoint+0x1b0>)
 8015026:	4013      	ands	r3, r2
 8015028:	600b      	str	r3, [r1, #0]
 801502a:	e060      	b.n	80150ee <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801502c:	68bb      	ldr	r3, [r7, #8]
 801502e:	015a      	lsls	r2, r3, #5
 8015030:	68fb      	ldr	r3, [r7, #12]
 8015032:	4413      	add	r3, r2
 8015034:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015038:	681b      	ldr	r3, [r3, #0]
 801503a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801503e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015042:	d11f      	bne.n	8015084 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8015044:	68bb      	ldr	r3, [r7, #8]
 8015046:	015a      	lsls	r2, r3, #5
 8015048:	68fb      	ldr	r3, [r7, #12]
 801504a:	4413      	add	r3, r2
 801504c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015050:	681b      	ldr	r3, [r3, #0]
 8015052:	68ba      	ldr	r2, [r7, #8]
 8015054:	0151      	lsls	r1, r2, #5
 8015056:	68fa      	ldr	r2, [r7, #12]
 8015058:	440a      	add	r2, r1
 801505a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801505e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015062:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8015064:	68bb      	ldr	r3, [r7, #8]
 8015066:	015a      	lsls	r2, r3, #5
 8015068:	68fb      	ldr	r3, [r7, #12]
 801506a:	4413      	add	r3, r2
 801506c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015070:	681b      	ldr	r3, [r3, #0]
 8015072:	68ba      	ldr	r2, [r7, #8]
 8015074:	0151      	lsls	r1, r2, #5
 8015076:	68fa      	ldr	r2, [r7, #12]
 8015078:	440a      	add	r2, r1
 801507a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801507e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015082:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8015084:	68fb      	ldr	r3, [r7, #12]
 8015086:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801508a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801508c:	683b      	ldr	r3, [r7, #0]
 801508e:	781b      	ldrb	r3, [r3, #0]
 8015090:	f003 030f 	and.w	r3, r3, #15
 8015094:	2101      	movs	r1, #1
 8015096:	fa01 f303 	lsl.w	r3, r1, r3
 801509a:	041b      	lsls	r3, r3, #16
 801509c:	43db      	mvns	r3, r3
 801509e:	68f9      	ldr	r1, [r7, #12]
 80150a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80150a4:	4013      	ands	r3, r2
 80150a6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80150a8:	68fb      	ldr	r3, [r7, #12]
 80150aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80150ae:	69da      	ldr	r2, [r3, #28]
 80150b0:	683b      	ldr	r3, [r7, #0]
 80150b2:	781b      	ldrb	r3, [r3, #0]
 80150b4:	f003 030f 	and.w	r3, r3, #15
 80150b8:	2101      	movs	r1, #1
 80150ba:	fa01 f303 	lsl.w	r3, r1, r3
 80150be:	041b      	lsls	r3, r3, #16
 80150c0:	43db      	mvns	r3, r3
 80150c2:	68f9      	ldr	r1, [r7, #12]
 80150c4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80150c8:	4013      	ands	r3, r2
 80150ca:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80150cc:	68bb      	ldr	r3, [r7, #8]
 80150ce:	015a      	lsls	r2, r3, #5
 80150d0:	68fb      	ldr	r3, [r7, #12]
 80150d2:	4413      	add	r3, r2
 80150d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80150d8:	681a      	ldr	r2, [r3, #0]
 80150da:	68bb      	ldr	r3, [r7, #8]
 80150dc:	0159      	lsls	r1, r3, #5
 80150de:	68fb      	ldr	r3, [r7, #12]
 80150e0:	440b      	add	r3, r1
 80150e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80150e6:	4619      	mov	r1, r3
 80150e8:	4b05      	ldr	r3, [pc, #20]	@ (8015100 <USB_DeactivateEndpoint+0x1b4>)
 80150ea:	4013      	ands	r3, r2
 80150ec:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80150ee:	2300      	movs	r3, #0
}
 80150f0:	4618      	mov	r0, r3
 80150f2:	3714      	adds	r7, #20
 80150f4:	46bd      	mov	sp, r7
 80150f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150fa:	4770      	bx	lr
 80150fc:	ec337800 	.word	0xec337800
 8015100:	eff37800 	.word	0xeff37800

08015104 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8015104:	b580      	push	{r7, lr}
 8015106:	b08a      	sub	sp, #40	@ 0x28
 8015108:	af02      	add	r7, sp, #8
 801510a:	60f8      	str	r0, [r7, #12]
 801510c:	60b9      	str	r1, [r7, #8]
 801510e:	4613      	mov	r3, r2
 8015110:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015112:	68fb      	ldr	r3, [r7, #12]
 8015114:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8015116:	68bb      	ldr	r3, [r7, #8]
 8015118:	781b      	ldrb	r3, [r3, #0]
 801511a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 801511c:	68bb      	ldr	r3, [r7, #8]
 801511e:	785b      	ldrb	r3, [r3, #1]
 8015120:	2b01      	cmp	r3, #1
 8015122:	f040 8181 	bne.w	8015428 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8015126:	68bb      	ldr	r3, [r7, #8]
 8015128:	691b      	ldr	r3, [r3, #16]
 801512a:	2b00      	cmp	r3, #0
 801512c:	d132      	bne.n	8015194 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801512e:	69bb      	ldr	r3, [r7, #24]
 8015130:	015a      	lsls	r2, r3, #5
 8015132:	69fb      	ldr	r3, [r7, #28]
 8015134:	4413      	add	r3, r2
 8015136:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801513a:	691a      	ldr	r2, [r3, #16]
 801513c:	69bb      	ldr	r3, [r7, #24]
 801513e:	0159      	lsls	r1, r3, #5
 8015140:	69fb      	ldr	r3, [r7, #28]
 8015142:	440b      	add	r3, r1
 8015144:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015148:	4619      	mov	r1, r3
 801514a:	4ba5      	ldr	r3, [pc, #660]	@ (80153e0 <USB_EPStartXfer+0x2dc>)
 801514c:	4013      	ands	r3, r2
 801514e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8015150:	69bb      	ldr	r3, [r7, #24]
 8015152:	015a      	lsls	r2, r3, #5
 8015154:	69fb      	ldr	r3, [r7, #28]
 8015156:	4413      	add	r3, r2
 8015158:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801515c:	691b      	ldr	r3, [r3, #16]
 801515e:	69ba      	ldr	r2, [r7, #24]
 8015160:	0151      	lsls	r1, r2, #5
 8015162:	69fa      	ldr	r2, [r7, #28]
 8015164:	440a      	add	r2, r1
 8015166:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801516a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801516e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8015170:	69bb      	ldr	r3, [r7, #24]
 8015172:	015a      	lsls	r2, r3, #5
 8015174:	69fb      	ldr	r3, [r7, #28]
 8015176:	4413      	add	r3, r2
 8015178:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801517c:	691a      	ldr	r2, [r3, #16]
 801517e:	69bb      	ldr	r3, [r7, #24]
 8015180:	0159      	lsls	r1, r3, #5
 8015182:	69fb      	ldr	r3, [r7, #28]
 8015184:	440b      	add	r3, r1
 8015186:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801518a:	4619      	mov	r1, r3
 801518c:	4b95      	ldr	r3, [pc, #596]	@ (80153e4 <USB_EPStartXfer+0x2e0>)
 801518e:	4013      	ands	r3, r2
 8015190:	610b      	str	r3, [r1, #16]
 8015192:	e092      	b.n	80152ba <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8015194:	69bb      	ldr	r3, [r7, #24]
 8015196:	015a      	lsls	r2, r3, #5
 8015198:	69fb      	ldr	r3, [r7, #28]
 801519a:	4413      	add	r3, r2
 801519c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151a0:	691a      	ldr	r2, [r3, #16]
 80151a2:	69bb      	ldr	r3, [r7, #24]
 80151a4:	0159      	lsls	r1, r3, #5
 80151a6:	69fb      	ldr	r3, [r7, #28]
 80151a8:	440b      	add	r3, r1
 80151aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151ae:	4619      	mov	r1, r3
 80151b0:	4b8c      	ldr	r3, [pc, #560]	@ (80153e4 <USB_EPStartXfer+0x2e0>)
 80151b2:	4013      	ands	r3, r2
 80151b4:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80151b6:	69bb      	ldr	r3, [r7, #24]
 80151b8:	015a      	lsls	r2, r3, #5
 80151ba:	69fb      	ldr	r3, [r7, #28]
 80151bc:	4413      	add	r3, r2
 80151be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151c2:	691a      	ldr	r2, [r3, #16]
 80151c4:	69bb      	ldr	r3, [r7, #24]
 80151c6:	0159      	lsls	r1, r3, #5
 80151c8:	69fb      	ldr	r3, [r7, #28]
 80151ca:	440b      	add	r3, r1
 80151cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151d0:	4619      	mov	r1, r3
 80151d2:	4b83      	ldr	r3, [pc, #524]	@ (80153e0 <USB_EPStartXfer+0x2dc>)
 80151d4:	4013      	ands	r3, r2
 80151d6:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 80151d8:	69bb      	ldr	r3, [r7, #24]
 80151da:	2b00      	cmp	r3, #0
 80151dc:	d11a      	bne.n	8015214 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80151de:	68bb      	ldr	r3, [r7, #8]
 80151e0:	691a      	ldr	r2, [r3, #16]
 80151e2:	68bb      	ldr	r3, [r7, #8]
 80151e4:	689b      	ldr	r3, [r3, #8]
 80151e6:	429a      	cmp	r2, r3
 80151e8:	d903      	bls.n	80151f2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80151ea:	68bb      	ldr	r3, [r7, #8]
 80151ec:	689a      	ldr	r2, [r3, #8]
 80151ee:	68bb      	ldr	r3, [r7, #8]
 80151f0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80151f2:	69bb      	ldr	r3, [r7, #24]
 80151f4:	015a      	lsls	r2, r3, #5
 80151f6:	69fb      	ldr	r3, [r7, #28]
 80151f8:	4413      	add	r3, r2
 80151fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80151fe:	691b      	ldr	r3, [r3, #16]
 8015200:	69ba      	ldr	r2, [r7, #24]
 8015202:	0151      	lsls	r1, r2, #5
 8015204:	69fa      	ldr	r2, [r7, #28]
 8015206:	440a      	add	r2, r1
 8015208:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801520c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015210:	6113      	str	r3, [r2, #16]
 8015212:	e01b      	b.n	801524c <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8015214:	69bb      	ldr	r3, [r7, #24]
 8015216:	015a      	lsls	r2, r3, #5
 8015218:	69fb      	ldr	r3, [r7, #28]
 801521a:	4413      	add	r3, r2
 801521c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015220:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8015222:	68bb      	ldr	r3, [r7, #8]
 8015224:	6919      	ldr	r1, [r3, #16]
 8015226:	68bb      	ldr	r3, [r7, #8]
 8015228:	689b      	ldr	r3, [r3, #8]
 801522a:	440b      	add	r3, r1
 801522c:	1e59      	subs	r1, r3, #1
 801522e:	68bb      	ldr	r3, [r7, #8]
 8015230:	689b      	ldr	r3, [r3, #8]
 8015232:	fbb1 f3f3 	udiv	r3, r1, r3
 8015236:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8015238:	4b6b      	ldr	r3, [pc, #428]	@ (80153e8 <USB_EPStartXfer+0x2e4>)
 801523a:	400b      	ands	r3, r1
 801523c:	69b9      	ldr	r1, [r7, #24]
 801523e:	0148      	lsls	r0, r1, #5
 8015240:	69f9      	ldr	r1, [r7, #28]
 8015242:	4401      	add	r1, r0
 8015244:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8015248:	4313      	orrs	r3, r2
 801524a:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801524c:	69bb      	ldr	r3, [r7, #24]
 801524e:	015a      	lsls	r2, r3, #5
 8015250:	69fb      	ldr	r3, [r7, #28]
 8015252:	4413      	add	r3, r2
 8015254:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015258:	691a      	ldr	r2, [r3, #16]
 801525a:	68bb      	ldr	r3, [r7, #8]
 801525c:	691b      	ldr	r3, [r3, #16]
 801525e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015262:	69b9      	ldr	r1, [r7, #24]
 8015264:	0148      	lsls	r0, r1, #5
 8015266:	69f9      	ldr	r1, [r7, #28]
 8015268:	4401      	add	r1, r0
 801526a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801526e:	4313      	orrs	r3, r2
 8015270:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8015272:	68bb      	ldr	r3, [r7, #8]
 8015274:	791b      	ldrb	r3, [r3, #4]
 8015276:	2b01      	cmp	r3, #1
 8015278:	d11f      	bne.n	80152ba <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801527a:	69bb      	ldr	r3, [r7, #24]
 801527c:	015a      	lsls	r2, r3, #5
 801527e:	69fb      	ldr	r3, [r7, #28]
 8015280:	4413      	add	r3, r2
 8015282:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015286:	691b      	ldr	r3, [r3, #16]
 8015288:	69ba      	ldr	r2, [r7, #24]
 801528a:	0151      	lsls	r1, r2, #5
 801528c:	69fa      	ldr	r2, [r7, #28]
 801528e:	440a      	add	r2, r1
 8015290:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015294:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8015298:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 801529a:	69bb      	ldr	r3, [r7, #24]
 801529c:	015a      	lsls	r2, r3, #5
 801529e:	69fb      	ldr	r3, [r7, #28]
 80152a0:	4413      	add	r3, r2
 80152a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152a6:	691b      	ldr	r3, [r3, #16]
 80152a8:	69ba      	ldr	r2, [r7, #24]
 80152aa:	0151      	lsls	r1, r2, #5
 80152ac:	69fa      	ldr	r2, [r7, #28]
 80152ae:	440a      	add	r2, r1
 80152b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80152b4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80152b8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80152ba:	79fb      	ldrb	r3, [r7, #7]
 80152bc:	2b01      	cmp	r3, #1
 80152be:	d14b      	bne.n	8015358 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80152c0:	68bb      	ldr	r3, [r7, #8]
 80152c2:	69db      	ldr	r3, [r3, #28]
 80152c4:	2b00      	cmp	r3, #0
 80152c6:	d009      	beq.n	80152dc <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80152c8:	69bb      	ldr	r3, [r7, #24]
 80152ca:	015a      	lsls	r2, r3, #5
 80152cc:	69fb      	ldr	r3, [r7, #28]
 80152ce:	4413      	add	r3, r2
 80152d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152d4:	461a      	mov	r2, r3
 80152d6:	68bb      	ldr	r3, [r7, #8]
 80152d8:	69db      	ldr	r3, [r3, #28]
 80152da:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80152dc:	68bb      	ldr	r3, [r7, #8]
 80152de:	791b      	ldrb	r3, [r3, #4]
 80152e0:	2b01      	cmp	r3, #1
 80152e2:	d128      	bne.n	8015336 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80152e4:	69fb      	ldr	r3, [r7, #28]
 80152e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80152ea:	689b      	ldr	r3, [r3, #8]
 80152ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80152f0:	2b00      	cmp	r3, #0
 80152f2:	d110      	bne.n	8015316 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80152f4:	69bb      	ldr	r3, [r7, #24]
 80152f6:	015a      	lsls	r2, r3, #5
 80152f8:	69fb      	ldr	r3, [r7, #28]
 80152fa:	4413      	add	r3, r2
 80152fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015300:	681b      	ldr	r3, [r3, #0]
 8015302:	69ba      	ldr	r2, [r7, #24]
 8015304:	0151      	lsls	r1, r2, #5
 8015306:	69fa      	ldr	r2, [r7, #28]
 8015308:	440a      	add	r2, r1
 801530a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801530e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8015312:	6013      	str	r3, [r2, #0]
 8015314:	e00f      	b.n	8015336 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8015316:	69bb      	ldr	r3, [r7, #24]
 8015318:	015a      	lsls	r2, r3, #5
 801531a:	69fb      	ldr	r3, [r7, #28]
 801531c:	4413      	add	r3, r2
 801531e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015322:	681b      	ldr	r3, [r3, #0]
 8015324:	69ba      	ldr	r2, [r7, #24]
 8015326:	0151      	lsls	r1, r2, #5
 8015328:	69fa      	ldr	r2, [r7, #28]
 801532a:	440a      	add	r2, r1
 801532c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015330:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015334:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8015336:	69bb      	ldr	r3, [r7, #24]
 8015338:	015a      	lsls	r2, r3, #5
 801533a:	69fb      	ldr	r3, [r7, #28]
 801533c:	4413      	add	r3, r2
 801533e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015342:	681b      	ldr	r3, [r3, #0]
 8015344:	69ba      	ldr	r2, [r7, #24]
 8015346:	0151      	lsls	r1, r2, #5
 8015348:	69fa      	ldr	r2, [r7, #28]
 801534a:	440a      	add	r2, r1
 801534c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015350:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8015354:	6013      	str	r3, [r2, #0]
 8015356:	e16a      	b.n	801562e <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8015358:	69bb      	ldr	r3, [r7, #24]
 801535a:	015a      	lsls	r2, r3, #5
 801535c:	69fb      	ldr	r3, [r7, #28]
 801535e:	4413      	add	r3, r2
 8015360:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015364:	681b      	ldr	r3, [r3, #0]
 8015366:	69ba      	ldr	r2, [r7, #24]
 8015368:	0151      	lsls	r1, r2, #5
 801536a:	69fa      	ldr	r2, [r7, #28]
 801536c:	440a      	add	r2, r1
 801536e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015372:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8015376:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8015378:	68bb      	ldr	r3, [r7, #8]
 801537a:	791b      	ldrb	r3, [r3, #4]
 801537c:	2b01      	cmp	r3, #1
 801537e:	d015      	beq.n	80153ac <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8015380:	68bb      	ldr	r3, [r7, #8]
 8015382:	691b      	ldr	r3, [r3, #16]
 8015384:	2b00      	cmp	r3, #0
 8015386:	f000 8152 	beq.w	801562e <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801538a:	69fb      	ldr	r3, [r7, #28]
 801538c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015390:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8015392:	68bb      	ldr	r3, [r7, #8]
 8015394:	781b      	ldrb	r3, [r3, #0]
 8015396:	f003 030f 	and.w	r3, r3, #15
 801539a:	2101      	movs	r1, #1
 801539c:	fa01 f303 	lsl.w	r3, r1, r3
 80153a0:	69f9      	ldr	r1, [r7, #28]
 80153a2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80153a6:	4313      	orrs	r3, r2
 80153a8:	634b      	str	r3, [r1, #52]	@ 0x34
 80153aa:	e140      	b.n	801562e <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80153ac:	69fb      	ldr	r3, [r7, #28]
 80153ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80153b2:	689b      	ldr	r3, [r3, #8]
 80153b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80153b8:	2b00      	cmp	r3, #0
 80153ba:	d117      	bne.n	80153ec <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80153bc:	69bb      	ldr	r3, [r7, #24]
 80153be:	015a      	lsls	r2, r3, #5
 80153c0:	69fb      	ldr	r3, [r7, #28]
 80153c2:	4413      	add	r3, r2
 80153c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80153c8:	681b      	ldr	r3, [r3, #0]
 80153ca:	69ba      	ldr	r2, [r7, #24]
 80153cc:	0151      	lsls	r1, r2, #5
 80153ce:	69fa      	ldr	r2, [r7, #28]
 80153d0:	440a      	add	r2, r1
 80153d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80153d6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80153da:	6013      	str	r3, [r2, #0]
 80153dc:	e016      	b.n	801540c <USB_EPStartXfer+0x308>
 80153de:	bf00      	nop
 80153e0:	e007ffff 	.word	0xe007ffff
 80153e4:	fff80000 	.word	0xfff80000
 80153e8:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80153ec:	69bb      	ldr	r3, [r7, #24]
 80153ee:	015a      	lsls	r2, r3, #5
 80153f0:	69fb      	ldr	r3, [r7, #28]
 80153f2:	4413      	add	r3, r2
 80153f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80153f8:	681b      	ldr	r3, [r3, #0]
 80153fa:	69ba      	ldr	r2, [r7, #24]
 80153fc:	0151      	lsls	r1, r2, #5
 80153fe:	69fa      	ldr	r2, [r7, #28]
 8015400:	440a      	add	r2, r1
 8015402:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015406:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801540a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 801540c:	68bb      	ldr	r3, [r7, #8]
 801540e:	68d9      	ldr	r1, [r3, #12]
 8015410:	68bb      	ldr	r3, [r7, #8]
 8015412:	781a      	ldrb	r2, [r3, #0]
 8015414:	68bb      	ldr	r3, [r7, #8]
 8015416:	691b      	ldr	r3, [r3, #16]
 8015418:	b298      	uxth	r0, r3
 801541a:	79fb      	ldrb	r3, [r7, #7]
 801541c:	9300      	str	r3, [sp, #0]
 801541e:	4603      	mov	r3, r0
 8015420:	68f8      	ldr	r0, [r7, #12]
 8015422:	f000 f9b9 	bl	8015798 <USB_WritePacket>
 8015426:	e102      	b.n	801562e <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8015428:	69bb      	ldr	r3, [r7, #24]
 801542a:	015a      	lsls	r2, r3, #5
 801542c:	69fb      	ldr	r3, [r7, #28]
 801542e:	4413      	add	r3, r2
 8015430:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015434:	691a      	ldr	r2, [r3, #16]
 8015436:	69bb      	ldr	r3, [r7, #24]
 8015438:	0159      	lsls	r1, r3, #5
 801543a:	69fb      	ldr	r3, [r7, #28]
 801543c:	440b      	add	r3, r1
 801543e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015442:	4619      	mov	r1, r3
 8015444:	4b7c      	ldr	r3, [pc, #496]	@ (8015638 <USB_EPStartXfer+0x534>)
 8015446:	4013      	ands	r3, r2
 8015448:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801544a:	69bb      	ldr	r3, [r7, #24]
 801544c:	015a      	lsls	r2, r3, #5
 801544e:	69fb      	ldr	r3, [r7, #28]
 8015450:	4413      	add	r3, r2
 8015452:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015456:	691a      	ldr	r2, [r3, #16]
 8015458:	69bb      	ldr	r3, [r7, #24]
 801545a:	0159      	lsls	r1, r3, #5
 801545c:	69fb      	ldr	r3, [r7, #28]
 801545e:	440b      	add	r3, r1
 8015460:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015464:	4619      	mov	r1, r3
 8015466:	4b75      	ldr	r3, [pc, #468]	@ (801563c <USB_EPStartXfer+0x538>)
 8015468:	4013      	ands	r3, r2
 801546a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 801546c:	69bb      	ldr	r3, [r7, #24]
 801546e:	2b00      	cmp	r3, #0
 8015470:	d12f      	bne.n	80154d2 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 8015472:	68bb      	ldr	r3, [r7, #8]
 8015474:	691b      	ldr	r3, [r3, #16]
 8015476:	2b00      	cmp	r3, #0
 8015478:	d003      	beq.n	8015482 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 801547a:	68bb      	ldr	r3, [r7, #8]
 801547c:	689a      	ldr	r2, [r3, #8]
 801547e:	68bb      	ldr	r3, [r7, #8]
 8015480:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8015482:	68bb      	ldr	r3, [r7, #8]
 8015484:	689a      	ldr	r2, [r3, #8]
 8015486:	68bb      	ldr	r3, [r7, #8]
 8015488:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 801548a:	69bb      	ldr	r3, [r7, #24]
 801548c:	015a      	lsls	r2, r3, #5
 801548e:	69fb      	ldr	r3, [r7, #28]
 8015490:	4413      	add	r3, r2
 8015492:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015496:	691a      	ldr	r2, [r3, #16]
 8015498:	68bb      	ldr	r3, [r7, #8]
 801549a:	6a1b      	ldr	r3, [r3, #32]
 801549c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80154a0:	69b9      	ldr	r1, [r7, #24]
 80154a2:	0148      	lsls	r0, r1, #5
 80154a4:	69f9      	ldr	r1, [r7, #28]
 80154a6:	4401      	add	r1, r0
 80154a8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80154ac:	4313      	orrs	r3, r2
 80154ae:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80154b0:	69bb      	ldr	r3, [r7, #24]
 80154b2:	015a      	lsls	r2, r3, #5
 80154b4:	69fb      	ldr	r3, [r7, #28]
 80154b6:	4413      	add	r3, r2
 80154b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154bc:	691b      	ldr	r3, [r3, #16]
 80154be:	69ba      	ldr	r2, [r7, #24]
 80154c0:	0151      	lsls	r1, r2, #5
 80154c2:	69fa      	ldr	r2, [r7, #28]
 80154c4:	440a      	add	r2, r1
 80154c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80154ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80154ce:	6113      	str	r3, [r2, #16]
 80154d0:	e05f      	b.n	8015592 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80154d2:	68bb      	ldr	r3, [r7, #8]
 80154d4:	691b      	ldr	r3, [r3, #16]
 80154d6:	2b00      	cmp	r3, #0
 80154d8:	d123      	bne.n	8015522 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80154da:	69bb      	ldr	r3, [r7, #24]
 80154dc:	015a      	lsls	r2, r3, #5
 80154de:	69fb      	ldr	r3, [r7, #28]
 80154e0:	4413      	add	r3, r2
 80154e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80154e6:	691a      	ldr	r2, [r3, #16]
 80154e8:	68bb      	ldr	r3, [r7, #8]
 80154ea:	689b      	ldr	r3, [r3, #8]
 80154ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80154f0:	69b9      	ldr	r1, [r7, #24]
 80154f2:	0148      	lsls	r0, r1, #5
 80154f4:	69f9      	ldr	r1, [r7, #28]
 80154f6:	4401      	add	r1, r0
 80154f8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80154fc:	4313      	orrs	r3, r2
 80154fe:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015500:	69bb      	ldr	r3, [r7, #24]
 8015502:	015a      	lsls	r2, r3, #5
 8015504:	69fb      	ldr	r3, [r7, #28]
 8015506:	4413      	add	r3, r2
 8015508:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801550c:	691b      	ldr	r3, [r3, #16]
 801550e:	69ba      	ldr	r2, [r7, #24]
 8015510:	0151      	lsls	r1, r2, #5
 8015512:	69fa      	ldr	r2, [r7, #28]
 8015514:	440a      	add	r2, r1
 8015516:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801551a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801551e:	6113      	str	r3, [r2, #16]
 8015520:	e037      	b.n	8015592 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8015522:	68bb      	ldr	r3, [r7, #8]
 8015524:	691a      	ldr	r2, [r3, #16]
 8015526:	68bb      	ldr	r3, [r7, #8]
 8015528:	689b      	ldr	r3, [r3, #8]
 801552a:	4413      	add	r3, r2
 801552c:	1e5a      	subs	r2, r3, #1
 801552e:	68bb      	ldr	r3, [r7, #8]
 8015530:	689b      	ldr	r3, [r3, #8]
 8015532:	fbb2 f3f3 	udiv	r3, r2, r3
 8015536:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8015538:	68bb      	ldr	r3, [r7, #8]
 801553a:	689b      	ldr	r3, [r3, #8]
 801553c:	8afa      	ldrh	r2, [r7, #22]
 801553e:	fb03 f202 	mul.w	r2, r3, r2
 8015542:	68bb      	ldr	r3, [r7, #8]
 8015544:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8015546:	69bb      	ldr	r3, [r7, #24]
 8015548:	015a      	lsls	r2, r3, #5
 801554a:	69fb      	ldr	r3, [r7, #28]
 801554c:	4413      	add	r3, r2
 801554e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015552:	691a      	ldr	r2, [r3, #16]
 8015554:	8afb      	ldrh	r3, [r7, #22]
 8015556:	04d9      	lsls	r1, r3, #19
 8015558:	4b39      	ldr	r3, [pc, #228]	@ (8015640 <USB_EPStartXfer+0x53c>)
 801555a:	400b      	ands	r3, r1
 801555c:	69b9      	ldr	r1, [r7, #24]
 801555e:	0148      	lsls	r0, r1, #5
 8015560:	69f9      	ldr	r1, [r7, #28]
 8015562:	4401      	add	r1, r0
 8015564:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8015568:	4313      	orrs	r3, r2
 801556a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 801556c:	69bb      	ldr	r3, [r7, #24]
 801556e:	015a      	lsls	r2, r3, #5
 8015570:	69fb      	ldr	r3, [r7, #28]
 8015572:	4413      	add	r3, r2
 8015574:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015578:	691a      	ldr	r2, [r3, #16]
 801557a:	68bb      	ldr	r3, [r7, #8]
 801557c:	6a1b      	ldr	r3, [r3, #32]
 801557e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8015582:	69b9      	ldr	r1, [r7, #24]
 8015584:	0148      	lsls	r0, r1, #5
 8015586:	69f9      	ldr	r1, [r7, #28]
 8015588:	4401      	add	r1, r0
 801558a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801558e:	4313      	orrs	r3, r2
 8015590:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8015592:	79fb      	ldrb	r3, [r7, #7]
 8015594:	2b01      	cmp	r3, #1
 8015596:	d10d      	bne.n	80155b4 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8015598:	68bb      	ldr	r3, [r7, #8]
 801559a:	68db      	ldr	r3, [r3, #12]
 801559c:	2b00      	cmp	r3, #0
 801559e:	d009      	beq.n	80155b4 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80155a0:	68bb      	ldr	r3, [r7, #8]
 80155a2:	68d9      	ldr	r1, [r3, #12]
 80155a4:	69bb      	ldr	r3, [r7, #24]
 80155a6:	015a      	lsls	r2, r3, #5
 80155a8:	69fb      	ldr	r3, [r7, #28]
 80155aa:	4413      	add	r3, r2
 80155ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155b0:	460a      	mov	r2, r1
 80155b2:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80155b4:	68bb      	ldr	r3, [r7, #8]
 80155b6:	791b      	ldrb	r3, [r3, #4]
 80155b8:	2b01      	cmp	r3, #1
 80155ba:	d128      	bne.n	801560e <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80155bc:	69fb      	ldr	r3, [r7, #28]
 80155be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80155c2:	689b      	ldr	r3, [r3, #8]
 80155c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80155c8:	2b00      	cmp	r3, #0
 80155ca:	d110      	bne.n	80155ee <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80155cc:	69bb      	ldr	r3, [r7, #24]
 80155ce:	015a      	lsls	r2, r3, #5
 80155d0:	69fb      	ldr	r3, [r7, #28]
 80155d2:	4413      	add	r3, r2
 80155d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155d8:	681b      	ldr	r3, [r3, #0]
 80155da:	69ba      	ldr	r2, [r7, #24]
 80155dc:	0151      	lsls	r1, r2, #5
 80155de:	69fa      	ldr	r2, [r7, #28]
 80155e0:	440a      	add	r2, r1
 80155e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80155e6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80155ea:	6013      	str	r3, [r2, #0]
 80155ec:	e00f      	b.n	801560e <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80155ee:	69bb      	ldr	r3, [r7, #24]
 80155f0:	015a      	lsls	r2, r3, #5
 80155f2:	69fb      	ldr	r3, [r7, #28]
 80155f4:	4413      	add	r3, r2
 80155f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80155fa:	681b      	ldr	r3, [r3, #0]
 80155fc:	69ba      	ldr	r2, [r7, #24]
 80155fe:	0151      	lsls	r1, r2, #5
 8015600:	69fa      	ldr	r2, [r7, #28]
 8015602:	440a      	add	r2, r1
 8015604:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015608:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801560c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801560e:	69bb      	ldr	r3, [r7, #24]
 8015610:	015a      	lsls	r2, r3, #5
 8015612:	69fb      	ldr	r3, [r7, #28]
 8015614:	4413      	add	r3, r2
 8015616:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801561a:	681b      	ldr	r3, [r3, #0]
 801561c:	69ba      	ldr	r2, [r7, #24]
 801561e:	0151      	lsls	r1, r2, #5
 8015620:	69fa      	ldr	r2, [r7, #28]
 8015622:	440a      	add	r2, r1
 8015624:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015628:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801562c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801562e:	2300      	movs	r3, #0
}
 8015630:	4618      	mov	r0, r3
 8015632:	3720      	adds	r7, #32
 8015634:	46bd      	mov	sp, r7
 8015636:	bd80      	pop	{r7, pc}
 8015638:	fff80000 	.word	0xfff80000
 801563c:	e007ffff 	.word	0xe007ffff
 8015640:	1ff80000 	.word	0x1ff80000

08015644 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8015644:	b480      	push	{r7}
 8015646:	b087      	sub	sp, #28
 8015648:	af00      	add	r7, sp, #0
 801564a:	6078      	str	r0, [r7, #4]
 801564c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801564e:	2300      	movs	r3, #0
 8015650:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8015652:	2300      	movs	r3, #0
 8015654:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015656:	687b      	ldr	r3, [r7, #4]
 8015658:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801565a:	683b      	ldr	r3, [r7, #0]
 801565c:	785b      	ldrb	r3, [r3, #1]
 801565e:	2b01      	cmp	r3, #1
 8015660:	d14a      	bne.n	80156f8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8015662:	683b      	ldr	r3, [r7, #0]
 8015664:	781b      	ldrb	r3, [r3, #0]
 8015666:	015a      	lsls	r2, r3, #5
 8015668:	693b      	ldr	r3, [r7, #16]
 801566a:	4413      	add	r3, r2
 801566c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015670:	681b      	ldr	r3, [r3, #0]
 8015672:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015676:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801567a:	f040 8086 	bne.w	801578a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801567e:	683b      	ldr	r3, [r7, #0]
 8015680:	781b      	ldrb	r3, [r3, #0]
 8015682:	015a      	lsls	r2, r3, #5
 8015684:	693b      	ldr	r3, [r7, #16]
 8015686:	4413      	add	r3, r2
 8015688:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801568c:	681b      	ldr	r3, [r3, #0]
 801568e:	683a      	ldr	r2, [r7, #0]
 8015690:	7812      	ldrb	r2, [r2, #0]
 8015692:	0151      	lsls	r1, r2, #5
 8015694:	693a      	ldr	r2, [r7, #16]
 8015696:	440a      	add	r2, r1
 8015698:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801569c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80156a0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80156a2:	683b      	ldr	r3, [r7, #0]
 80156a4:	781b      	ldrb	r3, [r3, #0]
 80156a6:	015a      	lsls	r2, r3, #5
 80156a8:	693b      	ldr	r3, [r7, #16]
 80156aa:	4413      	add	r3, r2
 80156ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80156b0:	681b      	ldr	r3, [r3, #0]
 80156b2:	683a      	ldr	r2, [r7, #0]
 80156b4:	7812      	ldrb	r2, [r2, #0]
 80156b6:	0151      	lsls	r1, r2, #5
 80156b8:	693a      	ldr	r2, [r7, #16]
 80156ba:	440a      	add	r2, r1
 80156bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80156c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80156c4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80156c6:	68fb      	ldr	r3, [r7, #12]
 80156c8:	3301      	adds	r3, #1
 80156ca:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80156cc:	68fb      	ldr	r3, [r7, #12]
 80156ce:	f242 7210 	movw	r2, #10000	@ 0x2710
 80156d2:	4293      	cmp	r3, r2
 80156d4:	d902      	bls.n	80156dc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80156d6:	2301      	movs	r3, #1
 80156d8:	75fb      	strb	r3, [r7, #23]
          break;
 80156da:	e056      	b.n	801578a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80156dc:	683b      	ldr	r3, [r7, #0]
 80156de:	781b      	ldrb	r3, [r3, #0]
 80156e0:	015a      	lsls	r2, r3, #5
 80156e2:	693b      	ldr	r3, [r7, #16]
 80156e4:	4413      	add	r3, r2
 80156e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80156ea:	681b      	ldr	r3, [r3, #0]
 80156ec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80156f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80156f4:	d0e7      	beq.n	80156c6 <USB_EPStopXfer+0x82>
 80156f6:	e048      	b.n	801578a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80156f8:	683b      	ldr	r3, [r7, #0]
 80156fa:	781b      	ldrb	r3, [r3, #0]
 80156fc:	015a      	lsls	r2, r3, #5
 80156fe:	693b      	ldr	r3, [r7, #16]
 8015700:	4413      	add	r3, r2
 8015702:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015706:	681b      	ldr	r3, [r3, #0]
 8015708:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801570c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015710:	d13b      	bne.n	801578a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8015712:	683b      	ldr	r3, [r7, #0]
 8015714:	781b      	ldrb	r3, [r3, #0]
 8015716:	015a      	lsls	r2, r3, #5
 8015718:	693b      	ldr	r3, [r7, #16]
 801571a:	4413      	add	r3, r2
 801571c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015720:	681b      	ldr	r3, [r3, #0]
 8015722:	683a      	ldr	r2, [r7, #0]
 8015724:	7812      	ldrb	r2, [r2, #0]
 8015726:	0151      	lsls	r1, r2, #5
 8015728:	693a      	ldr	r2, [r7, #16]
 801572a:	440a      	add	r2, r1
 801572c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015730:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015734:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8015736:	683b      	ldr	r3, [r7, #0]
 8015738:	781b      	ldrb	r3, [r3, #0]
 801573a:	015a      	lsls	r2, r3, #5
 801573c:	693b      	ldr	r3, [r7, #16]
 801573e:	4413      	add	r3, r2
 8015740:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015744:	681b      	ldr	r3, [r3, #0]
 8015746:	683a      	ldr	r2, [r7, #0]
 8015748:	7812      	ldrb	r2, [r2, #0]
 801574a:	0151      	lsls	r1, r2, #5
 801574c:	693a      	ldr	r2, [r7, #16]
 801574e:	440a      	add	r2, r1
 8015750:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015754:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8015758:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801575a:	68fb      	ldr	r3, [r7, #12]
 801575c:	3301      	adds	r3, #1
 801575e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8015760:	68fb      	ldr	r3, [r7, #12]
 8015762:	f242 7210 	movw	r2, #10000	@ 0x2710
 8015766:	4293      	cmp	r3, r2
 8015768:	d902      	bls.n	8015770 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 801576a:	2301      	movs	r3, #1
 801576c:	75fb      	strb	r3, [r7, #23]
          break;
 801576e:	e00c      	b.n	801578a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8015770:	683b      	ldr	r3, [r7, #0]
 8015772:	781b      	ldrb	r3, [r3, #0]
 8015774:	015a      	lsls	r2, r3, #5
 8015776:	693b      	ldr	r3, [r7, #16]
 8015778:	4413      	add	r3, r2
 801577a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801577e:	681b      	ldr	r3, [r3, #0]
 8015780:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015784:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015788:	d0e7      	beq.n	801575a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 801578a:	7dfb      	ldrb	r3, [r7, #23]
}
 801578c:	4618      	mov	r0, r3
 801578e:	371c      	adds	r7, #28
 8015790:	46bd      	mov	sp, r7
 8015792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015796:	4770      	bx	lr

08015798 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8015798:	b480      	push	{r7}
 801579a:	b089      	sub	sp, #36	@ 0x24
 801579c:	af00      	add	r7, sp, #0
 801579e:	60f8      	str	r0, [r7, #12]
 80157a0:	60b9      	str	r1, [r7, #8]
 80157a2:	4611      	mov	r1, r2
 80157a4:	461a      	mov	r2, r3
 80157a6:	460b      	mov	r3, r1
 80157a8:	71fb      	strb	r3, [r7, #7]
 80157aa:	4613      	mov	r3, r2
 80157ac:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80157ae:	68fb      	ldr	r3, [r7, #12]
 80157b0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80157b2:	68bb      	ldr	r3, [r7, #8]
 80157b4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80157b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80157ba:	2b00      	cmp	r3, #0
 80157bc:	d123      	bne.n	8015806 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80157be:	88bb      	ldrh	r3, [r7, #4]
 80157c0:	3303      	adds	r3, #3
 80157c2:	089b      	lsrs	r3, r3, #2
 80157c4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80157c6:	2300      	movs	r3, #0
 80157c8:	61bb      	str	r3, [r7, #24]
 80157ca:	e018      	b.n	80157fe <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80157cc:	79fb      	ldrb	r3, [r7, #7]
 80157ce:	031a      	lsls	r2, r3, #12
 80157d0:	697b      	ldr	r3, [r7, #20]
 80157d2:	4413      	add	r3, r2
 80157d4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80157d8:	461a      	mov	r2, r3
 80157da:	69fb      	ldr	r3, [r7, #28]
 80157dc:	681b      	ldr	r3, [r3, #0]
 80157de:	6013      	str	r3, [r2, #0]
      pSrc++;
 80157e0:	69fb      	ldr	r3, [r7, #28]
 80157e2:	3301      	adds	r3, #1
 80157e4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80157e6:	69fb      	ldr	r3, [r7, #28]
 80157e8:	3301      	adds	r3, #1
 80157ea:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80157ec:	69fb      	ldr	r3, [r7, #28]
 80157ee:	3301      	adds	r3, #1
 80157f0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80157f2:	69fb      	ldr	r3, [r7, #28]
 80157f4:	3301      	adds	r3, #1
 80157f6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80157f8:	69bb      	ldr	r3, [r7, #24]
 80157fa:	3301      	adds	r3, #1
 80157fc:	61bb      	str	r3, [r7, #24]
 80157fe:	69ba      	ldr	r2, [r7, #24]
 8015800:	693b      	ldr	r3, [r7, #16]
 8015802:	429a      	cmp	r2, r3
 8015804:	d3e2      	bcc.n	80157cc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8015806:	2300      	movs	r3, #0
}
 8015808:	4618      	mov	r0, r3
 801580a:	3724      	adds	r7, #36	@ 0x24
 801580c:	46bd      	mov	sp, r7
 801580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015812:	4770      	bx	lr

08015814 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8015814:	b480      	push	{r7}
 8015816:	b08b      	sub	sp, #44	@ 0x2c
 8015818:	af00      	add	r7, sp, #0
 801581a:	60f8      	str	r0, [r7, #12]
 801581c:	60b9      	str	r1, [r7, #8]
 801581e:	4613      	mov	r3, r2
 8015820:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015822:	68fb      	ldr	r3, [r7, #12]
 8015824:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8015826:	68bb      	ldr	r3, [r7, #8]
 8015828:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801582a:	88fb      	ldrh	r3, [r7, #6]
 801582c:	089b      	lsrs	r3, r3, #2
 801582e:	b29b      	uxth	r3, r3
 8015830:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8015832:	88fb      	ldrh	r3, [r7, #6]
 8015834:	f003 0303 	and.w	r3, r3, #3
 8015838:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801583a:	2300      	movs	r3, #0
 801583c:	623b      	str	r3, [r7, #32]
 801583e:	e014      	b.n	801586a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8015840:	69bb      	ldr	r3, [r7, #24]
 8015842:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015846:	681a      	ldr	r2, [r3, #0]
 8015848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801584a:	601a      	str	r2, [r3, #0]
    pDest++;
 801584c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801584e:	3301      	adds	r3, #1
 8015850:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8015852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015854:	3301      	adds	r3, #1
 8015856:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8015858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801585a:	3301      	adds	r3, #1
 801585c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801585e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015860:	3301      	adds	r3, #1
 8015862:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8015864:	6a3b      	ldr	r3, [r7, #32]
 8015866:	3301      	adds	r3, #1
 8015868:	623b      	str	r3, [r7, #32]
 801586a:	6a3a      	ldr	r2, [r7, #32]
 801586c:	697b      	ldr	r3, [r7, #20]
 801586e:	429a      	cmp	r2, r3
 8015870:	d3e6      	bcc.n	8015840 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8015872:	8bfb      	ldrh	r3, [r7, #30]
 8015874:	2b00      	cmp	r3, #0
 8015876:	d01e      	beq.n	80158b6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8015878:	2300      	movs	r3, #0
 801587a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 801587c:	69bb      	ldr	r3, [r7, #24]
 801587e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015882:	461a      	mov	r2, r3
 8015884:	f107 0310 	add.w	r3, r7, #16
 8015888:	6812      	ldr	r2, [r2, #0]
 801588a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 801588c:	693a      	ldr	r2, [r7, #16]
 801588e:	6a3b      	ldr	r3, [r7, #32]
 8015890:	b2db      	uxtb	r3, r3
 8015892:	00db      	lsls	r3, r3, #3
 8015894:	fa22 f303 	lsr.w	r3, r2, r3
 8015898:	b2da      	uxtb	r2, r3
 801589a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801589c:	701a      	strb	r2, [r3, #0]
      i++;
 801589e:	6a3b      	ldr	r3, [r7, #32]
 80158a0:	3301      	adds	r3, #1
 80158a2:	623b      	str	r3, [r7, #32]
      pDest++;
 80158a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80158a6:	3301      	adds	r3, #1
 80158a8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80158aa:	8bfb      	ldrh	r3, [r7, #30]
 80158ac:	3b01      	subs	r3, #1
 80158ae:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80158b0:	8bfb      	ldrh	r3, [r7, #30]
 80158b2:	2b00      	cmp	r3, #0
 80158b4:	d1ea      	bne.n	801588c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80158b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80158b8:	4618      	mov	r0, r3
 80158ba:	372c      	adds	r7, #44	@ 0x2c
 80158bc:	46bd      	mov	sp, r7
 80158be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80158c2:	4770      	bx	lr

080158c4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80158c4:	b480      	push	{r7}
 80158c6:	b085      	sub	sp, #20
 80158c8:	af00      	add	r7, sp, #0
 80158ca:	6078      	str	r0, [r7, #4]
 80158cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80158ce:	687b      	ldr	r3, [r7, #4]
 80158d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80158d2:	683b      	ldr	r3, [r7, #0]
 80158d4:	781b      	ldrb	r3, [r3, #0]
 80158d6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80158d8:	683b      	ldr	r3, [r7, #0]
 80158da:	785b      	ldrb	r3, [r3, #1]
 80158dc:	2b01      	cmp	r3, #1
 80158de:	d12c      	bne.n	801593a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80158e0:	68bb      	ldr	r3, [r7, #8]
 80158e2:	015a      	lsls	r2, r3, #5
 80158e4:	68fb      	ldr	r3, [r7, #12]
 80158e6:	4413      	add	r3, r2
 80158e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80158ec:	681b      	ldr	r3, [r3, #0]
 80158ee:	2b00      	cmp	r3, #0
 80158f0:	db12      	blt.n	8015918 <USB_EPSetStall+0x54>
 80158f2:	68bb      	ldr	r3, [r7, #8]
 80158f4:	2b00      	cmp	r3, #0
 80158f6:	d00f      	beq.n	8015918 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80158f8:	68bb      	ldr	r3, [r7, #8]
 80158fa:	015a      	lsls	r2, r3, #5
 80158fc:	68fb      	ldr	r3, [r7, #12]
 80158fe:	4413      	add	r3, r2
 8015900:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015904:	681b      	ldr	r3, [r3, #0]
 8015906:	68ba      	ldr	r2, [r7, #8]
 8015908:	0151      	lsls	r1, r2, #5
 801590a:	68fa      	ldr	r2, [r7, #12]
 801590c:	440a      	add	r2, r1
 801590e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015912:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8015916:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8015918:	68bb      	ldr	r3, [r7, #8]
 801591a:	015a      	lsls	r2, r3, #5
 801591c:	68fb      	ldr	r3, [r7, #12]
 801591e:	4413      	add	r3, r2
 8015920:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015924:	681b      	ldr	r3, [r3, #0]
 8015926:	68ba      	ldr	r2, [r7, #8]
 8015928:	0151      	lsls	r1, r2, #5
 801592a:	68fa      	ldr	r2, [r7, #12]
 801592c:	440a      	add	r2, r1
 801592e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015932:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8015936:	6013      	str	r3, [r2, #0]
 8015938:	e02b      	b.n	8015992 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 801593a:	68bb      	ldr	r3, [r7, #8]
 801593c:	015a      	lsls	r2, r3, #5
 801593e:	68fb      	ldr	r3, [r7, #12]
 8015940:	4413      	add	r3, r2
 8015942:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015946:	681b      	ldr	r3, [r3, #0]
 8015948:	2b00      	cmp	r3, #0
 801594a:	db12      	blt.n	8015972 <USB_EPSetStall+0xae>
 801594c:	68bb      	ldr	r3, [r7, #8]
 801594e:	2b00      	cmp	r3, #0
 8015950:	d00f      	beq.n	8015972 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8015952:	68bb      	ldr	r3, [r7, #8]
 8015954:	015a      	lsls	r2, r3, #5
 8015956:	68fb      	ldr	r3, [r7, #12]
 8015958:	4413      	add	r3, r2
 801595a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801595e:	681b      	ldr	r3, [r3, #0]
 8015960:	68ba      	ldr	r2, [r7, #8]
 8015962:	0151      	lsls	r1, r2, #5
 8015964:	68fa      	ldr	r2, [r7, #12]
 8015966:	440a      	add	r2, r1
 8015968:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801596c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8015970:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8015972:	68bb      	ldr	r3, [r7, #8]
 8015974:	015a      	lsls	r2, r3, #5
 8015976:	68fb      	ldr	r3, [r7, #12]
 8015978:	4413      	add	r3, r2
 801597a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801597e:	681b      	ldr	r3, [r3, #0]
 8015980:	68ba      	ldr	r2, [r7, #8]
 8015982:	0151      	lsls	r1, r2, #5
 8015984:	68fa      	ldr	r2, [r7, #12]
 8015986:	440a      	add	r2, r1
 8015988:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801598c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8015990:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015992:	2300      	movs	r3, #0
}
 8015994:	4618      	mov	r0, r3
 8015996:	3714      	adds	r7, #20
 8015998:	46bd      	mov	sp, r7
 801599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801599e:	4770      	bx	lr

080159a0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80159a0:	b480      	push	{r7}
 80159a2:	b085      	sub	sp, #20
 80159a4:	af00      	add	r7, sp, #0
 80159a6:	6078      	str	r0, [r7, #4]
 80159a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80159aa:	687b      	ldr	r3, [r7, #4]
 80159ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80159ae:	683b      	ldr	r3, [r7, #0]
 80159b0:	781b      	ldrb	r3, [r3, #0]
 80159b2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80159b4:	683b      	ldr	r3, [r7, #0]
 80159b6:	785b      	ldrb	r3, [r3, #1]
 80159b8:	2b01      	cmp	r3, #1
 80159ba:	d128      	bne.n	8015a0e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80159bc:	68bb      	ldr	r3, [r7, #8]
 80159be:	015a      	lsls	r2, r3, #5
 80159c0:	68fb      	ldr	r3, [r7, #12]
 80159c2:	4413      	add	r3, r2
 80159c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80159c8:	681b      	ldr	r3, [r3, #0]
 80159ca:	68ba      	ldr	r2, [r7, #8]
 80159cc:	0151      	lsls	r1, r2, #5
 80159ce:	68fa      	ldr	r2, [r7, #12]
 80159d0:	440a      	add	r2, r1
 80159d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80159d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80159da:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80159dc:	683b      	ldr	r3, [r7, #0]
 80159de:	791b      	ldrb	r3, [r3, #4]
 80159e0:	2b03      	cmp	r3, #3
 80159e2:	d003      	beq.n	80159ec <USB_EPClearStall+0x4c>
 80159e4:	683b      	ldr	r3, [r7, #0]
 80159e6:	791b      	ldrb	r3, [r3, #4]
 80159e8:	2b02      	cmp	r3, #2
 80159ea:	d138      	bne.n	8015a5e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80159ec:	68bb      	ldr	r3, [r7, #8]
 80159ee:	015a      	lsls	r2, r3, #5
 80159f0:	68fb      	ldr	r3, [r7, #12]
 80159f2:	4413      	add	r3, r2
 80159f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80159f8:	681b      	ldr	r3, [r3, #0]
 80159fa:	68ba      	ldr	r2, [r7, #8]
 80159fc:	0151      	lsls	r1, r2, #5
 80159fe:	68fa      	ldr	r2, [r7, #12]
 8015a00:	440a      	add	r2, r1
 8015a02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015a06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015a0a:	6013      	str	r3, [r2, #0]
 8015a0c:	e027      	b.n	8015a5e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8015a0e:	68bb      	ldr	r3, [r7, #8]
 8015a10:	015a      	lsls	r2, r3, #5
 8015a12:	68fb      	ldr	r3, [r7, #12]
 8015a14:	4413      	add	r3, r2
 8015a16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015a1a:	681b      	ldr	r3, [r3, #0]
 8015a1c:	68ba      	ldr	r2, [r7, #8]
 8015a1e:	0151      	lsls	r1, r2, #5
 8015a20:	68fa      	ldr	r2, [r7, #12]
 8015a22:	440a      	add	r2, r1
 8015a24:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015a28:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8015a2c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8015a2e:	683b      	ldr	r3, [r7, #0]
 8015a30:	791b      	ldrb	r3, [r3, #4]
 8015a32:	2b03      	cmp	r3, #3
 8015a34:	d003      	beq.n	8015a3e <USB_EPClearStall+0x9e>
 8015a36:	683b      	ldr	r3, [r7, #0]
 8015a38:	791b      	ldrb	r3, [r3, #4]
 8015a3a:	2b02      	cmp	r3, #2
 8015a3c:	d10f      	bne.n	8015a5e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8015a3e:	68bb      	ldr	r3, [r7, #8]
 8015a40:	015a      	lsls	r2, r3, #5
 8015a42:	68fb      	ldr	r3, [r7, #12]
 8015a44:	4413      	add	r3, r2
 8015a46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015a4a:	681b      	ldr	r3, [r3, #0]
 8015a4c:	68ba      	ldr	r2, [r7, #8]
 8015a4e:	0151      	lsls	r1, r2, #5
 8015a50:	68fa      	ldr	r2, [r7, #12]
 8015a52:	440a      	add	r2, r1
 8015a54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015a58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015a5c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8015a5e:	2300      	movs	r3, #0
}
 8015a60:	4618      	mov	r0, r3
 8015a62:	3714      	adds	r7, #20
 8015a64:	46bd      	mov	sp, r7
 8015a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a6a:	4770      	bx	lr

08015a6c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8015a6c:	b480      	push	{r7}
 8015a6e:	b085      	sub	sp, #20
 8015a70:	af00      	add	r7, sp, #0
 8015a72:	6078      	str	r0, [r7, #4]
 8015a74:	460b      	mov	r3, r1
 8015a76:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015a78:	687b      	ldr	r3, [r7, #4]
 8015a7a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8015a7c:	68fb      	ldr	r3, [r7, #12]
 8015a7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015a82:	681b      	ldr	r3, [r3, #0]
 8015a84:	68fa      	ldr	r2, [r7, #12]
 8015a86:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015a8a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8015a8e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8015a90:	68fb      	ldr	r3, [r7, #12]
 8015a92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015a96:	681a      	ldr	r2, [r3, #0]
 8015a98:	78fb      	ldrb	r3, [r7, #3]
 8015a9a:	011b      	lsls	r3, r3, #4
 8015a9c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8015aa0:	68f9      	ldr	r1, [r7, #12]
 8015aa2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8015aa6:	4313      	orrs	r3, r2
 8015aa8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8015aaa:	2300      	movs	r3, #0
}
 8015aac:	4618      	mov	r0, r3
 8015aae:	3714      	adds	r7, #20
 8015ab0:	46bd      	mov	sp, r7
 8015ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015ab6:	4770      	bx	lr

08015ab8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8015ab8:	b480      	push	{r7}
 8015aba:	b085      	sub	sp, #20
 8015abc:	af00      	add	r7, sp, #0
 8015abe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015ac4:	68fb      	ldr	r3, [r7, #12]
 8015ac6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015aca:	681b      	ldr	r3, [r3, #0]
 8015acc:	68fa      	ldr	r2, [r7, #12]
 8015ace:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015ad2:	f023 0303 	bic.w	r3, r3, #3
 8015ad6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8015ad8:	68fb      	ldr	r3, [r7, #12]
 8015ada:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015ade:	685b      	ldr	r3, [r3, #4]
 8015ae0:	68fa      	ldr	r2, [r7, #12]
 8015ae2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015ae6:	f023 0302 	bic.w	r3, r3, #2
 8015aea:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015aec:	2300      	movs	r3, #0
}
 8015aee:	4618      	mov	r0, r3
 8015af0:	3714      	adds	r7, #20
 8015af2:	46bd      	mov	sp, r7
 8015af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015af8:	4770      	bx	lr

08015afa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8015afa:	b480      	push	{r7}
 8015afc:	b085      	sub	sp, #20
 8015afe:	af00      	add	r7, sp, #0
 8015b00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015b02:	687b      	ldr	r3, [r7, #4]
 8015b04:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8015b06:	68fb      	ldr	r3, [r7, #12]
 8015b08:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015b0c:	681b      	ldr	r3, [r3, #0]
 8015b0e:	68fa      	ldr	r2, [r7, #12]
 8015b10:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015b14:	f023 0303 	bic.w	r3, r3, #3
 8015b18:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8015b1a:	68fb      	ldr	r3, [r7, #12]
 8015b1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b20:	685b      	ldr	r3, [r3, #4]
 8015b22:	68fa      	ldr	r2, [r7, #12]
 8015b24:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015b28:	f043 0302 	orr.w	r3, r3, #2
 8015b2c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015b2e:	2300      	movs	r3, #0
}
 8015b30:	4618      	mov	r0, r3
 8015b32:	3714      	adds	r7, #20
 8015b34:	46bd      	mov	sp, r7
 8015b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b3a:	4770      	bx	lr

08015b3c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8015b3c:	b480      	push	{r7}
 8015b3e:	b085      	sub	sp, #20
 8015b40:	af00      	add	r7, sp, #0
 8015b42:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8015b44:	687b      	ldr	r3, [r7, #4]
 8015b46:	695b      	ldr	r3, [r3, #20]
 8015b48:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8015b4a:	687b      	ldr	r3, [r7, #4]
 8015b4c:	699b      	ldr	r3, [r3, #24]
 8015b4e:	68fa      	ldr	r2, [r7, #12]
 8015b50:	4013      	ands	r3, r2
 8015b52:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8015b54:	68fb      	ldr	r3, [r7, #12]
}
 8015b56:	4618      	mov	r0, r3
 8015b58:	3714      	adds	r7, #20
 8015b5a:	46bd      	mov	sp, r7
 8015b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b60:	4770      	bx	lr

08015b62 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015b62:	b480      	push	{r7}
 8015b64:	b085      	sub	sp, #20
 8015b66:	af00      	add	r7, sp, #0
 8015b68:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015b6a:	687b      	ldr	r3, [r7, #4]
 8015b6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015b6e:	68fb      	ldr	r3, [r7, #12]
 8015b70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b74:	699b      	ldr	r3, [r3, #24]
 8015b76:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015b78:	68fb      	ldr	r3, [r7, #12]
 8015b7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015b7e:	69db      	ldr	r3, [r3, #28]
 8015b80:	68ba      	ldr	r2, [r7, #8]
 8015b82:	4013      	ands	r3, r2
 8015b84:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8015b86:	68bb      	ldr	r3, [r7, #8]
 8015b88:	0c1b      	lsrs	r3, r3, #16
}
 8015b8a:	4618      	mov	r0, r3
 8015b8c:	3714      	adds	r7, #20
 8015b8e:	46bd      	mov	sp, r7
 8015b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b94:	4770      	bx	lr

08015b96 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015b96:	b480      	push	{r7}
 8015b98:	b085      	sub	sp, #20
 8015b9a:	af00      	add	r7, sp, #0
 8015b9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015b9e:	687b      	ldr	r3, [r7, #4]
 8015ba0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015ba2:	68fb      	ldr	r3, [r7, #12]
 8015ba4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015ba8:	699b      	ldr	r3, [r3, #24]
 8015baa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8015bac:	68fb      	ldr	r3, [r7, #12]
 8015bae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015bb2:	69db      	ldr	r3, [r3, #28]
 8015bb4:	68ba      	ldr	r2, [r7, #8]
 8015bb6:	4013      	ands	r3, r2
 8015bb8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8015bba:	68bb      	ldr	r3, [r7, #8]
 8015bbc:	b29b      	uxth	r3, r3
}
 8015bbe:	4618      	mov	r0, r3
 8015bc0:	3714      	adds	r7, #20
 8015bc2:	46bd      	mov	sp, r7
 8015bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bc8:	4770      	bx	lr

08015bca <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015bca:	b480      	push	{r7}
 8015bcc:	b085      	sub	sp, #20
 8015bce:	af00      	add	r7, sp, #0
 8015bd0:	6078      	str	r0, [r7, #4]
 8015bd2:	460b      	mov	r3, r1
 8015bd4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015bd6:	687b      	ldr	r3, [r7, #4]
 8015bd8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8015bda:	78fb      	ldrb	r3, [r7, #3]
 8015bdc:	015a      	lsls	r2, r3, #5
 8015bde:	68fb      	ldr	r3, [r7, #12]
 8015be0:	4413      	add	r3, r2
 8015be2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015be6:	689b      	ldr	r3, [r3, #8]
 8015be8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8015bea:	68fb      	ldr	r3, [r7, #12]
 8015bec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015bf0:	695b      	ldr	r3, [r3, #20]
 8015bf2:	68ba      	ldr	r2, [r7, #8]
 8015bf4:	4013      	ands	r3, r2
 8015bf6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015bf8:	68bb      	ldr	r3, [r7, #8]
}
 8015bfa:	4618      	mov	r0, r3
 8015bfc:	3714      	adds	r7, #20
 8015bfe:	46bd      	mov	sp, r7
 8015c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c04:	4770      	bx	lr

08015c06 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8015c06:	b480      	push	{r7}
 8015c08:	b087      	sub	sp, #28
 8015c0a:	af00      	add	r7, sp, #0
 8015c0c:	6078      	str	r0, [r7, #4]
 8015c0e:	460b      	mov	r3, r1
 8015c10:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c12:	687b      	ldr	r3, [r7, #4]
 8015c14:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8015c16:	697b      	ldr	r3, [r7, #20]
 8015c18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c1c:	691b      	ldr	r3, [r3, #16]
 8015c1e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8015c20:	697b      	ldr	r3, [r7, #20]
 8015c22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015c26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015c28:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8015c2a:	78fb      	ldrb	r3, [r7, #3]
 8015c2c:	f003 030f 	and.w	r3, r3, #15
 8015c30:	68fa      	ldr	r2, [r7, #12]
 8015c32:	fa22 f303 	lsr.w	r3, r2, r3
 8015c36:	01db      	lsls	r3, r3, #7
 8015c38:	b2db      	uxtb	r3, r3
 8015c3a:	693a      	ldr	r2, [r7, #16]
 8015c3c:	4313      	orrs	r3, r2
 8015c3e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8015c40:	78fb      	ldrb	r3, [r7, #3]
 8015c42:	015a      	lsls	r2, r3, #5
 8015c44:	697b      	ldr	r3, [r7, #20]
 8015c46:	4413      	add	r3, r2
 8015c48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015c4c:	689b      	ldr	r3, [r3, #8]
 8015c4e:	693a      	ldr	r2, [r7, #16]
 8015c50:	4013      	ands	r3, r2
 8015c52:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015c54:	68bb      	ldr	r3, [r7, #8]
}
 8015c56:	4618      	mov	r0, r3
 8015c58:	371c      	adds	r7, #28
 8015c5a:	46bd      	mov	sp, r7
 8015c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c60:	4770      	bx	lr

08015c62 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8015c62:	b480      	push	{r7}
 8015c64:	b083      	sub	sp, #12
 8015c66:	af00      	add	r7, sp, #0
 8015c68:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8015c6a:	687b      	ldr	r3, [r7, #4]
 8015c6c:	695b      	ldr	r3, [r3, #20]
 8015c6e:	f003 0301 	and.w	r3, r3, #1
}
 8015c72:	4618      	mov	r0, r3
 8015c74:	370c      	adds	r7, #12
 8015c76:	46bd      	mov	sp, r7
 8015c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c7c:	4770      	bx	lr
	...

08015c80 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8015c80:	b480      	push	{r7}
 8015c82:	b085      	sub	sp, #20
 8015c84:	af00      	add	r7, sp, #0
 8015c86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8015c8c:	68fb      	ldr	r3, [r7, #12]
 8015c8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015c92:	681a      	ldr	r2, [r3, #0]
 8015c94:	68fb      	ldr	r3, [r7, #12]
 8015c96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015c9a:	4619      	mov	r1, r3
 8015c9c:	4b09      	ldr	r3, [pc, #36]	@ (8015cc4 <USB_ActivateSetup+0x44>)
 8015c9e:	4013      	ands	r3, r2
 8015ca0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8015ca2:	68fb      	ldr	r3, [r7, #12]
 8015ca4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015ca8:	685b      	ldr	r3, [r3, #4]
 8015caa:	68fa      	ldr	r2, [r7, #12]
 8015cac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8015cb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015cb4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015cb6:	2300      	movs	r3, #0
}
 8015cb8:	4618      	mov	r0, r3
 8015cba:	3714      	adds	r7, #20
 8015cbc:	46bd      	mov	sp, r7
 8015cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015cc2:	4770      	bx	lr
 8015cc4:	fffff800 	.word	0xfffff800

08015cc8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8015cc8:	b480      	push	{r7}
 8015cca:	b087      	sub	sp, #28
 8015ccc:	af00      	add	r7, sp, #0
 8015cce:	60f8      	str	r0, [r7, #12]
 8015cd0:	460b      	mov	r3, r1
 8015cd2:	607a      	str	r2, [r7, #4]
 8015cd4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015cd6:	68fb      	ldr	r3, [r7, #12]
 8015cd8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8015cda:	68fb      	ldr	r3, [r7, #12]
 8015cdc:	333c      	adds	r3, #60	@ 0x3c
 8015cde:	3304      	adds	r3, #4
 8015ce0:	681b      	ldr	r3, [r3, #0]
 8015ce2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8015ce4:	693b      	ldr	r3, [r7, #16]
 8015ce6:	4a26      	ldr	r2, [pc, #152]	@ (8015d80 <USB_EP0_OutStart+0xb8>)
 8015ce8:	4293      	cmp	r3, r2
 8015cea:	d90a      	bls.n	8015d02 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015cec:	697b      	ldr	r3, [r7, #20]
 8015cee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015cf2:	681b      	ldr	r3, [r3, #0]
 8015cf4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015cf8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015cfc:	d101      	bne.n	8015d02 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8015cfe:	2300      	movs	r3, #0
 8015d00:	e037      	b.n	8015d72 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8015d02:	697b      	ldr	r3, [r7, #20]
 8015d04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d08:	461a      	mov	r2, r3
 8015d0a:	2300      	movs	r3, #0
 8015d0c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015d0e:	697b      	ldr	r3, [r7, #20]
 8015d10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d14:	691b      	ldr	r3, [r3, #16]
 8015d16:	697a      	ldr	r2, [r7, #20]
 8015d18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015d1c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015d20:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8015d22:	697b      	ldr	r3, [r7, #20]
 8015d24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d28:	691b      	ldr	r3, [r3, #16]
 8015d2a:	697a      	ldr	r2, [r7, #20]
 8015d2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015d30:	f043 0318 	orr.w	r3, r3, #24
 8015d34:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8015d36:	697b      	ldr	r3, [r7, #20]
 8015d38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d3c:	691b      	ldr	r3, [r3, #16]
 8015d3e:	697a      	ldr	r2, [r7, #20]
 8015d40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015d44:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8015d48:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8015d4a:	7afb      	ldrb	r3, [r7, #11]
 8015d4c:	2b01      	cmp	r3, #1
 8015d4e:	d10f      	bne.n	8015d70 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8015d50:	697b      	ldr	r3, [r7, #20]
 8015d52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d56:	461a      	mov	r2, r3
 8015d58:	687b      	ldr	r3, [r7, #4]
 8015d5a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8015d5c:	697b      	ldr	r3, [r7, #20]
 8015d5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015d62:	681b      	ldr	r3, [r3, #0]
 8015d64:	697a      	ldr	r2, [r7, #20]
 8015d66:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015d6a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8015d6e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015d70:	2300      	movs	r3, #0
}
 8015d72:	4618      	mov	r0, r3
 8015d74:	371c      	adds	r7, #28
 8015d76:	46bd      	mov	sp, r7
 8015d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d7c:	4770      	bx	lr
 8015d7e:	bf00      	nop
 8015d80:	4f54300a 	.word	0x4f54300a

08015d84 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8015d84:	b480      	push	{r7}
 8015d86:	b085      	sub	sp, #20
 8015d88:	af00      	add	r7, sp, #0
 8015d8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8015d8c:	2300      	movs	r3, #0
 8015d8e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8015d90:	68fb      	ldr	r3, [r7, #12]
 8015d92:	3301      	adds	r3, #1
 8015d94:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015d96:	68fb      	ldr	r3, [r7, #12]
 8015d98:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015d9c:	d901      	bls.n	8015da2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8015d9e:	2303      	movs	r3, #3
 8015da0:	e01b      	b.n	8015dda <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8015da2:	687b      	ldr	r3, [r7, #4]
 8015da4:	691b      	ldr	r3, [r3, #16]
 8015da6:	2b00      	cmp	r3, #0
 8015da8:	daf2      	bge.n	8015d90 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8015daa:	2300      	movs	r3, #0
 8015dac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8015dae:	687b      	ldr	r3, [r7, #4]
 8015db0:	691b      	ldr	r3, [r3, #16]
 8015db2:	f043 0201 	orr.w	r2, r3, #1
 8015db6:	687b      	ldr	r3, [r7, #4]
 8015db8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8015dba:	68fb      	ldr	r3, [r7, #12]
 8015dbc:	3301      	adds	r3, #1
 8015dbe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8015dc0:	68fb      	ldr	r3, [r7, #12]
 8015dc2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8015dc6:	d901      	bls.n	8015dcc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8015dc8:	2303      	movs	r3, #3
 8015dca:	e006      	b.n	8015dda <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8015dcc:	687b      	ldr	r3, [r7, #4]
 8015dce:	691b      	ldr	r3, [r3, #16]
 8015dd0:	f003 0301 	and.w	r3, r3, #1
 8015dd4:	2b01      	cmp	r3, #1
 8015dd6:	d0f0      	beq.n	8015dba <USB_CoreReset+0x36>

  return HAL_OK;
 8015dd8:	2300      	movs	r3, #0
}
 8015dda:	4618      	mov	r0, r3
 8015ddc:	3714      	adds	r7, #20
 8015dde:	46bd      	mov	sp, r7
 8015de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015de4:	4770      	bx	lr
	...

08015de8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015de8:	b580      	push	{r7, lr}
 8015dea:	b084      	sub	sp, #16
 8015dec:	af00      	add	r7, sp, #0
 8015dee:	6078      	str	r0, [r7, #4]
 8015df0:	460b      	mov	r3, r1
 8015df2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8015df4:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8015df8:	f002 fcca 	bl	8018790 <USBD_static_malloc>
 8015dfc:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8015dfe:	68fb      	ldr	r3, [r7, #12]
 8015e00:	2b00      	cmp	r3, #0
 8015e02:	d109      	bne.n	8015e18 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015e0a:	687b      	ldr	r3, [r7, #4]
 8015e0c:	32b0      	adds	r2, #176	@ 0xb0
 8015e0e:	2100      	movs	r1, #0
 8015e10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8015e14:	2302      	movs	r3, #2
 8015e16:	e0d4      	b.n	8015fc2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8015e18:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8015e1c:	2100      	movs	r1, #0
 8015e1e:	68f8      	ldr	r0, [r7, #12]
 8015e20:	f004 f89f 	bl	8019f62 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015e2a:	687b      	ldr	r3, [r7, #4]
 8015e2c:	32b0      	adds	r2, #176	@ 0xb0
 8015e2e:	68f9      	ldr	r1, [r7, #12]
 8015e30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8015e34:	687b      	ldr	r3, [r7, #4]
 8015e36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	32b0      	adds	r2, #176	@ 0xb0
 8015e3e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8015e42:	687b      	ldr	r3, [r7, #4]
 8015e44:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	7c1b      	ldrb	r3, [r3, #16]
 8015e4c:	2b00      	cmp	r3, #0
 8015e4e:	d138      	bne.n	8015ec2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015e50:	4b5e      	ldr	r3, [pc, #376]	@ (8015fcc <USBD_CDC_Init+0x1e4>)
 8015e52:	7819      	ldrb	r1, [r3, #0]
 8015e54:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015e58:	2202      	movs	r2, #2
 8015e5a:	6878      	ldr	r0, [r7, #4]
 8015e5c:	f002 fb75 	bl	801854a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015e60:	4b5a      	ldr	r3, [pc, #360]	@ (8015fcc <USBD_CDC_Init+0x1e4>)
 8015e62:	781b      	ldrb	r3, [r3, #0]
 8015e64:	f003 020f 	and.w	r2, r3, #15
 8015e68:	6879      	ldr	r1, [r7, #4]
 8015e6a:	4613      	mov	r3, r2
 8015e6c:	009b      	lsls	r3, r3, #2
 8015e6e:	4413      	add	r3, r2
 8015e70:	009b      	lsls	r3, r3, #2
 8015e72:	440b      	add	r3, r1
 8015e74:	3324      	adds	r3, #36	@ 0x24
 8015e76:	2201      	movs	r2, #1
 8015e78:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015e7a:	4b55      	ldr	r3, [pc, #340]	@ (8015fd0 <USBD_CDC_Init+0x1e8>)
 8015e7c:	7819      	ldrb	r1, [r3, #0]
 8015e7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015e82:	2202      	movs	r2, #2
 8015e84:	6878      	ldr	r0, [r7, #4]
 8015e86:	f002 fb60 	bl	801854a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015e8a:	4b51      	ldr	r3, [pc, #324]	@ (8015fd0 <USBD_CDC_Init+0x1e8>)
 8015e8c:	781b      	ldrb	r3, [r3, #0]
 8015e8e:	f003 020f 	and.w	r2, r3, #15
 8015e92:	6879      	ldr	r1, [r7, #4]
 8015e94:	4613      	mov	r3, r2
 8015e96:	009b      	lsls	r3, r3, #2
 8015e98:	4413      	add	r3, r2
 8015e9a:	009b      	lsls	r3, r3, #2
 8015e9c:	440b      	add	r3, r1
 8015e9e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015ea2:	2201      	movs	r2, #1
 8015ea4:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8015ea6:	4b4b      	ldr	r3, [pc, #300]	@ (8015fd4 <USBD_CDC_Init+0x1ec>)
 8015ea8:	781b      	ldrb	r3, [r3, #0]
 8015eaa:	f003 020f 	and.w	r2, r3, #15
 8015eae:	6879      	ldr	r1, [r7, #4]
 8015eb0:	4613      	mov	r3, r2
 8015eb2:	009b      	lsls	r3, r3, #2
 8015eb4:	4413      	add	r3, r2
 8015eb6:	009b      	lsls	r3, r3, #2
 8015eb8:	440b      	add	r3, r1
 8015eba:	3326      	adds	r3, #38	@ 0x26
 8015ebc:	2210      	movs	r2, #16
 8015ebe:	801a      	strh	r2, [r3, #0]
 8015ec0:	e035      	b.n	8015f2e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015ec2:	4b42      	ldr	r3, [pc, #264]	@ (8015fcc <USBD_CDC_Init+0x1e4>)
 8015ec4:	7819      	ldrb	r1, [r3, #0]
 8015ec6:	2340      	movs	r3, #64	@ 0x40
 8015ec8:	2202      	movs	r2, #2
 8015eca:	6878      	ldr	r0, [r7, #4]
 8015ecc:	f002 fb3d 	bl	801854a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015ed0:	4b3e      	ldr	r3, [pc, #248]	@ (8015fcc <USBD_CDC_Init+0x1e4>)
 8015ed2:	781b      	ldrb	r3, [r3, #0]
 8015ed4:	f003 020f 	and.w	r2, r3, #15
 8015ed8:	6879      	ldr	r1, [r7, #4]
 8015eda:	4613      	mov	r3, r2
 8015edc:	009b      	lsls	r3, r3, #2
 8015ede:	4413      	add	r3, r2
 8015ee0:	009b      	lsls	r3, r3, #2
 8015ee2:	440b      	add	r3, r1
 8015ee4:	3324      	adds	r3, #36	@ 0x24
 8015ee6:	2201      	movs	r2, #1
 8015ee8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8015eea:	4b39      	ldr	r3, [pc, #228]	@ (8015fd0 <USBD_CDC_Init+0x1e8>)
 8015eec:	7819      	ldrb	r1, [r3, #0]
 8015eee:	2340      	movs	r3, #64	@ 0x40
 8015ef0:	2202      	movs	r2, #2
 8015ef2:	6878      	ldr	r0, [r7, #4]
 8015ef4:	f002 fb29 	bl	801854a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8015ef8:	4b35      	ldr	r3, [pc, #212]	@ (8015fd0 <USBD_CDC_Init+0x1e8>)
 8015efa:	781b      	ldrb	r3, [r3, #0]
 8015efc:	f003 020f 	and.w	r2, r3, #15
 8015f00:	6879      	ldr	r1, [r7, #4]
 8015f02:	4613      	mov	r3, r2
 8015f04:	009b      	lsls	r3, r3, #2
 8015f06:	4413      	add	r3, r2
 8015f08:	009b      	lsls	r3, r3, #2
 8015f0a:	440b      	add	r3, r1
 8015f0c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015f10:	2201      	movs	r2, #1
 8015f12:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8015f14:	4b2f      	ldr	r3, [pc, #188]	@ (8015fd4 <USBD_CDC_Init+0x1ec>)
 8015f16:	781b      	ldrb	r3, [r3, #0]
 8015f18:	f003 020f 	and.w	r2, r3, #15
 8015f1c:	6879      	ldr	r1, [r7, #4]
 8015f1e:	4613      	mov	r3, r2
 8015f20:	009b      	lsls	r3, r3, #2
 8015f22:	4413      	add	r3, r2
 8015f24:	009b      	lsls	r3, r3, #2
 8015f26:	440b      	add	r3, r1
 8015f28:	3326      	adds	r3, #38	@ 0x26
 8015f2a:	2210      	movs	r2, #16
 8015f2c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8015f2e:	4b29      	ldr	r3, [pc, #164]	@ (8015fd4 <USBD_CDC_Init+0x1ec>)
 8015f30:	7819      	ldrb	r1, [r3, #0]
 8015f32:	2308      	movs	r3, #8
 8015f34:	2203      	movs	r2, #3
 8015f36:	6878      	ldr	r0, [r7, #4]
 8015f38:	f002 fb07 	bl	801854a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8015f3c:	4b25      	ldr	r3, [pc, #148]	@ (8015fd4 <USBD_CDC_Init+0x1ec>)
 8015f3e:	781b      	ldrb	r3, [r3, #0]
 8015f40:	f003 020f 	and.w	r2, r3, #15
 8015f44:	6879      	ldr	r1, [r7, #4]
 8015f46:	4613      	mov	r3, r2
 8015f48:	009b      	lsls	r3, r3, #2
 8015f4a:	4413      	add	r3, r2
 8015f4c:	009b      	lsls	r3, r3, #2
 8015f4e:	440b      	add	r3, r1
 8015f50:	3324      	adds	r3, #36	@ 0x24
 8015f52:	2201      	movs	r2, #1
 8015f54:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8015f56:	68fb      	ldr	r3, [r7, #12]
 8015f58:	2200      	movs	r2, #0
 8015f5a:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8015f5e:	687b      	ldr	r3, [r7, #4]
 8015f60:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015f64:	687a      	ldr	r2, [r7, #4]
 8015f66:	33b0      	adds	r3, #176	@ 0xb0
 8015f68:	009b      	lsls	r3, r3, #2
 8015f6a:	4413      	add	r3, r2
 8015f6c:	685b      	ldr	r3, [r3, #4]
 8015f6e:	681b      	ldr	r3, [r3, #0]
 8015f70:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8015f72:	68fb      	ldr	r3, [r7, #12]
 8015f74:	2200      	movs	r2, #0
 8015f76:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8015f7a:	68fb      	ldr	r3, [r7, #12]
 8015f7c:	2200      	movs	r2, #0
 8015f7e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8015f82:	68fb      	ldr	r3, [r7, #12]
 8015f84:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8015f88:	2b00      	cmp	r3, #0
 8015f8a:	d101      	bne.n	8015f90 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8015f8c:	2302      	movs	r3, #2
 8015f8e:	e018      	b.n	8015fc2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015f90:	687b      	ldr	r3, [r7, #4]
 8015f92:	7c1b      	ldrb	r3, [r3, #16]
 8015f94:	2b00      	cmp	r3, #0
 8015f96:	d10a      	bne.n	8015fae <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015f98:	4b0d      	ldr	r3, [pc, #52]	@ (8015fd0 <USBD_CDC_Init+0x1e8>)
 8015f9a:	7819      	ldrb	r1, [r3, #0]
 8015f9c:	68fb      	ldr	r3, [r7, #12]
 8015f9e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8015fa2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8015fa6:	6878      	ldr	r0, [r7, #4]
 8015fa8:	f002 fbbe 	bl	8018728 <USBD_LL_PrepareReceive>
 8015fac:	e008      	b.n	8015fc0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8015fae:	4b08      	ldr	r3, [pc, #32]	@ (8015fd0 <USBD_CDC_Init+0x1e8>)
 8015fb0:	7819      	ldrb	r1, [r3, #0]
 8015fb2:	68fb      	ldr	r3, [r7, #12]
 8015fb4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8015fb8:	2340      	movs	r3, #64	@ 0x40
 8015fba:	6878      	ldr	r0, [r7, #4]
 8015fbc:	f002 fbb4 	bl	8018728 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8015fc0:	2300      	movs	r3, #0
}
 8015fc2:	4618      	mov	r0, r3
 8015fc4:	3710      	adds	r7, #16
 8015fc6:	46bd      	mov	sp, r7
 8015fc8:	bd80      	pop	{r7, pc}
 8015fca:	bf00      	nop
 8015fcc:	24000097 	.word	0x24000097
 8015fd0:	24000098 	.word	0x24000098
 8015fd4:	24000099 	.word	0x24000099

08015fd8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8015fd8:	b580      	push	{r7, lr}
 8015fda:	b082      	sub	sp, #8
 8015fdc:	af00      	add	r7, sp, #0
 8015fde:	6078      	str	r0, [r7, #4]
 8015fe0:	460b      	mov	r3, r1
 8015fe2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8015fe4:	4b3a      	ldr	r3, [pc, #232]	@ (80160d0 <USBD_CDC_DeInit+0xf8>)
 8015fe6:	781b      	ldrb	r3, [r3, #0]
 8015fe8:	4619      	mov	r1, r3
 8015fea:	6878      	ldr	r0, [r7, #4]
 8015fec:	f002 fad3 	bl	8018596 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8015ff0:	4b37      	ldr	r3, [pc, #220]	@ (80160d0 <USBD_CDC_DeInit+0xf8>)
 8015ff2:	781b      	ldrb	r3, [r3, #0]
 8015ff4:	f003 020f 	and.w	r2, r3, #15
 8015ff8:	6879      	ldr	r1, [r7, #4]
 8015ffa:	4613      	mov	r3, r2
 8015ffc:	009b      	lsls	r3, r3, #2
 8015ffe:	4413      	add	r3, r2
 8016000:	009b      	lsls	r3, r3, #2
 8016002:	440b      	add	r3, r1
 8016004:	3324      	adds	r3, #36	@ 0x24
 8016006:	2200      	movs	r2, #0
 8016008:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801600a:	4b32      	ldr	r3, [pc, #200]	@ (80160d4 <USBD_CDC_DeInit+0xfc>)
 801600c:	781b      	ldrb	r3, [r3, #0]
 801600e:	4619      	mov	r1, r3
 8016010:	6878      	ldr	r0, [r7, #4]
 8016012:	f002 fac0 	bl	8018596 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8016016:	4b2f      	ldr	r3, [pc, #188]	@ (80160d4 <USBD_CDC_DeInit+0xfc>)
 8016018:	781b      	ldrb	r3, [r3, #0]
 801601a:	f003 020f 	and.w	r2, r3, #15
 801601e:	6879      	ldr	r1, [r7, #4]
 8016020:	4613      	mov	r3, r2
 8016022:	009b      	lsls	r3, r3, #2
 8016024:	4413      	add	r3, r2
 8016026:	009b      	lsls	r3, r3, #2
 8016028:	440b      	add	r3, r1
 801602a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801602e:	2200      	movs	r2, #0
 8016030:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8016032:	4b29      	ldr	r3, [pc, #164]	@ (80160d8 <USBD_CDC_DeInit+0x100>)
 8016034:	781b      	ldrb	r3, [r3, #0]
 8016036:	4619      	mov	r1, r3
 8016038:	6878      	ldr	r0, [r7, #4]
 801603a:	f002 faac 	bl	8018596 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 801603e:	4b26      	ldr	r3, [pc, #152]	@ (80160d8 <USBD_CDC_DeInit+0x100>)
 8016040:	781b      	ldrb	r3, [r3, #0]
 8016042:	f003 020f 	and.w	r2, r3, #15
 8016046:	6879      	ldr	r1, [r7, #4]
 8016048:	4613      	mov	r3, r2
 801604a:	009b      	lsls	r3, r3, #2
 801604c:	4413      	add	r3, r2
 801604e:	009b      	lsls	r3, r3, #2
 8016050:	440b      	add	r3, r1
 8016052:	3324      	adds	r3, #36	@ 0x24
 8016054:	2200      	movs	r2, #0
 8016056:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8016058:	4b1f      	ldr	r3, [pc, #124]	@ (80160d8 <USBD_CDC_DeInit+0x100>)
 801605a:	781b      	ldrb	r3, [r3, #0]
 801605c:	f003 020f 	and.w	r2, r3, #15
 8016060:	6879      	ldr	r1, [r7, #4]
 8016062:	4613      	mov	r3, r2
 8016064:	009b      	lsls	r3, r3, #2
 8016066:	4413      	add	r3, r2
 8016068:	009b      	lsls	r3, r3, #2
 801606a:	440b      	add	r3, r1
 801606c:	3326      	adds	r3, #38	@ 0x26
 801606e:	2200      	movs	r2, #0
 8016070:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8016072:	687b      	ldr	r3, [r7, #4]
 8016074:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016078:	687b      	ldr	r3, [r7, #4]
 801607a:	32b0      	adds	r2, #176	@ 0xb0
 801607c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016080:	2b00      	cmp	r3, #0
 8016082:	d01f      	beq.n	80160c4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8016084:	687b      	ldr	r3, [r7, #4]
 8016086:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801608a:	687a      	ldr	r2, [r7, #4]
 801608c:	33b0      	adds	r3, #176	@ 0xb0
 801608e:	009b      	lsls	r3, r3, #2
 8016090:	4413      	add	r3, r2
 8016092:	685b      	ldr	r3, [r3, #4]
 8016094:	685b      	ldr	r3, [r3, #4]
 8016096:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8016098:	687b      	ldr	r3, [r7, #4]
 801609a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801609e:	687b      	ldr	r3, [r7, #4]
 80160a0:	32b0      	adds	r2, #176	@ 0xb0
 80160a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80160a6:	4618      	mov	r0, r3
 80160a8:	f002 fb80 	bl	80187ac <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80160ac:	687b      	ldr	r3, [r7, #4]
 80160ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80160b2:	687b      	ldr	r3, [r7, #4]
 80160b4:	32b0      	adds	r2, #176	@ 0xb0
 80160b6:	2100      	movs	r1, #0
 80160b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80160bc:	687b      	ldr	r3, [r7, #4]
 80160be:	2200      	movs	r2, #0
 80160c0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80160c4:	2300      	movs	r3, #0
}
 80160c6:	4618      	mov	r0, r3
 80160c8:	3708      	adds	r7, #8
 80160ca:	46bd      	mov	sp, r7
 80160cc:	bd80      	pop	{r7, pc}
 80160ce:	bf00      	nop
 80160d0:	24000097 	.word	0x24000097
 80160d4:	24000098 	.word	0x24000098
 80160d8:	24000099 	.word	0x24000099

080160dc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80160dc:	b580      	push	{r7, lr}
 80160de:	b086      	sub	sp, #24
 80160e0:	af00      	add	r7, sp, #0
 80160e2:	6078      	str	r0, [r7, #4]
 80160e4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80160e6:	687b      	ldr	r3, [r7, #4]
 80160e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80160ec:	687b      	ldr	r3, [r7, #4]
 80160ee:	32b0      	adds	r2, #176	@ 0xb0
 80160f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80160f4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80160f6:	2300      	movs	r3, #0
 80160f8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80160fa:	2300      	movs	r3, #0
 80160fc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80160fe:	2300      	movs	r3, #0
 8016100:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8016102:	693b      	ldr	r3, [r7, #16]
 8016104:	2b00      	cmp	r3, #0
 8016106:	d101      	bne.n	801610c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8016108:	2303      	movs	r3, #3
 801610a:	e0bf      	b.n	801628c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801610c:	683b      	ldr	r3, [r7, #0]
 801610e:	781b      	ldrb	r3, [r3, #0]
 8016110:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016114:	2b00      	cmp	r3, #0
 8016116:	d050      	beq.n	80161ba <USBD_CDC_Setup+0xde>
 8016118:	2b20      	cmp	r3, #32
 801611a:	f040 80af 	bne.w	801627c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801611e:	683b      	ldr	r3, [r7, #0]
 8016120:	88db      	ldrh	r3, [r3, #6]
 8016122:	2b00      	cmp	r3, #0
 8016124:	d03a      	beq.n	801619c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8016126:	683b      	ldr	r3, [r7, #0]
 8016128:	781b      	ldrb	r3, [r3, #0]
 801612a:	b25b      	sxtb	r3, r3
 801612c:	2b00      	cmp	r3, #0
 801612e:	da1b      	bge.n	8016168 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8016130:	687b      	ldr	r3, [r7, #4]
 8016132:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016136:	687a      	ldr	r2, [r7, #4]
 8016138:	33b0      	adds	r3, #176	@ 0xb0
 801613a:	009b      	lsls	r3, r3, #2
 801613c:	4413      	add	r3, r2
 801613e:	685b      	ldr	r3, [r3, #4]
 8016140:	689b      	ldr	r3, [r3, #8]
 8016142:	683a      	ldr	r2, [r7, #0]
 8016144:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8016146:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8016148:	683a      	ldr	r2, [r7, #0]
 801614a:	88d2      	ldrh	r2, [r2, #6]
 801614c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801614e:	683b      	ldr	r3, [r7, #0]
 8016150:	88db      	ldrh	r3, [r3, #6]
 8016152:	2b07      	cmp	r3, #7
 8016154:	bf28      	it	cs
 8016156:	2307      	movcs	r3, #7
 8016158:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801615a:	693b      	ldr	r3, [r7, #16]
 801615c:	89fa      	ldrh	r2, [r7, #14]
 801615e:	4619      	mov	r1, r3
 8016160:	6878      	ldr	r0, [r7, #4]
 8016162:	f001 fdbd 	bl	8017ce0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8016166:	e090      	b.n	801628a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8016168:	683b      	ldr	r3, [r7, #0]
 801616a:	785a      	ldrb	r2, [r3, #1]
 801616c:	693b      	ldr	r3, [r7, #16]
 801616e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8016172:	683b      	ldr	r3, [r7, #0]
 8016174:	88db      	ldrh	r3, [r3, #6]
 8016176:	2b3f      	cmp	r3, #63	@ 0x3f
 8016178:	d803      	bhi.n	8016182 <USBD_CDC_Setup+0xa6>
 801617a:	683b      	ldr	r3, [r7, #0]
 801617c:	88db      	ldrh	r3, [r3, #6]
 801617e:	b2da      	uxtb	r2, r3
 8016180:	e000      	b.n	8016184 <USBD_CDC_Setup+0xa8>
 8016182:	2240      	movs	r2, #64	@ 0x40
 8016184:	693b      	ldr	r3, [r7, #16]
 8016186:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 801618a:	6939      	ldr	r1, [r7, #16]
 801618c:	693b      	ldr	r3, [r7, #16]
 801618e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8016192:	461a      	mov	r2, r3
 8016194:	6878      	ldr	r0, [r7, #4]
 8016196:	f001 fdcf 	bl	8017d38 <USBD_CtlPrepareRx>
      break;
 801619a:	e076      	b.n	801628a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801619c:	687b      	ldr	r3, [r7, #4]
 801619e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80161a2:	687a      	ldr	r2, [r7, #4]
 80161a4:	33b0      	adds	r3, #176	@ 0xb0
 80161a6:	009b      	lsls	r3, r3, #2
 80161a8:	4413      	add	r3, r2
 80161aa:	685b      	ldr	r3, [r3, #4]
 80161ac:	689b      	ldr	r3, [r3, #8]
 80161ae:	683a      	ldr	r2, [r7, #0]
 80161b0:	7850      	ldrb	r0, [r2, #1]
 80161b2:	2200      	movs	r2, #0
 80161b4:	6839      	ldr	r1, [r7, #0]
 80161b6:	4798      	blx	r3
      break;
 80161b8:	e067      	b.n	801628a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80161ba:	683b      	ldr	r3, [r7, #0]
 80161bc:	785b      	ldrb	r3, [r3, #1]
 80161be:	2b0b      	cmp	r3, #11
 80161c0:	d851      	bhi.n	8016266 <USBD_CDC_Setup+0x18a>
 80161c2:	a201      	add	r2, pc, #4	@ (adr r2, 80161c8 <USBD_CDC_Setup+0xec>)
 80161c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80161c8:	080161f9 	.word	0x080161f9
 80161cc:	08016275 	.word	0x08016275
 80161d0:	08016267 	.word	0x08016267
 80161d4:	08016267 	.word	0x08016267
 80161d8:	08016267 	.word	0x08016267
 80161dc:	08016267 	.word	0x08016267
 80161e0:	08016267 	.word	0x08016267
 80161e4:	08016267 	.word	0x08016267
 80161e8:	08016267 	.word	0x08016267
 80161ec:	08016267 	.word	0x08016267
 80161f0:	08016223 	.word	0x08016223
 80161f4:	0801624d 	.word	0x0801624d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80161f8:	687b      	ldr	r3, [r7, #4]
 80161fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80161fe:	b2db      	uxtb	r3, r3
 8016200:	2b03      	cmp	r3, #3
 8016202:	d107      	bne.n	8016214 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8016204:	f107 030a 	add.w	r3, r7, #10
 8016208:	2202      	movs	r2, #2
 801620a:	4619      	mov	r1, r3
 801620c:	6878      	ldr	r0, [r7, #4]
 801620e:	f001 fd67 	bl	8017ce0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8016212:	e032      	b.n	801627a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8016214:	6839      	ldr	r1, [r7, #0]
 8016216:	6878      	ldr	r0, [r7, #4]
 8016218:	f001 fce5 	bl	8017be6 <USBD_CtlError>
            ret = USBD_FAIL;
 801621c:	2303      	movs	r3, #3
 801621e:	75fb      	strb	r3, [r7, #23]
          break;
 8016220:	e02b      	b.n	801627a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016222:	687b      	ldr	r3, [r7, #4]
 8016224:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016228:	b2db      	uxtb	r3, r3
 801622a:	2b03      	cmp	r3, #3
 801622c:	d107      	bne.n	801623e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801622e:	f107 030d 	add.w	r3, r7, #13
 8016232:	2201      	movs	r2, #1
 8016234:	4619      	mov	r1, r3
 8016236:	6878      	ldr	r0, [r7, #4]
 8016238:	f001 fd52 	bl	8017ce0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801623c:	e01d      	b.n	801627a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801623e:	6839      	ldr	r1, [r7, #0]
 8016240:	6878      	ldr	r0, [r7, #4]
 8016242:	f001 fcd0 	bl	8017be6 <USBD_CtlError>
            ret = USBD_FAIL;
 8016246:	2303      	movs	r3, #3
 8016248:	75fb      	strb	r3, [r7, #23]
          break;
 801624a:	e016      	b.n	801627a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 801624c:	687b      	ldr	r3, [r7, #4]
 801624e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016252:	b2db      	uxtb	r3, r3
 8016254:	2b03      	cmp	r3, #3
 8016256:	d00f      	beq.n	8016278 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8016258:	6839      	ldr	r1, [r7, #0]
 801625a:	6878      	ldr	r0, [r7, #4]
 801625c:	f001 fcc3 	bl	8017be6 <USBD_CtlError>
            ret = USBD_FAIL;
 8016260:	2303      	movs	r3, #3
 8016262:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8016264:	e008      	b.n	8016278 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8016266:	6839      	ldr	r1, [r7, #0]
 8016268:	6878      	ldr	r0, [r7, #4]
 801626a:	f001 fcbc 	bl	8017be6 <USBD_CtlError>
          ret = USBD_FAIL;
 801626e:	2303      	movs	r3, #3
 8016270:	75fb      	strb	r3, [r7, #23]
          break;
 8016272:	e002      	b.n	801627a <USBD_CDC_Setup+0x19e>
          break;
 8016274:	bf00      	nop
 8016276:	e008      	b.n	801628a <USBD_CDC_Setup+0x1ae>
          break;
 8016278:	bf00      	nop
      }
      break;
 801627a:	e006      	b.n	801628a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 801627c:	6839      	ldr	r1, [r7, #0]
 801627e:	6878      	ldr	r0, [r7, #4]
 8016280:	f001 fcb1 	bl	8017be6 <USBD_CtlError>
      ret = USBD_FAIL;
 8016284:	2303      	movs	r3, #3
 8016286:	75fb      	strb	r3, [r7, #23]
      break;
 8016288:	bf00      	nop
  }

  return (uint8_t)ret;
 801628a:	7dfb      	ldrb	r3, [r7, #23]
}
 801628c:	4618      	mov	r0, r3
 801628e:	3718      	adds	r7, #24
 8016290:	46bd      	mov	sp, r7
 8016292:	bd80      	pop	{r7, pc}

08016294 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8016294:	b580      	push	{r7, lr}
 8016296:	b084      	sub	sp, #16
 8016298:	af00      	add	r7, sp, #0
 801629a:	6078      	str	r0, [r7, #4]
 801629c:	460b      	mov	r3, r1
 801629e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80162a0:	687b      	ldr	r3, [r7, #4]
 80162a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80162a6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80162a8:	687b      	ldr	r3, [r7, #4]
 80162aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80162ae:	687b      	ldr	r3, [r7, #4]
 80162b0:	32b0      	adds	r2, #176	@ 0xb0
 80162b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80162b6:	2b00      	cmp	r3, #0
 80162b8:	d101      	bne.n	80162be <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80162ba:	2303      	movs	r3, #3
 80162bc:	e065      	b.n	801638a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80162be:	687b      	ldr	r3, [r7, #4]
 80162c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80162c4:	687b      	ldr	r3, [r7, #4]
 80162c6:	32b0      	adds	r2, #176	@ 0xb0
 80162c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80162cc:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80162ce:	78fb      	ldrb	r3, [r7, #3]
 80162d0:	f003 020f 	and.w	r2, r3, #15
 80162d4:	6879      	ldr	r1, [r7, #4]
 80162d6:	4613      	mov	r3, r2
 80162d8:	009b      	lsls	r3, r3, #2
 80162da:	4413      	add	r3, r2
 80162dc:	009b      	lsls	r3, r3, #2
 80162de:	440b      	add	r3, r1
 80162e0:	3318      	adds	r3, #24
 80162e2:	681b      	ldr	r3, [r3, #0]
 80162e4:	2b00      	cmp	r3, #0
 80162e6:	d02f      	beq.n	8016348 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80162e8:	78fb      	ldrb	r3, [r7, #3]
 80162ea:	f003 020f 	and.w	r2, r3, #15
 80162ee:	6879      	ldr	r1, [r7, #4]
 80162f0:	4613      	mov	r3, r2
 80162f2:	009b      	lsls	r3, r3, #2
 80162f4:	4413      	add	r3, r2
 80162f6:	009b      	lsls	r3, r3, #2
 80162f8:	440b      	add	r3, r1
 80162fa:	3318      	adds	r3, #24
 80162fc:	681a      	ldr	r2, [r3, #0]
 80162fe:	78fb      	ldrb	r3, [r7, #3]
 8016300:	f003 010f 	and.w	r1, r3, #15
 8016304:	68f8      	ldr	r0, [r7, #12]
 8016306:	460b      	mov	r3, r1
 8016308:	00db      	lsls	r3, r3, #3
 801630a:	440b      	add	r3, r1
 801630c:	009b      	lsls	r3, r3, #2
 801630e:	4403      	add	r3, r0
 8016310:	331c      	adds	r3, #28
 8016312:	681b      	ldr	r3, [r3, #0]
 8016314:	fbb2 f1f3 	udiv	r1, r2, r3
 8016318:	fb01 f303 	mul.w	r3, r1, r3
 801631c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801631e:	2b00      	cmp	r3, #0
 8016320:	d112      	bne.n	8016348 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8016322:	78fb      	ldrb	r3, [r7, #3]
 8016324:	f003 020f 	and.w	r2, r3, #15
 8016328:	6879      	ldr	r1, [r7, #4]
 801632a:	4613      	mov	r3, r2
 801632c:	009b      	lsls	r3, r3, #2
 801632e:	4413      	add	r3, r2
 8016330:	009b      	lsls	r3, r3, #2
 8016332:	440b      	add	r3, r1
 8016334:	3318      	adds	r3, #24
 8016336:	2200      	movs	r2, #0
 8016338:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801633a:	78f9      	ldrb	r1, [r7, #3]
 801633c:	2300      	movs	r3, #0
 801633e:	2200      	movs	r2, #0
 8016340:	6878      	ldr	r0, [r7, #4]
 8016342:	f002 f9d0 	bl	80186e6 <USBD_LL_Transmit>
 8016346:	e01f      	b.n	8016388 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8016348:	68bb      	ldr	r3, [r7, #8]
 801634a:	2200      	movs	r2, #0
 801634c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8016350:	687b      	ldr	r3, [r7, #4]
 8016352:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016356:	687a      	ldr	r2, [r7, #4]
 8016358:	33b0      	adds	r3, #176	@ 0xb0
 801635a:	009b      	lsls	r3, r3, #2
 801635c:	4413      	add	r3, r2
 801635e:	685b      	ldr	r3, [r3, #4]
 8016360:	691b      	ldr	r3, [r3, #16]
 8016362:	2b00      	cmp	r3, #0
 8016364:	d010      	beq.n	8016388 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8016366:	687b      	ldr	r3, [r7, #4]
 8016368:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801636c:	687a      	ldr	r2, [r7, #4]
 801636e:	33b0      	adds	r3, #176	@ 0xb0
 8016370:	009b      	lsls	r3, r3, #2
 8016372:	4413      	add	r3, r2
 8016374:	685b      	ldr	r3, [r3, #4]
 8016376:	691b      	ldr	r3, [r3, #16]
 8016378:	68ba      	ldr	r2, [r7, #8]
 801637a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801637e:	68ba      	ldr	r2, [r7, #8]
 8016380:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8016384:	78fa      	ldrb	r2, [r7, #3]
 8016386:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8016388:	2300      	movs	r3, #0
}
 801638a:	4618      	mov	r0, r3
 801638c:	3710      	adds	r7, #16
 801638e:	46bd      	mov	sp, r7
 8016390:	bd80      	pop	{r7, pc}

08016392 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8016392:	b580      	push	{r7, lr}
 8016394:	b084      	sub	sp, #16
 8016396:	af00      	add	r7, sp, #0
 8016398:	6078      	str	r0, [r7, #4]
 801639a:	460b      	mov	r3, r1
 801639c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80163a4:	687b      	ldr	r3, [r7, #4]
 80163a6:	32b0      	adds	r2, #176	@ 0xb0
 80163a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80163ac:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80163ae:	687b      	ldr	r3, [r7, #4]
 80163b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80163b4:	687b      	ldr	r3, [r7, #4]
 80163b6:	32b0      	adds	r2, #176	@ 0xb0
 80163b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80163bc:	2b00      	cmp	r3, #0
 80163be:	d101      	bne.n	80163c4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80163c0:	2303      	movs	r3, #3
 80163c2:	e01a      	b.n	80163fa <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80163c4:	78fb      	ldrb	r3, [r7, #3]
 80163c6:	4619      	mov	r1, r3
 80163c8:	6878      	ldr	r0, [r7, #4]
 80163ca:	f002 f9ce 	bl	801876a <USBD_LL_GetRxDataSize>
 80163ce:	4602      	mov	r2, r0
 80163d0:	68fb      	ldr	r3, [r7, #12]
 80163d2:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80163d6:	687b      	ldr	r3, [r7, #4]
 80163d8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80163dc:	687a      	ldr	r2, [r7, #4]
 80163de:	33b0      	adds	r3, #176	@ 0xb0
 80163e0:	009b      	lsls	r3, r3, #2
 80163e2:	4413      	add	r3, r2
 80163e4:	685b      	ldr	r3, [r3, #4]
 80163e6:	68db      	ldr	r3, [r3, #12]
 80163e8:	68fa      	ldr	r2, [r7, #12]
 80163ea:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80163ee:	68fa      	ldr	r2, [r7, #12]
 80163f0:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80163f4:	4611      	mov	r1, r2
 80163f6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80163f8:	2300      	movs	r3, #0
}
 80163fa:	4618      	mov	r0, r3
 80163fc:	3710      	adds	r7, #16
 80163fe:	46bd      	mov	sp, r7
 8016400:	bd80      	pop	{r7, pc}

08016402 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8016402:	b580      	push	{r7, lr}
 8016404:	b084      	sub	sp, #16
 8016406:	af00      	add	r7, sp, #0
 8016408:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801640a:	687b      	ldr	r3, [r7, #4]
 801640c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016410:	687b      	ldr	r3, [r7, #4]
 8016412:	32b0      	adds	r2, #176	@ 0xb0
 8016414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016418:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801641a:	68fb      	ldr	r3, [r7, #12]
 801641c:	2b00      	cmp	r3, #0
 801641e:	d101      	bne.n	8016424 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8016420:	2303      	movs	r3, #3
 8016422:	e024      	b.n	801646e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8016424:	687b      	ldr	r3, [r7, #4]
 8016426:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801642a:	687a      	ldr	r2, [r7, #4]
 801642c:	33b0      	adds	r3, #176	@ 0xb0
 801642e:	009b      	lsls	r3, r3, #2
 8016430:	4413      	add	r3, r2
 8016432:	685b      	ldr	r3, [r3, #4]
 8016434:	2b00      	cmp	r3, #0
 8016436:	d019      	beq.n	801646c <USBD_CDC_EP0_RxReady+0x6a>
 8016438:	68fb      	ldr	r3, [r7, #12]
 801643a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801643e:	2bff      	cmp	r3, #255	@ 0xff
 8016440:	d014      	beq.n	801646c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8016442:	687b      	ldr	r3, [r7, #4]
 8016444:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016448:	687a      	ldr	r2, [r7, #4]
 801644a:	33b0      	adds	r3, #176	@ 0xb0
 801644c:	009b      	lsls	r3, r3, #2
 801644e:	4413      	add	r3, r2
 8016450:	685b      	ldr	r3, [r3, #4]
 8016452:	689b      	ldr	r3, [r3, #8]
 8016454:	68fa      	ldr	r2, [r7, #12]
 8016456:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 801645a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 801645c:	68fa      	ldr	r2, [r7, #12]
 801645e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8016462:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8016464:	68fb      	ldr	r3, [r7, #12]
 8016466:	22ff      	movs	r2, #255	@ 0xff
 8016468:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 801646c:	2300      	movs	r3, #0
}
 801646e:	4618      	mov	r0, r3
 8016470:	3710      	adds	r7, #16
 8016472:	46bd      	mov	sp, r7
 8016474:	bd80      	pop	{r7, pc}
	...

08016478 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8016478:	b580      	push	{r7, lr}
 801647a:	b086      	sub	sp, #24
 801647c:	af00      	add	r7, sp, #0
 801647e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8016480:	2182      	movs	r1, #130	@ 0x82
 8016482:	4818      	ldr	r0, [pc, #96]	@ (80164e4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8016484:	f000 fd4f 	bl	8016f26 <USBD_GetEpDesc>
 8016488:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801648a:	2101      	movs	r1, #1
 801648c:	4815      	ldr	r0, [pc, #84]	@ (80164e4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801648e:	f000 fd4a 	bl	8016f26 <USBD_GetEpDesc>
 8016492:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016494:	2181      	movs	r1, #129	@ 0x81
 8016496:	4813      	ldr	r0, [pc, #76]	@ (80164e4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8016498:	f000 fd45 	bl	8016f26 <USBD_GetEpDesc>
 801649c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801649e:	697b      	ldr	r3, [r7, #20]
 80164a0:	2b00      	cmp	r3, #0
 80164a2:	d002      	beq.n	80164aa <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80164a4:	697b      	ldr	r3, [r7, #20]
 80164a6:	2210      	movs	r2, #16
 80164a8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80164aa:	693b      	ldr	r3, [r7, #16]
 80164ac:	2b00      	cmp	r3, #0
 80164ae:	d006      	beq.n	80164be <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80164b0:	693b      	ldr	r3, [r7, #16]
 80164b2:	2200      	movs	r2, #0
 80164b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80164b8:	711a      	strb	r2, [r3, #4]
 80164ba:	2200      	movs	r2, #0
 80164bc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80164be:	68fb      	ldr	r3, [r7, #12]
 80164c0:	2b00      	cmp	r3, #0
 80164c2:	d006      	beq.n	80164d2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80164c4:	68fb      	ldr	r3, [r7, #12]
 80164c6:	2200      	movs	r2, #0
 80164c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80164cc:	711a      	strb	r2, [r3, #4]
 80164ce:	2200      	movs	r2, #0
 80164d0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80164d2:	687b      	ldr	r3, [r7, #4]
 80164d4:	2243      	movs	r2, #67	@ 0x43
 80164d6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80164d8:	4b02      	ldr	r3, [pc, #8]	@ (80164e4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80164da:	4618      	mov	r0, r3
 80164dc:	3718      	adds	r7, #24
 80164de:	46bd      	mov	sp, r7
 80164e0:	bd80      	pop	{r7, pc}
 80164e2:	bf00      	nop
 80164e4:	24000054 	.word	0x24000054

080164e8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80164e8:	b580      	push	{r7, lr}
 80164ea:	b086      	sub	sp, #24
 80164ec:	af00      	add	r7, sp, #0
 80164ee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80164f0:	2182      	movs	r1, #130	@ 0x82
 80164f2:	4818      	ldr	r0, [pc, #96]	@ (8016554 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80164f4:	f000 fd17 	bl	8016f26 <USBD_GetEpDesc>
 80164f8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80164fa:	2101      	movs	r1, #1
 80164fc:	4815      	ldr	r0, [pc, #84]	@ (8016554 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80164fe:	f000 fd12 	bl	8016f26 <USBD_GetEpDesc>
 8016502:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016504:	2181      	movs	r1, #129	@ 0x81
 8016506:	4813      	ldr	r0, [pc, #76]	@ (8016554 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8016508:	f000 fd0d 	bl	8016f26 <USBD_GetEpDesc>
 801650c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801650e:	697b      	ldr	r3, [r7, #20]
 8016510:	2b00      	cmp	r3, #0
 8016512:	d002      	beq.n	801651a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8016514:	697b      	ldr	r3, [r7, #20]
 8016516:	2210      	movs	r2, #16
 8016518:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801651a:	693b      	ldr	r3, [r7, #16]
 801651c:	2b00      	cmp	r3, #0
 801651e:	d006      	beq.n	801652e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8016520:	693b      	ldr	r3, [r7, #16]
 8016522:	2200      	movs	r2, #0
 8016524:	711a      	strb	r2, [r3, #4]
 8016526:	2200      	movs	r2, #0
 8016528:	f042 0202 	orr.w	r2, r2, #2
 801652c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801652e:	68fb      	ldr	r3, [r7, #12]
 8016530:	2b00      	cmp	r3, #0
 8016532:	d006      	beq.n	8016542 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8016534:	68fb      	ldr	r3, [r7, #12]
 8016536:	2200      	movs	r2, #0
 8016538:	711a      	strb	r2, [r3, #4]
 801653a:	2200      	movs	r2, #0
 801653c:	f042 0202 	orr.w	r2, r2, #2
 8016540:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8016542:	687b      	ldr	r3, [r7, #4]
 8016544:	2243      	movs	r2, #67	@ 0x43
 8016546:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8016548:	4b02      	ldr	r3, [pc, #8]	@ (8016554 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 801654a:	4618      	mov	r0, r3
 801654c:	3718      	adds	r7, #24
 801654e:	46bd      	mov	sp, r7
 8016550:	bd80      	pop	{r7, pc}
 8016552:	bf00      	nop
 8016554:	24000054 	.word	0x24000054

08016558 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8016558:	b580      	push	{r7, lr}
 801655a:	b086      	sub	sp, #24
 801655c:	af00      	add	r7, sp, #0
 801655e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8016560:	2182      	movs	r1, #130	@ 0x82
 8016562:	4818      	ldr	r0, [pc, #96]	@ (80165c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8016564:	f000 fcdf 	bl	8016f26 <USBD_GetEpDesc>
 8016568:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801656a:	2101      	movs	r1, #1
 801656c:	4815      	ldr	r0, [pc, #84]	@ (80165c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801656e:	f000 fcda 	bl	8016f26 <USBD_GetEpDesc>
 8016572:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8016574:	2181      	movs	r1, #129	@ 0x81
 8016576:	4813      	ldr	r0, [pc, #76]	@ (80165c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8016578:	f000 fcd5 	bl	8016f26 <USBD_GetEpDesc>
 801657c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801657e:	697b      	ldr	r3, [r7, #20]
 8016580:	2b00      	cmp	r3, #0
 8016582:	d002      	beq.n	801658a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8016584:	697b      	ldr	r3, [r7, #20]
 8016586:	2210      	movs	r2, #16
 8016588:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801658a:	693b      	ldr	r3, [r7, #16]
 801658c:	2b00      	cmp	r3, #0
 801658e:	d006      	beq.n	801659e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8016590:	693b      	ldr	r3, [r7, #16]
 8016592:	2200      	movs	r2, #0
 8016594:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8016598:	711a      	strb	r2, [r3, #4]
 801659a:	2200      	movs	r2, #0
 801659c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801659e:	68fb      	ldr	r3, [r7, #12]
 80165a0:	2b00      	cmp	r3, #0
 80165a2:	d006      	beq.n	80165b2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80165a4:	68fb      	ldr	r3, [r7, #12]
 80165a6:	2200      	movs	r2, #0
 80165a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80165ac:	711a      	strb	r2, [r3, #4]
 80165ae:	2200      	movs	r2, #0
 80165b0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80165b2:	687b      	ldr	r3, [r7, #4]
 80165b4:	2243      	movs	r2, #67	@ 0x43
 80165b6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80165b8:	4b02      	ldr	r3, [pc, #8]	@ (80165c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80165ba:	4618      	mov	r0, r3
 80165bc:	3718      	adds	r7, #24
 80165be:	46bd      	mov	sp, r7
 80165c0:	bd80      	pop	{r7, pc}
 80165c2:	bf00      	nop
 80165c4:	24000054 	.word	0x24000054

080165c8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80165c8:	b480      	push	{r7}
 80165ca:	b083      	sub	sp, #12
 80165cc:	af00      	add	r7, sp, #0
 80165ce:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80165d0:	687b      	ldr	r3, [r7, #4]
 80165d2:	220a      	movs	r2, #10
 80165d4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80165d6:	4b03      	ldr	r3, [pc, #12]	@ (80165e4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80165d8:	4618      	mov	r0, r3
 80165da:	370c      	adds	r7, #12
 80165dc:	46bd      	mov	sp, r7
 80165de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80165e2:	4770      	bx	lr
 80165e4:	24000010 	.word	0x24000010

080165e8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80165e8:	b480      	push	{r7}
 80165ea:	b083      	sub	sp, #12
 80165ec:	af00      	add	r7, sp, #0
 80165ee:	6078      	str	r0, [r7, #4]
 80165f0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80165f2:	683b      	ldr	r3, [r7, #0]
 80165f4:	2b00      	cmp	r3, #0
 80165f6:	d101      	bne.n	80165fc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80165f8:	2303      	movs	r3, #3
 80165fa:	e009      	b.n	8016610 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8016602:	687a      	ldr	r2, [r7, #4]
 8016604:	33b0      	adds	r3, #176	@ 0xb0
 8016606:	009b      	lsls	r3, r3, #2
 8016608:	4413      	add	r3, r2
 801660a:	683a      	ldr	r2, [r7, #0]
 801660c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801660e:	2300      	movs	r3, #0
}
 8016610:	4618      	mov	r0, r3
 8016612:	370c      	adds	r7, #12
 8016614:	46bd      	mov	sp, r7
 8016616:	f85d 7b04 	ldr.w	r7, [sp], #4
 801661a:	4770      	bx	lr

0801661c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801661c:	b480      	push	{r7}
 801661e:	b087      	sub	sp, #28
 8016620:	af00      	add	r7, sp, #0
 8016622:	60f8      	str	r0, [r7, #12]
 8016624:	60b9      	str	r1, [r7, #8]
 8016626:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016628:	68fb      	ldr	r3, [r7, #12]
 801662a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801662e:	68fb      	ldr	r3, [r7, #12]
 8016630:	32b0      	adds	r2, #176	@ 0xb0
 8016632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016636:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8016638:	697b      	ldr	r3, [r7, #20]
 801663a:	2b00      	cmp	r3, #0
 801663c:	d101      	bne.n	8016642 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801663e:	2303      	movs	r3, #3
 8016640:	e008      	b.n	8016654 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8016642:	697b      	ldr	r3, [r7, #20]
 8016644:	68ba      	ldr	r2, [r7, #8]
 8016646:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801664a:	697b      	ldr	r3, [r7, #20]
 801664c:	687a      	ldr	r2, [r7, #4]
 801664e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8016652:	2300      	movs	r3, #0
}
 8016654:	4618      	mov	r0, r3
 8016656:	371c      	adds	r7, #28
 8016658:	46bd      	mov	sp, r7
 801665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801665e:	4770      	bx	lr

08016660 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8016660:	b480      	push	{r7}
 8016662:	b085      	sub	sp, #20
 8016664:	af00      	add	r7, sp, #0
 8016666:	6078      	str	r0, [r7, #4]
 8016668:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801666a:	687b      	ldr	r3, [r7, #4]
 801666c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016670:	687b      	ldr	r3, [r7, #4]
 8016672:	32b0      	adds	r2, #176	@ 0xb0
 8016674:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016678:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801667a:	68fb      	ldr	r3, [r7, #12]
 801667c:	2b00      	cmp	r3, #0
 801667e:	d101      	bne.n	8016684 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8016680:	2303      	movs	r3, #3
 8016682:	e004      	b.n	801668e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8016684:	68fb      	ldr	r3, [r7, #12]
 8016686:	683a      	ldr	r2, [r7, #0]
 8016688:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 801668c:	2300      	movs	r3, #0
}
 801668e:	4618      	mov	r0, r3
 8016690:	3714      	adds	r7, #20
 8016692:	46bd      	mov	sp, r7
 8016694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016698:	4770      	bx	lr
	...

0801669c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 801669c:	b580      	push	{r7, lr}
 801669e:	b084      	sub	sp, #16
 80166a0:	af00      	add	r7, sp, #0
 80166a2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80166a4:	687b      	ldr	r3, [r7, #4]
 80166a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	32b0      	adds	r2, #176	@ 0xb0
 80166ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80166b2:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 80166b4:	2301      	movs	r3, #1
 80166b6:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80166b8:	68bb      	ldr	r3, [r7, #8]
 80166ba:	2b00      	cmp	r3, #0
 80166bc:	d101      	bne.n	80166c2 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80166be:	2303      	movs	r3, #3
 80166c0:	e025      	b.n	801670e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 80166c2:	68bb      	ldr	r3, [r7, #8]
 80166c4:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80166c8:	2b00      	cmp	r3, #0
 80166ca:	d11f      	bne.n	801670c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80166cc:	68bb      	ldr	r3, [r7, #8]
 80166ce:	2201      	movs	r2, #1
 80166d0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80166d4:	4b10      	ldr	r3, [pc, #64]	@ (8016718 <USBD_CDC_TransmitPacket+0x7c>)
 80166d6:	781b      	ldrb	r3, [r3, #0]
 80166d8:	f003 020f 	and.w	r2, r3, #15
 80166dc:	68bb      	ldr	r3, [r7, #8]
 80166de:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80166e2:	6878      	ldr	r0, [r7, #4]
 80166e4:	4613      	mov	r3, r2
 80166e6:	009b      	lsls	r3, r3, #2
 80166e8:	4413      	add	r3, r2
 80166ea:	009b      	lsls	r3, r3, #2
 80166ec:	4403      	add	r3, r0
 80166ee:	3318      	adds	r3, #24
 80166f0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80166f2:	4b09      	ldr	r3, [pc, #36]	@ (8016718 <USBD_CDC_TransmitPacket+0x7c>)
 80166f4:	7819      	ldrb	r1, [r3, #0]
 80166f6:	68bb      	ldr	r3, [r7, #8]
 80166f8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80166fc:	68bb      	ldr	r3, [r7, #8]
 80166fe:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8016702:	6878      	ldr	r0, [r7, #4]
 8016704:	f001 ffef 	bl	80186e6 <USBD_LL_Transmit>

    ret = USBD_OK;
 8016708:	2300      	movs	r3, #0
 801670a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801670c:	7bfb      	ldrb	r3, [r7, #15]
}
 801670e:	4618      	mov	r0, r3
 8016710:	3710      	adds	r7, #16
 8016712:	46bd      	mov	sp, r7
 8016714:	bd80      	pop	{r7, pc}
 8016716:	bf00      	nop
 8016718:	24000097 	.word	0x24000097

0801671c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 801671c:	b580      	push	{r7, lr}
 801671e:	b084      	sub	sp, #16
 8016720:	af00      	add	r7, sp, #0
 8016722:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016724:	687b      	ldr	r3, [r7, #4]
 8016726:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801672a:	687b      	ldr	r3, [r7, #4]
 801672c:	32b0      	adds	r2, #176	@ 0xb0
 801672e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016732:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8016734:	687b      	ldr	r3, [r7, #4]
 8016736:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801673a:	687b      	ldr	r3, [r7, #4]
 801673c:	32b0      	adds	r2, #176	@ 0xb0
 801673e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016742:	2b00      	cmp	r3, #0
 8016744:	d101      	bne.n	801674a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8016746:	2303      	movs	r3, #3
 8016748:	e018      	b.n	801677c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801674a:	687b      	ldr	r3, [r7, #4]
 801674c:	7c1b      	ldrb	r3, [r3, #16]
 801674e:	2b00      	cmp	r3, #0
 8016750:	d10a      	bne.n	8016768 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8016752:	4b0c      	ldr	r3, [pc, #48]	@ (8016784 <USBD_CDC_ReceivePacket+0x68>)
 8016754:	7819      	ldrb	r1, [r3, #0]
 8016756:	68fb      	ldr	r3, [r7, #12]
 8016758:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801675c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8016760:	6878      	ldr	r0, [r7, #4]
 8016762:	f001 ffe1 	bl	8018728 <USBD_LL_PrepareReceive>
 8016766:	e008      	b.n	801677a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8016768:	4b06      	ldr	r3, [pc, #24]	@ (8016784 <USBD_CDC_ReceivePacket+0x68>)
 801676a:	7819      	ldrb	r1, [r3, #0]
 801676c:	68fb      	ldr	r3, [r7, #12]
 801676e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8016772:	2340      	movs	r3, #64	@ 0x40
 8016774:	6878      	ldr	r0, [r7, #4]
 8016776:	f001 ffd7 	bl	8018728 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801677a:	2300      	movs	r3, #0
}
 801677c:	4618      	mov	r0, r3
 801677e:	3710      	adds	r7, #16
 8016780:	46bd      	mov	sp, r7
 8016782:	bd80      	pop	{r7, pc}
 8016784:	24000098 	.word	0x24000098

08016788 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8016788:	b580      	push	{r7, lr}
 801678a:	b086      	sub	sp, #24
 801678c:	af00      	add	r7, sp, #0
 801678e:	60f8      	str	r0, [r7, #12]
 8016790:	60b9      	str	r1, [r7, #8]
 8016792:	4613      	mov	r3, r2
 8016794:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8016796:	68fb      	ldr	r3, [r7, #12]
 8016798:	2b00      	cmp	r3, #0
 801679a:	d101      	bne.n	80167a0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801679c:	2303      	movs	r3, #3
 801679e:	e01f      	b.n	80167e0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80167a0:	68fb      	ldr	r3, [r7, #12]
 80167a2:	2200      	movs	r2, #0
 80167a4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80167a8:	68fb      	ldr	r3, [r7, #12]
 80167aa:	2200      	movs	r2, #0
 80167ac:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80167b0:	68fb      	ldr	r3, [r7, #12]
 80167b2:	2200      	movs	r2, #0
 80167b4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80167b8:	68bb      	ldr	r3, [r7, #8]
 80167ba:	2b00      	cmp	r3, #0
 80167bc:	d003      	beq.n	80167c6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80167be:	68fb      	ldr	r3, [r7, #12]
 80167c0:	68ba      	ldr	r2, [r7, #8]
 80167c2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80167c6:	68fb      	ldr	r3, [r7, #12]
 80167c8:	2201      	movs	r2, #1
 80167ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80167ce:	68fb      	ldr	r3, [r7, #12]
 80167d0:	79fa      	ldrb	r2, [r7, #7]
 80167d2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80167d4:	68f8      	ldr	r0, [r7, #12]
 80167d6:	f001 fe4b 	bl	8018470 <USBD_LL_Init>
 80167da:	4603      	mov	r3, r0
 80167dc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80167de:	7dfb      	ldrb	r3, [r7, #23]
}
 80167e0:	4618      	mov	r0, r3
 80167e2:	3718      	adds	r7, #24
 80167e4:	46bd      	mov	sp, r7
 80167e6:	bd80      	pop	{r7, pc}

080167e8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80167e8:	b580      	push	{r7, lr}
 80167ea:	b084      	sub	sp, #16
 80167ec:	af00      	add	r7, sp, #0
 80167ee:	6078      	str	r0, [r7, #4]
 80167f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80167f2:	2300      	movs	r3, #0
 80167f4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80167f6:	683b      	ldr	r3, [r7, #0]
 80167f8:	2b00      	cmp	r3, #0
 80167fa:	d101      	bne.n	8016800 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80167fc:	2303      	movs	r3, #3
 80167fe:	e025      	b.n	801684c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8016800:	687b      	ldr	r3, [r7, #4]
 8016802:	683a      	ldr	r2, [r7, #0]
 8016804:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8016808:	687b      	ldr	r3, [r7, #4]
 801680a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801680e:	687b      	ldr	r3, [r7, #4]
 8016810:	32ae      	adds	r2, #174	@ 0xae
 8016812:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016818:	2b00      	cmp	r3, #0
 801681a:	d00f      	beq.n	801683c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 801681c:	687b      	ldr	r3, [r7, #4]
 801681e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016822:	687b      	ldr	r3, [r7, #4]
 8016824:	32ae      	adds	r2, #174	@ 0xae
 8016826:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801682a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801682c:	f107 020e 	add.w	r2, r7, #14
 8016830:	4610      	mov	r0, r2
 8016832:	4798      	blx	r3
 8016834:	4602      	mov	r2, r0
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 801683c:	687b      	ldr	r3, [r7, #4]
 801683e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8016842:	1c5a      	adds	r2, r3, #1
 8016844:	687b      	ldr	r3, [r7, #4]
 8016846:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 801684a:	2300      	movs	r3, #0
}
 801684c:	4618      	mov	r0, r3
 801684e:	3710      	adds	r7, #16
 8016850:	46bd      	mov	sp, r7
 8016852:	bd80      	pop	{r7, pc}

08016854 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8016854:	b580      	push	{r7, lr}
 8016856:	b082      	sub	sp, #8
 8016858:	af00      	add	r7, sp, #0
 801685a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801685c:	6878      	ldr	r0, [r7, #4]
 801685e:	f001 fe59 	bl	8018514 <USBD_LL_Start>
 8016862:	4603      	mov	r3, r0
}
 8016864:	4618      	mov	r0, r3
 8016866:	3708      	adds	r7, #8
 8016868:	46bd      	mov	sp, r7
 801686a:	bd80      	pop	{r7, pc}

0801686c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 801686c:	b480      	push	{r7}
 801686e:	b083      	sub	sp, #12
 8016870:	af00      	add	r7, sp, #0
 8016872:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8016874:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8016876:	4618      	mov	r0, r3
 8016878:	370c      	adds	r7, #12
 801687a:	46bd      	mov	sp, r7
 801687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016880:	4770      	bx	lr

08016882 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8016882:	b580      	push	{r7, lr}
 8016884:	b084      	sub	sp, #16
 8016886:	af00      	add	r7, sp, #0
 8016888:	6078      	str	r0, [r7, #4]
 801688a:	460b      	mov	r3, r1
 801688c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801688e:	2300      	movs	r3, #0
 8016890:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8016892:	687b      	ldr	r3, [r7, #4]
 8016894:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016898:	2b00      	cmp	r3, #0
 801689a:	d009      	beq.n	80168b0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 801689c:	687b      	ldr	r3, [r7, #4]
 801689e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80168a2:	681b      	ldr	r3, [r3, #0]
 80168a4:	78fa      	ldrb	r2, [r7, #3]
 80168a6:	4611      	mov	r1, r2
 80168a8:	6878      	ldr	r0, [r7, #4]
 80168aa:	4798      	blx	r3
 80168ac:	4603      	mov	r3, r0
 80168ae:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80168b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80168b2:	4618      	mov	r0, r3
 80168b4:	3710      	adds	r7, #16
 80168b6:	46bd      	mov	sp, r7
 80168b8:	bd80      	pop	{r7, pc}

080168ba <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80168ba:	b580      	push	{r7, lr}
 80168bc:	b084      	sub	sp, #16
 80168be:	af00      	add	r7, sp, #0
 80168c0:	6078      	str	r0, [r7, #4]
 80168c2:	460b      	mov	r3, r1
 80168c4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80168c6:	2300      	movs	r3, #0
 80168c8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80168ca:	687b      	ldr	r3, [r7, #4]
 80168cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80168d0:	685b      	ldr	r3, [r3, #4]
 80168d2:	78fa      	ldrb	r2, [r7, #3]
 80168d4:	4611      	mov	r1, r2
 80168d6:	6878      	ldr	r0, [r7, #4]
 80168d8:	4798      	blx	r3
 80168da:	4603      	mov	r3, r0
 80168dc:	2b00      	cmp	r3, #0
 80168de:	d001      	beq.n	80168e4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80168e0:	2303      	movs	r3, #3
 80168e2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80168e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80168e6:	4618      	mov	r0, r3
 80168e8:	3710      	adds	r7, #16
 80168ea:	46bd      	mov	sp, r7
 80168ec:	bd80      	pop	{r7, pc}

080168ee <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80168ee:	b580      	push	{r7, lr}
 80168f0:	b084      	sub	sp, #16
 80168f2:	af00      	add	r7, sp, #0
 80168f4:	6078      	str	r0, [r7, #4]
 80168f6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80168f8:	687b      	ldr	r3, [r7, #4]
 80168fa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80168fe:	6839      	ldr	r1, [r7, #0]
 8016900:	4618      	mov	r0, r3
 8016902:	f001 f936 	bl	8017b72 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8016906:	687b      	ldr	r3, [r7, #4]
 8016908:	2201      	movs	r2, #1
 801690a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801690e:	687b      	ldr	r3, [r7, #4]
 8016910:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8016914:	461a      	mov	r2, r3
 8016916:	687b      	ldr	r3, [r7, #4]
 8016918:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801691c:	687b      	ldr	r3, [r7, #4]
 801691e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8016922:	f003 031f 	and.w	r3, r3, #31
 8016926:	2b02      	cmp	r3, #2
 8016928:	d01a      	beq.n	8016960 <USBD_LL_SetupStage+0x72>
 801692a:	2b02      	cmp	r3, #2
 801692c:	d822      	bhi.n	8016974 <USBD_LL_SetupStage+0x86>
 801692e:	2b00      	cmp	r3, #0
 8016930:	d002      	beq.n	8016938 <USBD_LL_SetupStage+0x4a>
 8016932:	2b01      	cmp	r3, #1
 8016934:	d00a      	beq.n	801694c <USBD_LL_SetupStage+0x5e>
 8016936:	e01d      	b.n	8016974 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8016938:	687b      	ldr	r3, [r7, #4]
 801693a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801693e:	4619      	mov	r1, r3
 8016940:	6878      	ldr	r0, [r7, #4]
 8016942:	f000 fb63 	bl	801700c <USBD_StdDevReq>
 8016946:	4603      	mov	r3, r0
 8016948:	73fb      	strb	r3, [r7, #15]
      break;
 801694a:	e020      	b.n	801698e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801694c:	687b      	ldr	r3, [r7, #4]
 801694e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8016952:	4619      	mov	r1, r3
 8016954:	6878      	ldr	r0, [r7, #4]
 8016956:	f000 fbcb 	bl	80170f0 <USBD_StdItfReq>
 801695a:	4603      	mov	r3, r0
 801695c:	73fb      	strb	r3, [r7, #15]
      break;
 801695e:	e016      	b.n	801698e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8016960:	687b      	ldr	r3, [r7, #4]
 8016962:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8016966:	4619      	mov	r1, r3
 8016968:	6878      	ldr	r0, [r7, #4]
 801696a:	f000 fc2d 	bl	80171c8 <USBD_StdEPReq>
 801696e:	4603      	mov	r3, r0
 8016970:	73fb      	strb	r3, [r7, #15]
      break;
 8016972:	e00c      	b.n	801698e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8016974:	687b      	ldr	r3, [r7, #4]
 8016976:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801697a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801697e:	b2db      	uxtb	r3, r3
 8016980:	4619      	mov	r1, r3
 8016982:	6878      	ldr	r0, [r7, #4]
 8016984:	f001 fe26 	bl	80185d4 <USBD_LL_StallEP>
 8016988:	4603      	mov	r3, r0
 801698a:	73fb      	strb	r3, [r7, #15]
      break;
 801698c:	bf00      	nop
  }

  return ret;
 801698e:	7bfb      	ldrb	r3, [r7, #15]
}
 8016990:	4618      	mov	r0, r3
 8016992:	3710      	adds	r7, #16
 8016994:	46bd      	mov	sp, r7
 8016996:	bd80      	pop	{r7, pc}

08016998 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8016998:	b580      	push	{r7, lr}
 801699a:	b086      	sub	sp, #24
 801699c:	af00      	add	r7, sp, #0
 801699e:	60f8      	str	r0, [r7, #12]
 80169a0:	460b      	mov	r3, r1
 80169a2:	607a      	str	r2, [r7, #4]
 80169a4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80169a6:	2300      	movs	r3, #0
 80169a8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80169aa:	7afb      	ldrb	r3, [r7, #11]
 80169ac:	2b00      	cmp	r3, #0
 80169ae:	d16e      	bne.n	8016a8e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80169b0:	68fb      	ldr	r3, [r7, #12]
 80169b2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80169b6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80169b8:	68fb      	ldr	r3, [r7, #12]
 80169ba:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80169be:	2b03      	cmp	r3, #3
 80169c0:	f040 8098 	bne.w	8016af4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80169c4:	693b      	ldr	r3, [r7, #16]
 80169c6:	689a      	ldr	r2, [r3, #8]
 80169c8:	693b      	ldr	r3, [r7, #16]
 80169ca:	68db      	ldr	r3, [r3, #12]
 80169cc:	429a      	cmp	r2, r3
 80169ce:	d913      	bls.n	80169f8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80169d0:	693b      	ldr	r3, [r7, #16]
 80169d2:	689a      	ldr	r2, [r3, #8]
 80169d4:	693b      	ldr	r3, [r7, #16]
 80169d6:	68db      	ldr	r3, [r3, #12]
 80169d8:	1ad2      	subs	r2, r2, r3
 80169da:	693b      	ldr	r3, [r7, #16]
 80169dc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80169de:	693b      	ldr	r3, [r7, #16]
 80169e0:	68da      	ldr	r2, [r3, #12]
 80169e2:	693b      	ldr	r3, [r7, #16]
 80169e4:	689b      	ldr	r3, [r3, #8]
 80169e6:	4293      	cmp	r3, r2
 80169e8:	bf28      	it	cs
 80169ea:	4613      	movcs	r3, r2
 80169ec:	461a      	mov	r2, r3
 80169ee:	6879      	ldr	r1, [r7, #4]
 80169f0:	68f8      	ldr	r0, [r7, #12]
 80169f2:	f001 f9be 	bl	8017d72 <USBD_CtlContinueRx>
 80169f6:	e07d      	b.n	8016af4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80169f8:	68fb      	ldr	r3, [r7, #12]
 80169fa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80169fe:	f003 031f 	and.w	r3, r3, #31
 8016a02:	2b02      	cmp	r3, #2
 8016a04:	d014      	beq.n	8016a30 <USBD_LL_DataOutStage+0x98>
 8016a06:	2b02      	cmp	r3, #2
 8016a08:	d81d      	bhi.n	8016a46 <USBD_LL_DataOutStage+0xae>
 8016a0a:	2b00      	cmp	r3, #0
 8016a0c:	d002      	beq.n	8016a14 <USBD_LL_DataOutStage+0x7c>
 8016a0e:	2b01      	cmp	r3, #1
 8016a10:	d003      	beq.n	8016a1a <USBD_LL_DataOutStage+0x82>
 8016a12:	e018      	b.n	8016a46 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8016a14:	2300      	movs	r3, #0
 8016a16:	75bb      	strb	r3, [r7, #22]
            break;
 8016a18:	e018      	b.n	8016a4c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8016a1a:	68fb      	ldr	r3, [r7, #12]
 8016a1c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8016a20:	b2db      	uxtb	r3, r3
 8016a22:	4619      	mov	r1, r3
 8016a24:	68f8      	ldr	r0, [r7, #12]
 8016a26:	f000 fa64 	bl	8016ef2 <USBD_CoreFindIF>
 8016a2a:	4603      	mov	r3, r0
 8016a2c:	75bb      	strb	r3, [r7, #22]
            break;
 8016a2e:	e00d      	b.n	8016a4c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8016a30:	68fb      	ldr	r3, [r7, #12]
 8016a32:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8016a36:	b2db      	uxtb	r3, r3
 8016a38:	4619      	mov	r1, r3
 8016a3a:	68f8      	ldr	r0, [r7, #12]
 8016a3c:	f000 fa66 	bl	8016f0c <USBD_CoreFindEP>
 8016a40:	4603      	mov	r3, r0
 8016a42:	75bb      	strb	r3, [r7, #22]
            break;
 8016a44:	e002      	b.n	8016a4c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8016a46:	2300      	movs	r3, #0
 8016a48:	75bb      	strb	r3, [r7, #22]
            break;
 8016a4a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8016a4c:	7dbb      	ldrb	r3, [r7, #22]
 8016a4e:	2b00      	cmp	r3, #0
 8016a50:	d119      	bne.n	8016a86 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016a52:	68fb      	ldr	r3, [r7, #12]
 8016a54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016a58:	b2db      	uxtb	r3, r3
 8016a5a:	2b03      	cmp	r3, #3
 8016a5c:	d113      	bne.n	8016a86 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8016a5e:	7dba      	ldrb	r2, [r7, #22]
 8016a60:	68fb      	ldr	r3, [r7, #12]
 8016a62:	32ae      	adds	r2, #174	@ 0xae
 8016a64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016a68:	691b      	ldr	r3, [r3, #16]
 8016a6a:	2b00      	cmp	r3, #0
 8016a6c:	d00b      	beq.n	8016a86 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8016a6e:	7dba      	ldrb	r2, [r7, #22]
 8016a70:	68fb      	ldr	r3, [r7, #12]
 8016a72:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8016a76:	7dba      	ldrb	r2, [r7, #22]
 8016a78:	68fb      	ldr	r3, [r7, #12]
 8016a7a:	32ae      	adds	r2, #174	@ 0xae
 8016a7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016a80:	691b      	ldr	r3, [r3, #16]
 8016a82:	68f8      	ldr	r0, [r7, #12]
 8016a84:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8016a86:	68f8      	ldr	r0, [r7, #12]
 8016a88:	f001 f984 	bl	8017d94 <USBD_CtlSendStatus>
 8016a8c:	e032      	b.n	8016af4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8016a8e:	7afb      	ldrb	r3, [r7, #11]
 8016a90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016a94:	b2db      	uxtb	r3, r3
 8016a96:	4619      	mov	r1, r3
 8016a98:	68f8      	ldr	r0, [r7, #12]
 8016a9a:	f000 fa37 	bl	8016f0c <USBD_CoreFindEP>
 8016a9e:	4603      	mov	r3, r0
 8016aa0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016aa2:	7dbb      	ldrb	r3, [r7, #22]
 8016aa4:	2bff      	cmp	r3, #255	@ 0xff
 8016aa6:	d025      	beq.n	8016af4 <USBD_LL_DataOutStage+0x15c>
 8016aa8:	7dbb      	ldrb	r3, [r7, #22]
 8016aaa:	2b00      	cmp	r3, #0
 8016aac:	d122      	bne.n	8016af4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016aae:	68fb      	ldr	r3, [r7, #12]
 8016ab0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016ab4:	b2db      	uxtb	r3, r3
 8016ab6:	2b03      	cmp	r3, #3
 8016ab8:	d117      	bne.n	8016aea <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8016aba:	7dba      	ldrb	r2, [r7, #22]
 8016abc:	68fb      	ldr	r3, [r7, #12]
 8016abe:	32ae      	adds	r2, #174	@ 0xae
 8016ac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016ac4:	699b      	ldr	r3, [r3, #24]
 8016ac6:	2b00      	cmp	r3, #0
 8016ac8:	d00f      	beq.n	8016aea <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8016aca:	7dba      	ldrb	r2, [r7, #22]
 8016acc:	68fb      	ldr	r3, [r7, #12]
 8016ace:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8016ad2:	7dba      	ldrb	r2, [r7, #22]
 8016ad4:	68fb      	ldr	r3, [r7, #12]
 8016ad6:	32ae      	adds	r2, #174	@ 0xae
 8016ad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016adc:	699b      	ldr	r3, [r3, #24]
 8016ade:	7afa      	ldrb	r2, [r7, #11]
 8016ae0:	4611      	mov	r1, r2
 8016ae2:	68f8      	ldr	r0, [r7, #12]
 8016ae4:	4798      	blx	r3
 8016ae6:	4603      	mov	r3, r0
 8016ae8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8016aea:	7dfb      	ldrb	r3, [r7, #23]
 8016aec:	2b00      	cmp	r3, #0
 8016aee:	d001      	beq.n	8016af4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8016af0:	7dfb      	ldrb	r3, [r7, #23]
 8016af2:	e000      	b.n	8016af6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8016af4:	2300      	movs	r3, #0
}
 8016af6:	4618      	mov	r0, r3
 8016af8:	3718      	adds	r7, #24
 8016afa:	46bd      	mov	sp, r7
 8016afc:	bd80      	pop	{r7, pc}

08016afe <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8016afe:	b580      	push	{r7, lr}
 8016b00:	b086      	sub	sp, #24
 8016b02:	af00      	add	r7, sp, #0
 8016b04:	60f8      	str	r0, [r7, #12]
 8016b06:	460b      	mov	r3, r1
 8016b08:	607a      	str	r2, [r7, #4]
 8016b0a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8016b0c:	7afb      	ldrb	r3, [r7, #11]
 8016b0e:	2b00      	cmp	r3, #0
 8016b10:	d16f      	bne.n	8016bf2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8016b12:	68fb      	ldr	r3, [r7, #12]
 8016b14:	3314      	adds	r3, #20
 8016b16:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8016b18:	68fb      	ldr	r3, [r7, #12]
 8016b1a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8016b1e:	2b02      	cmp	r3, #2
 8016b20:	d15a      	bne.n	8016bd8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8016b22:	693b      	ldr	r3, [r7, #16]
 8016b24:	689a      	ldr	r2, [r3, #8]
 8016b26:	693b      	ldr	r3, [r7, #16]
 8016b28:	68db      	ldr	r3, [r3, #12]
 8016b2a:	429a      	cmp	r2, r3
 8016b2c:	d914      	bls.n	8016b58 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8016b2e:	693b      	ldr	r3, [r7, #16]
 8016b30:	689a      	ldr	r2, [r3, #8]
 8016b32:	693b      	ldr	r3, [r7, #16]
 8016b34:	68db      	ldr	r3, [r3, #12]
 8016b36:	1ad2      	subs	r2, r2, r3
 8016b38:	693b      	ldr	r3, [r7, #16]
 8016b3a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8016b3c:	693b      	ldr	r3, [r7, #16]
 8016b3e:	689b      	ldr	r3, [r3, #8]
 8016b40:	461a      	mov	r2, r3
 8016b42:	6879      	ldr	r1, [r7, #4]
 8016b44:	68f8      	ldr	r0, [r7, #12]
 8016b46:	f001 f8e6 	bl	8017d16 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016b4a:	2300      	movs	r3, #0
 8016b4c:	2200      	movs	r2, #0
 8016b4e:	2100      	movs	r1, #0
 8016b50:	68f8      	ldr	r0, [r7, #12]
 8016b52:	f001 fde9 	bl	8018728 <USBD_LL_PrepareReceive>
 8016b56:	e03f      	b.n	8016bd8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8016b58:	693b      	ldr	r3, [r7, #16]
 8016b5a:	68da      	ldr	r2, [r3, #12]
 8016b5c:	693b      	ldr	r3, [r7, #16]
 8016b5e:	689b      	ldr	r3, [r3, #8]
 8016b60:	429a      	cmp	r2, r3
 8016b62:	d11c      	bne.n	8016b9e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8016b64:	693b      	ldr	r3, [r7, #16]
 8016b66:	685a      	ldr	r2, [r3, #4]
 8016b68:	693b      	ldr	r3, [r7, #16]
 8016b6a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8016b6c:	429a      	cmp	r2, r3
 8016b6e:	d316      	bcc.n	8016b9e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8016b70:	693b      	ldr	r3, [r7, #16]
 8016b72:	685a      	ldr	r2, [r3, #4]
 8016b74:	68fb      	ldr	r3, [r7, #12]
 8016b76:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8016b7a:	429a      	cmp	r2, r3
 8016b7c:	d20f      	bcs.n	8016b9e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8016b7e:	2200      	movs	r2, #0
 8016b80:	2100      	movs	r1, #0
 8016b82:	68f8      	ldr	r0, [r7, #12]
 8016b84:	f001 f8c7 	bl	8017d16 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8016b88:	68fb      	ldr	r3, [r7, #12]
 8016b8a:	2200      	movs	r2, #0
 8016b8c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016b90:	2300      	movs	r3, #0
 8016b92:	2200      	movs	r2, #0
 8016b94:	2100      	movs	r1, #0
 8016b96:	68f8      	ldr	r0, [r7, #12]
 8016b98:	f001 fdc6 	bl	8018728 <USBD_LL_PrepareReceive>
 8016b9c:	e01c      	b.n	8016bd8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016b9e:	68fb      	ldr	r3, [r7, #12]
 8016ba0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016ba4:	b2db      	uxtb	r3, r3
 8016ba6:	2b03      	cmp	r3, #3
 8016ba8:	d10f      	bne.n	8016bca <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8016baa:	68fb      	ldr	r3, [r7, #12]
 8016bac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016bb0:	68db      	ldr	r3, [r3, #12]
 8016bb2:	2b00      	cmp	r3, #0
 8016bb4:	d009      	beq.n	8016bca <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8016bb6:	68fb      	ldr	r3, [r7, #12]
 8016bb8:	2200      	movs	r2, #0
 8016bba:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8016bbe:	68fb      	ldr	r3, [r7, #12]
 8016bc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016bc4:	68db      	ldr	r3, [r3, #12]
 8016bc6:	68f8      	ldr	r0, [r7, #12]
 8016bc8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8016bca:	2180      	movs	r1, #128	@ 0x80
 8016bcc:	68f8      	ldr	r0, [r7, #12]
 8016bce:	f001 fd01 	bl	80185d4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8016bd2:	68f8      	ldr	r0, [r7, #12]
 8016bd4:	f001 f8f1 	bl	8017dba <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8016bd8:	68fb      	ldr	r3, [r7, #12]
 8016bda:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8016bde:	2b00      	cmp	r3, #0
 8016be0:	d03a      	beq.n	8016c58 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8016be2:	68f8      	ldr	r0, [r7, #12]
 8016be4:	f7ff fe42 	bl	801686c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8016be8:	68fb      	ldr	r3, [r7, #12]
 8016bea:	2200      	movs	r2, #0
 8016bec:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8016bf0:	e032      	b.n	8016c58 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8016bf2:	7afb      	ldrb	r3, [r7, #11]
 8016bf4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016bf8:	b2db      	uxtb	r3, r3
 8016bfa:	4619      	mov	r1, r3
 8016bfc:	68f8      	ldr	r0, [r7, #12]
 8016bfe:	f000 f985 	bl	8016f0c <USBD_CoreFindEP>
 8016c02:	4603      	mov	r3, r0
 8016c04:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016c06:	7dfb      	ldrb	r3, [r7, #23]
 8016c08:	2bff      	cmp	r3, #255	@ 0xff
 8016c0a:	d025      	beq.n	8016c58 <USBD_LL_DataInStage+0x15a>
 8016c0c:	7dfb      	ldrb	r3, [r7, #23]
 8016c0e:	2b00      	cmp	r3, #0
 8016c10:	d122      	bne.n	8016c58 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016c12:	68fb      	ldr	r3, [r7, #12]
 8016c14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016c18:	b2db      	uxtb	r3, r3
 8016c1a:	2b03      	cmp	r3, #3
 8016c1c:	d11c      	bne.n	8016c58 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8016c1e:	7dfa      	ldrb	r2, [r7, #23]
 8016c20:	68fb      	ldr	r3, [r7, #12]
 8016c22:	32ae      	adds	r2, #174	@ 0xae
 8016c24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016c28:	695b      	ldr	r3, [r3, #20]
 8016c2a:	2b00      	cmp	r3, #0
 8016c2c:	d014      	beq.n	8016c58 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8016c2e:	7dfa      	ldrb	r2, [r7, #23]
 8016c30:	68fb      	ldr	r3, [r7, #12]
 8016c32:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8016c36:	7dfa      	ldrb	r2, [r7, #23]
 8016c38:	68fb      	ldr	r3, [r7, #12]
 8016c3a:	32ae      	adds	r2, #174	@ 0xae
 8016c3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016c40:	695b      	ldr	r3, [r3, #20]
 8016c42:	7afa      	ldrb	r2, [r7, #11]
 8016c44:	4611      	mov	r1, r2
 8016c46:	68f8      	ldr	r0, [r7, #12]
 8016c48:	4798      	blx	r3
 8016c4a:	4603      	mov	r3, r0
 8016c4c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8016c4e:	7dbb      	ldrb	r3, [r7, #22]
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	d001      	beq.n	8016c58 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8016c54:	7dbb      	ldrb	r3, [r7, #22]
 8016c56:	e000      	b.n	8016c5a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8016c58:	2300      	movs	r3, #0
}
 8016c5a:	4618      	mov	r0, r3
 8016c5c:	3718      	adds	r7, #24
 8016c5e:	46bd      	mov	sp, r7
 8016c60:	bd80      	pop	{r7, pc}

08016c62 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8016c62:	b580      	push	{r7, lr}
 8016c64:	b084      	sub	sp, #16
 8016c66:	af00      	add	r7, sp, #0
 8016c68:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8016c6a:	2300      	movs	r3, #0
 8016c6c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016c6e:	687b      	ldr	r3, [r7, #4]
 8016c70:	2201      	movs	r2, #1
 8016c72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8016c76:	687b      	ldr	r3, [r7, #4]
 8016c78:	2200      	movs	r2, #0
 8016c7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8016c7e:	687b      	ldr	r3, [r7, #4]
 8016c80:	2200      	movs	r2, #0
 8016c82:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8016c84:	687b      	ldr	r3, [r7, #4]
 8016c86:	2200      	movs	r2, #0
 8016c88:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8016c8c:	687b      	ldr	r3, [r7, #4]
 8016c8e:	2200      	movs	r2, #0
 8016c90:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016c9a:	2b00      	cmp	r3, #0
 8016c9c:	d014      	beq.n	8016cc8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8016c9e:	687b      	ldr	r3, [r7, #4]
 8016ca0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016ca4:	685b      	ldr	r3, [r3, #4]
 8016ca6:	2b00      	cmp	r3, #0
 8016ca8:	d00e      	beq.n	8016cc8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8016caa:	687b      	ldr	r3, [r7, #4]
 8016cac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016cb0:	685b      	ldr	r3, [r3, #4]
 8016cb2:	687a      	ldr	r2, [r7, #4]
 8016cb4:	6852      	ldr	r2, [r2, #4]
 8016cb6:	b2d2      	uxtb	r2, r2
 8016cb8:	4611      	mov	r1, r2
 8016cba:	6878      	ldr	r0, [r7, #4]
 8016cbc:	4798      	blx	r3
 8016cbe:	4603      	mov	r3, r0
 8016cc0:	2b00      	cmp	r3, #0
 8016cc2:	d001      	beq.n	8016cc8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8016cc4:	2303      	movs	r3, #3
 8016cc6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016cc8:	2340      	movs	r3, #64	@ 0x40
 8016cca:	2200      	movs	r2, #0
 8016ccc:	2100      	movs	r1, #0
 8016cce:	6878      	ldr	r0, [r7, #4]
 8016cd0:	f001 fc3b 	bl	801854a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8016cd4:	687b      	ldr	r3, [r7, #4]
 8016cd6:	2201      	movs	r2, #1
 8016cd8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8016cdc:	687b      	ldr	r3, [r7, #4]
 8016cde:	2240      	movs	r2, #64	@ 0x40
 8016ce0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016ce4:	2340      	movs	r3, #64	@ 0x40
 8016ce6:	2200      	movs	r2, #0
 8016ce8:	2180      	movs	r1, #128	@ 0x80
 8016cea:	6878      	ldr	r0, [r7, #4]
 8016cec:	f001 fc2d 	bl	801854a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8016cf0:	687b      	ldr	r3, [r7, #4]
 8016cf2:	2201      	movs	r2, #1
 8016cf4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8016cf6:	687b      	ldr	r3, [r7, #4]
 8016cf8:	2240      	movs	r2, #64	@ 0x40
 8016cfa:	621a      	str	r2, [r3, #32]

  return ret;
 8016cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8016cfe:	4618      	mov	r0, r3
 8016d00:	3710      	adds	r7, #16
 8016d02:	46bd      	mov	sp, r7
 8016d04:	bd80      	pop	{r7, pc}

08016d06 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8016d06:	b480      	push	{r7}
 8016d08:	b083      	sub	sp, #12
 8016d0a:	af00      	add	r7, sp, #0
 8016d0c:	6078      	str	r0, [r7, #4]
 8016d0e:	460b      	mov	r3, r1
 8016d10:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8016d12:	687b      	ldr	r3, [r7, #4]
 8016d14:	78fa      	ldrb	r2, [r7, #3]
 8016d16:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8016d18:	2300      	movs	r3, #0
}
 8016d1a:	4618      	mov	r0, r3
 8016d1c:	370c      	adds	r7, #12
 8016d1e:	46bd      	mov	sp, r7
 8016d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d24:	4770      	bx	lr

08016d26 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8016d26:	b480      	push	{r7}
 8016d28:	b083      	sub	sp, #12
 8016d2a:	af00      	add	r7, sp, #0
 8016d2c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8016d2e:	687b      	ldr	r3, [r7, #4]
 8016d30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016d34:	b2db      	uxtb	r3, r3
 8016d36:	2b04      	cmp	r3, #4
 8016d38:	d006      	beq.n	8016d48 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8016d3a:	687b      	ldr	r3, [r7, #4]
 8016d3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016d40:	b2da      	uxtb	r2, r3
 8016d42:	687b      	ldr	r3, [r7, #4]
 8016d44:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8016d48:	687b      	ldr	r3, [r7, #4]
 8016d4a:	2204      	movs	r2, #4
 8016d4c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8016d50:	2300      	movs	r3, #0
}
 8016d52:	4618      	mov	r0, r3
 8016d54:	370c      	adds	r7, #12
 8016d56:	46bd      	mov	sp, r7
 8016d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d5c:	4770      	bx	lr

08016d5e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8016d5e:	b480      	push	{r7}
 8016d60:	b083      	sub	sp, #12
 8016d62:	af00      	add	r7, sp, #0
 8016d64:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8016d66:	687b      	ldr	r3, [r7, #4]
 8016d68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016d6c:	b2db      	uxtb	r3, r3
 8016d6e:	2b04      	cmp	r3, #4
 8016d70:	d106      	bne.n	8016d80 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8016d72:	687b      	ldr	r3, [r7, #4]
 8016d74:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8016d78:	b2da      	uxtb	r2, r3
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8016d80:	2300      	movs	r3, #0
}
 8016d82:	4618      	mov	r0, r3
 8016d84:	370c      	adds	r7, #12
 8016d86:	46bd      	mov	sp, r7
 8016d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016d8c:	4770      	bx	lr

08016d8e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8016d8e:	b580      	push	{r7, lr}
 8016d90:	b082      	sub	sp, #8
 8016d92:	af00      	add	r7, sp, #0
 8016d94:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016d96:	687b      	ldr	r3, [r7, #4]
 8016d98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016d9c:	b2db      	uxtb	r3, r3
 8016d9e:	2b03      	cmp	r3, #3
 8016da0:	d110      	bne.n	8016dc4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8016da2:	687b      	ldr	r3, [r7, #4]
 8016da4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016da8:	2b00      	cmp	r3, #0
 8016daa:	d00b      	beq.n	8016dc4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8016dac:	687b      	ldr	r3, [r7, #4]
 8016dae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016db2:	69db      	ldr	r3, [r3, #28]
 8016db4:	2b00      	cmp	r3, #0
 8016db6:	d005      	beq.n	8016dc4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8016db8:	687b      	ldr	r3, [r7, #4]
 8016dba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016dbe:	69db      	ldr	r3, [r3, #28]
 8016dc0:	6878      	ldr	r0, [r7, #4]
 8016dc2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8016dc4:	2300      	movs	r3, #0
}
 8016dc6:	4618      	mov	r0, r3
 8016dc8:	3708      	adds	r7, #8
 8016dca:	46bd      	mov	sp, r7
 8016dcc:	bd80      	pop	{r7, pc}

08016dce <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8016dce:	b580      	push	{r7, lr}
 8016dd0:	b082      	sub	sp, #8
 8016dd2:	af00      	add	r7, sp, #0
 8016dd4:	6078      	str	r0, [r7, #4]
 8016dd6:	460b      	mov	r3, r1
 8016dd8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016dda:	687b      	ldr	r3, [r7, #4]
 8016ddc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016de0:	687b      	ldr	r3, [r7, #4]
 8016de2:	32ae      	adds	r2, #174	@ 0xae
 8016de4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016de8:	2b00      	cmp	r3, #0
 8016dea:	d101      	bne.n	8016df0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8016dec:	2303      	movs	r3, #3
 8016dee:	e01c      	b.n	8016e2a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016df0:	687b      	ldr	r3, [r7, #4]
 8016df2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016df6:	b2db      	uxtb	r3, r3
 8016df8:	2b03      	cmp	r3, #3
 8016dfa:	d115      	bne.n	8016e28 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8016dfc:	687b      	ldr	r3, [r7, #4]
 8016dfe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e02:	687b      	ldr	r3, [r7, #4]
 8016e04:	32ae      	adds	r2, #174	@ 0xae
 8016e06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e0a:	6a1b      	ldr	r3, [r3, #32]
 8016e0c:	2b00      	cmp	r3, #0
 8016e0e:	d00b      	beq.n	8016e28 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8016e10:	687b      	ldr	r3, [r7, #4]
 8016e12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e16:	687b      	ldr	r3, [r7, #4]
 8016e18:	32ae      	adds	r2, #174	@ 0xae
 8016e1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e1e:	6a1b      	ldr	r3, [r3, #32]
 8016e20:	78fa      	ldrb	r2, [r7, #3]
 8016e22:	4611      	mov	r1, r2
 8016e24:	6878      	ldr	r0, [r7, #4]
 8016e26:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016e28:	2300      	movs	r3, #0
}
 8016e2a:	4618      	mov	r0, r3
 8016e2c:	3708      	adds	r7, #8
 8016e2e:	46bd      	mov	sp, r7
 8016e30:	bd80      	pop	{r7, pc}

08016e32 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8016e32:	b580      	push	{r7, lr}
 8016e34:	b082      	sub	sp, #8
 8016e36:	af00      	add	r7, sp, #0
 8016e38:	6078      	str	r0, [r7, #4]
 8016e3a:	460b      	mov	r3, r1
 8016e3c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016e3e:	687b      	ldr	r3, [r7, #4]
 8016e40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	32ae      	adds	r2, #174	@ 0xae
 8016e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e4c:	2b00      	cmp	r3, #0
 8016e4e:	d101      	bne.n	8016e54 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8016e50:	2303      	movs	r3, #3
 8016e52:	e01c      	b.n	8016e8e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016e54:	687b      	ldr	r3, [r7, #4]
 8016e56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016e5a:	b2db      	uxtb	r3, r3
 8016e5c:	2b03      	cmp	r3, #3
 8016e5e:	d115      	bne.n	8016e8c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8016e60:	687b      	ldr	r3, [r7, #4]
 8016e62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e66:	687b      	ldr	r3, [r7, #4]
 8016e68:	32ae      	adds	r2, #174	@ 0xae
 8016e6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016e70:	2b00      	cmp	r3, #0
 8016e72:	d00b      	beq.n	8016e8c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8016e74:	687b      	ldr	r3, [r7, #4]
 8016e76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016e7a:	687b      	ldr	r3, [r7, #4]
 8016e7c:	32ae      	adds	r2, #174	@ 0xae
 8016e7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016e84:	78fa      	ldrb	r2, [r7, #3]
 8016e86:	4611      	mov	r1, r2
 8016e88:	6878      	ldr	r0, [r7, #4]
 8016e8a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8016e8c:	2300      	movs	r3, #0
}
 8016e8e:	4618      	mov	r0, r3
 8016e90:	3708      	adds	r7, #8
 8016e92:	46bd      	mov	sp, r7
 8016e94:	bd80      	pop	{r7, pc}

08016e96 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8016e96:	b480      	push	{r7}
 8016e98:	b083      	sub	sp, #12
 8016e9a:	af00      	add	r7, sp, #0
 8016e9c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8016e9e:	2300      	movs	r3, #0
}
 8016ea0:	4618      	mov	r0, r3
 8016ea2:	370c      	adds	r7, #12
 8016ea4:	46bd      	mov	sp, r7
 8016ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016eaa:	4770      	bx	lr

08016eac <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8016eac:	b580      	push	{r7, lr}
 8016eae:	b084      	sub	sp, #16
 8016eb0:	af00      	add	r7, sp, #0
 8016eb2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8016eb4:	2300      	movs	r3, #0
 8016eb6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016eb8:	687b      	ldr	r3, [r7, #4]
 8016eba:	2201      	movs	r2, #1
 8016ebc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8016ec0:	687b      	ldr	r3, [r7, #4]
 8016ec2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016ec6:	2b00      	cmp	r3, #0
 8016ec8:	d00e      	beq.n	8016ee8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8016eca:	687b      	ldr	r3, [r7, #4]
 8016ecc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016ed0:	685b      	ldr	r3, [r3, #4]
 8016ed2:	687a      	ldr	r2, [r7, #4]
 8016ed4:	6852      	ldr	r2, [r2, #4]
 8016ed6:	b2d2      	uxtb	r2, r2
 8016ed8:	4611      	mov	r1, r2
 8016eda:	6878      	ldr	r0, [r7, #4]
 8016edc:	4798      	blx	r3
 8016ede:	4603      	mov	r3, r0
 8016ee0:	2b00      	cmp	r3, #0
 8016ee2:	d001      	beq.n	8016ee8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8016ee4:	2303      	movs	r3, #3
 8016ee6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8016eea:	4618      	mov	r0, r3
 8016eec:	3710      	adds	r7, #16
 8016eee:	46bd      	mov	sp, r7
 8016ef0:	bd80      	pop	{r7, pc}

08016ef2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016ef2:	b480      	push	{r7}
 8016ef4:	b083      	sub	sp, #12
 8016ef6:	af00      	add	r7, sp, #0
 8016ef8:	6078      	str	r0, [r7, #4]
 8016efa:	460b      	mov	r3, r1
 8016efc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016efe:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016f00:	4618      	mov	r0, r3
 8016f02:	370c      	adds	r7, #12
 8016f04:	46bd      	mov	sp, r7
 8016f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f0a:	4770      	bx	lr

08016f0c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016f0c:	b480      	push	{r7}
 8016f0e:	b083      	sub	sp, #12
 8016f10:	af00      	add	r7, sp, #0
 8016f12:	6078      	str	r0, [r7, #4]
 8016f14:	460b      	mov	r3, r1
 8016f16:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016f18:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016f1a:	4618      	mov	r0, r3
 8016f1c:	370c      	adds	r7, #12
 8016f1e:	46bd      	mov	sp, r7
 8016f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f24:	4770      	bx	lr

08016f26 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8016f26:	b580      	push	{r7, lr}
 8016f28:	b086      	sub	sp, #24
 8016f2a:	af00      	add	r7, sp, #0
 8016f2c:	6078      	str	r0, [r7, #4]
 8016f2e:	460b      	mov	r3, r1
 8016f30:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8016f32:	687b      	ldr	r3, [r7, #4]
 8016f34:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8016f36:	687b      	ldr	r3, [r7, #4]
 8016f38:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8016f3a:	2300      	movs	r3, #0
 8016f3c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8016f3e:	68fb      	ldr	r3, [r7, #12]
 8016f40:	885b      	ldrh	r3, [r3, #2]
 8016f42:	b29b      	uxth	r3, r3
 8016f44:	68fa      	ldr	r2, [r7, #12]
 8016f46:	7812      	ldrb	r2, [r2, #0]
 8016f48:	4293      	cmp	r3, r2
 8016f4a:	d91f      	bls.n	8016f8c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8016f4c:	68fb      	ldr	r3, [r7, #12]
 8016f4e:	781b      	ldrb	r3, [r3, #0]
 8016f50:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8016f52:	e013      	b.n	8016f7c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8016f54:	f107 030a 	add.w	r3, r7, #10
 8016f58:	4619      	mov	r1, r3
 8016f5a:	6978      	ldr	r0, [r7, #20]
 8016f5c:	f000 f81b 	bl	8016f96 <USBD_GetNextDesc>
 8016f60:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8016f62:	697b      	ldr	r3, [r7, #20]
 8016f64:	785b      	ldrb	r3, [r3, #1]
 8016f66:	2b05      	cmp	r3, #5
 8016f68:	d108      	bne.n	8016f7c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8016f6a:	697b      	ldr	r3, [r7, #20]
 8016f6c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8016f6e:	693b      	ldr	r3, [r7, #16]
 8016f70:	789b      	ldrb	r3, [r3, #2]
 8016f72:	78fa      	ldrb	r2, [r7, #3]
 8016f74:	429a      	cmp	r2, r3
 8016f76:	d008      	beq.n	8016f8a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8016f78:	2300      	movs	r3, #0
 8016f7a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8016f7c:	68fb      	ldr	r3, [r7, #12]
 8016f7e:	885b      	ldrh	r3, [r3, #2]
 8016f80:	b29a      	uxth	r2, r3
 8016f82:	897b      	ldrh	r3, [r7, #10]
 8016f84:	429a      	cmp	r2, r3
 8016f86:	d8e5      	bhi.n	8016f54 <USBD_GetEpDesc+0x2e>
 8016f88:	e000      	b.n	8016f8c <USBD_GetEpDesc+0x66>
          break;
 8016f8a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8016f8c:	693b      	ldr	r3, [r7, #16]
}
 8016f8e:	4618      	mov	r0, r3
 8016f90:	3718      	adds	r7, #24
 8016f92:	46bd      	mov	sp, r7
 8016f94:	bd80      	pop	{r7, pc}

08016f96 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8016f96:	b480      	push	{r7}
 8016f98:	b085      	sub	sp, #20
 8016f9a:	af00      	add	r7, sp, #0
 8016f9c:	6078      	str	r0, [r7, #4]
 8016f9e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8016fa0:	687b      	ldr	r3, [r7, #4]
 8016fa2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8016fa4:	683b      	ldr	r3, [r7, #0]
 8016fa6:	881b      	ldrh	r3, [r3, #0]
 8016fa8:	68fa      	ldr	r2, [r7, #12]
 8016faa:	7812      	ldrb	r2, [r2, #0]
 8016fac:	4413      	add	r3, r2
 8016fae:	b29a      	uxth	r2, r3
 8016fb0:	683b      	ldr	r3, [r7, #0]
 8016fb2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8016fb4:	68fb      	ldr	r3, [r7, #12]
 8016fb6:	781b      	ldrb	r3, [r3, #0]
 8016fb8:	461a      	mov	r2, r3
 8016fba:	687b      	ldr	r3, [r7, #4]
 8016fbc:	4413      	add	r3, r2
 8016fbe:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8016fc0:	68fb      	ldr	r3, [r7, #12]
}
 8016fc2:	4618      	mov	r0, r3
 8016fc4:	3714      	adds	r7, #20
 8016fc6:	46bd      	mov	sp, r7
 8016fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fcc:	4770      	bx	lr

08016fce <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8016fce:	b480      	push	{r7}
 8016fd0:	b087      	sub	sp, #28
 8016fd2:	af00      	add	r7, sp, #0
 8016fd4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8016fd6:	687b      	ldr	r3, [r7, #4]
 8016fd8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8016fda:	697b      	ldr	r3, [r7, #20]
 8016fdc:	781b      	ldrb	r3, [r3, #0]
 8016fde:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8016fe0:	697b      	ldr	r3, [r7, #20]
 8016fe2:	3301      	adds	r3, #1
 8016fe4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8016fe6:	697b      	ldr	r3, [r7, #20]
 8016fe8:	781b      	ldrb	r3, [r3, #0]
 8016fea:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8016fec:	8a3b      	ldrh	r3, [r7, #16]
 8016fee:	021b      	lsls	r3, r3, #8
 8016ff0:	b21a      	sxth	r2, r3
 8016ff2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8016ff6:	4313      	orrs	r3, r2
 8016ff8:	b21b      	sxth	r3, r3
 8016ffa:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8016ffc:	89fb      	ldrh	r3, [r7, #14]
}
 8016ffe:	4618      	mov	r0, r3
 8017000:	371c      	adds	r7, #28
 8017002:	46bd      	mov	sp, r7
 8017004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017008:	4770      	bx	lr
	...

0801700c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801700c:	b580      	push	{r7, lr}
 801700e:	b084      	sub	sp, #16
 8017010:	af00      	add	r7, sp, #0
 8017012:	6078      	str	r0, [r7, #4]
 8017014:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8017016:	2300      	movs	r3, #0
 8017018:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801701a:	683b      	ldr	r3, [r7, #0]
 801701c:	781b      	ldrb	r3, [r3, #0]
 801701e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017022:	2b40      	cmp	r3, #64	@ 0x40
 8017024:	d005      	beq.n	8017032 <USBD_StdDevReq+0x26>
 8017026:	2b40      	cmp	r3, #64	@ 0x40
 8017028:	d857      	bhi.n	80170da <USBD_StdDevReq+0xce>
 801702a:	2b00      	cmp	r3, #0
 801702c:	d00f      	beq.n	801704e <USBD_StdDevReq+0x42>
 801702e:	2b20      	cmp	r3, #32
 8017030:	d153      	bne.n	80170da <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8017032:	687b      	ldr	r3, [r7, #4]
 8017034:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8017038:	687b      	ldr	r3, [r7, #4]
 801703a:	32ae      	adds	r2, #174	@ 0xae
 801703c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017040:	689b      	ldr	r3, [r3, #8]
 8017042:	6839      	ldr	r1, [r7, #0]
 8017044:	6878      	ldr	r0, [r7, #4]
 8017046:	4798      	blx	r3
 8017048:	4603      	mov	r3, r0
 801704a:	73fb      	strb	r3, [r7, #15]
      break;
 801704c:	e04a      	b.n	80170e4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801704e:	683b      	ldr	r3, [r7, #0]
 8017050:	785b      	ldrb	r3, [r3, #1]
 8017052:	2b09      	cmp	r3, #9
 8017054:	d83b      	bhi.n	80170ce <USBD_StdDevReq+0xc2>
 8017056:	a201      	add	r2, pc, #4	@ (adr r2, 801705c <USBD_StdDevReq+0x50>)
 8017058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801705c:	080170b1 	.word	0x080170b1
 8017060:	080170c5 	.word	0x080170c5
 8017064:	080170cf 	.word	0x080170cf
 8017068:	080170bb 	.word	0x080170bb
 801706c:	080170cf 	.word	0x080170cf
 8017070:	0801708f 	.word	0x0801708f
 8017074:	08017085 	.word	0x08017085
 8017078:	080170cf 	.word	0x080170cf
 801707c:	080170a7 	.word	0x080170a7
 8017080:	08017099 	.word	0x08017099
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8017084:	6839      	ldr	r1, [r7, #0]
 8017086:	6878      	ldr	r0, [r7, #4]
 8017088:	f000 fa3c 	bl	8017504 <USBD_GetDescriptor>
          break;
 801708c:	e024      	b.n	80170d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801708e:	6839      	ldr	r1, [r7, #0]
 8017090:	6878      	ldr	r0, [r7, #4]
 8017092:	f000 fbcb 	bl	801782c <USBD_SetAddress>
          break;
 8017096:	e01f      	b.n	80170d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8017098:	6839      	ldr	r1, [r7, #0]
 801709a:	6878      	ldr	r0, [r7, #4]
 801709c:	f000 fc0a 	bl	80178b4 <USBD_SetConfig>
 80170a0:	4603      	mov	r3, r0
 80170a2:	73fb      	strb	r3, [r7, #15]
          break;
 80170a4:	e018      	b.n	80170d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80170a6:	6839      	ldr	r1, [r7, #0]
 80170a8:	6878      	ldr	r0, [r7, #4]
 80170aa:	f000 fcad 	bl	8017a08 <USBD_GetConfig>
          break;
 80170ae:	e013      	b.n	80170d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80170b0:	6839      	ldr	r1, [r7, #0]
 80170b2:	6878      	ldr	r0, [r7, #4]
 80170b4:	f000 fcde 	bl	8017a74 <USBD_GetStatus>
          break;
 80170b8:	e00e      	b.n	80170d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80170ba:	6839      	ldr	r1, [r7, #0]
 80170bc:	6878      	ldr	r0, [r7, #4]
 80170be:	f000 fd0d 	bl	8017adc <USBD_SetFeature>
          break;
 80170c2:	e009      	b.n	80170d8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80170c4:	6839      	ldr	r1, [r7, #0]
 80170c6:	6878      	ldr	r0, [r7, #4]
 80170c8:	f000 fd31 	bl	8017b2e <USBD_ClrFeature>
          break;
 80170cc:	e004      	b.n	80170d8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80170ce:	6839      	ldr	r1, [r7, #0]
 80170d0:	6878      	ldr	r0, [r7, #4]
 80170d2:	f000 fd88 	bl	8017be6 <USBD_CtlError>
          break;
 80170d6:	bf00      	nop
      }
      break;
 80170d8:	e004      	b.n	80170e4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80170da:	6839      	ldr	r1, [r7, #0]
 80170dc:	6878      	ldr	r0, [r7, #4]
 80170de:	f000 fd82 	bl	8017be6 <USBD_CtlError>
      break;
 80170e2:	bf00      	nop
  }

  return ret;
 80170e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80170e6:	4618      	mov	r0, r3
 80170e8:	3710      	adds	r7, #16
 80170ea:	46bd      	mov	sp, r7
 80170ec:	bd80      	pop	{r7, pc}
 80170ee:	bf00      	nop

080170f0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80170f0:	b580      	push	{r7, lr}
 80170f2:	b084      	sub	sp, #16
 80170f4:	af00      	add	r7, sp, #0
 80170f6:	6078      	str	r0, [r7, #4]
 80170f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80170fa:	2300      	movs	r3, #0
 80170fc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80170fe:	683b      	ldr	r3, [r7, #0]
 8017100:	781b      	ldrb	r3, [r3, #0]
 8017102:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8017106:	2b40      	cmp	r3, #64	@ 0x40
 8017108:	d005      	beq.n	8017116 <USBD_StdItfReq+0x26>
 801710a:	2b40      	cmp	r3, #64	@ 0x40
 801710c:	d852      	bhi.n	80171b4 <USBD_StdItfReq+0xc4>
 801710e:	2b00      	cmp	r3, #0
 8017110:	d001      	beq.n	8017116 <USBD_StdItfReq+0x26>
 8017112:	2b20      	cmp	r3, #32
 8017114:	d14e      	bne.n	80171b4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8017116:	687b      	ldr	r3, [r7, #4]
 8017118:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801711c:	b2db      	uxtb	r3, r3
 801711e:	3b01      	subs	r3, #1
 8017120:	2b02      	cmp	r3, #2
 8017122:	d840      	bhi.n	80171a6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8017124:	683b      	ldr	r3, [r7, #0]
 8017126:	889b      	ldrh	r3, [r3, #4]
 8017128:	b2db      	uxtb	r3, r3
 801712a:	2b01      	cmp	r3, #1
 801712c:	d836      	bhi.n	801719c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 801712e:	683b      	ldr	r3, [r7, #0]
 8017130:	889b      	ldrh	r3, [r3, #4]
 8017132:	b2db      	uxtb	r3, r3
 8017134:	4619      	mov	r1, r3
 8017136:	6878      	ldr	r0, [r7, #4]
 8017138:	f7ff fedb 	bl	8016ef2 <USBD_CoreFindIF>
 801713c:	4603      	mov	r3, r0
 801713e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017140:	7bbb      	ldrb	r3, [r7, #14]
 8017142:	2bff      	cmp	r3, #255	@ 0xff
 8017144:	d01d      	beq.n	8017182 <USBD_StdItfReq+0x92>
 8017146:	7bbb      	ldrb	r3, [r7, #14]
 8017148:	2b00      	cmp	r3, #0
 801714a:	d11a      	bne.n	8017182 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 801714c:	7bba      	ldrb	r2, [r7, #14]
 801714e:	687b      	ldr	r3, [r7, #4]
 8017150:	32ae      	adds	r2, #174	@ 0xae
 8017152:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017156:	689b      	ldr	r3, [r3, #8]
 8017158:	2b00      	cmp	r3, #0
 801715a:	d00f      	beq.n	801717c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 801715c:	7bba      	ldrb	r2, [r7, #14]
 801715e:	687b      	ldr	r3, [r7, #4]
 8017160:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8017164:	7bba      	ldrb	r2, [r7, #14]
 8017166:	687b      	ldr	r3, [r7, #4]
 8017168:	32ae      	adds	r2, #174	@ 0xae
 801716a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801716e:	689b      	ldr	r3, [r3, #8]
 8017170:	6839      	ldr	r1, [r7, #0]
 8017172:	6878      	ldr	r0, [r7, #4]
 8017174:	4798      	blx	r3
 8017176:	4603      	mov	r3, r0
 8017178:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801717a:	e004      	b.n	8017186 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 801717c:	2303      	movs	r3, #3
 801717e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8017180:	e001      	b.n	8017186 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8017182:	2303      	movs	r3, #3
 8017184:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8017186:	683b      	ldr	r3, [r7, #0]
 8017188:	88db      	ldrh	r3, [r3, #6]
 801718a:	2b00      	cmp	r3, #0
 801718c:	d110      	bne.n	80171b0 <USBD_StdItfReq+0xc0>
 801718e:	7bfb      	ldrb	r3, [r7, #15]
 8017190:	2b00      	cmp	r3, #0
 8017192:	d10d      	bne.n	80171b0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8017194:	6878      	ldr	r0, [r7, #4]
 8017196:	f000 fdfd 	bl	8017d94 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801719a:	e009      	b.n	80171b0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 801719c:	6839      	ldr	r1, [r7, #0]
 801719e:	6878      	ldr	r0, [r7, #4]
 80171a0:	f000 fd21 	bl	8017be6 <USBD_CtlError>
          break;
 80171a4:	e004      	b.n	80171b0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80171a6:	6839      	ldr	r1, [r7, #0]
 80171a8:	6878      	ldr	r0, [r7, #4]
 80171aa:	f000 fd1c 	bl	8017be6 <USBD_CtlError>
          break;
 80171ae:	e000      	b.n	80171b2 <USBD_StdItfReq+0xc2>
          break;
 80171b0:	bf00      	nop
      }
      break;
 80171b2:	e004      	b.n	80171be <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80171b4:	6839      	ldr	r1, [r7, #0]
 80171b6:	6878      	ldr	r0, [r7, #4]
 80171b8:	f000 fd15 	bl	8017be6 <USBD_CtlError>
      break;
 80171bc:	bf00      	nop
  }

  return ret;
 80171be:	7bfb      	ldrb	r3, [r7, #15]
}
 80171c0:	4618      	mov	r0, r3
 80171c2:	3710      	adds	r7, #16
 80171c4:	46bd      	mov	sp, r7
 80171c6:	bd80      	pop	{r7, pc}

080171c8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80171c8:	b580      	push	{r7, lr}
 80171ca:	b084      	sub	sp, #16
 80171cc:	af00      	add	r7, sp, #0
 80171ce:	6078      	str	r0, [r7, #4]
 80171d0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80171d2:	2300      	movs	r3, #0
 80171d4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80171d6:	683b      	ldr	r3, [r7, #0]
 80171d8:	889b      	ldrh	r3, [r3, #4]
 80171da:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80171dc:	683b      	ldr	r3, [r7, #0]
 80171de:	781b      	ldrb	r3, [r3, #0]
 80171e0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80171e4:	2b40      	cmp	r3, #64	@ 0x40
 80171e6:	d007      	beq.n	80171f8 <USBD_StdEPReq+0x30>
 80171e8:	2b40      	cmp	r3, #64	@ 0x40
 80171ea:	f200 817f 	bhi.w	80174ec <USBD_StdEPReq+0x324>
 80171ee:	2b00      	cmp	r3, #0
 80171f0:	d02a      	beq.n	8017248 <USBD_StdEPReq+0x80>
 80171f2:	2b20      	cmp	r3, #32
 80171f4:	f040 817a 	bne.w	80174ec <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80171f8:	7bbb      	ldrb	r3, [r7, #14]
 80171fa:	4619      	mov	r1, r3
 80171fc:	6878      	ldr	r0, [r7, #4]
 80171fe:	f7ff fe85 	bl	8016f0c <USBD_CoreFindEP>
 8017202:	4603      	mov	r3, r0
 8017204:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017206:	7b7b      	ldrb	r3, [r7, #13]
 8017208:	2bff      	cmp	r3, #255	@ 0xff
 801720a:	f000 8174 	beq.w	80174f6 <USBD_StdEPReq+0x32e>
 801720e:	7b7b      	ldrb	r3, [r7, #13]
 8017210:	2b00      	cmp	r3, #0
 8017212:	f040 8170 	bne.w	80174f6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8017216:	7b7a      	ldrb	r2, [r7, #13]
 8017218:	687b      	ldr	r3, [r7, #4]
 801721a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801721e:	7b7a      	ldrb	r2, [r7, #13]
 8017220:	687b      	ldr	r3, [r7, #4]
 8017222:	32ae      	adds	r2, #174	@ 0xae
 8017224:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017228:	689b      	ldr	r3, [r3, #8]
 801722a:	2b00      	cmp	r3, #0
 801722c:	f000 8163 	beq.w	80174f6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8017230:	7b7a      	ldrb	r2, [r7, #13]
 8017232:	687b      	ldr	r3, [r7, #4]
 8017234:	32ae      	adds	r2, #174	@ 0xae
 8017236:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801723a:	689b      	ldr	r3, [r3, #8]
 801723c:	6839      	ldr	r1, [r7, #0]
 801723e:	6878      	ldr	r0, [r7, #4]
 8017240:	4798      	blx	r3
 8017242:	4603      	mov	r3, r0
 8017244:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8017246:	e156      	b.n	80174f6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8017248:	683b      	ldr	r3, [r7, #0]
 801724a:	785b      	ldrb	r3, [r3, #1]
 801724c:	2b03      	cmp	r3, #3
 801724e:	d008      	beq.n	8017262 <USBD_StdEPReq+0x9a>
 8017250:	2b03      	cmp	r3, #3
 8017252:	f300 8145 	bgt.w	80174e0 <USBD_StdEPReq+0x318>
 8017256:	2b00      	cmp	r3, #0
 8017258:	f000 809b 	beq.w	8017392 <USBD_StdEPReq+0x1ca>
 801725c:	2b01      	cmp	r3, #1
 801725e:	d03c      	beq.n	80172da <USBD_StdEPReq+0x112>
 8017260:	e13e      	b.n	80174e0 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8017262:	687b      	ldr	r3, [r7, #4]
 8017264:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017268:	b2db      	uxtb	r3, r3
 801726a:	2b02      	cmp	r3, #2
 801726c:	d002      	beq.n	8017274 <USBD_StdEPReq+0xac>
 801726e:	2b03      	cmp	r3, #3
 8017270:	d016      	beq.n	80172a0 <USBD_StdEPReq+0xd8>
 8017272:	e02c      	b.n	80172ce <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8017274:	7bbb      	ldrb	r3, [r7, #14]
 8017276:	2b00      	cmp	r3, #0
 8017278:	d00d      	beq.n	8017296 <USBD_StdEPReq+0xce>
 801727a:	7bbb      	ldrb	r3, [r7, #14]
 801727c:	2b80      	cmp	r3, #128	@ 0x80
 801727e:	d00a      	beq.n	8017296 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8017280:	7bbb      	ldrb	r3, [r7, #14]
 8017282:	4619      	mov	r1, r3
 8017284:	6878      	ldr	r0, [r7, #4]
 8017286:	f001 f9a5 	bl	80185d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801728a:	2180      	movs	r1, #128	@ 0x80
 801728c:	6878      	ldr	r0, [r7, #4]
 801728e:	f001 f9a1 	bl	80185d4 <USBD_LL_StallEP>
 8017292:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8017294:	e020      	b.n	80172d8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8017296:	6839      	ldr	r1, [r7, #0]
 8017298:	6878      	ldr	r0, [r7, #4]
 801729a:	f000 fca4 	bl	8017be6 <USBD_CtlError>
              break;
 801729e:	e01b      	b.n	80172d8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80172a0:	683b      	ldr	r3, [r7, #0]
 80172a2:	885b      	ldrh	r3, [r3, #2]
 80172a4:	2b00      	cmp	r3, #0
 80172a6:	d10e      	bne.n	80172c6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80172a8:	7bbb      	ldrb	r3, [r7, #14]
 80172aa:	2b00      	cmp	r3, #0
 80172ac:	d00b      	beq.n	80172c6 <USBD_StdEPReq+0xfe>
 80172ae:	7bbb      	ldrb	r3, [r7, #14]
 80172b0:	2b80      	cmp	r3, #128	@ 0x80
 80172b2:	d008      	beq.n	80172c6 <USBD_StdEPReq+0xfe>
 80172b4:	683b      	ldr	r3, [r7, #0]
 80172b6:	88db      	ldrh	r3, [r3, #6]
 80172b8:	2b00      	cmp	r3, #0
 80172ba:	d104      	bne.n	80172c6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80172bc:	7bbb      	ldrb	r3, [r7, #14]
 80172be:	4619      	mov	r1, r3
 80172c0:	6878      	ldr	r0, [r7, #4]
 80172c2:	f001 f987 	bl	80185d4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80172c6:	6878      	ldr	r0, [r7, #4]
 80172c8:	f000 fd64 	bl	8017d94 <USBD_CtlSendStatus>

              break;
 80172cc:	e004      	b.n	80172d8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80172ce:	6839      	ldr	r1, [r7, #0]
 80172d0:	6878      	ldr	r0, [r7, #4]
 80172d2:	f000 fc88 	bl	8017be6 <USBD_CtlError>
              break;
 80172d6:	bf00      	nop
          }
          break;
 80172d8:	e107      	b.n	80174ea <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80172da:	687b      	ldr	r3, [r7, #4]
 80172dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80172e0:	b2db      	uxtb	r3, r3
 80172e2:	2b02      	cmp	r3, #2
 80172e4:	d002      	beq.n	80172ec <USBD_StdEPReq+0x124>
 80172e6:	2b03      	cmp	r3, #3
 80172e8:	d016      	beq.n	8017318 <USBD_StdEPReq+0x150>
 80172ea:	e04b      	b.n	8017384 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80172ec:	7bbb      	ldrb	r3, [r7, #14]
 80172ee:	2b00      	cmp	r3, #0
 80172f0:	d00d      	beq.n	801730e <USBD_StdEPReq+0x146>
 80172f2:	7bbb      	ldrb	r3, [r7, #14]
 80172f4:	2b80      	cmp	r3, #128	@ 0x80
 80172f6:	d00a      	beq.n	801730e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80172f8:	7bbb      	ldrb	r3, [r7, #14]
 80172fa:	4619      	mov	r1, r3
 80172fc:	6878      	ldr	r0, [r7, #4]
 80172fe:	f001 f969 	bl	80185d4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8017302:	2180      	movs	r1, #128	@ 0x80
 8017304:	6878      	ldr	r0, [r7, #4]
 8017306:	f001 f965 	bl	80185d4 <USBD_LL_StallEP>
 801730a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801730c:	e040      	b.n	8017390 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801730e:	6839      	ldr	r1, [r7, #0]
 8017310:	6878      	ldr	r0, [r7, #4]
 8017312:	f000 fc68 	bl	8017be6 <USBD_CtlError>
              break;
 8017316:	e03b      	b.n	8017390 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8017318:	683b      	ldr	r3, [r7, #0]
 801731a:	885b      	ldrh	r3, [r3, #2]
 801731c:	2b00      	cmp	r3, #0
 801731e:	d136      	bne.n	801738e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8017320:	7bbb      	ldrb	r3, [r7, #14]
 8017322:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017326:	2b00      	cmp	r3, #0
 8017328:	d004      	beq.n	8017334 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801732a:	7bbb      	ldrb	r3, [r7, #14]
 801732c:	4619      	mov	r1, r3
 801732e:	6878      	ldr	r0, [r7, #4]
 8017330:	f001 f96f 	bl	8018612 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8017334:	6878      	ldr	r0, [r7, #4]
 8017336:	f000 fd2d 	bl	8017d94 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801733a:	7bbb      	ldrb	r3, [r7, #14]
 801733c:	4619      	mov	r1, r3
 801733e:	6878      	ldr	r0, [r7, #4]
 8017340:	f7ff fde4 	bl	8016f0c <USBD_CoreFindEP>
 8017344:	4603      	mov	r3, r0
 8017346:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8017348:	7b7b      	ldrb	r3, [r7, #13]
 801734a:	2bff      	cmp	r3, #255	@ 0xff
 801734c:	d01f      	beq.n	801738e <USBD_StdEPReq+0x1c6>
 801734e:	7b7b      	ldrb	r3, [r7, #13]
 8017350:	2b00      	cmp	r3, #0
 8017352:	d11c      	bne.n	801738e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8017354:	7b7a      	ldrb	r2, [r7, #13]
 8017356:	687b      	ldr	r3, [r7, #4]
 8017358:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 801735c:	7b7a      	ldrb	r2, [r7, #13]
 801735e:	687b      	ldr	r3, [r7, #4]
 8017360:	32ae      	adds	r2, #174	@ 0xae
 8017362:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017366:	689b      	ldr	r3, [r3, #8]
 8017368:	2b00      	cmp	r3, #0
 801736a:	d010      	beq.n	801738e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801736c:	7b7a      	ldrb	r2, [r7, #13]
 801736e:	687b      	ldr	r3, [r7, #4]
 8017370:	32ae      	adds	r2, #174	@ 0xae
 8017372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8017376:	689b      	ldr	r3, [r3, #8]
 8017378:	6839      	ldr	r1, [r7, #0]
 801737a:	6878      	ldr	r0, [r7, #4]
 801737c:	4798      	blx	r3
 801737e:	4603      	mov	r3, r0
 8017380:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8017382:	e004      	b.n	801738e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8017384:	6839      	ldr	r1, [r7, #0]
 8017386:	6878      	ldr	r0, [r7, #4]
 8017388:	f000 fc2d 	bl	8017be6 <USBD_CtlError>
              break;
 801738c:	e000      	b.n	8017390 <USBD_StdEPReq+0x1c8>
              break;
 801738e:	bf00      	nop
          }
          break;
 8017390:	e0ab      	b.n	80174ea <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8017392:	687b      	ldr	r3, [r7, #4]
 8017394:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017398:	b2db      	uxtb	r3, r3
 801739a:	2b02      	cmp	r3, #2
 801739c:	d002      	beq.n	80173a4 <USBD_StdEPReq+0x1dc>
 801739e:	2b03      	cmp	r3, #3
 80173a0:	d032      	beq.n	8017408 <USBD_StdEPReq+0x240>
 80173a2:	e097      	b.n	80174d4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80173a4:	7bbb      	ldrb	r3, [r7, #14]
 80173a6:	2b00      	cmp	r3, #0
 80173a8:	d007      	beq.n	80173ba <USBD_StdEPReq+0x1f2>
 80173aa:	7bbb      	ldrb	r3, [r7, #14]
 80173ac:	2b80      	cmp	r3, #128	@ 0x80
 80173ae:	d004      	beq.n	80173ba <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80173b0:	6839      	ldr	r1, [r7, #0]
 80173b2:	6878      	ldr	r0, [r7, #4]
 80173b4:	f000 fc17 	bl	8017be6 <USBD_CtlError>
                break;
 80173b8:	e091      	b.n	80174de <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80173ba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80173be:	2b00      	cmp	r3, #0
 80173c0:	da0b      	bge.n	80173da <USBD_StdEPReq+0x212>
 80173c2:	7bbb      	ldrb	r3, [r7, #14]
 80173c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80173c8:	4613      	mov	r3, r2
 80173ca:	009b      	lsls	r3, r3, #2
 80173cc:	4413      	add	r3, r2
 80173ce:	009b      	lsls	r3, r3, #2
 80173d0:	3310      	adds	r3, #16
 80173d2:	687a      	ldr	r2, [r7, #4]
 80173d4:	4413      	add	r3, r2
 80173d6:	3304      	adds	r3, #4
 80173d8:	e00b      	b.n	80173f2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80173da:	7bbb      	ldrb	r3, [r7, #14]
 80173dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80173e0:	4613      	mov	r3, r2
 80173e2:	009b      	lsls	r3, r3, #2
 80173e4:	4413      	add	r3, r2
 80173e6:	009b      	lsls	r3, r3, #2
 80173e8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80173ec:	687a      	ldr	r2, [r7, #4]
 80173ee:	4413      	add	r3, r2
 80173f0:	3304      	adds	r3, #4
 80173f2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80173f4:	68bb      	ldr	r3, [r7, #8]
 80173f6:	2200      	movs	r2, #0
 80173f8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80173fa:	68bb      	ldr	r3, [r7, #8]
 80173fc:	2202      	movs	r2, #2
 80173fe:	4619      	mov	r1, r3
 8017400:	6878      	ldr	r0, [r7, #4]
 8017402:	f000 fc6d 	bl	8017ce0 <USBD_CtlSendData>
              break;
 8017406:	e06a      	b.n	80174de <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8017408:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801740c:	2b00      	cmp	r3, #0
 801740e:	da11      	bge.n	8017434 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8017410:	7bbb      	ldrb	r3, [r7, #14]
 8017412:	f003 020f 	and.w	r2, r3, #15
 8017416:	6879      	ldr	r1, [r7, #4]
 8017418:	4613      	mov	r3, r2
 801741a:	009b      	lsls	r3, r3, #2
 801741c:	4413      	add	r3, r2
 801741e:	009b      	lsls	r3, r3, #2
 8017420:	440b      	add	r3, r1
 8017422:	3324      	adds	r3, #36	@ 0x24
 8017424:	881b      	ldrh	r3, [r3, #0]
 8017426:	2b00      	cmp	r3, #0
 8017428:	d117      	bne.n	801745a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801742a:	6839      	ldr	r1, [r7, #0]
 801742c:	6878      	ldr	r0, [r7, #4]
 801742e:	f000 fbda 	bl	8017be6 <USBD_CtlError>
                  break;
 8017432:	e054      	b.n	80174de <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8017434:	7bbb      	ldrb	r3, [r7, #14]
 8017436:	f003 020f 	and.w	r2, r3, #15
 801743a:	6879      	ldr	r1, [r7, #4]
 801743c:	4613      	mov	r3, r2
 801743e:	009b      	lsls	r3, r3, #2
 8017440:	4413      	add	r3, r2
 8017442:	009b      	lsls	r3, r3, #2
 8017444:	440b      	add	r3, r1
 8017446:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801744a:	881b      	ldrh	r3, [r3, #0]
 801744c:	2b00      	cmp	r3, #0
 801744e:	d104      	bne.n	801745a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8017450:	6839      	ldr	r1, [r7, #0]
 8017452:	6878      	ldr	r0, [r7, #4]
 8017454:	f000 fbc7 	bl	8017be6 <USBD_CtlError>
                  break;
 8017458:	e041      	b.n	80174de <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801745a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801745e:	2b00      	cmp	r3, #0
 8017460:	da0b      	bge.n	801747a <USBD_StdEPReq+0x2b2>
 8017462:	7bbb      	ldrb	r3, [r7, #14]
 8017464:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017468:	4613      	mov	r3, r2
 801746a:	009b      	lsls	r3, r3, #2
 801746c:	4413      	add	r3, r2
 801746e:	009b      	lsls	r3, r3, #2
 8017470:	3310      	adds	r3, #16
 8017472:	687a      	ldr	r2, [r7, #4]
 8017474:	4413      	add	r3, r2
 8017476:	3304      	adds	r3, #4
 8017478:	e00b      	b.n	8017492 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801747a:	7bbb      	ldrb	r3, [r7, #14]
 801747c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8017480:	4613      	mov	r3, r2
 8017482:	009b      	lsls	r3, r3, #2
 8017484:	4413      	add	r3, r2
 8017486:	009b      	lsls	r3, r3, #2
 8017488:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801748c:	687a      	ldr	r2, [r7, #4]
 801748e:	4413      	add	r3, r2
 8017490:	3304      	adds	r3, #4
 8017492:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8017494:	7bbb      	ldrb	r3, [r7, #14]
 8017496:	2b00      	cmp	r3, #0
 8017498:	d002      	beq.n	80174a0 <USBD_StdEPReq+0x2d8>
 801749a:	7bbb      	ldrb	r3, [r7, #14]
 801749c:	2b80      	cmp	r3, #128	@ 0x80
 801749e:	d103      	bne.n	80174a8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80174a0:	68bb      	ldr	r3, [r7, #8]
 80174a2:	2200      	movs	r2, #0
 80174a4:	601a      	str	r2, [r3, #0]
 80174a6:	e00e      	b.n	80174c6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80174a8:	7bbb      	ldrb	r3, [r7, #14]
 80174aa:	4619      	mov	r1, r3
 80174ac:	6878      	ldr	r0, [r7, #4]
 80174ae:	f001 f8cf 	bl	8018650 <USBD_LL_IsStallEP>
 80174b2:	4603      	mov	r3, r0
 80174b4:	2b00      	cmp	r3, #0
 80174b6:	d003      	beq.n	80174c0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80174b8:	68bb      	ldr	r3, [r7, #8]
 80174ba:	2201      	movs	r2, #1
 80174bc:	601a      	str	r2, [r3, #0]
 80174be:	e002      	b.n	80174c6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80174c0:	68bb      	ldr	r3, [r7, #8]
 80174c2:	2200      	movs	r2, #0
 80174c4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80174c6:	68bb      	ldr	r3, [r7, #8]
 80174c8:	2202      	movs	r2, #2
 80174ca:	4619      	mov	r1, r3
 80174cc:	6878      	ldr	r0, [r7, #4]
 80174ce:	f000 fc07 	bl	8017ce0 <USBD_CtlSendData>
              break;
 80174d2:	e004      	b.n	80174de <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80174d4:	6839      	ldr	r1, [r7, #0]
 80174d6:	6878      	ldr	r0, [r7, #4]
 80174d8:	f000 fb85 	bl	8017be6 <USBD_CtlError>
              break;
 80174dc:	bf00      	nop
          }
          break;
 80174de:	e004      	b.n	80174ea <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80174e0:	6839      	ldr	r1, [r7, #0]
 80174e2:	6878      	ldr	r0, [r7, #4]
 80174e4:	f000 fb7f 	bl	8017be6 <USBD_CtlError>
          break;
 80174e8:	bf00      	nop
      }
      break;
 80174ea:	e005      	b.n	80174f8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80174ec:	6839      	ldr	r1, [r7, #0]
 80174ee:	6878      	ldr	r0, [r7, #4]
 80174f0:	f000 fb79 	bl	8017be6 <USBD_CtlError>
      break;
 80174f4:	e000      	b.n	80174f8 <USBD_StdEPReq+0x330>
      break;
 80174f6:	bf00      	nop
  }

  return ret;
 80174f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80174fa:	4618      	mov	r0, r3
 80174fc:	3710      	adds	r7, #16
 80174fe:	46bd      	mov	sp, r7
 8017500:	bd80      	pop	{r7, pc}
	...

08017504 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017504:	b580      	push	{r7, lr}
 8017506:	b084      	sub	sp, #16
 8017508:	af00      	add	r7, sp, #0
 801750a:	6078      	str	r0, [r7, #4]
 801750c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801750e:	2300      	movs	r3, #0
 8017510:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8017512:	2300      	movs	r3, #0
 8017514:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8017516:	2300      	movs	r3, #0
 8017518:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801751a:	683b      	ldr	r3, [r7, #0]
 801751c:	885b      	ldrh	r3, [r3, #2]
 801751e:	0a1b      	lsrs	r3, r3, #8
 8017520:	b29b      	uxth	r3, r3
 8017522:	3b01      	subs	r3, #1
 8017524:	2b0e      	cmp	r3, #14
 8017526:	f200 8152 	bhi.w	80177ce <USBD_GetDescriptor+0x2ca>
 801752a:	a201      	add	r2, pc, #4	@ (adr r2, 8017530 <USBD_GetDescriptor+0x2c>)
 801752c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017530:	080175a1 	.word	0x080175a1
 8017534:	080175b9 	.word	0x080175b9
 8017538:	080175f9 	.word	0x080175f9
 801753c:	080177cf 	.word	0x080177cf
 8017540:	080177cf 	.word	0x080177cf
 8017544:	0801776f 	.word	0x0801776f
 8017548:	0801779b 	.word	0x0801779b
 801754c:	080177cf 	.word	0x080177cf
 8017550:	080177cf 	.word	0x080177cf
 8017554:	080177cf 	.word	0x080177cf
 8017558:	080177cf 	.word	0x080177cf
 801755c:	080177cf 	.word	0x080177cf
 8017560:	080177cf 	.word	0x080177cf
 8017564:	080177cf 	.word	0x080177cf
 8017568:	0801756d 	.word	0x0801756d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 801756c:	687b      	ldr	r3, [r7, #4]
 801756e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017572:	69db      	ldr	r3, [r3, #28]
 8017574:	2b00      	cmp	r3, #0
 8017576:	d00b      	beq.n	8017590 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8017578:	687b      	ldr	r3, [r7, #4]
 801757a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801757e:	69db      	ldr	r3, [r3, #28]
 8017580:	687a      	ldr	r2, [r7, #4]
 8017582:	7c12      	ldrb	r2, [r2, #16]
 8017584:	f107 0108 	add.w	r1, r7, #8
 8017588:	4610      	mov	r0, r2
 801758a:	4798      	blx	r3
 801758c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801758e:	e126      	b.n	80177de <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8017590:	6839      	ldr	r1, [r7, #0]
 8017592:	6878      	ldr	r0, [r7, #4]
 8017594:	f000 fb27 	bl	8017be6 <USBD_CtlError>
        err++;
 8017598:	7afb      	ldrb	r3, [r7, #11]
 801759a:	3301      	adds	r3, #1
 801759c:	72fb      	strb	r3, [r7, #11]
      break;
 801759e:	e11e      	b.n	80177de <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80175a0:	687b      	ldr	r3, [r7, #4]
 80175a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80175a6:	681b      	ldr	r3, [r3, #0]
 80175a8:	687a      	ldr	r2, [r7, #4]
 80175aa:	7c12      	ldrb	r2, [r2, #16]
 80175ac:	f107 0108 	add.w	r1, r7, #8
 80175b0:	4610      	mov	r0, r2
 80175b2:	4798      	blx	r3
 80175b4:	60f8      	str	r0, [r7, #12]
      break;
 80175b6:	e112      	b.n	80177de <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80175b8:	687b      	ldr	r3, [r7, #4]
 80175ba:	7c1b      	ldrb	r3, [r3, #16]
 80175bc:	2b00      	cmp	r3, #0
 80175be:	d10d      	bne.n	80175dc <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80175c0:	687b      	ldr	r3, [r7, #4]
 80175c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80175c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80175c8:	f107 0208 	add.w	r2, r7, #8
 80175cc:	4610      	mov	r0, r2
 80175ce:	4798      	blx	r3
 80175d0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80175d2:	68fb      	ldr	r3, [r7, #12]
 80175d4:	3301      	adds	r3, #1
 80175d6:	2202      	movs	r2, #2
 80175d8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80175da:	e100      	b.n	80177de <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80175dc:	687b      	ldr	r3, [r7, #4]
 80175de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80175e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80175e4:	f107 0208 	add.w	r2, r7, #8
 80175e8:	4610      	mov	r0, r2
 80175ea:	4798      	blx	r3
 80175ec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80175ee:	68fb      	ldr	r3, [r7, #12]
 80175f0:	3301      	adds	r3, #1
 80175f2:	2202      	movs	r2, #2
 80175f4:	701a      	strb	r2, [r3, #0]
      break;
 80175f6:	e0f2      	b.n	80177de <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80175f8:	683b      	ldr	r3, [r7, #0]
 80175fa:	885b      	ldrh	r3, [r3, #2]
 80175fc:	b2db      	uxtb	r3, r3
 80175fe:	2b05      	cmp	r3, #5
 8017600:	f200 80ac 	bhi.w	801775c <USBD_GetDescriptor+0x258>
 8017604:	a201      	add	r2, pc, #4	@ (adr r2, 801760c <USBD_GetDescriptor+0x108>)
 8017606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801760a:	bf00      	nop
 801760c:	08017625 	.word	0x08017625
 8017610:	08017659 	.word	0x08017659
 8017614:	0801768d 	.word	0x0801768d
 8017618:	080176c1 	.word	0x080176c1
 801761c:	080176f5 	.word	0x080176f5
 8017620:	08017729 	.word	0x08017729
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8017624:	687b      	ldr	r3, [r7, #4]
 8017626:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801762a:	685b      	ldr	r3, [r3, #4]
 801762c:	2b00      	cmp	r3, #0
 801762e:	d00b      	beq.n	8017648 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8017630:	687b      	ldr	r3, [r7, #4]
 8017632:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017636:	685b      	ldr	r3, [r3, #4]
 8017638:	687a      	ldr	r2, [r7, #4]
 801763a:	7c12      	ldrb	r2, [r2, #16]
 801763c:	f107 0108 	add.w	r1, r7, #8
 8017640:	4610      	mov	r0, r2
 8017642:	4798      	blx	r3
 8017644:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017646:	e091      	b.n	801776c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017648:	6839      	ldr	r1, [r7, #0]
 801764a:	6878      	ldr	r0, [r7, #4]
 801764c:	f000 facb 	bl	8017be6 <USBD_CtlError>
            err++;
 8017650:	7afb      	ldrb	r3, [r7, #11]
 8017652:	3301      	adds	r3, #1
 8017654:	72fb      	strb	r3, [r7, #11]
          break;
 8017656:	e089      	b.n	801776c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8017658:	687b      	ldr	r3, [r7, #4]
 801765a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801765e:	689b      	ldr	r3, [r3, #8]
 8017660:	2b00      	cmp	r3, #0
 8017662:	d00b      	beq.n	801767c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8017664:	687b      	ldr	r3, [r7, #4]
 8017666:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801766a:	689b      	ldr	r3, [r3, #8]
 801766c:	687a      	ldr	r2, [r7, #4]
 801766e:	7c12      	ldrb	r2, [r2, #16]
 8017670:	f107 0108 	add.w	r1, r7, #8
 8017674:	4610      	mov	r0, r2
 8017676:	4798      	blx	r3
 8017678:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801767a:	e077      	b.n	801776c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801767c:	6839      	ldr	r1, [r7, #0]
 801767e:	6878      	ldr	r0, [r7, #4]
 8017680:	f000 fab1 	bl	8017be6 <USBD_CtlError>
            err++;
 8017684:	7afb      	ldrb	r3, [r7, #11]
 8017686:	3301      	adds	r3, #1
 8017688:	72fb      	strb	r3, [r7, #11]
          break;
 801768a:	e06f      	b.n	801776c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801768c:	687b      	ldr	r3, [r7, #4]
 801768e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017692:	68db      	ldr	r3, [r3, #12]
 8017694:	2b00      	cmp	r3, #0
 8017696:	d00b      	beq.n	80176b0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8017698:	687b      	ldr	r3, [r7, #4]
 801769a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801769e:	68db      	ldr	r3, [r3, #12]
 80176a0:	687a      	ldr	r2, [r7, #4]
 80176a2:	7c12      	ldrb	r2, [r2, #16]
 80176a4:	f107 0108 	add.w	r1, r7, #8
 80176a8:	4610      	mov	r0, r2
 80176aa:	4798      	blx	r3
 80176ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80176ae:	e05d      	b.n	801776c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80176b0:	6839      	ldr	r1, [r7, #0]
 80176b2:	6878      	ldr	r0, [r7, #4]
 80176b4:	f000 fa97 	bl	8017be6 <USBD_CtlError>
            err++;
 80176b8:	7afb      	ldrb	r3, [r7, #11]
 80176ba:	3301      	adds	r3, #1
 80176bc:	72fb      	strb	r3, [r7, #11]
          break;
 80176be:	e055      	b.n	801776c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80176c0:	687b      	ldr	r3, [r7, #4]
 80176c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176c6:	691b      	ldr	r3, [r3, #16]
 80176c8:	2b00      	cmp	r3, #0
 80176ca:	d00b      	beq.n	80176e4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80176cc:	687b      	ldr	r3, [r7, #4]
 80176ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176d2:	691b      	ldr	r3, [r3, #16]
 80176d4:	687a      	ldr	r2, [r7, #4]
 80176d6:	7c12      	ldrb	r2, [r2, #16]
 80176d8:	f107 0108 	add.w	r1, r7, #8
 80176dc:	4610      	mov	r0, r2
 80176de:	4798      	blx	r3
 80176e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80176e2:	e043      	b.n	801776c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80176e4:	6839      	ldr	r1, [r7, #0]
 80176e6:	6878      	ldr	r0, [r7, #4]
 80176e8:	f000 fa7d 	bl	8017be6 <USBD_CtlError>
            err++;
 80176ec:	7afb      	ldrb	r3, [r7, #11]
 80176ee:	3301      	adds	r3, #1
 80176f0:	72fb      	strb	r3, [r7, #11]
          break;
 80176f2:	e03b      	b.n	801776c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80176f4:	687b      	ldr	r3, [r7, #4]
 80176f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80176fa:	695b      	ldr	r3, [r3, #20]
 80176fc:	2b00      	cmp	r3, #0
 80176fe:	d00b      	beq.n	8017718 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8017700:	687b      	ldr	r3, [r7, #4]
 8017702:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017706:	695b      	ldr	r3, [r3, #20]
 8017708:	687a      	ldr	r2, [r7, #4]
 801770a:	7c12      	ldrb	r2, [r2, #16]
 801770c:	f107 0108 	add.w	r1, r7, #8
 8017710:	4610      	mov	r0, r2
 8017712:	4798      	blx	r3
 8017714:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017716:	e029      	b.n	801776c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017718:	6839      	ldr	r1, [r7, #0]
 801771a:	6878      	ldr	r0, [r7, #4]
 801771c:	f000 fa63 	bl	8017be6 <USBD_CtlError>
            err++;
 8017720:	7afb      	ldrb	r3, [r7, #11]
 8017722:	3301      	adds	r3, #1
 8017724:	72fb      	strb	r3, [r7, #11]
          break;
 8017726:	e021      	b.n	801776c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8017728:	687b      	ldr	r3, [r7, #4]
 801772a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801772e:	699b      	ldr	r3, [r3, #24]
 8017730:	2b00      	cmp	r3, #0
 8017732:	d00b      	beq.n	801774c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8017734:	687b      	ldr	r3, [r7, #4]
 8017736:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801773a:	699b      	ldr	r3, [r3, #24]
 801773c:	687a      	ldr	r2, [r7, #4]
 801773e:	7c12      	ldrb	r2, [r2, #16]
 8017740:	f107 0108 	add.w	r1, r7, #8
 8017744:	4610      	mov	r0, r2
 8017746:	4798      	blx	r3
 8017748:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801774a:	e00f      	b.n	801776c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801774c:	6839      	ldr	r1, [r7, #0]
 801774e:	6878      	ldr	r0, [r7, #4]
 8017750:	f000 fa49 	bl	8017be6 <USBD_CtlError>
            err++;
 8017754:	7afb      	ldrb	r3, [r7, #11]
 8017756:	3301      	adds	r3, #1
 8017758:	72fb      	strb	r3, [r7, #11]
          break;
 801775a:	e007      	b.n	801776c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 801775c:	6839      	ldr	r1, [r7, #0]
 801775e:	6878      	ldr	r0, [r7, #4]
 8017760:	f000 fa41 	bl	8017be6 <USBD_CtlError>
          err++;
 8017764:	7afb      	ldrb	r3, [r7, #11]
 8017766:	3301      	adds	r3, #1
 8017768:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801776a:	bf00      	nop
      }
      break;
 801776c:	e037      	b.n	80177de <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801776e:	687b      	ldr	r3, [r7, #4]
 8017770:	7c1b      	ldrb	r3, [r3, #16]
 8017772:	2b00      	cmp	r3, #0
 8017774:	d109      	bne.n	801778a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8017776:	687b      	ldr	r3, [r7, #4]
 8017778:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801777c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801777e:	f107 0208 	add.w	r2, r7, #8
 8017782:	4610      	mov	r0, r2
 8017784:	4798      	blx	r3
 8017786:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8017788:	e029      	b.n	80177de <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801778a:	6839      	ldr	r1, [r7, #0]
 801778c:	6878      	ldr	r0, [r7, #4]
 801778e:	f000 fa2a 	bl	8017be6 <USBD_CtlError>
        err++;
 8017792:	7afb      	ldrb	r3, [r7, #11]
 8017794:	3301      	adds	r3, #1
 8017796:	72fb      	strb	r3, [r7, #11]
      break;
 8017798:	e021      	b.n	80177de <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801779a:	687b      	ldr	r3, [r7, #4]
 801779c:	7c1b      	ldrb	r3, [r3, #16]
 801779e:	2b00      	cmp	r3, #0
 80177a0:	d10d      	bne.n	80177be <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80177a2:	687b      	ldr	r3, [r7, #4]
 80177a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80177a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80177aa:	f107 0208 	add.w	r2, r7, #8
 80177ae:	4610      	mov	r0, r2
 80177b0:	4798      	blx	r3
 80177b2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80177b4:	68fb      	ldr	r3, [r7, #12]
 80177b6:	3301      	adds	r3, #1
 80177b8:	2207      	movs	r2, #7
 80177ba:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80177bc:	e00f      	b.n	80177de <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80177be:	6839      	ldr	r1, [r7, #0]
 80177c0:	6878      	ldr	r0, [r7, #4]
 80177c2:	f000 fa10 	bl	8017be6 <USBD_CtlError>
        err++;
 80177c6:	7afb      	ldrb	r3, [r7, #11]
 80177c8:	3301      	adds	r3, #1
 80177ca:	72fb      	strb	r3, [r7, #11]
      break;
 80177cc:	e007      	b.n	80177de <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80177ce:	6839      	ldr	r1, [r7, #0]
 80177d0:	6878      	ldr	r0, [r7, #4]
 80177d2:	f000 fa08 	bl	8017be6 <USBD_CtlError>
      err++;
 80177d6:	7afb      	ldrb	r3, [r7, #11]
 80177d8:	3301      	adds	r3, #1
 80177da:	72fb      	strb	r3, [r7, #11]
      break;
 80177dc:	bf00      	nop
  }

  if (err != 0U)
 80177de:	7afb      	ldrb	r3, [r7, #11]
 80177e0:	2b00      	cmp	r3, #0
 80177e2:	d11e      	bne.n	8017822 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80177e4:	683b      	ldr	r3, [r7, #0]
 80177e6:	88db      	ldrh	r3, [r3, #6]
 80177e8:	2b00      	cmp	r3, #0
 80177ea:	d016      	beq.n	801781a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80177ec:	893b      	ldrh	r3, [r7, #8]
 80177ee:	2b00      	cmp	r3, #0
 80177f0:	d00e      	beq.n	8017810 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80177f2:	683b      	ldr	r3, [r7, #0]
 80177f4:	88da      	ldrh	r2, [r3, #6]
 80177f6:	893b      	ldrh	r3, [r7, #8]
 80177f8:	4293      	cmp	r3, r2
 80177fa:	bf28      	it	cs
 80177fc:	4613      	movcs	r3, r2
 80177fe:	b29b      	uxth	r3, r3
 8017800:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8017802:	893b      	ldrh	r3, [r7, #8]
 8017804:	461a      	mov	r2, r3
 8017806:	68f9      	ldr	r1, [r7, #12]
 8017808:	6878      	ldr	r0, [r7, #4]
 801780a:	f000 fa69 	bl	8017ce0 <USBD_CtlSendData>
 801780e:	e009      	b.n	8017824 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8017810:	6839      	ldr	r1, [r7, #0]
 8017812:	6878      	ldr	r0, [r7, #4]
 8017814:	f000 f9e7 	bl	8017be6 <USBD_CtlError>
 8017818:	e004      	b.n	8017824 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801781a:	6878      	ldr	r0, [r7, #4]
 801781c:	f000 faba 	bl	8017d94 <USBD_CtlSendStatus>
 8017820:	e000      	b.n	8017824 <USBD_GetDescriptor+0x320>
    return;
 8017822:	bf00      	nop
  }
}
 8017824:	3710      	adds	r7, #16
 8017826:	46bd      	mov	sp, r7
 8017828:	bd80      	pop	{r7, pc}
 801782a:	bf00      	nop

0801782c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801782c:	b580      	push	{r7, lr}
 801782e:	b084      	sub	sp, #16
 8017830:	af00      	add	r7, sp, #0
 8017832:	6078      	str	r0, [r7, #4]
 8017834:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8017836:	683b      	ldr	r3, [r7, #0]
 8017838:	889b      	ldrh	r3, [r3, #4]
 801783a:	2b00      	cmp	r3, #0
 801783c:	d131      	bne.n	80178a2 <USBD_SetAddress+0x76>
 801783e:	683b      	ldr	r3, [r7, #0]
 8017840:	88db      	ldrh	r3, [r3, #6]
 8017842:	2b00      	cmp	r3, #0
 8017844:	d12d      	bne.n	80178a2 <USBD_SetAddress+0x76>
 8017846:	683b      	ldr	r3, [r7, #0]
 8017848:	885b      	ldrh	r3, [r3, #2]
 801784a:	2b7f      	cmp	r3, #127	@ 0x7f
 801784c:	d829      	bhi.n	80178a2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801784e:	683b      	ldr	r3, [r7, #0]
 8017850:	885b      	ldrh	r3, [r3, #2]
 8017852:	b2db      	uxtb	r3, r3
 8017854:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017858:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801785a:	687b      	ldr	r3, [r7, #4]
 801785c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017860:	b2db      	uxtb	r3, r3
 8017862:	2b03      	cmp	r3, #3
 8017864:	d104      	bne.n	8017870 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8017866:	6839      	ldr	r1, [r7, #0]
 8017868:	6878      	ldr	r0, [r7, #4]
 801786a:	f000 f9bc 	bl	8017be6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801786e:	e01d      	b.n	80178ac <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8017870:	687b      	ldr	r3, [r7, #4]
 8017872:	7bfa      	ldrb	r2, [r7, #15]
 8017874:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8017878:	7bfb      	ldrb	r3, [r7, #15]
 801787a:	4619      	mov	r1, r3
 801787c:	6878      	ldr	r0, [r7, #4]
 801787e:	f000 ff13 	bl	80186a8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8017882:	6878      	ldr	r0, [r7, #4]
 8017884:	f000 fa86 	bl	8017d94 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8017888:	7bfb      	ldrb	r3, [r7, #15]
 801788a:	2b00      	cmp	r3, #0
 801788c:	d004      	beq.n	8017898 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801788e:	687b      	ldr	r3, [r7, #4]
 8017890:	2202      	movs	r2, #2
 8017892:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017896:	e009      	b.n	80178ac <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8017898:	687b      	ldr	r3, [r7, #4]
 801789a:	2201      	movs	r2, #1
 801789c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80178a0:	e004      	b.n	80178ac <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80178a2:	6839      	ldr	r1, [r7, #0]
 80178a4:	6878      	ldr	r0, [r7, #4]
 80178a6:	f000 f99e 	bl	8017be6 <USBD_CtlError>
  }
}
 80178aa:	bf00      	nop
 80178ac:	bf00      	nop
 80178ae:	3710      	adds	r7, #16
 80178b0:	46bd      	mov	sp, r7
 80178b2:	bd80      	pop	{r7, pc}

080178b4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80178b4:	b580      	push	{r7, lr}
 80178b6:	b084      	sub	sp, #16
 80178b8:	af00      	add	r7, sp, #0
 80178ba:	6078      	str	r0, [r7, #4]
 80178bc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80178be:	2300      	movs	r3, #0
 80178c0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80178c2:	683b      	ldr	r3, [r7, #0]
 80178c4:	885b      	ldrh	r3, [r3, #2]
 80178c6:	b2da      	uxtb	r2, r3
 80178c8:	4b4e      	ldr	r3, [pc, #312]	@ (8017a04 <USBD_SetConfig+0x150>)
 80178ca:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80178cc:	4b4d      	ldr	r3, [pc, #308]	@ (8017a04 <USBD_SetConfig+0x150>)
 80178ce:	781b      	ldrb	r3, [r3, #0]
 80178d0:	2b01      	cmp	r3, #1
 80178d2:	d905      	bls.n	80178e0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80178d4:	6839      	ldr	r1, [r7, #0]
 80178d6:	6878      	ldr	r0, [r7, #4]
 80178d8:	f000 f985 	bl	8017be6 <USBD_CtlError>
    return USBD_FAIL;
 80178dc:	2303      	movs	r3, #3
 80178de:	e08c      	b.n	80179fa <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80178e0:	687b      	ldr	r3, [r7, #4]
 80178e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80178e6:	b2db      	uxtb	r3, r3
 80178e8:	2b02      	cmp	r3, #2
 80178ea:	d002      	beq.n	80178f2 <USBD_SetConfig+0x3e>
 80178ec:	2b03      	cmp	r3, #3
 80178ee:	d029      	beq.n	8017944 <USBD_SetConfig+0x90>
 80178f0:	e075      	b.n	80179de <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80178f2:	4b44      	ldr	r3, [pc, #272]	@ (8017a04 <USBD_SetConfig+0x150>)
 80178f4:	781b      	ldrb	r3, [r3, #0]
 80178f6:	2b00      	cmp	r3, #0
 80178f8:	d020      	beq.n	801793c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80178fa:	4b42      	ldr	r3, [pc, #264]	@ (8017a04 <USBD_SetConfig+0x150>)
 80178fc:	781b      	ldrb	r3, [r3, #0]
 80178fe:	461a      	mov	r2, r3
 8017900:	687b      	ldr	r3, [r7, #4]
 8017902:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017904:	4b3f      	ldr	r3, [pc, #252]	@ (8017a04 <USBD_SetConfig+0x150>)
 8017906:	781b      	ldrb	r3, [r3, #0]
 8017908:	4619      	mov	r1, r3
 801790a:	6878      	ldr	r0, [r7, #4]
 801790c:	f7fe ffb9 	bl	8016882 <USBD_SetClassConfig>
 8017910:	4603      	mov	r3, r0
 8017912:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8017914:	7bfb      	ldrb	r3, [r7, #15]
 8017916:	2b00      	cmp	r3, #0
 8017918:	d008      	beq.n	801792c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801791a:	6839      	ldr	r1, [r7, #0]
 801791c:	6878      	ldr	r0, [r7, #4]
 801791e:	f000 f962 	bl	8017be6 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8017922:	687b      	ldr	r3, [r7, #4]
 8017924:	2202      	movs	r2, #2
 8017926:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801792a:	e065      	b.n	80179f8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801792c:	6878      	ldr	r0, [r7, #4]
 801792e:	f000 fa31 	bl	8017d94 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8017932:	687b      	ldr	r3, [r7, #4]
 8017934:	2203      	movs	r2, #3
 8017936:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801793a:	e05d      	b.n	80179f8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801793c:	6878      	ldr	r0, [r7, #4]
 801793e:	f000 fa29 	bl	8017d94 <USBD_CtlSendStatus>
      break;
 8017942:	e059      	b.n	80179f8 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8017944:	4b2f      	ldr	r3, [pc, #188]	@ (8017a04 <USBD_SetConfig+0x150>)
 8017946:	781b      	ldrb	r3, [r3, #0]
 8017948:	2b00      	cmp	r3, #0
 801794a:	d112      	bne.n	8017972 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801794c:	687b      	ldr	r3, [r7, #4]
 801794e:	2202      	movs	r2, #2
 8017950:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8017954:	4b2b      	ldr	r3, [pc, #172]	@ (8017a04 <USBD_SetConfig+0x150>)
 8017956:	781b      	ldrb	r3, [r3, #0]
 8017958:	461a      	mov	r2, r3
 801795a:	687b      	ldr	r3, [r7, #4]
 801795c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801795e:	4b29      	ldr	r3, [pc, #164]	@ (8017a04 <USBD_SetConfig+0x150>)
 8017960:	781b      	ldrb	r3, [r3, #0]
 8017962:	4619      	mov	r1, r3
 8017964:	6878      	ldr	r0, [r7, #4]
 8017966:	f7fe ffa8 	bl	80168ba <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801796a:	6878      	ldr	r0, [r7, #4]
 801796c:	f000 fa12 	bl	8017d94 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8017970:	e042      	b.n	80179f8 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8017972:	4b24      	ldr	r3, [pc, #144]	@ (8017a04 <USBD_SetConfig+0x150>)
 8017974:	781b      	ldrb	r3, [r3, #0]
 8017976:	461a      	mov	r2, r3
 8017978:	687b      	ldr	r3, [r7, #4]
 801797a:	685b      	ldr	r3, [r3, #4]
 801797c:	429a      	cmp	r2, r3
 801797e:	d02a      	beq.n	80179d6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8017980:	687b      	ldr	r3, [r7, #4]
 8017982:	685b      	ldr	r3, [r3, #4]
 8017984:	b2db      	uxtb	r3, r3
 8017986:	4619      	mov	r1, r3
 8017988:	6878      	ldr	r0, [r7, #4]
 801798a:	f7fe ff96 	bl	80168ba <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801798e:	4b1d      	ldr	r3, [pc, #116]	@ (8017a04 <USBD_SetConfig+0x150>)
 8017990:	781b      	ldrb	r3, [r3, #0]
 8017992:	461a      	mov	r2, r3
 8017994:	687b      	ldr	r3, [r7, #4]
 8017996:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017998:	4b1a      	ldr	r3, [pc, #104]	@ (8017a04 <USBD_SetConfig+0x150>)
 801799a:	781b      	ldrb	r3, [r3, #0]
 801799c:	4619      	mov	r1, r3
 801799e:	6878      	ldr	r0, [r7, #4]
 80179a0:	f7fe ff6f 	bl	8016882 <USBD_SetClassConfig>
 80179a4:	4603      	mov	r3, r0
 80179a6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80179a8:	7bfb      	ldrb	r3, [r7, #15]
 80179aa:	2b00      	cmp	r3, #0
 80179ac:	d00f      	beq.n	80179ce <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80179ae:	6839      	ldr	r1, [r7, #0]
 80179b0:	6878      	ldr	r0, [r7, #4]
 80179b2:	f000 f918 	bl	8017be6 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80179b6:	687b      	ldr	r3, [r7, #4]
 80179b8:	685b      	ldr	r3, [r3, #4]
 80179ba:	b2db      	uxtb	r3, r3
 80179bc:	4619      	mov	r1, r3
 80179be:	6878      	ldr	r0, [r7, #4]
 80179c0:	f7fe ff7b 	bl	80168ba <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80179c4:	687b      	ldr	r3, [r7, #4]
 80179c6:	2202      	movs	r2, #2
 80179c8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80179cc:	e014      	b.n	80179f8 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80179ce:	6878      	ldr	r0, [r7, #4]
 80179d0:	f000 f9e0 	bl	8017d94 <USBD_CtlSendStatus>
      break;
 80179d4:	e010      	b.n	80179f8 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80179d6:	6878      	ldr	r0, [r7, #4]
 80179d8:	f000 f9dc 	bl	8017d94 <USBD_CtlSendStatus>
      break;
 80179dc:	e00c      	b.n	80179f8 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80179de:	6839      	ldr	r1, [r7, #0]
 80179e0:	6878      	ldr	r0, [r7, #4]
 80179e2:	f000 f900 	bl	8017be6 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80179e6:	4b07      	ldr	r3, [pc, #28]	@ (8017a04 <USBD_SetConfig+0x150>)
 80179e8:	781b      	ldrb	r3, [r3, #0]
 80179ea:	4619      	mov	r1, r3
 80179ec:	6878      	ldr	r0, [r7, #4]
 80179ee:	f7fe ff64 	bl	80168ba <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80179f2:	2303      	movs	r3, #3
 80179f4:	73fb      	strb	r3, [r7, #15]
      break;
 80179f6:	bf00      	nop
  }

  return ret;
 80179f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80179fa:	4618      	mov	r0, r3
 80179fc:	3710      	adds	r7, #16
 80179fe:	46bd      	mov	sp, r7
 8017a00:	bd80      	pop	{r7, pc}
 8017a02:	bf00      	nop
 8017a04:	24013688 	.word	0x24013688

08017a08 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017a08:	b580      	push	{r7, lr}
 8017a0a:	b082      	sub	sp, #8
 8017a0c:	af00      	add	r7, sp, #0
 8017a0e:	6078      	str	r0, [r7, #4]
 8017a10:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8017a12:	683b      	ldr	r3, [r7, #0]
 8017a14:	88db      	ldrh	r3, [r3, #6]
 8017a16:	2b01      	cmp	r3, #1
 8017a18:	d004      	beq.n	8017a24 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8017a1a:	6839      	ldr	r1, [r7, #0]
 8017a1c:	6878      	ldr	r0, [r7, #4]
 8017a1e:	f000 f8e2 	bl	8017be6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8017a22:	e023      	b.n	8017a6c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8017a24:	687b      	ldr	r3, [r7, #4]
 8017a26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017a2a:	b2db      	uxtb	r3, r3
 8017a2c:	2b02      	cmp	r3, #2
 8017a2e:	dc02      	bgt.n	8017a36 <USBD_GetConfig+0x2e>
 8017a30:	2b00      	cmp	r3, #0
 8017a32:	dc03      	bgt.n	8017a3c <USBD_GetConfig+0x34>
 8017a34:	e015      	b.n	8017a62 <USBD_GetConfig+0x5a>
 8017a36:	2b03      	cmp	r3, #3
 8017a38:	d00b      	beq.n	8017a52 <USBD_GetConfig+0x4a>
 8017a3a:	e012      	b.n	8017a62 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8017a3c:	687b      	ldr	r3, [r7, #4]
 8017a3e:	2200      	movs	r2, #0
 8017a40:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8017a42:	687b      	ldr	r3, [r7, #4]
 8017a44:	3308      	adds	r3, #8
 8017a46:	2201      	movs	r2, #1
 8017a48:	4619      	mov	r1, r3
 8017a4a:	6878      	ldr	r0, [r7, #4]
 8017a4c:	f000 f948 	bl	8017ce0 <USBD_CtlSendData>
        break;
 8017a50:	e00c      	b.n	8017a6c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8017a52:	687b      	ldr	r3, [r7, #4]
 8017a54:	3304      	adds	r3, #4
 8017a56:	2201      	movs	r2, #1
 8017a58:	4619      	mov	r1, r3
 8017a5a:	6878      	ldr	r0, [r7, #4]
 8017a5c:	f000 f940 	bl	8017ce0 <USBD_CtlSendData>
        break;
 8017a60:	e004      	b.n	8017a6c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8017a62:	6839      	ldr	r1, [r7, #0]
 8017a64:	6878      	ldr	r0, [r7, #4]
 8017a66:	f000 f8be 	bl	8017be6 <USBD_CtlError>
        break;
 8017a6a:	bf00      	nop
}
 8017a6c:	bf00      	nop
 8017a6e:	3708      	adds	r7, #8
 8017a70:	46bd      	mov	sp, r7
 8017a72:	bd80      	pop	{r7, pc}

08017a74 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017a74:	b580      	push	{r7, lr}
 8017a76:	b082      	sub	sp, #8
 8017a78:	af00      	add	r7, sp, #0
 8017a7a:	6078      	str	r0, [r7, #4]
 8017a7c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017a7e:	687b      	ldr	r3, [r7, #4]
 8017a80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017a84:	b2db      	uxtb	r3, r3
 8017a86:	3b01      	subs	r3, #1
 8017a88:	2b02      	cmp	r3, #2
 8017a8a:	d81e      	bhi.n	8017aca <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8017a8c:	683b      	ldr	r3, [r7, #0]
 8017a8e:	88db      	ldrh	r3, [r3, #6]
 8017a90:	2b02      	cmp	r3, #2
 8017a92:	d004      	beq.n	8017a9e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8017a94:	6839      	ldr	r1, [r7, #0]
 8017a96:	6878      	ldr	r0, [r7, #4]
 8017a98:	f000 f8a5 	bl	8017be6 <USBD_CtlError>
        break;
 8017a9c:	e01a      	b.n	8017ad4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8017a9e:	687b      	ldr	r3, [r7, #4]
 8017aa0:	2201      	movs	r2, #1
 8017aa2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8017aa4:	687b      	ldr	r3, [r7, #4]
 8017aa6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8017aaa:	2b00      	cmp	r3, #0
 8017aac:	d005      	beq.n	8017aba <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8017aae:	687b      	ldr	r3, [r7, #4]
 8017ab0:	68db      	ldr	r3, [r3, #12]
 8017ab2:	f043 0202 	orr.w	r2, r3, #2
 8017ab6:	687b      	ldr	r3, [r7, #4]
 8017ab8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8017aba:	687b      	ldr	r3, [r7, #4]
 8017abc:	330c      	adds	r3, #12
 8017abe:	2202      	movs	r2, #2
 8017ac0:	4619      	mov	r1, r3
 8017ac2:	6878      	ldr	r0, [r7, #4]
 8017ac4:	f000 f90c 	bl	8017ce0 <USBD_CtlSendData>
      break;
 8017ac8:	e004      	b.n	8017ad4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8017aca:	6839      	ldr	r1, [r7, #0]
 8017acc:	6878      	ldr	r0, [r7, #4]
 8017ace:	f000 f88a 	bl	8017be6 <USBD_CtlError>
      break;
 8017ad2:	bf00      	nop
  }
}
 8017ad4:	bf00      	nop
 8017ad6:	3708      	adds	r7, #8
 8017ad8:	46bd      	mov	sp, r7
 8017ada:	bd80      	pop	{r7, pc}

08017adc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017adc:	b580      	push	{r7, lr}
 8017ade:	b082      	sub	sp, #8
 8017ae0:	af00      	add	r7, sp, #0
 8017ae2:	6078      	str	r0, [r7, #4]
 8017ae4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017ae6:	683b      	ldr	r3, [r7, #0]
 8017ae8:	885b      	ldrh	r3, [r3, #2]
 8017aea:	2b01      	cmp	r3, #1
 8017aec:	d107      	bne.n	8017afe <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8017aee:	687b      	ldr	r3, [r7, #4]
 8017af0:	2201      	movs	r2, #1
 8017af2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8017af6:	6878      	ldr	r0, [r7, #4]
 8017af8:	f000 f94c 	bl	8017d94 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8017afc:	e013      	b.n	8017b26 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8017afe:	683b      	ldr	r3, [r7, #0]
 8017b00:	885b      	ldrh	r3, [r3, #2]
 8017b02:	2b02      	cmp	r3, #2
 8017b04:	d10b      	bne.n	8017b1e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8017b06:	683b      	ldr	r3, [r7, #0]
 8017b08:	889b      	ldrh	r3, [r3, #4]
 8017b0a:	0a1b      	lsrs	r3, r3, #8
 8017b0c:	b29b      	uxth	r3, r3
 8017b0e:	b2da      	uxtb	r2, r3
 8017b10:	687b      	ldr	r3, [r7, #4]
 8017b12:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8017b16:	6878      	ldr	r0, [r7, #4]
 8017b18:	f000 f93c 	bl	8017d94 <USBD_CtlSendStatus>
}
 8017b1c:	e003      	b.n	8017b26 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8017b1e:	6839      	ldr	r1, [r7, #0]
 8017b20:	6878      	ldr	r0, [r7, #4]
 8017b22:	f000 f860 	bl	8017be6 <USBD_CtlError>
}
 8017b26:	bf00      	nop
 8017b28:	3708      	adds	r7, #8
 8017b2a:	46bd      	mov	sp, r7
 8017b2c:	bd80      	pop	{r7, pc}

08017b2e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017b2e:	b580      	push	{r7, lr}
 8017b30:	b082      	sub	sp, #8
 8017b32:	af00      	add	r7, sp, #0
 8017b34:	6078      	str	r0, [r7, #4]
 8017b36:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8017b38:	687b      	ldr	r3, [r7, #4]
 8017b3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017b3e:	b2db      	uxtb	r3, r3
 8017b40:	3b01      	subs	r3, #1
 8017b42:	2b02      	cmp	r3, #2
 8017b44:	d80b      	bhi.n	8017b5e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8017b46:	683b      	ldr	r3, [r7, #0]
 8017b48:	885b      	ldrh	r3, [r3, #2]
 8017b4a:	2b01      	cmp	r3, #1
 8017b4c:	d10c      	bne.n	8017b68 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8017b4e:	687b      	ldr	r3, [r7, #4]
 8017b50:	2200      	movs	r2, #0
 8017b52:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8017b56:	6878      	ldr	r0, [r7, #4]
 8017b58:	f000 f91c 	bl	8017d94 <USBD_CtlSendStatus>
      }
      break;
 8017b5c:	e004      	b.n	8017b68 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8017b5e:	6839      	ldr	r1, [r7, #0]
 8017b60:	6878      	ldr	r0, [r7, #4]
 8017b62:	f000 f840 	bl	8017be6 <USBD_CtlError>
      break;
 8017b66:	e000      	b.n	8017b6a <USBD_ClrFeature+0x3c>
      break;
 8017b68:	bf00      	nop
  }
}
 8017b6a:	bf00      	nop
 8017b6c:	3708      	adds	r7, #8
 8017b6e:	46bd      	mov	sp, r7
 8017b70:	bd80      	pop	{r7, pc}

08017b72 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8017b72:	b580      	push	{r7, lr}
 8017b74:	b084      	sub	sp, #16
 8017b76:	af00      	add	r7, sp, #0
 8017b78:	6078      	str	r0, [r7, #4]
 8017b7a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8017b7c:	683b      	ldr	r3, [r7, #0]
 8017b7e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8017b80:	68fb      	ldr	r3, [r7, #12]
 8017b82:	781a      	ldrb	r2, [r3, #0]
 8017b84:	687b      	ldr	r3, [r7, #4]
 8017b86:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8017b88:	68fb      	ldr	r3, [r7, #12]
 8017b8a:	3301      	adds	r3, #1
 8017b8c:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8017b8e:	68fb      	ldr	r3, [r7, #12]
 8017b90:	781a      	ldrb	r2, [r3, #0]
 8017b92:	687b      	ldr	r3, [r7, #4]
 8017b94:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8017b96:	68fb      	ldr	r3, [r7, #12]
 8017b98:	3301      	adds	r3, #1
 8017b9a:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8017b9c:	68f8      	ldr	r0, [r7, #12]
 8017b9e:	f7ff fa16 	bl	8016fce <SWAPBYTE>
 8017ba2:	4603      	mov	r3, r0
 8017ba4:	461a      	mov	r2, r3
 8017ba6:	687b      	ldr	r3, [r7, #4]
 8017ba8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8017baa:	68fb      	ldr	r3, [r7, #12]
 8017bac:	3301      	adds	r3, #1
 8017bae:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017bb0:	68fb      	ldr	r3, [r7, #12]
 8017bb2:	3301      	adds	r3, #1
 8017bb4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8017bb6:	68f8      	ldr	r0, [r7, #12]
 8017bb8:	f7ff fa09 	bl	8016fce <SWAPBYTE>
 8017bbc:	4603      	mov	r3, r0
 8017bbe:	461a      	mov	r2, r3
 8017bc0:	687b      	ldr	r3, [r7, #4]
 8017bc2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8017bc4:	68fb      	ldr	r3, [r7, #12]
 8017bc6:	3301      	adds	r3, #1
 8017bc8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8017bca:	68fb      	ldr	r3, [r7, #12]
 8017bcc:	3301      	adds	r3, #1
 8017bce:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8017bd0:	68f8      	ldr	r0, [r7, #12]
 8017bd2:	f7ff f9fc 	bl	8016fce <SWAPBYTE>
 8017bd6:	4603      	mov	r3, r0
 8017bd8:	461a      	mov	r2, r3
 8017bda:	687b      	ldr	r3, [r7, #4]
 8017bdc:	80da      	strh	r2, [r3, #6]
}
 8017bde:	bf00      	nop
 8017be0:	3710      	adds	r7, #16
 8017be2:	46bd      	mov	sp, r7
 8017be4:	bd80      	pop	{r7, pc}

08017be6 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017be6:	b580      	push	{r7, lr}
 8017be8:	b082      	sub	sp, #8
 8017bea:	af00      	add	r7, sp, #0
 8017bec:	6078      	str	r0, [r7, #4]
 8017bee:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8017bf0:	2180      	movs	r1, #128	@ 0x80
 8017bf2:	6878      	ldr	r0, [r7, #4]
 8017bf4:	f000 fcee 	bl	80185d4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8017bf8:	2100      	movs	r1, #0
 8017bfa:	6878      	ldr	r0, [r7, #4]
 8017bfc:	f000 fcea 	bl	80185d4 <USBD_LL_StallEP>
}
 8017c00:	bf00      	nop
 8017c02:	3708      	adds	r7, #8
 8017c04:	46bd      	mov	sp, r7
 8017c06:	bd80      	pop	{r7, pc}

08017c08 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8017c08:	b580      	push	{r7, lr}
 8017c0a:	b086      	sub	sp, #24
 8017c0c:	af00      	add	r7, sp, #0
 8017c0e:	60f8      	str	r0, [r7, #12]
 8017c10:	60b9      	str	r1, [r7, #8]
 8017c12:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8017c14:	2300      	movs	r3, #0
 8017c16:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8017c18:	68fb      	ldr	r3, [r7, #12]
 8017c1a:	2b00      	cmp	r3, #0
 8017c1c:	d042      	beq.n	8017ca4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8017c1e:	68fb      	ldr	r3, [r7, #12]
 8017c20:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8017c22:	6938      	ldr	r0, [r7, #16]
 8017c24:	f000 f842 	bl	8017cac <USBD_GetLen>
 8017c28:	4603      	mov	r3, r0
 8017c2a:	3301      	adds	r3, #1
 8017c2c:	005b      	lsls	r3, r3, #1
 8017c2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017c32:	d808      	bhi.n	8017c46 <USBD_GetString+0x3e>
 8017c34:	6938      	ldr	r0, [r7, #16]
 8017c36:	f000 f839 	bl	8017cac <USBD_GetLen>
 8017c3a:	4603      	mov	r3, r0
 8017c3c:	3301      	adds	r3, #1
 8017c3e:	b29b      	uxth	r3, r3
 8017c40:	005b      	lsls	r3, r3, #1
 8017c42:	b29a      	uxth	r2, r3
 8017c44:	e001      	b.n	8017c4a <USBD_GetString+0x42>
 8017c46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8017c4a:	687b      	ldr	r3, [r7, #4]
 8017c4c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8017c4e:	7dfb      	ldrb	r3, [r7, #23]
 8017c50:	68ba      	ldr	r2, [r7, #8]
 8017c52:	4413      	add	r3, r2
 8017c54:	687a      	ldr	r2, [r7, #4]
 8017c56:	7812      	ldrb	r2, [r2, #0]
 8017c58:	701a      	strb	r2, [r3, #0]
  idx++;
 8017c5a:	7dfb      	ldrb	r3, [r7, #23]
 8017c5c:	3301      	adds	r3, #1
 8017c5e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8017c60:	7dfb      	ldrb	r3, [r7, #23]
 8017c62:	68ba      	ldr	r2, [r7, #8]
 8017c64:	4413      	add	r3, r2
 8017c66:	2203      	movs	r2, #3
 8017c68:	701a      	strb	r2, [r3, #0]
  idx++;
 8017c6a:	7dfb      	ldrb	r3, [r7, #23]
 8017c6c:	3301      	adds	r3, #1
 8017c6e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8017c70:	e013      	b.n	8017c9a <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8017c72:	7dfb      	ldrb	r3, [r7, #23]
 8017c74:	68ba      	ldr	r2, [r7, #8]
 8017c76:	4413      	add	r3, r2
 8017c78:	693a      	ldr	r2, [r7, #16]
 8017c7a:	7812      	ldrb	r2, [r2, #0]
 8017c7c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8017c7e:	693b      	ldr	r3, [r7, #16]
 8017c80:	3301      	adds	r3, #1
 8017c82:	613b      	str	r3, [r7, #16]
    idx++;
 8017c84:	7dfb      	ldrb	r3, [r7, #23]
 8017c86:	3301      	adds	r3, #1
 8017c88:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8017c8a:	7dfb      	ldrb	r3, [r7, #23]
 8017c8c:	68ba      	ldr	r2, [r7, #8]
 8017c8e:	4413      	add	r3, r2
 8017c90:	2200      	movs	r2, #0
 8017c92:	701a      	strb	r2, [r3, #0]
    idx++;
 8017c94:	7dfb      	ldrb	r3, [r7, #23]
 8017c96:	3301      	adds	r3, #1
 8017c98:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8017c9a:	693b      	ldr	r3, [r7, #16]
 8017c9c:	781b      	ldrb	r3, [r3, #0]
 8017c9e:	2b00      	cmp	r3, #0
 8017ca0:	d1e7      	bne.n	8017c72 <USBD_GetString+0x6a>
 8017ca2:	e000      	b.n	8017ca6 <USBD_GetString+0x9e>
    return;
 8017ca4:	bf00      	nop
  }
}
 8017ca6:	3718      	adds	r7, #24
 8017ca8:	46bd      	mov	sp, r7
 8017caa:	bd80      	pop	{r7, pc}

08017cac <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8017cac:	b480      	push	{r7}
 8017cae:	b085      	sub	sp, #20
 8017cb0:	af00      	add	r7, sp, #0
 8017cb2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8017cb4:	2300      	movs	r3, #0
 8017cb6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8017cb8:	687b      	ldr	r3, [r7, #4]
 8017cba:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8017cbc:	e005      	b.n	8017cca <USBD_GetLen+0x1e>
  {
    len++;
 8017cbe:	7bfb      	ldrb	r3, [r7, #15]
 8017cc0:	3301      	adds	r3, #1
 8017cc2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8017cc4:	68bb      	ldr	r3, [r7, #8]
 8017cc6:	3301      	adds	r3, #1
 8017cc8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8017cca:	68bb      	ldr	r3, [r7, #8]
 8017ccc:	781b      	ldrb	r3, [r3, #0]
 8017cce:	2b00      	cmp	r3, #0
 8017cd0:	d1f5      	bne.n	8017cbe <USBD_GetLen+0x12>
  }

  return len;
 8017cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8017cd4:	4618      	mov	r0, r3
 8017cd6:	3714      	adds	r7, #20
 8017cd8:	46bd      	mov	sp, r7
 8017cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017cde:	4770      	bx	lr

08017ce0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8017ce0:	b580      	push	{r7, lr}
 8017ce2:	b084      	sub	sp, #16
 8017ce4:	af00      	add	r7, sp, #0
 8017ce6:	60f8      	str	r0, [r7, #12]
 8017ce8:	60b9      	str	r1, [r7, #8]
 8017cea:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8017cec:	68fb      	ldr	r3, [r7, #12]
 8017cee:	2202      	movs	r2, #2
 8017cf0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8017cf4:	68fb      	ldr	r3, [r7, #12]
 8017cf6:	687a      	ldr	r2, [r7, #4]
 8017cf8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8017cfa:	68fb      	ldr	r3, [r7, #12]
 8017cfc:	687a      	ldr	r2, [r7, #4]
 8017cfe:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017d00:	687b      	ldr	r3, [r7, #4]
 8017d02:	68ba      	ldr	r2, [r7, #8]
 8017d04:	2100      	movs	r1, #0
 8017d06:	68f8      	ldr	r0, [r7, #12]
 8017d08:	f000 fced 	bl	80186e6 <USBD_LL_Transmit>

  return USBD_OK;
 8017d0c:	2300      	movs	r3, #0
}
 8017d0e:	4618      	mov	r0, r3
 8017d10:	3710      	adds	r7, #16
 8017d12:	46bd      	mov	sp, r7
 8017d14:	bd80      	pop	{r7, pc}

08017d16 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8017d16:	b580      	push	{r7, lr}
 8017d18:	b084      	sub	sp, #16
 8017d1a:	af00      	add	r7, sp, #0
 8017d1c:	60f8      	str	r0, [r7, #12]
 8017d1e:	60b9      	str	r1, [r7, #8]
 8017d20:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017d22:	687b      	ldr	r3, [r7, #4]
 8017d24:	68ba      	ldr	r2, [r7, #8]
 8017d26:	2100      	movs	r1, #0
 8017d28:	68f8      	ldr	r0, [r7, #12]
 8017d2a:	f000 fcdc 	bl	80186e6 <USBD_LL_Transmit>

  return USBD_OK;
 8017d2e:	2300      	movs	r3, #0
}
 8017d30:	4618      	mov	r0, r3
 8017d32:	3710      	adds	r7, #16
 8017d34:	46bd      	mov	sp, r7
 8017d36:	bd80      	pop	{r7, pc}

08017d38 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8017d38:	b580      	push	{r7, lr}
 8017d3a:	b084      	sub	sp, #16
 8017d3c:	af00      	add	r7, sp, #0
 8017d3e:	60f8      	str	r0, [r7, #12]
 8017d40:	60b9      	str	r1, [r7, #8]
 8017d42:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8017d44:	68fb      	ldr	r3, [r7, #12]
 8017d46:	2203      	movs	r2, #3
 8017d48:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8017d4c:	68fb      	ldr	r3, [r7, #12]
 8017d4e:	687a      	ldr	r2, [r7, #4]
 8017d50:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8017d54:	68fb      	ldr	r3, [r7, #12]
 8017d56:	687a      	ldr	r2, [r7, #4]
 8017d58:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017d5c:	687b      	ldr	r3, [r7, #4]
 8017d5e:	68ba      	ldr	r2, [r7, #8]
 8017d60:	2100      	movs	r1, #0
 8017d62:	68f8      	ldr	r0, [r7, #12]
 8017d64:	f000 fce0 	bl	8018728 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017d68:	2300      	movs	r3, #0
}
 8017d6a:	4618      	mov	r0, r3
 8017d6c:	3710      	adds	r7, #16
 8017d6e:	46bd      	mov	sp, r7
 8017d70:	bd80      	pop	{r7, pc}

08017d72 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8017d72:	b580      	push	{r7, lr}
 8017d74:	b084      	sub	sp, #16
 8017d76:	af00      	add	r7, sp, #0
 8017d78:	60f8      	str	r0, [r7, #12]
 8017d7a:	60b9      	str	r1, [r7, #8]
 8017d7c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017d7e:	687b      	ldr	r3, [r7, #4]
 8017d80:	68ba      	ldr	r2, [r7, #8]
 8017d82:	2100      	movs	r1, #0
 8017d84:	68f8      	ldr	r0, [r7, #12]
 8017d86:	f000 fccf 	bl	8018728 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017d8a:	2300      	movs	r3, #0
}
 8017d8c:	4618      	mov	r0, r3
 8017d8e:	3710      	adds	r7, #16
 8017d90:	46bd      	mov	sp, r7
 8017d92:	bd80      	pop	{r7, pc}

08017d94 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8017d94:	b580      	push	{r7, lr}
 8017d96:	b082      	sub	sp, #8
 8017d98:	af00      	add	r7, sp, #0
 8017d9a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8017d9c:	687b      	ldr	r3, [r7, #4]
 8017d9e:	2204      	movs	r2, #4
 8017da0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8017da4:	2300      	movs	r3, #0
 8017da6:	2200      	movs	r2, #0
 8017da8:	2100      	movs	r1, #0
 8017daa:	6878      	ldr	r0, [r7, #4]
 8017dac:	f000 fc9b 	bl	80186e6 <USBD_LL_Transmit>

  return USBD_OK;
 8017db0:	2300      	movs	r3, #0
}
 8017db2:	4618      	mov	r0, r3
 8017db4:	3708      	adds	r7, #8
 8017db6:	46bd      	mov	sp, r7
 8017db8:	bd80      	pop	{r7, pc}

08017dba <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8017dba:	b580      	push	{r7, lr}
 8017dbc:	b082      	sub	sp, #8
 8017dbe:	af00      	add	r7, sp, #0
 8017dc0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8017dc2:	687b      	ldr	r3, [r7, #4]
 8017dc4:	2205      	movs	r2, #5
 8017dc6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8017dca:	2300      	movs	r3, #0
 8017dcc:	2200      	movs	r2, #0
 8017dce:	2100      	movs	r1, #0
 8017dd0:	6878      	ldr	r0, [r7, #4]
 8017dd2:	f000 fca9 	bl	8018728 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8017dd6:	2300      	movs	r3, #0
}
 8017dd8:	4618      	mov	r0, r3
 8017dda:	3708      	adds	r7, #8
 8017ddc:	46bd      	mov	sp, r7
 8017dde:	bd80      	pop	{r7, pc}

08017de0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8017de0:	b580      	push	{r7, lr}
 8017de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8017de4:	2201      	movs	r2, #1
 8017de6:	4913      	ldr	r1, [pc, #76]	@ (8017e34 <MX_USB_DEVICE_Init+0x54>)
 8017de8:	4813      	ldr	r0, [pc, #76]	@ (8017e38 <MX_USB_DEVICE_Init+0x58>)
 8017dea:	f7fe fccd 	bl	8016788 <USBD_Init>
 8017dee:	4603      	mov	r3, r0
 8017df0:	2b00      	cmp	r3, #0
 8017df2:	d001      	beq.n	8017df8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017df4:	f7ea f9b0 	bl	8002158 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8017df8:	4910      	ldr	r1, [pc, #64]	@ (8017e3c <MX_USB_DEVICE_Init+0x5c>)
 8017dfa:	480f      	ldr	r0, [pc, #60]	@ (8017e38 <MX_USB_DEVICE_Init+0x58>)
 8017dfc:	f7fe fcf4 	bl	80167e8 <USBD_RegisterClass>
 8017e00:	4603      	mov	r3, r0
 8017e02:	2b00      	cmp	r3, #0
 8017e04:	d001      	beq.n	8017e0a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8017e06:	f7ea f9a7 	bl	8002158 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8017e0a:	490d      	ldr	r1, [pc, #52]	@ (8017e40 <MX_USB_DEVICE_Init+0x60>)
 8017e0c:	480a      	ldr	r0, [pc, #40]	@ (8017e38 <MX_USB_DEVICE_Init+0x58>)
 8017e0e:	f7fe fbeb 	bl	80165e8 <USBD_CDC_RegisterInterface>
 8017e12:	4603      	mov	r3, r0
 8017e14:	2b00      	cmp	r3, #0
 8017e16:	d001      	beq.n	8017e1c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8017e18:	f7ea f99e 	bl	8002158 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8017e1c:	4806      	ldr	r0, [pc, #24]	@ (8017e38 <MX_USB_DEVICE_Init+0x58>)
 8017e1e:	f7fe fd19 	bl	8016854 <USBD_Start>
 8017e22:	4603      	mov	r3, r0
 8017e24:	2b00      	cmp	r3, #0
 8017e26:	d001      	beq.n	8017e2c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8017e28:	f7ea f996 	bl	8002158 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8017e2c:	f7f5 f94c 	bl	800d0c8 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017e30:	bf00      	nop
 8017e32:	bd80      	pop	{r7, pc}
 8017e34:	240000b0 	.word	0x240000b0
 8017e38:	2401368c 	.word	0x2401368c
 8017e3c:	2400001c 	.word	0x2400001c
 8017e40:	2400009c 	.word	0x2400009c

08017e44 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 8017e44:	b580      	push	{r7, lr}
 8017e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8017e48:	2200      	movs	r2, #0
 8017e4a:	4905      	ldr	r1, [pc, #20]	@ (8017e60 <CDC_Init_HS+0x1c>)
 8017e4c:	4805      	ldr	r0, [pc, #20]	@ (8017e64 <CDC_Init_HS+0x20>)
 8017e4e:	f7fe fbe5 	bl	801661c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8017e52:	4905      	ldr	r1, [pc, #20]	@ (8017e68 <CDC_Init_HS+0x24>)
 8017e54:	4803      	ldr	r0, [pc, #12]	@ (8017e64 <CDC_Init_HS+0x20>)
 8017e56:	f7fe fc03 	bl	8016660 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8017e5a:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8017e5c:	4618      	mov	r0, r3
 8017e5e:	bd80      	pop	{r7, pc}
 8017e60:	24014168 	.word	0x24014168
 8017e64:	2401368c 	.word	0x2401368c
 8017e68:	24013968 	.word	0x24013968

08017e6c <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 8017e6c:	b480      	push	{r7}
 8017e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8017e70:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 8017e72:	4618      	mov	r0, r3
 8017e74:	46bd      	mov	sp, r7
 8017e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e7a:	4770      	bx	lr

08017e7c <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017e7c:	b480      	push	{r7}
 8017e7e:	b083      	sub	sp, #12
 8017e80:	af00      	add	r7, sp, #0
 8017e82:	4603      	mov	r3, r0
 8017e84:	6039      	str	r1, [r7, #0]
 8017e86:	71fb      	strb	r3, [r7, #7]
 8017e88:	4613      	mov	r3, r2
 8017e8a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8017e8c:	79fb      	ldrb	r3, [r7, #7]
 8017e8e:	2b23      	cmp	r3, #35	@ 0x23
 8017e90:	d84a      	bhi.n	8017f28 <CDC_Control_HS+0xac>
 8017e92:	a201      	add	r2, pc, #4	@ (adr r2, 8017e98 <CDC_Control_HS+0x1c>)
 8017e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017e98:	08017f29 	.word	0x08017f29
 8017e9c:	08017f29 	.word	0x08017f29
 8017ea0:	08017f29 	.word	0x08017f29
 8017ea4:	08017f29 	.word	0x08017f29
 8017ea8:	08017f29 	.word	0x08017f29
 8017eac:	08017f29 	.word	0x08017f29
 8017eb0:	08017f29 	.word	0x08017f29
 8017eb4:	08017f29 	.word	0x08017f29
 8017eb8:	08017f29 	.word	0x08017f29
 8017ebc:	08017f29 	.word	0x08017f29
 8017ec0:	08017f29 	.word	0x08017f29
 8017ec4:	08017f29 	.word	0x08017f29
 8017ec8:	08017f29 	.word	0x08017f29
 8017ecc:	08017f29 	.word	0x08017f29
 8017ed0:	08017f29 	.word	0x08017f29
 8017ed4:	08017f29 	.word	0x08017f29
 8017ed8:	08017f29 	.word	0x08017f29
 8017edc:	08017f29 	.word	0x08017f29
 8017ee0:	08017f29 	.word	0x08017f29
 8017ee4:	08017f29 	.word	0x08017f29
 8017ee8:	08017f29 	.word	0x08017f29
 8017eec:	08017f29 	.word	0x08017f29
 8017ef0:	08017f29 	.word	0x08017f29
 8017ef4:	08017f29 	.word	0x08017f29
 8017ef8:	08017f29 	.word	0x08017f29
 8017efc:	08017f29 	.word	0x08017f29
 8017f00:	08017f29 	.word	0x08017f29
 8017f04:	08017f29 	.word	0x08017f29
 8017f08:	08017f29 	.word	0x08017f29
 8017f0c:	08017f29 	.word	0x08017f29
 8017f10:	08017f29 	.word	0x08017f29
 8017f14:	08017f29 	.word	0x08017f29
 8017f18:	08017f29 	.word	0x08017f29
 8017f1c:	08017f29 	.word	0x08017f29
 8017f20:	08017f29 	.word	0x08017f29
 8017f24:	08017f29 	.word	0x08017f29
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8017f28:	bf00      	nop
  }

  return (USBD_OK);
 8017f2a:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8017f2c:	4618      	mov	r0, r3
 8017f2e:	370c      	adds	r7, #12
 8017f30:	46bd      	mov	sp, r7
 8017f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f36:	4770      	bx	lr

08017f38 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8017f38:	b580      	push	{r7, lr}
 8017f3a:	b082      	sub	sp, #8
 8017f3c:	af00      	add	r7, sp, #0
 8017f3e:	6078      	str	r0, [r7, #4]
 8017f40:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8017f42:	6879      	ldr	r1, [r7, #4]
 8017f44:	4808      	ldr	r0, [pc, #32]	@ (8017f68 <CDC_Receive_HS+0x30>)
 8017f46:	f7fe fb8b 	bl	8016660 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 8017f4a:	4807      	ldr	r0, [pc, #28]	@ (8017f68 <CDC_Receive_HS+0x30>)
 8017f4c:	f7fe fbe6 	bl	801671c <USBD_CDC_ReceivePacket>

	VibeCheckShell_PutInput(&vc.shell, (char*)Buf, *Len);
 8017f50:	683b      	ldr	r3, [r7, #0]
 8017f52:	681b      	ldr	r3, [r3, #0]
 8017f54:	461a      	mov	r2, r3
 8017f56:	6879      	ldr	r1, [r7, #4]
 8017f58:	4804      	ldr	r0, [pc, #16]	@ (8017f6c <CDC_Receive_HS+0x34>)
 8017f5a:	f7ed fc11 	bl	8005780 <VibeCheckShell_PutInput>

	return (USBD_OK);
 8017f5e:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8017f60:	4618      	mov	r0, r3
 8017f62:	3708      	adds	r7, #8
 8017f64:	46bd      	mov	sp, r7
 8017f66:	bd80      	pop	{r7, pc}
 8017f68:	2401368c 	.word	0x2401368c
 8017f6c:	24000988 	.word	0x24000988

08017f70 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 8017f70:	b580      	push	{r7, lr}
 8017f72:	b084      	sub	sp, #16
 8017f74:	af00      	add	r7, sp, #0
 8017f76:	6078      	str	r0, [r7, #4]
 8017f78:	460b      	mov	r3, r1
 8017f7a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8017f7c:	2300      	movs	r3, #0
 8017f7e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 8017f80:	4b0d      	ldr	r3, [pc, #52]	@ (8017fb8 <CDC_Transmit_HS+0x48>)
 8017f82:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8017f86:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8017f88:	68bb      	ldr	r3, [r7, #8]
 8017f8a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8017f8e:	2b00      	cmp	r3, #0
 8017f90:	d001      	beq.n	8017f96 <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 8017f92:	2301      	movs	r3, #1
 8017f94:	e00b      	b.n	8017fae <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 8017f96:	887b      	ldrh	r3, [r7, #2]
 8017f98:	461a      	mov	r2, r3
 8017f9a:	6879      	ldr	r1, [r7, #4]
 8017f9c:	4806      	ldr	r0, [pc, #24]	@ (8017fb8 <CDC_Transmit_HS+0x48>)
 8017f9e:	f7fe fb3d 	bl	801661c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 8017fa2:	4805      	ldr	r0, [pc, #20]	@ (8017fb8 <CDC_Transmit_HS+0x48>)
 8017fa4:	f7fe fb7a 	bl	801669c <USBD_CDC_TransmitPacket>
 8017fa8:	4603      	mov	r3, r0
 8017faa:	73fb      	strb	r3, [r7, #15]

  /* USER CODE END 12 */
  return result;
 8017fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8017fae:	4618      	mov	r0, r3
 8017fb0:	3710      	adds	r7, #16
 8017fb2:	46bd      	mov	sp, r7
 8017fb4:	bd80      	pop	{r7, pc}
 8017fb6:	bf00      	nop
 8017fb8:	2401368c 	.word	0x2401368c

08017fbc <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8017fbc:	b480      	push	{r7}
 8017fbe:	b087      	sub	sp, #28
 8017fc0:	af00      	add	r7, sp, #0
 8017fc2:	60f8      	str	r0, [r7, #12]
 8017fc4:	60b9      	str	r1, [r7, #8]
 8017fc6:	4613      	mov	r3, r2
 8017fc8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8017fca:	2300      	movs	r3, #0
 8017fcc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 8017fce:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017fd2:	4618      	mov	r0, r3
 8017fd4:	371c      	adds	r7, #28
 8017fd6:	46bd      	mov	sp, r7
 8017fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fdc:	4770      	bx	lr
	...

08017fe0 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017fe0:	b480      	push	{r7}
 8017fe2:	b083      	sub	sp, #12
 8017fe4:	af00      	add	r7, sp, #0
 8017fe6:	4603      	mov	r3, r0
 8017fe8:	6039      	str	r1, [r7, #0]
 8017fea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8017fec:	683b      	ldr	r3, [r7, #0]
 8017fee:	2212      	movs	r2, #18
 8017ff0:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8017ff2:	4b03      	ldr	r3, [pc, #12]	@ (8018000 <USBD_HS_DeviceDescriptor+0x20>)
}
 8017ff4:	4618      	mov	r0, r3
 8017ff6:	370c      	adds	r7, #12
 8017ff8:	46bd      	mov	sp, r7
 8017ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ffe:	4770      	bx	lr
 8018000:	240000d0 	.word	0x240000d0

08018004 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018004:	b480      	push	{r7}
 8018006:	b083      	sub	sp, #12
 8018008:	af00      	add	r7, sp, #0
 801800a:	4603      	mov	r3, r0
 801800c:	6039      	str	r1, [r7, #0]
 801800e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8018010:	683b      	ldr	r3, [r7, #0]
 8018012:	2204      	movs	r2, #4
 8018014:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8018016:	4b03      	ldr	r3, [pc, #12]	@ (8018024 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8018018:	4618      	mov	r0, r3
 801801a:	370c      	adds	r7, #12
 801801c:	46bd      	mov	sp, r7
 801801e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018022:	4770      	bx	lr
 8018024:	240000e4 	.word	0x240000e4

08018028 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018028:	b580      	push	{r7, lr}
 801802a:	b082      	sub	sp, #8
 801802c:	af00      	add	r7, sp, #0
 801802e:	4603      	mov	r3, r0
 8018030:	6039      	str	r1, [r7, #0]
 8018032:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8018034:	79fb      	ldrb	r3, [r7, #7]
 8018036:	2b00      	cmp	r3, #0
 8018038:	d105      	bne.n	8018046 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801803a:	683a      	ldr	r2, [r7, #0]
 801803c:	4907      	ldr	r1, [pc, #28]	@ (801805c <USBD_HS_ProductStrDescriptor+0x34>)
 801803e:	4808      	ldr	r0, [pc, #32]	@ (8018060 <USBD_HS_ProductStrDescriptor+0x38>)
 8018040:	f7ff fde2 	bl	8017c08 <USBD_GetString>
 8018044:	e004      	b.n	8018050 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8018046:	683a      	ldr	r2, [r7, #0]
 8018048:	4904      	ldr	r1, [pc, #16]	@ (801805c <USBD_HS_ProductStrDescriptor+0x34>)
 801804a:	4805      	ldr	r0, [pc, #20]	@ (8018060 <USBD_HS_ProductStrDescriptor+0x38>)
 801804c:	f7ff fddc 	bl	8017c08 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018050:	4b02      	ldr	r3, [pc, #8]	@ (801805c <USBD_HS_ProductStrDescriptor+0x34>)
}
 8018052:	4618      	mov	r0, r3
 8018054:	3708      	adds	r7, #8
 8018056:	46bd      	mov	sp, r7
 8018058:	bd80      	pop	{r7, pc}
 801805a:	bf00      	nop
 801805c:	24014968 	.word	0x24014968
 8018060:	0801d8a4 	.word	0x0801d8a4

08018064 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8018064:	b580      	push	{r7, lr}
 8018066:	b082      	sub	sp, #8
 8018068:	af00      	add	r7, sp, #0
 801806a:	4603      	mov	r3, r0
 801806c:	6039      	str	r1, [r7, #0]
 801806e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8018070:	683a      	ldr	r2, [r7, #0]
 8018072:	4904      	ldr	r1, [pc, #16]	@ (8018084 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 8018074:	4804      	ldr	r0, [pc, #16]	@ (8018088 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 8018076:	f7ff fdc7 	bl	8017c08 <USBD_GetString>
  return USBD_StrDesc;
 801807a:	4b02      	ldr	r3, [pc, #8]	@ (8018084 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 801807c:	4618      	mov	r0, r3
 801807e:	3708      	adds	r7, #8
 8018080:	46bd      	mov	sp, r7
 8018082:	bd80      	pop	{r7, pc}
 8018084:	24014968 	.word	0x24014968
 8018088:	0801d8b0 	.word	0x0801d8b0

0801808c <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801808c:	b580      	push	{r7, lr}
 801808e:	b082      	sub	sp, #8
 8018090:	af00      	add	r7, sp, #0
 8018092:	4603      	mov	r3, r0
 8018094:	6039      	str	r1, [r7, #0]
 8018096:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8018098:	683b      	ldr	r3, [r7, #0]
 801809a:	221a      	movs	r2, #26
 801809c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801809e:	f000 f843 	bl	8018128 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80180a2:	4b02      	ldr	r3, [pc, #8]	@ (80180ac <USBD_HS_SerialStrDescriptor+0x20>)
}
 80180a4:	4618      	mov	r0, r3
 80180a6:	3708      	adds	r7, #8
 80180a8:	46bd      	mov	sp, r7
 80180aa:	bd80      	pop	{r7, pc}
 80180ac:	240000e8 	.word	0x240000e8

080180b0 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80180b0:	b580      	push	{r7, lr}
 80180b2:	b082      	sub	sp, #8
 80180b4:	af00      	add	r7, sp, #0
 80180b6:	4603      	mov	r3, r0
 80180b8:	6039      	str	r1, [r7, #0]
 80180ba:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80180bc:	79fb      	ldrb	r3, [r7, #7]
 80180be:	2b00      	cmp	r3, #0
 80180c0:	d105      	bne.n	80180ce <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 80180c2:	683a      	ldr	r2, [r7, #0]
 80180c4:	4907      	ldr	r1, [pc, #28]	@ (80180e4 <USBD_HS_ConfigStrDescriptor+0x34>)
 80180c6:	4808      	ldr	r0, [pc, #32]	@ (80180e8 <USBD_HS_ConfigStrDescriptor+0x38>)
 80180c8:	f7ff fd9e 	bl	8017c08 <USBD_GetString>
 80180cc:	e004      	b.n	80180d8 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 80180ce:	683a      	ldr	r2, [r7, #0]
 80180d0:	4904      	ldr	r1, [pc, #16]	@ (80180e4 <USBD_HS_ConfigStrDescriptor+0x34>)
 80180d2:	4805      	ldr	r0, [pc, #20]	@ (80180e8 <USBD_HS_ConfigStrDescriptor+0x38>)
 80180d4:	f7ff fd98 	bl	8017c08 <USBD_GetString>
  }
  return USBD_StrDesc;
 80180d8:	4b02      	ldr	r3, [pc, #8]	@ (80180e4 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 80180da:	4618      	mov	r0, r3
 80180dc:	3708      	adds	r7, #8
 80180de:	46bd      	mov	sp, r7
 80180e0:	bd80      	pop	{r7, pc}
 80180e2:	bf00      	nop
 80180e4:	24014968 	.word	0x24014968
 80180e8:	0801d8bc 	.word	0x0801d8bc

080180ec <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80180ec:	b580      	push	{r7, lr}
 80180ee:	b082      	sub	sp, #8
 80180f0:	af00      	add	r7, sp, #0
 80180f2:	4603      	mov	r3, r0
 80180f4:	6039      	str	r1, [r7, #0]
 80180f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80180f8:	79fb      	ldrb	r3, [r7, #7]
 80180fa:	2b00      	cmp	r3, #0
 80180fc:	d105      	bne.n	801810a <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 80180fe:	683a      	ldr	r2, [r7, #0]
 8018100:	4907      	ldr	r1, [pc, #28]	@ (8018120 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8018102:	4808      	ldr	r0, [pc, #32]	@ (8018124 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8018104:	f7ff fd80 	bl	8017c08 <USBD_GetString>
 8018108:	e004      	b.n	8018114 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801810a:	683a      	ldr	r2, [r7, #0]
 801810c:	4904      	ldr	r1, [pc, #16]	@ (8018120 <USBD_HS_InterfaceStrDescriptor+0x34>)
 801810e:	4805      	ldr	r0, [pc, #20]	@ (8018124 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8018110:	f7ff fd7a 	bl	8017c08 <USBD_GetString>
  }
  return USBD_StrDesc;
 8018114:	4b02      	ldr	r3, [pc, #8]	@ (8018120 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 8018116:	4618      	mov	r0, r3
 8018118:	3708      	adds	r7, #8
 801811a:	46bd      	mov	sp, r7
 801811c:	bd80      	pop	{r7, pc}
 801811e:	bf00      	nop
 8018120:	24014968 	.word	0x24014968
 8018124:	0801d8c8 	.word	0x0801d8c8

08018128 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8018128:	b580      	push	{r7, lr}
 801812a:	b084      	sub	sp, #16
 801812c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801812e:	4b0f      	ldr	r3, [pc, #60]	@ (801816c <Get_SerialNum+0x44>)
 8018130:	681b      	ldr	r3, [r3, #0]
 8018132:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8018134:	4b0e      	ldr	r3, [pc, #56]	@ (8018170 <Get_SerialNum+0x48>)
 8018136:	681b      	ldr	r3, [r3, #0]
 8018138:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801813a:	4b0e      	ldr	r3, [pc, #56]	@ (8018174 <Get_SerialNum+0x4c>)
 801813c:	681b      	ldr	r3, [r3, #0]
 801813e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8018140:	68fa      	ldr	r2, [r7, #12]
 8018142:	687b      	ldr	r3, [r7, #4]
 8018144:	4413      	add	r3, r2
 8018146:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8018148:	68fb      	ldr	r3, [r7, #12]
 801814a:	2b00      	cmp	r3, #0
 801814c:	d009      	beq.n	8018162 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801814e:	2208      	movs	r2, #8
 8018150:	4909      	ldr	r1, [pc, #36]	@ (8018178 <Get_SerialNum+0x50>)
 8018152:	68f8      	ldr	r0, [r7, #12]
 8018154:	f000 f814 	bl	8018180 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8018158:	2204      	movs	r2, #4
 801815a:	4908      	ldr	r1, [pc, #32]	@ (801817c <Get_SerialNum+0x54>)
 801815c:	68b8      	ldr	r0, [r7, #8]
 801815e:	f000 f80f 	bl	8018180 <IntToUnicode>
  }
}
 8018162:	bf00      	nop
 8018164:	3710      	adds	r7, #16
 8018166:	46bd      	mov	sp, r7
 8018168:	bd80      	pop	{r7, pc}
 801816a:	bf00      	nop
 801816c:	1ff1e800 	.word	0x1ff1e800
 8018170:	1ff1e804 	.word	0x1ff1e804
 8018174:	1ff1e808 	.word	0x1ff1e808
 8018178:	240000ea 	.word	0x240000ea
 801817c:	240000fa 	.word	0x240000fa

08018180 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8018180:	b480      	push	{r7}
 8018182:	b087      	sub	sp, #28
 8018184:	af00      	add	r7, sp, #0
 8018186:	60f8      	str	r0, [r7, #12]
 8018188:	60b9      	str	r1, [r7, #8]
 801818a:	4613      	mov	r3, r2
 801818c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801818e:	2300      	movs	r3, #0
 8018190:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8018192:	2300      	movs	r3, #0
 8018194:	75fb      	strb	r3, [r7, #23]
 8018196:	e027      	b.n	80181e8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8018198:	68fb      	ldr	r3, [r7, #12]
 801819a:	0f1b      	lsrs	r3, r3, #28
 801819c:	2b09      	cmp	r3, #9
 801819e:	d80b      	bhi.n	80181b8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80181a0:	68fb      	ldr	r3, [r7, #12]
 80181a2:	0f1b      	lsrs	r3, r3, #28
 80181a4:	b2da      	uxtb	r2, r3
 80181a6:	7dfb      	ldrb	r3, [r7, #23]
 80181a8:	005b      	lsls	r3, r3, #1
 80181aa:	4619      	mov	r1, r3
 80181ac:	68bb      	ldr	r3, [r7, #8]
 80181ae:	440b      	add	r3, r1
 80181b0:	3230      	adds	r2, #48	@ 0x30
 80181b2:	b2d2      	uxtb	r2, r2
 80181b4:	701a      	strb	r2, [r3, #0]
 80181b6:	e00a      	b.n	80181ce <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80181b8:	68fb      	ldr	r3, [r7, #12]
 80181ba:	0f1b      	lsrs	r3, r3, #28
 80181bc:	b2da      	uxtb	r2, r3
 80181be:	7dfb      	ldrb	r3, [r7, #23]
 80181c0:	005b      	lsls	r3, r3, #1
 80181c2:	4619      	mov	r1, r3
 80181c4:	68bb      	ldr	r3, [r7, #8]
 80181c6:	440b      	add	r3, r1
 80181c8:	3237      	adds	r2, #55	@ 0x37
 80181ca:	b2d2      	uxtb	r2, r2
 80181cc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80181ce:	68fb      	ldr	r3, [r7, #12]
 80181d0:	011b      	lsls	r3, r3, #4
 80181d2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80181d4:	7dfb      	ldrb	r3, [r7, #23]
 80181d6:	005b      	lsls	r3, r3, #1
 80181d8:	3301      	adds	r3, #1
 80181da:	68ba      	ldr	r2, [r7, #8]
 80181dc:	4413      	add	r3, r2
 80181de:	2200      	movs	r2, #0
 80181e0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80181e2:	7dfb      	ldrb	r3, [r7, #23]
 80181e4:	3301      	adds	r3, #1
 80181e6:	75fb      	strb	r3, [r7, #23]
 80181e8:	7dfa      	ldrb	r2, [r7, #23]
 80181ea:	79fb      	ldrb	r3, [r7, #7]
 80181ec:	429a      	cmp	r2, r3
 80181ee:	d3d3      	bcc.n	8018198 <IntToUnicode+0x18>
  }
}
 80181f0:	bf00      	nop
 80181f2:	bf00      	nop
 80181f4:	371c      	adds	r7, #28
 80181f6:	46bd      	mov	sp, r7
 80181f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181fc:	4770      	bx	lr
	...

08018200 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8018200:	b580      	push	{r7, lr}
 8018202:	b0b2      	sub	sp, #200	@ 0xc8
 8018204:	af00      	add	r7, sp, #0
 8018206:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8018208:	f107 0310 	add.w	r3, r7, #16
 801820c:	22b8      	movs	r2, #184	@ 0xb8
 801820e:	2100      	movs	r1, #0
 8018210:	4618      	mov	r0, r3
 8018212:	f001 fea6 	bl	8019f62 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 8018216:	687b      	ldr	r3, [r7, #4]
 8018218:	681b      	ldr	r3, [r3, #0]
 801821a:	4a1a      	ldr	r2, [pc, #104]	@ (8018284 <HAL_PCD_MspInit+0x84>)
 801821c:	4293      	cmp	r3, r2
 801821e:	d12c      	bne.n	801827a <HAL_PCD_MspInit+0x7a>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8018220:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8018224:	f04f 0300 	mov.w	r3, #0
 8018228:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 801822c:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8018230:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8018234:	f107 0310 	add.w	r3, r7, #16
 8018238:	4618      	mov	r0, r3
 801823a:	f7f5 febb 	bl	800dfb4 <HAL_RCCEx_PeriphCLKConfig>
 801823e:	4603      	mov	r3, r0
 8018240:	2b00      	cmp	r3, #0
 8018242:	d001      	beq.n	8018248 <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 8018244:	f7e9 ff88 	bl	8002158 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8018248:	f7f4 ff3e 	bl	800d0c8 <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 801824c:	4b0e      	ldr	r3, [pc, #56]	@ (8018288 <HAL_PCD_MspInit+0x88>)
 801824e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8018252:	4a0d      	ldr	r2, [pc, #52]	@ (8018288 <HAL_PCD_MspInit+0x88>)
 8018254:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8018258:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801825c:	4b0a      	ldr	r3, [pc, #40]	@ (8018288 <HAL_PCD_MspInit+0x88>)
 801825e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8018262:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8018266:	60fb      	str	r3, [r7, #12]
 8018268:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 1, 1);
 801826a:	2201      	movs	r2, #1
 801826c:	2101      	movs	r1, #1
 801826e:	204d      	movs	r0, #77	@ 0x4d
 8018270:	f7f0 fcf1 	bl	8008c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8018274:	204d      	movs	r0, #77	@ 0x4d
 8018276:	f7f0 fd08 	bl	8008c8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 801827a:	bf00      	nop
 801827c:	37c8      	adds	r7, #200	@ 0xc8
 801827e:	46bd      	mov	sp, r7
 8018280:	bd80      	pop	{r7, pc}
 8018282:	bf00      	nop
 8018284:	40040000 	.word	0x40040000
 8018288:	58024400 	.word	0x58024400

0801828c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801828c:	b580      	push	{r7, lr}
 801828e:	b082      	sub	sp, #8
 8018290:	af00      	add	r7, sp, #0
 8018292:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8018294:	687b      	ldr	r3, [r7, #4]
 8018296:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801829a:	687b      	ldr	r3, [r7, #4]
 801829c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80182a0:	4619      	mov	r1, r3
 80182a2:	4610      	mov	r0, r2
 80182a4:	f7fe fb23 	bl	80168ee <USBD_LL_SetupStage>
}
 80182a8:	bf00      	nop
 80182aa:	3708      	adds	r7, #8
 80182ac:	46bd      	mov	sp, r7
 80182ae:	bd80      	pop	{r7, pc}

080182b0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80182b0:	b580      	push	{r7, lr}
 80182b2:	b082      	sub	sp, #8
 80182b4:	af00      	add	r7, sp, #0
 80182b6:	6078      	str	r0, [r7, #4]
 80182b8:	460b      	mov	r3, r1
 80182ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80182bc:	687b      	ldr	r3, [r7, #4]
 80182be:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80182c2:	78fa      	ldrb	r2, [r7, #3]
 80182c4:	6879      	ldr	r1, [r7, #4]
 80182c6:	4613      	mov	r3, r2
 80182c8:	00db      	lsls	r3, r3, #3
 80182ca:	4413      	add	r3, r2
 80182cc:	009b      	lsls	r3, r3, #2
 80182ce:	440b      	add	r3, r1
 80182d0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80182d4:	681a      	ldr	r2, [r3, #0]
 80182d6:	78fb      	ldrb	r3, [r7, #3]
 80182d8:	4619      	mov	r1, r3
 80182da:	f7fe fb5d 	bl	8016998 <USBD_LL_DataOutStage>
}
 80182de:	bf00      	nop
 80182e0:	3708      	adds	r7, #8
 80182e2:	46bd      	mov	sp, r7
 80182e4:	bd80      	pop	{r7, pc}

080182e6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80182e6:	b580      	push	{r7, lr}
 80182e8:	b082      	sub	sp, #8
 80182ea:	af00      	add	r7, sp, #0
 80182ec:	6078      	str	r0, [r7, #4]
 80182ee:	460b      	mov	r3, r1
 80182f0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80182f2:	687b      	ldr	r3, [r7, #4]
 80182f4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80182f8:	78fa      	ldrb	r2, [r7, #3]
 80182fa:	6879      	ldr	r1, [r7, #4]
 80182fc:	4613      	mov	r3, r2
 80182fe:	00db      	lsls	r3, r3, #3
 8018300:	4413      	add	r3, r2
 8018302:	009b      	lsls	r3, r3, #2
 8018304:	440b      	add	r3, r1
 8018306:	3320      	adds	r3, #32
 8018308:	681a      	ldr	r2, [r3, #0]
 801830a:	78fb      	ldrb	r3, [r7, #3]
 801830c:	4619      	mov	r1, r3
 801830e:	f7fe fbf6 	bl	8016afe <USBD_LL_DataInStage>
}
 8018312:	bf00      	nop
 8018314:	3708      	adds	r7, #8
 8018316:	46bd      	mov	sp, r7
 8018318:	bd80      	pop	{r7, pc}

0801831a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801831a:	b580      	push	{r7, lr}
 801831c:	b082      	sub	sp, #8
 801831e:	af00      	add	r7, sp, #0
 8018320:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8018322:	687b      	ldr	r3, [r7, #4]
 8018324:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018328:	4618      	mov	r0, r3
 801832a:	f7fe fd30 	bl	8016d8e <USBD_LL_SOF>
}
 801832e:	bf00      	nop
 8018330:	3708      	adds	r7, #8
 8018332:	46bd      	mov	sp, r7
 8018334:	bd80      	pop	{r7, pc}

08018336 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018336:	b580      	push	{r7, lr}
 8018338:	b084      	sub	sp, #16
 801833a:	af00      	add	r7, sp, #0
 801833c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801833e:	2301      	movs	r3, #1
 8018340:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8018342:	687b      	ldr	r3, [r7, #4]
 8018344:	79db      	ldrb	r3, [r3, #7]
 8018346:	2b00      	cmp	r3, #0
 8018348:	d102      	bne.n	8018350 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801834a:	2300      	movs	r3, #0
 801834c:	73fb      	strb	r3, [r7, #15]
 801834e:	e008      	b.n	8018362 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8018350:	687b      	ldr	r3, [r7, #4]
 8018352:	79db      	ldrb	r3, [r3, #7]
 8018354:	2b02      	cmp	r3, #2
 8018356:	d102      	bne.n	801835e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8018358:	2301      	movs	r3, #1
 801835a:	73fb      	strb	r3, [r7, #15]
 801835c:	e001      	b.n	8018362 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801835e:	f7e9 fefb 	bl	8002158 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8018362:	687b      	ldr	r3, [r7, #4]
 8018364:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018368:	7bfa      	ldrb	r2, [r7, #15]
 801836a:	4611      	mov	r1, r2
 801836c:	4618      	mov	r0, r3
 801836e:	f7fe fcca 	bl	8016d06 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8018372:	687b      	ldr	r3, [r7, #4]
 8018374:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018378:	4618      	mov	r0, r3
 801837a:	f7fe fc72 	bl	8016c62 <USBD_LL_Reset>
}
 801837e:	bf00      	nop
 8018380:	3710      	adds	r7, #16
 8018382:	46bd      	mov	sp, r7
 8018384:	bd80      	pop	{r7, pc}
	...

08018388 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018388:	b580      	push	{r7, lr}
 801838a:	b082      	sub	sp, #8
 801838c:	af00      	add	r7, sp, #0
 801838e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8018390:	687b      	ldr	r3, [r7, #4]
 8018392:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018396:	4618      	mov	r0, r3
 8018398:	f7fe fcc5 	bl	8016d26 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801839c:	687b      	ldr	r3, [r7, #4]
 801839e:	681b      	ldr	r3, [r3, #0]
 80183a0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80183a4:	681b      	ldr	r3, [r3, #0]
 80183a6:	687a      	ldr	r2, [r7, #4]
 80183a8:	6812      	ldr	r2, [r2, #0]
 80183aa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80183ae:	f043 0301 	orr.w	r3, r3, #1
 80183b2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80183b4:	687b      	ldr	r3, [r7, #4]
 80183b6:	7adb      	ldrb	r3, [r3, #11]
 80183b8:	2b00      	cmp	r3, #0
 80183ba:	d005      	beq.n	80183c8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80183bc:	4b04      	ldr	r3, [pc, #16]	@ (80183d0 <HAL_PCD_SuspendCallback+0x48>)
 80183be:	691b      	ldr	r3, [r3, #16]
 80183c0:	4a03      	ldr	r2, [pc, #12]	@ (80183d0 <HAL_PCD_SuspendCallback+0x48>)
 80183c2:	f043 0306 	orr.w	r3, r3, #6
 80183c6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80183c8:	bf00      	nop
 80183ca:	3708      	adds	r7, #8
 80183cc:	46bd      	mov	sp, r7
 80183ce:	bd80      	pop	{r7, pc}
 80183d0:	e000ed00 	.word	0xe000ed00

080183d4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80183d4:	b580      	push	{r7, lr}
 80183d6:	b082      	sub	sp, #8
 80183d8:	af00      	add	r7, sp, #0
 80183da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80183dc:	687b      	ldr	r3, [r7, #4]
 80183de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80183e2:	4618      	mov	r0, r3
 80183e4:	f7fe fcbb 	bl	8016d5e <USBD_LL_Resume>
}
 80183e8:	bf00      	nop
 80183ea:	3708      	adds	r7, #8
 80183ec:	46bd      	mov	sp, r7
 80183ee:	bd80      	pop	{r7, pc}

080183f0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80183f0:	b580      	push	{r7, lr}
 80183f2:	b082      	sub	sp, #8
 80183f4:	af00      	add	r7, sp, #0
 80183f6:	6078      	str	r0, [r7, #4]
 80183f8:	460b      	mov	r3, r1
 80183fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80183fc:	687b      	ldr	r3, [r7, #4]
 80183fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018402:	78fa      	ldrb	r2, [r7, #3]
 8018404:	4611      	mov	r1, r2
 8018406:	4618      	mov	r0, r3
 8018408:	f7fe fd13 	bl	8016e32 <USBD_LL_IsoOUTIncomplete>
}
 801840c:	bf00      	nop
 801840e:	3708      	adds	r7, #8
 8018410:	46bd      	mov	sp, r7
 8018412:	bd80      	pop	{r7, pc}

08018414 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018414:	b580      	push	{r7, lr}
 8018416:	b082      	sub	sp, #8
 8018418:	af00      	add	r7, sp, #0
 801841a:	6078      	str	r0, [r7, #4]
 801841c:	460b      	mov	r3, r1
 801841e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8018420:	687b      	ldr	r3, [r7, #4]
 8018422:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018426:	78fa      	ldrb	r2, [r7, #3]
 8018428:	4611      	mov	r1, r2
 801842a:	4618      	mov	r0, r3
 801842c:	f7fe fccf 	bl	8016dce <USBD_LL_IsoINIncomplete>
}
 8018430:	bf00      	nop
 8018432:	3708      	adds	r7, #8
 8018434:	46bd      	mov	sp, r7
 8018436:	bd80      	pop	{r7, pc}

08018438 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018438:	b580      	push	{r7, lr}
 801843a:	b082      	sub	sp, #8
 801843c:	af00      	add	r7, sp, #0
 801843e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8018440:	687b      	ldr	r3, [r7, #4]
 8018442:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018446:	4618      	mov	r0, r3
 8018448:	f7fe fd25 	bl	8016e96 <USBD_LL_DevConnected>
}
 801844c:	bf00      	nop
 801844e:	3708      	adds	r7, #8
 8018450:	46bd      	mov	sp, r7
 8018452:	bd80      	pop	{r7, pc}

08018454 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8018454:	b580      	push	{r7, lr}
 8018456:	b082      	sub	sp, #8
 8018458:	af00      	add	r7, sp, #0
 801845a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801845c:	687b      	ldr	r3, [r7, #4]
 801845e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8018462:	4618      	mov	r0, r3
 8018464:	f7fe fd22 	bl	8016eac <USBD_LL_DevDisconnected>
}
 8018468:	bf00      	nop
 801846a:	3708      	adds	r7, #8
 801846c:	46bd      	mov	sp, r7
 801846e:	bd80      	pop	{r7, pc}

08018470 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8018470:	b580      	push	{r7, lr}
 8018472:	b082      	sub	sp, #8
 8018474:	af00      	add	r7, sp, #0
 8018476:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 8018478:	687b      	ldr	r3, [r7, #4]
 801847a:	781b      	ldrb	r3, [r3, #0]
 801847c:	2b01      	cmp	r3, #1
 801847e:	d140      	bne.n	8018502 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 8018480:	4a22      	ldr	r2, [pc, #136]	@ (801850c <USBD_LL_Init+0x9c>)
 8018482:	687b      	ldr	r3, [r7, #4]
 8018484:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 8018488:	687b      	ldr	r3, [r7, #4]
 801848a:	4a20      	ldr	r2, [pc, #128]	@ (801850c <USBD_LL_Init+0x9c>)
 801848c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8018490:	4b1e      	ldr	r3, [pc, #120]	@ (801850c <USBD_LL_Init+0x9c>)
 8018492:	4a1f      	ldr	r2, [pc, #124]	@ (8018510 <USBD_LL_Init+0xa0>)
 8018494:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8018496:	4b1d      	ldr	r3, [pc, #116]	@ (801850c <USBD_LL_Init+0x9c>)
 8018498:	2209      	movs	r2, #9
 801849a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 801849c:	4b1b      	ldr	r3, [pc, #108]	@ (801850c <USBD_LL_Init+0x9c>)
 801849e:	2202      	movs	r2, #2
 80184a0:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 80184a2:	4b1a      	ldr	r3, [pc, #104]	@ (801850c <USBD_LL_Init+0x9c>)
 80184a4:	2200      	movs	r2, #0
 80184a6:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 80184a8:	4b18      	ldr	r3, [pc, #96]	@ (801850c <USBD_LL_Init+0x9c>)
 80184aa:	2202      	movs	r2, #2
 80184ac:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 80184ae:	4b17      	ldr	r3, [pc, #92]	@ (801850c <USBD_LL_Init+0x9c>)
 80184b0:	2200      	movs	r2, #0
 80184b2:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 80184b4:	4b15      	ldr	r3, [pc, #84]	@ (801850c <USBD_LL_Init+0x9c>)
 80184b6:	2200      	movs	r2, #0
 80184b8:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 80184ba:	4b14      	ldr	r3, [pc, #80]	@ (801850c <USBD_LL_Init+0x9c>)
 80184bc:	2200      	movs	r2, #0
 80184be:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 80184c0:	4b12      	ldr	r3, [pc, #72]	@ (801850c <USBD_LL_Init+0x9c>)
 80184c2:	2200      	movs	r2, #0
 80184c4:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 80184c6:	4b11      	ldr	r3, [pc, #68]	@ (801850c <USBD_LL_Init+0x9c>)
 80184c8:	2200      	movs	r2, #0
 80184ca:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 80184cc:	4b0f      	ldr	r3, [pc, #60]	@ (801850c <USBD_LL_Init+0x9c>)
 80184ce:	2200      	movs	r2, #0
 80184d0:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 80184d2:	480e      	ldr	r0, [pc, #56]	@ (801850c <USBD_LL_Init+0x9c>)
 80184d4:	f7f3 fb1f 	bl	800bb16 <HAL_PCD_Init>
 80184d8:	4603      	mov	r3, r0
 80184da:	2b00      	cmp	r3, #0
 80184dc:	d001      	beq.n	80184e2 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 80184de:	f7e9 fe3b 	bl	8002158 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 80184e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80184e6:	4809      	ldr	r0, [pc, #36]	@ (801850c <USBD_LL_Init+0x9c>)
 80184e8:	f7f4 fd73 	bl	800cfd2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 80184ec:	2280      	movs	r2, #128	@ 0x80
 80184ee:	2100      	movs	r1, #0
 80184f0:	4806      	ldr	r0, [pc, #24]	@ (801850c <USBD_LL_Init+0x9c>)
 80184f2:	f7f4 fd27 	bl	800cf44 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 80184f6:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 80184fa:	2101      	movs	r1, #1
 80184fc:	4803      	ldr	r0, [pc, #12]	@ (801850c <USBD_LL_Init+0x9c>)
 80184fe:	f7f4 fd21 	bl	800cf44 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 8018502:	2300      	movs	r3, #0
}
 8018504:	4618      	mov	r0, r3
 8018506:	3708      	adds	r7, #8
 8018508:	46bd      	mov	sp, r7
 801850a:	bd80      	pop	{r7, pc}
 801850c:	24014b68 	.word	0x24014b68
 8018510:	40040000 	.word	0x40040000

08018514 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8018514:	b580      	push	{r7, lr}
 8018516:	b084      	sub	sp, #16
 8018518:	af00      	add	r7, sp, #0
 801851a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801851c:	2300      	movs	r3, #0
 801851e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018520:	2300      	movs	r3, #0
 8018522:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8018524:	687b      	ldr	r3, [r7, #4]
 8018526:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801852a:	4618      	mov	r0, r3
 801852c:	f7f3 fbff 	bl	800bd2e <HAL_PCD_Start>
 8018530:	4603      	mov	r3, r0
 8018532:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018534:	7bfb      	ldrb	r3, [r7, #15]
 8018536:	4618      	mov	r0, r3
 8018538:	f000 f942 	bl	80187c0 <USBD_Get_USB_Status>
 801853c:	4603      	mov	r3, r0
 801853e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018540:	7bbb      	ldrb	r3, [r7, #14]
}
 8018542:	4618      	mov	r0, r3
 8018544:	3710      	adds	r7, #16
 8018546:	46bd      	mov	sp, r7
 8018548:	bd80      	pop	{r7, pc}

0801854a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801854a:	b580      	push	{r7, lr}
 801854c:	b084      	sub	sp, #16
 801854e:	af00      	add	r7, sp, #0
 8018550:	6078      	str	r0, [r7, #4]
 8018552:	4608      	mov	r0, r1
 8018554:	4611      	mov	r1, r2
 8018556:	461a      	mov	r2, r3
 8018558:	4603      	mov	r3, r0
 801855a:	70fb      	strb	r3, [r7, #3]
 801855c:	460b      	mov	r3, r1
 801855e:	70bb      	strb	r3, [r7, #2]
 8018560:	4613      	mov	r3, r2
 8018562:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018564:	2300      	movs	r3, #0
 8018566:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018568:	2300      	movs	r3, #0
 801856a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801856c:	687b      	ldr	r3, [r7, #4]
 801856e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018572:	78bb      	ldrb	r3, [r7, #2]
 8018574:	883a      	ldrh	r2, [r7, #0]
 8018576:	78f9      	ldrb	r1, [r7, #3]
 8018578:	f7f4 f900 	bl	800c77c <HAL_PCD_EP_Open>
 801857c:	4603      	mov	r3, r0
 801857e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018580:	7bfb      	ldrb	r3, [r7, #15]
 8018582:	4618      	mov	r0, r3
 8018584:	f000 f91c 	bl	80187c0 <USBD_Get_USB_Status>
 8018588:	4603      	mov	r3, r0
 801858a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801858c:	7bbb      	ldrb	r3, [r7, #14]
}
 801858e:	4618      	mov	r0, r3
 8018590:	3710      	adds	r7, #16
 8018592:	46bd      	mov	sp, r7
 8018594:	bd80      	pop	{r7, pc}

08018596 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018596:	b580      	push	{r7, lr}
 8018598:	b084      	sub	sp, #16
 801859a:	af00      	add	r7, sp, #0
 801859c:	6078      	str	r0, [r7, #4]
 801859e:	460b      	mov	r3, r1
 80185a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80185a2:	2300      	movs	r3, #0
 80185a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80185a6:	2300      	movs	r3, #0
 80185a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80185aa:	687b      	ldr	r3, [r7, #4]
 80185ac:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80185b0:	78fa      	ldrb	r2, [r7, #3]
 80185b2:	4611      	mov	r1, r2
 80185b4:	4618      	mov	r0, r3
 80185b6:	f7f4 f949 	bl	800c84c <HAL_PCD_EP_Close>
 80185ba:	4603      	mov	r3, r0
 80185bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80185be:	7bfb      	ldrb	r3, [r7, #15]
 80185c0:	4618      	mov	r0, r3
 80185c2:	f000 f8fd 	bl	80187c0 <USBD_Get_USB_Status>
 80185c6:	4603      	mov	r3, r0
 80185c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80185ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80185cc:	4618      	mov	r0, r3
 80185ce:	3710      	adds	r7, #16
 80185d0:	46bd      	mov	sp, r7
 80185d2:	bd80      	pop	{r7, pc}

080185d4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80185d4:	b580      	push	{r7, lr}
 80185d6:	b084      	sub	sp, #16
 80185d8:	af00      	add	r7, sp, #0
 80185da:	6078      	str	r0, [r7, #4]
 80185dc:	460b      	mov	r3, r1
 80185de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80185e0:	2300      	movs	r3, #0
 80185e2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80185e4:	2300      	movs	r3, #0
 80185e6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80185e8:	687b      	ldr	r3, [r7, #4]
 80185ea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80185ee:	78fa      	ldrb	r2, [r7, #3]
 80185f0:	4611      	mov	r1, r2
 80185f2:	4618      	mov	r0, r3
 80185f4:	f7f4 fa01 	bl	800c9fa <HAL_PCD_EP_SetStall>
 80185f8:	4603      	mov	r3, r0
 80185fa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80185fc:	7bfb      	ldrb	r3, [r7, #15]
 80185fe:	4618      	mov	r0, r3
 8018600:	f000 f8de 	bl	80187c0 <USBD_Get_USB_Status>
 8018604:	4603      	mov	r3, r0
 8018606:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018608:	7bbb      	ldrb	r3, [r7, #14]
}
 801860a:	4618      	mov	r0, r3
 801860c:	3710      	adds	r7, #16
 801860e:	46bd      	mov	sp, r7
 8018610:	bd80      	pop	{r7, pc}

08018612 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018612:	b580      	push	{r7, lr}
 8018614:	b084      	sub	sp, #16
 8018616:	af00      	add	r7, sp, #0
 8018618:	6078      	str	r0, [r7, #4]
 801861a:	460b      	mov	r3, r1
 801861c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801861e:	2300      	movs	r3, #0
 8018620:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018622:	2300      	movs	r3, #0
 8018624:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8018626:	687b      	ldr	r3, [r7, #4]
 8018628:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801862c:	78fa      	ldrb	r2, [r7, #3]
 801862e:	4611      	mov	r1, r2
 8018630:	4618      	mov	r0, r3
 8018632:	f7f4 fa45 	bl	800cac0 <HAL_PCD_EP_ClrStall>
 8018636:	4603      	mov	r3, r0
 8018638:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801863a:	7bfb      	ldrb	r3, [r7, #15]
 801863c:	4618      	mov	r0, r3
 801863e:	f000 f8bf 	bl	80187c0 <USBD_Get_USB_Status>
 8018642:	4603      	mov	r3, r0
 8018644:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018646:	7bbb      	ldrb	r3, [r7, #14]
}
 8018648:	4618      	mov	r0, r3
 801864a:	3710      	adds	r7, #16
 801864c:	46bd      	mov	sp, r7
 801864e:	bd80      	pop	{r7, pc}

08018650 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8018650:	b480      	push	{r7}
 8018652:	b085      	sub	sp, #20
 8018654:	af00      	add	r7, sp, #0
 8018656:	6078      	str	r0, [r7, #4]
 8018658:	460b      	mov	r3, r1
 801865a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801865c:	687b      	ldr	r3, [r7, #4]
 801865e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018662:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8018664:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018668:	2b00      	cmp	r3, #0
 801866a:	da0b      	bge.n	8018684 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801866c:	78fb      	ldrb	r3, [r7, #3]
 801866e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8018672:	68f9      	ldr	r1, [r7, #12]
 8018674:	4613      	mov	r3, r2
 8018676:	00db      	lsls	r3, r3, #3
 8018678:	4413      	add	r3, r2
 801867a:	009b      	lsls	r3, r3, #2
 801867c:	440b      	add	r3, r1
 801867e:	3316      	adds	r3, #22
 8018680:	781b      	ldrb	r3, [r3, #0]
 8018682:	e00b      	b.n	801869c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8018684:	78fb      	ldrb	r3, [r7, #3]
 8018686:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801868a:	68f9      	ldr	r1, [r7, #12]
 801868c:	4613      	mov	r3, r2
 801868e:	00db      	lsls	r3, r3, #3
 8018690:	4413      	add	r3, r2
 8018692:	009b      	lsls	r3, r3, #2
 8018694:	440b      	add	r3, r1
 8018696:	f203 2356 	addw	r3, r3, #598	@ 0x256
 801869a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801869c:	4618      	mov	r0, r3
 801869e:	3714      	adds	r7, #20
 80186a0:	46bd      	mov	sp, r7
 80186a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186a6:	4770      	bx	lr

080186a8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80186a8:	b580      	push	{r7, lr}
 80186aa:	b084      	sub	sp, #16
 80186ac:	af00      	add	r7, sp, #0
 80186ae:	6078      	str	r0, [r7, #4]
 80186b0:	460b      	mov	r3, r1
 80186b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80186b4:	2300      	movs	r3, #0
 80186b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80186b8:	2300      	movs	r3, #0
 80186ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80186bc:	687b      	ldr	r3, [r7, #4]
 80186be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80186c2:	78fa      	ldrb	r2, [r7, #3]
 80186c4:	4611      	mov	r1, r2
 80186c6:	4618      	mov	r0, r3
 80186c8:	f7f4 f834 	bl	800c734 <HAL_PCD_SetAddress>
 80186cc:	4603      	mov	r3, r0
 80186ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80186d0:	7bfb      	ldrb	r3, [r7, #15]
 80186d2:	4618      	mov	r0, r3
 80186d4:	f000 f874 	bl	80187c0 <USBD_Get_USB_Status>
 80186d8:	4603      	mov	r3, r0
 80186da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80186dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80186de:	4618      	mov	r0, r3
 80186e0:	3710      	adds	r7, #16
 80186e2:	46bd      	mov	sp, r7
 80186e4:	bd80      	pop	{r7, pc}

080186e6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80186e6:	b580      	push	{r7, lr}
 80186e8:	b086      	sub	sp, #24
 80186ea:	af00      	add	r7, sp, #0
 80186ec:	60f8      	str	r0, [r7, #12]
 80186ee:	607a      	str	r2, [r7, #4]
 80186f0:	603b      	str	r3, [r7, #0]
 80186f2:	460b      	mov	r3, r1
 80186f4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80186f6:	2300      	movs	r3, #0
 80186f8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80186fa:	2300      	movs	r3, #0
 80186fc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80186fe:	68fb      	ldr	r3, [r7, #12]
 8018700:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018704:	7af9      	ldrb	r1, [r7, #11]
 8018706:	683b      	ldr	r3, [r7, #0]
 8018708:	687a      	ldr	r2, [r7, #4]
 801870a:	f7f4 f93c 	bl	800c986 <HAL_PCD_EP_Transmit>
 801870e:	4603      	mov	r3, r0
 8018710:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018712:	7dfb      	ldrb	r3, [r7, #23]
 8018714:	4618      	mov	r0, r3
 8018716:	f000 f853 	bl	80187c0 <USBD_Get_USB_Status>
 801871a:	4603      	mov	r3, r0
 801871c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801871e:	7dbb      	ldrb	r3, [r7, #22]
}
 8018720:	4618      	mov	r0, r3
 8018722:	3718      	adds	r7, #24
 8018724:	46bd      	mov	sp, r7
 8018726:	bd80      	pop	{r7, pc}

08018728 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018728:	b580      	push	{r7, lr}
 801872a:	b086      	sub	sp, #24
 801872c:	af00      	add	r7, sp, #0
 801872e:	60f8      	str	r0, [r7, #12]
 8018730:	607a      	str	r2, [r7, #4]
 8018732:	603b      	str	r3, [r7, #0]
 8018734:	460b      	mov	r3, r1
 8018736:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018738:	2300      	movs	r3, #0
 801873a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801873c:	2300      	movs	r3, #0
 801873e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8018740:	68fb      	ldr	r3, [r7, #12]
 8018742:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018746:	7af9      	ldrb	r1, [r7, #11]
 8018748:	683b      	ldr	r3, [r7, #0]
 801874a:	687a      	ldr	r2, [r7, #4]
 801874c:	f7f4 f8c8 	bl	800c8e0 <HAL_PCD_EP_Receive>
 8018750:	4603      	mov	r3, r0
 8018752:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8018754:	7dfb      	ldrb	r3, [r7, #23]
 8018756:	4618      	mov	r0, r3
 8018758:	f000 f832 	bl	80187c0 <USBD_Get_USB_Status>
 801875c:	4603      	mov	r3, r0
 801875e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8018760:	7dbb      	ldrb	r3, [r7, #22]
}
 8018762:	4618      	mov	r0, r3
 8018764:	3718      	adds	r7, #24
 8018766:	46bd      	mov	sp, r7
 8018768:	bd80      	pop	{r7, pc}

0801876a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801876a:	b580      	push	{r7, lr}
 801876c:	b082      	sub	sp, #8
 801876e:	af00      	add	r7, sp, #0
 8018770:	6078      	str	r0, [r7, #4]
 8018772:	460b      	mov	r3, r1
 8018774:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8018776:	687b      	ldr	r3, [r7, #4]
 8018778:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801877c:	78fa      	ldrb	r2, [r7, #3]
 801877e:	4611      	mov	r1, r2
 8018780:	4618      	mov	r0, r3
 8018782:	f7f4 f8e8 	bl	800c956 <HAL_PCD_EP_GetRxCount>
 8018786:	4603      	mov	r3, r0
}
 8018788:	4618      	mov	r0, r3
 801878a:	3708      	adds	r7, #8
 801878c:	46bd      	mov	sp, r7
 801878e:	bd80      	pop	{r7, pc}

08018790 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8018790:	b480      	push	{r7}
 8018792:	b083      	sub	sp, #12
 8018794:	af00      	add	r7, sp, #0
 8018796:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8018798:	4b03      	ldr	r3, [pc, #12]	@ (80187a8 <USBD_static_malloc+0x18>)
}
 801879a:	4618      	mov	r0, r3
 801879c:	370c      	adds	r7, #12
 801879e:	46bd      	mov	sp, r7
 80187a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80187a4:	4770      	bx	lr
 80187a6:	bf00      	nop
 80187a8:	2401504c 	.word	0x2401504c

080187ac <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80187ac:	b480      	push	{r7}
 80187ae:	b083      	sub	sp, #12
 80187b0:	af00      	add	r7, sp, #0
 80187b2:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 80187b4:	bf00      	nop
 80187b6:	370c      	adds	r7, #12
 80187b8:	46bd      	mov	sp, r7
 80187ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80187be:	4770      	bx	lr

080187c0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80187c0:	b480      	push	{r7}
 80187c2:	b085      	sub	sp, #20
 80187c4:	af00      	add	r7, sp, #0
 80187c6:	4603      	mov	r3, r0
 80187c8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80187ca:	2300      	movs	r3, #0
 80187cc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80187ce:	79fb      	ldrb	r3, [r7, #7]
 80187d0:	2b03      	cmp	r3, #3
 80187d2:	d817      	bhi.n	8018804 <USBD_Get_USB_Status+0x44>
 80187d4:	a201      	add	r2, pc, #4	@ (adr r2, 80187dc <USBD_Get_USB_Status+0x1c>)
 80187d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80187da:	bf00      	nop
 80187dc:	080187ed 	.word	0x080187ed
 80187e0:	080187f3 	.word	0x080187f3
 80187e4:	080187f9 	.word	0x080187f9
 80187e8:	080187ff 	.word	0x080187ff
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80187ec:	2300      	movs	r3, #0
 80187ee:	73fb      	strb	r3, [r7, #15]
    break;
 80187f0:	e00b      	b.n	801880a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80187f2:	2303      	movs	r3, #3
 80187f4:	73fb      	strb	r3, [r7, #15]
    break;
 80187f6:	e008      	b.n	801880a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80187f8:	2301      	movs	r3, #1
 80187fa:	73fb      	strb	r3, [r7, #15]
    break;
 80187fc:	e005      	b.n	801880a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80187fe:	2303      	movs	r3, #3
 8018800:	73fb      	strb	r3, [r7, #15]
    break;
 8018802:	e002      	b.n	801880a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8018804:	2303      	movs	r3, #3
 8018806:	73fb      	strb	r3, [r7, #15]
    break;
 8018808:	bf00      	nop
  }
  return usb_status;
 801880a:	7bfb      	ldrb	r3, [r7, #15]
}
 801880c:	4618      	mov	r0, r3
 801880e:	3714      	adds	r7, #20
 8018810:	46bd      	mov	sp, r7
 8018812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018816:	4770      	bx	lr

08018818 <atof>:
 8018818:	2100      	movs	r1, #0
 801881a:	f000 bdb7 	b.w	801938c <strtod>

0801881e <atoi>:
 801881e:	220a      	movs	r2, #10
 8018820:	2100      	movs	r1, #0
 8018822:	f000 be39 	b.w	8019498 <strtol>

08018826 <sulp>:
 8018826:	b570      	push	{r4, r5, r6, lr}
 8018828:	4604      	mov	r4, r0
 801882a:	460d      	mov	r5, r1
 801882c:	4616      	mov	r6, r2
 801882e:	ec45 4b10 	vmov	d0, r4, r5
 8018832:	f003 f9eb 	bl	801bc0c <__ulp>
 8018836:	b17e      	cbz	r6, 8018858 <sulp+0x32>
 8018838:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801883c:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8018840:	2b00      	cmp	r3, #0
 8018842:	dd09      	ble.n	8018858 <sulp+0x32>
 8018844:	051b      	lsls	r3, r3, #20
 8018846:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801884a:	2000      	movs	r0, #0
 801884c:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8018850:	ec41 0b17 	vmov	d7, r0, r1
 8018854:	ee20 0b07 	vmul.f64	d0, d0, d7
 8018858:	bd70      	pop	{r4, r5, r6, pc}
 801885a:	0000      	movs	r0, r0
 801885c:	0000      	movs	r0, r0
	...

08018860 <_strtod_l>:
 8018860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018864:	ed2d 8b0a 	vpush	{d8-d12}
 8018868:	b097      	sub	sp, #92	@ 0x5c
 801886a:	4688      	mov	r8, r1
 801886c:	920e      	str	r2, [sp, #56]	@ 0x38
 801886e:	2200      	movs	r2, #0
 8018870:	9212      	str	r2, [sp, #72]	@ 0x48
 8018872:	9005      	str	r0, [sp, #20]
 8018874:	f04f 0a00 	mov.w	sl, #0
 8018878:	f04f 0b00 	mov.w	fp, #0
 801887c:	460a      	mov	r2, r1
 801887e:	9211      	str	r2, [sp, #68]	@ 0x44
 8018880:	7811      	ldrb	r1, [r2, #0]
 8018882:	292b      	cmp	r1, #43	@ 0x2b
 8018884:	d04c      	beq.n	8018920 <_strtod_l+0xc0>
 8018886:	d839      	bhi.n	80188fc <_strtod_l+0x9c>
 8018888:	290d      	cmp	r1, #13
 801888a:	d833      	bhi.n	80188f4 <_strtod_l+0x94>
 801888c:	2908      	cmp	r1, #8
 801888e:	d833      	bhi.n	80188f8 <_strtod_l+0x98>
 8018890:	2900      	cmp	r1, #0
 8018892:	d03c      	beq.n	801890e <_strtod_l+0xae>
 8018894:	2200      	movs	r2, #0
 8018896:	9208      	str	r2, [sp, #32]
 8018898:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801889a:	782a      	ldrb	r2, [r5, #0]
 801889c:	2a30      	cmp	r2, #48	@ 0x30
 801889e:	f040 80b5 	bne.w	8018a0c <_strtod_l+0x1ac>
 80188a2:	786a      	ldrb	r2, [r5, #1]
 80188a4:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80188a8:	2a58      	cmp	r2, #88	@ 0x58
 80188aa:	d170      	bne.n	801898e <_strtod_l+0x12e>
 80188ac:	9302      	str	r3, [sp, #8]
 80188ae:	9b08      	ldr	r3, [sp, #32]
 80188b0:	9301      	str	r3, [sp, #4]
 80188b2:	ab12      	add	r3, sp, #72	@ 0x48
 80188b4:	9300      	str	r3, [sp, #0]
 80188b6:	4a8b      	ldr	r2, [pc, #556]	@ (8018ae4 <_strtod_l+0x284>)
 80188b8:	9805      	ldr	r0, [sp, #20]
 80188ba:	ab13      	add	r3, sp, #76	@ 0x4c
 80188bc:	a911      	add	r1, sp, #68	@ 0x44
 80188be:	f002 fa97 	bl	801adf0 <__gethex>
 80188c2:	f010 060f 	ands.w	r6, r0, #15
 80188c6:	4604      	mov	r4, r0
 80188c8:	d005      	beq.n	80188d6 <_strtod_l+0x76>
 80188ca:	2e06      	cmp	r6, #6
 80188cc:	d12a      	bne.n	8018924 <_strtod_l+0xc4>
 80188ce:	3501      	adds	r5, #1
 80188d0:	2300      	movs	r3, #0
 80188d2:	9511      	str	r5, [sp, #68]	@ 0x44
 80188d4:	9308      	str	r3, [sp, #32]
 80188d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80188d8:	2b00      	cmp	r3, #0
 80188da:	f040 852f 	bne.w	801933c <_strtod_l+0xadc>
 80188de:	9b08      	ldr	r3, [sp, #32]
 80188e0:	ec4b ab10 	vmov	d0, sl, fp
 80188e4:	b1cb      	cbz	r3, 801891a <_strtod_l+0xba>
 80188e6:	eeb1 0b40 	vneg.f64	d0, d0
 80188ea:	b017      	add	sp, #92	@ 0x5c
 80188ec:	ecbd 8b0a 	vpop	{d8-d12}
 80188f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80188f4:	2920      	cmp	r1, #32
 80188f6:	d1cd      	bne.n	8018894 <_strtod_l+0x34>
 80188f8:	3201      	adds	r2, #1
 80188fa:	e7c0      	b.n	801887e <_strtod_l+0x1e>
 80188fc:	292d      	cmp	r1, #45	@ 0x2d
 80188fe:	d1c9      	bne.n	8018894 <_strtod_l+0x34>
 8018900:	2101      	movs	r1, #1
 8018902:	9108      	str	r1, [sp, #32]
 8018904:	1c51      	adds	r1, r2, #1
 8018906:	9111      	str	r1, [sp, #68]	@ 0x44
 8018908:	7852      	ldrb	r2, [r2, #1]
 801890a:	2a00      	cmp	r2, #0
 801890c:	d1c4      	bne.n	8018898 <_strtod_l+0x38>
 801890e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8018910:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8018914:	2b00      	cmp	r3, #0
 8018916:	f040 850f 	bne.w	8019338 <_strtod_l+0xad8>
 801891a:	ec4b ab10 	vmov	d0, sl, fp
 801891e:	e7e4      	b.n	80188ea <_strtod_l+0x8a>
 8018920:	2100      	movs	r1, #0
 8018922:	e7ee      	b.n	8018902 <_strtod_l+0xa2>
 8018924:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8018926:	b13a      	cbz	r2, 8018938 <_strtod_l+0xd8>
 8018928:	2135      	movs	r1, #53	@ 0x35
 801892a:	a814      	add	r0, sp, #80	@ 0x50
 801892c:	f003 fa65 	bl	801bdfa <__copybits>
 8018930:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8018932:	9805      	ldr	r0, [sp, #20]
 8018934:	f002 fe36 	bl	801b5a4 <_Bfree>
 8018938:	1e73      	subs	r3, r6, #1
 801893a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801893c:	2b04      	cmp	r3, #4
 801893e:	d806      	bhi.n	801894e <_strtod_l+0xee>
 8018940:	e8df f003 	tbb	[pc, r3]
 8018944:	201d0314 	.word	0x201d0314
 8018948:	14          	.byte	0x14
 8018949:	00          	.byte	0x00
 801894a:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 801894e:	05e3      	lsls	r3, r4, #23
 8018950:	bf48      	it	mi
 8018952:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8018956:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801895a:	0d1b      	lsrs	r3, r3, #20
 801895c:	051b      	lsls	r3, r3, #20
 801895e:	2b00      	cmp	r3, #0
 8018960:	d1b9      	bne.n	80188d6 <_strtod_l+0x76>
 8018962:	f001 fb6f 	bl	801a044 <__errno>
 8018966:	2322      	movs	r3, #34	@ 0x22
 8018968:	6003      	str	r3, [r0, #0]
 801896a:	e7b4      	b.n	80188d6 <_strtod_l+0x76>
 801896c:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 8018970:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8018974:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8018978:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801897c:	e7e7      	b.n	801894e <_strtod_l+0xee>
 801897e:	f8df b16c 	ldr.w	fp, [pc, #364]	@ 8018aec <_strtod_l+0x28c>
 8018982:	e7e4      	b.n	801894e <_strtod_l+0xee>
 8018984:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8018988:	f04f 3aff 	mov.w	sl, #4294967295
 801898c:	e7df      	b.n	801894e <_strtod_l+0xee>
 801898e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018990:	1c5a      	adds	r2, r3, #1
 8018992:	9211      	str	r2, [sp, #68]	@ 0x44
 8018994:	785b      	ldrb	r3, [r3, #1]
 8018996:	2b30      	cmp	r3, #48	@ 0x30
 8018998:	d0f9      	beq.n	801898e <_strtod_l+0x12e>
 801899a:	2b00      	cmp	r3, #0
 801899c:	d09b      	beq.n	80188d6 <_strtod_l+0x76>
 801899e:	2301      	movs	r3, #1
 80189a0:	2600      	movs	r6, #0
 80189a2:	9307      	str	r3, [sp, #28]
 80189a4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80189a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80189a8:	46b1      	mov	r9, r6
 80189aa:	4635      	mov	r5, r6
 80189ac:	220a      	movs	r2, #10
 80189ae:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80189b0:	7804      	ldrb	r4, [r0, #0]
 80189b2:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 80189b6:	b2d9      	uxtb	r1, r3
 80189b8:	2909      	cmp	r1, #9
 80189ba:	d929      	bls.n	8018a10 <_strtod_l+0x1b0>
 80189bc:	494a      	ldr	r1, [pc, #296]	@ (8018ae8 <_strtod_l+0x288>)
 80189be:	2201      	movs	r2, #1
 80189c0:	f001 fae4 	bl	8019f8c <strncmp>
 80189c4:	b378      	cbz	r0, 8018a26 <_strtod_l+0x1c6>
 80189c6:	2000      	movs	r0, #0
 80189c8:	4622      	mov	r2, r4
 80189ca:	462b      	mov	r3, r5
 80189cc:	4607      	mov	r7, r0
 80189ce:	9006      	str	r0, [sp, #24]
 80189d0:	2a65      	cmp	r2, #101	@ 0x65
 80189d2:	d001      	beq.n	80189d8 <_strtod_l+0x178>
 80189d4:	2a45      	cmp	r2, #69	@ 0x45
 80189d6:	d117      	bne.n	8018a08 <_strtod_l+0x1a8>
 80189d8:	b91b      	cbnz	r3, 80189e2 <_strtod_l+0x182>
 80189da:	9b07      	ldr	r3, [sp, #28]
 80189dc:	4303      	orrs	r3, r0
 80189de:	d096      	beq.n	801890e <_strtod_l+0xae>
 80189e0:	2300      	movs	r3, #0
 80189e2:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 80189e6:	f108 0201 	add.w	r2, r8, #1
 80189ea:	9211      	str	r2, [sp, #68]	@ 0x44
 80189ec:	f898 2001 	ldrb.w	r2, [r8, #1]
 80189f0:	2a2b      	cmp	r2, #43	@ 0x2b
 80189f2:	d06b      	beq.n	8018acc <_strtod_l+0x26c>
 80189f4:	2a2d      	cmp	r2, #45	@ 0x2d
 80189f6:	d071      	beq.n	8018adc <_strtod_l+0x27c>
 80189f8:	f04f 0e00 	mov.w	lr, #0
 80189fc:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8018a00:	2c09      	cmp	r4, #9
 8018a02:	d979      	bls.n	8018af8 <_strtod_l+0x298>
 8018a04:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8018a08:	2400      	movs	r4, #0
 8018a0a:	e094      	b.n	8018b36 <_strtod_l+0x2d6>
 8018a0c:	2300      	movs	r3, #0
 8018a0e:	e7c7      	b.n	80189a0 <_strtod_l+0x140>
 8018a10:	2d08      	cmp	r5, #8
 8018a12:	f100 0001 	add.w	r0, r0, #1
 8018a16:	bfd4      	ite	le
 8018a18:	fb02 3909 	mlale	r9, r2, r9, r3
 8018a1c:	fb02 3606 	mlagt	r6, r2, r6, r3
 8018a20:	3501      	adds	r5, #1
 8018a22:	9011      	str	r0, [sp, #68]	@ 0x44
 8018a24:	e7c3      	b.n	80189ae <_strtod_l+0x14e>
 8018a26:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018a28:	1c5a      	adds	r2, r3, #1
 8018a2a:	9211      	str	r2, [sp, #68]	@ 0x44
 8018a2c:	785a      	ldrb	r2, [r3, #1]
 8018a2e:	b375      	cbz	r5, 8018a8e <_strtod_l+0x22e>
 8018a30:	4607      	mov	r7, r0
 8018a32:	462b      	mov	r3, r5
 8018a34:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8018a38:	2909      	cmp	r1, #9
 8018a3a:	d913      	bls.n	8018a64 <_strtod_l+0x204>
 8018a3c:	2101      	movs	r1, #1
 8018a3e:	9106      	str	r1, [sp, #24]
 8018a40:	e7c6      	b.n	80189d0 <_strtod_l+0x170>
 8018a42:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018a44:	1c5a      	adds	r2, r3, #1
 8018a46:	9211      	str	r2, [sp, #68]	@ 0x44
 8018a48:	785a      	ldrb	r2, [r3, #1]
 8018a4a:	3001      	adds	r0, #1
 8018a4c:	2a30      	cmp	r2, #48	@ 0x30
 8018a4e:	d0f8      	beq.n	8018a42 <_strtod_l+0x1e2>
 8018a50:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8018a54:	2b08      	cmp	r3, #8
 8018a56:	f200 8476 	bhi.w	8019346 <_strtod_l+0xae6>
 8018a5a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018a5c:	930a      	str	r3, [sp, #40]	@ 0x28
 8018a5e:	4607      	mov	r7, r0
 8018a60:	2000      	movs	r0, #0
 8018a62:	4603      	mov	r3, r0
 8018a64:	3a30      	subs	r2, #48	@ 0x30
 8018a66:	f100 0101 	add.w	r1, r0, #1
 8018a6a:	d023      	beq.n	8018ab4 <_strtod_l+0x254>
 8018a6c:	440f      	add	r7, r1
 8018a6e:	eb00 0c03 	add.w	ip, r0, r3
 8018a72:	4619      	mov	r1, r3
 8018a74:	240a      	movs	r4, #10
 8018a76:	4561      	cmp	r1, ip
 8018a78:	d10b      	bne.n	8018a92 <_strtod_l+0x232>
 8018a7a:	1c5c      	adds	r4, r3, #1
 8018a7c:	4403      	add	r3, r0
 8018a7e:	2b08      	cmp	r3, #8
 8018a80:	4404      	add	r4, r0
 8018a82:	dc11      	bgt.n	8018aa8 <_strtod_l+0x248>
 8018a84:	230a      	movs	r3, #10
 8018a86:	fb03 2909 	mla	r9, r3, r9, r2
 8018a8a:	2100      	movs	r1, #0
 8018a8c:	e013      	b.n	8018ab6 <_strtod_l+0x256>
 8018a8e:	4628      	mov	r0, r5
 8018a90:	e7dc      	b.n	8018a4c <_strtod_l+0x1ec>
 8018a92:	2908      	cmp	r1, #8
 8018a94:	f101 0101 	add.w	r1, r1, #1
 8018a98:	dc02      	bgt.n	8018aa0 <_strtod_l+0x240>
 8018a9a:	fb04 f909 	mul.w	r9, r4, r9
 8018a9e:	e7ea      	b.n	8018a76 <_strtod_l+0x216>
 8018aa0:	2910      	cmp	r1, #16
 8018aa2:	bfd8      	it	le
 8018aa4:	4366      	mulle	r6, r4
 8018aa6:	e7e6      	b.n	8018a76 <_strtod_l+0x216>
 8018aa8:	2b0f      	cmp	r3, #15
 8018aaa:	dcee      	bgt.n	8018a8a <_strtod_l+0x22a>
 8018aac:	230a      	movs	r3, #10
 8018aae:	fb03 2606 	mla	r6, r3, r6, r2
 8018ab2:	e7ea      	b.n	8018a8a <_strtod_l+0x22a>
 8018ab4:	461c      	mov	r4, r3
 8018ab6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018ab8:	1c5a      	adds	r2, r3, #1
 8018aba:	9211      	str	r2, [sp, #68]	@ 0x44
 8018abc:	785a      	ldrb	r2, [r3, #1]
 8018abe:	4608      	mov	r0, r1
 8018ac0:	4623      	mov	r3, r4
 8018ac2:	e7b7      	b.n	8018a34 <_strtod_l+0x1d4>
 8018ac4:	2301      	movs	r3, #1
 8018ac6:	2700      	movs	r7, #0
 8018ac8:	9306      	str	r3, [sp, #24]
 8018aca:	e786      	b.n	80189da <_strtod_l+0x17a>
 8018acc:	f04f 0e00 	mov.w	lr, #0
 8018ad0:	f108 0202 	add.w	r2, r8, #2
 8018ad4:	9211      	str	r2, [sp, #68]	@ 0x44
 8018ad6:	f898 2002 	ldrb.w	r2, [r8, #2]
 8018ada:	e78f      	b.n	80189fc <_strtod_l+0x19c>
 8018adc:	f04f 0e01 	mov.w	lr, #1
 8018ae0:	e7f6      	b.n	8018ad0 <_strtod_l+0x270>
 8018ae2:	bf00      	nop
 8018ae4:	0801df18 	.word	0x0801df18
 8018ae8:	0801df00 	.word	0x0801df00
 8018aec:	7ff00000 	.word	0x7ff00000
 8018af0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018af2:	1c54      	adds	r4, r2, #1
 8018af4:	9411      	str	r4, [sp, #68]	@ 0x44
 8018af6:	7852      	ldrb	r2, [r2, #1]
 8018af8:	2a30      	cmp	r2, #48	@ 0x30
 8018afa:	d0f9      	beq.n	8018af0 <_strtod_l+0x290>
 8018afc:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 8018b00:	2c08      	cmp	r4, #8
 8018b02:	d881      	bhi.n	8018a08 <_strtod_l+0x1a8>
 8018b04:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8018b08:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018b0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8018b0c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018b0e:	1c51      	adds	r1, r2, #1
 8018b10:	9111      	str	r1, [sp, #68]	@ 0x44
 8018b12:	7852      	ldrb	r2, [r2, #1]
 8018b14:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 8018b18:	2c09      	cmp	r4, #9
 8018b1a:	d938      	bls.n	8018b8e <_strtod_l+0x32e>
 8018b1c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8018b1e:	1b0c      	subs	r4, r1, r4
 8018b20:	2c08      	cmp	r4, #8
 8018b22:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8018b26:	dc02      	bgt.n	8018b2e <_strtod_l+0x2ce>
 8018b28:	4564      	cmp	r4, ip
 8018b2a:	bfa8      	it	ge
 8018b2c:	4664      	movge	r4, ip
 8018b2e:	f1be 0f00 	cmp.w	lr, #0
 8018b32:	d000      	beq.n	8018b36 <_strtod_l+0x2d6>
 8018b34:	4264      	negs	r4, r4
 8018b36:	2b00      	cmp	r3, #0
 8018b38:	d14e      	bne.n	8018bd8 <_strtod_l+0x378>
 8018b3a:	9b07      	ldr	r3, [sp, #28]
 8018b3c:	4318      	orrs	r0, r3
 8018b3e:	f47f aeca 	bne.w	80188d6 <_strtod_l+0x76>
 8018b42:	9b06      	ldr	r3, [sp, #24]
 8018b44:	2b00      	cmp	r3, #0
 8018b46:	f47f aee2 	bne.w	801890e <_strtod_l+0xae>
 8018b4a:	2a69      	cmp	r2, #105	@ 0x69
 8018b4c:	d027      	beq.n	8018b9e <_strtod_l+0x33e>
 8018b4e:	dc24      	bgt.n	8018b9a <_strtod_l+0x33a>
 8018b50:	2a49      	cmp	r2, #73	@ 0x49
 8018b52:	d024      	beq.n	8018b9e <_strtod_l+0x33e>
 8018b54:	2a4e      	cmp	r2, #78	@ 0x4e
 8018b56:	f47f aeda 	bne.w	801890e <_strtod_l+0xae>
 8018b5a:	4997      	ldr	r1, [pc, #604]	@ (8018db8 <_strtod_l+0x558>)
 8018b5c:	a811      	add	r0, sp, #68	@ 0x44
 8018b5e:	f002 fb69 	bl	801b234 <__match>
 8018b62:	2800      	cmp	r0, #0
 8018b64:	f43f aed3 	beq.w	801890e <_strtod_l+0xae>
 8018b68:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018b6a:	781b      	ldrb	r3, [r3, #0]
 8018b6c:	2b28      	cmp	r3, #40	@ 0x28
 8018b6e:	d12d      	bne.n	8018bcc <_strtod_l+0x36c>
 8018b70:	4992      	ldr	r1, [pc, #584]	@ (8018dbc <_strtod_l+0x55c>)
 8018b72:	aa14      	add	r2, sp, #80	@ 0x50
 8018b74:	a811      	add	r0, sp, #68	@ 0x44
 8018b76:	f002 fb71 	bl	801b25c <__hexnan>
 8018b7a:	2805      	cmp	r0, #5
 8018b7c:	d126      	bne.n	8018bcc <_strtod_l+0x36c>
 8018b7e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018b80:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 8018b84:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8018b88:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8018b8c:	e6a3      	b.n	80188d6 <_strtod_l+0x76>
 8018b8e:	240a      	movs	r4, #10
 8018b90:	fb04 2c0c 	mla	ip, r4, ip, r2
 8018b94:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 8018b98:	e7b8      	b.n	8018b0c <_strtod_l+0x2ac>
 8018b9a:	2a6e      	cmp	r2, #110	@ 0x6e
 8018b9c:	e7db      	b.n	8018b56 <_strtod_l+0x2f6>
 8018b9e:	4988      	ldr	r1, [pc, #544]	@ (8018dc0 <_strtod_l+0x560>)
 8018ba0:	a811      	add	r0, sp, #68	@ 0x44
 8018ba2:	f002 fb47 	bl	801b234 <__match>
 8018ba6:	2800      	cmp	r0, #0
 8018ba8:	f43f aeb1 	beq.w	801890e <_strtod_l+0xae>
 8018bac:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018bae:	4985      	ldr	r1, [pc, #532]	@ (8018dc4 <_strtod_l+0x564>)
 8018bb0:	3b01      	subs	r3, #1
 8018bb2:	a811      	add	r0, sp, #68	@ 0x44
 8018bb4:	9311      	str	r3, [sp, #68]	@ 0x44
 8018bb6:	f002 fb3d 	bl	801b234 <__match>
 8018bba:	b910      	cbnz	r0, 8018bc2 <_strtod_l+0x362>
 8018bbc:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018bbe:	3301      	adds	r3, #1
 8018bc0:	9311      	str	r3, [sp, #68]	@ 0x44
 8018bc2:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8018dd8 <_strtod_l+0x578>
 8018bc6:	f04f 0a00 	mov.w	sl, #0
 8018bca:	e684      	b.n	80188d6 <_strtod_l+0x76>
 8018bcc:	487e      	ldr	r0, [pc, #504]	@ (8018dc8 <_strtod_l+0x568>)
 8018bce:	f001 fa77 	bl	801a0c0 <nan>
 8018bd2:	ec5b ab10 	vmov	sl, fp, d0
 8018bd6:	e67e      	b.n	80188d6 <_strtod_l+0x76>
 8018bd8:	ee07 9a90 	vmov	s15, r9
 8018bdc:	1be2      	subs	r2, r4, r7
 8018bde:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8018be2:	2d00      	cmp	r5, #0
 8018be4:	bf08      	it	eq
 8018be6:	461d      	moveq	r5, r3
 8018be8:	2b10      	cmp	r3, #16
 8018bea:	9209      	str	r2, [sp, #36]	@ 0x24
 8018bec:	461a      	mov	r2, r3
 8018bee:	bfa8      	it	ge
 8018bf0:	2210      	movge	r2, #16
 8018bf2:	2b09      	cmp	r3, #9
 8018bf4:	ec5b ab17 	vmov	sl, fp, d7
 8018bf8:	dc15      	bgt.n	8018c26 <_strtod_l+0x3c6>
 8018bfa:	1be1      	subs	r1, r4, r7
 8018bfc:	2900      	cmp	r1, #0
 8018bfe:	f43f ae6a 	beq.w	80188d6 <_strtod_l+0x76>
 8018c02:	eba4 0107 	sub.w	r1, r4, r7
 8018c06:	dd72      	ble.n	8018cee <_strtod_l+0x48e>
 8018c08:	2916      	cmp	r1, #22
 8018c0a:	dc59      	bgt.n	8018cc0 <_strtod_l+0x460>
 8018c0c:	4b6f      	ldr	r3, [pc, #444]	@ (8018dcc <_strtod_l+0x56c>)
 8018c0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018c10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018c14:	ed93 7b00 	vldr	d7, [r3]
 8018c18:	ec4b ab16 	vmov	d6, sl, fp
 8018c1c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018c20:	ec5b ab17 	vmov	sl, fp, d7
 8018c24:	e657      	b.n	80188d6 <_strtod_l+0x76>
 8018c26:	4969      	ldr	r1, [pc, #420]	@ (8018dcc <_strtod_l+0x56c>)
 8018c28:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8018c2c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8018c30:	ee06 6a90 	vmov	s13, r6
 8018c34:	2b0f      	cmp	r3, #15
 8018c36:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8018c3a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8018c3e:	ec5b ab16 	vmov	sl, fp, d6
 8018c42:	ddda      	ble.n	8018bfa <_strtod_l+0x39a>
 8018c44:	1a9a      	subs	r2, r3, r2
 8018c46:	1be1      	subs	r1, r4, r7
 8018c48:	440a      	add	r2, r1
 8018c4a:	2a00      	cmp	r2, #0
 8018c4c:	f340 8094 	ble.w	8018d78 <_strtod_l+0x518>
 8018c50:	f012 000f 	ands.w	r0, r2, #15
 8018c54:	d00a      	beq.n	8018c6c <_strtod_l+0x40c>
 8018c56:	495d      	ldr	r1, [pc, #372]	@ (8018dcc <_strtod_l+0x56c>)
 8018c58:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8018c5c:	ed91 7b00 	vldr	d7, [r1]
 8018c60:	ec4b ab16 	vmov	d6, sl, fp
 8018c64:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018c68:	ec5b ab17 	vmov	sl, fp, d7
 8018c6c:	f032 020f 	bics.w	r2, r2, #15
 8018c70:	d073      	beq.n	8018d5a <_strtod_l+0x4fa>
 8018c72:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 8018c76:	dd47      	ble.n	8018d08 <_strtod_l+0x4a8>
 8018c78:	2400      	movs	r4, #0
 8018c7a:	4625      	mov	r5, r4
 8018c7c:	9407      	str	r4, [sp, #28]
 8018c7e:	4626      	mov	r6, r4
 8018c80:	9a05      	ldr	r2, [sp, #20]
 8018c82:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8018dd8 <_strtod_l+0x578>
 8018c86:	2322      	movs	r3, #34	@ 0x22
 8018c88:	6013      	str	r3, [r2, #0]
 8018c8a:	f04f 0a00 	mov.w	sl, #0
 8018c8e:	9b07      	ldr	r3, [sp, #28]
 8018c90:	2b00      	cmp	r3, #0
 8018c92:	f43f ae20 	beq.w	80188d6 <_strtod_l+0x76>
 8018c96:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8018c98:	9805      	ldr	r0, [sp, #20]
 8018c9a:	f002 fc83 	bl	801b5a4 <_Bfree>
 8018c9e:	9805      	ldr	r0, [sp, #20]
 8018ca0:	4631      	mov	r1, r6
 8018ca2:	f002 fc7f 	bl	801b5a4 <_Bfree>
 8018ca6:	9805      	ldr	r0, [sp, #20]
 8018ca8:	4629      	mov	r1, r5
 8018caa:	f002 fc7b 	bl	801b5a4 <_Bfree>
 8018cae:	9907      	ldr	r1, [sp, #28]
 8018cb0:	9805      	ldr	r0, [sp, #20]
 8018cb2:	f002 fc77 	bl	801b5a4 <_Bfree>
 8018cb6:	9805      	ldr	r0, [sp, #20]
 8018cb8:	4621      	mov	r1, r4
 8018cba:	f002 fc73 	bl	801b5a4 <_Bfree>
 8018cbe:	e60a      	b.n	80188d6 <_strtod_l+0x76>
 8018cc0:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8018cc4:	1be0      	subs	r0, r4, r7
 8018cc6:	4281      	cmp	r1, r0
 8018cc8:	dbbc      	blt.n	8018c44 <_strtod_l+0x3e4>
 8018cca:	4a40      	ldr	r2, [pc, #256]	@ (8018dcc <_strtod_l+0x56c>)
 8018ccc:	f1c3 030f 	rsb	r3, r3, #15
 8018cd0:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8018cd4:	ed91 7b00 	vldr	d7, [r1]
 8018cd8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018cda:	ec4b ab16 	vmov	d6, sl, fp
 8018cde:	1acb      	subs	r3, r1, r3
 8018ce0:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8018ce4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018ce8:	ed92 6b00 	vldr	d6, [r2]
 8018cec:	e796      	b.n	8018c1c <_strtod_l+0x3bc>
 8018cee:	3116      	adds	r1, #22
 8018cf0:	dba8      	blt.n	8018c44 <_strtod_l+0x3e4>
 8018cf2:	4b36      	ldr	r3, [pc, #216]	@ (8018dcc <_strtod_l+0x56c>)
 8018cf4:	1b3c      	subs	r4, r7, r4
 8018cf6:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8018cfa:	ed94 7b00 	vldr	d7, [r4]
 8018cfe:	ec4b ab16 	vmov	d6, sl, fp
 8018d02:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8018d06:	e78b      	b.n	8018c20 <_strtod_l+0x3c0>
 8018d08:	2000      	movs	r0, #0
 8018d0a:	ec4b ab17 	vmov	d7, sl, fp
 8018d0e:	4e30      	ldr	r6, [pc, #192]	@ (8018dd0 <_strtod_l+0x570>)
 8018d10:	1112      	asrs	r2, r2, #4
 8018d12:	4601      	mov	r1, r0
 8018d14:	2a01      	cmp	r2, #1
 8018d16:	dc23      	bgt.n	8018d60 <_strtod_l+0x500>
 8018d18:	b108      	cbz	r0, 8018d1e <_strtod_l+0x4be>
 8018d1a:	ec5b ab17 	vmov	sl, fp, d7
 8018d1e:	4a2c      	ldr	r2, [pc, #176]	@ (8018dd0 <_strtod_l+0x570>)
 8018d20:	482c      	ldr	r0, [pc, #176]	@ (8018dd4 <_strtod_l+0x574>)
 8018d22:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8018d26:	ed92 7b00 	vldr	d7, [r2]
 8018d2a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8018d2e:	ec4b ab16 	vmov	d6, sl, fp
 8018d32:	4a29      	ldr	r2, [pc, #164]	@ (8018dd8 <_strtod_l+0x578>)
 8018d34:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018d38:	ee17 1a90 	vmov	r1, s15
 8018d3c:	400a      	ands	r2, r1
 8018d3e:	4282      	cmp	r2, r0
 8018d40:	ec5b ab17 	vmov	sl, fp, d7
 8018d44:	d898      	bhi.n	8018c78 <_strtod_l+0x418>
 8018d46:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8018d4a:	4282      	cmp	r2, r0
 8018d4c:	bf86      	itte	hi
 8018d4e:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8018ddc <_strtod_l+0x57c>
 8018d52:	f04f 3aff 	movhi.w	sl, #4294967295
 8018d56:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 8018d5a:	2200      	movs	r2, #0
 8018d5c:	9206      	str	r2, [sp, #24]
 8018d5e:	e076      	b.n	8018e4e <_strtod_l+0x5ee>
 8018d60:	f012 0f01 	tst.w	r2, #1
 8018d64:	d004      	beq.n	8018d70 <_strtod_l+0x510>
 8018d66:	ed96 6b00 	vldr	d6, [r6]
 8018d6a:	2001      	movs	r0, #1
 8018d6c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018d70:	3101      	adds	r1, #1
 8018d72:	1052      	asrs	r2, r2, #1
 8018d74:	3608      	adds	r6, #8
 8018d76:	e7cd      	b.n	8018d14 <_strtod_l+0x4b4>
 8018d78:	d0ef      	beq.n	8018d5a <_strtod_l+0x4fa>
 8018d7a:	4252      	negs	r2, r2
 8018d7c:	f012 000f 	ands.w	r0, r2, #15
 8018d80:	d00a      	beq.n	8018d98 <_strtod_l+0x538>
 8018d82:	4912      	ldr	r1, [pc, #72]	@ (8018dcc <_strtod_l+0x56c>)
 8018d84:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8018d88:	ed91 7b00 	vldr	d7, [r1]
 8018d8c:	ec4b ab16 	vmov	d6, sl, fp
 8018d90:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8018d94:	ec5b ab17 	vmov	sl, fp, d7
 8018d98:	1112      	asrs	r2, r2, #4
 8018d9a:	d0de      	beq.n	8018d5a <_strtod_l+0x4fa>
 8018d9c:	2a1f      	cmp	r2, #31
 8018d9e:	dd1f      	ble.n	8018de0 <_strtod_l+0x580>
 8018da0:	2400      	movs	r4, #0
 8018da2:	4625      	mov	r5, r4
 8018da4:	9407      	str	r4, [sp, #28]
 8018da6:	4626      	mov	r6, r4
 8018da8:	9a05      	ldr	r2, [sp, #20]
 8018daa:	2322      	movs	r3, #34	@ 0x22
 8018dac:	f04f 0a00 	mov.w	sl, #0
 8018db0:	f04f 0b00 	mov.w	fp, #0
 8018db4:	6013      	str	r3, [r2, #0]
 8018db6:	e76a      	b.n	8018c8e <_strtod_l+0x42e>
 8018db8:	0801e066 	.word	0x0801e066
 8018dbc:	0801df04 	.word	0x0801df04
 8018dc0:	0801e05e 	.word	0x0801e05e
 8018dc4:	0801e098 	.word	0x0801e098
 8018dc8:	0801e324 	.word	0x0801e324
 8018dcc:	0801e210 	.word	0x0801e210
 8018dd0:	0801e1e8 	.word	0x0801e1e8
 8018dd4:	7ca00000 	.word	0x7ca00000
 8018dd8:	7ff00000 	.word	0x7ff00000
 8018ddc:	7fefffff 	.word	0x7fefffff
 8018de0:	f012 0110 	ands.w	r1, r2, #16
 8018de4:	bf18      	it	ne
 8018de6:	216a      	movne	r1, #106	@ 0x6a
 8018de8:	9106      	str	r1, [sp, #24]
 8018dea:	ec4b ab17 	vmov	d7, sl, fp
 8018dee:	49b0      	ldr	r1, [pc, #704]	@ (80190b0 <_strtod_l+0x850>)
 8018df0:	2000      	movs	r0, #0
 8018df2:	07d6      	lsls	r6, r2, #31
 8018df4:	d504      	bpl.n	8018e00 <_strtod_l+0x5a0>
 8018df6:	ed91 6b00 	vldr	d6, [r1]
 8018dfa:	2001      	movs	r0, #1
 8018dfc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8018e00:	1052      	asrs	r2, r2, #1
 8018e02:	f101 0108 	add.w	r1, r1, #8
 8018e06:	d1f4      	bne.n	8018df2 <_strtod_l+0x592>
 8018e08:	b108      	cbz	r0, 8018e0e <_strtod_l+0x5ae>
 8018e0a:	ec5b ab17 	vmov	sl, fp, d7
 8018e0e:	9a06      	ldr	r2, [sp, #24]
 8018e10:	b1b2      	cbz	r2, 8018e40 <_strtod_l+0x5e0>
 8018e12:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8018e16:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8018e1a:	2a00      	cmp	r2, #0
 8018e1c:	4658      	mov	r0, fp
 8018e1e:	dd0f      	ble.n	8018e40 <_strtod_l+0x5e0>
 8018e20:	2a1f      	cmp	r2, #31
 8018e22:	dd55      	ble.n	8018ed0 <_strtod_l+0x670>
 8018e24:	2a34      	cmp	r2, #52	@ 0x34
 8018e26:	bfde      	ittt	le
 8018e28:	f04f 32ff 	movle.w	r2, #4294967295
 8018e2c:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 8018e30:	408a      	lslle	r2, r1
 8018e32:	f04f 0a00 	mov.w	sl, #0
 8018e36:	bfcc      	ite	gt
 8018e38:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8018e3c:	ea02 0b00 	andle.w	fp, r2, r0
 8018e40:	ec4b ab17 	vmov	d7, sl, fp
 8018e44:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8018e48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018e4c:	d0a8      	beq.n	8018da0 <_strtod_l+0x540>
 8018e4e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8018e50:	9805      	ldr	r0, [sp, #20]
 8018e52:	f8cd 9000 	str.w	r9, [sp]
 8018e56:	462a      	mov	r2, r5
 8018e58:	f002 fc0c 	bl	801b674 <__s2b>
 8018e5c:	9007      	str	r0, [sp, #28]
 8018e5e:	2800      	cmp	r0, #0
 8018e60:	f43f af0a 	beq.w	8018c78 <_strtod_l+0x418>
 8018e64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018e66:	1b3f      	subs	r7, r7, r4
 8018e68:	2b00      	cmp	r3, #0
 8018e6a:	bfb4      	ite	lt
 8018e6c:	463b      	movlt	r3, r7
 8018e6e:	2300      	movge	r3, #0
 8018e70:	930a      	str	r3, [sp, #40]	@ 0x28
 8018e72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018e74:	ed9f bb8a 	vldr	d11, [pc, #552]	@ 80190a0 <_strtod_l+0x840>
 8018e78:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8018e7c:	2400      	movs	r4, #0
 8018e7e:	930d      	str	r3, [sp, #52]	@ 0x34
 8018e80:	4625      	mov	r5, r4
 8018e82:	9b07      	ldr	r3, [sp, #28]
 8018e84:	9805      	ldr	r0, [sp, #20]
 8018e86:	6859      	ldr	r1, [r3, #4]
 8018e88:	f002 fb4c 	bl	801b524 <_Balloc>
 8018e8c:	4606      	mov	r6, r0
 8018e8e:	2800      	cmp	r0, #0
 8018e90:	f43f aef6 	beq.w	8018c80 <_strtod_l+0x420>
 8018e94:	9b07      	ldr	r3, [sp, #28]
 8018e96:	691a      	ldr	r2, [r3, #16]
 8018e98:	ec4b ab19 	vmov	d9, sl, fp
 8018e9c:	3202      	adds	r2, #2
 8018e9e:	f103 010c 	add.w	r1, r3, #12
 8018ea2:	0092      	lsls	r2, r2, #2
 8018ea4:	300c      	adds	r0, #12
 8018ea6:	f001 f8fa 	bl	801a09e <memcpy>
 8018eaa:	eeb0 0b49 	vmov.f64	d0, d9
 8018eae:	9805      	ldr	r0, [sp, #20]
 8018eb0:	aa14      	add	r2, sp, #80	@ 0x50
 8018eb2:	a913      	add	r1, sp, #76	@ 0x4c
 8018eb4:	f002 ff1a 	bl	801bcec <__d2b>
 8018eb8:	9012      	str	r0, [sp, #72]	@ 0x48
 8018eba:	2800      	cmp	r0, #0
 8018ebc:	f43f aee0 	beq.w	8018c80 <_strtod_l+0x420>
 8018ec0:	9805      	ldr	r0, [sp, #20]
 8018ec2:	2101      	movs	r1, #1
 8018ec4:	f002 fc6c 	bl	801b7a0 <__i2b>
 8018ec8:	4605      	mov	r5, r0
 8018eca:	b940      	cbnz	r0, 8018ede <_strtod_l+0x67e>
 8018ecc:	2500      	movs	r5, #0
 8018ece:	e6d7      	b.n	8018c80 <_strtod_l+0x420>
 8018ed0:	f04f 31ff 	mov.w	r1, #4294967295
 8018ed4:	fa01 f202 	lsl.w	r2, r1, r2
 8018ed8:	ea02 0a0a 	and.w	sl, r2, sl
 8018edc:	e7b0      	b.n	8018e40 <_strtod_l+0x5e0>
 8018ede:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8018ee0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8018ee2:	2f00      	cmp	r7, #0
 8018ee4:	bfab      	itete	ge
 8018ee6:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8018ee8:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8018eea:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8018eee:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8018ef2:	bfac      	ite	ge
 8018ef4:	eb07 0903 	addge.w	r9, r7, r3
 8018ef8:	eba3 0807 	sublt.w	r8, r3, r7
 8018efc:	9b06      	ldr	r3, [sp, #24]
 8018efe:	1aff      	subs	r7, r7, r3
 8018f00:	4417      	add	r7, r2
 8018f02:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8018f06:	4a6b      	ldr	r2, [pc, #428]	@ (80190b4 <_strtod_l+0x854>)
 8018f08:	3f01      	subs	r7, #1
 8018f0a:	4297      	cmp	r7, r2
 8018f0c:	da51      	bge.n	8018fb2 <_strtod_l+0x752>
 8018f0e:	1bd1      	subs	r1, r2, r7
 8018f10:	291f      	cmp	r1, #31
 8018f12:	eba3 0301 	sub.w	r3, r3, r1
 8018f16:	f04f 0201 	mov.w	r2, #1
 8018f1a:	dc3e      	bgt.n	8018f9a <_strtod_l+0x73a>
 8018f1c:	408a      	lsls	r2, r1
 8018f1e:	920c      	str	r2, [sp, #48]	@ 0x30
 8018f20:	2200      	movs	r2, #0
 8018f22:	920b      	str	r2, [sp, #44]	@ 0x2c
 8018f24:	eb09 0703 	add.w	r7, r9, r3
 8018f28:	4498      	add	r8, r3
 8018f2a:	9b06      	ldr	r3, [sp, #24]
 8018f2c:	45b9      	cmp	r9, r7
 8018f2e:	4498      	add	r8, r3
 8018f30:	464b      	mov	r3, r9
 8018f32:	bfa8      	it	ge
 8018f34:	463b      	movge	r3, r7
 8018f36:	4543      	cmp	r3, r8
 8018f38:	bfa8      	it	ge
 8018f3a:	4643      	movge	r3, r8
 8018f3c:	2b00      	cmp	r3, #0
 8018f3e:	bfc2      	ittt	gt
 8018f40:	1aff      	subgt	r7, r7, r3
 8018f42:	eba8 0803 	subgt.w	r8, r8, r3
 8018f46:	eba9 0903 	subgt.w	r9, r9, r3
 8018f4a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018f4c:	2b00      	cmp	r3, #0
 8018f4e:	dd16      	ble.n	8018f7e <_strtod_l+0x71e>
 8018f50:	4629      	mov	r1, r5
 8018f52:	9805      	ldr	r0, [sp, #20]
 8018f54:	461a      	mov	r2, r3
 8018f56:	f002 fce3 	bl	801b920 <__pow5mult>
 8018f5a:	4605      	mov	r5, r0
 8018f5c:	2800      	cmp	r0, #0
 8018f5e:	d0b5      	beq.n	8018ecc <_strtod_l+0x66c>
 8018f60:	4601      	mov	r1, r0
 8018f62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8018f64:	9805      	ldr	r0, [sp, #20]
 8018f66:	f002 fc31 	bl	801b7cc <__multiply>
 8018f6a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8018f6c:	2800      	cmp	r0, #0
 8018f6e:	f43f ae87 	beq.w	8018c80 <_strtod_l+0x420>
 8018f72:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8018f74:	9805      	ldr	r0, [sp, #20]
 8018f76:	f002 fb15 	bl	801b5a4 <_Bfree>
 8018f7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018f7c:	9312      	str	r3, [sp, #72]	@ 0x48
 8018f7e:	2f00      	cmp	r7, #0
 8018f80:	dc1b      	bgt.n	8018fba <_strtod_l+0x75a>
 8018f82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018f84:	2b00      	cmp	r3, #0
 8018f86:	dd21      	ble.n	8018fcc <_strtod_l+0x76c>
 8018f88:	4631      	mov	r1, r6
 8018f8a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8018f8c:	9805      	ldr	r0, [sp, #20]
 8018f8e:	f002 fcc7 	bl	801b920 <__pow5mult>
 8018f92:	4606      	mov	r6, r0
 8018f94:	b9d0      	cbnz	r0, 8018fcc <_strtod_l+0x76c>
 8018f96:	2600      	movs	r6, #0
 8018f98:	e672      	b.n	8018c80 <_strtod_l+0x420>
 8018f9a:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8018f9e:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8018fa2:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8018fa6:	37e2      	adds	r7, #226	@ 0xe2
 8018fa8:	fa02 f107 	lsl.w	r1, r2, r7
 8018fac:	910b      	str	r1, [sp, #44]	@ 0x2c
 8018fae:	920c      	str	r2, [sp, #48]	@ 0x30
 8018fb0:	e7b8      	b.n	8018f24 <_strtod_l+0x6c4>
 8018fb2:	2200      	movs	r2, #0
 8018fb4:	920b      	str	r2, [sp, #44]	@ 0x2c
 8018fb6:	2201      	movs	r2, #1
 8018fb8:	e7f9      	b.n	8018fae <_strtod_l+0x74e>
 8018fba:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8018fbc:	9805      	ldr	r0, [sp, #20]
 8018fbe:	463a      	mov	r2, r7
 8018fc0:	f002 fd08 	bl	801b9d4 <__lshift>
 8018fc4:	9012      	str	r0, [sp, #72]	@ 0x48
 8018fc6:	2800      	cmp	r0, #0
 8018fc8:	d1db      	bne.n	8018f82 <_strtod_l+0x722>
 8018fca:	e659      	b.n	8018c80 <_strtod_l+0x420>
 8018fcc:	f1b8 0f00 	cmp.w	r8, #0
 8018fd0:	dd07      	ble.n	8018fe2 <_strtod_l+0x782>
 8018fd2:	4631      	mov	r1, r6
 8018fd4:	9805      	ldr	r0, [sp, #20]
 8018fd6:	4642      	mov	r2, r8
 8018fd8:	f002 fcfc 	bl	801b9d4 <__lshift>
 8018fdc:	4606      	mov	r6, r0
 8018fde:	2800      	cmp	r0, #0
 8018fe0:	d0d9      	beq.n	8018f96 <_strtod_l+0x736>
 8018fe2:	f1b9 0f00 	cmp.w	r9, #0
 8018fe6:	dd08      	ble.n	8018ffa <_strtod_l+0x79a>
 8018fe8:	4629      	mov	r1, r5
 8018fea:	9805      	ldr	r0, [sp, #20]
 8018fec:	464a      	mov	r2, r9
 8018fee:	f002 fcf1 	bl	801b9d4 <__lshift>
 8018ff2:	4605      	mov	r5, r0
 8018ff4:	2800      	cmp	r0, #0
 8018ff6:	f43f ae43 	beq.w	8018c80 <_strtod_l+0x420>
 8018ffa:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8018ffc:	9805      	ldr	r0, [sp, #20]
 8018ffe:	4632      	mov	r2, r6
 8019000:	f002 fd70 	bl	801bae4 <__mdiff>
 8019004:	4604      	mov	r4, r0
 8019006:	2800      	cmp	r0, #0
 8019008:	f43f ae3a 	beq.w	8018c80 <_strtod_l+0x420>
 801900c:	2300      	movs	r3, #0
 801900e:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8019012:	60c3      	str	r3, [r0, #12]
 8019014:	4629      	mov	r1, r5
 8019016:	f002 fd49 	bl	801baac <__mcmp>
 801901a:	2800      	cmp	r0, #0
 801901c:	da4e      	bge.n	80190bc <_strtod_l+0x85c>
 801901e:	ea58 080a 	orrs.w	r8, r8, sl
 8019022:	d174      	bne.n	801910e <_strtod_l+0x8ae>
 8019024:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8019028:	2b00      	cmp	r3, #0
 801902a:	d170      	bne.n	801910e <_strtod_l+0x8ae>
 801902c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8019030:	0d1b      	lsrs	r3, r3, #20
 8019032:	051b      	lsls	r3, r3, #20
 8019034:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8019038:	d969      	bls.n	801910e <_strtod_l+0x8ae>
 801903a:	6963      	ldr	r3, [r4, #20]
 801903c:	b913      	cbnz	r3, 8019044 <_strtod_l+0x7e4>
 801903e:	6923      	ldr	r3, [r4, #16]
 8019040:	2b01      	cmp	r3, #1
 8019042:	dd64      	ble.n	801910e <_strtod_l+0x8ae>
 8019044:	4621      	mov	r1, r4
 8019046:	2201      	movs	r2, #1
 8019048:	9805      	ldr	r0, [sp, #20]
 801904a:	f002 fcc3 	bl	801b9d4 <__lshift>
 801904e:	4629      	mov	r1, r5
 8019050:	4604      	mov	r4, r0
 8019052:	f002 fd2b 	bl	801baac <__mcmp>
 8019056:	2800      	cmp	r0, #0
 8019058:	dd59      	ble.n	801910e <_strtod_l+0x8ae>
 801905a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801905e:	9a06      	ldr	r2, [sp, #24]
 8019060:	0d1b      	lsrs	r3, r3, #20
 8019062:	051b      	lsls	r3, r3, #20
 8019064:	2a00      	cmp	r2, #0
 8019066:	d070      	beq.n	801914a <_strtod_l+0x8ea>
 8019068:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801906c:	d86d      	bhi.n	801914a <_strtod_l+0x8ea>
 801906e:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8019072:	f67f ae99 	bls.w	8018da8 <_strtod_l+0x548>
 8019076:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 80190a8 <_strtod_l+0x848>
 801907a:	ec4b ab16 	vmov	d6, sl, fp
 801907e:	4b0e      	ldr	r3, [pc, #56]	@ (80190b8 <_strtod_l+0x858>)
 8019080:	ee26 7b07 	vmul.f64	d7, d6, d7
 8019084:	ee17 2a90 	vmov	r2, s15
 8019088:	4013      	ands	r3, r2
 801908a:	ec5b ab17 	vmov	sl, fp, d7
 801908e:	2b00      	cmp	r3, #0
 8019090:	f47f ae01 	bne.w	8018c96 <_strtod_l+0x436>
 8019094:	9a05      	ldr	r2, [sp, #20]
 8019096:	2322      	movs	r3, #34	@ 0x22
 8019098:	6013      	str	r3, [r2, #0]
 801909a:	e5fc      	b.n	8018c96 <_strtod_l+0x436>
 801909c:	f3af 8000 	nop.w
 80190a0:	ffc00000 	.word	0xffc00000
 80190a4:	41dfffff 	.word	0x41dfffff
 80190a8:	00000000 	.word	0x00000000
 80190ac:	39500000 	.word	0x39500000
 80190b0:	0801df30 	.word	0x0801df30
 80190b4:	fffffc02 	.word	0xfffffc02
 80190b8:	7ff00000 	.word	0x7ff00000
 80190bc:	46d9      	mov	r9, fp
 80190be:	d15d      	bne.n	801917c <_strtod_l+0x91c>
 80190c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80190c4:	f1b8 0f00 	cmp.w	r8, #0
 80190c8:	d02a      	beq.n	8019120 <_strtod_l+0x8c0>
 80190ca:	4aab      	ldr	r2, [pc, #684]	@ (8019378 <_strtod_l+0xb18>)
 80190cc:	4293      	cmp	r3, r2
 80190ce:	d12a      	bne.n	8019126 <_strtod_l+0x8c6>
 80190d0:	9b06      	ldr	r3, [sp, #24]
 80190d2:	4652      	mov	r2, sl
 80190d4:	b1fb      	cbz	r3, 8019116 <_strtod_l+0x8b6>
 80190d6:	4ba9      	ldr	r3, [pc, #676]	@ (801937c <_strtod_l+0xb1c>)
 80190d8:	ea0b 0303 	and.w	r3, fp, r3
 80190dc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80190e0:	f04f 31ff 	mov.w	r1, #4294967295
 80190e4:	d81a      	bhi.n	801911c <_strtod_l+0x8bc>
 80190e6:	0d1b      	lsrs	r3, r3, #20
 80190e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80190ec:	fa01 f303 	lsl.w	r3, r1, r3
 80190f0:	429a      	cmp	r2, r3
 80190f2:	d118      	bne.n	8019126 <_strtod_l+0x8c6>
 80190f4:	4ba2      	ldr	r3, [pc, #648]	@ (8019380 <_strtod_l+0xb20>)
 80190f6:	4599      	cmp	r9, r3
 80190f8:	d102      	bne.n	8019100 <_strtod_l+0x8a0>
 80190fa:	3201      	adds	r2, #1
 80190fc:	f43f adc0 	beq.w	8018c80 <_strtod_l+0x420>
 8019100:	4b9e      	ldr	r3, [pc, #632]	@ (801937c <_strtod_l+0xb1c>)
 8019102:	ea09 0303 	and.w	r3, r9, r3
 8019106:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 801910a:	f04f 0a00 	mov.w	sl, #0
 801910e:	9b06      	ldr	r3, [sp, #24]
 8019110:	2b00      	cmp	r3, #0
 8019112:	d1b0      	bne.n	8019076 <_strtod_l+0x816>
 8019114:	e5bf      	b.n	8018c96 <_strtod_l+0x436>
 8019116:	f04f 33ff 	mov.w	r3, #4294967295
 801911a:	e7e9      	b.n	80190f0 <_strtod_l+0x890>
 801911c:	460b      	mov	r3, r1
 801911e:	e7e7      	b.n	80190f0 <_strtod_l+0x890>
 8019120:	ea53 030a 	orrs.w	r3, r3, sl
 8019124:	d099      	beq.n	801905a <_strtod_l+0x7fa>
 8019126:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019128:	b1c3      	cbz	r3, 801915c <_strtod_l+0x8fc>
 801912a:	ea13 0f09 	tst.w	r3, r9
 801912e:	d0ee      	beq.n	801910e <_strtod_l+0x8ae>
 8019130:	9a06      	ldr	r2, [sp, #24]
 8019132:	4650      	mov	r0, sl
 8019134:	4659      	mov	r1, fp
 8019136:	f1b8 0f00 	cmp.w	r8, #0
 801913a:	d013      	beq.n	8019164 <_strtod_l+0x904>
 801913c:	f7ff fb73 	bl	8018826 <sulp>
 8019140:	ee39 7b00 	vadd.f64	d7, d9, d0
 8019144:	ec5b ab17 	vmov	sl, fp, d7
 8019148:	e7e1      	b.n	801910e <_strtod_l+0x8ae>
 801914a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801914e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8019152:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8019156:	f04f 3aff 	mov.w	sl, #4294967295
 801915a:	e7d8      	b.n	801910e <_strtod_l+0x8ae>
 801915c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801915e:	ea13 0f0a 	tst.w	r3, sl
 8019162:	e7e4      	b.n	801912e <_strtod_l+0x8ce>
 8019164:	f7ff fb5f 	bl	8018826 <sulp>
 8019168:	ee39 0b40 	vsub.f64	d0, d9, d0
 801916c:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8019170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019174:	ec5b ab10 	vmov	sl, fp, d0
 8019178:	d1c9      	bne.n	801910e <_strtod_l+0x8ae>
 801917a:	e615      	b.n	8018da8 <_strtod_l+0x548>
 801917c:	4629      	mov	r1, r5
 801917e:	4620      	mov	r0, r4
 8019180:	f002 fe0c 	bl	801bd9c <__ratio>
 8019184:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8019188:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801918c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019190:	d85d      	bhi.n	801924e <_strtod_l+0x9ee>
 8019192:	f1b8 0f00 	cmp.w	r8, #0
 8019196:	d164      	bne.n	8019262 <_strtod_l+0xa02>
 8019198:	f1ba 0f00 	cmp.w	sl, #0
 801919c:	d14b      	bne.n	8019236 <_strtod_l+0x9d6>
 801919e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80191a2:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 80191a6:	2b00      	cmp	r3, #0
 80191a8:	d160      	bne.n	801926c <_strtod_l+0xa0c>
 80191aa:	eeb4 0bc8 	vcmpe.f64	d0, d8
 80191ae:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 80191b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80191b6:	d401      	bmi.n	80191bc <_strtod_l+0x95c>
 80191b8:	ee20 8b08 	vmul.f64	d8, d0, d8
 80191bc:	eeb1 ab48 	vneg.f64	d10, d8
 80191c0:	486e      	ldr	r0, [pc, #440]	@ (801937c <_strtod_l+0xb1c>)
 80191c2:	4970      	ldr	r1, [pc, #448]	@ (8019384 <_strtod_l+0xb24>)
 80191c4:	ea09 0700 	and.w	r7, r9, r0
 80191c8:	428f      	cmp	r7, r1
 80191ca:	ec53 2b1a 	vmov	r2, r3, d10
 80191ce:	d17d      	bne.n	80192cc <_strtod_l+0xa6c>
 80191d0:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 80191d4:	ec4b ab1c 	vmov	d12, sl, fp
 80191d8:	eeb0 0b4c 	vmov.f64	d0, d12
 80191dc:	f002 fd16 	bl	801bc0c <__ulp>
 80191e0:	4866      	ldr	r0, [pc, #408]	@ (801937c <_strtod_l+0xb1c>)
 80191e2:	eea0 cb0a 	vfma.f64	d12, d0, d10
 80191e6:	ee1c 3a90 	vmov	r3, s25
 80191ea:	4a67      	ldr	r2, [pc, #412]	@ (8019388 <_strtod_l+0xb28>)
 80191ec:	ea03 0100 	and.w	r1, r3, r0
 80191f0:	4291      	cmp	r1, r2
 80191f2:	ec5b ab1c 	vmov	sl, fp, d12
 80191f6:	d93c      	bls.n	8019272 <_strtod_l+0xa12>
 80191f8:	ee19 2a90 	vmov	r2, s19
 80191fc:	4b60      	ldr	r3, [pc, #384]	@ (8019380 <_strtod_l+0xb20>)
 80191fe:	429a      	cmp	r2, r3
 8019200:	d104      	bne.n	801920c <_strtod_l+0x9ac>
 8019202:	ee19 3a10 	vmov	r3, s18
 8019206:	3301      	adds	r3, #1
 8019208:	f43f ad3a 	beq.w	8018c80 <_strtod_l+0x420>
 801920c:	f8df b170 	ldr.w	fp, [pc, #368]	@ 8019380 <_strtod_l+0xb20>
 8019210:	f04f 3aff 	mov.w	sl, #4294967295
 8019214:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8019216:	9805      	ldr	r0, [sp, #20]
 8019218:	f002 f9c4 	bl	801b5a4 <_Bfree>
 801921c:	9805      	ldr	r0, [sp, #20]
 801921e:	4631      	mov	r1, r6
 8019220:	f002 f9c0 	bl	801b5a4 <_Bfree>
 8019224:	9805      	ldr	r0, [sp, #20]
 8019226:	4629      	mov	r1, r5
 8019228:	f002 f9bc 	bl	801b5a4 <_Bfree>
 801922c:	9805      	ldr	r0, [sp, #20]
 801922e:	4621      	mov	r1, r4
 8019230:	f002 f9b8 	bl	801b5a4 <_Bfree>
 8019234:	e625      	b.n	8018e82 <_strtod_l+0x622>
 8019236:	f1ba 0f01 	cmp.w	sl, #1
 801923a:	d103      	bne.n	8019244 <_strtod_l+0x9e4>
 801923c:	f1bb 0f00 	cmp.w	fp, #0
 8019240:	f43f adb2 	beq.w	8018da8 <_strtod_l+0x548>
 8019244:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8019248:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801924c:	e7b8      	b.n	80191c0 <_strtod_l+0x960>
 801924e:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8019252:	ee20 8b08 	vmul.f64	d8, d0, d8
 8019256:	f1b8 0f00 	cmp.w	r8, #0
 801925a:	d0af      	beq.n	80191bc <_strtod_l+0x95c>
 801925c:	eeb0 ab48 	vmov.f64	d10, d8
 8019260:	e7ae      	b.n	80191c0 <_strtod_l+0x960>
 8019262:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8019266:	eeb0 8b4a 	vmov.f64	d8, d10
 801926a:	e7a9      	b.n	80191c0 <_strtod_l+0x960>
 801926c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8019270:	e7a6      	b.n	80191c0 <_strtod_l+0x960>
 8019272:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8019276:	9b06      	ldr	r3, [sp, #24]
 8019278:	46d9      	mov	r9, fp
 801927a:	2b00      	cmp	r3, #0
 801927c:	d1ca      	bne.n	8019214 <_strtod_l+0x9b4>
 801927e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8019282:	0d1b      	lsrs	r3, r3, #20
 8019284:	051b      	lsls	r3, r3, #20
 8019286:	429f      	cmp	r7, r3
 8019288:	d1c4      	bne.n	8019214 <_strtod_l+0x9b4>
 801928a:	ec51 0b18 	vmov	r0, r1, d8
 801928e:	f7e7 fa7b 	bl	8000788 <__aeabi_d2lz>
 8019292:	f7e7 fa33 	bl	80006fc <__aeabi_l2d>
 8019296:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801929a:	ec41 0b17 	vmov	d7, r0, r1
 801929e:	ea49 090a 	orr.w	r9, r9, sl
 80192a2:	ea59 0908 	orrs.w	r9, r9, r8
 80192a6:	ee38 8b47 	vsub.f64	d8, d8, d7
 80192aa:	d03c      	beq.n	8019326 <_strtod_l+0xac6>
 80192ac:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 8019360 <_strtod_l+0xb00>
 80192b0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80192b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192b8:	f53f aced 	bmi.w	8018c96 <_strtod_l+0x436>
 80192bc:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8019368 <_strtod_l+0xb08>
 80192c0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80192c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192c8:	dda4      	ble.n	8019214 <_strtod_l+0x9b4>
 80192ca:	e4e4      	b.n	8018c96 <_strtod_l+0x436>
 80192cc:	9906      	ldr	r1, [sp, #24]
 80192ce:	b1e1      	cbz	r1, 801930a <_strtod_l+0xaaa>
 80192d0:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 80192d4:	d819      	bhi.n	801930a <_strtod_l+0xaaa>
 80192d6:	eeb4 8bcb 	vcmpe.f64	d8, d11
 80192da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80192de:	d811      	bhi.n	8019304 <_strtod_l+0xaa4>
 80192e0:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 80192e4:	ee18 3a10 	vmov	r3, s16
 80192e8:	2b01      	cmp	r3, #1
 80192ea:	bf38      	it	cc
 80192ec:	2301      	movcc	r3, #1
 80192ee:	ee08 3a10 	vmov	s16, r3
 80192f2:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 80192f6:	f1b8 0f00 	cmp.w	r8, #0
 80192fa:	d111      	bne.n	8019320 <_strtod_l+0xac0>
 80192fc:	eeb1 7b48 	vneg.f64	d7, d8
 8019300:	ec53 2b17 	vmov	r2, r3, d7
 8019304:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8019308:	1bcb      	subs	r3, r1, r7
 801930a:	eeb0 0b49 	vmov.f64	d0, d9
 801930e:	ec43 2b1a 	vmov	d10, r2, r3
 8019312:	f002 fc7b 	bl	801bc0c <__ulp>
 8019316:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801931a:	ec5b ab19 	vmov	sl, fp, d9
 801931e:	e7aa      	b.n	8019276 <_strtod_l+0xa16>
 8019320:	eeb0 7b48 	vmov.f64	d7, d8
 8019324:	e7ec      	b.n	8019300 <_strtod_l+0xaa0>
 8019326:	ed9f 7b12 	vldr	d7, [pc, #72]	@ 8019370 <_strtod_l+0xb10>
 801932a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801932e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019332:	f57f af6f 	bpl.w	8019214 <_strtod_l+0x9b4>
 8019336:	e4ae      	b.n	8018c96 <_strtod_l+0x436>
 8019338:	2300      	movs	r3, #0
 801933a:	9308      	str	r3, [sp, #32]
 801933c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801933e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8019340:	6013      	str	r3, [r2, #0]
 8019342:	f7ff bacc 	b.w	80188de <_strtod_l+0x7e>
 8019346:	2a65      	cmp	r2, #101	@ 0x65
 8019348:	f43f abbc 	beq.w	8018ac4 <_strtod_l+0x264>
 801934c:	2a45      	cmp	r2, #69	@ 0x45
 801934e:	f43f abb9 	beq.w	8018ac4 <_strtod_l+0x264>
 8019352:	2301      	movs	r3, #1
 8019354:	9306      	str	r3, [sp, #24]
 8019356:	f7ff bbf0 	b.w	8018b3a <_strtod_l+0x2da>
 801935a:	bf00      	nop
 801935c:	f3af 8000 	nop.w
 8019360:	94a03595 	.word	0x94a03595
 8019364:	3fdfffff 	.word	0x3fdfffff
 8019368:	35afe535 	.word	0x35afe535
 801936c:	3fe00000 	.word	0x3fe00000
 8019370:	94a03595 	.word	0x94a03595
 8019374:	3fcfffff 	.word	0x3fcfffff
 8019378:	000fffff 	.word	0x000fffff
 801937c:	7ff00000 	.word	0x7ff00000
 8019380:	7fefffff 	.word	0x7fefffff
 8019384:	7fe00000 	.word	0x7fe00000
 8019388:	7c9fffff 	.word	0x7c9fffff

0801938c <strtod>:
 801938c:	460a      	mov	r2, r1
 801938e:	4601      	mov	r1, r0
 8019390:	4802      	ldr	r0, [pc, #8]	@ (801939c <strtod+0x10>)
 8019392:	4b03      	ldr	r3, [pc, #12]	@ (80193a0 <strtod+0x14>)
 8019394:	6800      	ldr	r0, [r0, #0]
 8019396:	f7ff ba63 	b.w	8018860 <_strtod_l>
 801939a:	bf00      	nop
 801939c:	2400027c 	.word	0x2400027c
 80193a0:	24000110 	.word	0x24000110

080193a4 <_strtol_l.constprop.0>:
 80193a4:	2b24      	cmp	r3, #36	@ 0x24
 80193a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80193aa:	4686      	mov	lr, r0
 80193ac:	4690      	mov	r8, r2
 80193ae:	d801      	bhi.n	80193b4 <_strtol_l.constprop.0+0x10>
 80193b0:	2b01      	cmp	r3, #1
 80193b2:	d106      	bne.n	80193c2 <_strtol_l.constprop.0+0x1e>
 80193b4:	f000 fe46 	bl	801a044 <__errno>
 80193b8:	2316      	movs	r3, #22
 80193ba:	6003      	str	r3, [r0, #0]
 80193bc:	2000      	movs	r0, #0
 80193be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80193c2:	4834      	ldr	r0, [pc, #208]	@ (8019494 <_strtol_l.constprop.0+0xf0>)
 80193c4:	460d      	mov	r5, r1
 80193c6:	462a      	mov	r2, r5
 80193c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80193cc:	5d06      	ldrb	r6, [r0, r4]
 80193ce:	f016 0608 	ands.w	r6, r6, #8
 80193d2:	d1f8      	bne.n	80193c6 <_strtol_l.constprop.0+0x22>
 80193d4:	2c2d      	cmp	r4, #45	@ 0x2d
 80193d6:	d12d      	bne.n	8019434 <_strtol_l.constprop.0+0x90>
 80193d8:	782c      	ldrb	r4, [r5, #0]
 80193da:	2601      	movs	r6, #1
 80193dc:	1c95      	adds	r5, r2, #2
 80193de:	f033 0210 	bics.w	r2, r3, #16
 80193e2:	d109      	bne.n	80193f8 <_strtol_l.constprop.0+0x54>
 80193e4:	2c30      	cmp	r4, #48	@ 0x30
 80193e6:	d12a      	bne.n	801943e <_strtol_l.constprop.0+0x9a>
 80193e8:	782a      	ldrb	r2, [r5, #0]
 80193ea:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80193ee:	2a58      	cmp	r2, #88	@ 0x58
 80193f0:	d125      	bne.n	801943e <_strtol_l.constprop.0+0x9a>
 80193f2:	786c      	ldrb	r4, [r5, #1]
 80193f4:	2310      	movs	r3, #16
 80193f6:	3502      	adds	r5, #2
 80193f8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80193fc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8019400:	2200      	movs	r2, #0
 8019402:	fbbc f9f3 	udiv	r9, ip, r3
 8019406:	4610      	mov	r0, r2
 8019408:	fb03 ca19 	mls	sl, r3, r9, ip
 801940c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8019410:	2f09      	cmp	r7, #9
 8019412:	d81b      	bhi.n	801944c <_strtol_l.constprop.0+0xa8>
 8019414:	463c      	mov	r4, r7
 8019416:	42a3      	cmp	r3, r4
 8019418:	dd27      	ble.n	801946a <_strtol_l.constprop.0+0xc6>
 801941a:	1c57      	adds	r7, r2, #1
 801941c:	d007      	beq.n	801942e <_strtol_l.constprop.0+0x8a>
 801941e:	4581      	cmp	r9, r0
 8019420:	d320      	bcc.n	8019464 <_strtol_l.constprop.0+0xc0>
 8019422:	d101      	bne.n	8019428 <_strtol_l.constprop.0+0x84>
 8019424:	45a2      	cmp	sl, r4
 8019426:	db1d      	blt.n	8019464 <_strtol_l.constprop.0+0xc0>
 8019428:	fb00 4003 	mla	r0, r0, r3, r4
 801942c:	2201      	movs	r2, #1
 801942e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019432:	e7eb      	b.n	801940c <_strtol_l.constprop.0+0x68>
 8019434:	2c2b      	cmp	r4, #43	@ 0x2b
 8019436:	bf04      	itt	eq
 8019438:	782c      	ldrbeq	r4, [r5, #0]
 801943a:	1c95      	addeq	r5, r2, #2
 801943c:	e7cf      	b.n	80193de <_strtol_l.constprop.0+0x3a>
 801943e:	2b00      	cmp	r3, #0
 8019440:	d1da      	bne.n	80193f8 <_strtol_l.constprop.0+0x54>
 8019442:	2c30      	cmp	r4, #48	@ 0x30
 8019444:	bf0c      	ite	eq
 8019446:	2308      	moveq	r3, #8
 8019448:	230a      	movne	r3, #10
 801944a:	e7d5      	b.n	80193f8 <_strtol_l.constprop.0+0x54>
 801944c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8019450:	2f19      	cmp	r7, #25
 8019452:	d801      	bhi.n	8019458 <_strtol_l.constprop.0+0xb4>
 8019454:	3c37      	subs	r4, #55	@ 0x37
 8019456:	e7de      	b.n	8019416 <_strtol_l.constprop.0+0x72>
 8019458:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801945c:	2f19      	cmp	r7, #25
 801945e:	d804      	bhi.n	801946a <_strtol_l.constprop.0+0xc6>
 8019460:	3c57      	subs	r4, #87	@ 0x57
 8019462:	e7d8      	b.n	8019416 <_strtol_l.constprop.0+0x72>
 8019464:	f04f 32ff 	mov.w	r2, #4294967295
 8019468:	e7e1      	b.n	801942e <_strtol_l.constprop.0+0x8a>
 801946a:	1c53      	adds	r3, r2, #1
 801946c:	d108      	bne.n	8019480 <_strtol_l.constprop.0+0xdc>
 801946e:	2322      	movs	r3, #34	@ 0x22
 8019470:	f8ce 3000 	str.w	r3, [lr]
 8019474:	4660      	mov	r0, ip
 8019476:	f1b8 0f00 	cmp.w	r8, #0
 801947a:	d0a0      	beq.n	80193be <_strtol_l.constprop.0+0x1a>
 801947c:	1e69      	subs	r1, r5, #1
 801947e:	e006      	b.n	801948e <_strtol_l.constprop.0+0xea>
 8019480:	b106      	cbz	r6, 8019484 <_strtol_l.constprop.0+0xe0>
 8019482:	4240      	negs	r0, r0
 8019484:	f1b8 0f00 	cmp.w	r8, #0
 8019488:	d099      	beq.n	80193be <_strtol_l.constprop.0+0x1a>
 801948a:	2a00      	cmp	r2, #0
 801948c:	d1f6      	bne.n	801947c <_strtol_l.constprop.0+0xd8>
 801948e:	f8c8 1000 	str.w	r1, [r8]
 8019492:	e794      	b.n	80193be <_strtol_l.constprop.0+0x1a>
 8019494:	0801df59 	.word	0x0801df59

08019498 <strtol>:
 8019498:	4613      	mov	r3, r2
 801949a:	460a      	mov	r2, r1
 801949c:	4601      	mov	r1, r0
 801949e:	4802      	ldr	r0, [pc, #8]	@ (80194a8 <strtol+0x10>)
 80194a0:	6800      	ldr	r0, [r0, #0]
 80194a2:	f7ff bf7f 	b.w	80193a4 <_strtol_l.constprop.0>
 80194a6:	bf00      	nop
 80194a8:	2400027c 	.word	0x2400027c

080194ac <__cvt>:
 80194ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80194ae:	ed2d 8b02 	vpush	{d8}
 80194b2:	eeb0 8b40 	vmov.f64	d8, d0
 80194b6:	b085      	sub	sp, #20
 80194b8:	4617      	mov	r7, r2
 80194ba:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80194bc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80194be:	ee18 2a90 	vmov	r2, s17
 80194c2:	f025 0520 	bic.w	r5, r5, #32
 80194c6:	2a00      	cmp	r2, #0
 80194c8:	bfb6      	itet	lt
 80194ca:	222d      	movlt	r2, #45	@ 0x2d
 80194cc:	2200      	movge	r2, #0
 80194ce:	eeb1 8b40 	vneglt.f64	d8, d0
 80194d2:	2d46      	cmp	r5, #70	@ 0x46
 80194d4:	460c      	mov	r4, r1
 80194d6:	701a      	strb	r2, [r3, #0]
 80194d8:	d004      	beq.n	80194e4 <__cvt+0x38>
 80194da:	2d45      	cmp	r5, #69	@ 0x45
 80194dc:	d100      	bne.n	80194e0 <__cvt+0x34>
 80194de:	3401      	adds	r4, #1
 80194e0:	2102      	movs	r1, #2
 80194e2:	e000      	b.n	80194e6 <__cvt+0x3a>
 80194e4:	2103      	movs	r1, #3
 80194e6:	ab03      	add	r3, sp, #12
 80194e8:	9301      	str	r3, [sp, #4]
 80194ea:	ab02      	add	r3, sp, #8
 80194ec:	9300      	str	r3, [sp, #0]
 80194ee:	4622      	mov	r2, r4
 80194f0:	4633      	mov	r3, r6
 80194f2:	eeb0 0b48 	vmov.f64	d0, d8
 80194f6:	f000 fe73 	bl	801a1e0 <_dtoa_r>
 80194fa:	2d47      	cmp	r5, #71	@ 0x47
 80194fc:	d114      	bne.n	8019528 <__cvt+0x7c>
 80194fe:	07fb      	lsls	r3, r7, #31
 8019500:	d50a      	bpl.n	8019518 <__cvt+0x6c>
 8019502:	1902      	adds	r2, r0, r4
 8019504:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8019508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801950c:	bf08      	it	eq
 801950e:	9203      	streq	r2, [sp, #12]
 8019510:	2130      	movs	r1, #48	@ 0x30
 8019512:	9b03      	ldr	r3, [sp, #12]
 8019514:	4293      	cmp	r3, r2
 8019516:	d319      	bcc.n	801954c <__cvt+0xa0>
 8019518:	9b03      	ldr	r3, [sp, #12]
 801951a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801951c:	1a1b      	subs	r3, r3, r0
 801951e:	6013      	str	r3, [r2, #0]
 8019520:	b005      	add	sp, #20
 8019522:	ecbd 8b02 	vpop	{d8}
 8019526:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019528:	2d46      	cmp	r5, #70	@ 0x46
 801952a:	eb00 0204 	add.w	r2, r0, r4
 801952e:	d1e9      	bne.n	8019504 <__cvt+0x58>
 8019530:	7803      	ldrb	r3, [r0, #0]
 8019532:	2b30      	cmp	r3, #48	@ 0x30
 8019534:	d107      	bne.n	8019546 <__cvt+0x9a>
 8019536:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801953a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801953e:	bf1c      	itt	ne
 8019540:	f1c4 0401 	rsbne	r4, r4, #1
 8019544:	6034      	strne	r4, [r6, #0]
 8019546:	6833      	ldr	r3, [r6, #0]
 8019548:	441a      	add	r2, r3
 801954a:	e7db      	b.n	8019504 <__cvt+0x58>
 801954c:	1c5c      	adds	r4, r3, #1
 801954e:	9403      	str	r4, [sp, #12]
 8019550:	7019      	strb	r1, [r3, #0]
 8019552:	e7de      	b.n	8019512 <__cvt+0x66>

08019554 <__exponent>:
 8019554:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8019556:	2900      	cmp	r1, #0
 8019558:	bfba      	itte	lt
 801955a:	4249      	neglt	r1, r1
 801955c:	232d      	movlt	r3, #45	@ 0x2d
 801955e:	232b      	movge	r3, #43	@ 0x2b
 8019560:	2909      	cmp	r1, #9
 8019562:	7002      	strb	r2, [r0, #0]
 8019564:	7043      	strb	r3, [r0, #1]
 8019566:	dd29      	ble.n	80195bc <__exponent+0x68>
 8019568:	f10d 0307 	add.w	r3, sp, #7
 801956c:	461d      	mov	r5, r3
 801956e:	270a      	movs	r7, #10
 8019570:	461a      	mov	r2, r3
 8019572:	fbb1 f6f7 	udiv	r6, r1, r7
 8019576:	fb07 1416 	mls	r4, r7, r6, r1
 801957a:	3430      	adds	r4, #48	@ 0x30
 801957c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8019580:	460c      	mov	r4, r1
 8019582:	2c63      	cmp	r4, #99	@ 0x63
 8019584:	f103 33ff 	add.w	r3, r3, #4294967295
 8019588:	4631      	mov	r1, r6
 801958a:	dcf1      	bgt.n	8019570 <__exponent+0x1c>
 801958c:	3130      	adds	r1, #48	@ 0x30
 801958e:	1e94      	subs	r4, r2, #2
 8019590:	f803 1c01 	strb.w	r1, [r3, #-1]
 8019594:	1c41      	adds	r1, r0, #1
 8019596:	4623      	mov	r3, r4
 8019598:	42ab      	cmp	r3, r5
 801959a:	d30a      	bcc.n	80195b2 <__exponent+0x5e>
 801959c:	f10d 0309 	add.w	r3, sp, #9
 80195a0:	1a9b      	subs	r3, r3, r2
 80195a2:	42ac      	cmp	r4, r5
 80195a4:	bf88      	it	hi
 80195a6:	2300      	movhi	r3, #0
 80195a8:	3302      	adds	r3, #2
 80195aa:	4403      	add	r3, r0
 80195ac:	1a18      	subs	r0, r3, r0
 80195ae:	b003      	add	sp, #12
 80195b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80195b2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80195b6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80195ba:	e7ed      	b.n	8019598 <__exponent+0x44>
 80195bc:	2330      	movs	r3, #48	@ 0x30
 80195be:	3130      	adds	r1, #48	@ 0x30
 80195c0:	7083      	strb	r3, [r0, #2]
 80195c2:	70c1      	strb	r1, [r0, #3]
 80195c4:	1d03      	adds	r3, r0, #4
 80195c6:	e7f1      	b.n	80195ac <__exponent+0x58>

080195c8 <_printf_float>:
 80195c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80195cc:	b08d      	sub	sp, #52	@ 0x34
 80195ce:	460c      	mov	r4, r1
 80195d0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80195d4:	4616      	mov	r6, r2
 80195d6:	461f      	mov	r7, r3
 80195d8:	4605      	mov	r5, r0
 80195da:	f000 fce9 	bl	8019fb0 <_localeconv_r>
 80195de:	f8d0 b000 	ldr.w	fp, [r0]
 80195e2:	4658      	mov	r0, fp
 80195e4:	f7e6 fef4 	bl	80003d0 <strlen>
 80195e8:	2300      	movs	r3, #0
 80195ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80195ec:	f8d8 3000 	ldr.w	r3, [r8]
 80195f0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80195f4:	6822      	ldr	r2, [r4, #0]
 80195f6:	9005      	str	r0, [sp, #20]
 80195f8:	3307      	adds	r3, #7
 80195fa:	f023 0307 	bic.w	r3, r3, #7
 80195fe:	f103 0108 	add.w	r1, r3, #8
 8019602:	f8c8 1000 	str.w	r1, [r8]
 8019606:	ed93 0b00 	vldr	d0, [r3]
 801960a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8019868 <_printf_float+0x2a0>
 801960e:	eeb0 7bc0 	vabs.f64	d7, d0
 8019612:	eeb4 7b46 	vcmp.f64	d7, d6
 8019616:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801961a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801961e:	dd24      	ble.n	801966a <_printf_float+0xa2>
 8019620:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8019624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019628:	d502      	bpl.n	8019630 <_printf_float+0x68>
 801962a:	232d      	movs	r3, #45	@ 0x2d
 801962c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019630:	498f      	ldr	r1, [pc, #572]	@ (8019870 <_printf_float+0x2a8>)
 8019632:	4b90      	ldr	r3, [pc, #576]	@ (8019874 <_printf_float+0x2ac>)
 8019634:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8019638:	bf94      	ite	ls
 801963a:	4688      	movls	r8, r1
 801963c:	4698      	movhi	r8, r3
 801963e:	f022 0204 	bic.w	r2, r2, #4
 8019642:	2303      	movs	r3, #3
 8019644:	6123      	str	r3, [r4, #16]
 8019646:	6022      	str	r2, [r4, #0]
 8019648:	f04f 0a00 	mov.w	sl, #0
 801964c:	9700      	str	r7, [sp, #0]
 801964e:	4633      	mov	r3, r6
 8019650:	aa0b      	add	r2, sp, #44	@ 0x2c
 8019652:	4621      	mov	r1, r4
 8019654:	4628      	mov	r0, r5
 8019656:	f000 f9d1 	bl	80199fc <_printf_common>
 801965a:	3001      	adds	r0, #1
 801965c:	f040 8089 	bne.w	8019772 <_printf_float+0x1aa>
 8019660:	f04f 30ff 	mov.w	r0, #4294967295
 8019664:	b00d      	add	sp, #52	@ 0x34
 8019666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801966a:	eeb4 0b40 	vcmp.f64	d0, d0
 801966e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019672:	d709      	bvc.n	8019688 <_printf_float+0xc0>
 8019674:	ee10 3a90 	vmov	r3, s1
 8019678:	2b00      	cmp	r3, #0
 801967a:	bfbc      	itt	lt
 801967c:	232d      	movlt	r3, #45	@ 0x2d
 801967e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8019682:	497d      	ldr	r1, [pc, #500]	@ (8019878 <_printf_float+0x2b0>)
 8019684:	4b7d      	ldr	r3, [pc, #500]	@ (801987c <_printf_float+0x2b4>)
 8019686:	e7d5      	b.n	8019634 <_printf_float+0x6c>
 8019688:	6863      	ldr	r3, [r4, #4]
 801968a:	1c59      	adds	r1, r3, #1
 801968c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8019690:	d139      	bne.n	8019706 <_printf_float+0x13e>
 8019692:	2306      	movs	r3, #6
 8019694:	6063      	str	r3, [r4, #4]
 8019696:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801969a:	2300      	movs	r3, #0
 801969c:	6022      	str	r2, [r4, #0]
 801969e:	9303      	str	r3, [sp, #12]
 80196a0:	ab0a      	add	r3, sp, #40	@ 0x28
 80196a2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80196a6:	ab09      	add	r3, sp, #36	@ 0x24
 80196a8:	9300      	str	r3, [sp, #0]
 80196aa:	6861      	ldr	r1, [r4, #4]
 80196ac:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80196b0:	4628      	mov	r0, r5
 80196b2:	f7ff fefb 	bl	80194ac <__cvt>
 80196b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80196ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80196bc:	4680      	mov	r8, r0
 80196be:	d129      	bne.n	8019714 <_printf_float+0x14c>
 80196c0:	1cc8      	adds	r0, r1, #3
 80196c2:	db02      	blt.n	80196ca <_printf_float+0x102>
 80196c4:	6863      	ldr	r3, [r4, #4]
 80196c6:	4299      	cmp	r1, r3
 80196c8:	dd41      	ble.n	801974e <_printf_float+0x186>
 80196ca:	f1a9 0902 	sub.w	r9, r9, #2
 80196ce:	fa5f f989 	uxtb.w	r9, r9
 80196d2:	3901      	subs	r1, #1
 80196d4:	464a      	mov	r2, r9
 80196d6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80196da:	9109      	str	r1, [sp, #36]	@ 0x24
 80196dc:	f7ff ff3a 	bl	8019554 <__exponent>
 80196e0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80196e2:	1813      	adds	r3, r2, r0
 80196e4:	2a01      	cmp	r2, #1
 80196e6:	4682      	mov	sl, r0
 80196e8:	6123      	str	r3, [r4, #16]
 80196ea:	dc02      	bgt.n	80196f2 <_printf_float+0x12a>
 80196ec:	6822      	ldr	r2, [r4, #0]
 80196ee:	07d2      	lsls	r2, r2, #31
 80196f0:	d501      	bpl.n	80196f6 <_printf_float+0x12e>
 80196f2:	3301      	adds	r3, #1
 80196f4:	6123      	str	r3, [r4, #16]
 80196f6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80196fa:	2b00      	cmp	r3, #0
 80196fc:	d0a6      	beq.n	801964c <_printf_float+0x84>
 80196fe:	232d      	movs	r3, #45	@ 0x2d
 8019700:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019704:	e7a2      	b.n	801964c <_printf_float+0x84>
 8019706:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801970a:	d1c4      	bne.n	8019696 <_printf_float+0xce>
 801970c:	2b00      	cmp	r3, #0
 801970e:	d1c2      	bne.n	8019696 <_printf_float+0xce>
 8019710:	2301      	movs	r3, #1
 8019712:	e7bf      	b.n	8019694 <_printf_float+0xcc>
 8019714:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8019718:	d9db      	bls.n	80196d2 <_printf_float+0x10a>
 801971a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801971e:	d118      	bne.n	8019752 <_printf_float+0x18a>
 8019720:	2900      	cmp	r1, #0
 8019722:	6863      	ldr	r3, [r4, #4]
 8019724:	dd0b      	ble.n	801973e <_printf_float+0x176>
 8019726:	6121      	str	r1, [r4, #16]
 8019728:	b913      	cbnz	r3, 8019730 <_printf_float+0x168>
 801972a:	6822      	ldr	r2, [r4, #0]
 801972c:	07d0      	lsls	r0, r2, #31
 801972e:	d502      	bpl.n	8019736 <_printf_float+0x16e>
 8019730:	3301      	adds	r3, #1
 8019732:	440b      	add	r3, r1
 8019734:	6123      	str	r3, [r4, #16]
 8019736:	65a1      	str	r1, [r4, #88]	@ 0x58
 8019738:	f04f 0a00 	mov.w	sl, #0
 801973c:	e7db      	b.n	80196f6 <_printf_float+0x12e>
 801973e:	b913      	cbnz	r3, 8019746 <_printf_float+0x17e>
 8019740:	6822      	ldr	r2, [r4, #0]
 8019742:	07d2      	lsls	r2, r2, #31
 8019744:	d501      	bpl.n	801974a <_printf_float+0x182>
 8019746:	3302      	adds	r3, #2
 8019748:	e7f4      	b.n	8019734 <_printf_float+0x16c>
 801974a:	2301      	movs	r3, #1
 801974c:	e7f2      	b.n	8019734 <_printf_float+0x16c>
 801974e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8019752:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8019754:	4299      	cmp	r1, r3
 8019756:	db05      	blt.n	8019764 <_printf_float+0x19c>
 8019758:	6823      	ldr	r3, [r4, #0]
 801975a:	6121      	str	r1, [r4, #16]
 801975c:	07d8      	lsls	r0, r3, #31
 801975e:	d5ea      	bpl.n	8019736 <_printf_float+0x16e>
 8019760:	1c4b      	adds	r3, r1, #1
 8019762:	e7e7      	b.n	8019734 <_printf_float+0x16c>
 8019764:	2900      	cmp	r1, #0
 8019766:	bfd4      	ite	le
 8019768:	f1c1 0202 	rsble	r2, r1, #2
 801976c:	2201      	movgt	r2, #1
 801976e:	4413      	add	r3, r2
 8019770:	e7e0      	b.n	8019734 <_printf_float+0x16c>
 8019772:	6823      	ldr	r3, [r4, #0]
 8019774:	055a      	lsls	r2, r3, #21
 8019776:	d407      	bmi.n	8019788 <_printf_float+0x1c0>
 8019778:	6923      	ldr	r3, [r4, #16]
 801977a:	4642      	mov	r2, r8
 801977c:	4631      	mov	r1, r6
 801977e:	4628      	mov	r0, r5
 8019780:	47b8      	blx	r7
 8019782:	3001      	adds	r0, #1
 8019784:	d12a      	bne.n	80197dc <_printf_float+0x214>
 8019786:	e76b      	b.n	8019660 <_printf_float+0x98>
 8019788:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801978c:	f240 80e0 	bls.w	8019950 <_printf_float+0x388>
 8019790:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8019794:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801979c:	d133      	bne.n	8019806 <_printf_float+0x23e>
 801979e:	4a38      	ldr	r2, [pc, #224]	@ (8019880 <_printf_float+0x2b8>)
 80197a0:	2301      	movs	r3, #1
 80197a2:	4631      	mov	r1, r6
 80197a4:	4628      	mov	r0, r5
 80197a6:	47b8      	blx	r7
 80197a8:	3001      	adds	r0, #1
 80197aa:	f43f af59 	beq.w	8019660 <_printf_float+0x98>
 80197ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80197b2:	4543      	cmp	r3, r8
 80197b4:	db02      	blt.n	80197bc <_printf_float+0x1f4>
 80197b6:	6823      	ldr	r3, [r4, #0]
 80197b8:	07d8      	lsls	r0, r3, #31
 80197ba:	d50f      	bpl.n	80197dc <_printf_float+0x214>
 80197bc:	9b05      	ldr	r3, [sp, #20]
 80197be:	465a      	mov	r2, fp
 80197c0:	4631      	mov	r1, r6
 80197c2:	4628      	mov	r0, r5
 80197c4:	47b8      	blx	r7
 80197c6:	3001      	adds	r0, #1
 80197c8:	f43f af4a 	beq.w	8019660 <_printf_float+0x98>
 80197cc:	f04f 0900 	mov.w	r9, #0
 80197d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80197d4:	f104 0a1a 	add.w	sl, r4, #26
 80197d8:	45c8      	cmp	r8, r9
 80197da:	dc09      	bgt.n	80197f0 <_printf_float+0x228>
 80197dc:	6823      	ldr	r3, [r4, #0]
 80197de:	079b      	lsls	r3, r3, #30
 80197e0:	f100 8107 	bmi.w	80199f2 <_printf_float+0x42a>
 80197e4:	68e0      	ldr	r0, [r4, #12]
 80197e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80197e8:	4298      	cmp	r0, r3
 80197ea:	bfb8      	it	lt
 80197ec:	4618      	movlt	r0, r3
 80197ee:	e739      	b.n	8019664 <_printf_float+0x9c>
 80197f0:	2301      	movs	r3, #1
 80197f2:	4652      	mov	r2, sl
 80197f4:	4631      	mov	r1, r6
 80197f6:	4628      	mov	r0, r5
 80197f8:	47b8      	blx	r7
 80197fa:	3001      	adds	r0, #1
 80197fc:	f43f af30 	beq.w	8019660 <_printf_float+0x98>
 8019800:	f109 0901 	add.w	r9, r9, #1
 8019804:	e7e8      	b.n	80197d8 <_printf_float+0x210>
 8019806:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019808:	2b00      	cmp	r3, #0
 801980a:	dc3b      	bgt.n	8019884 <_printf_float+0x2bc>
 801980c:	4a1c      	ldr	r2, [pc, #112]	@ (8019880 <_printf_float+0x2b8>)
 801980e:	2301      	movs	r3, #1
 8019810:	4631      	mov	r1, r6
 8019812:	4628      	mov	r0, r5
 8019814:	47b8      	blx	r7
 8019816:	3001      	adds	r0, #1
 8019818:	f43f af22 	beq.w	8019660 <_printf_float+0x98>
 801981c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8019820:	ea59 0303 	orrs.w	r3, r9, r3
 8019824:	d102      	bne.n	801982c <_printf_float+0x264>
 8019826:	6823      	ldr	r3, [r4, #0]
 8019828:	07d9      	lsls	r1, r3, #31
 801982a:	d5d7      	bpl.n	80197dc <_printf_float+0x214>
 801982c:	9b05      	ldr	r3, [sp, #20]
 801982e:	465a      	mov	r2, fp
 8019830:	4631      	mov	r1, r6
 8019832:	4628      	mov	r0, r5
 8019834:	47b8      	blx	r7
 8019836:	3001      	adds	r0, #1
 8019838:	f43f af12 	beq.w	8019660 <_printf_float+0x98>
 801983c:	f04f 0a00 	mov.w	sl, #0
 8019840:	f104 0b1a 	add.w	fp, r4, #26
 8019844:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019846:	425b      	negs	r3, r3
 8019848:	4553      	cmp	r3, sl
 801984a:	dc01      	bgt.n	8019850 <_printf_float+0x288>
 801984c:	464b      	mov	r3, r9
 801984e:	e794      	b.n	801977a <_printf_float+0x1b2>
 8019850:	2301      	movs	r3, #1
 8019852:	465a      	mov	r2, fp
 8019854:	4631      	mov	r1, r6
 8019856:	4628      	mov	r0, r5
 8019858:	47b8      	blx	r7
 801985a:	3001      	adds	r0, #1
 801985c:	f43f af00 	beq.w	8019660 <_printf_float+0x98>
 8019860:	f10a 0a01 	add.w	sl, sl, #1
 8019864:	e7ee      	b.n	8019844 <_printf_float+0x27c>
 8019866:	bf00      	nop
 8019868:	ffffffff 	.word	0xffffffff
 801986c:	7fefffff 	.word	0x7fefffff
 8019870:	0801e059 	.word	0x0801e059
 8019874:	0801e05d 	.word	0x0801e05d
 8019878:	0801e061 	.word	0x0801e061
 801987c:	0801e065 	.word	0x0801e065
 8019880:	0801e069 	.word	0x0801e069
 8019884:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8019886:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801988a:	4553      	cmp	r3, sl
 801988c:	bfa8      	it	ge
 801988e:	4653      	movge	r3, sl
 8019890:	2b00      	cmp	r3, #0
 8019892:	4699      	mov	r9, r3
 8019894:	dc37      	bgt.n	8019906 <_printf_float+0x33e>
 8019896:	2300      	movs	r3, #0
 8019898:	9307      	str	r3, [sp, #28]
 801989a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801989e:	f104 021a 	add.w	r2, r4, #26
 80198a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80198a4:	9907      	ldr	r1, [sp, #28]
 80198a6:	9306      	str	r3, [sp, #24]
 80198a8:	eba3 0309 	sub.w	r3, r3, r9
 80198ac:	428b      	cmp	r3, r1
 80198ae:	dc31      	bgt.n	8019914 <_printf_float+0x34c>
 80198b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80198b2:	459a      	cmp	sl, r3
 80198b4:	dc3b      	bgt.n	801992e <_printf_float+0x366>
 80198b6:	6823      	ldr	r3, [r4, #0]
 80198b8:	07da      	lsls	r2, r3, #31
 80198ba:	d438      	bmi.n	801992e <_printf_float+0x366>
 80198bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80198be:	ebaa 0903 	sub.w	r9, sl, r3
 80198c2:	9b06      	ldr	r3, [sp, #24]
 80198c4:	ebaa 0303 	sub.w	r3, sl, r3
 80198c8:	4599      	cmp	r9, r3
 80198ca:	bfa8      	it	ge
 80198cc:	4699      	movge	r9, r3
 80198ce:	f1b9 0f00 	cmp.w	r9, #0
 80198d2:	dc34      	bgt.n	801993e <_printf_float+0x376>
 80198d4:	f04f 0800 	mov.w	r8, #0
 80198d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80198dc:	f104 0b1a 	add.w	fp, r4, #26
 80198e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80198e2:	ebaa 0303 	sub.w	r3, sl, r3
 80198e6:	eba3 0309 	sub.w	r3, r3, r9
 80198ea:	4543      	cmp	r3, r8
 80198ec:	f77f af76 	ble.w	80197dc <_printf_float+0x214>
 80198f0:	2301      	movs	r3, #1
 80198f2:	465a      	mov	r2, fp
 80198f4:	4631      	mov	r1, r6
 80198f6:	4628      	mov	r0, r5
 80198f8:	47b8      	blx	r7
 80198fa:	3001      	adds	r0, #1
 80198fc:	f43f aeb0 	beq.w	8019660 <_printf_float+0x98>
 8019900:	f108 0801 	add.w	r8, r8, #1
 8019904:	e7ec      	b.n	80198e0 <_printf_float+0x318>
 8019906:	4642      	mov	r2, r8
 8019908:	4631      	mov	r1, r6
 801990a:	4628      	mov	r0, r5
 801990c:	47b8      	blx	r7
 801990e:	3001      	adds	r0, #1
 8019910:	d1c1      	bne.n	8019896 <_printf_float+0x2ce>
 8019912:	e6a5      	b.n	8019660 <_printf_float+0x98>
 8019914:	2301      	movs	r3, #1
 8019916:	4631      	mov	r1, r6
 8019918:	4628      	mov	r0, r5
 801991a:	9206      	str	r2, [sp, #24]
 801991c:	47b8      	blx	r7
 801991e:	3001      	adds	r0, #1
 8019920:	f43f ae9e 	beq.w	8019660 <_printf_float+0x98>
 8019924:	9b07      	ldr	r3, [sp, #28]
 8019926:	9a06      	ldr	r2, [sp, #24]
 8019928:	3301      	adds	r3, #1
 801992a:	9307      	str	r3, [sp, #28]
 801992c:	e7b9      	b.n	80198a2 <_printf_float+0x2da>
 801992e:	9b05      	ldr	r3, [sp, #20]
 8019930:	465a      	mov	r2, fp
 8019932:	4631      	mov	r1, r6
 8019934:	4628      	mov	r0, r5
 8019936:	47b8      	blx	r7
 8019938:	3001      	adds	r0, #1
 801993a:	d1bf      	bne.n	80198bc <_printf_float+0x2f4>
 801993c:	e690      	b.n	8019660 <_printf_float+0x98>
 801993e:	9a06      	ldr	r2, [sp, #24]
 8019940:	464b      	mov	r3, r9
 8019942:	4442      	add	r2, r8
 8019944:	4631      	mov	r1, r6
 8019946:	4628      	mov	r0, r5
 8019948:	47b8      	blx	r7
 801994a:	3001      	adds	r0, #1
 801994c:	d1c2      	bne.n	80198d4 <_printf_float+0x30c>
 801994e:	e687      	b.n	8019660 <_printf_float+0x98>
 8019950:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8019954:	f1b9 0f01 	cmp.w	r9, #1
 8019958:	dc01      	bgt.n	801995e <_printf_float+0x396>
 801995a:	07db      	lsls	r3, r3, #31
 801995c:	d536      	bpl.n	80199cc <_printf_float+0x404>
 801995e:	2301      	movs	r3, #1
 8019960:	4642      	mov	r2, r8
 8019962:	4631      	mov	r1, r6
 8019964:	4628      	mov	r0, r5
 8019966:	47b8      	blx	r7
 8019968:	3001      	adds	r0, #1
 801996a:	f43f ae79 	beq.w	8019660 <_printf_float+0x98>
 801996e:	9b05      	ldr	r3, [sp, #20]
 8019970:	465a      	mov	r2, fp
 8019972:	4631      	mov	r1, r6
 8019974:	4628      	mov	r0, r5
 8019976:	47b8      	blx	r7
 8019978:	3001      	adds	r0, #1
 801997a:	f43f ae71 	beq.w	8019660 <_printf_float+0x98>
 801997e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8019982:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8019986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801998a:	f109 39ff 	add.w	r9, r9, #4294967295
 801998e:	d018      	beq.n	80199c2 <_printf_float+0x3fa>
 8019990:	464b      	mov	r3, r9
 8019992:	f108 0201 	add.w	r2, r8, #1
 8019996:	4631      	mov	r1, r6
 8019998:	4628      	mov	r0, r5
 801999a:	47b8      	blx	r7
 801999c:	3001      	adds	r0, #1
 801999e:	d10c      	bne.n	80199ba <_printf_float+0x3f2>
 80199a0:	e65e      	b.n	8019660 <_printf_float+0x98>
 80199a2:	2301      	movs	r3, #1
 80199a4:	465a      	mov	r2, fp
 80199a6:	4631      	mov	r1, r6
 80199a8:	4628      	mov	r0, r5
 80199aa:	47b8      	blx	r7
 80199ac:	3001      	adds	r0, #1
 80199ae:	f43f ae57 	beq.w	8019660 <_printf_float+0x98>
 80199b2:	f108 0801 	add.w	r8, r8, #1
 80199b6:	45c8      	cmp	r8, r9
 80199b8:	dbf3      	blt.n	80199a2 <_printf_float+0x3da>
 80199ba:	4653      	mov	r3, sl
 80199bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80199c0:	e6dc      	b.n	801977c <_printf_float+0x1b4>
 80199c2:	f04f 0800 	mov.w	r8, #0
 80199c6:	f104 0b1a 	add.w	fp, r4, #26
 80199ca:	e7f4      	b.n	80199b6 <_printf_float+0x3ee>
 80199cc:	2301      	movs	r3, #1
 80199ce:	4642      	mov	r2, r8
 80199d0:	e7e1      	b.n	8019996 <_printf_float+0x3ce>
 80199d2:	2301      	movs	r3, #1
 80199d4:	464a      	mov	r2, r9
 80199d6:	4631      	mov	r1, r6
 80199d8:	4628      	mov	r0, r5
 80199da:	47b8      	blx	r7
 80199dc:	3001      	adds	r0, #1
 80199de:	f43f ae3f 	beq.w	8019660 <_printf_float+0x98>
 80199e2:	f108 0801 	add.w	r8, r8, #1
 80199e6:	68e3      	ldr	r3, [r4, #12]
 80199e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80199ea:	1a5b      	subs	r3, r3, r1
 80199ec:	4543      	cmp	r3, r8
 80199ee:	dcf0      	bgt.n	80199d2 <_printf_float+0x40a>
 80199f0:	e6f8      	b.n	80197e4 <_printf_float+0x21c>
 80199f2:	f04f 0800 	mov.w	r8, #0
 80199f6:	f104 0919 	add.w	r9, r4, #25
 80199fa:	e7f4      	b.n	80199e6 <_printf_float+0x41e>

080199fc <_printf_common>:
 80199fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019a00:	4616      	mov	r6, r2
 8019a02:	4698      	mov	r8, r3
 8019a04:	688a      	ldr	r2, [r1, #8]
 8019a06:	690b      	ldr	r3, [r1, #16]
 8019a08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8019a0c:	4293      	cmp	r3, r2
 8019a0e:	bfb8      	it	lt
 8019a10:	4613      	movlt	r3, r2
 8019a12:	6033      	str	r3, [r6, #0]
 8019a14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8019a18:	4607      	mov	r7, r0
 8019a1a:	460c      	mov	r4, r1
 8019a1c:	b10a      	cbz	r2, 8019a22 <_printf_common+0x26>
 8019a1e:	3301      	adds	r3, #1
 8019a20:	6033      	str	r3, [r6, #0]
 8019a22:	6823      	ldr	r3, [r4, #0]
 8019a24:	0699      	lsls	r1, r3, #26
 8019a26:	bf42      	ittt	mi
 8019a28:	6833      	ldrmi	r3, [r6, #0]
 8019a2a:	3302      	addmi	r3, #2
 8019a2c:	6033      	strmi	r3, [r6, #0]
 8019a2e:	6825      	ldr	r5, [r4, #0]
 8019a30:	f015 0506 	ands.w	r5, r5, #6
 8019a34:	d106      	bne.n	8019a44 <_printf_common+0x48>
 8019a36:	f104 0a19 	add.w	sl, r4, #25
 8019a3a:	68e3      	ldr	r3, [r4, #12]
 8019a3c:	6832      	ldr	r2, [r6, #0]
 8019a3e:	1a9b      	subs	r3, r3, r2
 8019a40:	42ab      	cmp	r3, r5
 8019a42:	dc26      	bgt.n	8019a92 <_printf_common+0x96>
 8019a44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8019a48:	6822      	ldr	r2, [r4, #0]
 8019a4a:	3b00      	subs	r3, #0
 8019a4c:	bf18      	it	ne
 8019a4e:	2301      	movne	r3, #1
 8019a50:	0692      	lsls	r2, r2, #26
 8019a52:	d42b      	bmi.n	8019aac <_printf_common+0xb0>
 8019a54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8019a58:	4641      	mov	r1, r8
 8019a5a:	4638      	mov	r0, r7
 8019a5c:	47c8      	blx	r9
 8019a5e:	3001      	adds	r0, #1
 8019a60:	d01e      	beq.n	8019aa0 <_printf_common+0xa4>
 8019a62:	6823      	ldr	r3, [r4, #0]
 8019a64:	6922      	ldr	r2, [r4, #16]
 8019a66:	f003 0306 	and.w	r3, r3, #6
 8019a6a:	2b04      	cmp	r3, #4
 8019a6c:	bf02      	ittt	eq
 8019a6e:	68e5      	ldreq	r5, [r4, #12]
 8019a70:	6833      	ldreq	r3, [r6, #0]
 8019a72:	1aed      	subeq	r5, r5, r3
 8019a74:	68a3      	ldr	r3, [r4, #8]
 8019a76:	bf0c      	ite	eq
 8019a78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8019a7c:	2500      	movne	r5, #0
 8019a7e:	4293      	cmp	r3, r2
 8019a80:	bfc4      	itt	gt
 8019a82:	1a9b      	subgt	r3, r3, r2
 8019a84:	18ed      	addgt	r5, r5, r3
 8019a86:	2600      	movs	r6, #0
 8019a88:	341a      	adds	r4, #26
 8019a8a:	42b5      	cmp	r5, r6
 8019a8c:	d11a      	bne.n	8019ac4 <_printf_common+0xc8>
 8019a8e:	2000      	movs	r0, #0
 8019a90:	e008      	b.n	8019aa4 <_printf_common+0xa8>
 8019a92:	2301      	movs	r3, #1
 8019a94:	4652      	mov	r2, sl
 8019a96:	4641      	mov	r1, r8
 8019a98:	4638      	mov	r0, r7
 8019a9a:	47c8      	blx	r9
 8019a9c:	3001      	adds	r0, #1
 8019a9e:	d103      	bne.n	8019aa8 <_printf_common+0xac>
 8019aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8019aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019aa8:	3501      	adds	r5, #1
 8019aaa:	e7c6      	b.n	8019a3a <_printf_common+0x3e>
 8019aac:	18e1      	adds	r1, r4, r3
 8019aae:	1c5a      	adds	r2, r3, #1
 8019ab0:	2030      	movs	r0, #48	@ 0x30
 8019ab2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019ab6:	4422      	add	r2, r4
 8019ab8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8019abc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019ac0:	3302      	adds	r3, #2
 8019ac2:	e7c7      	b.n	8019a54 <_printf_common+0x58>
 8019ac4:	2301      	movs	r3, #1
 8019ac6:	4622      	mov	r2, r4
 8019ac8:	4641      	mov	r1, r8
 8019aca:	4638      	mov	r0, r7
 8019acc:	47c8      	blx	r9
 8019ace:	3001      	adds	r0, #1
 8019ad0:	d0e6      	beq.n	8019aa0 <_printf_common+0xa4>
 8019ad2:	3601      	adds	r6, #1
 8019ad4:	e7d9      	b.n	8019a8a <_printf_common+0x8e>
	...

08019ad8 <_printf_i>:
 8019ad8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8019adc:	7e0f      	ldrb	r7, [r1, #24]
 8019ade:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019ae0:	2f78      	cmp	r7, #120	@ 0x78
 8019ae2:	4691      	mov	r9, r2
 8019ae4:	4680      	mov	r8, r0
 8019ae6:	460c      	mov	r4, r1
 8019ae8:	469a      	mov	sl, r3
 8019aea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8019aee:	d807      	bhi.n	8019b00 <_printf_i+0x28>
 8019af0:	2f62      	cmp	r7, #98	@ 0x62
 8019af2:	d80a      	bhi.n	8019b0a <_printf_i+0x32>
 8019af4:	2f00      	cmp	r7, #0
 8019af6:	f000 80d2 	beq.w	8019c9e <_printf_i+0x1c6>
 8019afa:	2f58      	cmp	r7, #88	@ 0x58
 8019afc:	f000 80b9 	beq.w	8019c72 <_printf_i+0x19a>
 8019b00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019b04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019b08:	e03a      	b.n	8019b80 <_printf_i+0xa8>
 8019b0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8019b0e:	2b15      	cmp	r3, #21
 8019b10:	d8f6      	bhi.n	8019b00 <_printf_i+0x28>
 8019b12:	a101      	add	r1, pc, #4	@ (adr r1, 8019b18 <_printf_i+0x40>)
 8019b14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019b18:	08019b71 	.word	0x08019b71
 8019b1c:	08019b85 	.word	0x08019b85
 8019b20:	08019b01 	.word	0x08019b01
 8019b24:	08019b01 	.word	0x08019b01
 8019b28:	08019b01 	.word	0x08019b01
 8019b2c:	08019b01 	.word	0x08019b01
 8019b30:	08019b85 	.word	0x08019b85
 8019b34:	08019b01 	.word	0x08019b01
 8019b38:	08019b01 	.word	0x08019b01
 8019b3c:	08019b01 	.word	0x08019b01
 8019b40:	08019b01 	.word	0x08019b01
 8019b44:	08019c85 	.word	0x08019c85
 8019b48:	08019baf 	.word	0x08019baf
 8019b4c:	08019c3f 	.word	0x08019c3f
 8019b50:	08019b01 	.word	0x08019b01
 8019b54:	08019b01 	.word	0x08019b01
 8019b58:	08019ca7 	.word	0x08019ca7
 8019b5c:	08019b01 	.word	0x08019b01
 8019b60:	08019baf 	.word	0x08019baf
 8019b64:	08019b01 	.word	0x08019b01
 8019b68:	08019b01 	.word	0x08019b01
 8019b6c:	08019c47 	.word	0x08019c47
 8019b70:	6833      	ldr	r3, [r6, #0]
 8019b72:	1d1a      	adds	r2, r3, #4
 8019b74:	681b      	ldr	r3, [r3, #0]
 8019b76:	6032      	str	r2, [r6, #0]
 8019b78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019b7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8019b80:	2301      	movs	r3, #1
 8019b82:	e09d      	b.n	8019cc0 <_printf_i+0x1e8>
 8019b84:	6833      	ldr	r3, [r6, #0]
 8019b86:	6820      	ldr	r0, [r4, #0]
 8019b88:	1d19      	adds	r1, r3, #4
 8019b8a:	6031      	str	r1, [r6, #0]
 8019b8c:	0606      	lsls	r6, r0, #24
 8019b8e:	d501      	bpl.n	8019b94 <_printf_i+0xbc>
 8019b90:	681d      	ldr	r5, [r3, #0]
 8019b92:	e003      	b.n	8019b9c <_printf_i+0xc4>
 8019b94:	0645      	lsls	r5, r0, #25
 8019b96:	d5fb      	bpl.n	8019b90 <_printf_i+0xb8>
 8019b98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8019b9c:	2d00      	cmp	r5, #0
 8019b9e:	da03      	bge.n	8019ba8 <_printf_i+0xd0>
 8019ba0:	232d      	movs	r3, #45	@ 0x2d
 8019ba2:	426d      	negs	r5, r5
 8019ba4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019ba8:	4859      	ldr	r0, [pc, #356]	@ (8019d10 <_printf_i+0x238>)
 8019baa:	230a      	movs	r3, #10
 8019bac:	e011      	b.n	8019bd2 <_printf_i+0xfa>
 8019bae:	6821      	ldr	r1, [r4, #0]
 8019bb0:	6833      	ldr	r3, [r6, #0]
 8019bb2:	0608      	lsls	r0, r1, #24
 8019bb4:	f853 5b04 	ldr.w	r5, [r3], #4
 8019bb8:	d402      	bmi.n	8019bc0 <_printf_i+0xe8>
 8019bba:	0649      	lsls	r1, r1, #25
 8019bbc:	bf48      	it	mi
 8019bbe:	b2ad      	uxthmi	r5, r5
 8019bc0:	2f6f      	cmp	r7, #111	@ 0x6f
 8019bc2:	4853      	ldr	r0, [pc, #332]	@ (8019d10 <_printf_i+0x238>)
 8019bc4:	6033      	str	r3, [r6, #0]
 8019bc6:	bf14      	ite	ne
 8019bc8:	230a      	movne	r3, #10
 8019bca:	2308      	moveq	r3, #8
 8019bcc:	2100      	movs	r1, #0
 8019bce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8019bd2:	6866      	ldr	r6, [r4, #4]
 8019bd4:	60a6      	str	r6, [r4, #8]
 8019bd6:	2e00      	cmp	r6, #0
 8019bd8:	bfa2      	ittt	ge
 8019bda:	6821      	ldrge	r1, [r4, #0]
 8019bdc:	f021 0104 	bicge.w	r1, r1, #4
 8019be0:	6021      	strge	r1, [r4, #0]
 8019be2:	b90d      	cbnz	r5, 8019be8 <_printf_i+0x110>
 8019be4:	2e00      	cmp	r6, #0
 8019be6:	d04b      	beq.n	8019c80 <_printf_i+0x1a8>
 8019be8:	4616      	mov	r6, r2
 8019bea:	fbb5 f1f3 	udiv	r1, r5, r3
 8019bee:	fb03 5711 	mls	r7, r3, r1, r5
 8019bf2:	5dc7      	ldrb	r7, [r0, r7]
 8019bf4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019bf8:	462f      	mov	r7, r5
 8019bfa:	42bb      	cmp	r3, r7
 8019bfc:	460d      	mov	r5, r1
 8019bfe:	d9f4      	bls.n	8019bea <_printf_i+0x112>
 8019c00:	2b08      	cmp	r3, #8
 8019c02:	d10b      	bne.n	8019c1c <_printf_i+0x144>
 8019c04:	6823      	ldr	r3, [r4, #0]
 8019c06:	07df      	lsls	r7, r3, #31
 8019c08:	d508      	bpl.n	8019c1c <_printf_i+0x144>
 8019c0a:	6923      	ldr	r3, [r4, #16]
 8019c0c:	6861      	ldr	r1, [r4, #4]
 8019c0e:	4299      	cmp	r1, r3
 8019c10:	bfde      	ittt	le
 8019c12:	2330      	movle	r3, #48	@ 0x30
 8019c14:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019c18:	f106 36ff 	addle.w	r6, r6, #4294967295
 8019c1c:	1b92      	subs	r2, r2, r6
 8019c1e:	6122      	str	r2, [r4, #16]
 8019c20:	f8cd a000 	str.w	sl, [sp]
 8019c24:	464b      	mov	r3, r9
 8019c26:	aa03      	add	r2, sp, #12
 8019c28:	4621      	mov	r1, r4
 8019c2a:	4640      	mov	r0, r8
 8019c2c:	f7ff fee6 	bl	80199fc <_printf_common>
 8019c30:	3001      	adds	r0, #1
 8019c32:	d14a      	bne.n	8019cca <_printf_i+0x1f2>
 8019c34:	f04f 30ff 	mov.w	r0, #4294967295
 8019c38:	b004      	add	sp, #16
 8019c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019c3e:	6823      	ldr	r3, [r4, #0]
 8019c40:	f043 0320 	orr.w	r3, r3, #32
 8019c44:	6023      	str	r3, [r4, #0]
 8019c46:	4833      	ldr	r0, [pc, #204]	@ (8019d14 <_printf_i+0x23c>)
 8019c48:	2778      	movs	r7, #120	@ 0x78
 8019c4a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8019c4e:	6823      	ldr	r3, [r4, #0]
 8019c50:	6831      	ldr	r1, [r6, #0]
 8019c52:	061f      	lsls	r7, r3, #24
 8019c54:	f851 5b04 	ldr.w	r5, [r1], #4
 8019c58:	d402      	bmi.n	8019c60 <_printf_i+0x188>
 8019c5a:	065f      	lsls	r7, r3, #25
 8019c5c:	bf48      	it	mi
 8019c5e:	b2ad      	uxthmi	r5, r5
 8019c60:	6031      	str	r1, [r6, #0]
 8019c62:	07d9      	lsls	r1, r3, #31
 8019c64:	bf44      	itt	mi
 8019c66:	f043 0320 	orrmi.w	r3, r3, #32
 8019c6a:	6023      	strmi	r3, [r4, #0]
 8019c6c:	b11d      	cbz	r5, 8019c76 <_printf_i+0x19e>
 8019c6e:	2310      	movs	r3, #16
 8019c70:	e7ac      	b.n	8019bcc <_printf_i+0xf4>
 8019c72:	4827      	ldr	r0, [pc, #156]	@ (8019d10 <_printf_i+0x238>)
 8019c74:	e7e9      	b.n	8019c4a <_printf_i+0x172>
 8019c76:	6823      	ldr	r3, [r4, #0]
 8019c78:	f023 0320 	bic.w	r3, r3, #32
 8019c7c:	6023      	str	r3, [r4, #0]
 8019c7e:	e7f6      	b.n	8019c6e <_printf_i+0x196>
 8019c80:	4616      	mov	r6, r2
 8019c82:	e7bd      	b.n	8019c00 <_printf_i+0x128>
 8019c84:	6833      	ldr	r3, [r6, #0]
 8019c86:	6825      	ldr	r5, [r4, #0]
 8019c88:	6961      	ldr	r1, [r4, #20]
 8019c8a:	1d18      	adds	r0, r3, #4
 8019c8c:	6030      	str	r0, [r6, #0]
 8019c8e:	062e      	lsls	r6, r5, #24
 8019c90:	681b      	ldr	r3, [r3, #0]
 8019c92:	d501      	bpl.n	8019c98 <_printf_i+0x1c0>
 8019c94:	6019      	str	r1, [r3, #0]
 8019c96:	e002      	b.n	8019c9e <_printf_i+0x1c6>
 8019c98:	0668      	lsls	r0, r5, #25
 8019c9a:	d5fb      	bpl.n	8019c94 <_printf_i+0x1bc>
 8019c9c:	8019      	strh	r1, [r3, #0]
 8019c9e:	2300      	movs	r3, #0
 8019ca0:	6123      	str	r3, [r4, #16]
 8019ca2:	4616      	mov	r6, r2
 8019ca4:	e7bc      	b.n	8019c20 <_printf_i+0x148>
 8019ca6:	6833      	ldr	r3, [r6, #0]
 8019ca8:	1d1a      	adds	r2, r3, #4
 8019caa:	6032      	str	r2, [r6, #0]
 8019cac:	681e      	ldr	r6, [r3, #0]
 8019cae:	6862      	ldr	r2, [r4, #4]
 8019cb0:	2100      	movs	r1, #0
 8019cb2:	4630      	mov	r0, r6
 8019cb4:	f7e6 fb3c 	bl	8000330 <memchr>
 8019cb8:	b108      	cbz	r0, 8019cbe <_printf_i+0x1e6>
 8019cba:	1b80      	subs	r0, r0, r6
 8019cbc:	6060      	str	r0, [r4, #4]
 8019cbe:	6863      	ldr	r3, [r4, #4]
 8019cc0:	6123      	str	r3, [r4, #16]
 8019cc2:	2300      	movs	r3, #0
 8019cc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019cc8:	e7aa      	b.n	8019c20 <_printf_i+0x148>
 8019cca:	6923      	ldr	r3, [r4, #16]
 8019ccc:	4632      	mov	r2, r6
 8019cce:	4649      	mov	r1, r9
 8019cd0:	4640      	mov	r0, r8
 8019cd2:	47d0      	blx	sl
 8019cd4:	3001      	adds	r0, #1
 8019cd6:	d0ad      	beq.n	8019c34 <_printf_i+0x15c>
 8019cd8:	6823      	ldr	r3, [r4, #0]
 8019cda:	079b      	lsls	r3, r3, #30
 8019cdc:	d413      	bmi.n	8019d06 <_printf_i+0x22e>
 8019cde:	68e0      	ldr	r0, [r4, #12]
 8019ce0:	9b03      	ldr	r3, [sp, #12]
 8019ce2:	4298      	cmp	r0, r3
 8019ce4:	bfb8      	it	lt
 8019ce6:	4618      	movlt	r0, r3
 8019ce8:	e7a6      	b.n	8019c38 <_printf_i+0x160>
 8019cea:	2301      	movs	r3, #1
 8019cec:	4632      	mov	r2, r6
 8019cee:	4649      	mov	r1, r9
 8019cf0:	4640      	mov	r0, r8
 8019cf2:	47d0      	blx	sl
 8019cf4:	3001      	adds	r0, #1
 8019cf6:	d09d      	beq.n	8019c34 <_printf_i+0x15c>
 8019cf8:	3501      	adds	r5, #1
 8019cfa:	68e3      	ldr	r3, [r4, #12]
 8019cfc:	9903      	ldr	r1, [sp, #12]
 8019cfe:	1a5b      	subs	r3, r3, r1
 8019d00:	42ab      	cmp	r3, r5
 8019d02:	dcf2      	bgt.n	8019cea <_printf_i+0x212>
 8019d04:	e7eb      	b.n	8019cde <_printf_i+0x206>
 8019d06:	2500      	movs	r5, #0
 8019d08:	f104 0619 	add.w	r6, r4, #25
 8019d0c:	e7f5      	b.n	8019cfa <_printf_i+0x222>
 8019d0e:	bf00      	nop
 8019d10:	0801e06b 	.word	0x0801e06b
 8019d14:	0801e07c 	.word	0x0801e07c

08019d18 <std>:
 8019d18:	2300      	movs	r3, #0
 8019d1a:	b510      	push	{r4, lr}
 8019d1c:	4604      	mov	r4, r0
 8019d1e:	e9c0 3300 	strd	r3, r3, [r0]
 8019d22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019d26:	6083      	str	r3, [r0, #8]
 8019d28:	8181      	strh	r1, [r0, #12]
 8019d2a:	6643      	str	r3, [r0, #100]	@ 0x64
 8019d2c:	81c2      	strh	r2, [r0, #14]
 8019d2e:	6183      	str	r3, [r0, #24]
 8019d30:	4619      	mov	r1, r3
 8019d32:	2208      	movs	r2, #8
 8019d34:	305c      	adds	r0, #92	@ 0x5c
 8019d36:	f000 f914 	bl	8019f62 <memset>
 8019d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8019d70 <std+0x58>)
 8019d3c:	6263      	str	r3, [r4, #36]	@ 0x24
 8019d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8019d74 <std+0x5c>)
 8019d40:	62a3      	str	r3, [r4, #40]	@ 0x28
 8019d42:	4b0d      	ldr	r3, [pc, #52]	@ (8019d78 <std+0x60>)
 8019d44:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8019d46:	4b0d      	ldr	r3, [pc, #52]	@ (8019d7c <std+0x64>)
 8019d48:	6323      	str	r3, [r4, #48]	@ 0x30
 8019d4a:	4b0d      	ldr	r3, [pc, #52]	@ (8019d80 <std+0x68>)
 8019d4c:	6224      	str	r4, [r4, #32]
 8019d4e:	429c      	cmp	r4, r3
 8019d50:	d006      	beq.n	8019d60 <std+0x48>
 8019d52:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8019d56:	4294      	cmp	r4, r2
 8019d58:	d002      	beq.n	8019d60 <std+0x48>
 8019d5a:	33d0      	adds	r3, #208	@ 0xd0
 8019d5c:	429c      	cmp	r4, r3
 8019d5e:	d105      	bne.n	8019d6c <std+0x54>
 8019d60:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8019d64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019d68:	f000 b996 	b.w	801a098 <__retarget_lock_init_recursive>
 8019d6c:	bd10      	pop	{r4, pc}
 8019d6e:	bf00      	nop
 8019d70:	08019edd 	.word	0x08019edd
 8019d74:	08019eff 	.word	0x08019eff
 8019d78:	08019f37 	.word	0x08019f37
 8019d7c:	08019f5b 	.word	0x08019f5b
 8019d80:	2401526c 	.word	0x2401526c

08019d84 <stdio_exit_handler>:
 8019d84:	4a02      	ldr	r2, [pc, #8]	@ (8019d90 <stdio_exit_handler+0xc>)
 8019d86:	4903      	ldr	r1, [pc, #12]	@ (8019d94 <stdio_exit_handler+0x10>)
 8019d88:	4803      	ldr	r0, [pc, #12]	@ (8019d98 <stdio_exit_handler+0x14>)
 8019d8a:	f000 b869 	b.w	8019e60 <_fwalk_sglue>
 8019d8e:	bf00      	nop
 8019d90:	24000104 	.word	0x24000104
 8019d94:	0801c255 	.word	0x0801c255
 8019d98:	24000280 	.word	0x24000280

08019d9c <cleanup_stdio>:
 8019d9c:	6841      	ldr	r1, [r0, #4]
 8019d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8019dd0 <cleanup_stdio+0x34>)
 8019da0:	4299      	cmp	r1, r3
 8019da2:	b510      	push	{r4, lr}
 8019da4:	4604      	mov	r4, r0
 8019da6:	d001      	beq.n	8019dac <cleanup_stdio+0x10>
 8019da8:	f002 fa54 	bl	801c254 <_fflush_r>
 8019dac:	68a1      	ldr	r1, [r4, #8]
 8019dae:	4b09      	ldr	r3, [pc, #36]	@ (8019dd4 <cleanup_stdio+0x38>)
 8019db0:	4299      	cmp	r1, r3
 8019db2:	d002      	beq.n	8019dba <cleanup_stdio+0x1e>
 8019db4:	4620      	mov	r0, r4
 8019db6:	f002 fa4d 	bl	801c254 <_fflush_r>
 8019dba:	68e1      	ldr	r1, [r4, #12]
 8019dbc:	4b06      	ldr	r3, [pc, #24]	@ (8019dd8 <cleanup_stdio+0x3c>)
 8019dbe:	4299      	cmp	r1, r3
 8019dc0:	d004      	beq.n	8019dcc <cleanup_stdio+0x30>
 8019dc2:	4620      	mov	r0, r4
 8019dc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019dc8:	f002 ba44 	b.w	801c254 <_fflush_r>
 8019dcc:	bd10      	pop	{r4, pc}
 8019dce:	bf00      	nop
 8019dd0:	2401526c 	.word	0x2401526c
 8019dd4:	240152d4 	.word	0x240152d4
 8019dd8:	2401533c 	.word	0x2401533c

08019ddc <global_stdio_init.part.0>:
 8019ddc:	b510      	push	{r4, lr}
 8019dde:	4b0b      	ldr	r3, [pc, #44]	@ (8019e0c <global_stdio_init.part.0+0x30>)
 8019de0:	4c0b      	ldr	r4, [pc, #44]	@ (8019e10 <global_stdio_init.part.0+0x34>)
 8019de2:	4a0c      	ldr	r2, [pc, #48]	@ (8019e14 <global_stdio_init.part.0+0x38>)
 8019de4:	601a      	str	r2, [r3, #0]
 8019de6:	4620      	mov	r0, r4
 8019de8:	2200      	movs	r2, #0
 8019dea:	2104      	movs	r1, #4
 8019dec:	f7ff ff94 	bl	8019d18 <std>
 8019df0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019df4:	2201      	movs	r2, #1
 8019df6:	2109      	movs	r1, #9
 8019df8:	f7ff ff8e 	bl	8019d18 <std>
 8019dfc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019e00:	2202      	movs	r2, #2
 8019e02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019e06:	2112      	movs	r1, #18
 8019e08:	f7ff bf86 	b.w	8019d18 <std>
 8019e0c:	240153a4 	.word	0x240153a4
 8019e10:	2401526c 	.word	0x2401526c
 8019e14:	08019d85 	.word	0x08019d85

08019e18 <__sfp_lock_acquire>:
 8019e18:	4801      	ldr	r0, [pc, #4]	@ (8019e20 <__sfp_lock_acquire+0x8>)
 8019e1a:	f000 b93e 	b.w	801a09a <__retarget_lock_acquire_recursive>
 8019e1e:	bf00      	nop
 8019e20:	240153ad 	.word	0x240153ad

08019e24 <__sfp_lock_release>:
 8019e24:	4801      	ldr	r0, [pc, #4]	@ (8019e2c <__sfp_lock_release+0x8>)
 8019e26:	f000 b939 	b.w	801a09c <__retarget_lock_release_recursive>
 8019e2a:	bf00      	nop
 8019e2c:	240153ad 	.word	0x240153ad

08019e30 <__sinit>:
 8019e30:	b510      	push	{r4, lr}
 8019e32:	4604      	mov	r4, r0
 8019e34:	f7ff fff0 	bl	8019e18 <__sfp_lock_acquire>
 8019e38:	6a23      	ldr	r3, [r4, #32]
 8019e3a:	b11b      	cbz	r3, 8019e44 <__sinit+0x14>
 8019e3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019e40:	f7ff bff0 	b.w	8019e24 <__sfp_lock_release>
 8019e44:	4b04      	ldr	r3, [pc, #16]	@ (8019e58 <__sinit+0x28>)
 8019e46:	6223      	str	r3, [r4, #32]
 8019e48:	4b04      	ldr	r3, [pc, #16]	@ (8019e5c <__sinit+0x2c>)
 8019e4a:	681b      	ldr	r3, [r3, #0]
 8019e4c:	2b00      	cmp	r3, #0
 8019e4e:	d1f5      	bne.n	8019e3c <__sinit+0xc>
 8019e50:	f7ff ffc4 	bl	8019ddc <global_stdio_init.part.0>
 8019e54:	e7f2      	b.n	8019e3c <__sinit+0xc>
 8019e56:	bf00      	nop
 8019e58:	08019d9d 	.word	0x08019d9d
 8019e5c:	240153a4 	.word	0x240153a4

08019e60 <_fwalk_sglue>:
 8019e60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019e64:	4607      	mov	r7, r0
 8019e66:	4688      	mov	r8, r1
 8019e68:	4614      	mov	r4, r2
 8019e6a:	2600      	movs	r6, #0
 8019e6c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8019e70:	f1b9 0901 	subs.w	r9, r9, #1
 8019e74:	d505      	bpl.n	8019e82 <_fwalk_sglue+0x22>
 8019e76:	6824      	ldr	r4, [r4, #0]
 8019e78:	2c00      	cmp	r4, #0
 8019e7a:	d1f7      	bne.n	8019e6c <_fwalk_sglue+0xc>
 8019e7c:	4630      	mov	r0, r6
 8019e7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019e82:	89ab      	ldrh	r3, [r5, #12]
 8019e84:	2b01      	cmp	r3, #1
 8019e86:	d907      	bls.n	8019e98 <_fwalk_sglue+0x38>
 8019e88:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8019e8c:	3301      	adds	r3, #1
 8019e8e:	d003      	beq.n	8019e98 <_fwalk_sglue+0x38>
 8019e90:	4629      	mov	r1, r5
 8019e92:	4638      	mov	r0, r7
 8019e94:	47c0      	blx	r8
 8019e96:	4306      	orrs	r6, r0
 8019e98:	3568      	adds	r5, #104	@ 0x68
 8019e9a:	e7e9      	b.n	8019e70 <_fwalk_sglue+0x10>

08019e9c <siprintf>:
 8019e9c:	b40e      	push	{r1, r2, r3}
 8019e9e:	b500      	push	{lr}
 8019ea0:	b09c      	sub	sp, #112	@ 0x70
 8019ea2:	ab1d      	add	r3, sp, #116	@ 0x74
 8019ea4:	9002      	str	r0, [sp, #8]
 8019ea6:	9006      	str	r0, [sp, #24]
 8019ea8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8019eac:	4809      	ldr	r0, [pc, #36]	@ (8019ed4 <siprintf+0x38>)
 8019eae:	9107      	str	r1, [sp, #28]
 8019eb0:	9104      	str	r1, [sp, #16]
 8019eb2:	4909      	ldr	r1, [pc, #36]	@ (8019ed8 <siprintf+0x3c>)
 8019eb4:	f853 2b04 	ldr.w	r2, [r3], #4
 8019eb8:	9105      	str	r1, [sp, #20]
 8019eba:	6800      	ldr	r0, [r0, #0]
 8019ebc:	9301      	str	r3, [sp, #4]
 8019ebe:	a902      	add	r1, sp, #8
 8019ec0:	f002 f848 	bl	801bf54 <_svfiprintf_r>
 8019ec4:	9b02      	ldr	r3, [sp, #8]
 8019ec6:	2200      	movs	r2, #0
 8019ec8:	701a      	strb	r2, [r3, #0]
 8019eca:	b01c      	add	sp, #112	@ 0x70
 8019ecc:	f85d eb04 	ldr.w	lr, [sp], #4
 8019ed0:	b003      	add	sp, #12
 8019ed2:	4770      	bx	lr
 8019ed4:	2400027c 	.word	0x2400027c
 8019ed8:	ffff0208 	.word	0xffff0208

08019edc <__sread>:
 8019edc:	b510      	push	{r4, lr}
 8019ede:	460c      	mov	r4, r1
 8019ee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019ee4:	f000 f88a 	bl	8019ffc <_read_r>
 8019ee8:	2800      	cmp	r0, #0
 8019eea:	bfab      	itete	ge
 8019eec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8019eee:	89a3      	ldrhlt	r3, [r4, #12]
 8019ef0:	181b      	addge	r3, r3, r0
 8019ef2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8019ef6:	bfac      	ite	ge
 8019ef8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8019efa:	81a3      	strhlt	r3, [r4, #12]
 8019efc:	bd10      	pop	{r4, pc}

08019efe <__swrite>:
 8019efe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019f02:	461f      	mov	r7, r3
 8019f04:	898b      	ldrh	r3, [r1, #12]
 8019f06:	05db      	lsls	r3, r3, #23
 8019f08:	4605      	mov	r5, r0
 8019f0a:	460c      	mov	r4, r1
 8019f0c:	4616      	mov	r6, r2
 8019f0e:	d505      	bpl.n	8019f1c <__swrite+0x1e>
 8019f10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019f14:	2302      	movs	r3, #2
 8019f16:	2200      	movs	r2, #0
 8019f18:	f000 f85e 	bl	8019fd8 <_lseek_r>
 8019f1c:	89a3      	ldrh	r3, [r4, #12]
 8019f1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019f22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8019f26:	81a3      	strh	r3, [r4, #12]
 8019f28:	4632      	mov	r2, r6
 8019f2a:	463b      	mov	r3, r7
 8019f2c:	4628      	mov	r0, r5
 8019f2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019f32:	f000 b875 	b.w	801a020 <_write_r>

08019f36 <__sseek>:
 8019f36:	b510      	push	{r4, lr}
 8019f38:	460c      	mov	r4, r1
 8019f3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019f3e:	f000 f84b 	bl	8019fd8 <_lseek_r>
 8019f42:	1c43      	adds	r3, r0, #1
 8019f44:	89a3      	ldrh	r3, [r4, #12]
 8019f46:	bf15      	itete	ne
 8019f48:	6560      	strne	r0, [r4, #84]	@ 0x54
 8019f4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8019f4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8019f52:	81a3      	strheq	r3, [r4, #12]
 8019f54:	bf18      	it	ne
 8019f56:	81a3      	strhne	r3, [r4, #12]
 8019f58:	bd10      	pop	{r4, pc}

08019f5a <__sclose>:
 8019f5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019f5e:	f000 b82b 	b.w	8019fb8 <_close_r>

08019f62 <memset>:
 8019f62:	4402      	add	r2, r0
 8019f64:	4603      	mov	r3, r0
 8019f66:	4293      	cmp	r3, r2
 8019f68:	d100      	bne.n	8019f6c <memset+0xa>
 8019f6a:	4770      	bx	lr
 8019f6c:	f803 1b01 	strb.w	r1, [r3], #1
 8019f70:	e7f9      	b.n	8019f66 <memset+0x4>

08019f72 <strchr>:
 8019f72:	b2c9      	uxtb	r1, r1
 8019f74:	4603      	mov	r3, r0
 8019f76:	4618      	mov	r0, r3
 8019f78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019f7c:	b112      	cbz	r2, 8019f84 <strchr+0x12>
 8019f7e:	428a      	cmp	r2, r1
 8019f80:	d1f9      	bne.n	8019f76 <strchr+0x4>
 8019f82:	4770      	bx	lr
 8019f84:	2900      	cmp	r1, #0
 8019f86:	bf18      	it	ne
 8019f88:	2000      	movne	r0, #0
 8019f8a:	4770      	bx	lr

08019f8c <strncmp>:
 8019f8c:	b510      	push	{r4, lr}
 8019f8e:	b16a      	cbz	r2, 8019fac <strncmp+0x20>
 8019f90:	3901      	subs	r1, #1
 8019f92:	1884      	adds	r4, r0, r2
 8019f94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019f98:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8019f9c:	429a      	cmp	r2, r3
 8019f9e:	d103      	bne.n	8019fa8 <strncmp+0x1c>
 8019fa0:	42a0      	cmp	r0, r4
 8019fa2:	d001      	beq.n	8019fa8 <strncmp+0x1c>
 8019fa4:	2a00      	cmp	r2, #0
 8019fa6:	d1f5      	bne.n	8019f94 <strncmp+0x8>
 8019fa8:	1ad0      	subs	r0, r2, r3
 8019faa:	bd10      	pop	{r4, pc}
 8019fac:	4610      	mov	r0, r2
 8019fae:	e7fc      	b.n	8019faa <strncmp+0x1e>

08019fb0 <_localeconv_r>:
 8019fb0:	4800      	ldr	r0, [pc, #0]	@ (8019fb4 <_localeconv_r+0x4>)
 8019fb2:	4770      	bx	lr
 8019fb4:	24000200 	.word	0x24000200

08019fb8 <_close_r>:
 8019fb8:	b538      	push	{r3, r4, r5, lr}
 8019fba:	4d06      	ldr	r5, [pc, #24]	@ (8019fd4 <_close_r+0x1c>)
 8019fbc:	2300      	movs	r3, #0
 8019fbe:	4604      	mov	r4, r0
 8019fc0:	4608      	mov	r0, r1
 8019fc2:	602b      	str	r3, [r5, #0]
 8019fc4:	f7e8 fede 	bl	8002d84 <_close>
 8019fc8:	1c43      	adds	r3, r0, #1
 8019fca:	d102      	bne.n	8019fd2 <_close_r+0x1a>
 8019fcc:	682b      	ldr	r3, [r5, #0]
 8019fce:	b103      	cbz	r3, 8019fd2 <_close_r+0x1a>
 8019fd0:	6023      	str	r3, [r4, #0]
 8019fd2:	bd38      	pop	{r3, r4, r5, pc}
 8019fd4:	240153a8 	.word	0x240153a8

08019fd8 <_lseek_r>:
 8019fd8:	b538      	push	{r3, r4, r5, lr}
 8019fda:	4d07      	ldr	r5, [pc, #28]	@ (8019ff8 <_lseek_r+0x20>)
 8019fdc:	4604      	mov	r4, r0
 8019fde:	4608      	mov	r0, r1
 8019fe0:	4611      	mov	r1, r2
 8019fe2:	2200      	movs	r2, #0
 8019fe4:	602a      	str	r2, [r5, #0]
 8019fe6:	461a      	mov	r2, r3
 8019fe8:	f7e8 fef3 	bl	8002dd2 <_lseek>
 8019fec:	1c43      	adds	r3, r0, #1
 8019fee:	d102      	bne.n	8019ff6 <_lseek_r+0x1e>
 8019ff0:	682b      	ldr	r3, [r5, #0]
 8019ff2:	b103      	cbz	r3, 8019ff6 <_lseek_r+0x1e>
 8019ff4:	6023      	str	r3, [r4, #0]
 8019ff6:	bd38      	pop	{r3, r4, r5, pc}
 8019ff8:	240153a8 	.word	0x240153a8

08019ffc <_read_r>:
 8019ffc:	b538      	push	{r3, r4, r5, lr}
 8019ffe:	4d07      	ldr	r5, [pc, #28]	@ (801a01c <_read_r+0x20>)
 801a000:	4604      	mov	r4, r0
 801a002:	4608      	mov	r0, r1
 801a004:	4611      	mov	r1, r2
 801a006:	2200      	movs	r2, #0
 801a008:	602a      	str	r2, [r5, #0]
 801a00a:	461a      	mov	r2, r3
 801a00c:	f7e8 fe81 	bl	8002d12 <_read>
 801a010:	1c43      	adds	r3, r0, #1
 801a012:	d102      	bne.n	801a01a <_read_r+0x1e>
 801a014:	682b      	ldr	r3, [r5, #0]
 801a016:	b103      	cbz	r3, 801a01a <_read_r+0x1e>
 801a018:	6023      	str	r3, [r4, #0]
 801a01a:	bd38      	pop	{r3, r4, r5, pc}
 801a01c:	240153a8 	.word	0x240153a8

0801a020 <_write_r>:
 801a020:	b538      	push	{r3, r4, r5, lr}
 801a022:	4d07      	ldr	r5, [pc, #28]	@ (801a040 <_write_r+0x20>)
 801a024:	4604      	mov	r4, r0
 801a026:	4608      	mov	r0, r1
 801a028:	4611      	mov	r1, r2
 801a02a:	2200      	movs	r2, #0
 801a02c:	602a      	str	r2, [r5, #0]
 801a02e:	461a      	mov	r2, r3
 801a030:	f7e8 fe8c 	bl	8002d4c <_write>
 801a034:	1c43      	adds	r3, r0, #1
 801a036:	d102      	bne.n	801a03e <_write_r+0x1e>
 801a038:	682b      	ldr	r3, [r5, #0]
 801a03a:	b103      	cbz	r3, 801a03e <_write_r+0x1e>
 801a03c:	6023      	str	r3, [r4, #0]
 801a03e:	bd38      	pop	{r3, r4, r5, pc}
 801a040:	240153a8 	.word	0x240153a8

0801a044 <__errno>:
 801a044:	4b01      	ldr	r3, [pc, #4]	@ (801a04c <__errno+0x8>)
 801a046:	6818      	ldr	r0, [r3, #0]
 801a048:	4770      	bx	lr
 801a04a:	bf00      	nop
 801a04c:	2400027c 	.word	0x2400027c

0801a050 <__libc_init_array>:
 801a050:	b570      	push	{r4, r5, r6, lr}
 801a052:	4d0d      	ldr	r5, [pc, #52]	@ (801a088 <__libc_init_array+0x38>)
 801a054:	4c0d      	ldr	r4, [pc, #52]	@ (801a08c <__libc_init_array+0x3c>)
 801a056:	1b64      	subs	r4, r4, r5
 801a058:	10a4      	asrs	r4, r4, #2
 801a05a:	2600      	movs	r6, #0
 801a05c:	42a6      	cmp	r6, r4
 801a05e:	d109      	bne.n	801a074 <__libc_init_array+0x24>
 801a060:	4d0b      	ldr	r5, [pc, #44]	@ (801a090 <__libc_init_array+0x40>)
 801a062:	4c0c      	ldr	r4, [pc, #48]	@ (801a094 <__libc_init_array+0x44>)
 801a064:	f003 fb18 	bl	801d698 <_init>
 801a068:	1b64      	subs	r4, r4, r5
 801a06a:	10a4      	asrs	r4, r4, #2
 801a06c:	2600      	movs	r6, #0
 801a06e:	42a6      	cmp	r6, r4
 801a070:	d105      	bne.n	801a07e <__libc_init_array+0x2e>
 801a072:	bd70      	pop	{r4, r5, r6, pc}
 801a074:	f855 3b04 	ldr.w	r3, [r5], #4
 801a078:	4798      	blx	r3
 801a07a:	3601      	adds	r6, #1
 801a07c:	e7ee      	b.n	801a05c <__libc_init_array+0xc>
 801a07e:	f855 3b04 	ldr.w	r3, [r5], #4
 801a082:	4798      	blx	r3
 801a084:	3601      	adds	r6, #1
 801a086:	e7f2      	b.n	801a06e <__libc_init_array+0x1e>
 801a088:	0801e648 	.word	0x0801e648
 801a08c:	0801e648 	.word	0x0801e648
 801a090:	0801e648 	.word	0x0801e648
 801a094:	0801e64c 	.word	0x0801e64c

0801a098 <__retarget_lock_init_recursive>:
 801a098:	4770      	bx	lr

0801a09a <__retarget_lock_acquire_recursive>:
 801a09a:	4770      	bx	lr

0801a09c <__retarget_lock_release_recursive>:
 801a09c:	4770      	bx	lr

0801a09e <memcpy>:
 801a09e:	440a      	add	r2, r1
 801a0a0:	4291      	cmp	r1, r2
 801a0a2:	f100 33ff 	add.w	r3, r0, #4294967295
 801a0a6:	d100      	bne.n	801a0aa <memcpy+0xc>
 801a0a8:	4770      	bx	lr
 801a0aa:	b510      	push	{r4, lr}
 801a0ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a0b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 801a0b4:	4291      	cmp	r1, r2
 801a0b6:	d1f9      	bne.n	801a0ac <memcpy+0xe>
 801a0b8:	bd10      	pop	{r4, pc}
 801a0ba:	0000      	movs	r0, r0
 801a0bc:	0000      	movs	r0, r0
	...

0801a0c0 <nan>:
 801a0c0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801a0c8 <nan+0x8>
 801a0c4:	4770      	bx	lr
 801a0c6:	bf00      	nop
 801a0c8:	00000000 	.word	0x00000000
 801a0cc:	7ff80000 	.word	0x7ff80000

0801a0d0 <quorem>:
 801a0d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a0d4:	6903      	ldr	r3, [r0, #16]
 801a0d6:	690c      	ldr	r4, [r1, #16]
 801a0d8:	42a3      	cmp	r3, r4
 801a0da:	4607      	mov	r7, r0
 801a0dc:	db7e      	blt.n	801a1dc <quorem+0x10c>
 801a0de:	3c01      	subs	r4, #1
 801a0e0:	f101 0814 	add.w	r8, r1, #20
 801a0e4:	00a3      	lsls	r3, r4, #2
 801a0e6:	f100 0514 	add.w	r5, r0, #20
 801a0ea:	9300      	str	r3, [sp, #0]
 801a0ec:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a0f0:	9301      	str	r3, [sp, #4]
 801a0f2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801a0f6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a0fa:	3301      	adds	r3, #1
 801a0fc:	429a      	cmp	r2, r3
 801a0fe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801a102:	fbb2 f6f3 	udiv	r6, r2, r3
 801a106:	d32e      	bcc.n	801a166 <quorem+0x96>
 801a108:	f04f 0a00 	mov.w	sl, #0
 801a10c:	46c4      	mov	ip, r8
 801a10e:	46ae      	mov	lr, r5
 801a110:	46d3      	mov	fp, sl
 801a112:	f85c 3b04 	ldr.w	r3, [ip], #4
 801a116:	b298      	uxth	r0, r3
 801a118:	fb06 a000 	mla	r0, r6, r0, sl
 801a11c:	0c02      	lsrs	r2, r0, #16
 801a11e:	0c1b      	lsrs	r3, r3, #16
 801a120:	fb06 2303 	mla	r3, r6, r3, r2
 801a124:	f8de 2000 	ldr.w	r2, [lr]
 801a128:	b280      	uxth	r0, r0
 801a12a:	b292      	uxth	r2, r2
 801a12c:	1a12      	subs	r2, r2, r0
 801a12e:	445a      	add	r2, fp
 801a130:	f8de 0000 	ldr.w	r0, [lr]
 801a134:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a138:	b29b      	uxth	r3, r3
 801a13a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801a13e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801a142:	b292      	uxth	r2, r2
 801a144:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801a148:	45e1      	cmp	r9, ip
 801a14a:	f84e 2b04 	str.w	r2, [lr], #4
 801a14e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801a152:	d2de      	bcs.n	801a112 <quorem+0x42>
 801a154:	9b00      	ldr	r3, [sp, #0]
 801a156:	58eb      	ldr	r3, [r5, r3]
 801a158:	b92b      	cbnz	r3, 801a166 <quorem+0x96>
 801a15a:	9b01      	ldr	r3, [sp, #4]
 801a15c:	3b04      	subs	r3, #4
 801a15e:	429d      	cmp	r5, r3
 801a160:	461a      	mov	r2, r3
 801a162:	d32f      	bcc.n	801a1c4 <quorem+0xf4>
 801a164:	613c      	str	r4, [r7, #16]
 801a166:	4638      	mov	r0, r7
 801a168:	f001 fca0 	bl	801baac <__mcmp>
 801a16c:	2800      	cmp	r0, #0
 801a16e:	db25      	blt.n	801a1bc <quorem+0xec>
 801a170:	4629      	mov	r1, r5
 801a172:	2000      	movs	r0, #0
 801a174:	f858 2b04 	ldr.w	r2, [r8], #4
 801a178:	f8d1 c000 	ldr.w	ip, [r1]
 801a17c:	fa1f fe82 	uxth.w	lr, r2
 801a180:	fa1f f38c 	uxth.w	r3, ip
 801a184:	eba3 030e 	sub.w	r3, r3, lr
 801a188:	4403      	add	r3, r0
 801a18a:	0c12      	lsrs	r2, r2, #16
 801a18c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801a190:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801a194:	b29b      	uxth	r3, r3
 801a196:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a19a:	45c1      	cmp	r9, r8
 801a19c:	f841 3b04 	str.w	r3, [r1], #4
 801a1a0:	ea4f 4022 	mov.w	r0, r2, asr #16
 801a1a4:	d2e6      	bcs.n	801a174 <quorem+0xa4>
 801a1a6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801a1aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801a1ae:	b922      	cbnz	r2, 801a1ba <quorem+0xea>
 801a1b0:	3b04      	subs	r3, #4
 801a1b2:	429d      	cmp	r5, r3
 801a1b4:	461a      	mov	r2, r3
 801a1b6:	d30b      	bcc.n	801a1d0 <quorem+0x100>
 801a1b8:	613c      	str	r4, [r7, #16]
 801a1ba:	3601      	adds	r6, #1
 801a1bc:	4630      	mov	r0, r6
 801a1be:	b003      	add	sp, #12
 801a1c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a1c4:	6812      	ldr	r2, [r2, #0]
 801a1c6:	3b04      	subs	r3, #4
 801a1c8:	2a00      	cmp	r2, #0
 801a1ca:	d1cb      	bne.n	801a164 <quorem+0x94>
 801a1cc:	3c01      	subs	r4, #1
 801a1ce:	e7c6      	b.n	801a15e <quorem+0x8e>
 801a1d0:	6812      	ldr	r2, [r2, #0]
 801a1d2:	3b04      	subs	r3, #4
 801a1d4:	2a00      	cmp	r2, #0
 801a1d6:	d1ef      	bne.n	801a1b8 <quorem+0xe8>
 801a1d8:	3c01      	subs	r4, #1
 801a1da:	e7ea      	b.n	801a1b2 <quorem+0xe2>
 801a1dc:	2000      	movs	r0, #0
 801a1de:	e7ee      	b.n	801a1be <quorem+0xee>

0801a1e0 <_dtoa_r>:
 801a1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a1e4:	ed2d 8b02 	vpush	{d8}
 801a1e8:	69c7      	ldr	r7, [r0, #28]
 801a1ea:	b091      	sub	sp, #68	@ 0x44
 801a1ec:	ed8d 0b02 	vstr	d0, [sp, #8]
 801a1f0:	ec55 4b10 	vmov	r4, r5, d0
 801a1f4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801a1f6:	9107      	str	r1, [sp, #28]
 801a1f8:	4681      	mov	r9, r0
 801a1fa:	9209      	str	r2, [sp, #36]	@ 0x24
 801a1fc:	930d      	str	r3, [sp, #52]	@ 0x34
 801a1fe:	b97f      	cbnz	r7, 801a220 <_dtoa_r+0x40>
 801a200:	2010      	movs	r0, #16
 801a202:	f001 f8c7 	bl	801b394 <malloc>
 801a206:	4602      	mov	r2, r0
 801a208:	f8c9 001c 	str.w	r0, [r9, #28]
 801a20c:	b920      	cbnz	r0, 801a218 <_dtoa_r+0x38>
 801a20e:	4ba0      	ldr	r3, [pc, #640]	@ (801a490 <_dtoa_r+0x2b0>)
 801a210:	21ef      	movs	r1, #239	@ 0xef
 801a212:	48a0      	ldr	r0, [pc, #640]	@ (801a494 <_dtoa_r+0x2b4>)
 801a214:	f002 f870 	bl	801c2f8 <__assert_func>
 801a218:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801a21c:	6007      	str	r7, [r0, #0]
 801a21e:	60c7      	str	r7, [r0, #12]
 801a220:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801a224:	6819      	ldr	r1, [r3, #0]
 801a226:	b159      	cbz	r1, 801a240 <_dtoa_r+0x60>
 801a228:	685a      	ldr	r2, [r3, #4]
 801a22a:	604a      	str	r2, [r1, #4]
 801a22c:	2301      	movs	r3, #1
 801a22e:	4093      	lsls	r3, r2
 801a230:	608b      	str	r3, [r1, #8]
 801a232:	4648      	mov	r0, r9
 801a234:	f001 f9b6 	bl	801b5a4 <_Bfree>
 801a238:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801a23c:	2200      	movs	r2, #0
 801a23e:	601a      	str	r2, [r3, #0]
 801a240:	1e2b      	subs	r3, r5, #0
 801a242:	bfbb      	ittet	lt
 801a244:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801a248:	9303      	strlt	r3, [sp, #12]
 801a24a:	2300      	movge	r3, #0
 801a24c:	2201      	movlt	r2, #1
 801a24e:	bfac      	ite	ge
 801a250:	6033      	strge	r3, [r6, #0]
 801a252:	6032      	strlt	r2, [r6, #0]
 801a254:	4b90      	ldr	r3, [pc, #576]	@ (801a498 <_dtoa_r+0x2b8>)
 801a256:	9e03      	ldr	r6, [sp, #12]
 801a258:	43b3      	bics	r3, r6
 801a25a:	d110      	bne.n	801a27e <_dtoa_r+0x9e>
 801a25c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a25e:	f242 730f 	movw	r3, #9999	@ 0x270f
 801a262:	6013      	str	r3, [r2, #0]
 801a264:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801a268:	4323      	orrs	r3, r4
 801a26a:	f000 84de 	beq.w	801ac2a <_dtoa_r+0xa4a>
 801a26e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a270:	4f8a      	ldr	r7, [pc, #552]	@ (801a49c <_dtoa_r+0x2bc>)
 801a272:	2b00      	cmp	r3, #0
 801a274:	f000 84e0 	beq.w	801ac38 <_dtoa_r+0xa58>
 801a278:	1cfb      	adds	r3, r7, #3
 801a27a:	f000 bcdb 	b.w	801ac34 <_dtoa_r+0xa54>
 801a27e:	ed9d 8b02 	vldr	d8, [sp, #8]
 801a282:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801a286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a28a:	d10a      	bne.n	801a2a2 <_dtoa_r+0xc2>
 801a28c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a28e:	2301      	movs	r3, #1
 801a290:	6013      	str	r3, [r2, #0]
 801a292:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a294:	b113      	cbz	r3, 801a29c <_dtoa_r+0xbc>
 801a296:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801a298:	4b81      	ldr	r3, [pc, #516]	@ (801a4a0 <_dtoa_r+0x2c0>)
 801a29a:	6013      	str	r3, [r2, #0]
 801a29c:	4f81      	ldr	r7, [pc, #516]	@ (801a4a4 <_dtoa_r+0x2c4>)
 801a29e:	f000 bccb 	b.w	801ac38 <_dtoa_r+0xa58>
 801a2a2:	aa0e      	add	r2, sp, #56	@ 0x38
 801a2a4:	a90f      	add	r1, sp, #60	@ 0x3c
 801a2a6:	4648      	mov	r0, r9
 801a2a8:	eeb0 0b48 	vmov.f64	d0, d8
 801a2ac:	f001 fd1e 	bl	801bcec <__d2b>
 801a2b0:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801a2b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a2b6:	9001      	str	r0, [sp, #4]
 801a2b8:	2b00      	cmp	r3, #0
 801a2ba:	d045      	beq.n	801a348 <_dtoa_r+0x168>
 801a2bc:	eeb0 7b48 	vmov.f64	d7, d8
 801a2c0:	ee18 1a90 	vmov	r1, s17
 801a2c4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801a2c8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801a2cc:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801a2d0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801a2d4:	2500      	movs	r5, #0
 801a2d6:	ee07 1a90 	vmov	s15, r1
 801a2da:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801a2de:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801a478 <_dtoa_r+0x298>
 801a2e2:	ee37 7b46 	vsub.f64	d7, d7, d6
 801a2e6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801a480 <_dtoa_r+0x2a0>
 801a2ea:	eea7 6b05 	vfma.f64	d6, d7, d5
 801a2ee:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801a488 <_dtoa_r+0x2a8>
 801a2f2:	ee07 3a90 	vmov	s15, r3
 801a2f6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801a2fa:	eeb0 7b46 	vmov.f64	d7, d6
 801a2fe:	eea4 7b05 	vfma.f64	d7, d4, d5
 801a302:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801a306:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801a30a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a30e:	ee16 8a90 	vmov	r8, s13
 801a312:	d508      	bpl.n	801a326 <_dtoa_r+0x146>
 801a314:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801a318:	eeb4 6b47 	vcmp.f64	d6, d7
 801a31c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a320:	bf18      	it	ne
 801a322:	f108 38ff 	addne.w	r8, r8, #4294967295
 801a326:	f1b8 0f16 	cmp.w	r8, #22
 801a32a:	d82b      	bhi.n	801a384 <_dtoa_r+0x1a4>
 801a32c:	495e      	ldr	r1, [pc, #376]	@ (801a4a8 <_dtoa_r+0x2c8>)
 801a32e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801a332:	ed91 7b00 	vldr	d7, [r1]
 801a336:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801a33a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a33e:	d501      	bpl.n	801a344 <_dtoa_r+0x164>
 801a340:	f108 38ff 	add.w	r8, r8, #4294967295
 801a344:	2100      	movs	r1, #0
 801a346:	e01e      	b.n	801a386 <_dtoa_r+0x1a6>
 801a348:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a34a:	4413      	add	r3, r2
 801a34c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801a350:	2920      	cmp	r1, #32
 801a352:	bfc1      	itttt	gt
 801a354:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801a358:	408e      	lslgt	r6, r1
 801a35a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801a35e:	fa24 f101 	lsrgt.w	r1, r4, r1
 801a362:	bfd6      	itet	le
 801a364:	f1c1 0120 	rsble	r1, r1, #32
 801a368:	4331      	orrgt	r1, r6
 801a36a:	fa04 f101 	lslle.w	r1, r4, r1
 801a36e:	ee07 1a90 	vmov	s15, r1
 801a372:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801a376:	3b01      	subs	r3, #1
 801a378:	ee17 1a90 	vmov	r1, s15
 801a37c:	2501      	movs	r5, #1
 801a37e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801a382:	e7a8      	b.n	801a2d6 <_dtoa_r+0xf6>
 801a384:	2101      	movs	r1, #1
 801a386:	1ad2      	subs	r2, r2, r3
 801a388:	1e53      	subs	r3, r2, #1
 801a38a:	9306      	str	r3, [sp, #24]
 801a38c:	bf45      	ittet	mi
 801a38e:	f1c2 0301 	rsbmi	r3, r2, #1
 801a392:	9305      	strmi	r3, [sp, #20]
 801a394:	2300      	movpl	r3, #0
 801a396:	2300      	movmi	r3, #0
 801a398:	bf4c      	ite	mi
 801a39a:	9306      	strmi	r3, [sp, #24]
 801a39c:	9305      	strpl	r3, [sp, #20]
 801a39e:	f1b8 0f00 	cmp.w	r8, #0
 801a3a2:	910c      	str	r1, [sp, #48]	@ 0x30
 801a3a4:	db18      	blt.n	801a3d8 <_dtoa_r+0x1f8>
 801a3a6:	9b06      	ldr	r3, [sp, #24]
 801a3a8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801a3ac:	4443      	add	r3, r8
 801a3ae:	9306      	str	r3, [sp, #24]
 801a3b0:	2300      	movs	r3, #0
 801a3b2:	9a07      	ldr	r2, [sp, #28]
 801a3b4:	2a09      	cmp	r2, #9
 801a3b6:	d849      	bhi.n	801a44c <_dtoa_r+0x26c>
 801a3b8:	2a05      	cmp	r2, #5
 801a3ba:	bfc4      	itt	gt
 801a3bc:	3a04      	subgt	r2, #4
 801a3be:	9207      	strgt	r2, [sp, #28]
 801a3c0:	9a07      	ldr	r2, [sp, #28]
 801a3c2:	f1a2 0202 	sub.w	r2, r2, #2
 801a3c6:	bfcc      	ite	gt
 801a3c8:	2400      	movgt	r4, #0
 801a3ca:	2401      	movle	r4, #1
 801a3cc:	2a03      	cmp	r2, #3
 801a3ce:	d848      	bhi.n	801a462 <_dtoa_r+0x282>
 801a3d0:	e8df f002 	tbb	[pc, r2]
 801a3d4:	3a2c2e0b 	.word	0x3a2c2e0b
 801a3d8:	9b05      	ldr	r3, [sp, #20]
 801a3da:	2200      	movs	r2, #0
 801a3dc:	eba3 0308 	sub.w	r3, r3, r8
 801a3e0:	9305      	str	r3, [sp, #20]
 801a3e2:	920a      	str	r2, [sp, #40]	@ 0x28
 801a3e4:	f1c8 0300 	rsb	r3, r8, #0
 801a3e8:	e7e3      	b.n	801a3b2 <_dtoa_r+0x1d2>
 801a3ea:	2200      	movs	r2, #0
 801a3ec:	9208      	str	r2, [sp, #32]
 801a3ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a3f0:	2a00      	cmp	r2, #0
 801a3f2:	dc39      	bgt.n	801a468 <_dtoa_r+0x288>
 801a3f4:	f04f 0b01 	mov.w	fp, #1
 801a3f8:	46da      	mov	sl, fp
 801a3fa:	465a      	mov	r2, fp
 801a3fc:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801a400:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801a404:	2100      	movs	r1, #0
 801a406:	2004      	movs	r0, #4
 801a408:	f100 0614 	add.w	r6, r0, #20
 801a40c:	4296      	cmp	r6, r2
 801a40e:	d930      	bls.n	801a472 <_dtoa_r+0x292>
 801a410:	6079      	str	r1, [r7, #4]
 801a412:	4648      	mov	r0, r9
 801a414:	9304      	str	r3, [sp, #16]
 801a416:	f001 f885 	bl	801b524 <_Balloc>
 801a41a:	9b04      	ldr	r3, [sp, #16]
 801a41c:	4607      	mov	r7, r0
 801a41e:	2800      	cmp	r0, #0
 801a420:	d146      	bne.n	801a4b0 <_dtoa_r+0x2d0>
 801a422:	4b22      	ldr	r3, [pc, #136]	@ (801a4ac <_dtoa_r+0x2cc>)
 801a424:	4602      	mov	r2, r0
 801a426:	f240 11af 	movw	r1, #431	@ 0x1af
 801a42a:	e6f2      	b.n	801a212 <_dtoa_r+0x32>
 801a42c:	2201      	movs	r2, #1
 801a42e:	e7dd      	b.n	801a3ec <_dtoa_r+0x20c>
 801a430:	2200      	movs	r2, #0
 801a432:	9208      	str	r2, [sp, #32]
 801a434:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a436:	eb08 0b02 	add.w	fp, r8, r2
 801a43a:	f10b 0a01 	add.w	sl, fp, #1
 801a43e:	4652      	mov	r2, sl
 801a440:	2a01      	cmp	r2, #1
 801a442:	bfb8      	it	lt
 801a444:	2201      	movlt	r2, #1
 801a446:	e7db      	b.n	801a400 <_dtoa_r+0x220>
 801a448:	2201      	movs	r2, #1
 801a44a:	e7f2      	b.n	801a432 <_dtoa_r+0x252>
 801a44c:	2401      	movs	r4, #1
 801a44e:	2200      	movs	r2, #0
 801a450:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801a454:	f04f 3bff 	mov.w	fp, #4294967295
 801a458:	2100      	movs	r1, #0
 801a45a:	46da      	mov	sl, fp
 801a45c:	2212      	movs	r2, #18
 801a45e:	9109      	str	r1, [sp, #36]	@ 0x24
 801a460:	e7ce      	b.n	801a400 <_dtoa_r+0x220>
 801a462:	2201      	movs	r2, #1
 801a464:	9208      	str	r2, [sp, #32]
 801a466:	e7f5      	b.n	801a454 <_dtoa_r+0x274>
 801a468:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 801a46c:	46da      	mov	sl, fp
 801a46e:	465a      	mov	r2, fp
 801a470:	e7c6      	b.n	801a400 <_dtoa_r+0x220>
 801a472:	3101      	adds	r1, #1
 801a474:	0040      	lsls	r0, r0, #1
 801a476:	e7c7      	b.n	801a408 <_dtoa_r+0x228>
 801a478:	636f4361 	.word	0x636f4361
 801a47c:	3fd287a7 	.word	0x3fd287a7
 801a480:	8b60c8b3 	.word	0x8b60c8b3
 801a484:	3fc68a28 	.word	0x3fc68a28
 801a488:	509f79fb 	.word	0x509f79fb
 801a48c:	3fd34413 	.word	0x3fd34413
 801a490:	0801e0a2 	.word	0x0801e0a2
 801a494:	0801e0b9 	.word	0x0801e0b9
 801a498:	7ff00000 	.word	0x7ff00000
 801a49c:	0801e09e 	.word	0x0801e09e
 801a4a0:	0801e06a 	.word	0x0801e06a
 801a4a4:	0801e069 	.word	0x0801e069
 801a4a8:	0801e210 	.word	0x0801e210
 801a4ac:	0801e111 	.word	0x0801e111
 801a4b0:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801a4b4:	f1ba 0f0e 	cmp.w	sl, #14
 801a4b8:	6010      	str	r0, [r2, #0]
 801a4ba:	d86f      	bhi.n	801a59c <_dtoa_r+0x3bc>
 801a4bc:	2c00      	cmp	r4, #0
 801a4be:	d06d      	beq.n	801a59c <_dtoa_r+0x3bc>
 801a4c0:	f1b8 0f00 	cmp.w	r8, #0
 801a4c4:	f340 80c2 	ble.w	801a64c <_dtoa_r+0x46c>
 801a4c8:	4aca      	ldr	r2, [pc, #808]	@ (801a7f4 <_dtoa_r+0x614>)
 801a4ca:	f008 010f 	and.w	r1, r8, #15
 801a4ce:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801a4d2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801a4d6:	ed92 7b00 	vldr	d7, [r2]
 801a4da:	ea4f 1128 	mov.w	r1, r8, asr #4
 801a4de:	f000 80a9 	beq.w	801a634 <_dtoa_r+0x454>
 801a4e2:	4ac5      	ldr	r2, [pc, #788]	@ (801a7f8 <_dtoa_r+0x618>)
 801a4e4:	ed92 6b08 	vldr	d6, [r2, #32]
 801a4e8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801a4ec:	ed8d 6b02 	vstr	d6, [sp, #8]
 801a4f0:	f001 010f 	and.w	r1, r1, #15
 801a4f4:	2203      	movs	r2, #3
 801a4f6:	48c0      	ldr	r0, [pc, #768]	@ (801a7f8 <_dtoa_r+0x618>)
 801a4f8:	2900      	cmp	r1, #0
 801a4fa:	f040 809d 	bne.w	801a638 <_dtoa_r+0x458>
 801a4fe:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a502:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801a506:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a50a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801a50c:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a510:	2900      	cmp	r1, #0
 801a512:	f000 80c1 	beq.w	801a698 <_dtoa_r+0x4b8>
 801a516:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801a51a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a51e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a522:	f140 80b9 	bpl.w	801a698 <_dtoa_r+0x4b8>
 801a526:	f1ba 0f00 	cmp.w	sl, #0
 801a52a:	f000 80b5 	beq.w	801a698 <_dtoa_r+0x4b8>
 801a52e:	f1bb 0f00 	cmp.w	fp, #0
 801a532:	dd31      	ble.n	801a598 <_dtoa_r+0x3b8>
 801a534:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801a538:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a53c:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a540:	f108 31ff 	add.w	r1, r8, #4294967295
 801a544:	9104      	str	r1, [sp, #16]
 801a546:	3201      	adds	r2, #1
 801a548:	465c      	mov	r4, fp
 801a54a:	ed9d 6b02 	vldr	d6, [sp, #8]
 801a54e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801a552:	ee07 2a90 	vmov	s15, r2
 801a556:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801a55a:	eea7 5b06 	vfma.f64	d5, d7, d6
 801a55e:	ee15 2a90 	vmov	r2, s11
 801a562:	ec51 0b15 	vmov	r0, r1, d5
 801a566:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801a56a:	2c00      	cmp	r4, #0
 801a56c:	f040 8098 	bne.w	801a6a0 <_dtoa_r+0x4c0>
 801a570:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801a574:	ee36 6b47 	vsub.f64	d6, d6, d7
 801a578:	ec41 0b17 	vmov	d7, r0, r1
 801a57c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a580:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a584:	f300 8261 	bgt.w	801aa4a <_dtoa_r+0x86a>
 801a588:	eeb1 7b47 	vneg.f64	d7, d7
 801a58c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a594:	f100 80f5 	bmi.w	801a782 <_dtoa_r+0x5a2>
 801a598:	ed8d 8b02 	vstr	d8, [sp, #8]
 801a59c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801a59e:	2a00      	cmp	r2, #0
 801a5a0:	f2c0 812c 	blt.w	801a7fc <_dtoa_r+0x61c>
 801a5a4:	f1b8 0f0e 	cmp.w	r8, #14
 801a5a8:	f300 8128 	bgt.w	801a7fc <_dtoa_r+0x61c>
 801a5ac:	4b91      	ldr	r3, [pc, #580]	@ (801a7f4 <_dtoa_r+0x614>)
 801a5ae:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801a5b2:	ed93 6b00 	vldr	d6, [r3]
 801a5b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a5b8:	2b00      	cmp	r3, #0
 801a5ba:	da03      	bge.n	801a5c4 <_dtoa_r+0x3e4>
 801a5bc:	f1ba 0f00 	cmp.w	sl, #0
 801a5c0:	f340 80d2 	ble.w	801a768 <_dtoa_r+0x588>
 801a5c4:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801a5c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a5cc:	463e      	mov	r6, r7
 801a5ce:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801a5d2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801a5d6:	ee15 3a10 	vmov	r3, s10
 801a5da:	3330      	adds	r3, #48	@ 0x30
 801a5dc:	f806 3b01 	strb.w	r3, [r6], #1
 801a5e0:	1bf3      	subs	r3, r6, r7
 801a5e2:	459a      	cmp	sl, r3
 801a5e4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801a5e8:	eea3 7b46 	vfms.f64	d7, d3, d6
 801a5ec:	f040 80f8 	bne.w	801a7e0 <_dtoa_r+0x600>
 801a5f0:	ee37 7b07 	vadd.f64	d7, d7, d7
 801a5f4:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801a5f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a5fc:	f300 80dd 	bgt.w	801a7ba <_dtoa_r+0x5da>
 801a600:	eeb4 7b46 	vcmp.f64	d7, d6
 801a604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a608:	d104      	bne.n	801a614 <_dtoa_r+0x434>
 801a60a:	ee15 3a10 	vmov	r3, s10
 801a60e:	07db      	lsls	r3, r3, #31
 801a610:	f100 80d3 	bmi.w	801a7ba <_dtoa_r+0x5da>
 801a614:	9901      	ldr	r1, [sp, #4]
 801a616:	4648      	mov	r0, r9
 801a618:	f000 ffc4 	bl	801b5a4 <_Bfree>
 801a61c:	2300      	movs	r3, #0
 801a61e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a620:	7033      	strb	r3, [r6, #0]
 801a622:	f108 0301 	add.w	r3, r8, #1
 801a626:	6013      	str	r3, [r2, #0]
 801a628:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801a62a:	2b00      	cmp	r3, #0
 801a62c:	f000 8304 	beq.w	801ac38 <_dtoa_r+0xa58>
 801a630:	601e      	str	r6, [r3, #0]
 801a632:	e301      	b.n	801ac38 <_dtoa_r+0xa58>
 801a634:	2202      	movs	r2, #2
 801a636:	e75e      	b.n	801a4f6 <_dtoa_r+0x316>
 801a638:	07cc      	lsls	r4, r1, #31
 801a63a:	d504      	bpl.n	801a646 <_dtoa_r+0x466>
 801a63c:	ed90 6b00 	vldr	d6, [r0]
 801a640:	3201      	adds	r2, #1
 801a642:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a646:	1049      	asrs	r1, r1, #1
 801a648:	3008      	adds	r0, #8
 801a64a:	e755      	b.n	801a4f8 <_dtoa_r+0x318>
 801a64c:	d022      	beq.n	801a694 <_dtoa_r+0x4b4>
 801a64e:	f1c8 0100 	rsb	r1, r8, #0
 801a652:	4a68      	ldr	r2, [pc, #416]	@ (801a7f4 <_dtoa_r+0x614>)
 801a654:	f001 000f 	and.w	r0, r1, #15
 801a658:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801a65c:	ed92 7b00 	vldr	d7, [r2]
 801a660:	ee28 7b07 	vmul.f64	d7, d8, d7
 801a664:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a668:	4863      	ldr	r0, [pc, #396]	@ (801a7f8 <_dtoa_r+0x618>)
 801a66a:	1109      	asrs	r1, r1, #4
 801a66c:	2400      	movs	r4, #0
 801a66e:	2202      	movs	r2, #2
 801a670:	b929      	cbnz	r1, 801a67e <_dtoa_r+0x49e>
 801a672:	2c00      	cmp	r4, #0
 801a674:	f43f af49 	beq.w	801a50a <_dtoa_r+0x32a>
 801a678:	ed8d 7b02 	vstr	d7, [sp, #8]
 801a67c:	e745      	b.n	801a50a <_dtoa_r+0x32a>
 801a67e:	07ce      	lsls	r6, r1, #31
 801a680:	d505      	bpl.n	801a68e <_dtoa_r+0x4ae>
 801a682:	ed90 6b00 	vldr	d6, [r0]
 801a686:	3201      	adds	r2, #1
 801a688:	2401      	movs	r4, #1
 801a68a:	ee27 7b06 	vmul.f64	d7, d7, d6
 801a68e:	1049      	asrs	r1, r1, #1
 801a690:	3008      	adds	r0, #8
 801a692:	e7ed      	b.n	801a670 <_dtoa_r+0x490>
 801a694:	2202      	movs	r2, #2
 801a696:	e738      	b.n	801a50a <_dtoa_r+0x32a>
 801a698:	f8cd 8010 	str.w	r8, [sp, #16]
 801a69c:	4654      	mov	r4, sl
 801a69e:	e754      	b.n	801a54a <_dtoa_r+0x36a>
 801a6a0:	4a54      	ldr	r2, [pc, #336]	@ (801a7f4 <_dtoa_r+0x614>)
 801a6a2:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801a6a6:	ed12 4b02 	vldr	d4, [r2, #-8]
 801a6aa:	9a08      	ldr	r2, [sp, #32]
 801a6ac:	ec41 0b17 	vmov	d7, r0, r1
 801a6b0:	443c      	add	r4, r7
 801a6b2:	b34a      	cbz	r2, 801a708 <_dtoa_r+0x528>
 801a6b4:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801a6b8:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801a6bc:	463e      	mov	r6, r7
 801a6be:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801a6c2:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801a6c6:	ee35 7b47 	vsub.f64	d7, d5, d7
 801a6ca:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801a6ce:	ee14 2a90 	vmov	r2, s9
 801a6d2:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a6d6:	3230      	adds	r2, #48	@ 0x30
 801a6d8:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a6dc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a6e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a6e4:	f806 2b01 	strb.w	r2, [r6], #1
 801a6e8:	d438      	bmi.n	801a75c <_dtoa_r+0x57c>
 801a6ea:	ee32 5b46 	vsub.f64	d5, d2, d6
 801a6ee:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801a6f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a6f6:	d462      	bmi.n	801a7be <_dtoa_r+0x5de>
 801a6f8:	42a6      	cmp	r6, r4
 801a6fa:	f43f af4d 	beq.w	801a598 <_dtoa_r+0x3b8>
 801a6fe:	ee27 7b03 	vmul.f64	d7, d7, d3
 801a702:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a706:	e7e0      	b.n	801a6ca <_dtoa_r+0x4ea>
 801a708:	4621      	mov	r1, r4
 801a70a:	463e      	mov	r6, r7
 801a70c:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a710:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801a714:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801a718:	ee14 2a90 	vmov	r2, s9
 801a71c:	3230      	adds	r2, #48	@ 0x30
 801a71e:	f806 2b01 	strb.w	r2, [r6], #1
 801a722:	42a6      	cmp	r6, r4
 801a724:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801a728:	ee36 6b45 	vsub.f64	d6, d6, d5
 801a72c:	d119      	bne.n	801a762 <_dtoa_r+0x582>
 801a72e:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801a732:	ee37 4b05 	vadd.f64	d4, d7, d5
 801a736:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801a73a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a73e:	dc3e      	bgt.n	801a7be <_dtoa_r+0x5de>
 801a740:	ee35 5b47 	vsub.f64	d5, d5, d7
 801a744:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801a748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a74c:	f57f af24 	bpl.w	801a598 <_dtoa_r+0x3b8>
 801a750:	460e      	mov	r6, r1
 801a752:	3901      	subs	r1, #1
 801a754:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801a758:	2b30      	cmp	r3, #48	@ 0x30
 801a75a:	d0f9      	beq.n	801a750 <_dtoa_r+0x570>
 801a75c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801a760:	e758      	b.n	801a614 <_dtoa_r+0x434>
 801a762:	ee26 6b03 	vmul.f64	d6, d6, d3
 801a766:	e7d5      	b.n	801a714 <_dtoa_r+0x534>
 801a768:	d10b      	bne.n	801a782 <_dtoa_r+0x5a2>
 801a76a:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801a76e:	ee26 6b07 	vmul.f64	d6, d6, d7
 801a772:	ed9d 7b02 	vldr	d7, [sp, #8]
 801a776:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801a77a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a77e:	f2c0 8161 	blt.w	801aa44 <_dtoa_r+0x864>
 801a782:	2400      	movs	r4, #0
 801a784:	4625      	mov	r5, r4
 801a786:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a788:	43db      	mvns	r3, r3
 801a78a:	9304      	str	r3, [sp, #16]
 801a78c:	463e      	mov	r6, r7
 801a78e:	f04f 0800 	mov.w	r8, #0
 801a792:	4621      	mov	r1, r4
 801a794:	4648      	mov	r0, r9
 801a796:	f000 ff05 	bl	801b5a4 <_Bfree>
 801a79a:	2d00      	cmp	r5, #0
 801a79c:	d0de      	beq.n	801a75c <_dtoa_r+0x57c>
 801a79e:	f1b8 0f00 	cmp.w	r8, #0
 801a7a2:	d005      	beq.n	801a7b0 <_dtoa_r+0x5d0>
 801a7a4:	45a8      	cmp	r8, r5
 801a7a6:	d003      	beq.n	801a7b0 <_dtoa_r+0x5d0>
 801a7a8:	4641      	mov	r1, r8
 801a7aa:	4648      	mov	r0, r9
 801a7ac:	f000 fefa 	bl	801b5a4 <_Bfree>
 801a7b0:	4629      	mov	r1, r5
 801a7b2:	4648      	mov	r0, r9
 801a7b4:	f000 fef6 	bl	801b5a4 <_Bfree>
 801a7b8:	e7d0      	b.n	801a75c <_dtoa_r+0x57c>
 801a7ba:	f8cd 8010 	str.w	r8, [sp, #16]
 801a7be:	4633      	mov	r3, r6
 801a7c0:	461e      	mov	r6, r3
 801a7c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a7c6:	2a39      	cmp	r2, #57	@ 0x39
 801a7c8:	d106      	bne.n	801a7d8 <_dtoa_r+0x5f8>
 801a7ca:	429f      	cmp	r7, r3
 801a7cc:	d1f8      	bne.n	801a7c0 <_dtoa_r+0x5e0>
 801a7ce:	9a04      	ldr	r2, [sp, #16]
 801a7d0:	3201      	adds	r2, #1
 801a7d2:	9204      	str	r2, [sp, #16]
 801a7d4:	2230      	movs	r2, #48	@ 0x30
 801a7d6:	703a      	strb	r2, [r7, #0]
 801a7d8:	781a      	ldrb	r2, [r3, #0]
 801a7da:	3201      	adds	r2, #1
 801a7dc:	701a      	strb	r2, [r3, #0]
 801a7de:	e7bd      	b.n	801a75c <_dtoa_r+0x57c>
 801a7e0:	ee27 7b04 	vmul.f64	d7, d7, d4
 801a7e4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801a7e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801a7ec:	f47f aeef 	bne.w	801a5ce <_dtoa_r+0x3ee>
 801a7f0:	e710      	b.n	801a614 <_dtoa_r+0x434>
 801a7f2:	bf00      	nop
 801a7f4:	0801e210 	.word	0x0801e210
 801a7f8:	0801e1e8 	.word	0x0801e1e8
 801a7fc:	9908      	ldr	r1, [sp, #32]
 801a7fe:	2900      	cmp	r1, #0
 801a800:	f000 80e3 	beq.w	801a9ca <_dtoa_r+0x7ea>
 801a804:	9907      	ldr	r1, [sp, #28]
 801a806:	2901      	cmp	r1, #1
 801a808:	f300 80c8 	bgt.w	801a99c <_dtoa_r+0x7bc>
 801a80c:	2d00      	cmp	r5, #0
 801a80e:	f000 80c1 	beq.w	801a994 <_dtoa_r+0x7b4>
 801a812:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801a816:	9e05      	ldr	r6, [sp, #20]
 801a818:	461c      	mov	r4, r3
 801a81a:	9304      	str	r3, [sp, #16]
 801a81c:	9b05      	ldr	r3, [sp, #20]
 801a81e:	4413      	add	r3, r2
 801a820:	9305      	str	r3, [sp, #20]
 801a822:	9b06      	ldr	r3, [sp, #24]
 801a824:	2101      	movs	r1, #1
 801a826:	4413      	add	r3, r2
 801a828:	4648      	mov	r0, r9
 801a82a:	9306      	str	r3, [sp, #24]
 801a82c:	f000 ffb8 	bl	801b7a0 <__i2b>
 801a830:	9b04      	ldr	r3, [sp, #16]
 801a832:	4605      	mov	r5, r0
 801a834:	b166      	cbz	r6, 801a850 <_dtoa_r+0x670>
 801a836:	9a06      	ldr	r2, [sp, #24]
 801a838:	2a00      	cmp	r2, #0
 801a83a:	dd09      	ble.n	801a850 <_dtoa_r+0x670>
 801a83c:	42b2      	cmp	r2, r6
 801a83e:	9905      	ldr	r1, [sp, #20]
 801a840:	bfa8      	it	ge
 801a842:	4632      	movge	r2, r6
 801a844:	1a89      	subs	r1, r1, r2
 801a846:	9105      	str	r1, [sp, #20]
 801a848:	9906      	ldr	r1, [sp, #24]
 801a84a:	1ab6      	subs	r6, r6, r2
 801a84c:	1a8a      	subs	r2, r1, r2
 801a84e:	9206      	str	r2, [sp, #24]
 801a850:	b1fb      	cbz	r3, 801a892 <_dtoa_r+0x6b2>
 801a852:	9a08      	ldr	r2, [sp, #32]
 801a854:	2a00      	cmp	r2, #0
 801a856:	f000 80bc 	beq.w	801a9d2 <_dtoa_r+0x7f2>
 801a85a:	b19c      	cbz	r4, 801a884 <_dtoa_r+0x6a4>
 801a85c:	4629      	mov	r1, r5
 801a85e:	4622      	mov	r2, r4
 801a860:	4648      	mov	r0, r9
 801a862:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a864:	f001 f85c 	bl	801b920 <__pow5mult>
 801a868:	9a01      	ldr	r2, [sp, #4]
 801a86a:	4601      	mov	r1, r0
 801a86c:	4605      	mov	r5, r0
 801a86e:	4648      	mov	r0, r9
 801a870:	f000 ffac 	bl	801b7cc <__multiply>
 801a874:	9901      	ldr	r1, [sp, #4]
 801a876:	9004      	str	r0, [sp, #16]
 801a878:	4648      	mov	r0, r9
 801a87a:	f000 fe93 	bl	801b5a4 <_Bfree>
 801a87e:	9a04      	ldr	r2, [sp, #16]
 801a880:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801a882:	9201      	str	r2, [sp, #4]
 801a884:	1b1a      	subs	r2, r3, r4
 801a886:	d004      	beq.n	801a892 <_dtoa_r+0x6b2>
 801a888:	9901      	ldr	r1, [sp, #4]
 801a88a:	4648      	mov	r0, r9
 801a88c:	f001 f848 	bl	801b920 <__pow5mult>
 801a890:	9001      	str	r0, [sp, #4]
 801a892:	2101      	movs	r1, #1
 801a894:	4648      	mov	r0, r9
 801a896:	f000 ff83 	bl	801b7a0 <__i2b>
 801a89a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a89c:	4604      	mov	r4, r0
 801a89e:	2b00      	cmp	r3, #0
 801a8a0:	f000 81d0 	beq.w	801ac44 <_dtoa_r+0xa64>
 801a8a4:	461a      	mov	r2, r3
 801a8a6:	4601      	mov	r1, r0
 801a8a8:	4648      	mov	r0, r9
 801a8aa:	f001 f839 	bl	801b920 <__pow5mult>
 801a8ae:	9b07      	ldr	r3, [sp, #28]
 801a8b0:	2b01      	cmp	r3, #1
 801a8b2:	4604      	mov	r4, r0
 801a8b4:	f300 8095 	bgt.w	801a9e2 <_dtoa_r+0x802>
 801a8b8:	9b02      	ldr	r3, [sp, #8]
 801a8ba:	2b00      	cmp	r3, #0
 801a8bc:	f040 808b 	bne.w	801a9d6 <_dtoa_r+0x7f6>
 801a8c0:	9b03      	ldr	r3, [sp, #12]
 801a8c2:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801a8c6:	2a00      	cmp	r2, #0
 801a8c8:	f040 8087 	bne.w	801a9da <_dtoa_r+0x7fa>
 801a8cc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801a8d0:	0d12      	lsrs	r2, r2, #20
 801a8d2:	0512      	lsls	r2, r2, #20
 801a8d4:	2a00      	cmp	r2, #0
 801a8d6:	f000 8082 	beq.w	801a9de <_dtoa_r+0x7fe>
 801a8da:	9b05      	ldr	r3, [sp, #20]
 801a8dc:	3301      	adds	r3, #1
 801a8de:	9305      	str	r3, [sp, #20]
 801a8e0:	9b06      	ldr	r3, [sp, #24]
 801a8e2:	3301      	adds	r3, #1
 801a8e4:	9306      	str	r3, [sp, #24]
 801a8e6:	2301      	movs	r3, #1
 801a8e8:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a8ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801a8ec:	2b00      	cmp	r3, #0
 801a8ee:	f000 81af 	beq.w	801ac50 <_dtoa_r+0xa70>
 801a8f2:	6922      	ldr	r2, [r4, #16]
 801a8f4:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801a8f8:	6910      	ldr	r0, [r2, #16]
 801a8fa:	f000 ff05 	bl	801b708 <__hi0bits>
 801a8fe:	f1c0 0020 	rsb	r0, r0, #32
 801a902:	9b06      	ldr	r3, [sp, #24]
 801a904:	4418      	add	r0, r3
 801a906:	f010 001f 	ands.w	r0, r0, #31
 801a90a:	d076      	beq.n	801a9fa <_dtoa_r+0x81a>
 801a90c:	f1c0 0220 	rsb	r2, r0, #32
 801a910:	2a04      	cmp	r2, #4
 801a912:	dd69      	ble.n	801a9e8 <_dtoa_r+0x808>
 801a914:	9b05      	ldr	r3, [sp, #20]
 801a916:	f1c0 001c 	rsb	r0, r0, #28
 801a91a:	4403      	add	r3, r0
 801a91c:	9305      	str	r3, [sp, #20]
 801a91e:	9b06      	ldr	r3, [sp, #24]
 801a920:	4406      	add	r6, r0
 801a922:	4403      	add	r3, r0
 801a924:	9306      	str	r3, [sp, #24]
 801a926:	9b05      	ldr	r3, [sp, #20]
 801a928:	2b00      	cmp	r3, #0
 801a92a:	dd05      	ble.n	801a938 <_dtoa_r+0x758>
 801a92c:	9901      	ldr	r1, [sp, #4]
 801a92e:	461a      	mov	r2, r3
 801a930:	4648      	mov	r0, r9
 801a932:	f001 f84f 	bl	801b9d4 <__lshift>
 801a936:	9001      	str	r0, [sp, #4]
 801a938:	9b06      	ldr	r3, [sp, #24]
 801a93a:	2b00      	cmp	r3, #0
 801a93c:	dd05      	ble.n	801a94a <_dtoa_r+0x76a>
 801a93e:	4621      	mov	r1, r4
 801a940:	461a      	mov	r2, r3
 801a942:	4648      	mov	r0, r9
 801a944:	f001 f846 	bl	801b9d4 <__lshift>
 801a948:	4604      	mov	r4, r0
 801a94a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801a94c:	2b00      	cmp	r3, #0
 801a94e:	d056      	beq.n	801a9fe <_dtoa_r+0x81e>
 801a950:	9801      	ldr	r0, [sp, #4]
 801a952:	4621      	mov	r1, r4
 801a954:	f001 f8aa 	bl	801baac <__mcmp>
 801a958:	2800      	cmp	r0, #0
 801a95a:	da50      	bge.n	801a9fe <_dtoa_r+0x81e>
 801a95c:	f108 33ff 	add.w	r3, r8, #4294967295
 801a960:	9304      	str	r3, [sp, #16]
 801a962:	9901      	ldr	r1, [sp, #4]
 801a964:	2300      	movs	r3, #0
 801a966:	220a      	movs	r2, #10
 801a968:	4648      	mov	r0, r9
 801a96a:	f000 fe3d 	bl	801b5e8 <__multadd>
 801a96e:	9b08      	ldr	r3, [sp, #32]
 801a970:	9001      	str	r0, [sp, #4]
 801a972:	2b00      	cmp	r3, #0
 801a974:	f000 816e 	beq.w	801ac54 <_dtoa_r+0xa74>
 801a978:	4629      	mov	r1, r5
 801a97a:	2300      	movs	r3, #0
 801a97c:	220a      	movs	r2, #10
 801a97e:	4648      	mov	r0, r9
 801a980:	f000 fe32 	bl	801b5e8 <__multadd>
 801a984:	f1bb 0f00 	cmp.w	fp, #0
 801a988:	4605      	mov	r5, r0
 801a98a:	dc64      	bgt.n	801aa56 <_dtoa_r+0x876>
 801a98c:	9b07      	ldr	r3, [sp, #28]
 801a98e:	2b02      	cmp	r3, #2
 801a990:	dc3e      	bgt.n	801aa10 <_dtoa_r+0x830>
 801a992:	e060      	b.n	801aa56 <_dtoa_r+0x876>
 801a994:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a996:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801a99a:	e73c      	b.n	801a816 <_dtoa_r+0x636>
 801a99c:	f10a 34ff 	add.w	r4, sl, #4294967295
 801a9a0:	42a3      	cmp	r3, r4
 801a9a2:	bfbf      	itttt	lt
 801a9a4:	1ae2      	sublt	r2, r4, r3
 801a9a6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 801a9a8:	189b      	addlt	r3, r3, r2
 801a9aa:	930a      	strlt	r3, [sp, #40]	@ 0x28
 801a9ac:	bfae      	itee	ge
 801a9ae:	1b1c      	subge	r4, r3, r4
 801a9b0:	4623      	movlt	r3, r4
 801a9b2:	2400      	movlt	r4, #0
 801a9b4:	f1ba 0f00 	cmp.w	sl, #0
 801a9b8:	bfb5      	itete	lt
 801a9ba:	9a05      	ldrlt	r2, [sp, #20]
 801a9bc:	9e05      	ldrge	r6, [sp, #20]
 801a9be:	eba2 060a 	sublt.w	r6, r2, sl
 801a9c2:	4652      	movge	r2, sl
 801a9c4:	bfb8      	it	lt
 801a9c6:	2200      	movlt	r2, #0
 801a9c8:	e727      	b.n	801a81a <_dtoa_r+0x63a>
 801a9ca:	9e05      	ldr	r6, [sp, #20]
 801a9cc:	9d08      	ldr	r5, [sp, #32]
 801a9ce:	461c      	mov	r4, r3
 801a9d0:	e730      	b.n	801a834 <_dtoa_r+0x654>
 801a9d2:	461a      	mov	r2, r3
 801a9d4:	e758      	b.n	801a888 <_dtoa_r+0x6a8>
 801a9d6:	2300      	movs	r3, #0
 801a9d8:	e786      	b.n	801a8e8 <_dtoa_r+0x708>
 801a9da:	9b02      	ldr	r3, [sp, #8]
 801a9dc:	e784      	b.n	801a8e8 <_dtoa_r+0x708>
 801a9de:	920b      	str	r2, [sp, #44]	@ 0x2c
 801a9e0:	e783      	b.n	801a8ea <_dtoa_r+0x70a>
 801a9e2:	2300      	movs	r3, #0
 801a9e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 801a9e6:	e784      	b.n	801a8f2 <_dtoa_r+0x712>
 801a9e8:	d09d      	beq.n	801a926 <_dtoa_r+0x746>
 801a9ea:	9b05      	ldr	r3, [sp, #20]
 801a9ec:	321c      	adds	r2, #28
 801a9ee:	4413      	add	r3, r2
 801a9f0:	9305      	str	r3, [sp, #20]
 801a9f2:	9b06      	ldr	r3, [sp, #24]
 801a9f4:	4416      	add	r6, r2
 801a9f6:	4413      	add	r3, r2
 801a9f8:	e794      	b.n	801a924 <_dtoa_r+0x744>
 801a9fa:	4602      	mov	r2, r0
 801a9fc:	e7f5      	b.n	801a9ea <_dtoa_r+0x80a>
 801a9fe:	f1ba 0f00 	cmp.w	sl, #0
 801aa02:	f8cd 8010 	str.w	r8, [sp, #16]
 801aa06:	46d3      	mov	fp, sl
 801aa08:	dc21      	bgt.n	801aa4e <_dtoa_r+0x86e>
 801aa0a:	9b07      	ldr	r3, [sp, #28]
 801aa0c:	2b02      	cmp	r3, #2
 801aa0e:	dd1e      	ble.n	801aa4e <_dtoa_r+0x86e>
 801aa10:	f1bb 0f00 	cmp.w	fp, #0
 801aa14:	f47f aeb7 	bne.w	801a786 <_dtoa_r+0x5a6>
 801aa18:	4621      	mov	r1, r4
 801aa1a:	465b      	mov	r3, fp
 801aa1c:	2205      	movs	r2, #5
 801aa1e:	4648      	mov	r0, r9
 801aa20:	f000 fde2 	bl	801b5e8 <__multadd>
 801aa24:	4601      	mov	r1, r0
 801aa26:	4604      	mov	r4, r0
 801aa28:	9801      	ldr	r0, [sp, #4]
 801aa2a:	f001 f83f 	bl	801baac <__mcmp>
 801aa2e:	2800      	cmp	r0, #0
 801aa30:	f77f aea9 	ble.w	801a786 <_dtoa_r+0x5a6>
 801aa34:	463e      	mov	r6, r7
 801aa36:	2331      	movs	r3, #49	@ 0x31
 801aa38:	f806 3b01 	strb.w	r3, [r6], #1
 801aa3c:	9b04      	ldr	r3, [sp, #16]
 801aa3e:	3301      	adds	r3, #1
 801aa40:	9304      	str	r3, [sp, #16]
 801aa42:	e6a4      	b.n	801a78e <_dtoa_r+0x5ae>
 801aa44:	f8cd 8010 	str.w	r8, [sp, #16]
 801aa48:	4654      	mov	r4, sl
 801aa4a:	4625      	mov	r5, r4
 801aa4c:	e7f2      	b.n	801aa34 <_dtoa_r+0x854>
 801aa4e:	9b08      	ldr	r3, [sp, #32]
 801aa50:	2b00      	cmp	r3, #0
 801aa52:	f000 8103 	beq.w	801ac5c <_dtoa_r+0xa7c>
 801aa56:	2e00      	cmp	r6, #0
 801aa58:	dd05      	ble.n	801aa66 <_dtoa_r+0x886>
 801aa5a:	4629      	mov	r1, r5
 801aa5c:	4632      	mov	r2, r6
 801aa5e:	4648      	mov	r0, r9
 801aa60:	f000 ffb8 	bl	801b9d4 <__lshift>
 801aa64:	4605      	mov	r5, r0
 801aa66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801aa68:	2b00      	cmp	r3, #0
 801aa6a:	d058      	beq.n	801ab1e <_dtoa_r+0x93e>
 801aa6c:	6869      	ldr	r1, [r5, #4]
 801aa6e:	4648      	mov	r0, r9
 801aa70:	f000 fd58 	bl	801b524 <_Balloc>
 801aa74:	4606      	mov	r6, r0
 801aa76:	b928      	cbnz	r0, 801aa84 <_dtoa_r+0x8a4>
 801aa78:	4b82      	ldr	r3, [pc, #520]	@ (801ac84 <_dtoa_r+0xaa4>)
 801aa7a:	4602      	mov	r2, r0
 801aa7c:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801aa80:	f7ff bbc7 	b.w	801a212 <_dtoa_r+0x32>
 801aa84:	692a      	ldr	r2, [r5, #16]
 801aa86:	3202      	adds	r2, #2
 801aa88:	0092      	lsls	r2, r2, #2
 801aa8a:	f105 010c 	add.w	r1, r5, #12
 801aa8e:	300c      	adds	r0, #12
 801aa90:	f7ff fb05 	bl	801a09e <memcpy>
 801aa94:	2201      	movs	r2, #1
 801aa96:	4631      	mov	r1, r6
 801aa98:	4648      	mov	r0, r9
 801aa9a:	f000 ff9b 	bl	801b9d4 <__lshift>
 801aa9e:	1c7b      	adds	r3, r7, #1
 801aaa0:	9305      	str	r3, [sp, #20]
 801aaa2:	eb07 030b 	add.w	r3, r7, fp
 801aaa6:	9309      	str	r3, [sp, #36]	@ 0x24
 801aaa8:	9b02      	ldr	r3, [sp, #8]
 801aaaa:	f003 0301 	and.w	r3, r3, #1
 801aaae:	46a8      	mov	r8, r5
 801aab0:	9308      	str	r3, [sp, #32]
 801aab2:	4605      	mov	r5, r0
 801aab4:	9b05      	ldr	r3, [sp, #20]
 801aab6:	9801      	ldr	r0, [sp, #4]
 801aab8:	4621      	mov	r1, r4
 801aaba:	f103 3bff 	add.w	fp, r3, #4294967295
 801aabe:	f7ff fb07 	bl	801a0d0 <quorem>
 801aac2:	4641      	mov	r1, r8
 801aac4:	9002      	str	r0, [sp, #8]
 801aac6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801aaca:	9801      	ldr	r0, [sp, #4]
 801aacc:	f000 ffee 	bl	801baac <__mcmp>
 801aad0:	462a      	mov	r2, r5
 801aad2:	9006      	str	r0, [sp, #24]
 801aad4:	4621      	mov	r1, r4
 801aad6:	4648      	mov	r0, r9
 801aad8:	f001 f804 	bl	801bae4 <__mdiff>
 801aadc:	68c2      	ldr	r2, [r0, #12]
 801aade:	4606      	mov	r6, r0
 801aae0:	b9fa      	cbnz	r2, 801ab22 <_dtoa_r+0x942>
 801aae2:	4601      	mov	r1, r0
 801aae4:	9801      	ldr	r0, [sp, #4]
 801aae6:	f000 ffe1 	bl	801baac <__mcmp>
 801aaea:	4602      	mov	r2, r0
 801aaec:	4631      	mov	r1, r6
 801aaee:	4648      	mov	r0, r9
 801aaf0:	920a      	str	r2, [sp, #40]	@ 0x28
 801aaf2:	f000 fd57 	bl	801b5a4 <_Bfree>
 801aaf6:	9b07      	ldr	r3, [sp, #28]
 801aaf8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801aafa:	9e05      	ldr	r6, [sp, #20]
 801aafc:	ea43 0102 	orr.w	r1, r3, r2
 801ab00:	9b08      	ldr	r3, [sp, #32]
 801ab02:	4319      	orrs	r1, r3
 801ab04:	d10f      	bne.n	801ab26 <_dtoa_r+0x946>
 801ab06:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801ab0a:	d028      	beq.n	801ab5e <_dtoa_r+0x97e>
 801ab0c:	9b06      	ldr	r3, [sp, #24]
 801ab0e:	2b00      	cmp	r3, #0
 801ab10:	dd02      	ble.n	801ab18 <_dtoa_r+0x938>
 801ab12:	9b02      	ldr	r3, [sp, #8]
 801ab14:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801ab18:	f88b a000 	strb.w	sl, [fp]
 801ab1c:	e639      	b.n	801a792 <_dtoa_r+0x5b2>
 801ab1e:	4628      	mov	r0, r5
 801ab20:	e7bd      	b.n	801aa9e <_dtoa_r+0x8be>
 801ab22:	2201      	movs	r2, #1
 801ab24:	e7e2      	b.n	801aaec <_dtoa_r+0x90c>
 801ab26:	9b06      	ldr	r3, [sp, #24]
 801ab28:	2b00      	cmp	r3, #0
 801ab2a:	db04      	blt.n	801ab36 <_dtoa_r+0x956>
 801ab2c:	9907      	ldr	r1, [sp, #28]
 801ab2e:	430b      	orrs	r3, r1
 801ab30:	9908      	ldr	r1, [sp, #32]
 801ab32:	430b      	orrs	r3, r1
 801ab34:	d120      	bne.n	801ab78 <_dtoa_r+0x998>
 801ab36:	2a00      	cmp	r2, #0
 801ab38:	ddee      	ble.n	801ab18 <_dtoa_r+0x938>
 801ab3a:	9901      	ldr	r1, [sp, #4]
 801ab3c:	2201      	movs	r2, #1
 801ab3e:	4648      	mov	r0, r9
 801ab40:	f000 ff48 	bl	801b9d4 <__lshift>
 801ab44:	4621      	mov	r1, r4
 801ab46:	9001      	str	r0, [sp, #4]
 801ab48:	f000 ffb0 	bl	801baac <__mcmp>
 801ab4c:	2800      	cmp	r0, #0
 801ab4e:	dc03      	bgt.n	801ab58 <_dtoa_r+0x978>
 801ab50:	d1e2      	bne.n	801ab18 <_dtoa_r+0x938>
 801ab52:	f01a 0f01 	tst.w	sl, #1
 801ab56:	d0df      	beq.n	801ab18 <_dtoa_r+0x938>
 801ab58:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801ab5c:	d1d9      	bne.n	801ab12 <_dtoa_r+0x932>
 801ab5e:	2339      	movs	r3, #57	@ 0x39
 801ab60:	f88b 3000 	strb.w	r3, [fp]
 801ab64:	4633      	mov	r3, r6
 801ab66:	461e      	mov	r6, r3
 801ab68:	3b01      	subs	r3, #1
 801ab6a:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801ab6e:	2a39      	cmp	r2, #57	@ 0x39
 801ab70:	d053      	beq.n	801ac1a <_dtoa_r+0xa3a>
 801ab72:	3201      	adds	r2, #1
 801ab74:	701a      	strb	r2, [r3, #0]
 801ab76:	e60c      	b.n	801a792 <_dtoa_r+0x5b2>
 801ab78:	2a00      	cmp	r2, #0
 801ab7a:	dd07      	ble.n	801ab8c <_dtoa_r+0x9ac>
 801ab7c:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801ab80:	d0ed      	beq.n	801ab5e <_dtoa_r+0x97e>
 801ab82:	f10a 0301 	add.w	r3, sl, #1
 801ab86:	f88b 3000 	strb.w	r3, [fp]
 801ab8a:	e602      	b.n	801a792 <_dtoa_r+0x5b2>
 801ab8c:	9b05      	ldr	r3, [sp, #20]
 801ab8e:	9a05      	ldr	r2, [sp, #20]
 801ab90:	f803 ac01 	strb.w	sl, [r3, #-1]
 801ab94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ab96:	4293      	cmp	r3, r2
 801ab98:	d029      	beq.n	801abee <_dtoa_r+0xa0e>
 801ab9a:	9901      	ldr	r1, [sp, #4]
 801ab9c:	2300      	movs	r3, #0
 801ab9e:	220a      	movs	r2, #10
 801aba0:	4648      	mov	r0, r9
 801aba2:	f000 fd21 	bl	801b5e8 <__multadd>
 801aba6:	45a8      	cmp	r8, r5
 801aba8:	9001      	str	r0, [sp, #4]
 801abaa:	f04f 0300 	mov.w	r3, #0
 801abae:	f04f 020a 	mov.w	r2, #10
 801abb2:	4641      	mov	r1, r8
 801abb4:	4648      	mov	r0, r9
 801abb6:	d107      	bne.n	801abc8 <_dtoa_r+0x9e8>
 801abb8:	f000 fd16 	bl	801b5e8 <__multadd>
 801abbc:	4680      	mov	r8, r0
 801abbe:	4605      	mov	r5, r0
 801abc0:	9b05      	ldr	r3, [sp, #20]
 801abc2:	3301      	adds	r3, #1
 801abc4:	9305      	str	r3, [sp, #20]
 801abc6:	e775      	b.n	801aab4 <_dtoa_r+0x8d4>
 801abc8:	f000 fd0e 	bl	801b5e8 <__multadd>
 801abcc:	4629      	mov	r1, r5
 801abce:	4680      	mov	r8, r0
 801abd0:	2300      	movs	r3, #0
 801abd2:	220a      	movs	r2, #10
 801abd4:	4648      	mov	r0, r9
 801abd6:	f000 fd07 	bl	801b5e8 <__multadd>
 801abda:	4605      	mov	r5, r0
 801abdc:	e7f0      	b.n	801abc0 <_dtoa_r+0x9e0>
 801abde:	f1bb 0f00 	cmp.w	fp, #0
 801abe2:	bfcc      	ite	gt
 801abe4:	465e      	movgt	r6, fp
 801abe6:	2601      	movle	r6, #1
 801abe8:	443e      	add	r6, r7
 801abea:	f04f 0800 	mov.w	r8, #0
 801abee:	9901      	ldr	r1, [sp, #4]
 801abf0:	2201      	movs	r2, #1
 801abf2:	4648      	mov	r0, r9
 801abf4:	f000 feee 	bl	801b9d4 <__lshift>
 801abf8:	4621      	mov	r1, r4
 801abfa:	9001      	str	r0, [sp, #4]
 801abfc:	f000 ff56 	bl	801baac <__mcmp>
 801ac00:	2800      	cmp	r0, #0
 801ac02:	dcaf      	bgt.n	801ab64 <_dtoa_r+0x984>
 801ac04:	d102      	bne.n	801ac0c <_dtoa_r+0xa2c>
 801ac06:	f01a 0f01 	tst.w	sl, #1
 801ac0a:	d1ab      	bne.n	801ab64 <_dtoa_r+0x984>
 801ac0c:	4633      	mov	r3, r6
 801ac0e:	461e      	mov	r6, r3
 801ac10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ac14:	2a30      	cmp	r2, #48	@ 0x30
 801ac16:	d0fa      	beq.n	801ac0e <_dtoa_r+0xa2e>
 801ac18:	e5bb      	b.n	801a792 <_dtoa_r+0x5b2>
 801ac1a:	429f      	cmp	r7, r3
 801ac1c:	d1a3      	bne.n	801ab66 <_dtoa_r+0x986>
 801ac1e:	9b04      	ldr	r3, [sp, #16]
 801ac20:	3301      	adds	r3, #1
 801ac22:	9304      	str	r3, [sp, #16]
 801ac24:	2331      	movs	r3, #49	@ 0x31
 801ac26:	703b      	strb	r3, [r7, #0]
 801ac28:	e5b3      	b.n	801a792 <_dtoa_r+0x5b2>
 801ac2a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801ac2c:	4f16      	ldr	r7, [pc, #88]	@ (801ac88 <_dtoa_r+0xaa8>)
 801ac2e:	b11b      	cbz	r3, 801ac38 <_dtoa_r+0xa58>
 801ac30:	f107 0308 	add.w	r3, r7, #8
 801ac34:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801ac36:	6013      	str	r3, [r2, #0]
 801ac38:	4638      	mov	r0, r7
 801ac3a:	b011      	add	sp, #68	@ 0x44
 801ac3c:	ecbd 8b02 	vpop	{d8}
 801ac40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ac44:	9b07      	ldr	r3, [sp, #28]
 801ac46:	2b01      	cmp	r3, #1
 801ac48:	f77f ae36 	ble.w	801a8b8 <_dtoa_r+0x6d8>
 801ac4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ac4e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801ac50:	2001      	movs	r0, #1
 801ac52:	e656      	b.n	801a902 <_dtoa_r+0x722>
 801ac54:	f1bb 0f00 	cmp.w	fp, #0
 801ac58:	f77f aed7 	ble.w	801aa0a <_dtoa_r+0x82a>
 801ac5c:	463e      	mov	r6, r7
 801ac5e:	9801      	ldr	r0, [sp, #4]
 801ac60:	4621      	mov	r1, r4
 801ac62:	f7ff fa35 	bl	801a0d0 <quorem>
 801ac66:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801ac6a:	f806 ab01 	strb.w	sl, [r6], #1
 801ac6e:	1bf2      	subs	r2, r6, r7
 801ac70:	4593      	cmp	fp, r2
 801ac72:	ddb4      	ble.n	801abde <_dtoa_r+0x9fe>
 801ac74:	9901      	ldr	r1, [sp, #4]
 801ac76:	2300      	movs	r3, #0
 801ac78:	220a      	movs	r2, #10
 801ac7a:	4648      	mov	r0, r9
 801ac7c:	f000 fcb4 	bl	801b5e8 <__multadd>
 801ac80:	9001      	str	r0, [sp, #4]
 801ac82:	e7ec      	b.n	801ac5e <_dtoa_r+0xa7e>
 801ac84:	0801e111 	.word	0x0801e111
 801ac88:	0801e095 	.word	0x0801e095

0801ac8c <_free_r>:
 801ac8c:	b538      	push	{r3, r4, r5, lr}
 801ac8e:	4605      	mov	r5, r0
 801ac90:	2900      	cmp	r1, #0
 801ac92:	d041      	beq.n	801ad18 <_free_r+0x8c>
 801ac94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ac98:	1f0c      	subs	r4, r1, #4
 801ac9a:	2b00      	cmp	r3, #0
 801ac9c:	bfb8      	it	lt
 801ac9e:	18e4      	addlt	r4, r4, r3
 801aca0:	f000 fc34 	bl	801b50c <__malloc_lock>
 801aca4:	4a1d      	ldr	r2, [pc, #116]	@ (801ad1c <_free_r+0x90>)
 801aca6:	6813      	ldr	r3, [r2, #0]
 801aca8:	b933      	cbnz	r3, 801acb8 <_free_r+0x2c>
 801acaa:	6063      	str	r3, [r4, #4]
 801acac:	6014      	str	r4, [r2, #0]
 801acae:	4628      	mov	r0, r5
 801acb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801acb4:	f000 bc30 	b.w	801b518 <__malloc_unlock>
 801acb8:	42a3      	cmp	r3, r4
 801acba:	d908      	bls.n	801acce <_free_r+0x42>
 801acbc:	6820      	ldr	r0, [r4, #0]
 801acbe:	1821      	adds	r1, r4, r0
 801acc0:	428b      	cmp	r3, r1
 801acc2:	bf01      	itttt	eq
 801acc4:	6819      	ldreq	r1, [r3, #0]
 801acc6:	685b      	ldreq	r3, [r3, #4]
 801acc8:	1809      	addeq	r1, r1, r0
 801acca:	6021      	streq	r1, [r4, #0]
 801accc:	e7ed      	b.n	801acaa <_free_r+0x1e>
 801acce:	461a      	mov	r2, r3
 801acd0:	685b      	ldr	r3, [r3, #4]
 801acd2:	b10b      	cbz	r3, 801acd8 <_free_r+0x4c>
 801acd4:	42a3      	cmp	r3, r4
 801acd6:	d9fa      	bls.n	801acce <_free_r+0x42>
 801acd8:	6811      	ldr	r1, [r2, #0]
 801acda:	1850      	adds	r0, r2, r1
 801acdc:	42a0      	cmp	r0, r4
 801acde:	d10b      	bne.n	801acf8 <_free_r+0x6c>
 801ace0:	6820      	ldr	r0, [r4, #0]
 801ace2:	4401      	add	r1, r0
 801ace4:	1850      	adds	r0, r2, r1
 801ace6:	4283      	cmp	r3, r0
 801ace8:	6011      	str	r1, [r2, #0]
 801acea:	d1e0      	bne.n	801acae <_free_r+0x22>
 801acec:	6818      	ldr	r0, [r3, #0]
 801acee:	685b      	ldr	r3, [r3, #4]
 801acf0:	6053      	str	r3, [r2, #4]
 801acf2:	4408      	add	r0, r1
 801acf4:	6010      	str	r0, [r2, #0]
 801acf6:	e7da      	b.n	801acae <_free_r+0x22>
 801acf8:	d902      	bls.n	801ad00 <_free_r+0x74>
 801acfa:	230c      	movs	r3, #12
 801acfc:	602b      	str	r3, [r5, #0]
 801acfe:	e7d6      	b.n	801acae <_free_r+0x22>
 801ad00:	6820      	ldr	r0, [r4, #0]
 801ad02:	1821      	adds	r1, r4, r0
 801ad04:	428b      	cmp	r3, r1
 801ad06:	bf04      	itt	eq
 801ad08:	6819      	ldreq	r1, [r3, #0]
 801ad0a:	685b      	ldreq	r3, [r3, #4]
 801ad0c:	6063      	str	r3, [r4, #4]
 801ad0e:	bf04      	itt	eq
 801ad10:	1809      	addeq	r1, r1, r0
 801ad12:	6021      	streq	r1, [r4, #0]
 801ad14:	6054      	str	r4, [r2, #4]
 801ad16:	e7ca      	b.n	801acae <_free_r+0x22>
 801ad18:	bd38      	pop	{r3, r4, r5, pc}
 801ad1a:	bf00      	nop
 801ad1c:	240153b4 	.word	0x240153b4

0801ad20 <rshift>:
 801ad20:	6903      	ldr	r3, [r0, #16]
 801ad22:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801ad26:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ad2a:	ea4f 1261 	mov.w	r2, r1, asr #5
 801ad2e:	f100 0414 	add.w	r4, r0, #20
 801ad32:	dd45      	ble.n	801adc0 <rshift+0xa0>
 801ad34:	f011 011f 	ands.w	r1, r1, #31
 801ad38:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801ad3c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801ad40:	d10c      	bne.n	801ad5c <rshift+0x3c>
 801ad42:	f100 0710 	add.w	r7, r0, #16
 801ad46:	4629      	mov	r1, r5
 801ad48:	42b1      	cmp	r1, r6
 801ad4a:	d334      	bcc.n	801adb6 <rshift+0x96>
 801ad4c:	1a9b      	subs	r3, r3, r2
 801ad4e:	009b      	lsls	r3, r3, #2
 801ad50:	1eea      	subs	r2, r5, #3
 801ad52:	4296      	cmp	r6, r2
 801ad54:	bf38      	it	cc
 801ad56:	2300      	movcc	r3, #0
 801ad58:	4423      	add	r3, r4
 801ad5a:	e015      	b.n	801ad88 <rshift+0x68>
 801ad5c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801ad60:	f1c1 0820 	rsb	r8, r1, #32
 801ad64:	40cf      	lsrs	r7, r1
 801ad66:	f105 0e04 	add.w	lr, r5, #4
 801ad6a:	46a1      	mov	r9, r4
 801ad6c:	4576      	cmp	r6, lr
 801ad6e:	46f4      	mov	ip, lr
 801ad70:	d815      	bhi.n	801ad9e <rshift+0x7e>
 801ad72:	1a9a      	subs	r2, r3, r2
 801ad74:	0092      	lsls	r2, r2, #2
 801ad76:	3a04      	subs	r2, #4
 801ad78:	3501      	adds	r5, #1
 801ad7a:	42ae      	cmp	r6, r5
 801ad7c:	bf38      	it	cc
 801ad7e:	2200      	movcc	r2, #0
 801ad80:	18a3      	adds	r3, r4, r2
 801ad82:	50a7      	str	r7, [r4, r2]
 801ad84:	b107      	cbz	r7, 801ad88 <rshift+0x68>
 801ad86:	3304      	adds	r3, #4
 801ad88:	1b1a      	subs	r2, r3, r4
 801ad8a:	42a3      	cmp	r3, r4
 801ad8c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801ad90:	bf08      	it	eq
 801ad92:	2300      	moveq	r3, #0
 801ad94:	6102      	str	r2, [r0, #16]
 801ad96:	bf08      	it	eq
 801ad98:	6143      	streq	r3, [r0, #20]
 801ad9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801ad9e:	f8dc c000 	ldr.w	ip, [ip]
 801ada2:	fa0c fc08 	lsl.w	ip, ip, r8
 801ada6:	ea4c 0707 	orr.w	r7, ip, r7
 801adaa:	f849 7b04 	str.w	r7, [r9], #4
 801adae:	f85e 7b04 	ldr.w	r7, [lr], #4
 801adb2:	40cf      	lsrs	r7, r1
 801adb4:	e7da      	b.n	801ad6c <rshift+0x4c>
 801adb6:	f851 cb04 	ldr.w	ip, [r1], #4
 801adba:	f847 cf04 	str.w	ip, [r7, #4]!
 801adbe:	e7c3      	b.n	801ad48 <rshift+0x28>
 801adc0:	4623      	mov	r3, r4
 801adc2:	e7e1      	b.n	801ad88 <rshift+0x68>

0801adc4 <__hexdig_fun>:
 801adc4:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801adc8:	2b09      	cmp	r3, #9
 801adca:	d802      	bhi.n	801add2 <__hexdig_fun+0xe>
 801adcc:	3820      	subs	r0, #32
 801adce:	b2c0      	uxtb	r0, r0
 801add0:	4770      	bx	lr
 801add2:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801add6:	2b05      	cmp	r3, #5
 801add8:	d801      	bhi.n	801adde <__hexdig_fun+0x1a>
 801adda:	3847      	subs	r0, #71	@ 0x47
 801addc:	e7f7      	b.n	801adce <__hexdig_fun+0xa>
 801adde:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801ade2:	2b05      	cmp	r3, #5
 801ade4:	d801      	bhi.n	801adea <__hexdig_fun+0x26>
 801ade6:	3827      	subs	r0, #39	@ 0x27
 801ade8:	e7f1      	b.n	801adce <__hexdig_fun+0xa>
 801adea:	2000      	movs	r0, #0
 801adec:	4770      	bx	lr
	...

0801adf0 <__gethex>:
 801adf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801adf4:	b085      	sub	sp, #20
 801adf6:	468a      	mov	sl, r1
 801adf8:	9302      	str	r3, [sp, #8]
 801adfa:	680b      	ldr	r3, [r1, #0]
 801adfc:	9001      	str	r0, [sp, #4]
 801adfe:	4690      	mov	r8, r2
 801ae00:	1c9c      	adds	r4, r3, #2
 801ae02:	46a1      	mov	r9, r4
 801ae04:	f814 0b01 	ldrb.w	r0, [r4], #1
 801ae08:	2830      	cmp	r0, #48	@ 0x30
 801ae0a:	d0fa      	beq.n	801ae02 <__gethex+0x12>
 801ae0c:	eba9 0303 	sub.w	r3, r9, r3
 801ae10:	f1a3 0b02 	sub.w	fp, r3, #2
 801ae14:	f7ff ffd6 	bl	801adc4 <__hexdig_fun>
 801ae18:	4605      	mov	r5, r0
 801ae1a:	2800      	cmp	r0, #0
 801ae1c:	d168      	bne.n	801aef0 <__gethex+0x100>
 801ae1e:	49a0      	ldr	r1, [pc, #640]	@ (801b0a0 <__gethex+0x2b0>)
 801ae20:	2201      	movs	r2, #1
 801ae22:	4648      	mov	r0, r9
 801ae24:	f7ff f8b2 	bl	8019f8c <strncmp>
 801ae28:	4607      	mov	r7, r0
 801ae2a:	2800      	cmp	r0, #0
 801ae2c:	d167      	bne.n	801aefe <__gethex+0x10e>
 801ae2e:	f899 0001 	ldrb.w	r0, [r9, #1]
 801ae32:	4626      	mov	r6, r4
 801ae34:	f7ff ffc6 	bl	801adc4 <__hexdig_fun>
 801ae38:	2800      	cmp	r0, #0
 801ae3a:	d062      	beq.n	801af02 <__gethex+0x112>
 801ae3c:	4623      	mov	r3, r4
 801ae3e:	7818      	ldrb	r0, [r3, #0]
 801ae40:	2830      	cmp	r0, #48	@ 0x30
 801ae42:	4699      	mov	r9, r3
 801ae44:	f103 0301 	add.w	r3, r3, #1
 801ae48:	d0f9      	beq.n	801ae3e <__gethex+0x4e>
 801ae4a:	f7ff ffbb 	bl	801adc4 <__hexdig_fun>
 801ae4e:	fab0 f580 	clz	r5, r0
 801ae52:	096d      	lsrs	r5, r5, #5
 801ae54:	f04f 0b01 	mov.w	fp, #1
 801ae58:	464a      	mov	r2, r9
 801ae5a:	4616      	mov	r6, r2
 801ae5c:	3201      	adds	r2, #1
 801ae5e:	7830      	ldrb	r0, [r6, #0]
 801ae60:	f7ff ffb0 	bl	801adc4 <__hexdig_fun>
 801ae64:	2800      	cmp	r0, #0
 801ae66:	d1f8      	bne.n	801ae5a <__gethex+0x6a>
 801ae68:	498d      	ldr	r1, [pc, #564]	@ (801b0a0 <__gethex+0x2b0>)
 801ae6a:	2201      	movs	r2, #1
 801ae6c:	4630      	mov	r0, r6
 801ae6e:	f7ff f88d 	bl	8019f8c <strncmp>
 801ae72:	2800      	cmp	r0, #0
 801ae74:	d13f      	bne.n	801aef6 <__gethex+0x106>
 801ae76:	b944      	cbnz	r4, 801ae8a <__gethex+0x9a>
 801ae78:	1c74      	adds	r4, r6, #1
 801ae7a:	4622      	mov	r2, r4
 801ae7c:	4616      	mov	r6, r2
 801ae7e:	3201      	adds	r2, #1
 801ae80:	7830      	ldrb	r0, [r6, #0]
 801ae82:	f7ff ff9f 	bl	801adc4 <__hexdig_fun>
 801ae86:	2800      	cmp	r0, #0
 801ae88:	d1f8      	bne.n	801ae7c <__gethex+0x8c>
 801ae8a:	1ba4      	subs	r4, r4, r6
 801ae8c:	00a7      	lsls	r7, r4, #2
 801ae8e:	7833      	ldrb	r3, [r6, #0]
 801ae90:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801ae94:	2b50      	cmp	r3, #80	@ 0x50
 801ae96:	d13e      	bne.n	801af16 <__gethex+0x126>
 801ae98:	7873      	ldrb	r3, [r6, #1]
 801ae9a:	2b2b      	cmp	r3, #43	@ 0x2b
 801ae9c:	d033      	beq.n	801af06 <__gethex+0x116>
 801ae9e:	2b2d      	cmp	r3, #45	@ 0x2d
 801aea0:	d034      	beq.n	801af0c <__gethex+0x11c>
 801aea2:	1c71      	adds	r1, r6, #1
 801aea4:	2400      	movs	r4, #0
 801aea6:	7808      	ldrb	r0, [r1, #0]
 801aea8:	f7ff ff8c 	bl	801adc4 <__hexdig_fun>
 801aeac:	1e43      	subs	r3, r0, #1
 801aeae:	b2db      	uxtb	r3, r3
 801aeb0:	2b18      	cmp	r3, #24
 801aeb2:	d830      	bhi.n	801af16 <__gethex+0x126>
 801aeb4:	f1a0 0210 	sub.w	r2, r0, #16
 801aeb8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801aebc:	f7ff ff82 	bl	801adc4 <__hexdig_fun>
 801aec0:	f100 3cff 	add.w	ip, r0, #4294967295
 801aec4:	fa5f fc8c 	uxtb.w	ip, ip
 801aec8:	f1bc 0f18 	cmp.w	ip, #24
 801aecc:	f04f 030a 	mov.w	r3, #10
 801aed0:	d91e      	bls.n	801af10 <__gethex+0x120>
 801aed2:	b104      	cbz	r4, 801aed6 <__gethex+0xe6>
 801aed4:	4252      	negs	r2, r2
 801aed6:	4417      	add	r7, r2
 801aed8:	f8ca 1000 	str.w	r1, [sl]
 801aedc:	b1ed      	cbz	r5, 801af1a <__gethex+0x12a>
 801aede:	f1bb 0f00 	cmp.w	fp, #0
 801aee2:	bf0c      	ite	eq
 801aee4:	2506      	moveq	r5, #6
 801aee6:	2500      	movne	r5, #0
 801aee8:	4628      	mov	r0, r5
 801aeea:	b005      	add	sp, #20
 801aeec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aef0:	2500      	movs	r5, #0
 801aef2:	462c      	mov	r4, r5
 801aef4:	e7b0      	b.n	801ae58 <__gethex+0x68>
 801aef6:	2c00      	cmp	r4, #0
 801aef8:	d1c7      	bne.n	801ae8a <__gethex+0x9a>
 801aefa:	4627      	mov	r7, r4
 801aefc:	e7c7      	b.n	801ae8e <__gethex+0x9e>
 801aefe:	464e      	mov	r6, r9
 801af00:	462f      	mov	r7, r5
 801af02:	2501      	movs	r5, #1
 801af04:	e7c3      	b.n	801ae8e <__gethex+0x9e>
 801af06:	2400      	movs	r4, #0
 801af08:	1cb1      	adds	r1, r6, #2
 801af0a:	e7cc      	b.n	801aea6 <__gethex+0xb6>
 801af0c:	2401      	movs	r4, #1
 801af0e:	e7fb      	b.n	801af08 <__gethex+0x118>
 801af10:	fb03 0002 	mla	r0, r3, r2, r0
 801af14:	e7ce      	b.n	801aeb4 <__gethex+0xc4>
 801af16:	4631      	mov	r1, r6
 801af18:	e7de      	b.n	801aed8 <__gethex+0xe8>
 801af1a:	eba6 0309 	sub.w	r3, r6, r9
 801af1e:	3b01      	subs	r3, #1
 801af20:	4629      	mov	r1, r5
 801af22:	2b07      	cmp	r3, #7
 801af24:	dc0a      	bgt.n	801af3c <__gethex+0x14c>
 801af26:	9801      	ldr	r0, [sp, #4]
 801af28:	f000 fafc 	bl	801b524 <_Balloc>
 801af2c:	4604      	mov	r4, r0
 801af2e:	b940      	cbnz	r0, 801af42 <__gethex+0x152>
 801af30:	4b5c      	ldr	r3, [pc, #368]	@ (801b0a4 <__gethex+0x2b4>)
 801af32:	4602      	mov	r2, r0
 801af34:	21e4      	movs	r1, #228	@ 0xe4
 801af36:	485c      	ldr	r0, [pc, #368]	@ (801b0a8 <__gethex+0x2b8>)
 801af38:	f001 f9de 	bl	801c2f8 <__assert_func>
 801af3c:	3101      	adds	r1, #1
 801af3e:	105b      	asrs	r3, r3, #1
 801af40:	e7ef      	b.n	801af22 <__gethex+0x132>
 801af42:	f100 0a14 	add.w	sl, r0, #20
 801af46:	2300      	movs	r3, #0
 801af48:	4655      	mov	r5, sl
 801af4a:	469b      	mov	fp, r3
 801af4c:	45b1      	cmp	r9, r6
 801af4e:	d337      	bcc.n	801afc0 <__gethex+0x1d0>
 801af50:	f845 bb04 	str.w	fp, [r5], #4
 801af54:	eba5 050a 	sub.w	r5, r5, sl
 801af58:	10ad      	asrs	r5, r5, #2
 801af5a:	6125      	str	r5, [r4, #16]
 801af5c:	4658      	mov	r0, fp
 801af5e:	f000 fbd3 	bl	801b708 <__hi0bits>
 801af62:	016d      	lsls	r5, r5, #5
 801af64:	f8d8 6000 	ldr.w	r6, [r8]
 801af68:	1a2d      	subs	r5, r5, r0
 801af6a:	42b5      	cmp	r5, r6
 801af6c:	dd54      	ble.n	801b018 <__gethex+0x228>
 801af6e:	1bad      	subs	r5, r5, r6
 801af70:	4629      	mov	r1, r5
 801af72:	4620      	mov	r0, r4
 801af74:	f000 ff64 	bl	801be40 <__any_on>
 801af78:	4681      	mov	r9, r0
 801af7a:	b178      	cbz	r0, 801af9c <__gethex+0x1ac>
 801af7c:	1e6b      	subs	r3, r5, #1
 801af7e:	1159      	asrs	r1, r3, #5
 801af80:	f003 021f 	and.w	r2, r3, #31
 801af84:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801af88:	f04f 0901 	mov.w	r9, #1
 801af8c:	fa09 f202 	lsl.w	r2, r9, r2
 801af90:	420a      	tst	r2, r1
 801af92:	d003      	beq.n	801af9c <__gethex+0x1ac>
 801af94:	454b      	cmp	r3, r9
 801af96:	dc36      	bgt.n	801b006 <__gethex+0x216>
 801af98:	f04f 0902 	mov.w	r9, #2
 801af9c:	4629      	mov	r1, r5
 801af9e:	4620      	mov	r0, r4
 801afa0:	f7ff febe 	bl	801ad20 <rshift>
 801afa4:	442f      	add	r7, r5
 801afa6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801afaa:	42bb      	cmp	r3, r7
 801afac:	da42      	bge.n	801b034 <__gethex+0x244>
 801afae:	9801      	ldr	r0, [sp, #4]
 801afb0:	4621      	mov	r1, r4
 801afb2:	f000 faf7 	bl	801b5a4 <_Bfree>
 801afb6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801afb8:	2300      	movs	r3, #0
 801afba:	6013      	str	r3, [r2, #0]
 801afbc:	25a3      	movs	r5, #163	@ 0xa3
 801afbe:	e793      	b.n	801aee8 <__gethex+0xf8>
 801afc0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801afc4:	2a2e      	cmp	r2, #46	@ 0x2e
 801afc6:	d012      	beq.n	801afee <__gethex+0x1fe>
 801afc8:	2b20      	cmp	r3, #32
 801afca:	d104      	bne.n	801afd6 <__gethex+0x1e6>
 801afcc:	f845 bb04 	str.w	fp, [r5], #4
 801afd0:	f04f 0b00 	mov.w	fp, #0
 801afd4:	465b      	mov	r3, fp
 801afd6:	7830      	ldrb	r0, [r6, #0]
 801afd8:	9303      	str	r3, [sp, #12]
 801afda:	f7ff fef3 	bl	801adc4 <__hexdig_fun>
 801afde:	9b03      	ldr	r3, [sp, #12]
 801afe0:	f000 000f 	and.w	r0, r0, #15
 801afe4:	4098      	lsls	r0, r3
 801afe6:	ea4b 0b00 	orr.w	fp, fp, r0
 801afea:	3304      	adds	r3, #4
 801afec:	e7ae      	b.n	801af4c <__gethex+0x15c>
 801afee:	45b1      	cmp	r9, r6
 801aff0:	d8ea      	bhi.n	801afc8 <__gethex+0x1d8>
 801aff2:	492b      	ldr	r1, [pc, #172]	@ (801b0a0 <__gethex+0x2b0>)
 801aff4:	9303      	str	r3, [sp, #12]
 801aff6:	2201      	movs	r2, #1
 801aff8:	4630      	mov	r0, r6
 801affa:	f7fe ffc7 	bl	8019f8c <strncmp>
 801affe:	9b03      	ldr	r3, [sp, #12]
 801b000:	2800      	cmp	r0, #0
 801b002:	d1e1      	bne.n	801afc8 <__gethex+0x1d8>
 801b004:	e7a2      	b.n	801af4c <__gethex+0x15c>
 801b006:	1ea9      	subs	r1, r5, #2
 801b008:	4620      	mov	r0, r4
 801b00a:	f000 ff19 	bl	801be40 <__any_on>
 801b00e:	2800      	cmp	r0, #0
 801b010:	d0c2      	beq.n	801af98 <__gethex+0x1a8>
 801b012:	f04f 0903 	mov.w	r9, #3
 801b016:	e7c1      	b.n	801af9c <__gethex+0x1ac>
 801b018:	da09      	bge.n	801b02e <__gethex+0x23e>
 801b01a:	1b75      	subs	r5, r6, r5
 801b01c:	4621      	mov	r1, r4
 801b01e:	9801      	ldr	r0, [sp, #4]
 801b020:	462a      	mov	r2, r5
 801b022:	f000 fcd7 	bl	801b9d4 <__lshift>
 801b026:	1b7f      	subs	r7, r7, r5
 801b028:	4604      	mov	r4, r0
 801b02a:	f100 0a14 	add.w	sl, r0, #20
 801b02e:	f04f 0900 	mov.w	r9, #0
 801b032:	e7b8      	b.n	801afa6 <__gethex+0x1b6>
 801b034:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801b038:	42bd      	cmp	r5, r7
 801b03a:	dd6f      	ble.n	801b11c <__gethex+0x32c>
 801b03c:	1bed      	subs	r5, r5, r7
 801b03e:	42ae      	cmp	r6, r5
 801b040:	dc34      	bgt.n	801b0ac <__gethex+0x2bc>
 801b042:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801b046:	2b02      	cmp	r3, #2
 801b048:	d022      	beq.n	801b090 <__gethex+0x2a0>
 801b04a:	2b03      	cmp	r3, #3
 801b04c:	d024      	beq.n	801b098 <__gethex+0x2a8>
 801b04e:	2b01      	cmp	r3, #1
 801b050:	d115      	bne.n	801b07e <__gethex+0x28e>
 801b052:	42ae      	cmp	r6, r5
 801b054:	d113      	bne.n	801b07e <__gethex+0x28e>
 801b056:	2e01      	cmp	r6, #1
 801b058:	d10b      	bne.n	801b072 <__gethex+0x282>
 801b05a:	9a02      	ldr	r2, [sp, #8]
 801b05c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b060:	6013      	str	r3, [r2, #0]
 801b062:	2301      	movs	r3, #1
 801b064:	6123      	str	r3, [r4, #16]
 801b066:	f8ca 3000 	str.w	r3, [sl]
 801b06a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b06c:	2562      	movs	r5, #98	@ 0x62
 801b06e:	601c      	str	r4, [r3, #0]
 801b070:	e73a      	b.n	801aee8 <__gethex+0xf8>
 801b072:	1e71      	subs	r1, r6, #1
 801b074:	4620      	mov	r0, r4
 801b076:	f000 fee3 	bl	801be40 <__any_on>
 801b07a:	2800      	cmp	r0, #0
 801b07c:	d1ed      	bne.n	801b05a <__gethex+0x26a>
 801b07e:	9801      	ldr	r0, [sp, #4]
 801b080:	4621      	mov	r1, r4
 801b082:	f000 fa8f 	bl	801b5a4 <_Bfree>
 801b086:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801b088:	2300      	movs	r3, #0
 801b08a:	6013      	str	r3, [r2, #0]
 801b08c:	2550      	movs	r5, #80	@ 0x50
 801b08e:	e72b      	b.n	801aee8 <__gethex+0xf8>
 801b090:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b092:	2b00      	cmp	r3, #0
 801b094:	d1f3      	bne.n	801b07e <__gethex+0x28e>
 801b096:	e7e0      	b.n	801b05a <__gethex+0x26a>
 801b098:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b09a:	2b00      	cmp	r3, #0
 801b09c:	d1dd      	bne.n	801b05a <__gethex+0x26a>
 801b09e:	e7ee      	b.n	801b07e <__gethex+0x28e>
 801b0a0:	0801df00 	.word	0x0801df00
 801b0a4:	0801e111 	.word	0x0801e111
 801b0a8:	0801e122 	.word	0x0801e122
 801b0ac:	1e6f      	subs	r7, r5, #1
 801b0ae:	f1b9 0f00 	cmp.w	r9, #0
 801b0b2:	d130      	bne.n	801b116 <__gethex+0x326>
 801b0b4:	b127      	cbz	r7, 801b0c0 <__gethex+0x2d0>
 801b0b6:	4639      	mov	r1, r7
 801b0b8:	4620      	mov	r0, r4
 801b0ba:	f000 fec1 	bl	801be40 <__any_on>
 801b0be:	4681      	mov	r9, r0
 801b0c0:	117a      	asrs	r2, r7, #5
 801b0c2:	2301      	movs	r3, #1
 801b0c4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801b0c8:	f007 071f 	and.w	r7, r7, #31
 801b0cc:	40bb      	lsls	r3, r7
 801b0ce:	4213      	tst	r3, r2
 801b0d0:	4629      	mov	r1, r5
 801b0d2:	4620      	mov	r0, r4
 801b0d4:	bf18      	it	ne
 801b0d6:	f049 0902 	orrne.w	r9, r9, #2
 801b0da:	f7ff fe21 	bl	801ad20 <rshift>
 801b0de:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801b0e2:	1b76      	subs	r6, r6, r5
 801b0e4:	2502      	movs	r5, #2
 801b0e6:	f1b9 0f00 	cmp.w	r9, #0
 801b0ea:	d047      	beq.n	801b17c <__gethex+0x38c>
 801b0ec:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801b0f0:	2b02      	cmp	r3, #2
 801b0f2:	d015      	beq.n	801b120 <__gethex+0x330>
 801b0f4:	2b03      	cmp	r3, #3
 801b0f6:	d017      	beq.n	801b128 <__gethex+0x338>
 801b0f8:	2b01      	cmp	r3, #1
 801b0fa:	d109      	bne.n	801b110 <__gethex+0x320>
 801b0fc:	f019 0f02 	tst.w	r9, #2
 801b100:	d006      	beq.n	801b110 <__gethex+0x320>
 801b102:	f8da 3000 	ldr.w	r3, [sl]
 801b106:	ea49 0903 	orr.w	r9, r9, r3
 801b10a:	f019 0f01 	tst.w	r9, #1
 801b10e:	d10e      	bne.n	801b12e <__gethex+0x33e>
 801b110:	f045 0510 	orr.w	r5, r5, #16
 801b114:	e032      	b.n	801b17c <__gethex+0x38c>
 801b116:	f04f 0901 	mov.w	r9, #1
 801b11a:	e7d1      	b.n	801b0c0 <__gethex+0x2d0>
 801b11c:	2501      	movs	r5, #1
 801b11e:	e7e2      	b.n	801b0e6 <__gethex+0x2f6>
 801b120:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b122:	f1c3 0301 	rsb	r3, r3, #1
 801b126:	930f      	str	r3, [sp, #60]	@ 0x3c
 801b128:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b12a:	2b00      	cmp	r3, #0
 801b12c:	d0f0      	beq.n	801b110 <__gethex+0x320>
 801b12e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801b132:	f104 0314 	add.w	r3, r4, #20
 801b136:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801b13a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801b13e:	f04f 0c00 	mov.w	ip, #0
 801b142:	4618      	mov	r0, r3
 801b144:	f853 2b04 	ldr.w	r2, [r3], #4
 801b148:	f1b2 3fff 	cmp.w	r2, #4294967295
 801b14c:	d01b      	beq.n	801b186 <__gethex+0x396>
 801b14e:	3201      	adds	r2, #1
 801b150:	6002      	str	r2, [r0, #0]
 801b152:	2d02      	cmp	r5, #2
 801b154:	f104 0314 	add.w	r3, r4, #20
 801b158:	d13c      	bne.n	801b1d4 <__gethex+0x3e4>
 801b15a:	f8d8 2000 	ldr.w	r2, [r8]
 801b15e:	3a01      	subs	r2, #1
 801b160:	42b2      	cmp	r2, r6
 801b162:	d109      	bne.n	801b178 <__gethex+0x388>
 801b164:	1171      	asrs	r1, r6, #5
 801b166:	2201      	movs	r2, #1
 801b168:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801b16c:	f006 061f 	and.w	r6, r6, #31
 801b170:	fa02 f606 	lsl.w	r6, r2, r6
 801b174:	421e      	tst	r6, r3
 801b176:	d13a      	bne.n	801b1ee <__gethex+0x3fe>
 801b178:	f045 0520 	orr.w	r5, r5, #32
 801b17c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801b17e:	601c      	str	r4, [r3, #0]
 801b180:	9b02      	ldr	r3, [sp, #8]
 801b182:	601f      	str	r7, [r3, #0]
 801b184:	e6b0      	b.n	801aee8 <__gethex+0xf8>
 801b186:	4299      	cmp	r1, r3
 801b188:	f843 cc04 	str.w	ip, [r3, #-4]
 801b18c:	d8d9      	bhi.n	801b142 <__gethex+0x352>
 801b18e:	68a3      	ldr	r3, [r4, #8]
 801b190:	459b      	cmp	fp, r3
 801b192:	db17      	blt.n	801b1c4 <__gethex+0x3d4>
 801b194:	6861      	ldr	r1, [r4, #4]
 801b196:	9801      	ldr	r0, [sp, #4]
 801b198:	3101      	adds	r1, #1
 801b19a:	f000 f9c3 	bl	801b524 <_Balloc>
 801b19e:	4681      	mov	r9, r0
 801b1a0:	b918      	cbnz	r0, 801b1aa <__gethex+0x3ba>
 801b1a2:	4b1a      	ldr	r3, [pc, #104]	@ (801b20c <__gethex+0x41c>)
 801b1a4:	4602      	mov	r2, r0
 801b1a6:	2184      	movs	r1, #132	@ 0x84
 801b1a8:	e6c5      	b.n	801af36 <__gethex+0x146>
 801b1aa:	6922      	ldr	r2, [r4, #16]
 801b1ac:	3202      	adds	r2, #2
 801b1ae:	f104 010c 	add.w	r1, r4, #12
 801b1b2:	0092      	lsls	r2, r2, #2
 801b1b4:	300c      	adds	r0, #12
 801b1b6:	f7fe ff72 	bl	801a09e <memcpy>
 801b1ba:	4621      	mov	r1, r4
 801b1bc:	9801      	ldr	r0, [sp, #4]
 801b1be:	f000 f9f1 	bl	801b5a4 <_Bfree>
 801b1c2:	464c      	mov	r4, r9
 801b1c4:	6923      	ldr	r3, [r4, #16]
 801b1c6:	1c5a      	adds	r2, r3, #1
 801b1c8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801b1cc:	6122      	str	r2, [r4, #16]
 801b1ce:	2201      	movs	r2, #1
 801b1d0:	615a      	str	r2, [r3, #20]
 801b1d2:	e7be      	b.n	801b152 <__gethex+0x362>
 801b1d4:	6922      	ldr	r2, [r4, #16]
 801b1d6:	455a      	cmp	r2, fp
 801b1d8:	dd0b      	ble.n	801b1f2 <__gethex+0x402>
 801b1da:	2101      	movs	r1, #1
 801b1dc:	4620      	mov	r0, r4
 801b1de:	f7ff fd9f 	bl	801ad20 <rshift>
 801b1e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801b1e6:	3701      	adds	r7, #1
 801b1e8:	42bb      	cmp	r3, r7
 801b1ea:	f6ff aee0 	blt.w	801afae <__gethex+0x1be>
 801b1ee:	2501      	movs	r5, #1
 801b1f0:	e7c2      	b.n	801b178 <__gethex+0x388>
 801b1f2:	f016 061f 	ands.w	r6, r6, #31
 801b1f6:	d0fa      	beq.n	801b1ee <__gethex+0x3fe>
 801b1f8:	4453      	add	r3, sl
 801b1fa:	f1c6 0620 	rsb	r6, r6, #32
 801b1fe:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801b202:	f000 fa81 	bl	801b708 <__hi0bits>
 801b206:	42b0      	cmp	r0, r6
 801b208:	dbe7      	blt.n	801b1da <__gethex+0x3ea>
 801b20a:	e7f0      	b.n	801b1ee <__gethex+0x3fe>
 801b20c:	0801e111 	.word	0x0801e111

0801b210 <L_shift>:
 801b210:	f1c2 0208 	rsb	r2, r2, #8
 801b214:	0092      	lsls	r2, r2, #2
 801b216:	b570      	push	{r4, r5, r6, lr}
 801b218:	f1c2 0620 	rsb	r6, r2, #32
 801b21c:	6843      	ldr	r3, [r0, #4]
 801b21e:	6804      	ldr	r4, [r0, #0]
 801b220:	fa03 f506 	lsl.w	r5, r3, r6
 801b224:	432c      	orrs	r4, r5
 801b226:	40d3      	lsrs	r3, r2
 801b228:	6004      	str	r4, [r0, #0]
 801b22a:	f840 3f04 	str.w	r3, [r0, #4]!
 801b22e:	4288      	cmp	r0, r1
 801b230:	d3f4      	bcc.n	801b21c <L_shift+0xc>
 801b232:	bd70      	pop	{r4, r5, r6, pc}

0801b234 <__match>:
 801b234:	b530      	push	{r4, r5, lr}
 801b236:	6803      	ldr	r3, [r0, #0]
 801b238:	3301      	adds	r3, #1
 801b23a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b23e:	b914      	cbnz	r4, 801b246 <__match+0x12>
 801b240:	6003      	str	r3, [r0, #0]
 801b242:	2001      	movs	r0, #1
 801b244:	bd30      	pop	{r4, r5, pc}
 801b246:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b24a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801b24e:	2d19      	cmp	r5, #25
 801b250:	bf98      	it	ls
 801b252:	3220      	addls	r2, #32
 801b254:	42a2      	cmp	r2, r4
 801b256:	d0f0      	beq.n	801b23a <__match+0x6>
 801b258:	2000      	movs	r0, #0
 801b25a:	e7f3      	b.n	801b244 <__match+0x10>

0801b25c <__hexnan>:
 801b25c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b260:	680b      	ldr	r3, [r1, #0]
 801b262:	6801      	ldr	r1, [r0, #0]
 801b264:	115e      	asrs	r6, r3, #5
 801b266:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801b26a:	f013 031f 	ands.w	r3, r3, #31
 801b26e:	b087      	sub	sp, #28
 801b270:	bf18      	it	ne
 801b272:	3604      	addne	r6, #4
 801b274:	2500      	movs	r5, #0
 801b276:	1f37      	subs	r7, r6, #4
 801b278:	4682      	mov	sl, r0
 801b27a:	4690      	mov	r8, r2
 801b27c:	9301      	str	r3, [sp, #4]
 801b27e:	f846 5c04 	str.w	r5, [r6, #-4]
 801b282:	46b9      	mov	r9, r7
 801b284:	463c      	mov	r4, r7
 801b286:	9502      	str	r5, [sp, #8]
 801b288:	46ab      	mov	fp, r5
 801b28a:	784a      	ldrb	r2, [r1, #1]
 801b28c:	1c4b      	adds	r3, r1, #1
 801b28e:	9303      	str	r3, [sp, #12]
 801b290:	b342      	cbz	r2, 801b2e4 <__hexnan+0x88>
 801b292:	4610      	mov	r0, r2
 801b294:	9105      	str	r1, [sp, #20]
 801b296:	9204      	str	r2, [sp, #16]
 801b298:	f7ff fd94 	bl	801adc4 <__hexdig_fun>
 801b29c:	2800      	cmp	r0, #0
 801b29e:	d151      	bne.n	801b344 <__hexnan+0xe8>
 801b2a0:	9a04      	ldr	r2, [sp, #16]
 801b2a2:	9905      	ldr	r1, [sp, #20]
 801b2a4:	2a20      	cmp	r2, #32
 801b2a6:	d818      	bhi.n	801b2da <__hexnan+0x7e>
 801b2a8:	9b02      	ldr	r3, [sp, #8]
 801b2aa:	459b      	cmp	fp, r3
 801b2ac:	dd13      	ble.n	801b2d6 <__hexnan+0x7a>
 801b2ae:	454c      	cmp	r4, r9
 801b2b0:	d206      	bcs.n	801b2c0 <__hexnan+0x64>
 801b2b2:	2d07      	cmp	r5, #7
 801b2b4:	dc04      	bgt.n	801b2c0 <__hexnan+0x64>
 801b2b6:	462a      	mov	r2, r5
 801b2b8:	4649      	mov	r1, r9
 801b2ba:	4620      	mov	r0, r4
 801b2bc:	f7ff ffa8 	bl	801b210 <L_shift>
 801b2c0:	4544      	cmp	r4, r8
 801b2c2:	d952      	bls.n	801b36a <__hexnan+0x10e>
 801b2c4:	2300      	movs	r3, #0
 801b2c6:	f1a4 0904 	sub.w	r9, r4, #4
 801b2ca:	f844 3c04 	str.w	r3, [r4, #-4]
 801b2ce:	f8cd b008 	str.w	fp, [sp, #8]
 801b2d2:	464c      	mov	r4, r9
 801b2d4:	461d      	mov	r5, r3
 801b2d6:	9903      	ldr	r1, [sp, #12]
 801b2d8:	e7d7      	b.n	801b28a <__hexnan+0x2e>
 801b2da:	2a29      	cmp	r2, #41	@ 0x29
 801b2dc:	d157      	bne.n	801b38e <__hexnan+0x132>
 801b2de:	3102      	adds	r1, #2
 801b2e0:	f8ca 1000 	str.w	r1, [sl]
 801b2e4:	f1bb 0f00 	cmp.w	fp, #0
 801b2e8:	d051      	beq.n	801b38e <__hexnan+0x132>
 801b2ea:	454c      	cmp	r4, r9
 801b2ec:	d206      	bcs.n	801b2fc <__hexnan+0xa0>
 801b2ee:	2d07      	cmp	r5, #7
 801b2f0:	dc04      	bgt.n	801b2fc <__hexnan+0xa0>
 801b2f2:	462a      	mov	r2, r5
 801b2f4:	4649      	mov	r1, r9
 801b2f6:	4620      	mov	r0, r4
 801b2f8:	f7ff ff8a 	bl	801b210 <L_shift>
 801b2fc:	4544      	cmp	r4, r8
 801b2fe:	d936      	bls.n	801b36e <__hexnan+0x112>
 801b300:	f1a8 0204 	sub.w	r2, r8, #4
 801b304:	4623      	mov	r3, r4
 801b306:	f853 1b04 	ldr.w	r1, [r3], #4
 801b30a:	f842 1f04 	str.w	r1, [r2, #4]!
 801b30e:	429f      	cmp	r7, r3
 801b310:	d2f9      	bcs.n	801b306 <__hexnan+0xaa>
 801b312:	1b3b      	subs	r3, r7, r4
 801b314:	f023 0303 	bic.w	r3, r3, #3
 801b318:	3304      	adds	r3, #4
 801b31a:	3401      	adds	r4, #1
 801b31c:	3e03      	subs	r6, #3
 801b31e:	42b4      	cmp	r4, r6
 801b320:	bf88      	it	hi
 801b322:	2304      	movhi	r3, #4
 801b324:	4443      	add	r3, r8
 801b326:	2200      	movs	r2, #0
 801b328:	f843 2b04 	str.w	r2, [r3], #4
 801b32c:	429f      	cmp	r7, r3
 801b32e:	d2fb      	bcs.n	801b328 <__hexnan+0xcc>
 801b330:	683b      	ldr	r3, [r7, #0]
 801b332:	b91b      	cbnz	r3, 801b33c <__hexnan+0xe0>
 801b334:	4547      	cmp	r7, r8
 801b336:	d128      	bne.n	801b38a <__hexnan+0x12e>
 801b338:	2301      	movs	r3, #1
 801b33a:	603b      	str	r3, [r7, #0]
 801b33c:	2005      	movs	r0, #5
 801b33e:	b007      	add	sp, #28
 801b340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b344:	3501      	adds	r5, #1
 801b346:	2d08      	cmp	r5, #8
 801b348:	f10b 0b01 	add.w	fp, fp, #1
 801b34c:	dd06      	ble.n	801b35c <__hexnan+0x100>
 801b34e:	4544      	cmp	r4, r8
 801b350:	d9c1      	bls.n	801b2d6 <__hexnan+0x7a>
 801b352:	2300      	movs	r3, #0
 801b354:	f844 3c04 	str.w	r3, [r4, #-4]
 801b358:	2501      	movs	r5, #1
 801b35a:	3c04      	subs	r4, #4
 801b35c:	6822      	ldr	r2, [r4, #0]
 801b35e:	f000 000f 	and.w	r0, r0, #15
 801b362:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801b366:	6020      	str	r0, [r4, #0]
 801b368:	e7b5      	b.n	801b2d6 <__hexnan+0x7a>
 801b36a:	2508      	movs	r5, #8
 801b36c:	e7b3      	b.n	801b2d6 <__hexnan+0x7a>
 801b36e:	9b01      	ldr	r3, [sp, #4]
 801b370:	2b00      	cmp	r3, #0
 801b372:	d0dd      	beq.n	801b330 <__hexnan+0xd4>
 801b374:	f1c3 0320 	rsb	r3, r3, #32
 801b378:	f04f 32ff 	mov.w	r2, #4294967295
 801b37c:	40da      	lsrs	r2, r3
 801b37e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801b382:	4013      	ands	r3, r2
 801b384:	f846 3c04 	str.w	r3, [r6, #-4]
 801b388:	e7d2      	b.n	801b330 <__hexnan+0xd4>
 801b38a:	3f04      	subs	r7, #4
 801b38c:	e7d0      	b.n	801b330 <__hexnan+0xd4>
 801b38e:	2004      	movs	r0, #4
 801b390:	e7d5      	b.n	801b33e <__hexnan+0xe2>
	...

0801b394 <malloc>:
 801b394:	4b02      	ldr	r3, [pc, #8]	@ (801b3a0 <malloc+0xc>)
 801b396:	4601      	mov	r1, r0
 801b398:	6818      	ldr	r0, [r3, #0]
 801b39a:	f000 b825 	b.w	801b3e8 <_malloc_r>
 801b39e:	bf00      	nop
 801b3a0:	2400027c 	.word	0x2400027c

0801b3a4 <sbrk_aligned>:
 801b3a4:	b570      	push	{r4, r5, r6, lr}
 801b3a6:	4e0f      	ldr	r6, [pc, #60]	@ (801b3e4 <sbrk_aligned+0x40>)
 801b3a8:	460c      	mov	r4, r1
 801b3aa:	6831      	ldr	r1, [r6, #0]
 801b3ac:	4605      	mov	r5, r0
 801b3ae:	b911      	cbnz	r1, 801b3b6 <sbrk_aligned+0x12>
 801b3b0:	f000 ff92 	bl	801c2d8 <_sbrk_r>
 801b3b4:	6030      	str	r0, [r6, #0]
 801b3b6:	4621      	mov	r1, r4
 801b3b8:	4628      	mov	r0, r5
 801b3ba:	f000 ff8d 	bl	801c2d8 <_sbrk_r>
 801b3be:	1c43      	adds	r3, r0, #1
 801b3c0:	d103      	bne.n	801b3ca <sbrk_aligned+0x26>
 801b3c2:	f04f 34ff 	mov.w	r4, #4294967295
 801b3c6:	4620      	mov	r0, r4
 801b3c8:	bd70      	pop	{r4, r5, r6, pc}
 801b3ca:	1cc4      	adds	r4, r0, #3
 801b3cc:	f024 0403 	bic.w	r4, r4, #3
 801b3d0:	42a0      	cmp	r0, r4
 801b3d2:	d0f8      	beq.n	801b3c6 <sbrk_aligned+0x22>
 801b3d4:	1a21      	subs	r1, r4, r0
 801b3d6:	4628      	mov	r0, r5
 801b3d8:	f000 ff7e 	bl	801c2d8 <_sbrk_r>
 801b3dc:	3001      	adds	r0, #1
 801b3de:	d1f2      	bne.n	801b3c6 <sbrk_aligned+0x22>
 801b3e0:	e7ef      	b.n	801b3c2 <sbrk_aligned+0x1e>
 801b3e2:	bf00      	nop
 801b3e4:	240153b0 	.word	0x240153b0

0801b3e8 <_malloc_r>:
 801b3e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b3ec:	1ccd      	adds	r5, r1, #3
 801b3ee:	f025 0503 	bic.w	r5, r5, #3
 801b3f2:	3508      	adds	r5, #8
 801b3f4:	2d0c      	cmp	r5, #12
 801b3f6:	bf38      	it	cc
 801b3f8:	250c      	movcc	r5, #12
 801b3fa:	2d00      	cmp	r5, #0
 801b3fc:	4606      	mov	r6, r0
 801b3fe:	db01      	blt.n	801b404 <_malloc_r+0x1c>
 801b400:	42a9      	cmp	r1, r5
 801b402:	d904      	bls.n	801b40e <_malloc_r+0x26>
 801b404:	230c      	movs	r3, #12
 801b406:	6033      	str	r3, [r6, #0]
 801b408:	2000      	movs	r0, #0
 801b40a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b40e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801b4e4 <_malloc_r+0xfc>
 801b412:	f000 f87b 	bl	801b50c <__malloc_lock>
 801b416:	f8d8 3000 	ldr.w	r3, [r8]
 801b41a:	461c      	mov	r4, r3
 801b41c:	bb44      	cbnz	r4, 801b470 <_malloc_r+0x88>
 801b41e:	4629      	mov	r1, r5
 801b420:	4630      	mov	r0, r6
 801b422:	f7ff ffbf 	bl	801b3a4 <sbrk_aligned>
 801b426:	1c43      	adds	r3, r0, #1
 801b428:	4604      	mov	r4, r0
 801b42a:	d158      	bne.n	801b4de <_malloc_r+0xf6>
 801b42c:	f8d8 4000 	ldr.w	r4, [r8]
 801b430:	4627      	mov	r7, r4
 801b432:	2f00      	cmp	r7, #0
 801b434:	d143      	bne.n	801b4be <_malloc_r+0xd6>
 801b436:	2c00      	cmp	r4, #0
 801b438:	d04b      	beq.n	801b4d2 <_malloc_r+0xea>
 801b43a:	6823      	ldr	r3, [r4, #0]
 801b43c:	4639      	mov	r1, r7
 801b43e:	4630      	mov	r0, r6
 801b440:	eb04 0903 	add.w	r9, r4, r3
 801b444:	f000 ff48 	bl	801c2d8 <_sbrk_r>
 801b448:	4581      	cmp	r9, r0
 801b44a:	d142      	bne.n	801b4d2 <_malloc_r+0xea>
 801b44c:	6821      	ldr	r1, [r4, #0]
 801b44e:	1a6d      	subs	r5, r5, r1
 801b450:	4629      	mov	r1, r5
 801b452:	4630      	mov	r0, r6
 801b454:	f7ff ffa6 	bl	801b3a4 <sbrk_aligned>
 801b458:	3001      	adds	r0, #1
 801b45a:	d03a      	beq.n	801b4d2 <_malloc_r+0xea>
 801b45c:	6823      	ldr	r3, [r4, #0]
 801b45e:	442b      	add	r3, r5
 801b460:	6023      	str	r3, [r4, #0]
 801b462:	f8d8 3000 	ldr.w	r3, [r8]
 801b466:	685a      	ldr	r2, [r3, #4]
 801b468:	bb62      	cbnz	r2, 801b4c4 <_malloc_r+0xdc>
 801b46a:	f8c8 7000 	str.w	r7, [r8]
 801b46e:	e00f      	b.n	801b490 <_malloc_r+0xa8>
 801b470:	6822      	ldr	r2, [r4, #0]
 801b472:	1b52      	subs	r2, r2, r5
 801b474:	d420      	bmi.n	801b4b8 <_malloc_r+0xd0>
 801b476:	2a0b      	cmp	r2, #11
 801b478:	d917      	bls.n	801b4aa <_malloc_r+0xc2>
 801b47a:	1961      	adds	r1, r4, r5
 801b47c:	42a3      	cmp	r3, r4
 801b47e:	6025      	str	r5, [r4, #0]
 801b480:	bf18      	it	ne
 801b482:	6059      	strne	r1, [r3, #4]
 801b484:	6863      	ldr	r3, [r4, #4]
 801b486:	bf08      	it	eq
 801b488:	f8c8 1000 	streq.w	r1, [r8]
 801b48c:	5162      	str	r2, [r4, r5]
 801b48e:	604b      	str	r3, [r1, #4]
 801b490:	4630      	mov	r0, r6
 801b492:	f000 f841 	bl	801b518 <__malloc_unlock>
 801b496:	f104 000b 	add.w	r0, r4, #11
 801b49a:	1d23      	adds	r3, r4, #4
 801b49c:	f020 0007 	bic.w	r0, r0, #7
 801b4a0:	1ac2      	subs	r2, r0, r3
 801b4a2:	bf1c      	itt	ne
 801b4a4:	1a1b      	subne	r3, r3, r0
 801b4a6:	50a3      	strne	r3, [r4, r2]
 801b4a8:	e7af      	b.n	801b40a <_malloc_r+0x22>
 801b4aa:	6862      	ldr	r2, [r4, #4]
 801b4ac:	42a3      	cmp	r3, r4
 801b4ae:	bf0c      	ite	eq
 801b4b0:	f8c8 2000 	streq.w	r2, [r8]
 801b4b4:	605a      	strne	r2, [r3, #4]
 801b4b6:	e7eb      	b.n	801b490 <_malloc_r+0xa8>
 801b4b8:	4623      	mov	r3, r4
 801b4ba:	6864      	ldr	r4, [r4, #4]
 801b4bc:	e7ae      	b.n	801b41c <_malloc_r+0x34>
 801b4be:	463c      	mov	r4, r7
 801b4c0:	687f      	ldr	r7, [r7, #4]
 801b4c2:	e7b6      	b.n	801b432 <_malloc_r+0x4a>
 801b4c4:	461a      	mov	r2, r3
 801b4c6:	685b      	ldr	r3, [r3, #4]
 801b4c8:	42a3      	cmp	r3, r4
 801b4ca:	d1fb      	bne.n	801b4c4 <_malloc_r+0xdc>
 801b4cc:	2300      	movs	r3, #0
 801b4ce:	6053      	str	r3, [r2, #4]
 801b4d0:	e7de      	b.n	801b490 <_malloc_r+0xa8>
 801b4d2:	230c      	movs	r3, #12
 801b4d4:	6033      	str	r3, [r6, #0]
 801b4d6:	4630      	mov	r0, r6
 801b4d8:	f000 f81e 	bl	801b518 <__malloc_unlock>
 801b4dc:	e794      	b.n	801b408 <_malloc_r+0x20>
 801b4de:	6005      	str	r5, [r0, #0]
 801b4e0:	e7d6      	b.n	801b490 <_malloc_r+0xa8>
 801b4e2:	bf00      	nop
 801b4e4:	240153b4 	.word	0x240153b4

0801b4e8 <__ascii_mbtowc>:
 801b4e8:	b082      	sub	sp, #8
 801b4ea:	b901      	cbnz	r1, 801b4ee <__ascii_mbtowc+0x6>
 801b4ec:	a901      	add	r1, sp, #4
 801b4ee:	b142      	cbz	r2, 801b502 <__ascii_mbtowc+0x1a>
 801b4f0:	b14b      	cbz	r3, 801b506 <__ascii_mbtowc+0x1e>
 801b4f2:	7813      	ldrb	r3, [r2, #0]
 801b4f4:	600b      	str	r3, [r1, #0]
 801b4f6:	7812      	ldrb	r2, [r2, #0]
 801b4f8:	1e10      	subs	r0, r2, #0
 801b4fa:	bf18      	it	ne
 801b4fc:	2001      	movne	r0, #1
 801b4fe:	b002      	add	sp, #8
 801b500:	4770      	bx	lr
 801b502:	4610      	mov	r0, r2
 801b504:	e7fb      	b.n	801b4fe <__ascii_mbtowc+0x16>
 801b506:	f06f 0001 	mvn.w	r0, #1
 801b50a:	e7f8      	b.n	801b4fe <__ascii_mbtowc+0x16>

0801b50c <__malloc_lock>:
 801b50c:	4801      	ldr	r0, [pc, #4]	@ (801b514 <__malloc_lock+0x8>)
 801b50e:	f7fe bdc4 	b.w	801a09a <__retarget_lock_acquire_recursive>
 801b512:	bf00      	nop
 801b514:	240153ac 	.word	0x240153ac

0801b518 <__malloc_unlock>:
 801b518:	4801      	ldr	r0, [pc, #4]	@ (801b520 <__malloc_unlock+0x8>)
 801b51a:	f7fe bdbf 	b.w	801a09c <__retarget_lock_release_recursive>
 801b51e:	bf00      	nop
 801b520:	240153ac 	.word	0x240153ac

0801b524 <_Balloc>:
 801b524:	b570      	push	{r4, r5, r6, lr}
 801b526:	69c6      	ldr	r6, [r0, #28]
 801b528:	4604      	mov	r4, r0
 801b52a:	460d      	mov	r5, r1
 801b52c:	b976      	cbnz	r6, 801b54c <_Balloc+0x28>
 801b52e:	2010      	movs	r0, #16
 801b530:	f7ff ff30 	bl	801b394 <malloc>
 801b534:	4602      	mov	r2, r0
 801b536:	61e0      	str	r0, [r4, #28]
 801b538:	b920      	cbnz	r0, 801b544 <_Balloc+0x20>
 801b53a:	4b18      	ldr	r3, [pc, #96]	@ (801b59c <_Balloc+0x78>)
 801b53c:	4818      	ldr	r0, [pc, #96]	@ (801b5a0 <_Balloc+0x7c>)
 801b53e:	216b      	movs	r1, #107	@ 0x6b
 801b540:	f000 feda 	bl	801c2f8 <__assert_func>
 801b544:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b548:	6006      	str	r6, [r0, #0]
 801b54a:	60c6      	str	r6, [r0, #12]
 801b54c:	69e6      	ldr	r6, [r4, #28]
 801b54e:	68f3      	ldr	r3, [r6, #12]
 801b550:	b183      	cbz	r3, 801b574 <_Balloc+0x50>
 801b552:	69e3      	ldr	r3, [r4, #28]
 801b554:	68db      	ldr	r3, [r3, #12]
 801b556:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801b55a:	b9b8      	cbnz	r0, 801b58c <_Balloc+0x68>
 801b55c:	2101      	movs	r1, #1
 801b55e:	fa01 f605 	lsl.w	r6, r1, r5
 801b562:	1d72      	adds	r2, r6, #5
 801b564:	0092      	lsls	r2, r2, #2
 801b566:	4620      	mov	r0, r4
 801b568:	f000 fee4 	bl	801c334 <_calloc_r>
 801b56c:	b160      	cbz	r0, 801b588 <_Balloc+0x64>
 801b56e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801b572:	e00e      	b.n	801b592 <_Balloc+0x6e>
 801b574:	2221      	movs	r2, #33	@ 0x21
 801b576:	2104      	movs	r1, #4
 801b578:	4620      	mov	r0, r4
 801b57a:	f000 fedb 	bl	801c334 <_calloc_r>
 801b57e:	69e3      	ldr	r3, [r4, #28]
 801b580:	60f0      	str	r0, [r6, #12]
 801b582:	68db      	ldr	r3, [r3, #12]
 801b584:	2b00      	cmp	r3, #0
 801b586:	d1e4      	bne.n	801b552 <_Balloc+0x2e>
 801b588:	2000      	movs	r0, #0
 801b58a:	bd70      	pop	{r4, r5, r6, pc}
 801b58c:	6802      	ldr	r2, [r0, #0]
 801b58e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801b592:	2300      	movs	r3, #0
 801b594:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801b598:	e7f7      	b.n	801b58a <_Balloc+0x66>
 801b59a:	bf00      	nop
 801b59c:	0801e0a2 	.word	0x0801e0a2
 801b5a0:	0801e182 	.word	0x0801e182

0801b5a4 <_Bfree>:
 801b5a4:	b570      	push	{r4, r5, r6, lr}
 801b5a6:	69c6      	ldr	r6, [r0, #28]
 801b5a8:	4605      	mov	r5, r0
 801b5aa:	460c      	mov	r4, r1
 801b5ac:	b976      	cbnz	r6, 801b5cc <_Bfree+0x28>
 801b5ae:	2010      	movs	r0, #16
 801b5b0:	f7ff fef0 	bl	801b394 <malloc>
 801b5b4:	4602      	mov	r2, r0
 801b5b6:	61e8      	str	r0, [r5, #28]
 801b5b8:	b920      	cbnz	r0, 801b5c4 <_Bfree+0x20>
 801b5ba:	4b09      	ldr	r3, [pc, #36]	@ (801b5e0 <_Bfree+0x3c>)
 801b5bc:	4809      	ldr	r0, [pc, #36]	@ (801b5e4 <_Bfree+0x40>)
 801b5be:	218f      	movs	r1, #143	@ 0x8f
 801b5c0:	f000 fe9a 	bl	801c2f8 <__assert_func>
 801b5c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801b5c8:	6006      	str	r6, [r0, #0]
 801b5ca:	60c6      	str	r6, [r0, #12]
 801b5cc:	b13c      	cbz	r4, 801b5de <_Bfree+0x3a>
 801b5ce:	69eb      	ldr	r3, [r5, #28]
 801b5d0:	6862      	ldr	r2, [r4, #4]
 801b5d2:	68db      	ldr	r3, [r3, #12]
 801b5d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801b5d8:	6021      	str	r1, [r4, #0]
 801b5da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801b5de:	bd70      	pop	{r4, r5, r6, pc}
 801b5e0:	0801e0a2 	.word	0x0801e0a2
 801b5e4:	0801e182 	.word	0x0801e182

0801b5e8 <__multadd>:
 801b5e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b5ec:	690d      	ldr	r5, [r1, #16]
 801b5ee:	4607      	mov	r7, r0
 801b5f0:	460c      	mov	r4, r1
 801b5f2:	461e      	mov	r6, r3
 801b5f4:	f101 0c14 	add.w	ip, r1, #20
 801b5f8:	2000      	movs	r0, #0
 801b5fa:	f8dc 3000 	ldr.w	r3, [ip]
 801b5fe:	b299      	uxth	r1, r3
 801b600:	fb02 6101 	mla	r1, r2, r1, r6
 801b604:	0c1e      	lsrs	r6, r3, #16
 801b606:	0c0b      	lsrs	r3, r1, #16
 801b608:	fb02 3306 	mla	r3, r2, r6, r3
 801b60c:	b289      	uxth	r1, r1
 801b60e:	3001      	adds	r0, #1
 801b610:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801b614:	4285      	cmp	r5, r0
 801b616:	f84c 1b04 	str.w	r1, [ip], #4
 801b61a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801b61e:	dcec      	bgt.n	801b5fa <__multadd+0x12>
 801b620:	b30e      	cbz	r6, 801b666 <__multadd+0x7e>
 801b622:	68a3      	ldr	r3, [r4, #8]
 801b624:	42ab      	cmp	r3, r5
 801b626:	dc19      	bgt.n	801b65c <__multadd+0x74>
 801b628:	6861      	ldr	r1, [r4, #4]
 801b62a:	4638      	mov	r0, r7
 801b62c:	3101      	adds	r1, #1
 801b62e:	f7ff ff79 	bl	801b524 <_Balloc>
 801b632:	4680      	mov	r8, r0
 801b634:	b928      	cbnz	r0, 801b642 <__multadd+0x5a>
 801b636:	4602      	mov	r2, r0
 801b638:	4b0c      	ldr	r3, [pc, #48]	@ (801b66c <__multadd+0x84>)
 801b63a:	480d      	ldr	r0, [pc, #52]	@ (801b670 <__multadd+0x88>)
 801b63c:	21ba      	movs	r1, #186	@ 0xba
 801b63e:	f000 fe5b 	bl	801c2f8 <__assert_func>
 801b642:	6922      	ldr	r2, [r4, #16]
 801b644:	3202      	adds	r2, #2
 801b646:	f104 010c 	add.w	r1, r4, #12
 801b64a:	0092      	lsls	r2, r2, #2
 801b64c:	300c      	adds	r0, #12
 801b64e:	f7fe fd26 	bl	801a09e <memcpy>
 801b652:	4621      	mov	r1, r4
 801b654:	4638      	mov	r0, r7
 801b656:	f7ff ffa5 	bl	801b5a4 <_Bfree>
 801b65a:	4644      	mov	r4, r8
 801b65c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801b660:	3501      	adds	r5, #1
 801b662:	615e      	str	r6, [r3, #20]
 801b664:	6125      	str	r5, [r4, #16]
 801b666:	4620      	mov	r0, r4
 801b668:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b66c:	0801e111 	.word	0x0801e111
 801b670:	0801e182 	.word	0x0801e182

0801b674 <__s2b>:
 801b674:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b678:	460c      	mov	r4, r1
 801b67a:	4615      	mov	r5, r2
 801b67c:	461f      	mov	r7, r3
 801b67e:	2209      	movs	r2, #9
 801b680:	3308      	adds	r3, #8
 801b682:	4606      	mov	r6, r0
 801b684:	fb93 f3f2 	sdiv	r3, r3, r2
 801b688:	2100      	movs	r1, #0
 801b68a:	2201      	movs	r2, #1
 801b68c:	429a      	cmp	r2, r3
 801b68e:	db09      	blt.n	801b6a4 <__s2b+0x30>
 801b690:	4630      	mov	r0, r6
 801b692:	f7ff ff47 	bl	801b524 <_Balloc>
 801b696:	b940      	cbnz	r0, 801b6aa <__s2b+0x36>
 801b698:	4602      	mov	r2, r0
 801b69a:	4b19      	ldr	r3, [pc, #100]	@ (801b700 <__s2b+0x8c>)
 801b69c:	4819      	ldr	r0, [pc, #100]	@ (801b704 <__s2b+0x90>)
 801b69e:	21d3      	movs	r1, #211	@ 0xd3
 801b6a0:	f000 fe2a 	bl	801c2f8 <__assert_func>
 801b6a4:	0052      	lsls	r2, r2, #1
 801b6a6:	3101      	adds	r1, #1
 801b6a8:	e7f0      	b.n	801b68c <__s2b+0x18>
 801b6aa:	9b08      	ldr	r3, [sp, #32]
 801b6ac:	6143      	str	r3, [r0, #20]
 801b6ae:	2d09      	cmp	r5, #9
 801b6b0:	f04f 0301 	mov.w	r3, #1
 801b6b4:	6103      	str	r3, [r0, #16]
 801b6b6:	dd16      	ble.n	801b6e6 <__s2b+0x72>
 801b6b8:	f104 0909 	add.w	r9, r4, #9
 801b6bc:	46c8      	mov	r8, r9
 801b6be:	442c      	add	r4, r5
 801b6c0:	f818 3b01 	ldrb.w	r3, [r8], #1
 801b6c4:	4601      	mov	r1, r0
 801b6c6:	3b30      	subs	r3, #48	@ 0x30
 801b6c8:	220a      	movs	r2, #10
 801b6ca:	4630      	mov	r0, r6
 801b6cc:	f7ff ff8c 	bl	801b5e8 <__multadd>
 801b6d0:	45a0      	cmp	r8, r4
 801b6d2:	d1f5      	bne.n	801b6c0 <__s2b+0x4c>
 801b6d4:	f1a5 0408 	sub.w	r4, r5, #8
 801b6d8:	444c      	add	r4, r9
 801b6da:	1b2d      	subs	r5, r5, r4
 801b6dc:	1963      	adds	r3, r4, r5
 801b6de:	42bb      	cmp	r3, r7
 801b6e0:	db04      	blt.n	801b6ec <__s2b+0x78>
 801b6e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b6e6:	340a      	adds	r4, #10
 801b6e8:	2509      	movs	r5, #9
 801b6ea:	e7f6      	b.n	801b6da <__s2b+0x66>
 801b6ec:	f814 3b01 	ldrb.w	r3, [r4], #1
 801b6f0:	4601      	mov	r1, r0
 801b6f2:	3b30      	subs	r3, #48	@ 0x30
 801b6f4:	220a      	movs	r2, #10
 801b6f6:	4630      	mov	r0, r6
 801b6f8:	f7ff ff76 	bl	801b5e8 <__multadd>
 801b6fc:	e7ee      	b.n	801b6dc <__s2b+0x68>
 801b6fe:	bf00      	nop
 801b700:	0801e111 	.word	0x0801e111
 801b704:	0801e182 	.word	0x0801e182

0801b708 <__hi0bits>:
 801b708:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801b70c:	4603      	mov	r3, r0
 801b70e:	bf36      	itet	cc
 801b710:	0403      	lslcc	r3, r0, #16
 801b712:	2000      	movcs	r0, #0
 801b714:	2010      	movcc	r0, #16
 801b716:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801b71a:	bf3c      	itt	cc
 801b71c:	021b      	lslcc	r3, r3, #8
 801b71e:	3008      	addcc	r0, #8
 801b720:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801b724:	bf3c      	itt	cc
 801b726:	011b      	lslcc	r3, r3, #4
 801b728:	3004      	addcc	r0, #4
 801b72a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801b72e:	bf3c      	itt	cc
 801b730:	009b      	lslcc	r3, r3, #2
 801b732:	3002      	addcc	r0, #2
 801b734:	2b00      	cmp	r3, #0
 801b736:	db05      	blt.n	801b744 <__hi0bits+0x3c>
 801b738:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801b73c:	f100 0001 	add.w	r0, r0, #1
 801b740:	bf08      	it	eq
 801b742:	2020      	moveq	r0, #32
 801b744:	4770      	bx	lr

0801b746 <__lo0bits>:
 801b746:	6803      	ldr	r3, [r0, #0]
 801b748:	4602      	mov	r2, r0
 801b74a:	f013 0007 	ands.w	r0, r3, #7
 801b74e:	d00b      	beq.n	801b768 <__lo0bits+0x22>
 801b750:	07d9      	lsls	r1, r3, #31
 801b752:	d421      	bmi.n	801b798 <__lo0bits+0x52>
 801b754:	0798      	lsls	r0, r3, #30
 801b756:	bf49      	itett	mi
 801b758:	085b      	lsrmi	r3, r3, #1
 801b75a:	089b      	lsrpl	r3, r3, #2
 801b75c:	2001      	movmi	r0, #1
 801b75e:	6013      	strmi	r3, [r2, #0]
 801b760:	bf5c      	itt	pl
 801b762:	6013      	strpl	r3, [r2, #0]
 801b764:	2002      	movpl	r0, #2
 801b766:	4770      	bx	lr
 801b768:	b299      	uxth	r1, r3
 801b76a:	b909      	cbnz	r1, 801b770 <__lo0bits+0x2a>
 801b76c:	0c1b      	lsrs	r3, r3, #16
 801b76e:	2010      	movs	r0, #16
 801b770:	b2d9      	uxtb	r1, r3
 801b772:	b909      	cbnz	r1, 801b778 <__lo0bits+0x32>
 801b774:	3008      	adds	r0, #8
 801b776:	0a1b      	lsrs	r3, r3, #8
 801b778:	0719      	lsls	r1, r3, #28
 801b77a:	bf04      	itt	eq
 801b77c:	091b      	lsreq	r3, r3, #4
 801b77e:	3004      	addeq	r0, #4
 801b780:	0799      	lsls	r1, r3, #30
 801b782:	bf04      	itt	eq
 801b784:	089b      	lsreq	r3, r3, #2
 801b786:	3002      	addeq	r0, #2
 801b788:	07d9      	lsls	r1, r3, #31
 801b78a:	d403      	bmi.n	801b794 <__lo0bits+0x4e>
 801b78c:	085b      	lsrs	r3, r3, #1
 801b78e:	f100 0001 	add.w	r0, r0, #1
 801b792:	d003      	beq.n	801b79c <__lo0bits+0x56>
 801b794:	6013      	str	r3, [r2, #0]
 801b796:	4770      	bx	lr
 801b798:	2000      	movs	r0, #0
 801b79a:	4770      	bx	lr
 801b79c:	2020      	movs	r0, #32
 801b79e:	4770      	bx	lr

0801b7a0 <__i2b>:
 801b7a0:	b510      	push	{r4, lr}
 801b7a2:	460c      	mov	r4, r1
 801b7a4:	2101      	movs	r1, #1
 801b7a6:	f7ff febd 	bl	801b524 <_Balloc>
 801b7aa:	4602      	mov	r2, r0
 801b7ac:	b928      	cbnz	r0, 801b7ba <__i2b+0x1a>
 801b7ae:	4b05      	ldr	r3, [pc, #20]	@ (801b7c4 <__i2b+0x24>)
 801b7b0:	4805      	ldr	r0, [pc, #20]	@ (801b7c8 <__i2b+0x28>)
 801b7b2:	f240 1145 	movw	r1, #325	@ 0x145
 801b7b6:	f000 fd9f 	bl	801c2f8 <__assert_func>
 801b7ba:	2301      	movs	r3, #1
 801b7bc:	6144      	str	r4, [r0, #20]
 801b7be:	6103      	str	r3, [r0, #16]
 801b7c0:	bd10      	pop	{r4, pc}
 801b7c2:	bf00      	nop
 801b7c4:	0801e111 	.word	0x0801e111
 801b7c8:	0801e182 	.word	0x0801e182

0801b7cc <__multiply>:
 801b7cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b7d0:	4614      	mov	r4, r2
 801b7d2:	690a      	ldr	r2, [r1, #16]
 801b7d4:	6923      	ldr	r3, [r4, #16]
 801b7d6:	429a      	cmp	r2, r3
 801b7d8:	bfa8      	it	ge
 801b7da:	4623      	movge	r3, r4
 801b7dc:	460f      	mov	r7, r1
 801b7de:	bfa4      	itt	ge
 801b7e0:	460c      	movge	r4, r1
 801b7e2:	461f      	movge	r7, r3
 801b7e4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 801b7e8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 801b7ec:	68a3      	ldr	r3, [r4, #8]
 801b7ee:	6861      	ldr	r1, [r4, #4]
 801b7f0:	eb0a 0609 	add.w	r6, sl, r9
 801b7f4:	42b3      	cmp	r3, r6
 801b7f6:	b085      	sub	sp, #20
 801b7f8:	bfb8      	it	lt
 801b7fa:	3101      	addlt	r1, #1
 801b7fc:	f7ff fe92 	bl	801b524 <_Balloc>
 801b800:	b930      	cbnz	r0, 801b810 <__multiply+0x44>
 801b802:	4602      	mov	r2, r0
 801b804:	4b44      	ldr	r3, [pc, #272]	@ (801b918 <__multiply+0x14c>)
 801b806:	4845      	ldr	r0, [pc, #276]	@ (801b91c <__multiply+0x150>)
 801b808:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801b80c:	f000 fd74 	bl	801c2f8 <__assert_func>
 801b810:	f100 0514 	add.w	r5, r0, #20
 801b814:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801b818:	462b      	mov	r3, r5
 801b81a:	2200      	movs	r2, #0
 801b81c:	4543      	cmp	r3, r8
 801b81e:	d321      	bcc.n	801b864 <__multiply+0x98>
 801b820:	f107 0114 	add.w	r1, r7, #20
 801b824:	f104 0214 	add.w	r2, r4, #20
 801b828:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 801b82c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801b830:	9302      	str	r3, [sp, #8]
 801b832:	1b13      	subs	r3, r2, r4
 801b834:	3b15      	subs	r3, #21
 801b836:	f023 0303 	bic.w	r3, r3, #3
 801b83a:	3304      	adds	r3, #4
 801b83c:	f104 0715 	add.w	r7, r4, #21
 801b840:	42ba      	cmp	r2, r7
 801b842:	bf38      	it	cc
 801b844:	2304      	movcc	r3, #4
 801b846:	9301      	str	r3, [sp, #4]
 801b848:	9b02      	ldr	r3, [sp, #8]
 801b84a:	9103      	str	r1, [sp, #12]
 801b84c:	428b      	cmp	r3, r1
 801b84e:	d80c      	bhi.n	801b86a <__multiply+0x9e>
 801b850:	2e00      	cmp	r6, #0
 801b852:	dd03      	ble.n	801b85c <__multiply+0x90>
 801b854:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801b858:	2b00      	cmp	r3, #0
 801b85a:	d05b      	beq.n	801b914 <__multiply+0x148>
 801b85c:	6106      	str	r6, [r0, #16]
 801b85e:	b005      	add	sp, #20
 801b860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b864:	f843 2b04 	str.w	r2, [r3], #4
 801b868:	e7d8      	b.n	801b81c <__multiply+0x50>
 801b86a:	f8b1 a000 	ldrh.w	sl, [r1]
 801b86e:	f1ba 0f00 	cmp.w	sl, #0
 801b872:	d024      	beq.n	801b8be <__multiply+0xf2>
 801b874:	f104 0e14 	add.w	lr, r4, #20
 801b878:	46a9      	mov	r9, r5
 801b87a:	f04f 0c00 	mov.w	ip, #0
 801b87e:	f85e 7b04 	ldr.w	r7, [lr], #4
 801b882:	f8d9 3000 	ldr.w	r3, [r9]
 801b886:	fa1f fb87 	uxth.w	fp, r7
 801b88a:	b29b      	uxth	r3, r3
 801b88c:	fb0a 330b 	mla	r3, sl, fp, r3
 801b890:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 801b894:	f8d9 7000 	ldr.w	r7, [r9]
 801b898:	4463      	add	r3, ip
 801b89a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801b89e:	fb0a c70b 	mla	r7, sl, fp, ip
 801b8a2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801b8a6:	b29b      	uxth	r3, r3
 801b8a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801b8ac:	4572      	cmp	r2, lr
 801b8ae:	f849 3b04 	str.w	r3, [r9], #4
 801b8b2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801b8b6:	d8e2      	bhi.n	801b87e <__multiply+0xb2>
 801b8b8:	9b01      	ldr	r3, [sp, #4]
 801b8ba:	f845 c003 	str.w	ip, [r5, r3]
 801b8be:	9b03      	ldr	r3, [sp, #12]
 801b8c0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801b8c4:	3104      	adds	r1, #4
 801b8c6:	f1b9 0f00 	cmp.w	r9, #0
 801b8ca:	d021      	beq.n	801b910 <__multiply+0x144>
 801b8cc:	682b      	ldr	r3, [r5, #0]
 801b8ce:	f104 0c14 	add.w	ip, r4, #20
 801b8d2:	46ae      	mov	lr, r5
 801b8d4:	f04f 0a00 	mov.w	sl, #0
 801b8d8:	f8bc b000 	ldrh.w	fp, [ip]
 801b8dc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801b8e0:	fb09 770b 	mla	r7, r9, fp, r7
 801b8e4:	4457      	add	r7, sl
 801b8e6:	b29b      	uxth	r3, r3
 801b8e8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 801b8ec:	f84e 3b04 	str.w	r3, [lr], #4
 801b8f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 801b8f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801b8f8:	f8be 3000 	ldrh.w	r3, [lr]
 801b8fc:	fb09 330a 	mla	r3, r9, sl, r3
 801b900:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 801b904:	4562      	cmp	r2, ip
 801b906:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801b90a:	d8e5      	bhi.n	801b8d8 <__multiply+0x10c>
 801b90c:	9f01      	ldr	r7, [sp, #4]
 801b90e:	51eb      	str	r3, [r5, r7]
 801b910:	3504      	adds	r5, #4
 801b912:	e799      	b.n	801b848 <__multiply+0x7c>
 801b914:	3e01      	subs	r6, #1
 801b916:	e79b      	b.n	801b850 <__multiply+0x84>
 801b918:	0801e111 	.word	0x0801e111
 801b91c:	0801e182 	.word	0x0801e182

0801b920 <__pow5mult>:
 801b920:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b924:	4615      	mov	r5, r2
 801b926:	f012 0203 	ands.w	r2, r2, #3
 801b92a:	4607      	mov	r7, r0
 801b92c:	460e      	mov	r6, r1
 801b92e:	d007      	beq.n	801b940 <__pow5mult+0x20>
 801b930:	4c25      	ldr	r4, [pc, #148]	@ (801b9c8 <__pow5mult+0xa8>)
 801b932:	3a01      	subs	r2, #1
 801b934:	2300      	movs	r3, #0
 801b936:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801b93a:	f7ff fe55 	bl	801b5e8 <__multadd>
 801b93e:	4606      	mov	r6, r0
 801b940:	10ad      	asrs	r5, r5, #2
 801b942:	d03d      	beq.n	801b9c0 <__pow5mult+0xa0>
 801b944:	69fc      	ldr	r4, [r7, #28]
 801b946:	b97c      	cbnz	r4, 801b968 <__pow5mult+0x48>
 801b948:	2010      	movs	r0, #16
 801b94a:	f7ff fd23 	bl	801b394 <malloc>
 801b94e:	4602      	mov	r2, r0
 801b950:	61f8      	str	r0, [r7, #28]
 801b952:	b928      	cbnz	r0, 801b960 <__pow5mult+0x40>
 801b954:	4b1d      	ldr	r3, [pc, #116]	@ (801b9cc <__pow5mult+0xac>)
 801b956:	481e      	ldr	r0, [pc, #120]	@ (801b9d0 <__pow5mult+0xb0>)
 801b958:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801b95c:	f000 fccc 	bl	801c2f8 <__assert_func>
 801b960:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801b964:	6004      	str	r4, [r0, #0]
 801b966:	60c4      	str	r4, [r0, #12]
 801b968:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801b96c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801b970:	b94c      	cbnz	r4, 801b986 <__pow5mult+0x66>
 801b972:	f240 2171 	movw	r1, #625	@ 0x271
 801b976:	4638      	mov	r0, r7
 801b978:	f7ff ff12 	bl	801b7a0 <__i2b>
 801b97c:	2300      	movs	r3, #0
 801b97e:	f8c8 0008 	str.w	r0, [r8, #8]
 801b982:	4604      	mov	r4, r0
 801b984:	6003      	str	r3, [r0, #0]
 801b986:	f04f 0900 	mov.w	r9, #0
 801b98a:	07eb      	lsls	r3, r5, #31
 801b98c:	d50a      	bpl.n	801b9a4 <__pow5mult+0x84>
 801b98e:	4631      	mov	r1, r6
 801b990:	4622      	mov	r2, r4
 801b992:	4638      	mov	r0, r7
 801b994:	f7ff ff1a 	bl	801b7cc <__multiply>
 801b998:	4631      	mov	r1, r6
 801b99a:	4680      	mov	r8, r0
 801b99c:	4638      	mov	r0, r7
 801b99e:	f7ff fe01 	bl	801b5a4 <_Bfree>
 801b9a2:	4646      	mov	r6, r8
 801b9a4:	106d      	asrs	r5, r5, #1
 801b9a6:	d00b      	beq.n	801b9c0 <__pow5mult+0xa0>
 801b9a8:	6820      	ldr	r0, [r4, #0]
 801b9aa:	b938      	cbnz	r0, 801b9bc <__pow5mult+0x9c>
 801b9ac:	4622      	mov	r2, r4
 801b9ae:	4621      	mov	r1, r4
 801b9b0:	4638      	mov	r0, r7
 801b9b2:	f7ff ff0b 	bl	801b7cc <__multiply>
 801b9b6:	6020      	str	r0, [r4, #0]
 801b9b8:	f8c0 9000 	str.w	r9, [r0]
 801b9bc:	4604      	mov	r4, r0
 801b9be:	e7e4      	b.n	801b98a <__pow5mult+0x6a>
 801b9c0:	4630      	mov	r0, r6
 801b9c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b9c6:	bf00      	nop
 801b9c8:	0801e1dc 	.word	0x0801e1dc
 801b9cc:	0801e0a2 	.word	0x0801e0a2
 801b9d0:	0801e182 	.word	0x0801e182

0801b9d4 <__lshift>:
 801b9d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b9d8:	460c      	mov	r4, r1
 801b9da:	6849      	ldr	r1, [r1, #4]
 801b9dc:	6923      	ldr	r3, [r4, #16]
 801b9de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801b9e2:	68a3      	ldr	r3, [r4, #8]
 801b9e4:	4607      	mov	r7, r0
 801b9e6:	4691      	mov	r9, r2
 801b9e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801b9ec:	f108 0601 	add.w	r6, r8, #1
 801b9f0:	42b3      	cmp	r3, r6
 801b9f2:	db0b      	blt.n	801ba0c <__lshift+0x38>
 801b9f4:	4638      	mov	r0, r7
 801b9f6:	f7ff fd95 	bl	801b524 <_Balloc>
 801b9fa:	4605      	mov	r5, r0
 801b9fc:	b948      	cbnz	r0, 801ba12 <__lshift+0x3e>
 801b9fe:	4602      	mov	r2, r0
 801ba00:	4b28      	ldr	r3, [pc, #160]	@ (801baa4 <__lshift+0xd0>)
 801ba02:	4829      	ldr	r0, [pc, #164]	@ (801baa8 <__lshift+0xd4>)
 801ba04:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801ba08:	f000 fc76 	bl	801c2f8 <__assert_func>
 801ba0c:	3101      	adds	r1, #1
 801ba0e:	005b      	lsls	r3, r3, #1
 801ba10:	e7ee      	b.n	801b9f0 <__lshift+0x1c>
 801ba12:	2300      	movs	r3, #0
 801ba14:	f100 0114 	add.w	r1, r0, #20
 801ba18:	f100 0210 	add.w	r2, r0, #16
 801ba1c:	4618      	mov	r0, r3
 801ba1e:	4553      	cmp	r3, sl
 801ba20:	db33      	blt.n	801ba8a <__lshift+0xb6>
 801ba22:	6920      	ldr	r0, [r4, #16]
 801ba24:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801ba28:	f104 0314 	add.w	r3, r4, #20
 801ba2c:	f019 091f 	ands.w	r9, r9, #31
 801ba30:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801ba34:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801ba38:	d02b      	beq.n	801ba92 <__lshift+0xbe>
 801ba3a:	f1c9 0e20 	rsb	lr, r9, #32
 801ba3e:	468a      	mov	sl, r1
 801ba40:	2200      	movs	r2, #0
 801ba42:	6818      	ldr	r0, [r3, #0]
 801ba44:	fa00 f009 	lsl.w	r0, r0, r9
 801ba48:	4310      	orrs	r0, r2
 801ba4a:	f84a 0b04 	str.w	r0, [sl], #4
 801ba4e:	f853 2b04 	ldr.w	r2, [r3], #4
 801ba52:	459c      	cmp	ip, r3
 801ba54:	fa22 f20e 	lsr.w	r2, r2, lr
 801ba58:	d8f3      	bhi.n	801ba42 <__lshift+0x6e>
 801ba5a:	ebac 0304 	sub.w	r3, ip, r4
 801ba5e:	3b15      	subs	r3, #21
 801ba60:	f023 0303 	bic.w	r3, r3, #3
 801ba64:	3304      	adds	r3, #4
 801ba66:	f104 0015 	add.w	r0, r4, #21
 801ba6a:	4584      	cmp	ip, r0
 801ba6c:	bf38      	it	cc
 801ba6e:	2304      	movcc	r3, #4
 801ba70:	50ca      	str	r2, [r1, r3]
 801ba72:	b10a      	cbz	r2, 801ba78 <__lshift+0xa4>
 801ba74:	f108 0602 	add.w	r6, r8, #2
 801ba78:	3e01      	subs	r6, #1
 801ba7a:	4638      	mov	r0, r7
 801ba7c:	612e      	str	r6, [r5, #16]
 801ba7e:	4621      	mov	r1, r4
 801ba80:	f7ff fd90 	bl	801b5a4 <_Bfree>
 801ba84:	4628      	mov	r0, r5
 801ba86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ba8a:	f842 0f04 	str.w	r0, [r2, #4]!
 801ba8e:	3301      	adds	r3, #1
 801ba90:	e7c5      	b.n	801ba1e <__lshift+0x4a>
 801ba92:	3904      	subs	r1, #4
 801ba94:	f853 2b04 	ldr.w	r2, [r3], #4
 801ba98:	f841 2f04 	str.w	r2, [r1, #4]!
 801ba9c:	459c      	cmp	ip, r3
 801ba9e:	d8f9      	bhi.n	801ba94 <__lshift+0xc0>
 801baa0:	e7ea      	b.n	801ba78 <__lshift+0xa4>
 801baa2:	bf00      	nop
 801baa4:	0801e111 	.word	0x0801e111
 801baa8:	0801e182 	.word	0x0801e182

0801baac <__mcmp>:
 801baac:	690a      	ldr	r2, [r1, #16]
 801baae:	4603      	mov	r3, r0
 801bab0:	6900      	ldr	r0, [r0, #16]
 801bab2:	1a80      	subs	r0, r0, r2
 801bab4:	b530      	push	{r4, r5, lr}
 801bab6:	d10e      	bne.n	801bad6 <__mcmp+0x2a>
 801bab8:	3314      	adds	r3, #20
 801baba:	3114      	adds	r1, #20
 801babc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801bac0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801bac4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801bac8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801bacc:	4295      	cmp	r5, r2
 801bace:	d003      	beq.n	801bad8 <__mcmp+0x2c>
 801bad0:	d205      	bcs.n	801bade <__mcmp+0x32>
 801bad2:	f04f 30ff 	mov.w	r0, #4294967295
 801bad6:	bd30      	pop	{r4, r5, pc}
 801bad8:	42a3      	cmp	r3, r4
 801bada:	d3f3      	bcc.n	801bac4 <__mcmp+0x18>
 801badc:	e7fb      	b.n	801bad6 <__mcmp+0x2a>
 801bade:	2001      	movs	r0, #1
 801bae0:	e7f9      	b.n	801bad6 <__mcmp+0x2a>
	...

0801bae4 <__mdiff>:
 801bae4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bae8:	4689      	mov	r9, r1
 801baea:	4606      	mov	r6, r0
 801baec:	4611      	mov	r1, r2
 801baee:	4648      	mov	r0, r9
 801baf0:	4614      	mov	r4, r2
 801baf2:	f7ff ffdb 	bl	801baac <__mcmp>
 801baf6:	1e05      	subs	r5, r0, #0
 801baf8:	d112      	bne.n	801bb20 <__mdiff+0x3c>
 801bafa:	4629      	mov	r1, r5
 801bafc:	4630      	mov	r0, r6
 801bafe:	f7ff fd11 	bl	801b524 <_Balloc>
 801bb02:	4602      	mov	r2, r0
 801bb04:	b928      	cbnz	r0, 801bb12 <__mdiff+0x2e>
 801bb06:	4b3f      	ldr	r3, [pc, #252]	@ (801bc04 <__mdiff+0x120>)
 801bb08:	f240 2137 	movw	r1, #567	@ 0x237
 801bb0c:	483e      	ldr	r0, [pc, #248]	@ (801bc08 <__mdiff+0x124>)
 801bb0e:	f000 fbf3 	bl	801c2f8 <__assert_func>
 801bb12:	2301      	movs	r3, #1
 801bb14:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801bb18:	4610      	mov	r0, r2
 801bb1a:	b003      	add	sp, #12
 801bb1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bb20:	bfbc      	itt	lt
 801bb22:	464b      	movlt	r3, r9
 801bb24:	46a1      	movlt	r9, r4
 801bb26:	4630      	mov	r0, r6
 801bb28:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801bb2c:	bfba      	itte	lt
 801bb2e:	461c      	movlt	r4, r3
 801bb30:	2501      	movlt	r5, #1
 801bb32:	2500      	movge	r5, #0
 801bb34:	f7ff fcf6 	bl	801b524 <_Balloc>
 801bb38:	4602      	mov	r2, r0
 801bb3a:	b918      	cbnz	r0, 801bb44 <__mdiff+0x60>
 801bb3c:	4b31      	ldr	r3, [pc, #196]	@ (801bc04 <__mdiff+0x120>)
 801bb3e:	f240 2145 	movw	r1, #581	@ 0x245
 801bb42:	e7e3      	b.n	801bb0c <__mdiff+0x28>
 801bb44:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801bb48:	6926      	ldr	r6, [r4, #16]
 801bb4a:	60c5      	str	r5, [r0, #12]
 801bb4c:	f109 0310 	add.w	r3, r9, #16
 801bb50:	f109 0514 	add.w	r5, r9, #20
 801bb54:	f104 0e14 	add.w	lr, r4, #20
 801bb58:	f100 0b14 	add.w	fp, r0, #20
 801bb5c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801bb60:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801bb64:	9301      	str	r3, [sp, #4]
 801bb66:	46d9      	mov	r9, fp
 801bb68:	f04f 0c00 	mov.w	ip, #0
 801bb6c:	9b01      	ldr	r3, [sp, #4]
 801bb6e:	f85e 0b04 	ldr.w	r0, [lr], #4
 801bb72:	f853 af04 	ldr.w	sl, [r3, #4]!
 801bb76:	9301      	str	r3, [sp, #4]
 801bb78:	fa1f f38a 	uxth.w	r3, sl
 801bb7c:	4619      	mov	r1, r3
 801bb7e:	b283      	uxth	r3, r0
 801bb80:	1acb      	subs	r3, r1, r3
 801bb82:	0c00      	lsrs	r0, r0, #16
 801bb84:	4463      	add	r3, ip
 801bb86:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801bb8a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801bb8e:	b29b      	uxth	r3, r3
 801bb90:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801bb94:	4576      	cmp	r6, lr
 801bb96:	f849 3b04 	str.w	r3, [r9], #4
 801bb9a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801bb9e:	d8e5      	bhi.n	801bb6c <__mdiff+0x88>
 801bba0:	1b33      	subs	r3, r6, r4
 801bba2:	3b15      	subs	r3, #21
 801bba4:	f023 0303 	bic.w	r3, r3, #3
 801bba8:	3415      	adds	r4, #21
 801bbaa:	3304      	adds	r3, #4
 801bbac:	42a6      	cmp	r6, r4
 801bbae:	bf38      	it	cc
 801bbb0:	2304      	movcc	r3, #4
 801bbb2:	441d      	add	r5, r3
 801bbb4:	445b      	add	r3, fp
 801bbb6:	461e      	mov	r6, r3
 801bbb8:	462c      	mov	r4, r5
 801bbba:	4544      	cmp	r4, r8
 801bbbc:	d30e      	bcc.n	801bbdc <__mdiff+0xf8>
 801bbbe:	f108 0103 	add.w	r1, r8, #3
 801bbc2:	1b49      	subs	r1, r1, r5
 801bbc4:	f021 0103 	bic.w	r1, r1, #3
 801bbc8:	3d03      	subs	r5, #3
 801bbca:	45a8      	cmp	r8, r5
 801bbcc:	bf38      	it	cc
 801bbce:	2100      	movcc	r1, #0
 801bbd0:	440b      	add	r3, r1
 801bbd2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801bbd6:	b191      	cbz	r1, 801bbfe <__mdiff+0x11a>
 801bbd8:	6117      	str	r7, [r2, #16]
 801bbda:	e79d      	b.n	801bb18 <__mdiff+0x34>
 801bbdc:	f854 1b04 	ldr.w	r1, [r4], #4
 801bbe0:	46e6      	mov	lr, ip
 801bbe2:	0c08      	lsrs	r0, r1, #16
 801bbe4:	fa1c fc81 	uxtah	ip, ip, r1
 801bbe8:	4471      	add	r1, lr
 801bbea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801bbee:	b289      	uxth	r1, r1
 801bbf0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801bbf4:	f846 1b04 	str.w	r1, [r6], #4
 801bbf8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801bbfc:	e7dd      	b.n	801bbba <__mdiff+0xd6>
 801bbfe:	3f01      	subs	r7, #1
 801bc00:	e7e7      	b.n	801bbd2 <__mdiff+0xee>
 801bc02:	bf00      	nop
 801bc04:	0801e111 	.word	0x0801e111
 801bc08:	0801e182 	.word	0x0801e182

0801bc0c <__ulp>:
 801bc0c:	b082      	sub	sp, #8
 801bc0e:	ed8d 0b00 	vstr	d0, [sp]
 801bc12:	9a01      	ldr	r2, [sp, #4]
 801bc14:	4b0f      	ldr	r3, [pc, #60]	@ (801bc54 <__ulp+0x48>)
 801bc16:	4013      	ands	r3, r2
 801bc18:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801bc1c:	2b00      	cmp	r3, #0
 801bc1e:	dc08      	bgt.n	801bc32 <__ulp+0x26>
 801bc20:	425b      	negs	r3, r3
 801bc22:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801bc26:	ea4f 5223 	mov.w	r2, r3, asr #20
 801bc2a:	da04      	bge.n	801bc36 <__ulp+0x2a>
 801bc2c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801bc30:	4113      	asrs	r3, r2
 801bc32:	2200      	movs	r2, #0
 801bc34:	e008      	b.n	801bc48 <__ulp+0x3c>
 801bc36:	f1a2 0314 	sub.w	r3, r2, #20
 801bc3a:	2b1e      	cmp	r3, #30
 801bc3c:	bfda      	itte	le
 801bc3e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801bc42:	40da      	lsrle	r2, r3
 801bc44:	2201      	movgt	r2, #1
 801bc46:	2300      	movs	r3, #0
 801bc48:	4619      	mov	r1, r3
 801bc4a:	4610      	mov	r0, r2
 801bc4c:	ec41 0b10 	vmov	d0, r0, r1
 801bc50:	b002      	add	sp, #8
 801bc52:	4770      	bx	lr
 801bc54:	7ff00000 	.word	0x7ff00000

0801bc58 <__b2d>:
 801bc58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bc5c:	6906      	ldr	r6, [r0, #16]
 801bc5e:	f100 0814 	add.w	r8, r0, #20
 801bc62:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801bc66:	1f37      	subs	r7, r6, #4
 801bc68:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801bc6c:	4610      	mov	r0, r2
 801bc6e:	f7ff fd4b 	bl	801b708 <__hi0bits>
 801bc72:	f1c0 0320 	rsb	r3, r0, #32
 801bc76:	280a      	cmp	r0, #10
 801bc78:	600b      	str	r3, [r1, #0]
 801bc7a:	491b      	ldr	r1, [pc, #108]	@ (801bce8 <__b2d+0x90>)
 801bc7c:	dc15      	bgt.n	801bcaa <__b2d+0x52>
 801bc7e:	f1c0 0c0b 	rsb	ip, r0, #11
 801bc82:	fa22 f30c 	lsr.w	r3, r2, ip
 801bc86:	45b8      	cmp	r8, r7
 801bc88:	ea43 0501 	orr.w	r5, r3, r1
 801bc8c:	bf34      	ite	cc
 801bc8e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801bc92:	2300      	movcs	r3, #0
 801bc94:	3015      	adds	r0, #21
 801bc96:	fa02 f000 	lsl.w	r0, r2, r0
 801bc9a:	fa23 f30c 	lsr.w	r3, r3, ip
 801bc9e:	4303      	orrs	r3, r0
 801bca0:	461c      	mov	r4, r3
 801bca2:	ec45 4b10 	vmov	d0, r4, r5
 801bca6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bcaa:	45b8      	cmp	r8, r7
 801bcac:	bf3a      	itte	cc
 801bcae:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801bcb2:	f1a6 0708 	subcc.w	r7, r6, #8
 801bcb6:	2300      	movcs	r3, #0
 801bcb8:	380b      	subs	r0, #11
 801bcba:	d012      	beq.n	801bce2 <__b2d+0x8a>
 801bcbc:	f1c0 0120 	rsb	r1, r0, #32
 801bcc0:	fa23 f401 	lsr.w	r4, r3, r1
 801bcc4:	4082      	lsls	r2, r0
 801bcc6:	4322      	orrs	r2, r4
 801bcc8:	4547      	cmp	r7, r8
 801bcca:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801bcce:	bf8c      	ite	hi
 801bcd0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801bcd4:	2200      	movls	r2, #0
 801bcd6:	4083      	lsls	r3, r0
 801bcd8:	40ca      	lsrs	r2, r1
 801bcda:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801bcde:	4313      	orrs	r3, r2
 801bce0:	e7de      	b.n	801bca0 <__b2d+0x48>
 801bce2:	ea42 0501 	orr.w	r5, r2, r1
 801bce6:	e7db      	b.n	801bca0 <__b2d+0x48>
 801bce8:	3ff00000 	.word	0x3ff00000

0801bcec <__d2b>:
 801bcec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801bcf0:	460f      	mov	r7, r1
 801bcf2:	2101      	movs	r1, #1
 801bcf4:	ec59 8b10 	vmov	r8, r9, d0
 801bcf8:	4616      	mov	r6, r2
 801bcfa:	f7ff fc13 	bl	801b524 <_Balloc>
 801bcfe:	4604      	mov	r4, r0
 801bd00:	b930      	cbnz	r0, 801bd10 <__d2b+0x24>
 801bd02:	4602      	mov	r2, r0
 801bd04:	4b23      	ldr	r3, [pc, #140]	@ (801bd94 <__d2b+0xa8>)
 801bd06:	4824      	ldr	r0, [pc, #144]	@ (801bd98 <__d2b+0xac>)
 801bd08:	f240 310f 	movw	r1, #783	@ 0x30f
 801bd0c:	f000 faf4 	bl	801c2f8 <__assert_func>
 801bd10:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801bd14:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801bd18:	b10d      	cbz	r5, 801bd1e <__d2b+0x32>
 801bd1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801bd1e:	9301      	str	r3, [sp, #4]
 801bd20:	f1b8 0300 	subs.w	r3, r8, #0
 801bd24:	d023      	beq.n	801bd6e <__d2b+0x82>
 801bd26:	4668      	mov	r0, sp
 801bd28:	9300      	str	r3, [sp, #0]
 801bd2a:	f7ff fd0c 	bl	801b746 <__lo0bits>
 801bd2e:	e9dd 1200 	ldrd	r1, r2, [sp]
 801bd32:	b1d0      	cbz	r0, 801bd6a <__d2b+0x7e>
 801bd34:	f1c0 0320 	rsb	r3, r0, #32
 801bd38:	fa02 f303 	lsl.w	r3, r2, r3
 801bd3c:	430b      	orrs	r3, r1
 801bd3e:	40c2      	lsrs	r2, r0
 801bd40:	6163      	str	r3, [r4, #20]
 801bd42:	9201      	str	r2, [sp, #4]
 801bd44:	9b01      	ldr	r3, [sp, #4]
 801bd46:	61a3      	str	r3, [r4, #24]
 801bd48:	2b00      	cmp	r3, #0
 801bd4a:	bf0c      	ite	eq
 801bd4c:	2201      	moveq	r2, #1
 801bd4e:	2202      	movne	r2, #2
 801bd50:	6122      	str	r2, [r4, #16]
 801bd52:	b1a5      	cbz	r5, 801bd7e <__d2b+0x92>
 801bd54:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801bd58:	4405      	add	r5, r0
 801bd5a:	603d      	str	r5, [r7, #0]
 801bd5c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801bd60:	6030      	str	r0, [r6, #0]
 801bd62:	4620      	mov	r0, r4
 801bd64:	b003      	add	sp, #12
 801bd66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801bd6a:	6161      	str	r1, [r4, #20]
 801bd6c:	e7ea      	b.n	801bd44 <__d2b+0x58>
 801bd6e:	a801      	add	r0, sp, #4
 801bd70:	f7ff fce9 	bl	801b746 <__lo0bits>
 801bd74:	9b01      	ldr	r3, [sp, #4]
 801bd76:	6163      	str	r3, [r4, #20]
 801bd78:	3020      	adds	r0, #32
 801bd7a:	2201      	movs	r2, #1
 801bd7c:	e7e8      	b.n	801bd50 <__d2b+0x64>
 801bd7e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801bd82:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801bd86:	6038      	str	r0, [r7, #0]
 801bd88:	6918      	ldr	r0, [r3, #16]
 801bd8a:	f7ff fcbd 	bl	801b708 <__hi0bits>
 801bd8e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801bd92:	e7e5      	b.n	801bd60 <__d2b+0x74>
 801bd94:	0801e111 	.word	0x0801e111
 801bd98:	0801e182 	.word	0x0801e182

0801bd9c <__ratio>:
 801bd9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bda0:	4688      	mov	r8, r1
 801bda2:	4669      	mov	r1, sp
 801bda4:	4681      	mov	r9, r0
 801bda6:	f7ff ff57 	bl	801bc58 <__b2d>
 801bdaa:	a901      	add	r1, sp, #4
 801bdac:	4640      	mov	r0, r8
 801bdae:	ec55 4b10 	vmov	r4, r5, d0
 801bdb2:	f7ff ff51 	bl	801bc58 <__b2d>
 801bdb6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801bdba:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801bdbe:	1ad2      	subs	r2, r2, r3
 801bdc0:	e9dd 3100 	ldrd	r3, r1, [sp]
 801bdc4:	1a5b      	subs	r3, r3, r1
 801bdc6:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 801bdca:	ec57 6b10 	vmov	r6, r7, d0
 801bdce:	2b00      	cmp	r3, #0
 801bdd0:	bfd6      	itet	le
 801bdd2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801bdd6:	462a      	movgt	r2, r5
 801bdd8:	463a      	movle	r2, r7
 801bdda:	46ab      	mov	fp, r5
 801bddc:	46a2      	mov	sl, r4
 801bdde:	bfce      	itee	gt
 801bde0:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 801bde4:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 801bde8:	ee00 3a90 	vmovle	s1, r3
 801bdec:	ec4b ab17 	vmov	d7, sl, fp
 801bdf0:	ee87 0b00 	vdiv.f64	d0, d7, d0
 801bdf4:	b003      	add	sp, #12
 801bdf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801bdfa <__copybits>:
 801bdfa:	3901      	subs	r1, #1
 801bdfc:	b570      	push	{r4, r5, r6, lr}
 801bdfe:	1149      	asrs	r1, r1, #5
 801be00:	6914      	ldr	r4, [r2, #16]
 801be02:	3101      	adds	r1, #1
 801be04:	f102 0314 	add.w	r3, r2, #20
 801be08:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801be0c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801be10:	1f05      	subs	r5, r0, #4
 801be12:	42a3      	cmp	r3, r4
 801be14:	d30c      	bcc.n	801be30 <__copybits+0x36>
 801be16:	1aa3      	subs	r3, r4, r2
 801be18:	3b11      	subs	r3, #17
 801be1a:	f023 0303 	bic.w	r3, r3, #3
 801be1e:	3211      	adds	r2, #17
 801be20:	42a2      	cmp	r2, r4
 801be22:	bf88      	it	hi
 801be24:	2300      	movhi	r3, #0
 801be26:	4418      	add	r0, r3
 801be28:	2300      	movs	r3, #0
 801be2a:	4288      	cmp	r0, r1
 801be2c:	d305      	bcc.n	801be3a <__copybits+0x40>
 801be2e:	bd70      	pop	{r4, r5, r6, pc}
 801be30:	f853 6b04 	ldr.w	r6, [r3], #4
 801be34:	f845 6f04 	str.w	r6, [r5, #4]!
 801be38:	e7eb      	b.n	801be12 <__copybits+0x18>
 801be3a:	f840 3b04 	str.w	r3, [r0], #4
 801be3e:	e7f4      	b.n	801be2a <__copybits+0x30>

0801be40 <__any_on>:
 801be40:	f100 0214 	add.w	r2, r0, #20
 801be44:	6900      	ldr	r0, [r0, #16]
 801be46:	114b      	asrs	r3, r1, #5
 801be48:	4298      	cmp	r0, r3
 801be4a:	b510      	push	{r4, lr}
 801be4c:	db11      	blt.n	801be72 <__any_on+0x32>
 801be4e:	dd0a      	ble.n	801be66 <__any_on+0x26>
 801be50:	f011 011f 	ands.w	r1, r1, #31
 801be54:	d007      	beq.n	801be66 <__any_on+0x26>
 801be56:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801be5a:	fa24 f001 	lsr.w	r0, r4, r1
 801be5e:	fa00 f101 	lsl.w	r1, r0, r1
 801be62:	428c      	cmp	r4, r1
 801be64:	d10b      	bne.n	801be7e <__any_on+0x3e>
 801be66:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801be6a:	4293      	cmp	r3, r2
 801be6c:	d803      	bhi.n	801be76 <__any_on+0x36>
 801be6e:	2000      	movs	r0, #0
 801be70:	bd10      	pop	{r4, pc}
 801be72:	4603      	mov	r3, r0
 801be74:	e7f7      	b.n	801be66 <__any_on+0x26>
 801be76:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801be7a:	2900      	cmp	r1, #0
 801be7c:	d0f5      	beq.n	801be6a <__any_on+0x2a>
 801be7e:	2001      	movs	r0, #1
 801be80:	e7f6      	b.n	801be70 <__any_on+0x30>

0801be82 <__ascii_wctomb>:
 801be82:	4603      	mov	r3, r0
 801be84:	4608      	mov	r0, r1
 801be86:	b141      	cbz	r1, 801be9a <__ascii_wctomb+0x18>
 801be88:	2aff      	cmp	r2, #255	@ 0xff
 801be8a:	d904      	bls.n	801be96 <__ascii_wctomb+0x14>
 801be8c:	228a      	movs	r2, #138	@ 0x8a
 801be8e:	601a      	str	r2, [r3, #0]
 801be90:	f04f 30ff 	mov.w	r0, #4294967295
 801be94:	4770      	bx	lr
 801be96:	700a      	strb	r2, [r1, #0]
 801be98:	2001      	movs	r0, #1
 801be9a:	4770      	bx	lr

0801be9c <__ssputs_r>:
 801be9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801bea0:	688e      	ldr	r6, [r1, #8]
 801bea2:	461f      	mov	r7, r3
 801bea4:	42be      	cmp	r6, r7
 801bea6:	680b      	ldr	r3, [r1, #0]
 801bea8:	4682      	mov	sl, r0
 801beaa:	460c      	mov	r4, r1
 801beac:	4690      	mov	r8, r2
 801beae:	d82d      	bhi.n	801bf0c <__ssputs_r+0x70>
 801beb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801beb4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801beb8:	d026      	beq.n	801bf08 <__ssputs_r+0x6c>
 801beba:	6965      	ldr	r5, [r4, #20]
 801bebc:	6909      	ldr	r1, [r1, #16]
 801bebe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801bec2:	eba3 0901 	sub.w	r9, r3, r1
 801bec6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801beca:	1c7b      	adds	r3, r7, #1
 801becc:	444b      	add	r3, r9
 801bece:	106d      	asrs	r5, r5, #1
 801bed0:	429d      	cmp	r5, r3
 801bed2:	bf38      	it	cc
 801bed4:	461d      	movcc	r5, r3
 801bed6:	0553      	lsls	r3, r2, #21
 801bed8:	d527      	bpl.n	801bf2a <__ssputs_r+0x8e>
 801beda:	4629      	mov	r1, r5
 801bedc:	f7ff fa84 	bl	801b3e8 <_malloc_r>
 801bee0:	4606      	mov	r6, r0
 801bee2:	b360      	cbz	r0, 801bf3e <__ssputs_r+0xa2>
 801bee4:	6921      	ldr	r1, [r4, #16]
 801bee6:	464a      	mov	r2, r9
 801bee8:	f7fe f8d9 	bl	801a09e <memcpy>
 801beec:	89a3      	ldrh	r3, [r4, #12]
 801beee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801bef2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801bef6:	81a3      	strh	r3, [r4, #12]
 801bef8:	6126      	str	r6, [r4, #16]
 801befa:	6165      	str	r5, [r4, #20]
 801befc:	444e      	add	r6, r9
 801befe:	eba5 0509 	sub.w	r5, r5, r9
 801bf02:	6026      	str	r6, [r4, #0]
 801bf04:	60a5      	str	r5, [r4, #8]
 801bf06:	463e      	mov	r6, r7
 801bf08:	42be      	cmp	r6, r7
 801bf0a:	d900      	bls.n	801bf0e <__ssputs_r+0x72>
 801bf0c:	463e      	mov	r6, r7
 801bf0e:	6820      	ldr	r0, [r4, #0]
 801bf10:	4632      	mov	r2, r6
 801bf12:	4641      	mov	r1, r8
 801bf14:	f000 f9c6 	bl	801c2a4 <memmove>
 801bf18:	68a3      	ldr	r3, [r4, #8]
 801bf1a:	1b9b      	subs	r3, r3, r6
 801bf1c:	60a3      	str	r3, [r4, #8]
 801bf1e:	6823      	ldr	r3, [r4, #0]
 801bf20:	4433      	add	r3, r6
 801bf22:	6023      	str	r3, [r4, #0]
 801bf24:	2000      	movs	r0, #0
 801bf26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bf2a:	462a      	mov	r2, r5
 801bf2c:	f000 fa16 	bl	801c35c <_realloc_r>
 801bf30:	4606      	mov	r6, r0
 801bf32:	2800      	cmp	r0, #0
 801bf34:	d1e0      	bne.n	801bef8 <__ssputs_r+0x5c>
 801bf36:	6921      	ldr	r1, [r4, #16]
 801bf38:	4650      	mov	r0, sl
 801bf3a:	f7fe fea7 	bl	801ac8c <_free_r>
 801bf3e:	230c      	movs	r3, #12
 801bf40:	f8ca 3000 	str.w	r3, [sl]
 801bf44:	89a3      	ldrh	r3, [r4, #12]
 801bf46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bf4a:	81a3      	strh	r3, [r4, #12]
 801bf4c:	f04f 30ff 	mov.w	r0, #4294967295
 801bf50:	e7e9      	b.n	801bf26 <__ssputs_r+0x8a>
	...

0801bf54 <_svfiprintf_r>:
 801bf54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bf58:	4698      	mov	r8, r3
 801bf5a:	898b      	ldrh	r3, [r1, #12]
 801bf5c:	061b      	lsls	r3, r3, #24
 801bf5e:	b09d      	sub	sp, #116	@ 0x74
 801bf60:	4607      	mov	r7, r0
 801bf62:	460d      	mov	r5, r1
 801bf64:	4614      	mov	r4, r2
 801bf66:	d510      	bpl.n	801bf8a <_svfiprintf_r+0x36>
 801bf68:	690b      	ldr	r3, [r1, #16]
 801bf6a:	b973      	cbnz	r3, 801bf8a <_svfiprintf_r+0x36>
 801bf6c:	2140      	movs	r1, #64	@ 0x40
 801bf6e:	f7ff fa3b 	bl	801b3e8 <_malloc_r>
 801bf72:	6028      	str	r0, [r5, #0]
 801bf74:	6128      	str	r0, [r5, #16]
 801bf76:	b930      	cbnz	r0, 801bf86 <_svfiprintf_r+0x32>
 801bf78:	230c      	movs	r3, #12
 801bf7a:	603b      	str	r3, [r7, #0]
 801bf7c:	f04f 30ff 	mov.w	r0, #4294967295
 801bf80:	b01d      	add	sp, #116	@ 0x74
 801bf82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bf86:	2340      	movs	r3, #64	@ 0x40
 801bf88:	616b      	str	r3, [r5, #20]
 801bf8a:	2300      	movs	r3, #0
 801bf8c:	9309      	str	r3, [sp, #36]	@ 0x24
 801bf8e:	2320      	movs	r3, #32
 801bf90:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801bf94:	f8cd 800c 	str.w	r8, [sp, #12]
 801bf98:	2330      	movs	r3, #48	@ 0x30
 801bf9a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801c138 <_svfiprintf_r+0x1e4>
 801bf9e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801bfa2:	f04f 0901 	mov.w	r9, #1
 801bfa6:	4623      	mov	r3, r4
 801bfa8:	469a      	mov	sl, r3
 801bfaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bfae:	b10a      	cbz	r2, 801bfb4 <_svfiprintf_r+0x60>
 801bfb0:	2a25      	cmp	r2, #37	@ 0x25
 801bfb2:	d1f9      	bne.n	801bfa8 <_svfiprintf_r+0x54>
 801bfb4:	ebba 0b04 	subs.w	fp, sl, r4
 801bfb8:	d00b      	beq.n	801bfd2 <_svfiprintf_r+0x7e>
 801bfba:	465b      	mov	r3, fp
 801bfbc:	4622      	mov	r2, r4
 801bfbe:	4629      	mov	r1, r5
 801bfc0:	4638      	mov	r0, r7
 801bfc2:	f7ff ff6b 	bl	801be9c <__ssputs_r>
 801bfc6:	3001      	adds	r0, #1
 801bfc8:	f000 80a7 	beq.w	801c11a <_svfiprintf_r+0x1c6>
 801bfcc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801bfce:	445a      	add	r2, fp
 801bfd0:	9209      	str	r2, [sp, #36]	@ 0x24
 801bfd2:	f89a 3000 	ldrb.w	r3, [sl]
 801bfd6:	2b00      	cmp	r3, #0
 801bfd8:	f000 809f 	beq.w	801c11a <_svfiprintf_r+0x1c6>
 801bfdc:	2300      	movs	r3, #0
 801bfde:	f04f 32ff 	mov.w	r2, #4294967295
 801bfe2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801bfe6:	f10a 0a01 	add.w	sl, sl, #1
 801bfea:	9304      	str	r3, [sp, #16]
 801bfec:	9307      	str	r3, [sp, #28]
 801bfee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801bff2:	931a      	str	r3, [sp, #104]	@ 0x68
 801bff4:	4654      	mov	r4, sl
 801bff6:	2205      	movs	r2, #5
 801bff8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bffc:	484e      	ldr	r0, [pc, #312]	@ (801c138 <_svfiprintf_r+0x1e4>)
 801bffe:	f7e4 f997 	bl	8000330 <memchr>
 801c002:	9a04      	ldr	r2, [sp, #16]
 801c004:	b9d8      	cbnz	r0, 801c03e <_svfiprintf_r+0xea>
 801c006:	06d0      	lsls	r0, r2, #27
 801c008:	bf44      	itt	mi
 801c00a:	2320      	movmi	r3, #32
 801c00c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c010:	0711      	lsls	r1, r2, #28
 801c012:	bf44      	itt	mi
 801c014:	232b      	movmi	r3, #43	@ 0x2b
 801c016:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c01a:	f89a 3000 	ldrb.w	r3, [sl]
 801c01e:	2b2a      	cmp	r3, #42	@ 0x2a
 801c020:	d015      	beq.n	801c04e <_svfiprintf_r+0xfa>
 801c022:	9a07      	ldr	r2, [sp, #28]
 801c024:	4654      	mov	r4, sl
 801c026:	2000      	movs	r0, #0
 801c028:	f04f 0c0a 	mov.w	ip, #10
 801c02c:	4621      	mov	r1, r4
 801c02e:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c032:	3b30      	subs	r3, #48	@ 0x30
 801c034:	2b09      	cmp	r3, #9
 801c036:	d94b      	bls.n	801c0d0 <_svfiprintf_r+0x17c>
 801c038:	b1b0      	cbz	r0, 801c068 <_svfiprintf_r+0x114>
 801c03a:	9207      	str	r2, [sp, #28]
 801c03c:	e014      	b.n	801c068 <_svfiprintf_r+0x114>
 801c03e:	eba0 0308 	sub.w	r3, r0, r8
 801c042:	fa09 f303 	lsl.w	r3, r9, r3
 801c046:	4313      	orrs	r3, r2
 801c048:	9304      	str	r3, [sp, #16]
 801c04a:	46a2      	mov	sl, r4
 801c04c:	e7d2      	b.n	801bff4 <_svfiprintf_r+0xa0>
 801c04e:	9b03      	ldr	r3, [sp, #12]
 801c050:	1d19      	adds	r1, r3, #4
 801c052:	681b      	ldr	r3, [r3, #0]
 801c054:	9103      	str	r1, [sp, #12]
 801c056:	2b00      	cmp	r3, #0
 801c058:	bfbb      	ittet	lt
 801c05a:	425b      	neglt	r3, r3
 801c05c:	f042 0202 	orrlt.w	r2, r2, #2
 801c060:	9307      	strge	r3, [sp, #28]
 801c062:	9307      	strlt	r3, [sp, #28]
 801c064:	bfb8      	it	lt
 801c066:	9204      	strlt	r2, [sp, #16]
 801c068:	7823      	ldrb	r3, [r4, #0]
 801c06a:	2b2e      	cmp	r3, #46	@ 0x2e
 801c06c:	d10a      	bne.n	801c084 <_svfiprintf_r+0x130>
 801c06e:	7863      	ldrb	r3, [r4, #1]
 801c070:	2b2a      	cmp	r3, #42	@ 0x2a
 801c072:	d132      	bne.n	801c0da <_svfiprintf_r+0x186>
 801c074:	9b03      	ldr	r3, [sp, #12]
 801c076:	1d1a      	adds	r2, r3, #4
 801c078:	681b      	ldr	r3, [r3, #0]
 801c07a:	9203      	str	r2, [sp, #12]
 801c07c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801c080:	3402      	adds	r4, #2
 801c082:	9305      	str	r3, [sp, #20]
 801c084:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801c148 <_svfiprintf_r+0x1f4>
 801c088:	7821      	ldrb	r1, [r4, #0]
 801c08a:	2203      	movs	r2, #3
 801c08c:	4650      	mov	r0, sl
 801c08e:	f7e4 f94f 	bl	8000330 <memchr>
 801c092:	b138      	cbz	r0, 801c0a4 <_svfiprintf_r+0x150>
 801c094:	9b04      	ldr	r3, [sp, #16]
 801c096:	eba0 000a 	sub.w	r0, r0, sl
 801c09a:	2240      	movs	r2, #64	@ 0x40
 801c09c:	4082      	lsls	r2, r0
 801c09e:	4313      	orrs	r3, r2
 801c0a0:	3401      	adds	r4, #1
 801c0a2:	9304      	str	r3, [sp, #16]
 801c0a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c0a8:	4824      	ldr	r0, [pc, #144]	@ (801c13c <_svfiprintf_r+0x1e8>)
 801c0aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801c0ae:	2206      	movs	r2, #6
 801c0b0:	f7e4 f93e 	bl	8000330 <memchr>
 801c0b4:	2800      	cmp	r0, #0
 801c0b6:	d036      	beq.n	801c126 <_svfiprintf_r+0x1d2>
 801c0b8:	4b21      	ldr	r3, [pc, #132]	@ (801c140 <_svfiprintf_r+0x1ec>)
 801c0ba:	bb1b      	cbnz	r3, 801c104 <_svfiprintf_r+0x1b0>
 801c0bc:	9b03      	ldr	r3, [sp, #12]
 801c0be:	3307      	adds	r3, #7
 801c0c0:	f023 0307 	bic.w	r3, r3, #7
 801c0c4:	3308      	adds	r3, #8
 801c0c6:	9303      	str	r3, [sp, #12]
 801c0c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c0ca:	4433      	add	r3, r6
 801c0cc:	9309      	str	r3, [sp, #36]	@ 0x24
 801c0ce:	e76a      	b.n	801bfa6 <_svfiprintf_r+0x52>
 801c0d0:	fb0c 3202 	mla	r2, ip, r2, r3
 801c0d4:	460c      	mov	r4, r1
 801c0d6:	2001      	movs	r0, #1
 801c0d8:	e7a8      	b.n	801c02c <_svfiprintf_r+0xd8>
 801c0da:	2300      	movs	r3, #0
 801c0dc:	3401      	adds	r4, #1
 801c0de:	9305      	str	r3, [sp, #20]
 801c0e0:	4619      	mov	r1, r3
 801c0e2:	f04f 0c0a 	mov.w	ip, #10
 801c0e6:	4620      	mov	r0, r4
 801c0e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c0ec:	3a30      	subs	r2, #48	@ 0x30
 801c0ee:	2a09      	cmp	r2, #9
 801c0f0:	d903      	bls.n	801c0fa <_svfiprintf_r+0x1a6>
 801c0f2:	2b00      	cmp	r3, #0
 801c0f4:	d0c6      	beq.n	801c084 <_svfiprintf_r+0x130>
 801c0f6:	9105      	str	r1, [sp, #20]
 801c0f8:	e7c4      	b.n	801c084 <_svfiprintf_r+0x130>
 801c0fa:	fb0c 2101 	mla	r1, ip, r1, r2
 801c0fe:	4604      	mov	r4, r0
 801c100:	2301      	movs	r3, #1
 801c102:	e7f0      	b.n	801c0e6 <_svfiprintf_r+0x192>
 801c104:	ab03      	add	r3, sp, #12
 801c106:	9300      	str	r3, [sp, #0]
 801c108:	462a      	mov	r2, r5
 801c10a:	4b0e      	ldr	r3, [pc, #56]	@ (801c144 <_svfiprintf_r+0x1f0>)
 801c10c:	a904      	add	r1, sp, #16
 801c10e:	4638      	mov	r0, r7
 801c110:	f7fd fa5a 	bl	80195c8 <_printf_float>
 801c114:	1c42      	adds	r2, r0, #1
 801c116:	4606      	mov	r6, r0
 801c118:	d1d6      	bne.n	801c0c8 <_svfiprintf_r+0x174>
 801c11a:	89ab      	ldrh	r3, [r5, #12]
 801c11c:	065b      	lsls	r3, r3, #25
 801c11e:	f53f af2d 	bmi.w	801bf7c <_svfiprintf_r+0x28>
 801c122:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c124:	e72c      	b.n	801bf80 <_svfiprintf_r+0x2c>
 801c126:	ab03      	add	r3, sp, #12
 801c128:	9300      	str	r3, [sp, #0]
 801c12a:	462a      	mov	r2, r5
 801c12c:	4b05      	ldr	r3, [pc, #20]	@ (801c144 <_svfiprintf_r+0x1f0>)
 801c12e:	a904      	add	r1, sp, #16
 801c130:	4638      	mov	r0, r7
 801c132:	f7fd fcd1 	bl	8019ad8 <_printf_i>
 801c136:	e7ed      	b.n	801c114 <_svfiprintf_r+0x1c0>
 801c138:	0801e2d8 	.word	0x0801e2d8
 801c13c:	0801e2e2 	.word	0x0801e2e2
 801c140:	080195c9 	.word	0x080195c9
 801c144:	0801be9d 	.word	0x0801be9d
 801c148:	0801e2de 	.word	0x0801e2de

0801c14c <__sflush_r>:
 801c14c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801c150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c154:	0716      	lsls	r6, r2, #28
 801c156:	4605      	mov	r5, r0
 801c158:	460c      	mov	r4, r1
 801c15a:	d454      	bmi.n	801c206 <__sflush_r+0xba>
 801c15c:	684b      	ldr	r3, [r1, #4]
 801c15e:	2b00      	cmp	r3, #0
 801c160:	dc02      	bgt.n	801c168 <__sflush_r+0x1c>
 801c162:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801c164:	2b00      	cmp	r3, #0
 801c166:	dd48      	ble.n	801c1fa <__sflush_r+0xae>
 801c168:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801c16a:	2e00      	cmp	r6, #0
 801c16c:	d045      	beq.n	801c1fa <__sflush_r+0xae>
 801c16e:	2300      	movs	r3, #0
 801c170:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801c174:	682f      	ldr	r7, [r5, #0]
 801c176:	6a21      	ldr	r1, [r4, #32]
 801c178:	602b      	str	r3, [r5, #0]
 801c17a:	d030      	beq.n	801c1de <__sflush_r+0x92>
 801c17c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801c17e:	89a3      	ldrh	r3, [r4, #12]
 801c180:	0759      	lsls	r1, r3, #29
 801c182:	d505      	bpl.n	801c190 <__sflush_r+0x44>
 801c184:	6863      	ldr	r3, [r4, #4]
 801c186:	1ad2      	subs	r2, r2, r3
 801c188:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801c18a:	b10b      	cbz	r3, 801c190 <__sflush_r+0x44>
 801c18c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801c18e:	1ad2      	subs	r2, r2, r3
 801c190:	2300      	movs	r3, #0
 801c192:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801c194:	6a21      	ldr	r1, [r4, #32]
 801c196:	4628      	mov	r0, r5
 801c198:	47b0      	blx	r6
 801c19a:	1c43      	adds	r3, r0, #1
 801c19c:	89a3      	ldrh	r3, [r4, #12]
 801c19e:	d106      	bne.n	801c1ae <__sflush_r+0x62>
 801c1a0:	6829      	ldr	r1, [r5, #0]
 801c1a2:	291d      	cmp	r1, #29
 801c1a4:	d82b      	bhi.n	801c1fe <__sflush_r+0xb2>
 801c1a6:	4a2a      	ldr	r2, [pc, #168]	@ (801c250 <__sflush_r+0x104>)
 801c1a8:	410a      	asrs	r2, r1
 801c1aa:	07d6      	lsls	r6, r2, #31
 801c1ac:	d427      	bmi.n	801c1fe <__sflush_r+0xb2>
 801c1ae:	2200      	movs	r2, #0
 801c1b0:	6062      	str	r2, [r4, #4]
 801c1b2:	04d9      	lsls	r1, r3, #19
 801c1b4:	6922      	ldr	r2, [r4, #16]
 801c1b6:	6022      	str	r2, [r4, #0]
 801c1b8:	d504      	bpl.n	801c1c4 <__sflush_r+0x78>
 801c1ba:	1c42      	adds	r2, r0, #1
 801c1bc:	d101      	bne.n	801c1c2 <__sflush_r+0x76>
 801c1be:	682b      	ldr	r3, [r5, #0]
 801c1c0:	b903      	cbnz	r3, 801c1c4 <__sflush_r+0x78>
 801c1c2:	6560      	str	r0, [r4, #84]	@ 0x54
 801c1c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c1c6:	602f      	str	r7, [r5, #0]
 801c1c8:	b1b9      	cbz	r1, 801c1fa <__sflush_r+0xae>
 801c1ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c1ce:	4299      	cmp	r1, r3
 801c1d0:	d002      	beq.n	801c1d8 <__sflush_r+0x8c>
 801c1d2:	4628      	mov	r0, r5
 801c1d4:	f7fe fd5a 	bl	801ac8c <_free_r>
 801c1d8:	2300      	movs	r3, #0
 801c1da:	6363      	str	r3, [r4, #52]	@ 0x34
 801c1dc:	e00d      	b.n	801c1fa <__sflush_r+0xae>
 801c1de:	2301      	movs	r3, #1
 801c1e0:	4628      	mov	r0, r5
 801c1e2:	47b0      	blx	r6
 801c1e4:	4602      	mov	r2, r0
 801c1e6:	1c50      	adds	r0, r2, #1
 801c1e8:	d1c9      	bne.n	801c17e <__sflush_r+0x32>
 801c1ea:	682b      	ldr	r3, [r5, #0]
 801c1ec:	2b00      	cmp	r3, #0
 801c1ee:	d0c6      	beq.n	801c17e <__sflush_r+0x32>
 801c1f0:	2b1d      	cmp	r3, #29
 801c1f2:	d001      	beq.n	801c1f8 <__sflush_r+0xac>
 801c1f4:	2b16      	cmp	r3, #22
 801c1f6:	d11e      	bne.n	801c236 <__sflush_r+0xea>
 801c1f8:	602f      	str	r7, [r5, #0]
 801c1fa:	2000      	movs	r0, #0
 801c1fc:	e022      	b.n	801c244 <__sflush_r+0xf8>
 801c1fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c202:	b21b      	sxth	r3, r3
 801c204:	e01b      	b.n	801c23e <__sflush_r+0xf2>
 801c206:	690f      	ldr	r7, [r1, #16]
 801c208:	2f00      	cmp	r7, #0
 801c20a:	d0f6      	beq.n	801c1fa <__sflush_r+0xae>
 801c20c:	0793      	lsls	r3, r2, #30
 801c20e:	680e      	ldr	r6, [r1, #0]
 801c210:	bf08      	it	eq
 801c212:	694b      	ldreq	r3, [r1, #20]
 801c214:	600f      	str	r7, [r1, #0]
 801c216:	bf18      	it	ne
 801c218:	2300      	movne	r3, #0
 801c21a:	eba6 0807 	sub.w	r8, r6, r7
 801c21e:	608b      	str	r3, [r1, #8]
 801c220:	f1b8 0f00 	cmp.w	r8, #0
 801c224:	dde9      	ble.n	801c1fa <__sflush_r+0xae>
 801c226:	6a21      	ldr	r1, [r4, #32]
 801c228:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801c22a:	4643      	mov	r3, r8
 801c22c:	463a      	mov	r2, r7
 801c22e:	4628      	mov	r0, r5
 801c230:	47b0      	blx	r6
 801c232:	2800      	cmp	r0, #0
 801c234:	dc08      	bgt.n	801c248 <__sflush_r+0xfc>
 801c236:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c23a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c23e:	81a3      	strh	r3, [r4, #12]
 801c240:	f04f 30ff 	mov.w	r0, #4294967295
 801c244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c248:	4407      	add	r7, r0
 801c24a:	eba8 0800 	sub.w	r8, r8, r0
 801c24e:	e7e7      	b.n	801c220 <__sflush_r+0xd4>
 801c250:	dfbffffe 	.word	0xdfbffffe

0801c254 <_fflush_r>:
 801c254:	b538      	push	{r3, r4, r5, lr}
 801c256:	690b      	ldr	r3, [r1, #16]
 801c258:	4605      	mov	r5, r0
 801c25a:	460c      	mov	r4, r1
 801c25c:	b913      	cbnz	r3, 801c264 <_fflush_r+0x10>
 801c25e:	2500      	movs	r5, #0
 801c260:	4628      	mov	r0, r5
 801c262:	bd38      	pop	{r3, r4, r5, pc}
 801c264:	b118      	cbz	r0, 801c26e <_fflush_r+0x1a>
 801c266:	6a03      	ldr	r3, [r0, #32]
 801c268:	b90b      	cbnz	r3, 801c26e <_fflush_r+0x1a>
 801c26a:	f7fd fde1 	bl	8019e30 <__sinit>
 801c26e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c272:	2b00      	cmp	r3, #0
 801c274:	d0f3      	beq.n	801c25e <_fflush_r+0xa>
 801c276:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801c278:	07d0      	lsls	r0, r2, #31
 801c27a:	d404      	bmi.n	801c286 <_fflush_r+0x32>
 801c27c:	0599      	lsls	r1, r3, #22
 801c27e:	d402      	bmi.n	801c286 <_fflush_r+0x32>
 801c280:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c282:	f7fd ff0a 	bl	801a09a <__retarget_lock_acquire_recursive>
 801c286:	4628      	mov	r0, r5
 801c288:	4621      	mov	r1, r4
 801c28a:	f7ff ff5f 	bl	801c14c <__sflush_r>
 801c28e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801c290:	07da      	lsls	r2, r3, #31
 801c292:	4605      	mov	r5, r0
 801c294:	d4e4      	bmi.n	801c260 <_fflush_r+0xc>
 801c296:	89a3      	ldrh	r3, [r4, #12]
 801c298:	059b      	lsls	r3, r3, #22
 801c29a:	d4e1      	bmi.n	801c260 <_fflush_r+0xc>
 801c29c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801c29e:	f7fd fefd 	bl	801a09c <__retarget_lock_release_recursive>
 801c2a2:	e7dd      	b.n	801c260 <_fflush_r+0xc>

0801c2a4 <memmove>:
 801c2a4:	4288      	cmp	r0, r1
 801c2a6:	b510      	push	{r4, lr}
 801c2a8:	eb01 0402 	add.w	r4, r1, r2
 801c2ac:	d902      	bls.n	801c2b4 <memmove+0x10>
 801c2ae:	4284      	cmp	r4, r0
 801c2b0:	4623      	mov	r3, r4
 801c2b2:	d807      	bhi.n	801c2c4 <memmove+0x20>
 801c2b4:	1e43      	subs	r3, r0, #1
 801c2b6:	42a1      	cmp	r1, r4
 801c2b8:	d008      	beq.n	801c2cc <memmove+0x28>
 801c2ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 801c2be:	f803 2f01 	strb.w	r2, [r3, #1]!
 801c2c2:	e7f8      	b.n	801c2b6 <memmove+0x12>
 801c2c4:	4402      	add	r2, r0
 801c2c6:	4601      	mov	r1, r0
 801c2c8:	428a      	cmp	r2, r1
 801c2ca:	d100      	bne.n	801c2ce <memmove+0x2a>
 801c2cc:	bd10      	pop	{r4, pc}
 801c2ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801c2d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801c2d6:	e7f7      	b.n	801c2c8 <memmove+0x24>

0801c2d8 <_sbrk_r>:
 801c2d8:	b538      	push	{r3, r4, r5, lr}
 801c2da:	4d06      	ldr	r5, [pc, #24]	@ (801c2f4 <_sbrk_r+0x1c>)
 801c2dc:	2300      	movs	r3, #0
 801c2de:	4604      	mov	r4, r0
 801c2e0:	4608      	mov	r0, r1
 801c2e2:	602b      	str	r3, [r5, #0]
 801c2e4:	f7e6 fd82 	bl	8002dec <_sbrk>
 801c2e8:	1c43      	adds	r3, r0, #1
 801c2ea:	d102      	bne.n	801c2f2 <_sbrk_r+0x1a>
 801c2ec:	682b      	ldr	r3, [r5, #0]
 801c2ee:	b103      	cbz	r3, 801c2f2 <_sbrk_r+0x1a>
 801c2f0:	6023      	str	r3, [r4, #0]
 801c2f2:	bd38      	pop	{r3, r4, r5, pc}
 801c2f4:	240153a8 	.word	0x240153a8

0801c2f8 <__assert_func>:
 801c2f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c2fa:	4614      	mov	r4, r2
 801c2fc:	461a      	mov	r2, r3
 801c2fe:	4b09      	ldr	r3, [pc, #36]	@ (801c324 <__assert_func+0x2c>)
 801c300:	681b      	ldr	r3, [r3, #0]
 801c302:	4605      	mov	r5, r0
 801c304:	68d8      	ldr	r0, [r3, #12]
 801c306:	b954      	cbnz	r4, 801c31e <__assert_func+0x26>
 801c308:	4b07      	ldr	r3, [pc, #28]	@ (801c328 <__assert_func+0x30>)
 801c30a:	461c      	mov	r4, r3
 801c30c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801c310:	9100      	str	r1, [sp, #0]
 801c312:	462b      	mov	r3, r5
 801c314:	4905      	ldr	r1, [pc, #20]	@ (801c32c <__assert_func+0x34>)
 801c316:	f000 f84f 	bl	801c3b8 <fiprintf>
 801c31a:	f000 f85f 	bl	801c3dc <abort>
 801c31e:	4b04      	ldr	r3, [pc, #16]	@ (801c330 <__assert_func+0x38>)
 801c320:	e7f4      	b.n	801c30c <__assert_func+0x14>
 801c322:	bf00      	nop
 801c324:	2400027c 	.word	0x2400027c
 801c328:	0801e324 	.word	0x0801e324
 801c32c:	0801e2f6 	.word	0x0801e2f6
 801c330:	0801e2e9 	.word	0x0801e2e9

0801c334 <_calloc_r>:
 801c334:	b570      	push	{r4, r5, r6, lr}
 801c336:	fba1 5402 	umull	r5, r4, r1, r2
 801c33a:	b93c      	cbnz	r4, 801c34c <_calloc_r+0x18>
 801c33c:	4629      	mov	r1, r5
 801c33e:	f7ff f853 	bl	801b3e8 <_malloc_r>
 801c342:	4606      	mov	r6, r0
 801c344:	b928      	cbnz	r0, 801c352 <_calloc_r+0x1e>
 801c346:	2600      	movs	r6, #0
 801c348:	4630      	mov	r0, r6
 801c34a:	bd70      	pop	{r4, r5, r6, pc}
 801c34c:	220c      	movs	r2, #12
 801c34e:	6002      	str	r2, [r0, #0]
 801c350:	e7f9      	b.n	801c346 <_calloc_r+0x12>
 801c352:	462a      	mov	r2, r5
 801c354:	4621      	mov	r1, r4
 801c356:	f7fd fe04 	bl	8019f62 <memset>
 801c35a:	e7f5      	b.n	801c348 <_calloc_r+0x14>

0801c35c <_realloc_r>:
 801c35c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c360:	4680      	mov	r8, r0
 801c362:	4615      	mov	r5, r2
 801c364:	460c      	mov	r4, r1
 801c366:	b921      	cbnz	r1, 801c372 <_realloc_r+0x16>
 801c368:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c36c:	4611      	mov	r1, r2
 801c36e:	f7ff b83b 	b.w	801b3e8 <_malloc_r>
 801c372:	b92a      	cbnz	r2, 801c380 <_realloc_r+0x24>
 801c374:	f7fe fc8a 	bl	801ac8c <_free_r>
 801c378:	2400      	movs	r4, #0
 801c37a:	4620      	mov	r0, r4
 801c37c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c380:	f000 f833 	bl	801c3ea <_malloc_usable_size_r>
 801c384:	4285      	cmp	r5, r0
 801c386:	4606      	mov	r6, r0
 801c388:	d802      	bhi.n	801c390 <_realloc_r+0x34>
 801c38a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 801c38e:	d8f4      	bhi.n	801c37a <_realloc_r+0x1e>
 801c390:	4629      	mov	r1, r5
 801c392:	4640      	mov	r0, r8
 801c394:	f7ff f828 	bl	801b3e8 <_malloc_r>
 801c398:	4607      	mov	r7, r0
 801c39a:	2800      	cmp	r0, #0
 801c39c:	d0ec      	beq.n	801c378 <_realloc_r+0x1c>
 801c39e:	42b5      	cmp	r5, r6
 801c3a0:	462a      	mov	r2, r5
 801c3a2:	4621      	mov	r1, r4
 801c3a4:	bf28      	it	cs
 801c3a6:	4632      	movcs	r2, r6
 801c3a8:	f7fd fe79 	bl	801a09e <memcpy>
 801c3ac:	4621      	mov	r1, r4
 801c3ae:	4640      	mov	r0, r8
 801c3b0:	f7fe fc6c 	bl	801ac8c <_free_r>
 801c3b4:	463c      	mov	r4, r7
 801c3b6:	e7e0      	b.n	801c37a <_realloc_r+0x1e>

0801c3b8 <fiprintf>:
 801c3b8:	b40e      	push	{r1, r2, r3}
 801c3ba:	b503      	push	{r0, r1, lr}
 801c3bc:	4601      	mov	r1, r0
 801c3be:	ab03      	add	r3, sp, #12
 801c3c0:	4805      	ldr	r0, [pc, #20]	@ (801c3d8 <fiprintf+0x20>)
 801c3c2:	f853 2b04 	ldr.w	r2, [r3], #4
 801c3c6:	6800      	ldr	r0, [r0, #0]
 801c3c8:	9301      	str	r3, [sp, #4]
 801c3ca:	f000 f83f 	bl	801c44c <_vfiprintf_r>
 801c3ce:	b002      	add	sp, #8
 801c3d0:	f85d eb04 	ldr.w	lr, [sp], #4
 801c3d4:	b003      	add	sp, #12
 801c3d6:	4770      	bx	lr
 801c3d8:	2400027c 	.word	0x2400027c

0801c3dc <abort>:
 801c3dc:	b508      	push	{r3, lr}
 801c3de:	2006      	movs	r0, #6
 801c3e0:	f000 fa08 	bl	801c7f4 <raise>
 801c3e4:	2001      	movs	r0, #1
 801c3e6:	f7e6 fc89 	bl	8002cfc <_exit>

0801c3ea <_malloc_usable_size_r>:
 801c3ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c3ee:	1f18      	subs	r0, r3, #4
 801c3f0:	2b00      	cmp	r3, #0
 801c3f2:	bfbc      	itt	lt
 801c3f4:	580b      	ldrlt	r3, [r1, r0]
 801c3f6:	18c0      	addlt	r0, r0, r3
 801c3f8:	4770      	bx	lr

0801c3fa <__sfputc_r>:
 801c3fa:	6893      	ldr	r3, [r2, #8]
 801c3fc:	3b01      	subs	r3, #1
 801c3fe:	2b00      	cmp	r3, #0
 801c400:	b410      	push	{r4}
 801c402:	6093      	str	r3, [r2, #8]
 801c404:	da08      	bge.n	801c418 <__sfputc_r+0x1e>
 801c406:	6994      	ldr	r4, [r2, #24]
 801c408:	42a3      	cmp	r3, r4
 801c40a:	db01      	blt.n	801c410 <__sfputc_r+0x16>
 801c40c:	290a      	cmp	r1, #10
 801c40e:	d103      	bne.n	801c418 <__sfputc_r+0x1e>
 801c410:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c414:	f000 b932 	b.w	801c67c <__swbuf_r>
 801c418:	6813      	ldr	r3, [r2, #0]
 801c41a:	1c58      	adds	r0, r3, #1
 801c41c:	6010      	str	r0, [r2, #0]
 801c41e:	7019      	strb	r1, [r3, #0]
 801c420:	4608      	mov	r0, r1
 801c422:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c426:	4770      	bx	lr

0801c428 <__sfputs_r>:
 801c428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c42a:	4606      	mov	r6, r0
 801c42c:	460f      	mov	r7, r1
 801c42e:	4614      	mov	r4, r2
 801c430:	18d5      	adds	r5, r2, r3
 801c432:	42ac      	cmp	r4, r5
 801c434:	d101      	bne.n	801c43a <__sfputs_r+0x12>
 801c436:	2000      	movs	r0, #0
 801c438:	e007      	b.n	801c44a <__sfputs_r+0x22>
 801c43a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c43e:	463a      	mov	r2, r7
 801c440:	4630      	mov	r0, r6
 801c442:	f7ff ffda 	bl	801c3fa <__sfputc_r>
 801c446:	1c43      	adds	r3, r0, #1
 801c448:	d1f3      	bne.n	801c432 <__sfputs_r+0xa>
 801c44a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801c44c <_vfiprintf_r>:
 801c44c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c450:	460d      	mov	r5, r1
 801c452:	b09d      	sub	sp, #116	@ 0x74
 801c454:	4614      	mov	r4, r2
 801c456:	4698      	mov	r8, r3
 801c458:	4606      	mov	r6, r0
 801c45a:	b118      	cbz	r0, 801c464 <_vfiprintf_r+0x18>
 801c45c:	6a03      	ldr	r3, [r0, #32]
 801c45e:	b90b      	cbnz	r3, 801c464 <_vfiprintf_r+0x18>
 801c460:	f7fd fce6 	bl	8019e30 <__sinit>
 801c464:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c466:	07d9      	lsls	r1, r3, #31
 801c468:	d405      	bmi.n	801c476 <_vfiprintf_r+0x2a>
 801c46a:	89ab      	ldrh	r3, [r5, #12]
 801c46c:	059a      	lsls	r2, r3, #22
 801c46e:	d402      	bmi.n	801c476 <_vfiprintf_r+0x2a>
 801c470:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c472:	f7fd fe12 	bl	801a09a <__retarget_lock_acquire_recursive>
 801c476:	89ab      	ldrh	r3, [r5, #12]
 801c478:	071b      	lsls	r3, r3, #28
 801c47a:	d501      	bpl.n	801c480 <_vfiprintf_r+0x34>
 801c47c:	692b      	ldr	r3, [r5, #16]
 801c47e:	b99b      	cbnz	r3, 801c4a8 <_vfiprintf_r+0x5c>
 801c480:	4629      	mov	r1, r5
 801c482:	4630      	mov	r0, r6
 801c484:	f000 f938 	bl	801c6f8 <__swsetup_r>
 801c488:	b170      	cbz	r0, 801c4a8 <_vfiprintf_r+0x5c>
 801c48a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c48c:	07dc      	lsls	r4, r3, #31
 801c48e:	d504      	bpl.n	801c49a <_vfiprintf_r+0x4e>
 801c490:	f04f 30ff 	mov.w	r0, #4294967295
 801c494:	b01d      	add	sp, #116	@ 0x74
 801c496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c49a:	89ab      	ldrh	r3, [r5, #12]
 801c49c:	0598      	lsls	r0, r3, #22
 801c49e:	d4f7      	bmi.n	801c490 <_vfiprintf_r+0x44>
 801c4a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c4a2:	f7fd fdfb 	bl	801a09c <__retarget_lock_release_recursive>
 801c4a6:	e7f3      	b.n	801c490 <_vfiprintf_r+0x44>
 801c4a8:	2300      	movs	r3, #0
 801c4aa:	9309      	str	r3, [sp, #36]	@ 0x24
 801c4ac:	2320      	movs	r3, #32
 801c4ae:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801c4b2:	f8cd 800c 	str.w	r8, [sp, #12]
 801c4b6:	2330      	movs	r3, #48	@ 0x30
 801c4b8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801c668 <_vfiprintf_r+0x21c>
 801c4bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801c4c0:	f04f 0901 	mov.w	r9, #1
 801c4c4:	4623      	mov	r3, r4
 801c4c6:	469a      	mov	sl, r3
 801c4c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c4cc:	b10a      	cbz	r2, 801c4d2 <_vfiprintf_r+0x86>
 801c4ce:	2a25      	cmp	r2, #37	@ 0x25
 801c4d0:	d1f9      	bne.n	801c4c6 <_vfiprintf_r+0x7a>
 801c4d2:	ebba 0b04 	subs.w	fp, sl, r4
 801c4d6:	d00b      	beq.n	801c4f0 <_vfiprintf_r+0xa4>
 801c4d8:	465b      	mov	r3, fp
 801c4da:	4622      	mov	r2, r4
 801c4dc:	4629      	mov	r1, r5
 801c4de:	4630      	mov	r0, r6
 801c4e0:	f7ff ffa2 	bl	801c428 <__sfputs_r>
 801c4e4:	3001      	adds	r0, #1
 801c4e6:	f000 80a7 	beq.w	801c638 <_vfiprintf_r+0x1ec>
 801c4ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c4ec:	445a      	add	r2, fp
 801c4ee:	9209      	str	r2, [sp, #36]	@ 0x24
 801c4f0:	f89a 3000 	ldrb.w	r3, [sl]
 801c4f4:	2b00      	cmp	r3, #0
 801c4f6:	f000 809f 	beq.w	801c638 <_vfiprintf_r+0x1ec>
 801c4fa:	2300      	movs	r3, #0
 801c4fc:	f04f 32ff 	mov.w	r2, #4294967295
 801c500:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c504:	f10a 0a01 	add.w	sl, sl, #1
 801c508:	9304      	str	r3, [sp, #16]
 801c50a:	9307      	str	r3, [sp, #28]
 801c50c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801c510:	931a      	str	r3, [sp, #104]	@ 0x68
 801c512:	4654      	mov	r4, sl
 801c514:	2205      	movs	r2, #5
 801c516:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c51a:	4853      	ldr	r0, [pc, #332]	@ (801c668 <_vfiprintf_r+0x21c>)
 801c51c:	f7e3 ff08 	bl	8000330 <memchr>
 801c520:	9a04      	ldr	r2, [sp, #16]
 801c522:	b9d8      	cbnz	r0, 801c55c <_vfiprintf_r+0x110>
 801c524:	06d1      	lsls	r1, r2, #27
 801c526:	bf44      	itt	mi
 801c528:	2320      	movmi	r3, #32
 801c52a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c52e:	0713      	lsls	r3, r2, #28
 801c530:	bf44      	itt	mi
 801c532:	232b      	movmi	r3, #43	@ 0x2b
 801c534:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c538:	f89a 3000 	ldrb.w	r3, [sl]
 801c53c:	2b2a      	cmp	r3, #42	@ 0x2a
 801c53e:	d015      	beq.n	801c56c <_vfiprintf_r+0x120>
 801c540:	9a07      	ldr	r2, [sp, #28]
 801c542:	4654      	mov	r4, sl
 801c544:	2000      	movs	r0, #0
 801c546:	f04f 0c0a 	mov.w	ip, #10
 801c54a:	4621      	mov	r1, r4
 801c54c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c550:	3b30      	subs	r3, #48	@ 0x30
 801c552:	2b09      	cmp	r3, #9
 801c554:	d94b      	bls.n	801c5ee <_vfiprintf_r+0x1a2>
 801c556:	b1b0      	cbz	r0, 801c586 <_vfiprintf_r+0x13a>
 801c558:	9207      	str	r2, [sp, #28]
 801c55a:	e014      	b.n	801c586 <_vfiprintf_r+0x13a>
 801c55c:	eba0 0308 	sub.w	r3, r0, r8
 801c560:	fa09 f303 	lsl.w	r3, r9, r3
 801c564:	4313      	orrs	r3, r2
 801c566:	9304      	str	r3, [sp, #16]
 801c568:	46a2      	mov	sl, r4
 801c56a:	e7d2      	b.n	801c512 <_vfiprintf_r+0xc6>
 801c56c:	9b03      	ldr	r3, [sp, #12]
 801c56e:	1d19      	adds	r1, r3, #4
 801c570:	681b      	ldr	r3, [r3, #0]
 801c572:	9103      	str	r1, [sp, #12]
 801c574:	2b00      	cmp	r3, #0
 801c576:	bfbb      	ittet	lt
 801c578:	425b      	neglt	r3, r3
 801c57a:	f042 0202 	orrlt.w	r2, r2, #2
 801c57e:	9307      	strge	r3, [sp, #28]
 801c580:	9307      	strlt	r3, [sp, #28]
 801c582:	bfb8      	it	lt
 801c584:	9204      	strlt	r2, [sp, #16]
 801c586:	7823      	ldrb	r3, [r4, #0]
 801c588:	2b2e      	cmp	r3, #46	@ 0x2e
 801c58a:	d10a      	bne.n	801c5a2 <_vfiprintf_r+0x156>
 801c58c:	7863      	ldrb	r3, [r4, #1]
 801c58e:	2b2a      	cmp	r3, #42	@ 0x2a
 801c590:	d132      	bne.n	801c5f8 <_vfiprintf_r+0x1ac>
 801c592:	9b03      	ldr	r3, [sp, #12]
 801c594:	1d1a      	adds	r2, r3, #4
 801c596:	681b      	ldr	r3, [r3, #0]
 801c598:	9203      	str	r2, [sp, #12]
 801c59a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801c59e:	3402      	adds	r4, #2
 801c5a0:	9305      	str	r3, [sp, #20]
 801c5a2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801c678 <_vfiprintf_r+0x22c>
 801c5a6:	7821      	ldrb	r1, [r4, #0]
 801c5a8:	2203      	movs	r2, #3
 801c5aa:	4650      	mov	r0, sl
 801c5ac:	f7e3 fec0 	bl	8000330 <memchr>
 801c5b0:	b138      	cbz	r0, 801c5c2 <_vfiprintf_r+0x176>
 801c5b2:	9b04      	ldr	r3, [sp, #16]
 801c5b4:	eba0 000a 	sub.w	r0, r0, sl
 801c5b8:	2240      	movs	r2, #64	@ 0x40
 801c5ba:	4082      	lsls	r2, r0
 801c5bc:	4313      	orrs	r3, r2
 801c5be:	3401      	adds	r4, #1
 801c5c0:	9304      	str	r3, [sp, #16]
 801c5c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c5c6:	4829      	ldr	r0, [pc, #164]	@ (801c66c <_vfiprintf_r+0x220>)
 801c5c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801c5cc:	2206      	movs	r2, #6
 801c5ce:	f7e3 feaf 	bl	8000330 <memchr>
 801c5d2:	2800      	cmp	r0, #0
 801c5d4:	d03f      	beq.n	801c656 <_vfiprintf_r+0x20a>
 801c5d6:	4b26      	ldr	r3, [pc, #152]	@ (801c670 <_vfiprintf_r+0x224>)
 801c5d8:	bb1b      	cbnz	r3, 801c622 <_vfiprintf_r+0x1d6>
 801c5da:	9b03      	ldr	r3, [sp, #12]
 801c5dc:	3307      	adds	r3, #7
 801c5de:	f023 0307 	bic.w	r3, r3, #7
 801c5e2:	3308      	adds	r3, #8
 801c5e4:	9303      	str	r3, [sp, #12]
 801c5e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c5e8:	443b      	add	r3, r7
 801c5ea:	9309      	str	r3, [sp, #36]	@ 0x24
 801c5ec:	e76a      	b.n	801c4c4 <_vfiprintf_r+0x78>
 801c5ee:	fb0c 3202 	mla	r2, ip, r2, r3
 801c5f2:	460c      	mov	r4, r1
 801c5f4:	2001      	movs	r0, #1
 801c5f6:	e7a8      	b.n	801c54a <_vfiprintf_r+0xfe>
 801c5f8:	2300      	movs	r3, #0
 801c5fa:	3401      	adds	r4, #1
 801c5fc:	9305      	str	r3, [sp, #20]
 801c5fe:	4619      	mov	r1, r3
 801c600:	f04f 0c0a 	mov.w	ip, #10
 801c604:	4620      	mov	r0, r4
 801c606:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c60a:	3a30      	subs	r2, #48	@ 0x30
 801c60c:	2a09      	cmp	r2, #9
 801c60e:	d903      	bls.n	801c618 <_vfiprintf_r+0x1cc>
 801c610:	2b00      	cmp	r3, #0
 801c612:	d0c6      	beq.n	801c5a2 <_vfiprintf_r+0x156>
 801c614:	9105      	str	r1, [sp, #20]
 801c616:	e7c4      	b.n	801c5a2 <_vfiprintf_r+0x156>
 801c618:	fb0c 2101 	mla	r1, ip, r1, r2
 801c61c:	4604      	mov	r4, r0
 801c61e:	2301      	movs	r3, #1
 801c620:	e7f0      	b.n	801c604 <_vfiprintf_r+0x1b8>
 801c622:	ab03      	add	r3, sp, #12
 801c624:	9300      	str	r3, [sp, #0]
 801c626:	462a      	mov	r2, r5
 801c628:	4b12      	ldr	r3, [pc, #72]	@ (801c674 <_vfiprintf_r+0x228>)
 801c62a:	a904      	add	r1, sp, #16
 801c62c:	4630      	mov	r0, r6
 801c62e:	f7fc ffcb 	bl	80195c8 <_printf_float>
 801c632:	4607      	mov	r7, r0
 801c634:	1c78      	adds	r0, r7, #1
 801c636:	d1d6      	bne.n	801c5e6 <_vfiprintf_r+0x19a>
 801c638:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c63a:	07d9      	lsls	r1, r3, #31
 801c63c:	d405      	bmi.n	801c64a <_vfiprintf_r+0x1fe>
 801c63e:	89ab      	ldrh	r3, [r5, #12]
 801c640:	059a      	lsls	r2, r3, #22
 801c642:	d402      	bmi.n	801c64a <_vfiprintf_r+0x1fe>
 801c644:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c646:	f7fd fd29 	bl	801a09c <__retarget_lock_release_recursive>
 801c64a:	89ab      	ldrh	r3, [r5, #12]
 801c64c:	065b      	lsls	r3, r3, #25
 801c64e:	f53f af1f 	bmi.w	801c490 <_vfiprintf_r+0x44>
 801c652:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c654:	e71e      	b.n	801c494 <_vfiprintf_r+0x48>
 801c656:	ab03      	add	r3, sp, #12
 801c658:	9300      	str	r3, [sp, #0]
 801c65a:	462a      	mov	r2, r5
 801c65c:	4b05      	ldr	r3, [pc, #20]	@ (801c674 <_vfiprintf_r+0x228>)
 801c65e:	a904      	add	r1, sp, #16
 801c660:	4630      	mov	r0, r6
 801c662:	f7fd fa39 	bl	8019ad8 <_printf_i>
 801c666:	e7e4      	b.n	801c632 <_vfiprintf_r+0x1e6>
 801c668:	0801e2d8 	.word	0x0801e2d8
 801c66c:	0801e2e2 	.word	0x0801e2e2
 801c670:	080195c9 	.word	0x080195c9
 801c674:	0801c429 	.word	0x0801c429
 801c678:	0801e2de 	.word	0x0801e2de

0801c67c <__swbuf_r>:
 801c67c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c67e:	460e      	mov	r6, r1
 801c680:	4614      	mov	r4, r2
 801c682:	4605      	mov	r5, r0
 801c684:	b118      	cbz	r0, 801c68e <__swbuf_r+0x12>
 801c686:	6a03      	ldr	r3, [r0, #32]
 801c688:	b90b      	cbnz	r3, 801c68e <__swbuf_r+0x12>
 801c68a:	f7fd fbd1 	bl	8019e30 <__sinit>
 801c68e:	69a3      	ldr	r3, [r4, #24]
 801c690:	60a3      	str	r3, [r4, #8]
 801c692:	89a3      	ldrh	r3, [r4, #12]
 801c694:	071a      	lsls	r2, r3, #28
 801c696:	d501      	bpl.n	801c69c <__swbuf_r+0x20>
 801c698:	6923      	ldr	r3, [r4, #16]
 801c69a:	b943      	cbnz	r3, 801c6ae <__swbuf_r+0x32>
 801c69c:	4621      	mov	r1, r4
 801c69e:	4628      	mov	r0, r5
 801c6a0:	f000 f82a 	bl	801c6f8 <__swsetup_r>
 801c6a4:	b118      	cbz	r0, 801c6ae <__swbuf_r+0x32>
 801c6a6:	f04f 37ff 	mov.w	r7, #4294967295
 801c6aa:	4638      	mov	r0, r7
 801c6ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c6ae:	6823      	ldr	r3, [r4, #0]
 801c6b0:	6922      	ldr	r2, [r4, #16]
 801c6b2:	1a98      	subs	r0, r3, r2
 801c6b4:	6963      	ldr	r3, [r4, #20]
 801c6b6:	b2f6      	uxtb	r6, r6
 801c6b8:	4283      	cmp	r3, r0
 801c6ba:	4637      	mov	r7, r6
 801c6bc:	dc05      	bgt.n	801c6ca <__swbuf_r+0x4e>
 801c6be:	4621      	mov	r1, r4
 801c6c0:	4628      	mov	r0, r5
 801c6c2:	f7ff fdc7 	bl	801c254 <_fflush_r>
 801c6c6:	2800      	cmp	r0, #0
 801c6c8:	d1ed      	bne.n	801c6a6 <__swbuf_r+0x2a>
 801c6ca:	68a3      	ldr	r3, [r4, #8]
 801c6cc:	3b01      	subs	r3, #1
 801c6ce:	60a3      	str	r3, [r4, #8]
 801c6d0:	6823      	ldr	r3, [r4, #0]
 801c6d2:	1c5a      	adds	r2, r3, #1
 801c6d4:	6022      	str	r2, [r4, #0]
 801c6d6:	701e      	strb	r6, [r3, #0]
 801c6d8:	6962      	ldr	r2, [r4, #20]
 801c6da:	1c43      	adds	r3, r0, #1
 801c6dc:	429a      	cmp	r2, r3
 801c6de:	d004      	beq.n	801c6ea <__swbuf_r+0x6e>
 801c6e0:	89a3      	ldrh	r3, [r4, #12]
 801c6e2:	07db      	lsls	r3, r3, #31
 801c6e4:	d5e1      	bpl.n	801c6aa <__swbuf_r+0x2e>
 801c6e6:	2e0a      	cmp	r6, #10
 801c6e8:	d1df      	bne.n	801c6aa <__swbuf_r+0x2e>
 801c6ea:	4621      	mov	r1, r4
 801c6ec:	4628      	mov	r0, r5
 801c6ee:	f7ff fdb1 	bl	801c254 <_fflush_r>
 801c6f2:	2800      	cmp	r0, #0
 801c6f4:	d0d9      	beq.n	801c6aa <__swbuf_r+0x2e>
 801c6f6:	e7d6      	b.n	801c6a6 <__swbuf_r+0x2a>

0801c6f8 <__swsetup_r>:
 801c6f8:	b538      	push	{r3, r4, r5, lr}
 801c6fa:	4b29      	ldr	r3, [pc, #164]	@ (801c7a0 <__swsetup_r+0xa8>)
 801c6fc:	4605      	mov	r5, r0
 801c6fe:	6818      	ldr	r0, [r3, #0]
 801c700:	460c      	mov	r4, r1
 801c702:	b118      	cbz	r0, 801c70c <__swsetup_r+0x14>
 801c704:	6a03      	ldr	r3, [r0, #32]
 801c706:	b90b      	cbnz	r3, 801c70c <__swsetup_r+0x14>
 801c708:	f7fd fb92 	bl	8019e30 <__sinit>
 801c70c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c710:	0719      	lsls	r1, r3, #28
 801c712:	d422      	bmi.n	801c75a <__swsetup_r+0x62>
 801c714:	06da      	lsls	r2, r3, #27
 801c716:	d407      	bmi.n	801c728 <__swsetup_r+0x30>
 801c718:	2209      	movs	r2, #9
 801c71a:	602a      	str	r2, [r5, #0]
 801c71c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c720:	81a3      	strh	r3, [r4, #12]
 801c722:	f04f 30ff 	mov.w	r0, #4294967295
 801c726:	e033      	b.n	801c790 <__swsetup_r+0x98>
 801c728:	0758      	lsls	r0, r3, #29
 801c72a:	d512      	bpl.n	801c752 <__swsetup_r+0x5a>
 801c72c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c72e:	b141      	cbz	r1, 801c742 <__swsetup_r+0x4a>
 801c730:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c734:	4299      	cmp	r1, r3
 801c736:	d002      	beq.n	801c73e <__swsetup_r+0x46>
 801c738:	4628      	mov	r0, r5
 801c73a:	f7fe faa7 	bl	801ac8c <_free_r>
 801c73e:	2300      	movs	r3, #0
 801c740:	6363      	str	r3, [r4, #52]	@ 0x34
 801c742:	89a3      	ldrh	r3, [r4, #12]
 801c744:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801c748:	81a3      	strh	r3, [r4, #12]
 801c74a:	2300      	movs	r3, #0
 801c74c:	6063      	str	r3, [r4, #4]
 801c74e:	6923      	ldr	r3, [r4, #16]
 801c750:	6023      	str	r3, [r4, #0]
 801c752:	89a3      	ldrh	r3, [r4, #12]
 801c754:	f043 0308 	orr.w	r3, r3, #8
 801c758:	81a3      	strh	r3, [r4, #12]
 801c75a:	6923      	ldr	r3, [r4, #16]
 801c75c:	b94b      	cbnz	r3, 801c772 <__swsetup_r+0x7a>
 801c75e:	89a3      	ldrh	r3, [r4, #12]
 801c760:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801c764:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c768:	d003      	beq.n	801c772 <__swsetup_r+0x7a>
 801c76a:	4621      	mov	r1, r4
 801c76c:	4628      	mov	r0, r5
 801c76e:	f000 f883 	bl	801c878 <__smakebuf_r>
 801c772:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c776:	f013 0201 	ands.w	r2, r3, #1
 801c77a:	d00a      	beq.n	801c792 <__swsetup_r+0x9a>
 801c77c:	2200      	movs	r2, #0
 801c77e:	60a2      	str	r2, [r4, #8]
 801c780:	6962      	ldr	r2, [r4, #20]
 801c782:	4252      	negs	r2, r2
 801c784:	61a2      	str	r2, [r4, #24]
 801c786:	6922      	ldr	r2, [r4, #16]
 801c788:	b942      	cbnz	r2, 801c79c <__swsetup_r+0xa4>
 801c78a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801c78e:	d1c5      	bne.n	801c71c <__swsetup_r+0x24>
 801c790:	bd38      	pop	{r3, r4, r5, pc}
 801c792:	0799      	lsls	r1, r3, #30
 801c794:	bf58      	it	pl
 801c796:	6962      	ldrpl	r2, [r4, #20]
 801c798:	60a2      	str	r2, [r4, #8]
 801c79a:	e7f4      	b.n	801c786 <__swsetup_r+0x8e>
 801c79c:	2000      	movs	r0, #0
 801c79e:	e7f7      	b.n	801c790 <__swsetup_r+0x98>
 801c7a0:	2400027c 	.word	0x2400027c

0801c7a4 <_raise_r>:
 801c7a4:	291f      	cmp	r1, #31
 801c7a6:	b538      	push	{r3, r4, r5, lr}
 801c7a8:	4605      	mov	r5, r0
 801c7aa:	460c      	mov	r4, r1
 801c7ac:	d904      	bls.n	801c7b8 <_raise_r+0x14>
 801c7ae:	2316      	movs	r3, #22
 801c7b0:	6003      	str	r3, [r0, #0]
 801c7b2:	f04f 30ff 	mov.w	r0, #4294967295
 801c7b6:	bd38      	pop	{r3, r4, r5, pc}
 801c7b8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801c7ba:	b112      	cbz	r2, 801c7c2 <_raise_r+0x1e>
 801c7bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c7c0:	b94b      	cbnz	r3, 801c7d6 <_raise_r+0x32>
 801c7c2:	4628      	mov	r0, r5
 801c7c4:	f000 f830 	bl	801c828 <_getpid_r>
 801c7c8:	4622      	mov	r2, r4
 801c7ca:	4601      	mov	r1, r0
 801c7cc:	4628      	mov	r0, r5
 801c7ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c7d2:	f000 b817 	b.w	801c804 <_kill_r>
 801c7d6:	2b01      	cmp	r3, #1
 801c7d8:	d00a      	beq.n	801c7f0 <_raise_r+0x4c>
 801c7da:	1c59      	adds	r1, r3, #1
 801c7dc:	d103      	bne.n	801c7e6 <_raise_r+0x42>
 801c7de:	2316      	movs	r3, #22
 801c7e0:	6003      	str	r3, [r0, #0]
 801c7e2:	2001      	movs	r0, #1
 801c7e4:	e7e7      	b.n	801c7b6 <_raise_r+0x12>
 801c7e6:	2100      	movs	r1, #0
 801c7e8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801c7ec:	4620      	mov	r0, r4
 801c7ee:	4798      	blx	r3
 801c7f0:	2000      	movs	r0, #0
 801c7f2:	e7e0      	b.n	801c7b6 <_raise_r+0x12>

0801c7f4 <raise>:
 801c7f4:	4b02      	ldr	r3, [pc, #8]	@ (801c800 <raise+0xc>)
 801c7f6:	4601      	mov	r1, r0
 801c7f8:	6818      	ldr	r0, [r3, #0]
 801c7fa:	f7ff bfd3 	b.w	801c7a4 <_raise_r>
 801c7fe:	bf00      	nop
 801c800:	2400027c 	.word	0x2400027c

0801c804 <_kill_r>:
 801c804:	b538      	push	{r3, r4, r5, lr}
 801c806:	4d07      	ldr	r5, [pc, #28]	@ (801c824 <_kill_r+0x20>)
 801c808:	2300      	movs	r3, #0
 801c80a:	4604      	mov	r4, r0
 801c80c:	4608      	mov	r0, r1
 801c80e:	4611      	mov	r1, r2
 801c810:	602b      	str	r3, [r5, #0]
 801c812:	f7e6 fa63 	bl	8002cdc <_kill>
 801c816:	1c43      	adds	r3, r0, #1
 801c818:	d102      	bne.n	801c820 <_kill_r+0x1c>
 801c81a:	682b      	ldr	r3, [r5, #0]
 801c81c:	b103      	cbz	r3, 801c820 <_kill_r+0x1c>
 801c81e:	6023      	str	r3, [r4, #0]
 801c820:	bd38      	pop	{r3, r4, r5, pc}
 801c822:	bf00      	nop
 801c824:	240153a8 	.word	0x240153a8

0801c828 <_getpid_r>:
 801c828:	f7e6 ba50 	b.w	8002ccc <_getpid>

0801c82c <__swhatbuf_r>:
 801c82c:	b570      	push	{r4, r5, r6, lr}
 801c82e:	460c      	mov	r4, r1
 801c830:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c834:	2900      	cmp	r1, #0
 801c836:	b096      	sub	sp, #88	@ 0x58
 801c838:	4615      	mov	r5, r2
 801c83a:	461e      	mov	r6, r3
 801c83c:	da0d      	bge.n	801c85a <__swhatbuf_r+0x2e>
 801c83e:	89a3      	ldrh	r3, [r4, #12]
 801c840:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801c844:	f04f 0100 	mov.w	r1, #0
 801c848:	bf14      	ite	ne
 801c84a:	2340      	movne	r3, #64	@ 0x40
 801c84c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801c850:	2000      	movs	r0, #0
 801c852:	6031      	str	r1, [r6, #0]
 801c854:	602b      	str	r3, [r5, #0]
 801c856:	b016      	add	sp, #88	@ 0x58
 801c858:	bd70      	pop	{r4, r5, r6, pc}
 801c85a:	466a      	mov	r2, sp
 801c85c:	f000 f848 	bl	801c8f0 <_fstat_r>
 801c860:	2800      	cmp	r0, #0
 801c862:	dbec      	blt.n	801c83e <__swhatbuf_r+0x12>
 801c864:	9901      	ldr	r1, [sp, #4]
 801c866:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801c86a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801c86e:	4259      	negs	r1, r3
 801c870:	4159      	adcs	r1, r3
 801c872:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801c876:	e7eb      	b.n	801c850 <__swhatbuf_r+0x24>

0801c878 <__smakebuf_r>:
 801c878:	898b      	ldrh	r3, [r1, #12]
 801c87a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c87c:	079d      	lsls	r5, r3, #30
 801c87e:	4606      	mov	r6, r0
 801c880:	460c      	mov	r4, r1
 801c882:	d507      	bpl.n	801c894 <__smakebuf_r+0x1c>
 801c884:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801c888:	6023      	str	r3, [r4, #0]
 801c88a:	6123      	str	r3, [r4, #16]
 801c88c:	2301      	movs	r3, #1
 801c88e:	6163      	str	r3, [r4, #20]
 801c890:	b003      	add	sp, #12
 801c892:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c894:	ab01      	add	r3, sp, #4
 801c896:	466a      	mov	r2, sp
 801c898:	f7ff ffc8 	bl	801c82c <__swhatbuf_r>
 801c89c:	9f00      	ldr	r7, [sp, #0]
 801c89e:	4605      	mov	r5, r0
 801c8a0:	4639      	mov	r1, r7
 801c8a2:	4630      	mov	r0, r6
 801c8a4:	f7fe fda0 	bl	801b3e8 <_malloc_r>
 801c8a8:	b948      	cbnz	r0, 801c8be <__smakebuf_r+0x46>
 801c8aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c8ae:	059a      	lsls	r2, r3, #22
 801c8b0:	d4ee      	bmi.n	801c890 <__smakebuf_r+0x18>
 801c8b2:	f023 0303 	bic.w	r3, r3, #3
 801c8b6:	f043 0302 	orr.w	r3, r3, #2
 801c8ba:	81a3      	strh	r3, [r4, #12]
 801c8bc:	e7e2      	b.n	801c884 <__smakebuf_r+0xc>
 801c8be:	89a3      	ldrh	r3, [r4, #12]
 801c8c0:	6020      	str	r0, [r4, #0]
 801c8c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801c8c6:	81a3      	strh	r3, [r4, #12]
 801c8c8:	9b01      	ldr	r3, [sp, #4]
 801c8ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801c8ce:	b15b      	cbz	r3, 801c8e8 <__smakebuf_r+0x70>
 801c8d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c8d4:	4630      	mov	r0, r6
 801c8d6:	f000 f81d 	bl	801c914 <_isatty_r>
 801c8da:	b128      	cbz	r0, 801c8e8 <__smakebuf_r+0x70>
 801c8dc:	89a3      	ldrh	r3, [r4, #12]
 801c8de:	f023 0303 	bic.w	r3, r3, #3
 801c8e2:	f043 0301 	orr.w	r3, r3, #1
 801c8e6:	81a3      	strh	r3, [r4, #12]
 801c8e8:	89a3      	ldrh	r3, [r4, #12]
 801c8ea:	431d      	orrs	r5, r3
 801c8ec:	81a5      	strh	r5, [r4, #12]
 801c8ee:	e7cf      	b.n	801c890 <__smakebuf_r+0x18>

0801c8f0 <_fstat_r>:
 801c8f0:	b538      	push	{r3, r4, r5, lr}
 801c8f2:	4d07      	ldr	r5, [pc, #28]	@ (801c910 <_fstat_r+0x20>)
 801c8f4:	2300      	movs	r3, #0
 801c8f6:	4604      	mov	r4, r0
 801c8f8:	4608      	mov	r0, r1
 801c8fa:	4611      	mov	r1, r2
 801c8fc:	602b      	str	r3, [r5, #0]
 801c8fe:	f7e6 fa4d 	bl	8002d9c <_fstat>
 801c902:	1c43      	adds	r3, r0, #1
 801c904:	d102      	bne.n	801c90c <_fstat_r+0x1c>
 801c906:	682b      	ldr	r3, [r5, #0]
 801c908:	b103      	cbz	r3, 801c90c <_fstat_r+0x1c>
 801c90a:	6023      	str	r3, [r4, #0]
 801c90c:	bd38      	pop	{r3, r4, r5, pc}
 801c90e:	bf00      	nop
 801c910:	240153a8 	.word	0x240153a8

0801c914 <_isatty_r>:
 801c914:	b538      	push	{r3, r4, r5, lr}
 801c916:	4d06      	ldr	r5, [pc, #24]	@ (801c930 <_isatty_r+0x1c>)
 801c918:	2300      	movs	r3, #0
 801c91a:	4604      	mov	r4, r0
 801c91c:	4608      	mov	r0, r1
 801c91e:	602b      	str	r3, [r5, #0]
 801c920:	f7e6 fa4c 	bl	8002dbc <_isatty>
 801c924:	1c43      	adds	r3, r0, #1
 801c926:	d102      	bne.n	801c92e <_isatty_r+0x1a>
 801c928:	682b      	ldr	r3, [r5, #0]
 801c92a:	b103      	cbz	r3, 801c92e <_isatty_r+0x1a>
 801c92c:	6023      	str	r3, [r4, #0]
 801c92e:	bd38      	pop	{r3, r4, r5, pc}
 801c930:	240153a8 	.word	0x240153a8
 801c934:	00000000 	.word	0x00000000

0801c938 <sin>:
 801c938:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c93a:	eeb0 7b40 	vmov.f64	d7, d0
 801c93e:	ee17 3a90 	vmov	r3, s15
 801c942:	4a21      	ldr	r2, [pc, #132]	@ (801c9c8 <sin+0x90>)
 801c944:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801c948:	4293      	cmp	r3, r2
 801c94a:	d807      	bhi.n	801c95c <sin+0x24>
 801c94c:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 801c9c0 <sin+0x88>
 801c950:	2000      	movs	r0, #0
 801c952:	b005      	add	sp, #20
 801c954:	f85d eb04 	ldr.w	lr, [sp], #4
 801c958:	f000 b986 	b.w	801cc68 <__kernel_sin>
 801c95c:	4a1b      	ldr	r2, [pc, #108]	@ (801c9cc <sin+0x94>)
 801c95e:	4293      	cmp	r3, r2
 801c960:	d904      	bls.n	801c96c <sin+0x34>
 801c962:	ee30 0b40 	vsub.f64	d0, d0, d0
 801c966:	b005      	add	sp, #20
 801c968:	f85d fb04 	ldr.w	pc, [sp], #4
 801c96c:	4668      	mov	r0, sp
 801c96e:	f000 f9d3 	bl	801cd18 <__ieee754_rem_pio2>
 801c972:	f000 0003 	and.w	r0, r0, #3
 801c976:	2801      	cmp	r0, #1
 801c978:	d00a      	beq.n	801c990 <sin+0x58>
 801c97a:	2802      	cmp	r0, #2
 801c97c:	d00f      	beq.n	801c99e <sin+0x66>
 801c97e:	b9c0      	cbnz	r0, 801c9b2 <sin+0x7a>
 801c980:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c984:	ed9d 0b00 	vldr	d0, [sp]
 801c988:	2001      	movs	r0, #1
 801c98a:	f000 f96d 	bl	801cc68 <__kernel_sin>
 801c98e:	e7ea      	b.n	801c966 <sin+0x2e>
 801c990:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c994:	ed9d 0b00 	vldr	d0, [sp]
 801c998:	f000 f8fe 	bl	801cb98 <__kernel_cos>
 801c99c:	e7e3      	b.n	801c966 <sin+0x2e>
 801c99e:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c9a2:	ed9d 0b00 	vldr	d0, [sp]
 801c9a6:	2001      	movs	r0, #1
 801c9a8:	f000 f95e 	bl	801cc68 <__kernel_sin>
 801c9ac:	eeb1 0b40 	vneg.f64	d0, d0
 801c9b0:	e7d9      	b.n	801c966 <sin+0x2e>
 801c9b2:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c9b6:	ed9d 0b00 	vldr	d0, [sp]
 801c9ba:	f000 f8ed 	bl	801cb98 <__kernel_cos>
 801c9be:	e7f5      	b.n	801c9ac <sin+0x74>
	...
 801c9c8:	3fe921fb 	.word	0x3fe921fb
 801c9cc:	7fefffff 	.word	0x7fefffff

0801c9d0 <sinf_poly>:
 801c9d0:	07cb      	lsls	r3, r1, #31
 801c9d2:	d412      	bmi.n	801c9fa <sinf_poly+0x2a>
 801c9d4:	ee21 5b00 	vmul.f64	d5, d1, d0
 801c9d8:	ed90 6b1a 	vldr	d6, [r0, #104]	@ 0x68
 801c9dc:	ed90 7b18 	vldr	d7, [r0, #96]	@ 0x60
 801c9e0:	eea6 7b01 	vfma.f64	d7, d6, d1
 801c9e4:	ed90 6b16 	vldr	d6, [r0, #88]	@ 0x58
 801c9e8:	ee21 1b05 	vmul.f64	d1, d1, d5
 801c9ec:	eea6 0b05 	vfma.f64	d0, d6, d5
 801c9f0:	eea7 0b01 	vfma.f64	d0, d7, d1
 801c9f4:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801c9f8:	4770      	bx	lr
 801c9fa:	ed90 6b14 	vldr	d6, [r0, #80]	@ 0x50
 801c9fe:	ee21 5b01 	vmul.f64	d5, d1, d1
 801ca02:	ed90 7b12 	vldr	d7, [r0, #72]	@ 0x48
 801ca06:	ed90 0b0c 	vldr	d0, [r0, #48]	@ 0x30
 801ca0a:	eea1 7b06 	vfma.f64	d7, d1, d6
 801ca0e:	ed90 6b0e 	vldr	d6, [r0, #56]	@ 0x38
 801ca12:	eea1 0b06 	vfma.f64	d0, d1, d6
 801ca16:	ed90 6b10 	vldr	d6, [r0, #64]	@ 0x40
 801ca1a:	ee21 1b05 	vmul.f64	d1, d1, d5
 801ca1e:	eea5 0b06 	vfma.f64	d0, d5, d6
 801ca22:	e7e5      	b.n	801c9f0 <sinf_poly+0x20>
 801ca24:	0000      	movs	r0, r0
	...

0801ca28 <sinf>:
 801ca28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801ca2a:	ee10 4a10 	vmov	r4, s0
 801ca2e:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801ca32:	f5b3 7f7d 	cmp.w	r3, #1012	@ 0x3f4
 801ca36:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 801ca3a:	eef0 7a40 	vmov.f32	s15, s0
 801ca3e:	ea4f 5214 	mov.w	r2, r4, lsr #20
 801ca42:	d218      	bcs.n	801ca76 <sinf+0x4e>
 801ca44:	ee26 1b06 	vmul.f64	d1, d6, d6
 801ca48:	f5b3 7f66 	cmp.w	r3, #920	@ 0x398
 801ca4c:	d20a      	bcs.n	801ca64 <sinf+0x3c>
 801ca4e:	f412 6fff 	tst.w	r2, #2040	@ 0x7f8
 801ca52:	d103      	bne.n	801ca5c <sinf+0x34>
 801ca54:	eeb7 1bc1 	vcvt.f32.f64	s2, d1
 801ca58:	ed8d 1a01 	vstr	s2, [sp, #4]
 801ca5c:	eeb0 0a67 	vmov.f32	s0, s15
 801ca60:	b003      	add	sp, #12
 801ca62:	bd30      	pop	{r4, r5, pc}
 801ca64:	483a      	ldr	r0, [pc, #232]	@ (801cb50 <sinf+0x128>)
 801ca66:	eeb0 0b46 	vmov.f64	d0, d6
 801ca6a:	2100      	movs	r1, #0
 801ca6c:	b003      	add	sp, #12
 801ca6e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801ca72:	f7ff bfad 	b.w	801c9d0 <sinf_poly>
 801ca76:	f240 422e 	movw	r2, #1070	@ 0x42e
 801ca7a:	4293      	cmp	r3, r2
 801ca7c:	d824      	bhi.n	801cac8 <sinf+0xa0>
 801ca7e:	4b34      	ldr	r3, [pc, #208]	@ (801cb50 <sinf+0x128>)
 801ca80:	ed93 7b08 	vldr	d7, [r3, #32]
 801ca84:	ee26 7b07 	vmul.f64	d7, d6, d7
 801ca88:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 801ca8c:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 801ca90:	ee17 1a90 	vmov	r1, s15
 801ca94:	f501 0100 	add.w	r1, r1, #8388608	@ 0x800000
 801ca98:	1609      	asrs	r1, r1, #24
 801ca9a:	ee07 1a90 	vmov	s15, r1
 801ca9e:	f001 0203 	and.w	r2, r1, #3
 801caa2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801caa6:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801caaa:	ed92 0b00 	vldr	d0, [r2]
 801caae:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 801cab2:	f011 0f02 	tst.w	r1, #2
 801cab6:	eea5 6b47 	vfms.f64	d6, d5, d7
 801caba:	bf08      	it	eq
 801cabc:	4618      	moveq	r0, r3
 801cabe:	ee26 1b06 	vmul.f64	d1, d6, d6
 801cac2:	ee20 0b06 	vmul.f64	d0, d0, d6
 801cac6:	e7d1      	b.n	801ca6c <sinf+0x44>
 801cac8:	f5b3 6fff 	cmp.w	r3, #2040	@ 0x7f8
 801cacc:	d237      	bcs.n	801cb3e <sinf+0x116>
 801cace:	4921      	ldr	r1, [pc, #132]	@ (801cb54 <sinf+0x12c>)
 801cad0:	f3c4 6083 	ubfx	r0, r4, #26, #4
 801cad4:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 801cad8:	f3c4 0316 	ubfx	r3, r4, #0, #23
 801cadc:	f3c4 55c2 	ubfx	r5, r4, #23, #3
 801cae0:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 801cae4:	6a10      	ldr	r0, [r2, #32]
 801cae6:	6912      	ldr	r2, [r2, #16]
 801cae8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 801caec:	40ab      	lsls	r3, r5
 801caee:	fba0 5003 	umull	r5, r0, r0, r3
 801caf2:	4359      	muls	r1, r3
 801caf4:	fbe3 0102 	umlal	r0, r1, r3, r2
 801caf8:	f101 5300 	add.w	r3, r1, #536870912	@ 0x20000000
 801cafc:	0f9d      	lsrs	r5, r3, #30
 801cafe:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 801cb02:	1ac9      	subs	r1, r1, r3
 801cb04:	f7e3 fdfa 	bl	80006fc <__aeabi_l2d>
 801cb08:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 801cb0c:	4b10      	ldr	r3, [pc, #64]	@ (801cb50 <sinf+0x128>)
 801cb0e:	f004 0203 	and.w	r2, r4, #3
 801cb12:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 801cb16:	ed9f 6b0c 	vldr	d6, [pc, #48]	@ 801cb48 <sinf+0x120>
 801cb1a:	ed92 0b00 	vldr	d0, [r2]
 801cb1e:	ec41 0b17 	vmov	d7, r0, r1
 801cb22:	f014 0f02 	tst.w	r4, #2
 801cb26:	ee27 7b06 	vmul.f64	d7, d7, d6
 801cb2a:	f103 0070 	add.w	r0, r3, #112	@ 0x70
 801cb2e:	4629      	mov	r1, r5
 801cb30:	bf08      	it	eq
 801cb32:	4618      	moveq	r0, r3
 801cb34:	ee27 1b07 	vmul.f64	d1, d7, d7
 801cb38:	ee20 0b07 	vmul.f64	d0, d0, d7
 801cb3c:	e796      	b.n	801ca6c <sinf+0x44>
 801cb3e:	b003      	add	sp, #12
 801cb40:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801cb44:	f000 b816 	b.w	801cb74 <__math_invalidf>
 801cb48:	54442d18 	.word	0x54442d18
 801cb4c:	3c1921fb 	.word	0x3c1921fb
 801cb50:	0801e388 	.word	0x0801e388
 801cb54:	0801e328 	.word	0x0801e328

0801cb58 <with_errnof>:
 801cb58:	b510      	push	{r4, lr}
 801cb5a:	ed2d 8b02 	vpush	{d8}
 801cb5e:	eeb0 8a40 	vmov.f32	s16, s0
 801cb62:	4604      	mov	r4, r0
 801cb64:	f7fd fa6e 	bl	801a044 <__errno>
 801cb68:	eeb0 0a48 	vmov.f32	s0, s16
 801cb6c:	ecbd 8b02 	vpop	{d8}
 801cb70:	6004      	str	r4, [r0, #0]
 801cb72:	bd10      	pop	{r4, pc}

0801cb74 <__math_invalidf>:
 801cb74:	eef0 7a40 	vmov.f32	s15, s0
 801cb78:	ee30 7a40 	vsub.f32	s14, s0, s0
 801cb7c:	eef4 7a67 	vcmp.f32	s15, s15
 801cb80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cb84:	ee87 0a07 	vdiv.f32	s0, s14, s14
 801cb88:	d602      	bvs.n	801cb90 <__math_invalidf+0x1c>
 801cb8a:	2021      	movs	r0, #33	@ 0x21
 801cb8c:	f7ff bfe4 	b.w	801cb58 <with_errnof>
 801cb90:	4770      	bx	lr
 801cb92:	0000      	movs	r0, r0
 801cb94:	0000      	movs	r0, r0
	...

0801cb98 <__kernel_cos>:
 801cb98:	eeb0 5b40 	vmov.f64	d5, d0
 801cb9c:	ee15 1a90 	vmov	r1, s11
 801cba0:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801cba4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 801cba8:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 801cbac:	d204      	bcs.n	801cbb8 <__kernel_cos+0x20>
 801cbae:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 801cbb2:	ee17 3a90 	vmov	r3, s15
 801cbb6:	b343      	cbz	r3, 801cc0a <__kernel_cos+0x72>
 801cbb8:	ee25 6b05 	vmul.f64	d6, d5, d5
 801cbbc:	ee21 1b45 	vnmul.f64	d1, d1, d5
 801cbc0:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 801cc30 <__kernel_cos+0x98>
 801cbc4:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801cc38 <__kernel_cos+0xa0>
 801cbc8:	eea6 4b07 	vfma.f64	d4, d6, d7
 801cbcc:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 801cc40 <__kernel_cos+0xa8>
 801cbd0:	eea4 7b06 	vfma.f64	d7, d4, d6
 801cbd4:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801cc48 <__kernel_cos+0xb0>
 801cbd8:	eea7 4b06 	vfma.f64	d4, d7, d6
 801cbdc:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 801cc50 <__kernel_cos+0xb8>
 801cbe0:	4b1f      	ldr	r3, [pc, #124]	@ (801cc60 <__kernel_cos+0xc8>)
 801cbe2:	eea4 7b06 	vfma.f64	d7, d4, d6
 801cbe6:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 801cc58 <__kernel_cos+0xc0>
 801cbea:	4299      	cmp	r1, r3
 801cbec:	eea7 4b06 	vfma.f64	d4, d7, d6
 801cbf0:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801cbf4:	ee24 4b06 	vmul.f64	d4, d4, d6
 801cbf8:	ee26 7b07 	vmul.f64	d7, d6, d7
 801cbfc:	eea6 1b04 	vfma.f64	d1, d6, d4
 801cc00:	d804      	bhi.n	801cc0c <__kernel_cos+0x74>
 801cc02:	ee37 7b41 	vsub.f64	d7, d7, d1
 801cc06:	ee30 0b47 	vsub.f64	d0, d0, d7
 801cc0a:	4770      	bx	lr
 801cc0c:	4b15      	ldr	r3, [pc, #84]	@ (801cc64 <__kernel_cos+0xcc>)
 801cc0e:	4299      	cmp	r1, r3
 801cc10:	d809      	bhi.n	801cc26 <__kernel_cos+0x8e>
 801cc12:	2200      	movs	r2, #0
 801cc14:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 801cc18:	ec43 2b16 	vmov	d6, r2, r3
 801cc1c:	ee30 0b46 	vsub.f64	d0, d0, d6
 801cc20:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cc24:	e7ed      	b.n	801cc02 <__kernel_cos+0x6a>
 801cc26:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 801cc2a:	e7f7      	b.n	801cc1c <__kernel_cos+0x84>
 801cc2c:	f3af 8000 	nop.w
 801cc30:	be8838d4 	.word	0xbe8838d4
 801cc34:	bda8fae9 	.word	0xbda8fae9
 801cc38:	bdb4b1c4 	.word	0xbdb4b1c4
 801cc3c:	3e21ee9e 	.word	0x3e21ee9e
 801cc40:	809c52ad 	.word	0x809c52ad
 801cc44:	be927e4f 	.word	0xbe927e4f
 801cc48:	19cb1590 	.word	0x19cb1590
 801cc4c:	3efa01a0 	.word	0x3efa01a0
 801cc50:	16c15177 	.word	0x16c15177
 801cc54:	bf56c16c 	.word	0xbf56c16c
 801cc58:	5555554c 	.word	0x5555554c
 801cc5c:	3fa55555 	.word	0x3fa55555
 801cc60:	3fd33332 	.word	0x3fd33332
 801cc64:	3fe90000 	.word	0x3fe90000

0801cc68 <__kernel_sin>:
 801cc68:	ee10 3a90 	vmov	r3, s1
 801cc6c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801cc70:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801cc74:	d204      	bcs.n	801cc80 <__kernel_sin+0x18>
 801cc76:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 801cc7a:	ee17 3a90 	vmov	r3, s15
 801cc7e:	b35b      	cbz	r3, 801ccd8 <__kernel_sin+0x70>
 801cc80:	ee20 6b00 	vmul.f64	d6, d0, d0
 801cc84:	ee20 5b06 	vmul.f64	d5, d0, d6
 801cc88:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 801cce0 <__kernel_sin+0x78>
 801cc8c:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801cce8 <__kernel_sin+0x80>
 801cc90:	eea6 4b07 	vfma.f64	d4, d6, d7
 801cc94:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 801ccf0 <__kernel_sin+0x88>
 801cc98:	eea4 7b06 	vfma.f64	d7, d4, d6
 801cc9c:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801ccf8 <__kernel_sin+0x90>
 801cca0:	eea7 4b06 	vfma.f64	d4, d7, d6
 801cca4:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 801cd00 <__kernel_sin+0x98>
 801cca8:	eea4 7b06 	vfma.f64	d7, d4, d6
 801ccac:	b930      	cbnz	r0, 801ccbc <__kernel_sin+0x54>
 801ccae:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 801cd08 <__kernel_sin+0xa0>
 801ccb2:	eea6 4b07 	vfma.f64	d4, d6, d7
 801ccb6:	eea4 0b05 	vfma.f64	d0, d4, d5
 801ccba:	4770      	bx	lr
 801ccbc:	ee27 7b45 	vnmul.f64	d7, d7, d5
 801ccc0:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 801ccc4:	eea1 7b04 	vfma.f64	d7, d1, d4
 801ccc8:	ee97 1b06 	vfnms.f64	d1, d7, d6
 801cccc:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801cd10 <__kernel_sin+0xa8>
 801ccd0:	eea5 1b07 	vfma.f64	d1, d5, d7
 801ccd4:	ee30 0b41 	vsub.f64	d0, d0, d1
 801ccd8:	4770      	bx	lr
 801ccda:	bf00      	nop
 801ccdc:	f3af 8000 	nop.w
 801cce0:	5acfd57c 	.word	0x5acfd57c
 801cce4:	3de5d93a 	.word	0x3de5d93a
 801cce8:	8a2b9ceb 	.word	0x8a2b9ceb
 801ccec:	be5ae5e6 	.word	0xbe5ae5e6
 801ccf0:	57b1fe7d 	.word	0x57b1fe7d
 801ccf4:	3ec71de3 	.word	0x3ec71de3
 801ccf8:	19c161d5 	.word	0x19c161d5
 801ccfc:	bf2a01a0 	.word	0xbf2a01a0
 801cd00:	1110f8a6 	.word	0x1110f8a6
 801cd04:	3f811111 	.word	0x3f811111
 801cd08:	55555549 	.word	0x55555549
 801cd0c:	bfc55555 	.word	0xbfc55555
 801cd10:	55555549 	.word	0x55555549
 801cd14:	3fc55555 	.word	0x3fc55555

0801cd18 <__ieee754_rem_pio2>:
 801cd18:	b570      	push	{r4, r5, r6, lr}
 801cd1a:	eeb0 7b40 	vmov.f64	d7, d0
 801cd1e:	ee17 5a90 	vmov	r5, s15
 801cd22:	4b99      	ldr	r3, [pc, #612]	@ (801cf88 <__ieee754_rem_pio2+0x270>)
 801cd24:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801cd28:	429e      	cmp	r6, r3
 801cd2a:	b088      	sub	sp, #32
 801cd2c:	4604      	mov	r4, r0
 801cd2e:	d807      	bhi.n	801cd40 <__ieee754_rem_pio2+0x28>
 801cd30:	2200      	movs	r2, #0
 801cd32:	2300      	movs	r3, #0
 801cd34:	ed84 0b00 	vstr	d0, [r4]
 801cd38:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801cd3c:	2000      	movs	r0, #0
 801cd3e:	e01b      	b.n	801cd78 <__ieee754_rem_pio2+0x60>
 801cd40:	4b92      	ldr	r3, [pc, #584]	@ (801cf8c <__ieee754_rem_pio2+0x274>)
 801cd42:	429e      	cmp	r6, r3
 801cd44:	d83b      	bhi.n	801cdbe <__ieee754_rem_pio2+0xa6>
 801cd46:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 801cd4a:	2d00      	cmp	r5, #0
 801cd4c:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 801cf48 <__ieee754_rem_pio2+0x230>
 801cd50:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 801cd54:	dd19      	ble.n	801cd8a <__ieee754_rem_pio2+0x72>
 801cd56:	ee30 7b46 	vsub.f64	d7, d0, d6
 801cd5a:	429e      	cmp	r6, r3
 801cd5c:	d00e      	beq.n	801cd7c <__ieee754_rem_pio2+0x64>
 801cd5e:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 801cf50 <__ieee754_rem_pio2+0x238>
 801cd62:	ee37 6b45 	vsub.f64	d6, d7, d5
 801cd66:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cd6a:	ed84 6b00 	vstr	d6, [r4]
 801cd6e:	ee37 7b45 	vsub.f64	d7, d7, d5
 801cd72:	ed84 7b02 	vstr	d7, [r4, #8]
 801cd76:	2001      	movs	r0, #1
 801cd78:	b008      	add	sp, #32
 801cd7a:	bd70      	pop	{r4, r5, r6, pc}
 801cd7c:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 801cf58 <__ieee754_rem_pio2+0x240>
 801cd80:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 801cf60 <__ieee754_rem_pio2+0x248>
 801cd84:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cd88:	e7eb      	b.n	801cd62 <__ieee754_rem_pio2+0x4a>
 801cd8a:	429e      	cmp	r6, r3
 801cd8c:	ee30 7b06 	vadd.f64	d7, d0, d6
 801cd90:	d00e      	beq.n	801cdb0 <__ieee754_rem_pio2+0x98>
 801cd92:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 801cf50 <__ieee754_rem_pio2+0x238>
 801cd96:	ee37 6b05 	vadd.f64	d6, d7, d5
 801cd9a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cd9e:	ed84 6b00 	vstr	d6, [r4]
 801cda2:	ee37 7b05 	vadd.f64	d7, d7, d5
 801cda6:	f04f 30ff 	mov.w	r0, #4294967295
 801cdaa:	ed84 7b02 	vstr	d7, [r4, #8]
 801cdae:	e7e3      	b.n	801cd78 <__ieee754_rem_pio2+0x60>
 801cdb0:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 801cf58 <__ieee754_rem_pio2+0x240>
 801cdb4:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 801cf60 <__ieee754_rem_pio2+0x248>
 801cdb8:	ee37 7b06 	vadd.f64	d7, d7, d6
 801cdbc:	e7eb      	b.n	801cd96 <__ieee754_rem_pio2+0x7e>
 801cdbe:	4b74      	ldr	r3, [pc, #464]	@ (801cf90 <__ieee754_rem_pio2+0x278>)
 801cdc0:	429e      	cmp	r6, r3
 801cdc2:	d870      	bhi.n	801cea6 <__ieee754_rem_pio2+0x18e>
 801cdc4:	f000 f8ec 	bl	801cfa0 <fabs>
 801cdc8:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801cdcc:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801cf68 <__ieee754_rem_pio2+0x250>
 801cdd0:	eea0 7b06 	vfma.f64	d7, d0, d6
 801cdd4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 801cdd8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801cddc:	ee17 0a90 	vmov	r0, s15
 801cde0:	eeb1 4b45 	vneg.f64	d4, d5
 801cde4:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 801cf48 <__ieee754_rem_pio2+0x230>
 801cde8:	eea5 0b47 	vfms.f64	d0, d5, d7
 801cdec:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 801cf50 <__ieee754_rem_pio2+0x238>
 801cdf0:	281f      	cmp	r0, #31
 801cdf2:	ee25 7b07 	vmul.f64	d7, d5, d7
 801cdf6:	ee30 6b47 	vsub.f64	d6, d0, d7
 801cdfa:	dc05      	bgt.n	801ce08 <__ieee754_rem_pio2+0xf0>
 801cdfc:	4b65      	ldr	r3, [pc, #404]	@ (801cf94 <__ieee754_rem_pio2+0x27c>)
 801cdfe:	1e42      	subs	r2, r0, #1
 801ce00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ce04:	42b3      	cmp	r3, r6
 801ce06:	d109      	bne.n	801ce1c <__ieee754_rem_pio2+0x104>
 801ce08:	ee16 3a90 	vmov	r3, s13
 801ce0c:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801ce10:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 801ce14:	2b10      	cmp	r3, #16
 801ce16:	ea4f 5226 	mov.w	r2, r6, asr #20
 801ce1a:	dc02      	bgt.n	801ce22 <__ieee754_rem_pio2+0x10a>
 801ce1c:	ed84 6b00 	vstr	d6, [r4]
 801ce20:	e01a      	b.n	801ce58 <__ieee754_rem_pio2+0x140>
 801ce22:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 801cf58 <__ieee754_rem_pio2+0x240>
 801ce26:	eeb0 6b40 	vmov.f64	d6, d0
 801ce2a:	eea4 6b03 	vfma.f64	d6, d4, d3
 801ce2e:	ee30 7b46 	vsub.f64	d7, d0, d6
 801ce32:	eea4 7b03 	vfma.f64	d7, d4, d3
 801ce36:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 801cf60 <__ieee754_rem_pio2+0x248>
 801ce3a:	ee95 7b03 	vfnms.f64	d7, d5, d3
 801ce3e:	ee36 3b47 	vsub.f64	d3, d6, d7
 801ce42:	ee13 3a90 	vmov	r3, s7
 801ce46:	f3c3 530a 	ubfx	r3, r3, #20, #11
 801ce4a:	1ad3      	subs	r3, r2, r3
 801ce4c:	2b31      	cmp	r3, #49	@ 0x31
 801ce4e:	dc17      	bgt.n	801ce80 <__ieee754_rem_pio2+0x168>
 801ce50:	eeb0 0b46 	vmov.f64	d0, d6
 801ce54:	ed84 3b00 	vstr	d3, [r4]
 801ce58:	ed94 6b00 	vldr	d6, [r4]
 801ce5c:	2d00      	cmp	r5, #0
 801ce5e:	ee30 0b46 	vsub.f64	d0, d0, d6
 801ce62:	ee30 0b47 	vsub.f64	d0, d0, d7
 801ce66:	ed84 0b02 	vstr	d0, [r4, #8]
 801ce6a:	da85      	bge.n	801cd78 <__ieee754_rem_pio2+0x60>
 801ce6c:	eeb1 6b46 	vneg.f64	d6, d6
 801ce70:	eeb1 0b40 	vneg.f64	d0, d0
 801ce74:	ed84 6b00 	vstr	d6, [r4]
 801ce78:	ed84 0b02 	vstr	d0, [r4, #8]
 801ce7c:	4240      	negs	r0, r0
 801ce7e:	e77b      	b.n	801cd78 <__ieee754_rem_pio2+0x60>
 801ce80:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 801cf70 <__ieee754_rem_pio2+0x258>
 801ce84:	eeb0 0b46 	vmov.f64	d0, d6
 801ce88:	eea4 0b07 	vfma.f64	d0, d4, d7
 801ce8c:	ee36 6b40 	vsub.f64	d6, d6, d0
 801ce90:	eea4 6b07 	vfma.f64	d6, d4, d7
 801ce94:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 801cf78 <__ieee754_rem_pio2+0x260>
 801ce98:	eeb0 7b46 	vmov.f64	d7, d6
 801ce9c:	ee95 7b04 	vfnms.f64	d7, d5, d4
 801cea0:	ee30 6b47 	vsub.f64	d6, d0, d7
 801cea4:	e7ba      	b.n	801ce1c <__ieee754_rem_pio2+0x104>
 801cea6:	4b3c      	ldr	r3, [pc, #240]	@ (801cf98 <__ieee754_rem_pio2+0x280>)
 801cea8:	429e      	cmp	r6, r3
 801ceaa:	d906      	bls.n	801ceba <__ieee754_rem_pio2+0x1a2>
 801ceac:	ee30 7b40 	vsub.f64	d7, d0, d0
 801ceb0:	ed80 7b02 	vstr	d7, [r0, #8]
 801ceb4:	ed80 7b00 	vstr	d7, [r0]
 801ceb8:	e740      	b.n	801cd3c <__ieee754_rem_pio2+0x24>
 801ceba:	ee10 3a10 	vmov	r3, s0
 801cebe:	1532      	asrs	r2, r6, #20
 801cec0:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 801cec4:	4618      	mov	r0, r3
 801cec6:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 801ceca:	ec41 0b17 	vmov	d7, r0, r1
 801cece:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 801ced2:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 801cf80 <__ieee754_rem_pio2+0x268>
 801ced6:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801ceda:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cede:	ed8d 6b02 	vstr	d6, [sp, #8]
 801cee2:	ee27 7b05 	vmul.f64	d7, d7, d5
 801cee6:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 801ceea:	a808      	add	r0, sp, #32
 801ceec:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801cef0:	ee37 7b46 	vsub.f64	d7, d7, d6
 801cef4:	ed8d 6b04 	vstr	d6, [sp, #16]
 801cef8:	ee27 7b05 	vmul.f64	d7, d7, d5
 801cefc:	ed8d 7b06 	vstr	d7, [sp, #24]
 801cf00:	2103      	movs	r1, #3
 801cf02:	ed30 7b02 	vldmdb	r0!, {d7}
 801cf06:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801cf0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf0e:	460b      	mov	r3, r1
 801cf10:	f101 31ff 	add.w	r1, r1, #4294967295
 801cf14:	d0f5      	beq.n	801cf02 <__ieee754_rem_pio2+0x1ea>
 801cf16:	4921      	ldr	r1, [pc, #132]	@ (801cf9c <__ieee754_rem_pio2+0x284>)
 801cf18:	9101      	str	r1, [sp, #4]
 801cf1a:	2102      	movs	r1, #2
 801cf1c:	9100      	str	r1, [sp, #0]
 801cf1e:	a802      	add	r0, sp, #8
 801cf20:	4621      	mov	r1, r4
 801cf22:	f000 f845 	bl	801cfb0 <__kernel_rem_pio2>
 801cf26:	2d00      	cmp	r5, #0
 801cf28:	f6bf af26 	bge.w	801cd78 <__ieee754_rem_pio2+0x60>
 801cf2c:	ed94 7b00 	vldr	d7, [r4]
 801cf30:	eeb1 7b47 	vneg.f64	d7, d7
 801cf34:	ed84 7b00 	vstr	d7, [r4]
 801cf38:	ed94 7b02 	vldr	d7, [r4, #8]
 801cf3c:	eeb1 7b47 	vneg.f64	d7, d7
 801cf40:	ed84 7b02 	vstr	d7, [r4, #8]
 801cf44:	e79a      	b.n	801ce7c <__ieee754_rem_pio2+0x164>
 801cf46:	bf00      	nop
 801cf48:	54400000 	.word	0x54400000
 801cf4c:	3ff921fb 	.word	0x3ff921fb
 801cf50:	1a626331 	.word	0x1a626331
 801cf54:	3dd0b461 	.word	0x3dd0b461
 801cf58:	1a600000 	.word	0x1a600000
 801cf5c:	3dd0b461 	.word	0x3dd0b461
 801cf60:	2e037073 	.word	0x2e037073
 801cf64:	3ba3198a 	.word	0x3ba3198a
 801cf68:	6dc9c883 	.word	0x6dc9c883
 801cf6c:	3fe45f30 	.word	0x3fe45f30
 801cf70:	2e000000 	.word	0x2e000000
 801cf74:	3ba3198a 	.word	0x3ba3198a
 801cf78:	252049c1 	.word	0x252049c1
 801cf7c:	397b839a 	.word	0x397b839a
 801cf80:	00000000 	.word	0x00000000
 801cf84:	41700000 	.word	0x41700000
 801cf88:	3fe921fb 	.word	0x3fe921fb
 801cf8c:	4002d97b 	.word	0x4002d97b
 801cf90:	413921fb 	.word	0x413921fb
 801cf94:	0801e468 	.word	0x0801e468
 801cf98:	7fefffff 	.word	0x7fefffff
 801cf9c:	0801e4e8 	.word	0x0801e4e8

0801cfa0 <fabs>:
 801cfa0:	ec51 0b10 	vmov	r0, r1, d0
 801cfa4:	4602      	mov	r2, r0
 801cfa6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801cfaa:	ec43 2b10 	vmov	d0, r2, r3
 801cfae:	4770      	bx	lr

0801cfb0 <__kernel_rem_pio2>:
 801cfb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cfb4:	ed2d 8b06 	vpush	{d8-d10}
 801cfb8:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 801cfbc:	469b      	mov	fp, r3
 801cfbe:	9001      	str	r0, [sp, #4]
 801cfc0:	4bbb      	ldr	r3, [pc, #748]	@ (801d2b0 <__kernel_rem_pio2+0x300>)
 801cfc2:	98a2      	ldr	r0, [sp, #648]	@ 0x288
 801cfc4:	f8dd 828c 	ldr.w	r8, [sp, #652]	@ 0x28c
 801cfc8:	f853 9020 	ldr.w	r9, [r3, r0, lsl #2]
 801cfcc:	f112 0f14 	cmn.w	r2, #20
 801cfd0:	bfa8      	it	ge
 801cfd2:	1ed3      	subge	r3, r2, #3
 801cfd4:	f10b 3aff 	add.w	sl, fp, #4294967295
 801cfd8:	bfb8      	it	lt
 801cfda:	2300      	movlt	r3, #0
 801cfdc:	f06f 0517 	mvn.w	r5, #23
 801cfe0:	ed9f 6bad 	vldr	d6, [pc, #692]	@ 801d298 <__kernel_rem_pio2+0x2e8>
 801cfe4:	bfa4      	itt	ge
 801cfe6:	2018      	movge	r0, #24
 801cfe8:	fb93 f3f0 	sdivge	r3, r3, r0
 801cfec:	fb03 5505 	mla	r5, r3, r5, r5
 801cff0:	eba3 040a 	sub.w	r4, r3, sl
 801cff4:	4415      	add	r5, r2
 801cff6:	460f      	mov	r7, r1
 801cff8:	eb09 060a 	add.w	r6, r9, sl
 801cffc:	a81a      	add	r0, sp, #104	@ 0x68
 801cffe:	eb08 0c84 	add.w	ip, r8, r4, lsl #2
 801d002:	2200      	movs	r2, #0
 801d004:	42b2      	cmp	r2, r6
 801d006:	dd0e      	ble.n	801d026 <__kernel_rem_pio2+0x76>
 801d008:	aa1a      	add	r2, sp, #104	@ 0x68
 801d00a:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 801d00e:	f50d 7ed4 	add.w	lr, sp, #424	@ 0x1a8
 801d012:	2600      	movs	r6, #0
 801d014:	454e      	cmp	r6, r9
 801d016:	dc25      	bgt.n	801d064 <__kernel_rem_pio2+0xb4>
 801d018:	ed9f 7b9f 	vldr	d7, [pc, #636]	@ 801d298 <__kernel_rem_pio2+0x2e8>
 801d01c:	f8dd c004 	ldr.w	ip, [sp, #4]
 801d020:	4614      	mov	r4, r2
 801d022:	2000      	movs	r0, #0
 801d024:	e015      	b.n	801d052 <__kernel_rem_pio2+0xa2>
 801d026:	42d4      	cmn	r4, r2
 801d028:	d409      	bmi.n	801d03e <__kernel_rem_pio2+0x8e>
 801d02a:	f85c 1022 	ldr.w	r1, [ip, r2, lsl #2]
 801d02e:	ee07 1a90 	vmov	s15, r1
 801d032:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d036:	eca0 7b02 	vstmia	r0!, {d7}
 801d03a:	3201      	adds	r2, #1
 801d03c:	e7e2      	b.n	801d004 <__kernel_rem_pio2+0x54>
 801d03e:	eeb0 7b46 	vmov.f64	d7, d6
 801d042:	e7f8      	b.n	801d036 <__kernel_rem_pio2+0x86>
 801d044:	ecbc 5b02 	vldmia	ip!, {d5}
 801d048:	ed94 6b00 	vldr	d6, [r4]
 801d04c:	3001      	adds	r0, #1
 801d04e:	eea5 7b06 	vfma.f64	d7, d5, d6
 801d052:	4550      	cmp	r0, sl
 801d054:	f1a4 0408 	sub.w	r4, r4, #8
 801d058:	ddf4      	ble.n	801d044 <__kernel_rem_pio2+0x94>
 801d05a:	ecae 7b02 	vstmia	lr!, {d7}
 801d05e:	3601      	adds	r6, #1
 801d060:	3208      	adds	r2, #8
 801d062:	e7d7      	b.n	801d014 <__kernel_rem_pio2+0x64>
 801d064:	aa06      	add	r2, sp, #24
 801d066:	ed9f 9b8e 	vldr	d9, [pc, #568]	@ 801d2a0 <__kernel_rem_pio2+0x2f0>
 801d06a:	ed9f ab8f 	vldr	d10, [pc, #572]	@ 801d2a8 <__kernel_rem_pio2+0x2f8>
 801d06e:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 801d072:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 801d076:	9203      	str	r2, [sp, #12]
 801d078:	9302      	str	r3, [sp, #8]
 801d07a:	464c      	mov	r4, r9
 801d07c:	00e3      	lsls	r3, r4, #3
 801d07e:	9304      	str	r3, [sp, #16]
 801d080:	ab92      	add	r3, sp, #584	@ 0x248
 801d082:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801d086:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 801d08a:	aa6a      	add	r2, sp, #424	@ 0x1a8
 801d08c:	ab06      	add	r3, sp, #24
 801d08e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801d092:	461e      	mov	r6, r3
 801d094:	4620      	mov	r0, r4
 801d096:	2800      	cmp	r0, #0
 801d098:	f1a2 0208 	sub.w	r2, r2, #8
 801d09c:	dc4a      	bgt.n	801d134 <__kernel_rem_pio2+0x184>
 801d09e:	4628      	mov	r0, r5
 801d0a0:	9305      	str	r3, [sp, #20]
 801d0a2:	f000 fa01 	bl	801d4a8 <scalbn>
 801d0a6:	eeb0 8b40 	vmov.f64	d8, d0
 801d0aa:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 801d0ae:	ee28 0b00 	vmul.f64	d0, d8, d0
 801d0b2:	f000 fa79 	bl	801d5a8 <floor>
 801d0b6:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 801d0ba:	eea0 8b47 	vfms.f64	d8, d0, d7
 801d0be:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 801d0c2:	2d00      	cmp	r5, #0
 801d0c4:	ee17 8a90 	vmov	r8, s15
 801d0c8:	9b05      	ldr	r3, [sp, #20]
 801d0ca:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d0ce:	ee38 8b47 	vsub.f64	d8, d8, d7
 801d0d2:	dd41      	ble.n	801d158 <__kernel_rem_pio2+0x1a8>
 801d0d4:	1e60      	subs	r0, r4, #1
 801d0d6:	aa06      	add	r2, sp, #24
 801d0d8:	f1c5 0c18 	rsb	ip, r5, #24
 801d0dc:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 801d0e0:	fa46 f20c 	asr.w	r2, r6, ip
 801d0e4:	4490      	add	r8, r2
 801d0e6:	fa02 f20c 	lsl.w	r2, r2, ip
 801d0ea:	1ab6      	subs	r6, r6, r2
 801d0ec:	aa06      	add	r2, sp, #24
 801d0ee:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 801d0f2:	f1c5 0217 	rsb	r2, r5, #23
 801d0f6:	4116      	asrs	r6, r2
 801d0f8:	2e00      	cmp	r6, #0
 801d0fa:	dd3c      	ble.n	801d176 <__kernel_rem_pio2+0x1c6>
 801d0fc:	f04f 0c00 	mov.w	ip, #0
 801d100:	f108 0801 	add.w	r8, r8, #1
 801d104:	4660      	mov	r0, ip
 801d106:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 801d10a:	4564      	cmp	r4, ip
 801d10c:	dc66      	bgt.n	801d1dc <__kernel_rem_pio2+0x22c>
 801d10e:	2d00      	cmp	r5, #0
 801d110:	dd03      	ble.n	801d11a <__kernel_rem_pio2+0x16a>
 801d112:	2d01      	cmp	r5, #1
 801d114:	d072      	beq.n	801d1fc <__kernel_rem_pio2+0x24c>
 801d116:	2d02      	cmp	r5, #2
 801d118:	d07a      	beq.n	801d210 <__kernel_rem_pio2+0x260>
 801d11a:	2e02      	cmp	r6, #2
 801d11c:	d12b      	bne.n	801d176 <__kernel_rem_pio2+0x1c6>
 801d11e:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801d122:	ee30 8b48 	vsub.f64	d8, d0, d8
 801d126:	b330      	cbz	r0, 801d176 <__kernel_rem_pio2+0x1c6>
 801d128:	4628      	mov	r0, r5
 801d12a:	f000 f9bd 	bl	801d4a8 <scalbn>
 801d12e:	ee38 8b40 	vsub.f64	d8, d8, d0
 801d132:	e020      	b.n	801d176 <__kernel_rem_pio2+0x1c6>
 801d134:	ee20 7b09 	vmul.f64	d7, d0, d9
 801d138:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801d13c:	3801      	subs	r0, #1
 801d13e:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 801d142:	eea7 0b4a 	vfms.f64	d0, d7, d10
 801d146:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801d14a:	eca6 0a01 	vstmia	r6!, {s0}
 801d14e:	ed92 0b00 	vldr	d0, [r2]
 801d152:	ee37 0b00 	vadd.f64	d0, d7, d0
 801d156:	e79e      	b.n	801d096 <__kernel_rem_pio2+0xe6>
 801d158:	d105      	bne.n	801d166 <__kernel_rem_pio2+0x1b6>
 801d15a:	1e62      	subs	r2, r4, #1
 801d15c:	a906      	add	r1, sp, #24
 801d15e:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 801d162:	15f6      	asrs	r6, r6, #23
 801d164:	e7c8      	b.n	801d0f8 <__kernel_rem_pio2+0x148>
 801d166:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 801d16a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d16e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d172:	da31      	bge.n	801d1d8 <__kernel_rem_pio2+0x228>
 801d174:	2600      	movs	r6, #0
 801d176:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801d17a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d17e:	f040 809b 	bne.w	801d2b8 <__kernel_rem_pio2+0x308>
 801d182:	1e62      	subs	r2, r4, #1
 801d184:	2000      	movs	r0, #0
 801d186:	454a      	cmp	r2, r9
 801d188:	da49      	bge.n	801d21e <__kernel_rem_pio2+0x26e>
 801d18a:	2800      	cmp	r0, #0
 801d18c:	d062      	beq.n	801d254 <__kernel_rem_pio2+0x2a4>
 801d18e:	3c01      	subs	r4, #1
 801d190:	ab06      	add	r3, sp, #24
 801d192:	3d18      	subs	r5, #24
 801d194:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801d198:	2b00      	cmp	r3, #0
 801d19a:	d0f8      	beq.n	801d18e <__kernel_rem_pio2+0x1de>
 801d19c:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 801d1a0:	4628      	mov	r0, r5
 801d1a2:	f000 f981 	bl	801d4a8 <scalbn>
 801d1a6:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 801d2a0 <__kernel_rem_pio2+0x2f0>
 801d1aa:	1c62      	adds	r2, r4, #1
 801d1ac:	a96a      	add	r1, sp, #424	@ 0x1a8
 801d1ae:	00d3      	lsls	r3, r2, #3
 801d1b0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801d1b4:	4622      	mov	r2, r4
 801d1b6:	2a00      	cmp	r2, #0
 801d1b8:	f280 80a8 	bge.w	801d30c <__kernel_rem_pio2+0x35c>
 801d1bc:	4622      	mov	r2, r4
 801d1be:	2a00      	cmp	r2, #0
 801d1c0:	f2c0 80c6 	blt.w	801d350 <__kernel_rem_pio2+0x3a0>
 801d1c4:	a96a      	add	r1, sp, #424	@ 0x1a8
 801d1c6:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 801d1ca:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 801d298 <__kernel_rem_pio2+0x2e8>
 801d1ce:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 801d2b4 <__kernel_rem_pio2+0x304>
 801d1d2:	2000      	movs	r0, #0
 801d1d4:	1aa1      	subs	r1, r4, r2
 801d1d6:	e0b0      	b.n	801d33a <__kernel_rem_pio2+0x38a>
 801d1d8:	2602      	movs	r6, #2
 801d1da:	e78f      	b.n	801d0fc <__kernel_rem_pio2+0x14c>
 801d1dc:	f853 2b04 	ldr.w	r2, [r3], #4
 801d1e0:	b948      	cbnz	r0, 801d1f6 <__kernel_rem_pio2+0x246>
 801d1e2:	b122      	cbz	r2, 801d1ee <__kernel_rem_pio2+0x23e>
 801d1e4:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 801d1e8:	f843 2c04 	str.w	r2, [r3, #-4]
 801d1ec:	2201      	movs	r2, #1
 801d1ee:	f10c 0c01 	add.w	ip, ip, #1
 801d1f2:	4610      	mov	r0, r2
 801d1f4:	e789      	b.n	801d10a <__kernel_rem_pio2+0x15a>
 801d1f6:	ebae 0202 	sub.w	r2, lr, r2
 801d1fa:	e7f5      	b.n	801d1e8 <__kernel_rem_pio2+0x238>
 801d1fc:	1e62      	subs	r2, r4, #1
 801d1fe:	ab06      	add	r3, sp, #24
 801d200:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d204:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801d208:	a906      	add	r1, sp, #24
 801d20a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801d20e:	e784      	b.n	801d11a <__kernel_rem_pio2+0x16a>
 801d210:	1e62      	subs	r2, r4, #1
 801d212:	ab06      	add	r3, sp, #24
 801d214:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d218:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801d21c:	e7f4      	b.n	801d208 <__kernel_rem_pio2+0x258>
 801d21e:	ab06      	add	r3, sp, #24
 801d220:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d224:	3a01      	subs	r2, #1
 801d226:	4318      	orrs	r0, r3
 801d228:	e7ad      	b.n	801d186 <__kernel_rem_pio2+0x1d6>
 801d22a:	3301      	adds	r3, #1
 801d22c:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 801d230:	2800      	cmp	r0, #0
 801d232:	d0fa      	beq.n	801d22a <__kernel_rem_pio2+0x27a>
 801d234:	9a04      	ldr	r2, [sp, #16]
 801d236:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 801d23a:	446a      	add	r2, sp
 801d23c:	eb04 000b 	add.w	r0, r4, fp
 801d240:	a91a      	add	r1, sp, #104	@ 0x68
 801d242:	1c66      	adds	r6, r4, #1
 801d244:	3a98      	subs	r2, #152	@ 0x98
 801d246:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 801d24a:	4423      	add	r3, r4
 801d24c:	42b3      	cmp	r3, r6
 801d24e:	da04      	bge.n	801d25a <__kernel_rem_pio2+0x2aa>
 801d250:	461c      	mov	r4, r3
 801d252:	e713      	b.n	801d07c <__kernel_rem_pio2+0xcc>
 801d254:	9a03      	ldr	r2, [sp, #12]
 801d256:	2301      	movs	r3, #1
 801d258:	e7e8      	b.n	801d22c <__kernel_rem_pio2+0x27c>
 801d25a:	9902      	ldr	r1, [sp, #8]
 801d25c:	f8dd c004 	ldr.w	ip, [sp, #4]
 801d260:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 801d264:	9104      	str	r1, [sp, #16]
 801d266:	ee07 1a90 	vmov	s15, r1
 801d26a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d26e:	2400      	movs	r4, #0
 801d270:	eca0 7b02 	vstmia	r0!, {d7}
 801d274:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 801d298 <__kernel_rem_pio2+0x2e8>
 801d278:	4686      	mov	lr, r0
 801d27a:	4554      	cmp	r4, sl
 801d27c:	dd03      	ble.n	801d286 <__kernel_rem_pio2+0x2d6>
 801d27e:	eca2 7b02 	vstmia	r2!, {d7}
 801d282:	3601      	adds	r6, #1
 801d284:	e7e2      	b.n	801d24c <__kernel_rem_pio2+0x29c>
 801d286:	ecbc 5b02 	vldmia	ip!, {d5}
 801d28a:	ed3e 6b02 	vldmdb	lr!, {d6}
 801d28e:	3401      	adds	r4, #1
 801d290:	eea5 7b06 	vfma.f64	d7, d5, d6
 801d294:	e7f1      	b.n	801d27a <__kernel_rem_pio2+0x2ca>
 801d296:	bf00      	nop
	...
 801d2a4:	3e700000 	.word	0x3e700000
 801d2a8:	00000000 	.word	0x00000000
 801d2ac:	41700000 	.word	0x41700000
 801d2b0:	0801e630 	.word	0x0801e630
 801d2b4:	0801e5f0 	.word	0x0801e5f0
 801d2b8:	4268      	negs	r0, r5
 801d2ba:	eeb0 0b48 	vmov.f64	d0, d8
 801d2be:	f000 f8f3 	bl	801d4a8 <scalbn>
 801d2c2:	ed9f 6b73 	vldr	d6, [pc, #460]	@ 801d490 <__kernel_rem_pio2+0x4e0>
 801d2c6:	eeb4 0bc6 	vcmpe.f64	d0, d6
 801d2ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d2ce:	db17      	blt.n	801d300 <__kernel_rem_pio2+0x350>
 801d2d0:	ed9f 7b71 	vldr	d7, [pc, #452]	@ 801d498 <__kernel_rem_pio2+0x4e8>
 801d2d4:	ee20 7b07 	vmul.f64	d7, d0, d7
 801d2d8:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 801d2dc:	aa06      	add	r2, sp, #24
 801d2de:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 801d2e2:	eea5 0b46 	vfms.f64	d0, d5, d6
 801d2e6:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801d2ea:	3518      	adds	r5, #24
 801d2ec:	ee10 3a10 	vmov	r3, s0
 801d2f0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801d2f4:	ee17 3a10 	vmov	r3, s14
 801d2f8:	3401      	adds	r4, #1
 801d2fa:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801d2fe:	e74d      	b.n	801d19c <__kernel_rem_pio2+0x1ec>
 801d300:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 801d304:	aa06      	add	r2, sp, #24
 801d306:	ee10 3a10 	vmov	r3, s0
 801d30a:	e7f6      	b.n	801d2fa <__kernel_rem_pio2+0x34a>
 801d30c:	a806      	add	r0, sp, #24
 801d30e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 801d312:	9001      	str	r0, [sp, #4]
 801d314:	ee07 0a90 	vmov	s15, r0
 801d318:	3a01      	subs	r2, #1
 801d31a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d31e:	ee27 7b00 	vmul.f64	d7, d7, d0
 801d322:	ee20 0b06 	vmul.f64	d0, d0, d6
 801d326:	ed21 7b02 	vstmdb	r1!, {d7}
 801d32a:	e744      	b.n	801d1b6 <__kernel_rem_pio2+0x206>
 801d32c:	ecbc 5b02 	vldmia	ip!, {d5}
 801d330:	ecb5 6b02 	vldmia	r5!, {d6}
 801d334:	3001      	adds	r0, #1
 801d336:	eea5 7b06 	vfma.f64	d7, d5, d6
 801d33a:	4548      	cmp	r0, r9
 801d33c:	dc01      	bgt.n	801d342 <__kernel_rem_pio2+0x392>
 801d33e:	4281      	cmp	r1, r0
 801d340:	daf4      	bge.n	801d32c <__kernel_rem_pio2+0x37c>
 801d342:	a842      	add	r0, sp, #264	@ 0x108
 801d344:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 801d348:	ed81 7b00 	vstr	d7, [r1]
 801d34c:	3a01      	subs	r2, #1
 801d34e:	e736      	b.n	801d1be <__kernel_rem_pio2+0x20e>
 801d350:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 801d352:	2a02      	cmp	r2, #2
 801d354:	dc0a      	bgt.n	801d36c <__kernel_rem_pio2+0x3bc>
 801d356:	2a00      	cmp	r2, #0
 801d358:	dc2d      	bgt.n	801d3b6 <__kernel_rem_pio2+0x406>
 801d35a:	d046      	beq.n	801d3ea <__kernel_rem_pio2+0x43a>
 801d35c:	f008 0007 	and.w	r0, r8, #7
 801d360:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 801d364:	ecbd 8b06 	vpop	{d8-d10}
 801d368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d36c:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 801d36e:	2a03      	cmp	r2, #3
 801d370:	d1f4      	bne.n	801d35c <__kernel_rem_pio2+0x3ac>
 801d372:	a942      	add	r1, sp, #264	@ 0x108
 801d374:	f1a3 0208 	sub.w	r2, r3, #8
 801d378:	440a      	add	r2, r1
 801d37a:	4611      	mov	r1, r2
 801d37c:	4620      	mov	r0, r4
 801d37e:	2800      	cmp	r0, #0
 801d380:	f1a1 0108 	sub.w	r1, r1, #8
 801d384:	dc52      	bgt.n	801d42c <__kernel_rem_pio2+0x47c>
 801d386:	4621      	mov	r1, r4
 801d388:	2901      	cmp	r1, #1
 801d38a:	f1a2 0208 	sub.w	r2, r2, #8
 801d38e:	dc5d      	bgt.n	801d44c <__kernel_rem_pio2+0x49c>
 801d390:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 801d4a0 <__kernel_rem_pio2+0x4f0>
 801d394:	aa42      	add	r2, sp, #264	@ 0x108
 801d396:	4413      	add	r3, r2
 801d398:	2c01      	cmp	r4, #1
 801d39a:	dc67      	bgt.n	801d46c <__kernel_rem_pio2+0x4bc>
 801d39c:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 801d3a0:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 801d3a4:	2e00      	cmp	r6, #0
 801d3a6:	d167      	bne.n	801d478 <__kernel_rem_pio2+0x4c8>
 801d3a8:	ed87 5b00 	vstr	d5, [r7]
 801d3ac:	ed87 6b02 	vstr	d6, [r7, #8]
 801d3b0:	ed87 7b04 	vstr	d7, [r7, #16]
 801d3b4:	e7d2      	b.n	801d35c <__kernel_rem_pio2+0x3ac>
 801d3b6:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 801d4a0 <__kernel_rem_pio2+0x4f0>
 801d3ba:	aa42      	add	r2, sp, #264	@ 0x108
 801d3bc:	4413      	add	r3, r2
 801d3be:	4622      	mov	r2, r4
 801d3c0:	2a00      	cmp	r2, #0
 801d3c2:	da24      	bge.n	801d40e <__kernel_rem_pio2+0x45e>
 801d3c4:	b34e      	cbz	r6, 801d41a <__kernel_rem_pio2+0x46a>
 801d3c6:	eeb1 7b46 	vneg.f64	d7, d6
 801d3ca:	ed87 7b00 	vstr	d7, [r7]
 801d3ce:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 801d3d2:	aa44      	add	r2, sp, #272	@ 0x110
 801d3d4:	2301      	movs	r3, #1
 801d3d6:	ee37 7b46 	vsub.f64	d7, d7, d6
 801d3da:	429c      	cmp	r4, r3
 801d3dc:	da20      	bge.n	801d420 <__kernel_rem_pio2+0x470>
 801d3de:	b10e      	cbz	r6, 801d3e4 <__kernel_rem_pio2+0x434>
 801d3e0:	eeb1 7b47 	vneg.f64	d7, d7
 801d3e4:	ed87 7b02 	vstr	d7, [r7, #8]
 801d3e8:	e7b8      	b.n	801d35c <__kernel_rem_pio2+0x3ac>
 801d3ea:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 801d4a0 <__kernel_rem_pio2+0x4f0>
 801d3ee:	aa42      	add	r2, sp, #264	@ 0x108
 801d3f0:	4413      	add	r3, r2
 801d3f2:	2c00      	cmp	r4, #0
 801d3f4:	da05      	bge.n	801d402 <__kernel_rem_pio2+0x452>
 801d3f6:	b10e      	cbz	r6, 801d3fc <__kernel_rem_pio2+0x44c>
 801d3f8:	eeb1 7b47 	vneg.f64	d7, d7
 801d3fc:	ed87 7b00 	vstr	d7, [r7]
 801d400:	e7ac      	b.n	801d35c <__kernel_rem_pio2+0x3ac>
 801d402:	ed33 6b02 	vldmdb	r3!, {d6}
 801d406:	3c01      	subs	r4, #1
 801d408:	ee37 7b06 	vadd.f64	d7, d7, d6
 801d40c:	e7f1      	b.n	801d3f2 <__kernel_rem_pio2+0x442>
 801d40e:	ed33 7b02 	vldmdb	r3!, {d7}
 801d412:	3a01      	subs	r2, #1
 801d414:	ee36 6b07 	vadd.f64	d6, d6, d7
 801d418:	e7d2      	b.n	801d3c0 <__kernel_rem_pio2+0x410>
 801d41a:	eeb0 7b46 	vmov.f64	d7, d6
 801d41e:	e7d4      	b.n	801d3ca <__kernel_rem_pio2+0x41a>
 801d420:	ecb2 6b02 	vldmia	r2!, {d6}
 801d424:	3301      	adds	r3, #1
 801d426:	ee37 7b06 	vadd.f64	d7, d7, d6
 801d42a:	e7d6      	b.n	801d3da <__kernel_rem_pio2+0x42a>
 801d42c:	ed91 7b00 	vldr	d7, [r1]
 801d430:	ed91 5b02 	vldr	d5, [r1, #8]
 801d434:	3801      	subs	r0, #1
 801d436:	ee37 6b05 	vadd.f64	d6, d7, d5
 801d43a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801d43e:	ed81 6b00 	vstr	d6, [r1]
 801d442:	ee37 7b05 	vadd.f64	d7, d7, d5
 801d446:	ed81 7b02 	vstr	d7, [r1, #8]
 801d44a:	e798      	b.n	801d37e <__kernel_rem_pio2+0x3ce>
 801d44c:	ed92 7b00 	vldr	d7, [r2]
 801d450:	ed92 5b02 	vldr	d5, [r2, #8]
 801d454:	3901      	subs	r1, #1
 801d456:	ee37 6b05 	vadd.f64	d6, d7, d5
 801d45a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801d45e:	ed82 6b00 	vstr	d6, [r2]
 801d462:	ee37 7b05 	vadd.f64	d7, d7, d5
 801d466:	ed82 7b02 	vstr	d7, [r2, #8]
 801d46a:	e78d      	b.n	801d388 <__kernel_rem_pio2+0x3d8>
 801d46c:	ed33 6b02 	vldmdb	r3!, {d6}
 801d470:	3c01      	subs	r4, #1
 801d472:	ee37 7b06 	vadd.f64	d7, d7, d6
 801d476:	e78f      	b.n	801d398 <__kernel_rem_pio2+0x3e8>
 801d478:	eeb1 5b45 	vneg.f64	d5, d5
 801d47c:	eeb1 6b46 	vneg.f64	d6, d6
 801d480:	ed87 5b00 	vstr	d5, [r7]
 801d484:	eeb1 7b47 	vneg.f64	d7, d7
 801d488:	ed87 6b02 	vstr	d6, [r7, #8]
 801d48c:	e790      	b.n	801d3b0 <__kernel_rem_pio2+0x400>
 801d48e:	bf00      	nop
 801d490:	00000000 	.word	0x00000000
 801d494:	41700000 	.word	0x41700000
 801d498:	00000000 	.word	0x00000000
 801d49c:	3e700000 	.word	0x3e700000
	...

0801d4a8 <scalbn>:
 801d4a8:	ee10 1a90 	vmov	r1, s1
 801d4ac:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801d4b0:	b98b      	cbnz	r3, 801d4d6 <scalbn+0x2e>
 801d4b2:	ee10 3a10 	vmov	r3, s0
 801d4b6:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 801d4ba:	4319      	orrs	r1, r3
 801d4bc:	d00a      	beq.n	801d4d4 <scalbn+0x2c>
 801d4be:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 801d570 <scalbn+0xc8>
 801d4c2:	4b37      	ldr	r3, [pc, #220]	@ (801d5a0 <scalbn+0xf8>)
 801d4c4:	ee20 0b07 	vmul.f64	d0, d0, d7
 801d4c8:	4298      	cmp	r0, r3
 801d4ca:	da0b      	bge.n	801d4e4 <scalbn+0x3c>
 801d4cc:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 801d578 <scalbn+0xd0>
 801d4d0:	ee20 0b07 	vmul.f64	d0, d0, d7
 801d4d4:	4770      	bx	lr
 801d4d6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801d4da:	4293      	cmp	r3, r2
 801d4dc:	d107      	bne.n	801d4ee <scalbn+0x46>
 801d4de:	ee30 0b00 	vadd.f64	d0, d0, d0
 801d4e2:	4770      	bx	lr
 801d4e4:	ee10 1a90 	vmov	r1, s1
 801d4e8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801d4ec:	3b36      	subs	r3, #54	@ 0x36
 801d4ee:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801d4f2:	4290      	cmp	r0, r2
 801d4f4:	dd0d      	ble.n	801d512 <scalbn+0x6a>
 801d4f6:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 801d580 <scalbn+0xd8>
 801d4fa:	ee10 3a90 	vmov	r3, s1
 801d4fe:	eeb0 6b47 	vmov.f64	d6, d7
 801d502:	ed9f 5b21 	vldr	d5, [pc, #132]	@ 801d588 <scalbn+0xe0>
 801d506:	2b00      	cmp	r3, #0
 801d508:	fe27 7b05 	vselge.f64	d7, d7, d5
 801d50c:	ee27 0b06 	vmul.f64	d0, d7, d6
 801d510:	4770      	bx	lr
 801d512:	4418      	add	r0, r3
 801d514:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 801d518:	4298      	cmp	r0, r3
 801d51a:	dcec      	bgt.n	801d4f6 <scalbn+0x4e>
 801d51c:	2800      	cmp	r0, #0
 801d51e:	dd0a      	ble.n	801d536 <scalbn+0x8e>
 801d520:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 801d524:	ec53 2b10 	vmov	r2, r3, d0
 801d528:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 801d52c:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 801d530:	ec43 2b10 	vmov	d0, r2, r3
 801d534:	4770      	bx	lr
 801d536:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 801d53a:	da09      	bge.n	801d550 <scalbn+0xa8>
 801d53c:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 801d578 <scalbn+0xd0>
 801d540:	ee10 3a90 	vmov	r3, s1
 801d544:	eeb0 6b47 	vmov.f64	d6, d7
 801d548:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 801d590 <scalbn+0xe8>
 801d54c:	2b00      	cmp	r3, #0
 801d54e:	e7db      	b.n	801d508 <scalbn+0x60>
 801d550:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 801d554:	ec53 2b10 	vmov	r2, r3, d0
 801d558:	3036      	adds	r0, #54	@ 0x36
 801d55a:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 801d55e:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 801d562:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 801d598 <scalbn+0xf0>
 801d566:	ec43 2b10 	vmov	d0, r2, r3
 801d56a:	e7b1      	b.n	801d4d0 <scalbn+0x28>
 801d56c:	f3af 8000 	nop.w
 801d570:	00000000 	.word	0x00000000
 801d574:	43500000 	.word	0x43500000
 801d578:	c2f8f359 	.word	0xc2f8f359
 801d57c:	01a56e1f 	.word	0x01a56e1f
 801d580:	8800759c 	.word	0x8800759c
 801d584:	7e37e43c 	.word	0x7e37e43c
 801d588:	8800759c 	.word	0x8800759c
 801d58c:	fe37e43c 	.word	0xfe37e43c
 801d590:	c2f8f359 	.word	0xc2f8f359
 801d594:	81a56e1f 	.word	0x81a56e1f
 801d598:	00000000 	.word	0x00000000
 801d59c:	3c900000 	.word	0x3c900000
 801d5a0:	ffff3cb0 	.word	0xffff3cb0
 801d5a4:	00000000 	.word	0x00000000

0801d5a8 <floor>:
 801d5a8:	ee10 3a90 	vmov	r3, s1
 801d5ac:	f3c3 500a 	ubfx	r0, r3, #20, #11
 801d5b0:	ee10 2a10 	vmov	r2, s0
 801d5b4:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 801d5b8:	2913      	cmp	r1, #19
 801d5ba:	b530      	push	{r4, r5, lr}
 801d5bc:	4615      	mov	r5, r2
 801d5be:	dc33      	bgt.n	801d628 <floor+0x80>
 801d5c0:	2900      	cmp	r1, #0
 801d5c2:	da18      	bge.n	801d5f6 <floor+0x4e>
 801d5c4:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 801d688 <floor+0xe0>
 801d5c8:	ee30 0b07 	vadd.f64	d0, d0, d7
 801d5cc:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801d5d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d5d4:	dd0a      	ble.n	801d5ec <floor+0x44>
 801d5d6:	2b00      	cmp	r3, #0
 801d5d8:	da50      	bge.n	801d67c <floor+0xd4>
 801d5da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801d5de:	4313      	orrs	r3, r2
 801d5e0:	2200      	movs	r2, #0
 801d5e2:	4293      	cmp	r3, r2
 801d5e4:	4b2a      	ldr	r3, [pc, #168]	@ (801d690 <floor+0xe8>)
 801d5e6:	bf08      	it	eq
 801d5e8:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 801d5ec:	4619      	mov	r1, r3
 801d5ee:	4610      	mov	r0, r2
 801d5f0:	ec41 0b10 	vmov	d0, r0, r1
 801d5f4:	e01f      	b.n	801d636 <floor+0x8e>
 801d5f6:	4827      	ldr	r0, [pc, #156]	@ (801d694 <floor+0xec>)
 801d5f8:	4108      	asrs	r0, r1
 801d5fa:	ea03 0400 	and.w	r4, r3, r0
 801d5fe:	4314      	orrs	r4, r2
 801d600:	d019      	beq.n	801d636 <floor+0x8e>
 801d602:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 801d688 <floor+0xe0>
 801d606:	ee30 0b07 	vadd.f64	d0, d0, d7
 801d60a:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801d60e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d612:	ddeb      	ble.n	801d5ec <floor+0x44>
 801d614:	2b00      	cmp	r3, #0
 801d616:	bfbe      	ittt	lt
 801d618:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 801d61c:	410a      	asrlt	r2, r1
 801d61e:	189b      	addlt	r3, r3, r2
 801d620:	ea23 0300 	bic.w	r3, r3, r0
 801d624:	2200      	movs	r2, #0
 801d626:	e7e1      	b.n	801d5ec <floor+0x44>
 801d628:	2933      	cmp	r1, #51	@ 0x33
 801d62a:	dd05      	ble.n	801d638 <floor+0x90>
 801d62c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801d630:	d101      	bne.n	801d636 <floor+0x8e>
 801d632:	ee30 0b00 	vadd.f64	d0, d0, d0
 801d636:	bd30      	pop	{r4, r5, pc}
 801d638:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 801d63c:	f04f 30ff 	mov.w	r0, #4294967295
 801d640:	40e0      	lsrs	r0, r4
 801d642:	4210      	tst	r0, r2
 801d644:	d0f7      	beq.n	801d636 <floor+0x8e>
 801d646:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801d688 <floor+0xe0>
 801d64a:	ee30 0b07 	vadd.f64	d0, d0, d7
 801d64e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801d652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d656:	ddc9      	ble.n	801d5ec <floor+0x44>
 801d658:	2b00      	cmp	r3, #0
 801d65a:	da02      	bge.n	801d662 <floor+0xba>
 801d65c:	2914      	cmp	r1, #20
 801d65e:	d103      	bne.n	801d668 <floor+0xc0>
 801d660:	3301      	adds	r3, #1
 801d662:	ea22 0200 	bic.w	r2, r2, r0
 801d666:	e7c1      	b.n	801d5ec <floor+0x44>
 801d668:	2401      	movs	r4, #1
 801d66a:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 801d66e:	fa04 f101 	lsl.w	r1, r4, r1
 801d672:	440a      	add	r2, r1
 801d674:	42aa      	cmp	r2, r5
 801d676:	bf38      	it	cc
 801d678:	191b      	addcc	r3, r3, r4
 801d67a:	e7f2      	b.n	801d662 <floor+0xba>
 801d67c:	2200      	movs	r2, #0
 801d67e:	4613      	mov	r3, r2
 801d680:	e7b4      	b.n	801d5ec <floor+0x44>
 801d682:	bf00      	nop
 801d684:	f3af 8000 	nop.w
 801d688:	8800759c 	.word	0x8800759c
 801d68c:	7e37e43c 	.word	0x7e37e43c
 801d690:	bff00000 	.word	0xbff00000
 801d694:	000fffff 	.word	0x000fffff

0801d698 <_init>:
 801d698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d69a:	bf00      	nop
 801d69c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d69e:	bc08      	pop	{r3}
 801d6a0:	469e      	mov	lr, r3
 801d6a2:	4770      	bx	lr

0801d6a4 <_fini>:
 801d6a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d6a6:	bf00      	nop
 801d6a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d6aa:	bc08      	pop	{r3}
 801d6ac:	469e      	mov	lr, r3
 801d6ae:	4770      	bx	lr
