
*** Running vivado
    with args -log bsi_mem_v1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bsi_mem_v1.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source bsi_mem_v1.tcl -notrace
Command: synth_design -top bsi_mem_v1 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 80142 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1922.469 ; gain = 205.652 ; free physical = 3231 ; free virtual = 4817
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bsi_mem_v1' [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:23]
	Parameter Word_size bound to: 8 - type: integer 
	Parameter Quantization bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[31] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[30] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[29] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[28] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[27] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[26] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[25] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[24] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[23] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[22] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[21] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[20] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[19] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[18] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[17] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[16] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[15] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[14] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[13] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[12] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[11] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[10] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[9] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[8] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[7] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[6] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[5] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[4] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[3] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[2] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
WARNING: [Synth 8-6014] Unused sequential element data_out_local_reg[1] was removed.  [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'bsi_mem_v1' (1#1) [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/sources_1/new/bsi_mem_v1.sv:23]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[31]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[30]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[29]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[28]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[27]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[26]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[25]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[24]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[23]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[22]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[21]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[20]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[19]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[18]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[17]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[16]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[15]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[14]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[13]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[12]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[11]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[10]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[9]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[8]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[7]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[6]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[5]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[4]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[3]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[2]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1982.219 ; gain = 265.402 ; free physical = 3265 ; free virtual = 4851
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1985.188 ; gain = 268.371 ; free physical = 3259 ; free virtual = 4846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1985.188 ; gain = 268.371 ; free physical = 3259 ; free virtual = 4846
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1985.188 ; gain = 0.000 ; free physical = 3252 ; free virtual = 4839
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/constrs_1/new/BSI_Mem.xdc]
Finished Parsing XDC File [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/constrs_1/new/BSI_Mem.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.srcs/constrs_1/new/BSI_Mem.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bsi_mem_v1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bsi_mem_v1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.930 ; gain = 0.000 ; free physical = 3170 ; free virtual = 4756
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.930 ; gain = 0.000 ; free physical = 3170 ; free virtual = 4756
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2119.930 ; gain = 403.113 ; free physical = 3235 ; free virtual = 4822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2119.930 ; gain = 403.113 ; free physical = 3235 ; free virtual = 4822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2119.930 ; gain = 403.113 ; free physical = 3235 ; free virtual = 4822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2119.930 ; gain = 403.113 ; free physical = 3226 ; free virtual = 4813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bsi_mem_v1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[31]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[30]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[29]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[28]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[27]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[26]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[25]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[24]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[23]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[22]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[21]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[20]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[19]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[18]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[17]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[16]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[15]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[14]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[13]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[12]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[11]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[10]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[9]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[8]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[7]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[6]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[5]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[4]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[3]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[2]
WARNING: [Synth 8-3331] design bsi_mem_v1 has unconnected port data_in[1]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (done_mem_local_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (done_mem_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 2119.930 ; gain = 403.113 ; free physical = 3215 ; free virtual = 4805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2119.930 ; gain = 403.113 ; free physical = 3094 ; free virtual = 4684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2119.930 ; gain = 403.113 ; free physical = 3092 ; free virtual = 4682
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2119.930 ; gain = 403.113 ; free physical = 3092 ; free virtual = 4682
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.930 ; gain = 403.113 ; free physical = 3089 ; free virtual = 4679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.930 ; gain = 403.113 ; free physical = 3089 ; free virtual = 4679
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.930 ; gain = 403.113 ; free physical = 3089 ; free virtual = 4679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.930 ; gain = 403.113 ; free physical = 3089 ; free virtual = 4679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.930 ; gain = 403.113 ; free physical = 3089 ; free virtual = 4679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.930 ; gain = 403.113 ; free physical = 3089 ; free virtual = 4679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     1|
|4     |LUT2   |    47|
|5     |LUT5   |     9|
|6     |LUT6   |     6|
|7     |FDRE   |    48|
|8     |IBUF   |     3|
|9     |OBUF   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   136|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.930 ; gain = 403.113 ; free physical = 3089 ; free virtual = 4679
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2119.930 ; gain = 268.371 ; free physical = 3142 ; free virtual = 4732
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2119.930 ; gain = 403.113 ; free physical = 3142 ; free virtual = 4732
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.930 ; gain = 0.000 ; free physical = 3209 ; free virtual = 4799
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.930 ; gain = 0.000 ; free physical = 3156 ; free virtual = 4746
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 2119.930 ; gain = 599.250 ; free physical = 3294 ; free virtual = 4884
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.930 ; gain = 0.000 ; free physical = 3294 ; free virtual = 4884
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/shivamtyagi/BSI_Memory_Module/BSI_Memory_Module.runs/synth_1/bsi_mem_v1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bsi_mem_v1_utilization_synth.rpt -pb bsi_mem_v1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 30 22:00:25 2020...
